<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>gem5: arch/sparc/faults.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
<div class="header">
  <div class="headertitle">
<h1>arch/sparc/faults.cc</h1>  </div>
</div>
<div class="contents">
<a href="arch_2sparc_2faults_8cc.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2005 The Regents of The University of Michigan</span>
<a name="l00003"></a>00003 <span class="comment"> * All rights reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00006"></a>00006 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00007"></a>00007 <span class="comment"> * met: redistributions of source code must retain the above copyright</span>
<a name="l00008"></a>00008 <span class="comment"> * notice, this list of conditions and the following disclaimer;</span>
<a name="l00009"></a>00009 <span class="comment"> * redistributions in binary form must reproduce the above copyright</span>
<a name="l00010"></a>00010 <span class="comment"> * notice, this list of conditions and the following disclaimer in the</span>
<a name="l00011"></a>00011 <span class="comment"> * documentation and/or other materials provided with the distribution;</span>
<a name="l00012"></a>00012 <span class="comment"> * neither the name of the copyright holders nor the names of its</span>
<a name="l00013"></a>00013 <span class="comment"> * contributors may be used to endorse or promote products derived from</span>
<a name="l00014"></a>00014 <span class="comment"> * this software without specific prior written permission.</span>
<a name="l00015"></a>00015 <span class="comment"> *</span>
<a name="l00016"></a>00016 <span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span>
<a name="l00017"></a>00017 <span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<a name="l00018"></a>00018 <span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span>
<a name="l00019"></a>00019 <span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span>
<a name="l00020"></a>00020 <span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span>
<a name="l00021"></a>00021 <span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span>
<a name="l00022"></a>00022 <span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span>
<a name="l00023"></a>00023 <span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span>
<a name="l00024"></a>00024 <span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span>
<a name="l00025"></a>00025 <span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span>
<a name="l00026"></a>00026 <span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<a name="l00027"></a>00027 <span class="comment"> *</span>
<a name="l00028"></a>00028 <span class="comment"> * Authors: Gabe Black</span>
<a name="l00029"></a>00029 <span class="comment"> *          Kevin Lim</span>
<a name="l00030"></a>00030 <span class="comment"> */</span>
<a name="l00031"></a>00031 
<a name="l00032"></a>00032 <span class="preprocessor">#include &lt;algorithm&gt;</span>
<a name="l00033"></a>00033 
<a name="l00034"></a>00034 <span class="preprocessor">#include &quot;<a class="code" href="arch_2sparc_2faults_8hh.html">arch/sparc/faults.hh</a>&quot;</span>
<a name="l00035"></a>00035 <span class="preprocessor">#include &quot;<a class="code" href="sparc_2isa__traits_8hh.html">arch/sparc/isa_traits.hh</a>&quot;</span>
<a name="l00036"></a>00036 <span class="preprocessor">#include &quot;<a class="code" href="arch_2sparc_2process_8hh.html">arch/sparc/process.hh</a>&quot;</span>
<a name="l00037"></a>00037 <span class="preprocessor">#include &quot;<a class="code" href="arch_2sparc_2types_8hh.html">arch/sparc/types.hh</a>&quot;</span>
<a name="l00038"></a>00038 <span class="preprocessor">#include &quot;<a class="code" href="bitfield_8hh.html">base/bitfield.hh</a>&quot;</span>
<a name="l00039"></a>00039 <span class="preprocessor">#include &quot;<a class="code" href="trace_8hh.html">base/trace.hh</a>&quot;</span>
<a name="l00040"></a>00040 <span class="preprocessor">#include &quot;<a class="code" href="full__system_8hh.html">sim/full_system.hh</a>&quot;</span>
<a name="l00041"></a>00041 <span class="preprocessor">#include &quot;<a class="code" href="cpu_2base_8hh.html">cpu/base.hh</a>&quot;</span>
<a name="l00042"></a>00042 <span class="preprocessor">#include &quot;<a class="code" href="thread__context_8hh.html">cpu/thread_context.hh</a>&quot;</span>
<a name="l00043"></a>00043 <span class="preprocessor">#include &quot;<a class="code" href="page__table_8hh.html" title="Declaration of a non-full system Page Table.">mem/page_table.hh</a>&quot;</span>
<a name="l00044"></a>00044 <span class="preprocessor">#include &quot;<a class="code" href="sim_2process_8hh.html">sim/process.hh</a>&quot;</span>
<a name="l00045"></a>00045 <span class="preprocessor">#include &quot;<a class="code" href="full__system_8hh.html">sim/full_system.hh</a>&quot;</span>
<a name="l00046"></a>00046 
<a name="l00047"></a>00047 <span class="keyword">using namespace </span>std;
<a name="l00048"></a>00048 
<a name="l00049"></a>00049 <span class="keyword">namespace </span>SparcISA
<a name="l00050"></a>00050 {
<a name="l00051"></a>00051 
<a name="l00052"></a>00052 <span class="keyword">template</span>&lt;&gt; <a class="code" href="namespaceMipsISA.html#a7edb5fe30d2ca7633281814301bb2bbd">SparcFaultBase::FaultVals</a>
<a name="l00053"></a><a class="code" href="classSparcISA_1_1SparcFault.html#af803361798e0a6286c4dac5130cfd774">00053</a>     <a class="code" href="classSparcISA_1_1SparcFault.html">SparcFault&lt;PowerOnReset&gt;::vals</a> =
<a name="l00054"></a>00054 {<span class="stringliteral">&quot;power_on_reset&quot;</span>, 0x001, 0, {<a class="code" href="namespaceX86ISA.html#a8a60415c8d6f83377a462bb924e51c3a">H</a>, <a class="code" href="namespaceX86ISA.html#a8a60415c8d6f83377a462bb924e51c3a">H</a>, H}, <a class="code" href="sim_2faults_8hh.html#afd21824d6eba50d78a4785991e6d122e">FaultStat</a>()};
<a name="l00055"></a>00055 
<a name="l00056"></a>00056 <span class="keyword">template</span>&lt;&gt; <a class="code" href="structSparcISA_1_1SparcFaultBase_1_1FaultVals.html">SparcFaultBase::FaultVals</a>
<a name="l00057"></a><a class="code" href="classSparcISA_1_1SparcFault.html#afdd3acb79e5df05ca9dc68ba92c42cd8">00057</a>     <a class="code" href="classSparcISA_1_1SparcFault.html">SparcFault&lt;WatchDogReset&gt;::vals</a> =
<a name="l00058"></a>00058 {<span class="stringliteral">&quot;watch_dog_reset&quot;</span>, 0x002, 120, {<a class="code" href="namespaceX86ISA.html#a8a60415c8d6f83377a462bb924e51c3a">H</a>, <a class="code" href="namespaceX86ISA.html#a8a60415c8d6f83377a462bb924e51c3a">H</a>, H}, <a class="code" href="sim_2faults_8hh.html#afd21824d6eba50d78a4785991e6d122e">FaultStat</a>()};
<a name="l00059"></a>00059 
<a name="l00060"></a>00060 <span class="keyword">template</span>&lt;&gt; <a class="code" href="structSparcISA_1_1SparcFaultBase_1_1FaultVals.html">SparcFaultBase::FaultVals</a>
<a name="l00061"></a><a class="code" href="classSparcISA_1_1SparcFault.html#a9f4a4130dd0af91ae38d59c6c253e095">00061</a>     <a class="code" href="classSparcISA_1_1SparcFault.html">SparcFault&lt;ExternallyInitiatedReset&gt;::vals</a> =
<a name="l00062"></a>00062 {<span class="stringliteral">&quot;externally_initiated_reset&quot;</span>, 0x003, 110, {<a class="code" href="namespaceX86ISA.html#a8a60415c8d6f83377a462bb924e51c3a">H</a>, <a class="code" href="namespaceX86ISA.html#a8a60415c8d6f83377a462bb924e51c3a">H</a>, H}, <a class="code" href="sim_2faults_8hh.html#afd21824d6eba50d78a4785991e6d122e">FaultStat</a>()};
<a name="l00063"></a>00063 
<a name="l00064"></a>00064 <span class="keyword">template</span>&lt;&gt; <a class="code" href="structSparcISA_1_1SparcFaultBase_1_1FaultVals.html">SparcFaultBase::FaultVals</a>
<a name="l00065"></a><a class="code" href="classSparcISA_1_1SparcFault.html#a121521abb7d81bd554617e390d5bcd63">00065</a>     <a class="code" href="classSparcISA_1_1SparcFault.html">SparcFault&lt;SoftwareInitiatedReset&gt;::vals</a> =
<a name="l00066"></a>00066 {<span class="stringliteral">&quot;software_initiated_reset&quot;</span>, 0x004, 130, {<a class="code" href="namespaceX86ISA.html#a603eb3b39ce3f8ba50db4ba97e8c8b0b">SH</a>, <a class="code" href="namespaceX86ISA.html#a603eb3b39ce3f8ba50db4ba97e8c8b0b">SH</a>, <a class="code" href="namespaceX86ISA.html#a8a60415c8d6f83377a462bb924e51c3a">H</a>}, <a class="code" href="sim_2faults_8hh.html#afd21824d6eba50d78a4785991e6d122e">FaultStat</a>()};
<a name="l00067"></a>00067 
<a name="l00068"></a>00068 <span class="keyword">template</span>&lt;&gt; <a class="code" href="structSparcISA_1_1SparcFaultBase_1_1FaultVals.html">SparcFaultBase::FaultVals</a>
<a name="l00069"></a><a class="code" href="classSparcISA_1_1SparcFault.html#a9f312904a2f1b2bc28139435054eba60">00069</a>     <a class="code" href="classSparcISA_1_1SparcFault.html">SparcFault&lt;REDStateException&gt;::vals</a> =
<a name="l00070"></a>00070 {<span class="stringliteral">&quot;RED_state_exception&quot;</span>, 0x005, 1, {<a class="code" href="namespaceX86ISA.html#a8a60415c8d6f83377a462bb924e51c3a">H</a>, <a class="code" href="namespaceX86ISA.html#a8a60415c8d6f83377a462bb924e51c3a">H</a>, H}, <a class="code" href="sim_2faults_8hh.html#afd21824d6eba50d78a4785991e6d122e">FaultStat</a>()};
<a name="l00071"></a>00071 
<a name="l00072"></a>00072 <span class="keyword">template</span>&lt;&gt; <a class="code" href="structSparcISA_1_1SparcFaultBase_1_1FaultVals.html">SparcFaultBase::FaultVals</a>
<a name="l00073"></a><a class="code" href="classSparcISA_1_1SparcFault.html#a59607128019d6ff7312f102b71af1575">00073</a>     <a class="code" href="classSparcISA_1_1SparcFault.html">SparcFault&lt;StoreError&gt;::vals</a> =
<a name="l00074"></a>00074 {<span class="stringliteral">&quot;store_error&quot;</span>, 0x007, 201, {<a class="code" href="namespaceX86ISA.html#a8a60415c8d6f83377a462bb924e51c3a">H</a>, <a class="code" href="namespaceX86ISA.html#a8a60415c8d6f83377a462bb924e51c3a">H</a>, H}, <a class="code" href="sim_2faults_8hh.html#afd21824d6eba50d78a4785991e6d122e">FaultStat</a>()};
<a name="l00075"></a>00075 
<a name="l00076"></a>00076 <span class="keyword">template</span>&lt;&gt; <a class="code" href="structSparcISA_1_1SparcFaultBase_1_1FaultVals.html">SparcFaultBase::FaultVals</a>
<a name="l00077"></a><a class="code" href="classSparcISA_1_1SparcFault.html#a737fd2fdb29a385a7aefc5bba94fbab1">00077</a>     <a class="code" href="classSparcISA_1_1SparcFault.html">SparcFault&lt;InstructionAccessException&gt;::vals</a> =
<a name="l00078"></a>00078 {<span class="stringliteral">&quot;instruction_access_exception&quot;</span>, 0x008, 300, {<a class="code" href="namespaceX86ISA.html#a8a60415c8d6f83377a462bb924e51c3a">H</a>, <a class="code" href="namespaceX86ISA.html#a8a60415c8d6f83377a462bb924e51c3a">H</a>, H}, <a class="code" href="sim_2faults_8hh.html#afd21824d6eba50d78a4785991e6d122e">FaultStat</a>()};
<a name="l00079"></a>00079 
<a name="l00080"></a>00080 <span class="comment">//XXX This trap is apparently dropped from ua2005</span>
<a name="l00081"></a>00081 <span class="comment">/*template&lt;&gt; SparcFaultBase::FaultVals</span>
<a name="l00082"></a>00082 <span class="comment">    SparcFault&lt;InstructionAccessMMUMiss&gt;::vals =</span>
<a name="l00083"></a>00083 <span class="comment">    {&quot;inst_mmu&quot;, 0x009, 2, {H, H, H}};*/</span>
<a name="l00084"></a>00084 
<a name="l00085"></a>00085 <span class="keyword">template</span>&lt;&gt; <a class="code" href="structSparcISA_1_1SparcFaultBase_1_1FaultVals.html">SparcFaultBase::FaultVals</a>
<a name="l00086"></a><a class="code" href="classSparcISA_1_1SparcFault.html#a78865c6079af997566953b0796cef936">00086</a>     <a class="code" href="classSparcISA_1_1SparcFault.html">SparcFault&lt;InstructionAccessError&gt;::vals</a> =
<a name="l00087"></a>00087 {<span class="stringliteral">&quot;instruction_access_error&quot;</span>, 0x00A, 400, {<a class="code" href="namespaceX86ISA.html#a8a60415c8d6f83377a462bb924e51c3a">H</a>, <a class="code" href="namespaceX86ISA.html#a8a60415c8d6f83377a462bb924e51c3a">H</a>, H}, <a class="code" href="sim_2faults_8hh.html#afd21824d6eba50d78a4785991e6d122e">FaultStat</a>()};
<a name="l00088"></a>00088 
<a name="l00089"></a>00089 <span class="keyword">template</span>&lt;&gt; <a class="code" href="structSparcISA_1_1SparcFaultBase_1_1FaultVals.html">SparcFaultBase::FaultVals</a>
<a name="l00090"></a><a class="code" href="classSparcISA_1_1SparcFault.html#aaad4f6b28ece606b25ee2080b8eea8f6">00090</a>     <a class="code" href="classSparcISA_1_1SparcFault.html">SparcFault&lt;IllegalInstruction&gt;::vals</a> =
<a name="l00091"></a>00091 {<span class="stringliteral">&quot;illegal_instruction&quot;</span>, 0x010, 620, {<a class="code" href="namespaceX86ISA.html#a8a60415c8d6f83377a462bb924e51c3a">H</a>, <a class="code" href="namespaceX86ISA.html#a8a60415c8d6f83377a462bb924e51c3a">H</a>, H}, <a class="code" href="sim_2faults_8hh.html#afd21824d6eba50d78a4785991e6d122e">FaultStat</a>()};
<a name="l00092"></a>00092 
<a name="l00093"></a>00093 <span class="keyword">template</span>&lt;&gt; <a class="code" href="structSparcISA_1_1SparcFaultBase_1_1FaultVals.html">SparcFaultBase::FaultVals</a>
<a name="l00094"></a><a class="code" href="classSparcISA_1_1SparcFault.html#a71cf7fd1a711694f9f7c9d278ade24e6">00094</a>     <a class="code" href="classSparcISA_1_1SparcFault.html">SparcFault&lt;PrivilegedOpcode&gt;::vals</a> =
<a name="l00095"></a>00095 {<span class="stringliteral">&quot;privileged_opcode&quot;</span>, 0x011, 700, {P, <a class="code" href="namespaceX86ISA.html#a603eb3b39ce3f8ba50db4ba97e8c8b0b">SH</a>, SH}, <a class="code" href="sim_2faults_8hh.html#afd21824d6eba50d78a4785991e6d122e">FaultStat</a>()};
<a name="l00096"></a>00096 
<a name="l00097"></a>00097 <span class="comment">//XXX This trap is apparently dropped from ua2005</span>
<a name="l00098"></a>00098 <span class="comment">/*template&lt;&gt; SparcFaultBase::FaultVals</span>
<a name="l00099"></a>00099 <span class="comment">    SparcFault&lt;UnimplementedLDD&gt;::vals =</span>
<a name="l00100"></a>00100 <span class="comment">    {&quot;unimp_ldd&quot;, 0x012, 6, {H, H, H}};*/</span>
<a name="l00101"></a>00101 
<a name="l00102"></a>00102 <span class="comment">//XXX This trap is apparently dropped from ua2005</span>
<a name="l00103"></a>00103 <span class="comment">/*template&lt;&gt; SparcFaultBase::FaultVals</span>
<a name="l00104"></a>00104 <span class="comment">    SparcFault&lt;UnimplementedSTD&gt;::vals =</span>
<a name="l00105"></a>00105 <span class="comment">    {&quot;unimp_std&quot;, 0x013, 6, {H, H, H}};*/</span>
<a name="l00106"></a>00106 
<a name="l00107"></a>00107 <span class="keyword">template</span>&lt;&gt; <a class="code" href="structSparcISA_1_1SparcFaultBase_1_1FaultVals.html">SparcFaultBase::FaultVals</a>
<a name="l00108"></a><a class="code" href="classSparcISA_1_1SparcFault.html#a9b2f6b18bfe8ff975cead8312d0ad03d">00108</a>     <a class="code" href="classSparcISA_1_1SparcFault.html">SparcFault&lt;FpDisabled&gt;::vals</a> =
<a name="l00109"></a>00109 {<span class="stringliteral">&quot;fp_disabled&quot;</span>, 0x020, 800, {P, P, <a class="code" href="namespaceX86ISA.html#a8a60415c8d6f83377a462bb924e51c3a">H</a>}, <a class="code" href="sim_2faults_8hh.html#afd21824d6eba50d78a4785991e6d122e">FaultStat</a>()};
<a name="l00110"></a>00110 
<a name="l00111"></a>00111 <span class="keyword">template</span>&lt;&gt; <a class="code" href="structSparcISA_1_1SparcFaultBase_1_1FaultVals.html">SparcFaultBase::FaultVals</a>
<a name="l00112"></a><a class="code" href="classSparcISA_1_1SparcFault.html#a93ef5771a175a6071191d134205b6dff">00112</a>     <a class="code" href="classSparcISA_1_1SparcFault.html">SparcFault&lt;FpExceptionIEEE754&gt;::vals</a> =
<a name="l00113"></a>00113 {<span class="stringliteral">&quot;fp_exception_ieee_754&quot;</span>, 0x021, 1110, {P, P, <a class="code" href="namespaceX86ISA.html#a8a60415c8d6f83377a462bb924e51c3a">H</a>}, <a class="code" href="sim_2faults_8hh.html#afd21824d6eba50d78a4785991e6d122e">FaultStat</a>()};
<a name="l00114"></a>00114 
<a name="l00115"></a>00115 <span class="keyword">template</span>&lt;&gt; <a class="code" href="structSparcISA_1_1SparcFaultBase_1_1FaultVals.html">SparcFaultBase::FaultVals</a>
<a name="l00116"></a><a class="code" href="classSparcISA_1_1SparcFault.html#a8f99b0dce3f288b8e4e4e566b637dac6">00116</a>     <a class="code" href="classSparcISA_1_1SparcFault.html">SparcFault&lt;FpExceptionOther&gt;::vals</a> =
<a name="l00117"></a>00117 {<span class="stringliteral">&quot;fp_exception_other&quot;</span>, 0x022, 1110, {P, P, <a class="code" href="namespaceX86ISA.html#a8a60415c8d6f83377a462bb924e51c3a">H</a>}, <a class="code" href="sim_2faults_8hh.html#afd21824d6eba50d78a4785991e6d122e">FaultStat</a>()};
<a name="l00118"></a>00118 
<a name="l00119"></a>00119 <span class="keyword">template</span>&lt;&gt; <a class="code" href="structSparcISA_1_1SparcFaultBase_1_1FaultVals.html">SparcFaultBase::FaultVals</a>
<a name="l00120"></a><a class="code" href="classSparcISA_1_1SparcFault.html#a08f5a0304a64472722e14ab624ac5f10">00120</a>     <a class="code" href="classSparcISA_1_1SparcFault.html">SparcFault&lt;TagOverflow&gt;::vals</a> =
<a name="l00121"></a>00121 {<span class="stringliteral">&quot;tag_overflow&quot;</span>, 0x023, 1400, {P, P, <a class="code" href="namespaceX86ISA.html#a8a60415c8d6f83377a462bb924e51c3a">H</a>}, <a class="code" href="sim_2faults_8hh.html#afd21824d6eba50d78a4785991e6d122e">FaultStat</a>()};
<a name="l00122"></a>00122 
<a name="l00123"></a>00123 <span class="keyword">template</span>&lt;&gt; <a class="code" href="structSparcISA_1_1SparcFaultBase_1_1FaultVals.html">SparcFaultBase::FaultVals</a>
<a name="l00124"></a><a class="code" href="classSparcISA_1_1SparcFault.html#a4119a2c7d54d93b0a80a6af771c64ebf">00124</a>     <a class="code" href="classSparcISA_1_1SparcFault.html">SparcFault&lt;CleanWindow&gt;::vals</a> =
<a name="l00125"></a>00125 {<span class="stringliteral">&quot;clean_window&quot;</span>, 0x024, 1010, {P, P, <a class="code" href="namespaceX86ISA.html#a8a60415c8d6f83377a462bb924e51c3a">H</a>}, <a class="code" href="sim_2faults_8hh.html#afd21824d6eba50d78a4785991e6d122e">FaultStat</a>()};
<a name="l00126"></a>00126 
<a name="l00127"></a>00127 <span class="keyword">template</span>&lt;&gt; <a class="code" href="structSparcISA_1_1SparcFaultBase_1_1FaultVals.html">SparcFaultBase::FaultVals</a>
<a name="l00128"></a><a class="code" href="classSparcISA_1_1SparcFault.html#ac0225ebd9b225ed7b74f09bd2a10f567">00128</a>     <a class="code" href="classSparcISA_1_1SparcFault.html">SparcFault&lt;DivisionByZero&gt;::vals</a> =
<a name="l00129"></a>00129 {<span class="stringliteral">&quot;division_by_zero&quot;</span>, 0x028, 1500, {P, P, <a class="code" href="namespaceX86ISA.html#a8a60415c8d6f83377a462bb924e51c3a">H</a>}, <a class="code" href="sim_2faults_8hh.html#afd21824d6eba50d78a4785991e6d122e">FaultStat</a>()};
<a name="l00130"></a>00130 
<a name="l00131"></a>00131 <span class="keyword">template</span>&lt;&gt; <a class="code" href="structSparcISA_1_1SparcFaultBase_1_1FaultVals.html">SparcFaultBase::FaultVals</a>
<a name="l00132"></a><a class="code" href="classSparcISA_1_1SparcFault.html#aa93e8a8c8fb278659f8889202736ca3e">00132</a>     <a class="code" href="classSparcISA_1_1SparcFault.html">SparcFault&lt;InternalProcessorError&gt;::vals</a> =
<a name="l00133"></a>00133 {<span class="stringliteral">&quot;internal_processor_error&quot;</span>, 0x029, 4, {<a class="code" href="namespaceX86ISA.html#a8a60415c8d6f83377a462bb924e51c3a">H</a>, <a class="code" href="namespaceX86ISA.html#a8a60415c8d6f83377a462bb924e51c3a">H</a>, H}, <a class="code" href="sim_2faults_8hh.html#afd21824d6eba50d78a4785991e6d122e">FaultStat</a>()};
<a name="l00134"></a>00134 
<a name="l00135"></a>00135 <span class="keyword">template</span>&lt;&gt; <a class="code" href="structSparcISA_1_1SparcFaultBase_1_1FaultVals.html">SparcFaultBase::FaultVals</a>
<a name="l00136"></a><a class="code" href="classSparcISA_1_1SparcFault.html#a4263dd59ccad2c5763959ffba1f027e3">00136</a>     <a class="code" href="classSparcISA_1_1SparcFault.html">SparcFault&lt;InstructionInvalidTSBEntry&gt;::vals</a> =
<a name="l00137"></a>00137 {<span class="stringliteral">&quot;instruction_invalid_tsb_entry&quot;</span>, 0x02A, 210, {<a class="code" href="namespaceX86ISA.html#a8a60415c8d6f83377a462bb924e51c3a">H</a>, <a class="code" href="namespaceX86ISA.html#a8a60415c8d6f83377a462bb924e51c3a">H</a>, <a class="code" href="namespaceX86ISA.html#a603eb3b39ce3f8ba50db4ba97e8c8b0b">SH</a>}, <a class="code" href="sim_2faults_8hh.html#afd21824d6eba50d78a4785991e6d122e">FaultStat</a>()};
<a name="l00138"></a>00138 
<a name="l00139"></a>00139 <span class="keyword">template</span>&lt;&gt; <a class="code" href="structSparcISA_1_1SparcFaultBase_1_1FaultVals.html">SparcFaultBase::FaultVals</a>
<a name="l00140"></a><a class="code" href="classSparcISA_1_1SparcFault.html#a4bc366a63f6db5c3ab08d7d4ff485496">00140</a>     <a class="code" href="classSparcISA_1_1SparcFault.html">SparcFault&lt;DataInvalidTSBEntry&gt;::vals</a> =
<a name="l00141"></a>00141 {<span class="stringliteral">&quot;data_invalid_tsb_entry&quot;</span>, 0x02B, 1203, {<a class="code" href="namespaceX86ISA.html#a8a60415c8d6f83377a462bb924e51c3a">H</a>, <a class="code" href="namespaceX86ISA.html#a8a60415c8d6f83377a462bb924e51c3a">H</a>, H}, <a class="code" href="sim_2faults_8hh.html#afd21824d6eba50d78a4785991e6d122e">FaultStat</a>()};
<a name="l00142"></a>00142 
<a name="l00143"></a>00143 <span class="keyword">template</span>&lt;&gt; <a class="code" href="structSparcISA_1_1SparcFaultBase_1_1FaultVals.html">SparcFaultBase::FaultVals</a>
<a name="l00144"></a><a class="code" href="classSparcISA_1_1SparcFault.html#aac8a8971a25c81fcadca9db2dd35279f">00144</a>     <a class="code" href="classSparcISA_1_1SparcFault.html">SparcFault&lt;DataAccessException&gt;::vals</a> =
<a name="l00145"></a>00145 {<span class="stringliteral">&quot;data_access_exception&quot;</span>, 0x030, 1201, {<a class="code" href="namespaceX86ISA.html#a8a60415c8d6f83377a462bb924e51c3a">H</a>, <a class="code" href="namespaceX86ISA.html#a8a60415c8d6f83377a462bb924e51c3a">H</a>, H}, <a class="code" href="sim_2faults_8hh.html#afd21824d6eba50d78a4785991e6d122e">FaultStat</a>()};
<a name="l00146"></a>00146 
<a name="l00147"></a>00147 <span class="comment">//XXX This trap is apparently dropped from ua2005</span>
<a name="l00148"></a>00148 <span class="comment">/*template&lt;&gt; SparcFaultBase::FaultVals</span>
<a name="l00149"></a>00149 <span class="comment">    SparcFault&lt;DataAccessMMUMiss&gt;::vals =</span>
<a name="l00150"></a>00150 <span class="comment">    {&quot;data_mmu&quot;, 0x031, 12, {H, H, H}};*/</span>
<a name="l00151"></a>00151 
<a name="l00152"></a>00152 <span class="keyword">template</span>&lt;&gt; <a class="code" href="structSparcISA_1_1SparcFaultBase_1_1FaultVals.html">SparcFaultBase::FaultVals</a>
<a name="l00153"></a><a class="code" href="classSparcISA_1_1SparcFault.html#af406f45aecd729420056e0ad803dbece">00153</a>     <a class="code" href="classSparcISA_1_1SparcFault.html">SparcFault&lt;DataAccessError&gt;::vals</a> =
<a name="l00154"></a>00154 {<span class="stringliteral">&quot;data_access_error&quot;</span>, 0x032, 1210, {<a class="code" href="namespaceX86ISA.html#a8a60415c8d6f83377a462bb924e51c3a">H</a>, <a class="code" href="namespaceX86ISA.html#a8a60415c8d6f83377a462bb924e51c3a">H</a>, H}, <a class="code" href="sim_2faults_8hh.html#afd21824d6eba50d78a4785991e6d122e">FaultStat</a>()};
<a name="l00155"></a>00155 
<a name="l00156"></a>00156 <span class="keyword">template</span>&lt;&gt; <a class="code" href="structSparcISA_1_1SparcFaultBase_1_1FaultVals.html">SparcFaultBase::FaultVals</a>
<a name="l00157"></a><a class="code" href="classSparcISA_1_1SparcFault.html#afde3004071556892970034b0c22c6ca2">00157</a>     <a class="code" href="classSparcISA_1_1SparcFault.html">SparcFault&lt;DataAccessProtection&gt;::vals</a> =
<a name="l00158"></a>00158 {<span class="stringliteral">&quot;data_access_protection&quot;</span>, 0x033, 1207, {<a class="code" href="namespaceX86ISA.html#a8a60415c8d6f83377a462bb924e51c3a">H</a>, <a class="code" href="namespaceX86ISA.html#a8a60415c8d6f83377a462bb924e51c3a">H</a>, H}, <a class="code" href="sim_2faults_8hh.html#afd21824d6eba50d78a4785991e6d122e">FaultStat</a>()};
<a name="l00159"></a>00159 
<a name="l00160"></a>00160 <span class="keyword">template</span>&lt;&gt; <a class="code" href="structSparcISA_1_1SparcFaultBase_1_1FaultVals.html">SparcFaultBase::FaultVals</a>
<a name="l00161"></a><a class="code" href="classSparcISA_1_1SparcFault.html#a04e0ef32b848a887e3ef833314edb426">00161</a>     <a class="code" href="classSparcISA_1_1SparcFault.html">SparcFault&lt;MemAddressNotAligned&gt;::vals</a> =
<a name="l00162"></a>00162 {<span class="stringliteral">&quot;mem_address_not_aligned&quot;</span>, 0x034, 1020, {<a class="code" href="namespaceX86ISA.html#a8a60415c8d6f83377a462bb924e51c3a">H</a>, <a class="code" href="namespaceX86ISA.html#a8a60415c8d6f83377a462bb924e51c3a">H</a>, H}, <a class="code" href="sim_2faults_8hh.html#afd21824d6eba50d78a4785991e6d122e">FaultStat</a>()};
<a name="l00163"></a>00163 
<a name="l00164"></a>00164 <span class="keyword">template</span>&lt;&gt; <a class="code" href="structSparcISA_1_1SparcFaultBase_1_1FaultVals.html">SparcFaultBase::FaultVals</a>
<a name="l00165"></a><a class="code" href="classSparcISA_1_1SparcFault.html#a3569d462931f5d6f97ef580e1469c392">00165</a>     <a class="code" href="classSparcISA_1_1SparcFault.html">SparcFault&lt;LDDFMemAddressNotAligned&gt;::vals</a> =
<a name="l00166"></a>00166 {<span class="stringliteral">&quot;LDDF_mem_address_not_aligned&quot;</span>, 0x035, 1010, {<a class="code" href="namespaceX86ISA.html#a8a60415c8d6f83377a462bb924e51c3a">H</a>, <a class="code" href="namespaceX86ISA.html#a8a60415c8d6f83377a462bb924e51c3a">H</a>, H}, <a class="code" href="sim_2faults_8hh.html#afd21824d6eba50d78a4785991e6d122e">FaultStat</a>()};
<a name="l00167"></a>00167 
<a name="l00168"></a>00168 <span class="keyword">template</span>&lt;&gt; <a class="code" href="structSparcISA_1_1SparcFaultBase_1_1FaultVals.html">SparcFaultBase::FaultVals</a>
<a name="l00169"></a><a class="code" href="classSparcISA_1_1SparcFault.html#a83e037f5b39464502f66fb14f2bd917d">00169</a>     <a class="code" href="classSparcISA_1_1SparcFault.html">SparcFault&lt;STDFMemAddressNotAligned&gt;::vals</a> =
<a name="l00170"></a>00170 {<span class="stringliteral">&quot;STDF_mem_address_not_aligned&quot;</span>, 0x036, 1010, {<a class="code" href="namespaceX86ISA.html#a8a60415c8d6f83377a462bb924e51c3a">H</a>, <a class="code" href="namespaceX86ISA.html#a8a60415c8d6f83377a462bb924e51c3a">H</a>, H}, <a class="code" href="sim_2faults_8hh.html#afd21824d6eba50d78a4785991e6d122e">FaultStat</a>()};
<a name="l00171"></a>00171 
<a name="l00172"></a>00172 <span class="keyword">template</span>&lt;&gt; <a class="code" href="structSparcISA_1_1SparcFaultBase_1_1FaultVals.html">SparcFaultBase::FaultVals</a>
<a name="l00173"></a><a class="code" href="classSparcISA_1_1SparcFault.html#acc863811d1b020be3fe1a47093532d2b">00173</a>     <a class="code" href="classSparcISA_1_1SparcFault.html">SparcFault&lt;PrivilegedAction&gt;::vals</a> =
<a name="l00174"></a>00174 {<span class="stringliteral">&quot;privileged_action&quot;</span>, 0x037, 1110, {<a class="code" href="namespaceX86ISA.html#a8a60415c8d6f83377a462bb924e51c3a">H</a>, <a class="code" href="namespaceX86ISA.html#a8a60415c8d6f83377a462bb924e51c3a">H</a>, <a class="code" href="namespaceX86ISA.html#a603eb3b39ce3f8ba50db4ba97e8c8b0b">SH</a>}, <a class="code" href="sim_2faults_8hh.html#afd21824d6eba50d78a4785991e6d122e">FaultStat</a>()};
<a name="l00175"></a>00175 
<a name="l00176"></a>00176 <span class="keyword">template</span>&lt;&gt; <a class="code" href="structSparcISA_1_1SparcFaultBase_1_1FaultVals.html">SparcFaultBase::FaultVals</a>
<a name="l00177"></a><a class="code" href="classSparcISA_1_1SparcFault.html#a6d84a65fab50f671d178d1a652d2c586">00177</a>     <a class="code" href="classSparcISA_1_1SparcFault.html">SparcFault&lt;LDQFMemAddressNotAligned&gt;::vals</a> =
<a name="l00178"></a>00178 {<span class="stringliteral">&quot;LDQF_mem_address_not_aligned&quot;</span>, 0x038, 1010, {<a class="code" href="namespaceX86ISA.html#a8a60415c8d6f83377a462bb924e51c3a">H</a>, <a class="code" href="namespaceX86ISA.html#a8a60415c8d6f83377a462bb924e51c3a">H</a>, H}, <a class="code" href="sim_2faults_8hh.html#afd21824d6eba50d78a4785991e6d122e">FaultStat</a>()};
<a name="l00179"></a>00179 
<a name="l00180"></a>00180 <span class="keyword">template</span>&lt;&gt; <a class="code" href="structSparcISA_1_1SparcFaultBase_1_1FaultVals.html">SparcFaultBase::FaultVals</a>
<a name="l00181"></a><a class="code" href="classSparcISA_1_1SparcFault.html#af4839ea36e001f7c6d68a36a34f5145f">00181</a>     <a class="code" href="classSparcISA_1_1SparcFault.html">SparcFault&lt;STQFMemAddressNotAligned&gt;::vals</a> =
<a name="l00182"></a>00182 {<span class="stringliteral">&quot;STQF_mem_address_not_aligned&quot;</span>, 0x039, 1010, {<a class="code" href="namespaceX86ISA.html#a8a60415c8d6f83377a462bb924e51c3a">H</a>, <a class="code" href="namespaceX86ISA.html#a8a60415c8d6f83377a462bb924e51c3a">H</a>, H}, <a class="code" href="sim_2faults_8hh.html#afd21824d6eba50d78a4785991e6d122e">FaultStat</a>()};
<a name="l00183"></a>00183 
<a name="l00184"></a>00184 <span class="keyword">template</span>&lt;&gt; <a class="code" href="structSparcISA_1_1SparcFaultBase_1_1FaultVals.html">SparcFaultBase::FaultVals</a>
<a name="l00185"></a><a class="code" href="classSparcISA_1_1SparcFault.html#a6a8033cff426802906f98338a933cf48">00185</a>     <a class="code" href="classSparcISA_1_1SparcFault.html">SparcFault&lt;InstructionRealTranslationMiss&gt;::vals</a> =
<a name="l00186"></a>00186 {<span class="stringliteral">&quot;instruction_real_translation_miss&quot;</span>, 0x03E, 208, {<a class="code" href="namespaceX86ISA.html#a8a60415c8d6f83377a462bb924e51c3a">H</a>, <a class="code" href="namespaceX86ISA.html#a8a60415c8d6f83377a462bb924e51c3a">H</a>, <a class="code" href="namespaceX86ISA.html#a603eb3b39ce3f8ba50db4ba97e8c8b0b">SH</a>}, <a class="code" href="sim_2faults_8hh.html#afd21824d6eba50d78a4785991e6d122e">FaultStat</a>()};
<a name="l00187"></a>00187 
<a name="l00188"></a>00188 <span class="keyword">template</span>&lt;&gt; <a class="code" href="structSparcISA_1_1SparcFaultBase_1_1FaultVals.html">SparcFaultBase::FaultVals</a>
<a name="l00189"></a><a class="code" href="classSparcISA_1_1SparcFault.html#a132167a9be4ce552c43bd0931aaf76a8">00189</a>     <a class="code" href="classSparcISA_1_1SparcFault.html">SparcFault&lt;DataRealTranslationMiss&gt;::vals</a> =
<a name="l00190"></a>00190 {<span class="stringliteral">&quot;data_real_translation_miss&quot;</span>, 0x03F, 1203, {<a class="code" href="namespaceX86ISA.html#a8a60415c8d6f83377a462bb924e51c3a">H</a>, <a class="code" href="namespaceX86ISA.html#a8a60415c8d6f83377a462bb924e51c3a">H</a>, H}, <a class="code" href="sim_2faults_8hh.html#afd21824d6eba50d78a4785991e6d122e">FaultStat</a>()};
<a name="l00191"></a>00191 
<a name="l00192"></a>00192 <span class="comment">//XXX This trap is apparently dropped from ua2005</span>
<a name="l00193"></a>00193 <span class="comment">/*template&lt;&gt; SparcFaultBase::FaultVals</span>
<a name="l00194"></a>00194 <span class="comment">    SparcFault&lt;AsyncDataError&gt;::vals =</span>
<a name="l00195"></a>00195 <span class="comment">    {&quot;async_data&quot;, 0x040, 2, {H, H, H}};*/</span>
<a name="l00196"></a>00196 
<a name="l00197"></a>00197 <span class="keyword">template</span>&lt;&gt; <a class="code" href="structSparcISA_1_1SparcFaultBase_1_1FaultVals.html">SparcFaultBase::FaultVals</a>
<a name="l00198"></a><a class="code" href="classSparcISA_1_1SparcFault.html#a967619ba04b73a89d2db218c5f29dd42">00198</a>     <a class="code" href="classSparcISA_1_1SparcFault.html">SparcFault&lt;InterruptLevelN&gt;::vals</a> =
<a name="l00199"></a>00199 {<span class="stringliteral">&quot;interrupt_level_n&quot;</span>, 0x040, 0, {P, P, <a class="code" href="namespaceX86ISA.html#a603eb3b39ce3f8ba50db4ba97e8c8b0b">SH</a>}, <a class="code" href="sim_2faults_8hh.html#afd21824d6eba50d78a4785991e6d122e">FaultStat</a>()};
<a name="l00200"></a>00200 
<a name="l00201"></a>00201 <span class="keyword">template</span>&lt;&gt; <a class="code" href="structSparcISA_1_1SparcFaultBase_1_1FaultVals.html">SparcFaultBase::FaultVals</a>
<a name="l00202"></a><a class="code" href="classSparcISA_1_1SparcFault.html#ad55720a6bd4e42a14921e177b16b09cb">00202</a>     <a class="code" href="classSparcISA_1_1SparcFault.html">SparcFault&lt;HstickMatch&gt;::vals</a> =
<a name="l00203"></a>00203 {<span class="stringliteral">&quot;hstick_match&quot;</span>, 0x05E, 1601, {<a class="code" href="namespaceX86ISA.html#a8a60415c8d6f83377a462bb924e51c3a">H</a>, <a class="code" href="namespaceX86ISA.html#a8a60415c8d6f83377a462bb924e51c3a">H</a>, H}, <a class="code" href="sim_2faults_8hh.html#afd21824d6eba50d78a4785991e6d122e">FaultStat</a>()};
<a name="l00204"></a>00204 
<a name="l00205"></a>00205 <span class="keyword">template</span>&lt;&gt; <a class="code" href="structSparcISA_1_1SparcFaultBase_1_1FaultVals.html">SparcFaultBase::FaultVals</a>
<a name="l00206"></a><a class="code" href="classSparcISA_1_1SparcFault.html#a02d031a2268c743e24271198a267ff2b">00206</a>     <a class="code" href="classSparcISA_1_1SparcFault.html">SparcFault&lt;TrapLevelZero&gt;::vals</a> =
<a name="l00207"></a>00207 {<span class="stringliteral">&quot;trap_level_zero&quot;</span>, 0x05F, 202, {<a class="code" href="namespaceX86ISA.html#a8a60415c8d6f83377a462bb924e51c3a">H</a>, <a class="code" href="namespaceX86ISA.html#a8a60415c8d6f83377a462bb924e51c3a">H</a>, <a class="code" href="namespaceX86ISA.html#a603eb3b39ce3f8ba50db4ba97e8c8b0b">SH</a>}, <a class="code" href="sim_2faults_8hh.html#afd21824d6eba50d78a4785991e6d122e">FaultStat</a>()};
<a name="l00208"></a>00208 
<a name="l00209"></a>00209 <span class="keyword">template</span>&lt;&gt; <a class="code" href="structSparcISA_1_1SparcFaultBase_1_1FaultVals.html">SparcFaultBase::FaultVals</a>
<a name="l00210"></a><a class="code" href="classSparcISA_1_1SparcFault.html#a616804cc3789b0e36e78273cf505528f">00210</a>     <a class="code" href="classSparcISA_1_1SparcFault.html">SparcFault&lt;InterruptVector&gt;::vals</a> =
<a name="l00211"></a>00211 {<span class="stringliteral">&quot;interrupt_vector&quot;</span>, 0x060, 2630, {<a class="code" href="namespaceX86ISA.html#a8a60415c8d6f83377a462bb924e51c3a">H</a>, <a class="code" href="namespaceX86ISA.html#a8a60415c8d6f83377a462bb924e51c3a">H</a>, H}, <a class="code" href="sim_2faults_8hh.html#afd21824d6eba50d78a4785991e6d122e">FaultStat</a>()};
<a name="l00212"></a>00212 
<a name="l00213"></a>00213 <span class="keyword">template</span>&lt;&gt; <a class="code" href="structSparcISA_1_1SparcFaultBase_1_1FaultVals.html">SparcFaultBase::FaultVals</a>
<a name="l00214"></a><a class="code" href="classSparcISA_1_1SparcFault.html#a19cc42d2e13679a127fd0cfbcc607e31">00214</a>     <a class="code" href="classSparcISA_1_1SparcFault.html">SparcFault&lt;PAWatchpoint&gt;::vals</a> =
<a name="l00215"></a>00215 {<span class="stringliteral">&quot;PA_watchpoint&quot;</span>, 0x061, 1209, {<a class="code" href="namespaceX86ISA.html#a8a60415c8d6f83377a462bb924e51c3a">H</a>, <a class="code" href="namespaceX86ISA.html#a8a60415c8d6f83377a462bb924e51c3a">H</a>, H}, <a class="code" href="sim_2faults_8hh.html#afd21824d6eba50d78a4785991e6d122e">FaultStat</a>()};
<a name="l00216"></a>00216 
<a name="l00217"></a>00217 <span class="keyword">template</span>&lt;&gt; <a class="code" href="structSparcISA_1_1SparcFaultBase_1_1FaultVals.html">SparcFaultBase::FaultVals</a>
<a name="l00218"></a><a class="code" href="classSparcISA_1_1SparcFault.html#aaa1cf95636f35b83b1c6a152bb23c67b">00218</a>     <a class="code" href="classSparcISA_1_1SparcFault.html">SparcFault&lt;VAWatchpoint&gt;::vals</a> =
<a name="l00219"></a>00219 {<span class="stringliteral">&quot;VA_watchpoint&quot;</span>, 0x062, 1120, {P, P, <a class="code" href="namespaceX86ISA.html#a603eb3b39ce3f8ba50db4ba97e8c8b0b">SH</a>}, <a class="code" href="sim_2faults_8hh.html#afd21824d6eba50d78a4785991e6d122e">FaultStat</a>()};
<a name="l00220"></a>00220 
<a name="l00221"></a>00221 <span class="keyword">template</span>&lt;&gt; <a class="code" href="structSparcISA_1_1SparcFaultBase_1_1FaultVals.html">SparcFaultBase::FaultVals</a>
<a name="l00222"></a><a class="code" href="classSparcISA_1_1SparcFault.html#a2bccc9df273f050b83064397ad3f7776">00222</a>     <a class="code" href="classSparcISA_1_1SparcFault.html">SparcFault&lt;FastInstructionAccessMMUMiss&gt;::vals</a> =
<a name="l00223"></a>00223 {<span class="stringliteral">&quot;fast_instruction_access_MMU_miss&quot;</span>, 0x064, 208, {<a class="code" href="namespaceX86ISA.html#a8a60415c8d6f83377a462bb924e51c3a">H</a>, <a class="code" href="namespaceX86ISA.html#a8a60415c8d6f83377a462bb924e51c3a">H</a>, <a class="code" href="namespaceX86ISA.html#a603eb3b39ce3f8ba50db4ba97e8c8b0b">SH</a>}, <a class="code" href="sim_2faults_8hh.html#afd21824d6eba50d78a4785991e6d122e">FaultStat</a>()};
<a name="l00224"></a>00224 
<a name="l00225"></a>00225 <span class="keyword">template</span>&lt;&gt; <a class="code" href="structSparcISA_1_1SparcFaultBase_1_1FaultVals.html">SparcFaultBase::FaultVals</a>
<a name="l00226"></a><a class="code" href="classSparcISA_1_1SparcFault.html#a573ec14f554b146934db05df5106bb9a">00226</a>     <a class="code" href="classSparcISA_1_1SparcFault.html">SparcFault&lt;FastDataAccessMMUMiss&gt;::vals</a> =
<a name="l00227"></a>00227 {<span class="stringliteral">&quot;fast_data_access_MMU_miss&quot;</span>, 0x068, 1203, {<a class="code" href="namespaceX86ISA.html#a8a60415c8d6f83377a462bb924e51c3a">H</a>, <a class="code" href="namespaceX86ISA.html#a8a60415c8d6f83377a462bb924e51c3a">H</a>, H}, <a class="code" href="sim_2faults_8hh.html#afd21824d6eba50d78a4785991e6d122e">FaultStat</a>()};
<a name="l00228"></a>00228 
<a name="l00229"></a>00229 <span class="keyword">template</span>&lt;&gt; <a class="code" href="structSparcISA_1_1SparcFaultBase_1_1FaultVals.html">SparcFaultBase::FaultVals</a>
<a name="l00230"></a><a class="code" href="classSparcISA_1_1SparcFault.html#a78c4dd2297460a0fcb635bce83a74f50">00230</a>     <a class="code" href="classSparcISA_1_1SparcFault.html">SparcFault&lt;FastDataAccessProtection&gt;::vals</a> =
<a name="l00231"></a>00231 {<span class="stringliteral">&quot;fast_data_access_protection&quot;</span>, 0x06C, 1207, {<a class="code" href="namespaceX86ISA.html#a8a60415c8d6f83377a462bb924e51c3a">H</a>, <a class="code" href="namespaceX86ISA.html#a8a60415c8d6f83377a462bb924e51c3a">H</a>, H}, <a class="code" href="sim_2faults_8hh.html#afd21824d6eba50d78a4785991e6d122e">FaultStat</a>()};
<a name="l00232"></a>00232 
<a name="l00233"></a>00233 <span class="keyword">template</span>&lt;&gt; <a class="code" href="structSparcISA_1_1SparcFaultBase_1_1FaultVals.html">SparcFaultBase::FaultVals</a>
<a name="l00234"></a><a class="code" href="classSparcISA_1_1SparcFault.html#a705397d0c3c62d9498e1b3dbaac6065b">00234</a>     <a class="code" href="classSparcISA_1_1SparcFault.html">SparcFault&lt;InstructionBreakpoint&gt;::vals</a> =
<a name="l00235"></a>00235 {<span class="stringliteral">&quot;instruction_break&quot;</span>, 0x076, 610, {<a class="code" href="namespaceX86ISA.html#a8a60415c8d6f83377a462bb924e51c3a">H</a>, <a class="code" href="namespaceX86ISA.html#a8a60415c8d6f83377a462bb924e51c3a">H</a>, H}, <a class="code" href="sim_2faults_8hh.html#afd21824d6eba50d78a4785991e6d122e">FaultStat</a>()};
<a name="l00236"></a>00236 
<a name="l00237"></a>00237 <span class="keyword">template</span>&lt;&gt; <a class="code" href="structSparcISA_1_1SparcFaultBase_1_1FaultVals.html">SparcFaultBase::FaultVals</a>
<a name="l00238"></a><a class="code" href="classSparcISA_1_1SparcFault.html#ab891e97ee4c83eb2993e7237f99124fd">00238</a>     <a class="code" href="classSparcISA_1_1SparcFault.html">SparcFault&lt;CpuMondo&gt;::vals</a> =
<a name="l00239"></a>00239 {<span class="stringliteral">&quot;cpu_mondo&quot;</span>, 0x07C, 1608, {P, P, <a class="code" href="namespaceX86ISA.html#a603eb3b39ce3f8ba50db4ba97e8c8b0b">SH</a>}, <a class="code" href="sim_2faults_8hh.html#afd21824d6eba50d78a4785991e6d122e">FaultStat</a>()};
<a name="l00240"></a>00240 
<a name="l00241"></a>00241 <span class="keyword">template</span>&lt;&gt; <a class="code" href="structSparcISA_1_1SparcFaultBase_1_1FaultVals.html">SparcFaultBase::FaultVals</a>
<a name="l00242"></a><a class="code" href="classSparcISA_1_1SparcFault.html#a791e24a8660de763e5982678f8555a86">00242</a>     <a class="code" href="classSparcISA_1_1SparcFault.html">SparcFault&lt;DevMondo&gt;::vals</a> =
<a name="l00243"></a>00243 {<span class="stringliteral">&quot;dev_mondo&quot;</span>, 0x07D, 1611, {P, P, <a class="code" href="namespaceX86ISA.html#a603eb3b39ce3f8ba50db4ba97e8c8b0b">SH</a>}, <a class="code" href="sim_2faults_8hh.html#afd21824d6eba50d78a4785991e6d122e">FaultStat</a>()};
<a name="l00244"></a>00244 
<a name="l00245"></a>00245 <span class="keyword">template</span>&lt;&gt; <a class="code" href="structSparcISA_1_1SparcFaultBase_1_1FaultVals.html">SparcFaultBase::FaultVals</a>
<a name="l00246"></a><a class="code" href="classSparcISA_1_1SparcFault.html#a8acba876bb2238bb2a73e982f500c80c">00246</a>     <a class="code" href="classSparcISA_1_1SparcFault.html">SparcFault&lt;ResumableError&gt;::vals</a> =
<a name="l00247"></a>00247 {<span class="stringliteral">&quot;resume_error&quot;</span>, 0x07E, 3330, {P, P, <a class="code" href="namespaceX86ISA.html#a603eb3b39ce3f8ba50db4ba97e8c8b0b">SH</a>}, <a class="code" href="sim_2faults_8hh.html#afd21824d6eba50d78a4785991e6d122e">FaultStat</a>()};
<a name="l00248"></a>00248 
<a name="l00249"></a>00249 <span class="keyword">template</span>&lt;&gt; <a class="code" href="structSparcISA_1_1SparcFaultBase_1_1FaultVals.html">SparcFaultBase::FaultVals</a>
<a name="l00250"></a><a class="code" href="classSparcISA_1_1SparcFault.html#aa4926fd1e8a08d8deb1b0b73ea36068c">00250</a>     <a class="code" href="classSparcISA_1_1SparcFault.html">SparcFault&lt;SpillNNormal&gt;::vals</a> =
<a name="l00251"></a>00251 {<span class="stringliteral">&quot;spill_n_normal&quot;</span>, 0x080, 900, {P, P, <a class="code" href="namespaceX86ISA.html#a8a60415c8d6f83377a462bb924e51c3a">H</a>}, <a class="code" href="sim_2faults_8hh.html#afd21824d6eba50d78a4785991e6d122e">FaultStat</a>()};
<a name="l00252"></a>00252 
<a name="l00253"></a>00253 <span class="keyword">template</span>&lt;&gt; <a class="code" href="structSparcISA_1_1SparcFaultBase_1_1FaultVals.html">SparcFaultBase::FaultVals</a>
<a name="l00254"></a><a class="code" href="classSparcISA_1_1SparcFault.html#ae05898a186127d4da5a66789062c7720">00254</a>     <a class="code" href="classSparcISA_1_1SparcFault.html">SparcFault&lt;SpillNOther&gt;::vals</a> =
<a name="l00255"></a>00255 {<span class="stringliteral">&quot;spill_n_other&quot;</span>, 0x0A0, 900, {P, P, <a class="code" href="namespaceX86ISA.html#a8a60415c8d6f83377a462bb924e51c3a">H</a>}, <a class="code" href="sim_2faults_8hh.html#afd21824d6eba50d78a4785991e6d122e">FaultStat</a>()};
<a name="l00256"></a>00256 
<a name="l00257"></a>00257 <span class="keyword">template</span>&lt;&gt; <a class="code" href="structSparcISA_1_1SparcFaultBase_1_1FaultVals.html">SparcFaultBase::FaultVals</a>
<a name="l00258"></a><a class="code" href="classSparcISA_1_1SparcFault.html#a70a59285914914f7331009d81a4342ec">00258</a>     <a class="code" href="classSparcISA_1_1SparcFault.html">SparcFault&lt;FillNNormal&gt;::vals</a> =
<a name="l00259"></a>00259 {<span class="stringliteral">&quot;fill_n_normal&quot;</span>, 0x0C0, 900, {P, P, <a class="code" href="namespaceX86ISA.html#a8a60415c8d6f83377a462bb924e51c3a">H</a>}, <a class="code" href="sim_2faults_8hh.html#afd21824d6eba50d78a4785991e6d122e">FaultStat</a>()};
<a name="l00260"></a>00260 
<a name="l00261"></a>00261 <span class="keyword">template</span>&lt;&gt; <a class="code" href="structSparcISA_1_1SparcFaultBase_1_1FaultVals.html">SparcFaultBase::FaultVals</a>
<a name="l00262"></a><a class="code" href="classSparcISA_1_1SparcFault.html#ab4ce839091eb867c8233a2aab2537673">00262</a>     <a class="code" href="classSparcISA_1_1SparcFault.html">SparcFault&lt;FillNOther&gt;::vals</a> =
<a name="l00263"></a>00263 {<span class="stringliteral">&quot;fill_n_other&quot;</span>, 0x0E0, 900, {P, P, <a class="code" href="namespaceX86ISA.html#a8a60415c8d6f83377a462bb924e51c3a">H</a>}, <a class="code" href="sim_2faults_8hh.html#afd21824d6eba50d78a4785991e6d122e">FaultStat</a>()};
<a name="l00264"></a>00264 
<a name="l00265"></a>00265 <span class="keyword">template</span>&lt;&gt; <a class="code" href="structSparcISA_1_1SparcFaultBase_1_1FaultVals.html">SparcFaultBase::FaultVals</a>
<a name="l00266"></a><a class="code" href="classSparcISA_1_1SparcFault.html#aa0969531796423772b4dd4a58864fc20">00266</a>     <a class="code" href="classSparcISA_1_1SparcFault.html">SparcFault&lt;TrapInstruction&gt;::vals</a> =
<a name="l00267"></a>00267 {<span class="stringliteral">&quot;trap_instruction&quot;</span>, 0x100, 1602, {P, P, <a class="code" href="namespaceX86ISA.html#a8a60415c8d6f83377a462bb924e51c3a">H</a>}, <a class="code" href="sim_2faults_8hh.html#afd21824d6eba50d78a4785991e6d122e">FaultStat</a>()};
<a name="l00268"></a>00268 
<a name="l00274"></a>00274 <span class="keywordtype">void</span>
<a name="l00275"></a>00275 <a class="code" href="namespaceSparcISA.html#af2f2f6bfdbf1044d410d1279e48da330" title="This causes the thread context to enter RED state.">enterREDState</a>(<a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside of the CPU...">ThreadContext</a> *tc)
<a name="l00276"></a>00276 {
<a name="l00277"></a>00277     <span class="comment">//@todo Disable the mmu?</span>
<a name="l00278"></a>00278     <span class="comment">//@todo Disable watchpoints?</span>
<a name="l00279"></a>00279     HPSTATE hpstate= tc-&gt;<a class="code" href="classThreadContext.html#a1cdc204f9019a41bd6b82e542690e7cd">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13ac3a79e26cba695cda645d876adae85b6" title="Hyper privileged registers.">MISCREG_HPSTATE</a>);
<a name="l00280"></a>00280     hpstate.red = 1;
<a name="l00281"></a>00281     hpstate.hpriv = 1;
<a name="l00282"></a>00282     tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13ac3a79e26cba695cda645d876adae85b6" title="Hyper privileged registers.">MISCREG_HPSTATE</a>, hpstate);
<a name="l00283"></a>00283     <span class="comment">// PSTATE.priv is set to 1 here. The manual says it should be 0, but</span>
<a name="l00284"></a>00284     <span class="comment">// Legion sets it to 1.</span>
<a name="l00285"></a>00285     PSTATE pstate = tc-&gt;<a class="code" href="classThreadContext.html#a1cdc204f9019a41bd6b82e542690e7cd">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13aefa8cc4d142456a03053100c3dc5253c">MISCREG_PSTATE</a>);
<a name="l00286"></a>00286     pstate.priv = 1;
<a name="l00287"></a>00287     tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13aefa8cc4d142456a03053100c3dc5253c">MISCREG_PSTATE</a>, pstate);
<a name="l00288"></a>00288 }
<a name="l00289"></a>00289 
<a name="l00295"></a>00295 <span class="keywordtype">void</span>
<a name="l00296"></a>00296 <a class="code" href="namespaceSparcISA.html#a58fc619784a41843b1c16671e19a6398" title="This sets everything up for a RED state trap except for actually jumping to the handler.">doREDFault</a>(<a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside of the CPU...">ThreadContext</a> *tc, <a class="code" href="namespaceSparcISA.html#ac159a9cf41ee39d2823ad3429bb6d964">TrapType</a> tt)
<a name="l00297"></a>00297 {
<a name="l00298"></a>00298     <a class="code" href="namespaceAlphaISA.html#a77bad56584821a5741ae1512cc6f524b">MiscReg</a> TL = tc-&gt;<a class="code" href="classThreadContext.html#a1cdc204f9019a41bd6b82e542690e7cd">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a887fa687abdf25daa896add5f5d7be4d">MISCREG_TL</a>);
<a name="l00299"></a>00299     <a class="code" href="namespaceAlphaISA.html#a77bad56584821a5741ae1512cc6f524b">MiscReg</a> TSTATE = tc-&gt;<a class="code" href="classThreadContext.html#a1cdc204f9019a41bd6b82e542690e7cd">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a33bbe55d0a91f4c0eb22fafb3d1362c1">MISCREG_TSTATE</a>);
<a name="l00300"></a>00300     PSTATE pstate = tc-&gt;<a class="code" href="classThreadContext.html#a1cdc204f9019a41bd6b82e542690e7cd">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13aefa8cc4d142456a03053100c3dc5253c">MISCREG_PSTATE</a>);
<a name="l00301"></a>00301     HPSTATE hpstate = tc-&gt;<a class="code" href="classThreadContext.html#a1cdc204f9019a41bd6b82e542690e7cd">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13ac3a79e26cba695cda645d876adae85b6" title="Hyper privileged registers.">MISCREG_HPSTATE</a>);
<a name="l00302"></a>00302     <a class="code" href="namespaceAlphaISA.html#a77bad56584821a5741ae1512cc6f524b">MiscReg</a> CCR = tc-&gt;<a class="code" href="classThreadContext.html#a328471149b318afecfe5b52d9696bfdc">readIntReg</a>(<a class="code" href="namespaceAlphaISA.html#a42171e938f795c2342186e8b4c5b63d0">NumIntArchRegs</a> + 2);
<a name="l00303"></a>00303     <a class="code" href="namespaceAlphaISA.html#a77bad56584821a5741ae1512cc6f524b">MiscReg</a> <a class="code" href="namespaceSparcISA.html#a4d3cd350a67d8e63007de11cfc00d398">ASI</a> = tc-&gt;<a class="code" href="classThreadContext.html#a1cdc204f9019a41bd6b82e542690e7cd">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a831a392f415b647f33b4be99e14fd733" title="Ancillary State Registers.">MISCREG_ASI</a>);
<a name="l00304"></a>00304     <a class="code" href="namespaceAlphaISA.html#a77bad56584821a5741ae1512cc6f524b">MiscReg</a> CWP = tc-&gt;<a class="code" href="classThreadContext.html#a1cdc204f9019a41bd6b82e542690e7cd">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a8d40d476faf25b4ffeeecdfba72dfca2">MISCREG_CWP</a>);
<a name="l00305"></a>00305     <a class="code" href="namespaceAlphaISA.html#a77bad56584821a5741ae1512cc6f524b">MiscReg</a> CANSAVE = tc-&gt;<a class="code" href="classThreadContext.html#a1cdc204f9019a41bd6b82e542690e7cd">readMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#a42171e938f795c2342186e8b4c5b63d0">NumIntArchRegs</a> + 3);
<a name="l00306"></a>00306     <a class="code" href="namespaceAlphaISA.html#a77bad56584821a5741ae1512cc6f524b">MiscReg</a> GL = tc-&gt;<a class="code" href="classThreadContext.html#a1cdc204f9019a41bd6b82e542690e7cd">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a54349a00e362e6edb382d8e0d3f78250">MISCREG_GL</a>);
<a name="l00307"></a>00307     <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">PCState</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a> = tc-&gt;<a class="code" href="classThreadContext.html#ab15f0db0e7c7afb40dfbbbd13d62dc2e">pcState</a>();
<a name="l00308"></a>00308 
<a name="l00309"></a>00309     TL++;
<a name="l00310"></a>00310 
<a name="l00311"></a>00311     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> pcMask = pstate.am ? <a class="code" href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">mask</a>(32) : <a class="code" href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">mask</a>(64);
<a name="l00312"></a>00312 
<a name="l00313"></a>00313     <span class="comment">// set TSTATE.gl to gl</span>
<a name="l00314"></a>00314     <a class="code" href="bitfield_8hh.html#a00870999cf02f3961e51279ceb09d1bc" title="A convenience function to replace bits first to last of val with bit_val in place.">replaceBits</a>(TSTATE, 42, 40, GL);
<a name="l00315"></a>00315     <span class="comment">// set TSTATE.ccr to ccr</span>
<a name="l00316"></a>00316     <a class="code" href="bitfield_8hh.html#a00870999cf02f3961e51279ceb09d1bc" title="A convenience function to replace bits first to last of val with bit_val in place.">replaceBits</a>(TSTATE, 39, 32, CCR);
<a name="l00317"></a>00317     <span class="comment">// set TSTATE.asi to asi</span>
<a name="l00318"></a>00318     <a class="code" href="bitfield_8hh.html#a00870999cf02f3961e51279ceb09d1bc" title="A convenience function to replace bits first to last of val with bit_val in place.">replaceBits</a>(TSTATE, 31, 24, ASI);
<a name="l00319"></a>00319     <span class="comment">// set TSTATE.pstate to pstate</span>
<a name="l00320"></a>00320     <a class="code" href="bitfield_8hh.html#a00870999cf02f3961e51279ceb09d1bc" title="A convenience function to replace bits first to last of val with bit_val in place.">replaceBits</a>(TSTATE, 20, 8, pstate);
<a name="l00321"></a>00321     <span class="comment">// set TSTATE.cwp to cwp</span>
<a name="l00322"></a>00322     <a class="code" href="bitfield_8hh.html#a00870999cf02f3961e51279ceb09d1bc" title="A convenience function to replace bits first to last of val with bit_val in place.">replaceBits</a>(TSTATE, 4, 0, CWP);
<a name="l00323"></a>00323 
<a name="l00324"></a>00324     <span class="comment">// Write back TSTATE</span>
<a name="l00325"></a>00325     tc-&gt;<a class="code" href="classThreadContext.html#a50d110467c213c1caec6ff304fc44521">setMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a33bbe55d0a91f4c0eb22fafb3d1362c1">MISCREG_TSTATE</a>, TSTATE);
<a name="l00326"></a>00326 
<a name="l00327"></a>00327     <span class="comment">// set TPC to PC</span>
<a name="l00328"></a>00328     tc-&gt;<a class="code" href="classThreadContext.html#a50d110467c213c1caec6ff304fc44521">setMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13ad377926386bb44a61780494c84920c17" title="Privilged Registers.">MISCREG_TPC</a>, pc.pc() &amp; pcMask);
<a name="l00329"></a>00329     <span class="comment">// set TNPC to NPC</span>
<a name="l00330"></a>00330     tc-&gt;<a class="code" href="classThreadContext.html#a50d110467c213c1caec6ff304fc44521">setMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13ac802ace407551710595a031c51ae4882">MISCREG_TNPC</a>, pc.npc() &amp; pcMask);
<a name="l00331"></a>00331 
<a name="l00332"></a>00332     <span class="comment">// set HTSTATE.hpstate to hpstate</span>
<a name="l00333"></a>00333     tc-&gt;<a class="code" href="classThreadContext.html#a50d110467c213c1caec6ff304fc44521">setMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a42166e6309b7c6c82e117d9c6166c18f">MISCREG_HTSTATE</a>, hpstate);
<a name="l00334"></a>00334 
<a name="l00335"></a>00335     <span class="comment">// TT = trap type;</span>
<a name="l00336"></a>00336     tc-&gt;<a class="code" href="classThreadContext.html#a50d110467c213c1caec6ff304fc44521">setMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a63a761355f53711c5e097f14d0384a46">MISCREG_TT</a>, tt);
<a name="l00337"></a>00337 
<a name="l00338"></a>00338     <span class="comment">// Update GL</span>
<a name="l00339"></a>00339     tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a54349a00e362e6edb382d8e0d3f78250">MISCREG_GL</a>, min&lt;int&gt;(GL+1, <a class="code" href="namespaceSparcISA.html#ae6ced686e0d9533199167842193cd2e6">MaxGL</a>));
<a name="l00340"></a>00340 
<a name="l00341"></a>00341     <span class="keywordtype">bool</span> <a class="code" href="namespaceSparcISA.html#a34273645d18f22e3cadbb67f1a08673e">priv</a> = pstate.priv; <span class="comment">// just save the priv bit</span>
<a name="l00342"></a>00342     pstate = 0;
<a name="l00343"></a>00343     pstate.priv = priv;
<a name="l00344"></a>00344     pstate.pef = 1;
<a name="l00345"></a>00345     tc-&gt;<a class="code" href="classThreadContext.html#a50d110467c213c1caec6ff304fc44521">setMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13aefa8cc4d142456a03053100c3dc5253c">MISCREG_PSTATE</a>, pstate);
<a name="l00346"></a>00346 
<a name="l00347"></a>00347     hpstate.red = 1;
<a name="l00348"></a>00348     hpstate.hpriv = 1;
<a name="l00349"></a>00349     hpstate.ibe = 0;
<a name="l00350"></a>00350     hpstate.tlz = 0;
<a name="l00351"></a>00351     tc-&gt;<a class="code" href="classThreadContext.html#a50d110467c213c1caec6ff304fc44521">setMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13ac3a79e26cba695cda645d876adae85b6" title="Hyper privileged registers.">MISCREG_HPSTATE</a>, hpstate);
<a name="l00352"></a>00352 
<a name="l00353"></a>00353     <span class="keywordtype">bool</span> changedCWP = <span class="keyword">true</span>;
<a name="l00354"></a>00354     <span class="keywordflow">if</span> (tt == 0x24)
<a name="l00355"></a>00355         CWP++;
<a name="l00356"></a>00356     <span class="keywordflow">else</span> <span class="keywordflow">if</span> (0x80 &lt;= tt &amp;&amp; tt &lt;= 0xbf)
<a name="l00357"></a>00357         CWP += (CANSAVE + 2);
<a name="l00358"></a>00358     <span class="keywordflow">else</span> <span class="keywordflow">if</span> (0xc0 &lt;= tt &amp;&amp; tt &lt;= 0xff)
<a name="l00359"></a>00359         CWP--;
<a name="l00360"></a>00360     <span class="keywordflow">else</span>
<a name="l00361"></a>00361         changedCWP = <span class="keyword">false</span>;
<a name="l00362"></a>00362 
<a name="l00363"></a>00363     <span class="keywordflow">if</span> (changedCWP) {
<a name="l00364"></a>00364         CWP = (CWP + <a class="code" href="namespaceSparcISA.html#a2eb6858d8ba11fb2871968be98d28d60">NWindows</a>) % <a class="code" href="namespaceSparcISA.html#a2eb6858d8ba11fb2871968be98d28d60">NWindows</a>;
<a name="l00365"></a>00365         tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a8d40d476faf25b4ffeeecdfba72dfca2">MISCREG_CWP</a>, CWP);
<a name="l00366"></a>00366     }
<a name="l00367"></a>00367 }
<a name="l00368"></a>00368 
<a name="l00374"></a>00374 <span class="keywordtype">void</span>
<a name="l00375"></a>00375 <a class="code" href="namespaceSparcISA.html#aed5c708b3be9708cc31e8e622aa680df" title="This sets everything up for a normal trap except for actually jumping to the handler.">doNormalFault</a>(<a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside of the CPU...">ThreadContext</a> *tc, <a class="code" href="namespaceSparcISA.html#ac159a9cf41ee39d2823ad3429bb6d964">TrapType</a> tt, <span class="keywordtype">bool</span> gotoHpriv)
<a name="l00376"></a>00376 {
<a name="l00377"></a>00377     <a class="code" href="namespaceAlphaISA.html#a77bad56584821a5741ae1512cc6f524b">MiscReg</a> TL = tc-&gt;<a class="code" href="classThreadContext.html#a1cdc204f9019a41bd6b82e542690e7cd">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a887fa687abdf25daa896add5f5d7be4d">MISCREG_TL</a>);
<a name="l00378"></a>00378     <a class="code" href="namespaceAlphaISA.html#a77bad56584821a5741ae1512cc6f524b">MiscReg</a> TSTATE = tc-&gt;<a class="code" href="classThreadContext.html#a1cdc204f9019a41bd6b82e542690e7cd">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a33bbe55d0a91f4c0eb22fafb3d1362c1">MISCREG_TSTATE</a>);
<a name="l00379"></a>00379     PSTATE pstate = tc-&gt;<a class="code" href="classThreadContext.html#a1cdc204f9019a41bd6b82e542690e7cd">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13aefa8cc4d142456a03053100c3dc5253c">MISCREG_PSTATE</a>);
<a name="l00380"></a>00380     HPSTATE hpstate = tc-&gt;<a class="code" href="classThreadContext.html#a1cdc204f9019a41bd6b82e542690e7cd">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13ac3a79e26cba695cda645d876adae85b6" title="Hyper privileged registers.">MISCREG_HPSTATE</a>);
<a name="l00381"></a>00381     <a class="code" href="namespaceAlphaISA.html#a77bad56584821a5741ae1512cc6f524b">MiscReg</a> CCR = tc-&gt;<a class="code" href="classThreadContext.html#a328471149b318afecfe5b52d9696bfdc">readIntReg</a>(<a class="code" href="namespaceAlphaISA.html#a42171e938f795c2342186e8b4c5b63d0">NumIntArchRegs</a> + 2);
<a name="l00382"></a>00382     <a class="code" href="namespaceAlphaISA.html#a77bad56584821a5741ae1512cc6f524b">MiscReg</a> ASI = tc-&gt;<a class="code" href="classThreadContext.html#a1cdc204f9019a41bd6b82e542690e7cd">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a831a392f415b647f33b4be99e14fd733" title="Ancillary State Registers.">MISCREG_ASI</a>);
<a name="l00383"></a>00383     <a class="code" href="namespaceAlphaISA.html#a77bad56584821a5741ae1512cc6f524b">MiscReg</a> CWP = tc-&gt;<a class="code" href="classThreadContext.html#a1cdc204f9019a41bd6b82e542690e7cd">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a8d40d476faf25b4ffeeecdfba72dfca2">MISCREG_CWP</a>);
<a name="l00384"></a>00384     <a class="code" href="namespaceAlphaISA.html#a77bad56584821a5741ae1512cc6f524b">MiscReg</a> CANSAVE = tc-&gt;<a class="code" href="classThreadContext.html#a328471149b318afecfe5b52d9696bfdc">readIntReg</a>(<a class="code" href="namespaceAlphaISA.html#a42171e938f795c2342186e8b4c5b63d0">NumIntArchRegs</a> + 3);
<a name="l00385"></a>00385     <a class="code" href="namespaceAlphaISA.html#a77bad56584821a5741ae1512cc6f524b">MiscReg</a> GL = tc-&gt;<a class="code" href="classThreadContext.html#a1cdc204f9019a41bd6b82e542690e7cd">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a54349a00e362e6edb382d8e0d3f78250">MISCREG_GL</a>);
<a name="l00386"></a>00386     <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">PCState</a> pc = tc-&gt;<a class="code" href="classThreadContext.html#ab15f0db0e7c7afb40dfbbbd13d62dc2e">pcState</a>();
<a name="l00387"></a>00387 
<a name="l00388"></a>00388     <span class="comment">// Increment the trap level</span>
<a name="l00389"></a>00389     TL++;
<a name="l00390"></a>00390     tc-&gt;<a class="code" href="classThreadContext.html#a50d110467c213c1caec6ff304fc44521">setMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a887fa687abdf25daa896add5f5d7be4d">MISCREG_TL</a>, TL);
<a name="l00391"></a>00391 
<a name="l00392"></a>00392     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> pcMask = pstate.am ? <a class="code" href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">mask</a>(32) : <a class="code" href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">mask</a>(64);
<a name="l00393"></a>00393 
<a name="l00394"></a>00394     <span class="comment">// Save off state</span>
<a name="l00395"></a>00395 
<a name="l00396"></a>00396     <span class="comment">// set TSTATE.gl to gl</span>
<a name="l00397"></a>00397     <a class="code" href="bitfield_8hh.html#a00870999cf02f3961e51279ceb09d1bc" title="A convenience function to replace bits first to last of val with bit_val in place.">replaceBits</a>(TSTATE, 42, 40, GL);
<a name="l00398"></a>00398     <span class="comment">// set TSTATE.ccr to ccr</span>
<a name="l00399"></a>00399     <a class="code" href="bitfield_8hh.html#a00870999cf02f3961e51279ceb09d1bc" title="A convenience function to replace bits first to last of val with bit_val in place.">replaceBits</a>(TSTATE, 39, 32, CCR);
<a name="l00400"></a>00400     <span class="comment">// set TSTATE.asi to asi</span>
<a name="l00401"></a>00401     <a class="code" href="bitfield_8hh.html#a00870999cf02f3961e51279ceb09d1bc" title="A convenience function to replace bits first to last of val with bit_val in place.">replaceBits</a>(TSTATE, 31, 24, ASI);
<a name="l00402"></a>00402     <span class="comment">// set TSTATE.pstate to pstate</span>
<a name="l00403"></a>00403     <a class="code" href="bitfield_8hh.html#a00870999cf02f3961e51279ceb09d1bc" title="A convenience function to replace bits first to last of val with bit_val in place.">replaceBits</a>(TSTATE, 20, 8, pstate);
<a name="l00404"></a>00404     <span class="comment">// set TSTATE.cwp to cwp</span>
<a name="l00405"></a>00405     <a class="code" href="bitfield_8hh.html#a00870999cf02f3961e51279ceb09d1bc" title="A convenience function to replace bits first to last of val with bit_val in place.">replaceBits</a>(TSTATE, 4, 0, CWP);
<a name="l00406"></a>00406 
<a name="l00407"></a>00407     <span class="comment">// Write back TSTATE</span>
<a name="l00408"></a>00408     tc-&gt;<a class="code" href="classThreadContext.html#a50d110467c213c1caec6ff304fc44521">setMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a33bbe55d0a91f4c0eb22fafb3d1362c1">MISCREG_TSTATE</a>, TSTATE);
<a name="l00409"></a>00409 
<a name="l00410"></a>00410     <span class="comment">// set TPC to PC</span>
<a name="l00411"></a>00411     tc-&gt;<a class="code" href="classThreadContext.html#a50d110467c213c1caec6ff304fc44521">setMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13ad377926386bb44a61780494c84920c17" title="Privilged Registers.">MISCREG_TPC</a>, pc.pc() &amp; pcMask);
<a name="l00412"></a>00412     <span class="comment">// set TNPC to NPC</span>
<a name="l00413"></a>00413     tc-&gt;<a class="code" href="classThreadContext.html#a50d110467c213c1caec6ff304fc44521">setMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13ac802ace407551710595a031c51ae4882">MISCREG_TNPC</a>, pc.npc() &amp; pcMask);
<a name="l00414"></a>00414 
<a name="l00415"></a>00415     <span class="comment">// set HTSTATE.hpstate to hpstate</span>
<a name="l00416"></a>00416     tc-&gt;<a class="code" href="classThreadContext.html#a50d110467c213c1caec6ff304fc44521">setMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a42166e6309b7c6c82e117d9c6166c18f">MISCREG_HTSTATE</a>, hpstate);
<a name="l00417"></a>00417 
<a name="l00418"></a>00418     <span class="comment">// TT = trap type;</span>
<a name="l00419"></a>00419     tc-&gt;<a class="code" href="classThreadContext.html#a50d110467c213c1caec6ff304fc44521">setMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a63a761355f53711c5e097f14d0384a46">MISCREG_TT</a>, tt);
<a name="l00420"></a>00420 
<a name="l00421"></a>00421     <span class="comment">// Update the global register level</span>
<a name="l00422"></a>00422     <span class="keywordflow">if</span> (!gotoHpriv)
<a name="l00423"></a>00423         tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a54349a00e362e6edb382d8e0d3f78250">MISCREG_GL</a>, min&lt;int&gt;(GL + 1, <a class="code" href="namespaceSparcISA.html#a9b4ee042d8c4a0e83e819ff55d98dfee">MaxPGL</a>));
<a name="l00424"></a>00424     <span class="keywordflow">else</span>
<a name="l00425"></a>00425         tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a54349a00e362e6edb382d8e0d3f78250">MISCREG_GL</a>, min&lt;int&gt;(GL + 1, <a class="code" href="namespaceSparcISA.html#ae6ced686e0d9533199167842193cd2e6">MaxGL</a>));
<a name="l00426"></a>00426 
<a name="l00427"></a>00427     <span class="comment">// pstate.mm is unchanged</span>
<a name="l00428"></a>00428     pstate.pef = 1; <span class="comment">// PSTATE.pef = whether or not an fpu is present</span>
<a name="l00429"></a>00429     pstate.am = 0;
<a name="l00430"></a>00430     pstate.ie = 0;
<a name="l00431"></a>00431     <span class="comment">// pstate.tle is unchanged</span>
<a name="l00432"></a>00432     <span class="comment">// pstate.tct = 0</span>
<a name="l00433"></a>00433 
<a name="l00434"></a>00434     <span class="keywordflow">if</span> (gotoHpriv) {
<a name="l00435"></a>00435         pstate.cle = 0;
<a name="l00436"></a>00436         <span class="comment">// The manual says PSTATE.priv should be 0, but Legion leaves it alone</span>
<a name="l00437"></a>00437         hpstate.red = 0;
<a name="l00438"></a>00438         hpstate.hpriv = 1;
<a name="l00439"></a>00439         hpstate.ibe = 0;
<a name="l00440"></a>00440         <span class="comment">// hpstate.tlz is unchanged</span>
<a name="l00441"></a>00441         tc-&gt;<a class="code" href="classThreadContext.html#a50d110467c213c1caec6ff304fc44521">setMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13ac3a79e26cba695cda645d876adae85b6" title="Hyper privileged registers.">MISCREG_HPSTATE</a>, hpstate);
<a name="l00442"></a>00442     } <span class="keywordflow">else</span> { <span class="comment">// we are going to priv</span>
<a name="l00443"></a>00443         pstate.priv = 1;
<a name="l00444"></a>00444         pstate.cle = pstate.tle;
<a name="l00445"></a>00445     }
<a name="l00446"></a>00446     tc-&gt;<a class="code" href="classThreadContext.html#a50d110467c213c1caec6ff304fc44521">setMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13aefa8cc4d142456a03053100c3dc5253c">MISCREG_PSTATE</a>, pstate);
<a name="l00447"></a>00447 
<a name="l00448"></a>00448 
<a name="l00449"></a>00449     <span class="keywordtype">bool</span> changedCWP = <span class="keyword">true</span>;
<a name="l00450"></a>00450     <span class="keywordflow">if</span> (tt == 0x24)
<a name="l00451"></a>00451         CWP++;
<a name="l00452"></a>00452     <span class="keywordflow">else</span> <span class="keywordflow">if</span> (0x80 &lt;= tt &amp;&amp; tt &lt;= 0xbf)
<a name="l00453"></a>00453         CWP += (CANSAVE + 2);
<a name="l00454"></a>00454     <span class="keywordflow">else</span> <span class="keywordflow">if</span> (0xc0 &lt;= tt &amp;&amp; tt &lt;= 0xff)
<a name="l00455"></a>00455         CWP--;
<a name="l00456"></a>00456     <span class="keywordflow">else</span>
<a name="l00457"></a>00457         changedCWP = <span class="keyword">false</span>;
<a name="l00458"></a>00458 
<a name="l00459"></a>00459     <span class="keywordflow">if</span> (changedCWP) {
<a name="l00460"></a>00460         CWP = (CWP + <a class="code" href="namespaceSparcISA.html#a2eb6858d8ba11fb2871968be98d28d60">NWindows</a>) % <a class="code" href="namespaceSparcISA.html#a2eb6858d8ba11fb2871968be98d28d60">NWindows</a>;
<a name="l00461"></a>00461         tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a8d40d476faf25b4ffeeecdfba72dfca2">MISCREG_CWP</a>, CWP);
<a name="l00462"></a>00462     }
<a name="l00463"></a>00463 }
<a name="l00464"></a>00464 
<a name="l00465"></a>00465 <span class="keywordtype">void</span>
<a name="l00466"></a>00466 <a class="code" href="namespaceSparcISA.html#a31c33838ffc01d62fc9d6187d9b1eba8">getREDVector</a>(<a class="code" href="namespaceAlphaISA.html#a77bad56584821a5741ae1512cc6f524b">MiscReg</a> TT, <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> &amp;PC, <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> &amp;NPC)
<a name="l00467"></a>00467 {
<a name="l00468"></a>00468     <span class="comment">//XXX The following constant might belong in a header file.</span>
<a name="l00469"></a>00469     <span class="keyword">const</span> <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> RSTVAddr = 0xFFF0000000ULL;
<a name="l00470"></a>00470     PC = RSTVAddr | ((TT &lt;&lt; 5) &amp; 0xFF);
<a name="l00471"></a>00471     NPC = PC + <span class="keyword">sizeof</span>(MachInst);
<a name="l00472"></a>00472 }
<a name="l00473"></a>00473 
<a name="l00474"></a>00474 <span class="keywordtype">void</span>
<a name="l00475"></a>00475 <a class="code" href="namespaceSparcISA.html#a8f66e93bd8214c11a41607963ea9ea04">getHyperVector</a>(<a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside of the CPU...">ThreadContext</a> * tc, <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> &amp;PC, <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> &amp;NPC, <a class="code" href="namespaceAlphaISA.html#a77bad56584821a5741ae1512cc6f524b">MiscReg</a> TT)
<a name="l00476"></a>00476 {
<a name="l00477"></a>00477     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> HTBA = tc-&gt;<a class="code" href="classThreadContext.html#a1cdc204f9019a41bd6b82e542690e7cd">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13ae7329ab09f518edab8c7ef18048c65ec">MISCREG_HTBA</a>);
<a name="l00478"></a>00478     PC = (HTBA &amp; ~<a class="code" href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">mask</a>(14)) | ((TT &lt;&lt; 5) &amp; <a class="code" href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">mask</a>(14));
<a name="l00479"></a>00479     NPC = PC + <span class="keyword">sizeof</span>(MachInst);
<a name="l00480"></a>00480 }
<a name="l00481"></a>00481 
<a name="l00482"></a>00482 <span class="keywordtype">void</span>
<a name="l00483"></a>00483 <a class="code" href="namespaceSparcISA.html#aa1b6dc2dc479b779f48fea54475cdfef">getPrivVector</a>(<a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside of the CPU...">ThreadContext</a> *tc, <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> &amp;PC, <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> &amp;NPC, <a class="code" href="namespaceAlphaISA.html#a77bad56584821a5741ae1512cc6f524b">MiscReg</a> TT, <a class="code" href="namespaceAlphaISA.html#a77bad56584821a5741ae1512cc6f524b">MiscReg</a> TL)
<a name="l00484"></a>00484 {
<a name="l00485"></a>00485     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> TBA = tc-&gt;<a class="code" href="classThreadContext.html#a1cdc204f9019a41bd6b82e542690e7cd">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a3984433dc2a46ca0e8c067951e80cbb2">MISCREG_TBA</a>);
<a name="l00486"></a>00486     PC = (TBA &amp; ~<a class="code" href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">mask</a>(15)) |
<a name="l00487"></a>00487         (TL &gt; 1 ? (1 &lt;&lt; 14) : 0) |
<a name="l00488"></a>00488         ((TT &lt;&lt; 5) &amp; <a class="code" href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">mask</a>(14));
<a name="l00489"></a>00489     NPC = PC + <span class="keyword">sizeof</span>(MachInst);
<a name="l00490"></a>00490 }
<a name="l00491"></a>00491 
<a name="l00492"></a>00492 <span class="keywordtype">void</span>
<a name="l00493"></a><a class="code" href="classSparcISA_1_1SparcFaultBase.html#a929f526d4f778b194c43702227ed8694">00493</a> SparcFaultBase::invoke(<a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside of the CPU...">ThreadContext</a> * tc, <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> inst)
<a name="l00494"></a>00494 {
<a name="l00495"></a>00495     <a class="code" href="classSparcISA_1_1SparcFaultBase.html#a929f526d4f778b194c43702227ed8694">FaultBase::invoke</a>(tc);
<a name="l00496"></a>00496     <span class="keywordflow">if</span> (!<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370" title="The FullSystem variable can be used to determine the current mode of simulation.">FullSystem</a>)
<a name="l00497"></a>00497         <span class="keywordflow">return</span>;
<a name="l00498"></a>00498 
<a name="l00499"></a>00499     <a class="code" href="classSparcISA_1_1SparcFaultBase.html#a1f8a1231f5ff6dd13dc1ed94ea84b06f">countStat</a>()++;
<a name="l00500"></a>00500 
<a name="l00501"></a>00501     <span class="comment">// We can refer to this to see what the trap level -was-, but something</span>
<a name="l00502"></a>00502     <span class="comment">// in the middle could change it in the regfile out from under us.</span>
<a name="l00503"></a>00503     <a class="code" href="namespaceSparcISA.html#ac85eaf6d8d88f1aca921167367f61c43">MiscReg</a> <a class="code" href="namespaceMipsISA.html#a02c1eec4d905c95a4614e86e0a933741">tl</a> = tc-&gt;<a class="code" href="classThreadContext.html#a1cdc204f9019a41bd6b82e542690e7cd">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a887fa687abdf25daa896add5f5d7be4d">MISCREG_TL</a>);
<a name="l00504"></a>00504     <a class="code" href="namespaceSparcISA.html#ac85eaf6d8d88f1aca921167367f61c43">MiscReg</a> tt = tc-&gt;<a class="code" href="classThreadContext.html#a1cdc204f9019a41bd6b82e542690e7cd">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a63a761355f53711c5e097f14d0384a46">MISCREG_TT</a>);
<a name="l00505"></a>00505     PSTATE pstate = tc-&gt;<a class="code" href="classThreadContext.html#a1cdc204f9019a41bd6b82e542690e7cd">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13aefa8cc4d142456a03053100c3dc5253c">MISCREG_PSTATE</a>);
<a name="l00506"></a>00506     HPSTATE hpstate = tc-&gt;<a class="code" href="classThreadContext.html#a1cdc204f9019a41bd6b82e542690e7cd">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13ac3a79e26cba695cda645d876adae85b6" title="Hyper privileged registers.">MISCREG_HPSTATE</a>);
<a name="l00507"></a>00507 
<a name="l00508"></a>00508     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> PC, NPC;
<a name="l00509"></a>00509 
<a name="l00510"></a>00510     <a class="code" href="classSparcISA_1_1SparcFaultBase.html#a459ebc7c34ad6a34f704ef5be57870d8">PrivilegeLevel</a> current;
<a name="l00511"></a>00511     <span class="keywordflow">if</span> (hpstate.hpriv)
<a name="l00512"></a>00512         current = Hyperprivileged;
<a name="l00513"></a>00513     <span class="keywordflow">else</span> <span class="keywordflow">if</span> (pstate.priv)
<a name="l00514"></a>00514         current = Privileged;
<a name="l00515"></a>00515     <span class="keywordflow">else</span>
<a name="l00516"></a>00516         current = User;
<a name="l00517"></a>00517 
<a name="l00518"></a>00518     <a class="code" href="classSparcISA_1_1SparcFaultBase.html#a459ebc7c34ad6a34f704ef5be57870d8">PrivilegeLevel</a> <a class="code" href="namespaceX86ISA.html#acabdf99084eaf74c35035a9175ec3aee">level</a> = <a class="code" href="classSparcISA_1_1SparcFaultBase.html#ad13205bf875927559bb1f22b1dc25d33">getNextLevel</a>(current);
<a name="l00519"></a>00519 
<a name="l00520"></a>00520     <span class="keywordflow">if</span> (hpstate.red || (tl == <a class="code" href="namespaceSparcISA.html#a7fc70925d9b55ea5a531967d5994a283">MaxTL</a> - 1)) {
<a name="l00521"></a>00521         <a class="code" href="namespaceSparcISA.html#a31c33838ffc01d62fc9d6187d9b1eba8">getREDVector</a>(5, PC, NPC);
<a name="l00522"></a>00522         <a class="code" href="namespaceSparcISA.html#a58fc619784a41843b1c16671e19a6398" title="This sets everything up for a RED state trap except for actually jumping to the handler.">doREDFault</a>(tc, tt);
<a name="l00523"></a>00523         <span class="comment">// This changes the hpstate and pstate, so we need to make sure we</span>
<a name="l00524"></a>00524         <span class="comment">// save the old version on the trap stack in doREDFault.</span>
<a name="l00525"></a>00525         <a class="code" href="namespaceSparcISA.html#af2f2f6bfdbf1044d410d1279e48da330" title="This causes the thread context to enter RED state.">enterREDState</a>(tc);
<a name="l00526"></a>00526     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (tl == <a class="code" href="namespaceSparcISA.html#a7fc70925d9b55ea5a531967d5994a283">MaxTL</a>) {
<a name="l00527"></a>00527         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Should go to error state here.. crap\n&quot;</span>);
<a name="l00528"></a>00528         <span class="comment">// Do error_state somehow?</span>
<a name="l00529"></a>00529         <span class="comment">// Probably inject a WDR fault using the interrupt mechanism.</span>
<a name="l00530"></a>00530         <span class="comment">// What should the PC and NPC be set to?</span>
<a name="l00531"></a>00531     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (tl &gt; <a class="code" href="namespaceSparcISA.html#a4bcfceef9184f0e771a558ba5b2cc024">MaxPTL</a> &amp;&amp; level == <a class="code" href="classSparcISA_1_1SparcFaultBase.html#a459ebc7c34ad6a34f704ef5be57870d8a63bdbc55fe4b822cb6ff7f1400f1bcd3">Privileged</a>) {
<a name="l00532"></a>00532         <span class="comment">// guest_watchdog fault</span>
<a name="l00533"></a>00533         <a class="code" href="namespaceSparcISA.html#aed5c708b3be9708cc31e8e622aa680df" title="This sets everything up for a normal trap except for actually jumping to the handler.">doNormalFault</a>(tc, <a class="code" href="classSparcISA_1_1SparcFaultBase.html#ab6a115bef707987f46f24c0c6276444b">trapType</a>(), <span class="keyword">true</span>);
<a name="l00534"></a>00534         <a class="code" href="namespaceSparcISA.html#a8f66e93bd8214c11a41607963ea9ea04">getHyperVector</a>(tc, PC, NPC, 2);
<a name="l00535"></a>00535     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (level == <a class="code" href="classSparcISA_1_1SparcFaultBase.html#a459ebc7c34ad6a34f704ef5be57870d8a7053de9192589598488b1511eb009c0c">Hyperprivileged</a> ||
<a name="l00536"></a>00536                (level == <a class="code" href="classSparcISA_1_1SparcFaultBase.html#a459ebc7c34ad6a34f704ef5be57870d8a63bdbc55fe4b822cb6ff7f1400f1bcd3">Privileged</a> &amp;&amp; <a class="code" href="classSparcISA_1_1SparcFaultBase.html#ab6a115bef707987f46f24c0c6276444b">trapType</a>() &gt;= 384)) {
<a name="l00537"></a>00537         <a class="code" href="namespaceSparcISA.html#aed5c708b3be9708cc31e8e622aa680df" title="This sets everything up for a normal trap except for actually jumping to the handler.">doNormalFault</a>(tc, <a class="code" href="classSparcISA_1_1SparcFaultBase.html#ab6a115bef707987f46f24c0c6276444b">trapType</a>(), <span class="keyword">true</span>);
<a name="l00538"></a>00538         <a class="code" href="namespaceSparcISA.html#a8f66e93bd8214c11a41607963ea9ea04">getHyperVector</a>(tc, PC, NPC, <a class="code" href="classSparcISA_1_1SparcFaultBase.html#ab6a115bef707987f46f24c0c6276444b">trapType</a>());
<a name="l00539"></a>00539     } <span class="keywordflow">else</span> {
<a name="l00540"></a>00540         <a class="code" href="namespaceSparcISA.html#aed5c708b3be9708cc31e8e622aa680df" title="This sets everything up for a normal trap except for actually jumping to the handler.">doNormalFault</a>(tc, <a class="code" href="classSparcISA_1_1SparcFaultBase.html#ab6a115bef707987f46f24c0c6276444b">trapType</a>(), <span class="keyword">false</span>);
<a name="l00541"></a>00541         <a class="code" href="namespaceSparcISA.html#aa1b6dc2dc479b779f48fea54475cdfef">getPrivVector</a>(tc, PC, NPC, <a class="code" href="classSparcISA_1_1SparcFaultBase.html#ab6a115bef707987f46f24c0c6276444b">trapType</a>(), tl + 1);
<a name="l00542"></a>00542     }
<a name="l00543"></a>00543 
<a name="l00544"></a>00544     <a class="code" href="classGenericISA_1_1DelaySlotUPCState.html">PCState</a> pc;
<a name="l00545"></a>00545     pc.<a class="code" href="classGenericISA_1_1SimplePCState.html#a95654d75bc82beb81b4df1b2d16db865">pc</a>(PC);
<a name="l00546"></a>00546     pc.<a class="code" href="classGenericISA_1_1SimplePCState.html#adfabba4b256ce38aeb20657ed6a5b00b">npc</a>(NPC);
<a name="l00547"></a>00547     pc.<a class="code" href="classGenericISA_1_1DelaySlotPCState.html#aff19e065456ce90e3d00b17ee6bc5302">nnpc</a>(NPC + <span class="keyword">sizeof</span>(<a class="code" href="namespaceSparcISA.html#a1651b2405ef642b8feeb7a37dd43a969">MachInst</a>));
<a name="l00548"></a>00548     pc.<a class="code" href="classGenericISA_1_1DelaySlotUPCState.html#a33bd3406be99d034d4ac6f1d93946a2a">upc</a>(0);
<a name="l00549"></a>00549     pc.<a class="code" href="classGenericISA_1_1DelaySlotUPCState.html#a406f6c320c70e3157f4bd87d7f814d7f">nupc</a>(1);
<a name="l00550"></a>00550     tc-&gt;<a class="code" href="classThreadContext.html#ab15f0db0e7c7afb40dfbbbd13d62dc2e">pcState</a>(pc);
<a name="l00551"></a>00551 }
<a name="l00552"></a>00552 
<a name="l00553"></a>00553 <span class="keywordtype">void</span>
<a name="l00554"></a><a class="code" href="classSparcISA_1_1PowerOnReset.html#a84e773c86fdfe554ffa8ce310d2fa5a8">00554</a> <a class="code" href="classSparcISA_1_1PowerOnReset.html#a84e773c86fdfe554ffa8ce310d2fa5a8">PowerOnReset::invoke</a>(<a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside of the CPU...">ThreadContext</a> *tc, <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> inst)
<a name="l00555"></a>00555 {
<a name="l00556"></a>00556     <span class="comment">// For SPARC, when a system is first started, there is a power</span>
<a name="l00557"></a>00557     <span class="comment">// on reset Trap which sets the processor into the following state.</span>
<a name="l00558"></a>00558     <span class="comment">// Bits that aren&#39;t set aren&#39;t defined on startup.</span>
<a name="l00559"></a>00559 
<a name="l00560"></a>00560     tc-&gt;<a class="code" href="classThreadContext.html#a50d110467c213c1caec6ff304fc44521">setMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a887fa687abdf25daa896add5f5d7be4d">MISCREG_TL</a>, <a class="code" href="namespaceSparcISA.html#a7fc70925d9b55ea5a531967d5994a283">MaxTL</a>);
<a name="l00561"></a>00561     tc-&gt;<a class="code" href="classThreadContext.html#a50d110467c213c1caec6ff304fc44521">setMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a63a761355f53711c5e097f14d0384a46">MISCREG_TT</a>, <a class="code" href="classSparcISA_1_1SparcFault.html#aeaf65bc96d83dd8fec4e7155c7696250">trapType</a>());
<a name="l00562"></a>00562     tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a54349a00e362e6edb382d8e0d3f78250">MISCREG_GL</a>, <a class="code" href="namespaceSparcISA.html#ae6ced686e0d9533199167842193cd2e6">MaxGL</a>);
<a name="l00563"></a>00563 
<a name="l00564"></a>00564     PSTATE pstate = 0;
<a name="l00565"></a>00565     pstate.pef = 1;
<a name="l00566"></a>00566     pstate.priv = 1;
<a name="l00567"></a>00567     tc-&gt;<a class="code" href="classThreadContext.html#a50d110467c213c1caec6ff304fc44521">setMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13aefa8cc4d142456a03053100c3dc5253c">MISCREG_PSTATE</a>, pstate);
<a name="l00568"></a>00568 
<a name="l00569"></a>00569     <span class="comment">// Turn on red and hpriv, set everything else to 0</span>
<a name="l00570"></a>00570     HPSTATE hpstate = tc-&gt;<a class="code" href="classThreadContext.html#a1cdc204f9019a41bd6b82e542690e7cd">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13ac3a79e26cba695cda645d876adae85b6" title="Hyper privileged registers.">MISCREG_HPSTATE</a>);
<a name="l00571"></a>00571     hpstate.red = 1;
<a name="l00572"></a>00572     hpstate.hpriv = 1;
<a name="l00573"></a>00573     hpstate.ibe = 0;
<a name="l00574"></a>00574     hpstate.tlz = 0;
<a name="l00575"></a>00575     tc-&gt;<a class="code" href="classThreadContext.html#a50d110467c213c1caec6ff304fc44521">setMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13ac3a79e26cba695cda645d876adae85b6" title="Hyper privileged registers.">MISCREG_HPSTATE</a>, hpstate);
<a name="l00576"></a>00576 
<a name="l00577"></a>00577     <span class="comment">// The tick register is unreadable by nonprivileged software</span>
<a name="l00578"></a>00578     tc-&gt;<a class="code" href="classThreadContext.html#a50d110467c213c1caec6ff304fc44521">setMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a2999dadfecb3d82725e6c0e3e8fa3017">MISCREG_TICK</a>, 1<a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83" title="uint64_t constant">ULL</a> &lt;&lt; 63);
<a name="l00579"></a>00579 
<a name="l00580"></a>00580     <span class="comment">// Enter RED state. We do this last so that the actual state preserved in</span>
<a name="l00581"></a>00581     <span class="comment">// the trap stack is the state from before this fault.</span>
<a name="l00582"></a>00582     <a class="code" href="namespaceSparcISA.html#af2f2f6bfdbf1044d410d1279e48da330" title="This causes the thread context to enter RED state.">enterREDState</a>(tc);
<a name="l00583"></a>00583 
<a name="l00584"></a>00584     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> PC, NPC;
<a name="l00585"></a>00585     <a class="code" href="namespaceSparcISA.html#a31c33838ffc01d62fc9d6187d9b1eba8">getREDVector</a>(<a class="code" href="classSparcISA_1_1SparcFault.html#aeaf65bc96d83dd8fec4e7155c7696250">trapType</a>(), PC, NPC);
<a name="l00586"></a>00586 
<a name="l00587"></a>00587     <a class="code" href="classGenericISA_1_1DelaySlotUPCState.html">PCState</a> pc;
<a name="l00588"></a>00588     pc.<a class="code" href="classGenericISA_1_1SimplePCState.html#a95654d75bc82beb81b4df1b2d16db865">pc</a>(PC);
<a name="l00589"></a>00589     pc.<a class="code" href="classGenericISA_1_1SimplePCState.html#adfabba4b256ce38aeb20657ed6a5b00b">npc</a>(NPC);
<a name="l00590"></a>00590     pc.<a class="code" href="classGenericISA_1_1DelaySlotPCState.html#aff19e065456ce90e3d00b17ee6bc5302">nnpc</a>(NPC + <span class="keyword">sizeof</span>(<a class="code" href="namespaceSparcISA.html#a1651b2405ef642b8feeb7a37dd43a969">MachInst</a>));
<a name="l00591"></a>00591     pc.<a class="code" href="classGenericISA_1_1DelaySlotUPCState.html#a33bd3406be99d034d4ac6f1d93946a2a">upc</a>(0);
<a name="l00592"></a>00592     pc.<a class="code" href="classGenericISA_1_1DelaySlotUPCState.html#a406f6c320c70e3157f4bd87d7f814d7f">nupc</a>(1);
<a name="l00593"></a>00593     tc-&gt;<a class="code" href="classThreadContext.html#ab15f0db0e7c7afb40dfbbbd13d62dc2e">pcState</a>(pc);
<a name="l00594"></a>00594 
<a name="l00595"></a>00595     <span class="comment">// These registers are specified as &quot;undefined&quot; after a POR, and they</span>
<a name="l00596"></a>00596     <span class="comment">// should have reasonable values after the miscregfile is reset</span>
<a name="l00597"></a>00597     <span class="comment">/*</span>
<a name="l00598"></a>00598 <span class="comment">    // Clear all the soft interrupt bits</span>
<a name="l00599"></a>00599 <span class="comment">    softint = 0;</span>
<a name="l00600"></a>00600 <span class="comment">    // disable timer compare interrupts, reset tick_cmpr</span>
<a name="l00601"></a>00601 <span class="comment">    tc-&gt;setMiscRegNoEffect(MISCREG_</span>
<a name="l00602"></a>00602 <span class="comment">    tick_cmprFields.int_dis = 1;</span>
<a name="l00603"></a>00603 <span class="comment">    tick_cmprFields.tick_cmpr = 0; // Reset to 0 for pretty printing</span>
<a name="l00604"></a>00604 <span class="comment">    stickFields.npt = 1; // The TICK register is unreadable by by !priv</span>
<a name="l00605"></a>00605 <span class="comment">    stick_cmprFields.int_dis = 1; // disable timer compare interrupts</span>
<a name="l00606"></a>00606 <span class="comment">    stick_cmprFields.tick_cmpr = 0; // Reset to 0 for pretty printing</span>
<a name="l00607"></a>00607 <span class="comment"></span>
<a name="l00608"></a>00608 <span class="comment">    tt[tl] = _trapType;</span>
<a name="l00609"></a>00609 <span class="comment"></span>
<a name="l00610"></a>00610 <span class="comment">    hintp = 0; // no interrupts pending</span>
<a name="l00611"></a>00611 <span class="comment">    hstick_cmprFields.int_dis = 1; // disable timer compare interrupts</span>
<a name="l00612"></a>00612 <span class="comment">    hstick_cmprFields.tick_cmpr = 0; // Reset to 0 for pretty printing</span>
<a name="l00613"></a>00613 <span class="comment">    */</span>
<a name="l00614"></a>00614 }
<a name="l00615"></a>00615 
<a name="l00616"></a>00616 <span class="keywordtype">void</span>
<a name="l00617"></a><a class="code" href="classSparcISA_1_1FastInstructionAccessMMUMiss.html#a4038e7898a91633c75c43ca9945d1962">00617</a> <a class="code" href="classSparcISA_1_1FastInstructionAccessMMUMiss.html#a4038e7898a91633c75c43ca9945d1962">FastInstructionAccessMMUMiss::invoke</a>(<a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside of the CPU...">ThreadContext</a> *tc, <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> inst)
<a name="l00618"></a>00618 {
<a name="l00619"></a>00619     <span class="keywordflow">if</span> (<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370" title="The FullSystem variable can be used to determine the current mode of simulation.">FullSystem</a>) {
<a name="l00620"></a>00620         <a class="code" href="classSparcISA_1_1FastInstructionAccessMMUMiss.html#a4038e7898a91633c75c43ca9945d1962">SparcFaultBase::invoke</a>(tc, inst);
<a name="l00621"></a>00621         <span class="keywordflow">return</span>;
<a name="l00622"></a>00622     }
<a name="l00623"></a>00623 
<a name="l00624"></a>00624     <a class="code" href="classProcess.html">Process</a> *<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a> = tc-&gt;<a class="code" href="classThreadContext.html#a578034e4f174170011007e9908ca666d">getProcessPtr</a>();
<a name="l00625"></a>00625     <a class="code" href="structSparcISA_1_1TlbEntry.html">TlbEntry</a> entry;
<a name="l00626"></a>00626     <span class="keywordtype">bool</span> success = p-&gt;<a class="code" href="classProcess.html#ab023e15e074195be6f19416d376eaf22">pTable</a>-&gt;<a class="code" href="classPageTable.html#a1a5bd0cd33485b6215c846e89389b3e2" title="Lookup function.">lookup</a>(<a class="code" href="classSparcISA_1_1FastInstructionAccessMMUMiss.html#a70fbf5a1b2d23dab174b74ff57fb470f">vaddr</a>, entry);
<a name="l00627"></a>00627     <span class="keywordflow">if</span> (!success) {
<a name="l00628"></a>00628         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Tried to execute unmapped address %#x.\n&quot;</span>, <a class="code" href="classSparcISA_1_1FastInstructionAccessMMUMiss.html#a70fbf5a1b2d23dab174b74ff57fb470f">vaddr</a>);
<a name="l00629"></a>00629     } <span class="keywordflow">else</span> {
<a name="l00630"></a>00630         <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> alignedVaddr = p-&gt;<a class="code" href="classProcess.html#ab023e15e074195be6f19416d376eaf22">pTable</a>-&gt;<a class="code" href="classPageTable.html#a1e65c522567cba8d30744ceba405ccab">pageAlign</a>(<a class="code" href="classSparcISA_1_1FastInstructionAccessMMUMiss.html#a70fbf5a1b2d23dab174b74ff57fb470f">vaddr</a>);
<a name="l00631"></a>00631         tc-&gt;<a class="code" href="classThreadContext.html#a71910c6ab34a67cb0bc65dbc874cbb27">getITBPtr</a>()-&gt;insert(alignedVaddr, 0 <span class="comment">/*partition id*/</span>,
<a name="l00632"></a>00632                 p-&gt;<a class="code" href="classProcess.html#add56d487735b2e8e830c547b17310104">M5_pid</a> <span class="comment">/*context id*/</span>, <span class="keyword">false</span>, entry.<a class="code" href="structSparcISA_1_1TlbEntry.html#a372a746c0f421c7f2a398bf85a0d1a73">pte</a>);
<a name="l00633"></a>00633     }
<a name="l00634"></a>00634 }
<a name="l00635"></a>00635 
<a name="l00636"></a>00636 <span class="keywordtype">void</span>
<a name="l00637"></a><a class="code" href="classSparcISA_1_1FastDataAccessMMUMiss.html#a894f175fbfe3a3d28296446926335fcf">00637</a> <a class="code" href="classSparcISA_1_1FastDataAccessMMUMiss.html#a894f175fbfe3a3d28296446926335fcf">FastDataAccessMMUMiss::invoke</a>(<a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside of the CPU...">ThreadContext</a> *tc, <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> inst)
<a name="l00638"></a>00638 {
<a name="l00639"></a>00639     <span class="keywordflow">if</span> (<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370" title="The FullSystem variable can be used to determine the current mode of simulation.">FullSystem</a>) {
<a name="l00640"></a>00640         <a class="code" href="classSparcISA_1_1FastDataAccessMMUMiss.html#a894f175fbfe3a3d28296446926335fcf">SparcFaultBase::invoke</a>(tc, inst);
<a name="l00641"></a>00641         <span class="keywordflow">return</span>;
<a name="l00642"></a>00642     }
<a name="l00643"></a>00643 
<a name="l00644"></a>00644     <a class="code" href="classProcess.html">Process</a> *<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a> = tc-&gt;<a class="code" href="classThreadContext.html#a578034e4f174170011007e9908ca666d">getProcessPtr</a>();
<a name="l00645"></a>00645     <a class="code" href="structSparcISA_1_1TlbEntry.html">TlbEntry</a> entry;
<a name="l00646"></a>00646     <span class="keywordtype">bool</span> success = p-&gt;<a class="code" href="classProcess.html#ab023e15e074195be6f19416d376eaf22">pTable</a>-&gt;<a class="code" href="classPageTable.html#a1a5bd0cd33485b6215c846e89389b3e2" title="Lookup function.">lookup</a>(<a class="code" href="classSparcISA_1_1FastDataAccessMMUMiss.html#a88e0d3aa72b0b4e7aa9a7cd3a44c7b52">vaddr</a>, entry);
<a name="l00647"></a>00647     <span class="keywordflow">if</span> (!success) {
<a name="l00648"></a>00648         <span class="keywordflow">if</span> (p-&gt;<a class="code" href="classProcess.html#aeafd0a9f4f332dab45ff954f8857e82f" title="Attempt to fix up a fault at vaddr by allocating a page on the stack.">fixupStackFault</a>(<a class="code" href="classSparcISA_1_1FastDataAccessMMUMiss.html#a88e0d3aa72b0b4e7aa9a7cd3a44c7b52">vaddr</a>))
<a name="l00649"></a>00649             success = p-&gt;<a class="code" href="classProcess.html#ab023e15e074195be6f19416d376eaf22">pTable</a>-&gt;<a class="code" href="classPageTable.html#a1a5bd0cd33485b6215c846e89389b3e2" title="Lookup function.">lookup</a>(<a class="code" href="classSparcISA_1_1FastDataAccessMMUMiss.html#a88e0d3aa72b0b4e7aa9a7cd3a44c7b52">vaddr</a>, entry);
<a name="l00650"></a>00650     }
<a name="l00651"></a>00651     <span class="keywordflow">if</span> (!success) {
<a name="l00652"></a>00652         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Tried to access unmapped address %#x.\n&quot;</span>, <a class="code" href="classSparcISA_1_1FastDataAccessMMUMiss.html#a88e0d3aa72b0b4e7aa9a7cd3a44c7b52">vaddr</a>);
<a name="l00653"></a>00653     } <span class="keywordflow">else</span> {
<a name="l00654"></a>00654         <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> alignedVaddr = p-&gt;<a class="code" href="classProcess.html#ab023e15e074195be6f19416d376eaf22">pTable</a>-&gt;<a class="code" href="classPageTable.html#a1e65c522567cba8d30744ceba405ccab">pageAlign</a>(<a class="code" href="classSparcISA_1_1FastDataAccessMMUMiss.html#a88e0d3aa72b0b4e7aa9a7cd3a44c7b52">vaddr</a>);
<a name="l00655"></a>00655         tc-&gt;<a class="code" href="classThreadContext.html#a66f0298b284053daa1f4318c585c091f">getDTBPtr</a>()-&gt;insert(alignedVaddr, 0 <span class="comment">/*partition id*/</span>,
<a name="l00656"></a>00656                 p-&gt;<a class="code" href="classProcess.html#add56d487735b2e8e830c547b17310104">M5_pid</a> <span class="comment">/*context id*/</span>, <span class="keyword">false</span>, entry.<a class="code" href="structSparcISA_1_1TlbEntry.html#a372a746c0f421c7f2a398bf85a0d1a73">pte</a>);
<a name="l00657"></a>00657     }
<a name="l00658"></a>00658 }
<a name="l00659"></a>00659 
<a name="l00660"></a>00660 <span class="keywordtype">void</span>
<a name="l00661"></a><a class="code" href="classSparcISA_1_1SpillNNormal.html#a9c1b0b3735163ac1bac58fbdb13d2675">00661</a> <a class="code" href="classSparcISA_1_1SpillNNormal.html#a9c1b0b3735163ac1bac58fbdb13d2675">SpillNNormal::invoke</a>(<a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside of the CPU...">ThreadContext</a> *tc, <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> inst)
<a name="l00662"></a>00662 {
<a name="l00663"></a>00663     <span class="keywordflow">if</span> (<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370" title="The FullSystem variable can be used to determine the current mode of simulation.">FullSystem</a>) {
<a name="l00664"></a>00664         <a class="code" href="classSparcISA_1_1SpillNNormal.html#a9c1b0b3735163ac1bac58fbdb13d2675">SparcFaultBase::invoke</a>(tc, inst);
<a name="l00665"></a>00665         <span class="keywordflow">return</span>;
<a name="l00666"></a>00666     }
<a name="l00667"></a>00667 
<a name="l00668"></a>00668     <a class="code" href="namespaceSparcISA.html#aed5c708b3be9708cc31e8e622aa680df" title="This sets everything up for a normal trap except for actually jumping to the handler.">doNormalFault</a>(tc, <a class="code" href="classSparcISA_1_1EnumeratedFault.html#a9d1e373e2722f6bb1836372428458a29">trapType</a>(), <span class="keyword">false</span>);
<a name="l00669"></a>00669 
<a name="l00670"></a>00670     <a class="code" href="classProcess.html">Process</a> *<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a> = tc-&gt;<a class="code" href="classThreadContext.html#a578034e4f174170011007e9908ca666d">getProcessPtr</a>();
<a name="l00671"></a>00671 
<a name="l00672"></a>00672     <span class="comment">//XXX This will only work in faults from a SparcLiveProcess</span>
<a name="l00673"></a>00673     <a class="code" href="classSparcLiveProcess.html">SparcLiveProcess</a> *lp = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classSparcLiveProcess.html">SparcLiveProcess</a> *<span class="keyword">&gt;</span>(p);
<a name="l00674"></a>00674     assert(lp);
<a name="l00675"></a>00675 
<a name="l00676"></a>00676     <span class="comment">// Then adjust the PC and NPC</span>
<a name="l00677"></a>00677     tc-&gt;<a class="code" href="classThreadContext.html#ab15f0db0e7c7afb40dfbbbd13d62dc2e">pcState</a>(lp-&gt;<a class="code" href="classSparcLiveProcess.html#a51ccd43380e2a345d09291e788e8bfaa">readSpillStart</a>());
<a name="l00678"></a>00678 }
<a name="l00679"></a>00679 
<a name="l00680"></a>00680 <span class="keywordtype">void</span>
<a name="l00681"></a><a class="code" href="classSparcISA_1_1FillNNormal.html#abcb655860ca202e5d08299584898f259">00681</a> <a class="code" href="classSparcISA_1_1FillNNormal.html#abcb655860ca202e5d08299584898f259">FillNNormal::invoke</a>(<a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside of the CPU...">ThreadContext</a> *tc, <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> inst)
<a name="l00682"></a>00682 {
<a name="l00683"></a>00683     <span class="keywordflow">if</span> (<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370" title="The FullSystem variable can be used to determine the current mode of simulation.">FullSystem</a>) {
<a name="l00684"></a>00684         <a class="code" href="classSparcISA_1_1FillNNormal.html#abcb655860ca202e5d08299584898f259">SparcFaultBase::invoke</a>(tc, inst);
<a name="l00685"></a>00685         <span class="keywordflow">return</span>;
<a name="l00686"></a>00686     }
<a name="l00687"></a>00687 
<a name="l00688"></a>00688     <a class="code" href="namespaceSparcISA.html#aed5c708b3be9708cc31e8e622aa680df" title="This sets everything up for a normal trap except for actually jumping to the handler.">doNormalFault</a>(tc, <a class="code" href="classSparcISA_1_1EnumeratedFault.html#a9d1e373e2722f6bb1836372428458a29">trapType</a>(), <span class="keyword">false</span>);
<a name="l00689"></a>00689 
<a name="l00690"></a>00690     <a class="code" href="classProcess.html">Process</a> *<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a> = tc-&gt;<a class="code" href="classThreadContext.html#a578034e4f174170011007e9908ca666d">getProcessPtr</a>();
<a name="l00691"></a>00691 
<a name="l00692"></a>00692     <span class="comment">//XXX This will only work in faults from a SparcLiveProcess</span>
<a name="l00693"></a>00693     <a class="code" href="classSparcLiveProcess.html">SparcLiveProcess</a> *lp = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classSparcLiveProcess.html">SparcLiveProcess</a> *<span class="keyword">&gt;</span>(p);
<a name="l00694"></a>00694     assert(lp);
<a name="l00695"></a>00695 
<a name="l00696"></a>00696     <span class="comment">// Then adjust the PC and NPC</span>
<a name="l00697"></a>00697     tc-&gt;<a class="code" href="classThreadContext.html#ab15f0db0e7c7afb40dfbbbd13d62dc2e">pcState</a>(lp-&gt;<a class="code" href="classSparcLiveProcess.html#a82240df5519b46d2489feb8954817384">readFillStart</a>());
<a name="l00698"></a>00698 }
<a name="l00699"></a>00699 
<a name="l00700"></a>00700 <span class="keywordtype">void</span>
<a name="l00701"></a><a class="code" href="classSparcISA_1_1TrapInstruction.html#a182a989808c1b27cd245591555ef3820">00701</a> <a class="code" href="classSparcISA_1_1TrapInstruction.html#a182a989808c1b27cd245591555ef3820">TrapInstruction::invoke</a>(<a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside of the CPU...">ThreadContext</a> *tc, <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> inst)
<a name="l00702"></a>00702 {
<a name="l00703"></a>00703     <span class="keywordflow">if</span> (<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370" title="The FullSystem variable can be used to determine the current mode of simulation.">FullSystem</a>) {
<a name="l00704"></a>00704         <a class="code" href="classSparcISA_1_1TrapInstruction.html#a182a989808c1b27cd245591555ef3820">SparcFaultBase::invoke</a>(tc, inst);
<a name="l00705"></a>00705         <span class="keywordflow">return</span>;
<a name="l00706"></a>00706     }
<a name="l00707"></a>00707 
<a name="l00708"></a>00708     <span class="comment">// In SE, this mechanism is how the process requests a service from</span>
<a name="l00709"></a>00709     <span class="comment">// the operating system. We&#39;ll get the process object from the thread</span>
<a name="l00710"></a>00710     <span class="comment">// context and let it service the request.</span>
<a name="l00711"></a>00711 
<a name="l00712"></a>00712     <a class="code" href="classProcess.html">Process</a> *<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a> = tc-&gt;<a class="code" href="classThreadContext.html#a578034e4f174170011007e9908ca666d">getProcessPtr</a>();
<a name="l00713"></a>00713 
<a name="l00714"></a>00714     <a class="code" href="classSparcLiveProcess.html">SparcLiveProcess</a> *lp = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classSparcLiveProcess.html">SparcLiveProcess</a> *<span class="keyword">&gt;</span>(p);
<a name="l00715"></a>00715     assert(lp);
<a name="l00716"></a>00716 
<a name="l00717"></a>00717     lp-&gt;<a class="code" href="classSparcLiveProcess.html#a44086ccc6c5b289e653b2ff6315b1d1b">handleTrap</a>(<a class="code" href="classSparcISA_1_1EnumeratedFault.html#a9de1747d1e28aee4083c5a0a7f66878f">_n</a>, tc);
<a name="l00718"></a>00718 
<a name="l00719"></a>00719     <span class="comment">// We need to explicitly advance the pc, since that&#39;s not done for us</span>
<a name="l00720"></a>00720     <span class="comment">// on a faulting instruction</span>
<a name="l00721"></a>00721     <a class="code" href="classGenericISA_1_1DelaySlotUPCState.html">PCState</a> pc = tc-&gt;<a class="code" href="classThreadContext.html#ab15f0db0e7c7afb40dfbbbd13d62dc2e">pcState</a>();
<a name="l00722"></a>00722     pc.<a class="code" href="classGenericISA_1_1DelaySlotPCState.html#af46e566f8d4812dbde3e22f134c787fe">advance</a>();
<a name="l00723"></a>00723     tc-&gt;<a class="code" href="classThreadContext.html#ab15f0db0e7c7afb40dfbbbd13d62dc2e">pcState</a>(pc);
<a name="l00724"></a>00724 }
<a name="l00725"></a>00725 
<a name="l00726"></a>00726 } <span class="comment">// namespace SparcISA</span>
<a name="l00727"></a>00727 
</pre></div></div>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&nbsp;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr size="1"><address style="align: right;"><small>
Generated on Sun Apr 7 2013 18:15:45 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.7.1</small></address>

</body>
</html>
