// Seed: 40715705
module module_0 (
    input id_0
    , id_11, id_12,
    output logic id_1,
    output logic id_2
    , id_13,
    output id_3,
    input logic id_4,
    output id_5,
    input id_6,
    output id_7,
    input id_8,
    input logic id_9,
    input id_10
);
  initial begin
    id_12 <= id_6;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  output id_2;
  inout id_1;
  assign id_1 = id_3;
  always @(1 or posedge 1) begin
    id_5 <= 1;
  end
  logic id_11;
  logic id_12 = id_6[1'b0];
endmodule
