0.6
2018.1
Apr  4 2018
18:43:17
/home/VLSI-24/17P61A0405/ALL_GATES/ALL_GATES.sim/sim_1/behav/xsim/glbl.v,1522801934,verilog,,,,glbl,,,,,,,,
/home/VLSI-24/17P61A0405/ALL_GATES/ALL_GATES.srcs/sim_1/new/ALL_GATES_tb.v,1612425359,verilog,,,,ALL_GATES_tb,,,,,,,,
/home/VLSI-24/17P61A0405/ALL_GATES/ALL_GATES.srcs/sources_1/new/ALL_GATES.v,1612424884,verilog,,/home/VLSI-24/17P61A0405/ALL_GATES/ALL_GATES.srcs/sim_1/new/ALL_GATES_tb.v,,ALL_GATES,,,,,,,,
