# compile vhdl design source files
vhdl xil_defaultlib  "../../../project_cell.srcs/sources_1/new/cell.vhd"
vhdl xil_defaultlib  "../../../../../sim/cell_tb.vhd"

# Do not sort compile order
nosort
