{
    "ltx_root": {
        "version": 4,
        "minor": 0,
        "ltx_data": [
            {
                "name": "EDA_PROBESET",
                "active": true,
                "debug_cores": [
                    {
                        "type": "XSDB_V3",
                        "name": "dbg_hub",
                        "spec": "labtools_xsdbm_v3",
                        "clk_input_freq_hz": "100000000"
                    },
                    {
                        "type": "ILA_V3",
                        "name": "memInst1/ram_ila_1",
                        "spec": "labtools_ila_v6",
                        "ipName": "ila",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 0,
                            "bscan_switch_index": 0
                        },
                        "uuid": "B722A45D654651BAAF34AF334E889AFD",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 0,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "memInst1/rs2",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "memInst1/rs2[31]"
                                            },
                                            {
                                                "name": "memInst1/rs2[30]"
                                            },
                                            {
                                                "name": "memInst1/rs2[29]"
                                            },
                                            {
                                                "name": "memInst1/rs2[28]"
                                            },
                                            {
                                                "name": "memInst1/rs2[27]"
                                            },
                                            {
                                                "name": "memInst1/rs2[26]"
                                            },
                                            {
                                                "name": "memInst1/rs2[25]"
                                            },
                                            {
                                                "name": "memInst1/rs2[24]"
                                            },
                                            {
                                                "name": "memInst1/rs2[23]"
                                            },
                                            {
                                                "name": "memInst1/rs2[22]"
                                            },
                                            {
                                                "name": "memInst1/rs2[21]"
                                            },
                                            {
                                                "name": "memInst1/rs2[20]"
                                            },
                                            {
                                                "name": "memInst1/rs2[19]"
                                            },
                                            {
                                                "name": "memInst1/rs2[18]"
                                            },
                                            {
                                                "name": "memInst1/rs2[17]"
                                            },
                                            {
                                                "name": "memInst1/rs2[16]"
                                            },
                                            {
                                                "name": "memInst1/rs2[15]"
                                            },
                                            {
                                                "name": "memInst1/rs2[14]"
                                            },
                                            {
                                                "name": "memInst1/rs2[13]"
                                            },
                                            {
                                                "name": "memInst1/rs2[12]"
                                            },
                                            {
                                                "name": "memInst1/rs2[11]"
                                            },
                                            {
                                                "name": "memInst1/rs2[10]"
                                            },
                                            {
                                                "name": "memInst1/rs2[9]"
                                            },
                                            {
                                                "name": "memInst1/rs2[8]"
                                            },
                                            {
                                                "name": "memInst1/rs2[7]"
                                            },
                                            {
                                                "name": "memInst1/rs2[6]"
                                            },
                                            {
                                                "name": "memInst1/rs2[5]"
                                            },
                                            {
                                                "name": "memInst1/rs2[4]"
                                            },
                                            {
                                                "name": "memInst1/rs2[3]"
                                            },
                                            {
                                                "name": "memInst1/rs2[2]"
                                            },
                                            {
                                                "name": "memInst1/rs2[1]"
                                            },
                                            {
                                                "name": "memInst1/rs2[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 1,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "memInst1/shiftedRead",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "memInst1/shiftedRead[31]"
                                            },
                                            {
                                                "name": "memInst1/shiftedRead[30]"
                                            },
                                            {
                                                "name": "memInst1/shiftedRead[29]"
                                            },
                                            {
                                                "name": "memInst1/shiftedRead[28]"
                                            },
                                            {
                                                "name": "memInst1/shiftedRead[27]"
                                            },
                                            {
                                                "name": "memInst1/shiftedRead[26]"
                                            },
                                            {
                                                "name": "memInst1/shiftedRead[25]"
                                            },
                                            {
                                                "name": "memInst1/shiftedRead[24]"
                                            },
                                            {
                                                "name": "memInst1/shiftedRead[23]"
                                            },
                                            {
                                                "name": "memInst1/shiftedRead[22]"
                                            },
                                            {
                                                "name": "memInst1/shiftedRead[21]"
                                            },
                                            {
                                                "name": "memInst1/shiftedRead[20]"
                                            },
                                            {
                                                "name": "memInst1/shiftedRead[19]"
                                            },
                                            {
                                                "name": "memInst1/shiftedRead[18]"
                                            },
                                            {
                                                "name": "memInst1/shiftedRead[17]"
                                            },
                                            {
                                                "name": "memInst1/shiftedRead[16]"
                                            },
                                            {
                                                "name": "memInst1/shiftedRead[15]"
                                            },
                                            {
                                                "name": "memInst1/shiftedRead[14]"
                                            },
                                            {
                                                "name": "memInst1/shiftedRead[13]"
                                            },
                                            {
                                                "name": "memInst1/shiftedRead[12]"
                                            },
                                            {
                                                "name": "memInst1/shiftedRead[11]"
                                            },
                                            {
                                                "name": "memInst1/shiftedRead[10]"
                                            },
                                            {
                                                "name": "memInst1/shiftedRead[9]"
                                            },
                                            {
                                                "name": "memInst1/shiftedRead[8]"
                                            },
                                            {
                                                "name": "memInst1/shiftedRead[7]"
                                            },
                                            {
                                                "name": "memInst1/shiftedRead[6]"
                                            },
                                            {
                                                "name": "memInst1/shiftedRead[5]"
                                            },
                                            {
                                                "name": "memInst1/shiftedRead[4]"
                                            },
                                            {
                                                "name": "memInst1/shiftedRead[3]"
                                            },
                                            {
                                                "name": "memInst1/shiftedRead[2]"
                                            },
                                            {
                                                "name": "memInst1/shiftedRead[1]"
                                            },
                                            {
                                                "name": "memInst1/shiftedRead[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 2,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "memInst1/alu_out",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "memInst1/alu_out[31]"
                                            },
                                            {
                                                "name": "memInst1/alu_out[30]"
                                            },
                                            {
                                                "name": "memInst1/alu_out[29]"
                                            },
                                            {
                                                "name": "memInst1/alu_out[28]"
                                            },
                                            {
                                                "name": "memInst1/alu_out[27]"
                                            },
                                            {
                                                "name": "memInst1/alu_out[26]"
                                            },
                                            {
                                                "name": "memInst1/alu_out[25]"
                                            },
                                            {
                                                "name": "memInst1/alu_out[24]"
                                            },
                                            {
                                                "name": "memInst1/alu_out[23]"
                                            },
                                            {
                                                "name": "memInst1/alu_out[22]"
                                            },
                                            {
                                                "name": "memInst1/alu_out[21]"
                                            },
                                            {
                                                "name": "memInst1/alu_out[20]"
                                            },
                                            {
                                                "name": "memInst1/alu_out[19]"
                                            },
                                            {
                                                "name": "memInst1/alu_out[18]"
                                            },
                                            {
                                                "name": "memInst1/alu_out[17]"
                                            },
                                            {
                                                "name": "memInst1/alu_out[16]"
                                            },
                                            {
                                                "name": "memInst1/alu_out[15]"
                                            },
                                            {
                                                "name": "memInst1/alu_out[14]"
                                            },
                                            {
                                                "name": "memInst1/alu_out[13]"
                                            },
                                            {
                                                "name": "memInst1/alu_out[12]"
                                            },
                                            {
                                                "name": "memInst1/alu_out[11]"
                                            },
                                            {
                                                "name": "memInst1/alu_out[10]"
                                            },
                                            {
                                                "name": "memInst1/alu_out[9]"
                                            },
                                            {
                                                "name": "memInst1/alu_out[8]"
                                            },
                                            {
                                                "name": "memInst1/alu_out[7]"
                                            },
                                            {
                                                "name": "memInst1/alu_out[6]"
                                            },
                                            {
                                                "name": "memInst1/alu_out[5]"
                                            },
                                            {
                                                "name": "memInst1/alu_out[4]"
                                            },
                                            {
                                                "name": "memInst1/alu_out[3]"
                                            },
                                            {
                                                "name": "memInst1/alu_out[2]"
                                            },
                                            {
                                                "name": "memInst1/alu_out[1]"
                                            },
                                            {
                                                "name": "memInst1/alu_out[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 3,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 3,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "memInst1/byte_en_0",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "memInst1/byte_en_0[3]"
                                            },
                                            {
                                                "name": "memInst1/byte_en_0[2]"
                                            },
                                            {
                                                "name": "memInst1/byte_en_0[1]"
                                            },
                                            {
                                                "name": "memInst1/byte_en_0[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 4,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "memInst1/width",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "memInst1/width[1]"
                                            },
                                            {
                                                "name": "memInst1/width[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe5",
                                "id": 5,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 5,
                                "nets": [
                                    {
                                        "name": "memInst1/signedStatus",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe6",
                                "id": 6,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 6,
                                "nets": [
                                    {
                                        "name": "memInst1/w_en",
                                        "isBus": false
                                    }
                                ]
                            }
                        ]
                    }
                ]
            }
        ]
    }
}