

================================================================
== Vivado HLS Report for 'conv2'
================================================================
* Date:           Sun Oct 18 11:50:11 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        lenet5_hls
* Solution:       pipline_rewind
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1939263|  1939263|  1939263|  1939263|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                     |      Latency      | Iteration|  Initiation Interval  |  Trip  |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- memcpy.B_CONV2.gep.BIAS            |       16|       16|         2|          1|          1|      16|    yes   |
        |- memcpy.conv_out1.gep.FM_DDR_BUFF2  |     1177|     1177|         3|          1|          1|    1176|    yes   |
        |- memcpy.W_CONV2.gep.WEIGHT          |     2410|     2410|        12|          1|          1|    2400|    yes   |
        |- L_L_L_conv2_label1                 |  1920004|  1920004|        13|          8|          1|  240000|    yes   |
        |- L_L_conv2_label2                   |    14400|    14400|        10|          9|          1|    1600|    yes   |
        |- L_L_conv2_label3                   |      819|      819|        22|          2|          1|     400|    yes   |
        |- memcpy.FM_DDR_BUFF1.conv_out2.gep  |      401|      401|         3|          1|          1|     400|    yes   |
        +-------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 12
  * Pipeline-3: initiation interval (II) = 8, depth = 13
  * Pipeline-4: initiation interval (II) = 9, depth = 10
  * Pipeline-5: initiation interval (II) = 2, depth = 22
  * Pipeline-6: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 95
* Pipeline : 7
  Pipeline-0 : II = 1, D = 2, States = { 8 9 }
  Pipeline-1 : II = 1, D = 3, States = { 17 18 19 }
  Pipeline-2 : II = 1, D = 12, States = { 27 28 29 30 31 32 33 34 35 36 37 38 }
  Pipeline-3 : II = 8, D = 13, States = { 40 41 42 43 44 45 46 47 48 49 50 51 52 }
  Pipeline-4 : II = 9, D = 10, States = { 54 55 56 57 58 59 60 61 62 63 }
  Pipeline-5 : II = 2, D = 22, States = { 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 }
  Pipeline-6 : II = 1, D = 3, States = { 88 89 90 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	10  / (exitcond2)
	9  / (!exitcond2)
9 --> 
	8  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	20  / (exitcond3)
	18  / (!exitcond3)
18 --> 
	19  / true
19 --> 
	17  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	39  / (exitcond5)
	28  / (!exitcond5)
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	27  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / (exitcond_flatten4)
	40  / (!exitcond_flatten4)
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / (exitcond_flatten6)
	54  / (!exitcond_flatten6)
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / (exitcond_flatten8)
	65  / (!exitcond_flatten8)
87 --> 
	88  / true
88 --> 
	91  / (exitcond6)
	89  / (!exitcond6)
89 --> 
	90  / true
90 --> 
	88  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.75>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%BIAS_addr = getelementptr inbounds float* %BIAS, i64 6" [../2C_prj/lenet5/conv.cpp:79]   --->   Operation 96 'getelementptr' 'BIAS_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [7/7] (8.75ns)   --->   "%BIAS_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %BIAS_addr, i32 16) nounwind" [../2C_prj/lenet5/conv.cpp:79]   --->   Operation 97 'readreq' 'BIAS_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 98 [6/7] (8.75ns)   --->   "%BIAS_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %BIAS_addr, i32 16) nounwind" [../2C_prj/lenet5/conv.cpp:79]   --->   Operation 98 'readreq' 'BIAS_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 99 [5/7] (8.75ns)   --->   "%BIAS_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %BIAS_addr, i32 16) nounwind" [../2C_prj/lenet5/conv.cpp:79]   --->   Operation 99 'readreq' 'BIAS_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 100 [4/7] (8.75ns)   --->   "%BIAS_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %BIAS_addr, i32 16) nounwind" [../2C_prj/lenet5/conv.cpp:79]   --->   Operation 100 'readreq' 'BIAS_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 101 [3/7] (8.75ns)   --->   "%BIAS_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %BIAS_addr, i32 16) nounwind" [../2C_prj/lenet5/conv.cpp:79]   --->   Operation 101 'readreq' 'BIAS_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 102 [2/7] (8.75ns)   --->   "%BIAS_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %BIAS_addr, i32 16) nounwind" [../2C_prj/lenet5/conv.cpp:79]   --->   Operation 102 'readreq' 'BIAS_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %WEIGHT, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 32, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 103 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %FM_DDR_BUFF2, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 32, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 104 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %FM_DDR_BUFF1, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 32, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 105 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %BIAS, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 32, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 106 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [1/7] (8.75ns)   --->   "%BIAS_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %BIAS_addr, i32 16) nounwind" [../2C_prj/lenet5/conv.cpp:79]   --->   Operation 107 'readreq' 'BIAS_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 108 [1/1] (1.76ns)   --->   "br label %burst.rd.header" [../2C_prj/lenet5/conv.cpp:79]   --->   Operation 108 'br' <Predicate = true> <Delay = 1.76>

State 8 <SV = 7> <Delay = 2.34>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%indvar = phi i5 [ 0, %0 ], [ %indvar_next, %burst.rd.body77 ]" [../2C_prj/lenet5/conv.cpp:79]   --->   Operation 109 'phi' 'indvar' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (1.36ns)   --->   "%exitcond2 = icmp eq i5 %indvar, -16" [../2C_prj/lenet5/conv.cpp:79]   --->   Operation 110 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 111 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (1.78ns)   --->   "%indvar_next = add i5 %indvar, 1" [../2C_prj/lenet5/conv.cpp:79]   --->   Operation 112 'add' 'indvar_next' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %burst.rd.header18.preheader, label %burst.rd.body" [../2C_prj/lenet5/conv.cpp:79]   --->   Operation 113 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind" [../2C_prj/lenet5/conv.cpp:79]   --->   Operation 114 'specregionbegin' 'burstread_rbegin' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%tmp = trunc i5 %indvar to i4" [../2C_prj/lenet5/conv.cpp:79]   --->   Operation 115 'trunc' 'tmp' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (1.42ns)   --->   "switch i4 %tmp, label %branch15 [
    i4 0, label %branch0
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
    i4 -7, label %branch9
    i4 -6, label %branch10
    i4 -5, label %branch11
    i4 -4, label %branch12
    i4 -3, label %branch13
    i4 -2, label %branch14
  ]" [../2C_prj/lenet5/conv.cpp:79]   --->   Operation 116 'switch' <Predicate = (!exitcond2)> <Delay = 1.42>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "br label %burst.rd.body77" [../2C_prj/lenet5/conv.cpp:79]   --->   Operation 117 'br' <Predicate = (!exitcond2 & tmp == 14)> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "br label %burst.rd.body77" [../2C_prj/lenet5/conv.cpp:79]   --->   Operation 118 'br' <Predicate = (!exitcond2 & tmp == 13)> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "br label %burst.rd.body77" [../2C_prj/lenet5/conv.cpp:79]   --->   Operation 119 'br' <Predicate = (!exitcond2 & tmp == 12)> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "br label %burst.rd.body77" [../2C_prj/lenet5/conv.cpp:79]   --->   Operation 120 'br' <Predicate = (!exitcond2 & tmp == 11)> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "br label %burst.rd.body77" [../2C_prj/lenet5/conv.cpp:79]   --->   Operation 121 'br' <Predicate = (!exitcond2 & tmp == 10)> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "br label %burst.rd.body77" [../2C_prj/lenet5/conv.cpp:79]   --->   Operation 122 'br' <Predicate = (!exitcond2 & tmp == 9)> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "br label %burst.rd.body77" [../2C_prj/lenet5/conv.cpp:79]   --->   Operation 123 'br' <Predicate = (!exitcond2 & tmp == 8)> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "br label %burst.rd.body77" [../2C_prj/lenet5/conv.cpp:79]   --->   Operation 124 'br' <Predicate = (!exitcond2 & tmp == 7)> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "br label %burst.rd.body77" [../2C_prj/lenet5/conv.cpp:79]   --->   Operation 125 'br' <Predicate = (!exitcond2 & tmp == 6)> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "br label %burst.rd.body77" [../2C_prj/lenet5/conv.cpp:79]   --->   Operation 126 'br' <Predicate = (!exitcond2 & tmp == 5)> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "br label %burst.rd.body77" [../2C_prj/lenet5/conv.cpp:79]   --->   Operation 127 'br' <Predicate = (!exitcond2 & tmp == 4)> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "br label %burst.rd.body77" [../2C_prj/lenet5/conv.cpp:79]   --->   Operation 128 'br' <Predicate = (!exitcond2 & tmp == 3)> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "br label %burst.rd.body77" [../2C_prj/lenet5/conv.cpp:79]   --->   Operation 129 'br' <Predicate = (!exitcond2 & tmp == 2)> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "br label %burst.rd.body77" [../2C_prj/lenet5/conv.cpp:79]   --->   Operation 130 'br' <Predicate = (!exitcond2 & tmp == 1)> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "br label %burst.rd.body77" [../2C_prj/lenet5/conv.cpp:79]   --->   Operation 131 'br' <Predicate = (!exitcond2 & tmp == 0)> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "br label %burst.rd.body77" [../2C_prj/lenet5/conv.cpp:79]   --->   Operation 132 'br' <Predicate = (!exitcond2 & tmp == 15)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str10)" [../2C_prj/lenet5/conv.cpp:79]   --->   Operation 133 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @memcpy_OC_B_CONV2_OC)" [../2C_prj/lenet5/conv.cpp:79]   --->   Operation 134 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (8.75ns)   --->   "%BIAS_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %BIAS_addr) nounwind" [../2C_prj/lenet5/conv.cpp:79]   --->   Operation 135 'read' 'BIAS_addr_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "store float %BIAS_addr_read, float* @B_CONV2_14, align 4" [../2C_prj/lenet5/conv.cpp:79]   --->   Operation 136 'store' <Predicate = (tmp == 14)> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "store float %BIAS_addr_read, float* @B_CONV2_13, align 4" [../2C_prj/lenet5/conv.cpp:79]   --->   Operation 137 'store' <Predicate = (tmp == 13)> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "store float %BIAS_addr_read, float* @B_CONV2_12, align 4" [../2C_prj/lenet5/conv.cpp:79]   --->   Operation 138 'store' <Predicate = (tmp == 12)> <Delay = 0.00>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "store float %BIAS_addr_read, float* @B_CONV2_11, align 4" [../2C_prj/lenet5/conv.cpp:79]   --->   Operation 139 'store' <Predicate = (tmp == 11)> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "store float %BIAS_addr_read, float* @B_CONV2_10, align 4" [../2C_prj/lenet5/conv.cpp:79]   --->   Operation 140 'store' <Predicate = (tmp == 10)> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "store float %BIAS_addr_read, float* @B_CONV2_9, align 4" [../2C_prj/lenet5/conv.cpp:79]   --->   Operation 141 'store' <Predicate = (tmp == 9)> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "store float %BIAS_addr_read, float* @B_CONV2_8, align 4" [../2C_prj/lenet5/conv.cpp:79]   --->   Operation 142 'store' <Predicate = (tmp == 8)> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "store float %BIAS_addr_read, float* @B_CONV2_7, align 4" [../2C_prj/lenet5/conv.cpp:79]   --->   Operation 143 'store' <Predicate = (tmp == 7)> <Delay = 0.00>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "store float %BIAS_addr_read, float* @B_CONV2_6, align 4" [../2C_prj/lenet5/conv.cpp:79]   --->   Operation 144 'store' <Predicate = (tmp == 6)> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "store float %BIAS_addr_read, float* @B_CONV2_5, align 4" [../2C_prj/lenet5/conv.cpp:79]   --->   Operation 145 'store' <Predicate = (tmp == 5)> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "store float %BIAS_addr_read, float* @B_CONV2_4, align 4" [../2C_prj/lenet5/conv.cpp:79]   --->   Operation 146 'store' <Predicate = (tmp == 4)> <Delay = 0.00>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "store float %BIAS_addr_read, float* @B_CONV2_3, align 4" [../2C_prj/lenet5/conv.cpp:79]   --->   Operation 147 'store' <Predicate = (tmp == 3)> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "store float %BIAS_addr_read, float* @B_CONV2_2, align 4" [../2C_prj/lenet5/conv.cpp:79]   --->   Operation 148 'store' <Predicate = (tmp == 2)> <Delay = 0.00>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "store float %BIAS_addr_read, float* @B_CONV2_1, align 4" [../2C_prj/lenet5/conv.cpp:79]   --->   Operation 149 'store' <Predicate = (tmp == 1)> <Delay = 0.00>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "store float %BIAS_addr_read, float* @B_CONV2_0, align 4" [../2C_prj/lenet5/conv.cpp:79]   --->   Operation 150 'store' <Predicate = (tmp == 0)> <Delay = 0.00>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "store float %BIAS_addr_read, float* @B_CONV2_15, align 4" [../2C_prj/lenet5/conv.cpp:79]   --->   Operation 151 'store' <Predicate = (tmp == 15)> <Delay = 0.00>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin) nounwind" [../2C_prj/lenet5/conv.cpp:79]   --->   Operation 152 'specregionend' 'burstread_rend' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "br label %burst.rd.header" [../2C_prj/lenet5/conv.cpp:79]   --->   Operation 153 'br' <Predicate = (!exitcond2)> <Delay = 0.00>

State 10 <SV = 8> <Delay = 8.75>
ST_10 : Operation 154 [7/7] (8.75ns)   --->   "%FM_DDR_BUFF2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %FM_DDR_BUFF2, i32 1176) nounwind" [../2C_prj/lenet5/conv.cpp:80]   --->   Operation 154 'readreq' 'FM_DDR_BUFF2_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 9> <Delay = 8.75>
ST_11 : Operation 155 [6/7] (8.75ns)   --->   "%FM_DDR_BUFF2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %FM_DDR_BUFF2, i32 1176) nounwind" [../2C_prj/lenet5/conv.cpp:80]   --->   Operation 155 'readreq' 'FM_DDR_BUFF2_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 10> <Delay = 8.75>
ST_12 : Operation 156 [5/7] (8.75ns)   --->   "%FM_DDR_BUFF2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %FM_DDR_BUFF2, i32 1176) nounwind" [../2C_prj/lenet5/conv.cpp:80]   --->   Operation 156 'readreq' 'FM_DDR_BUFF2_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 11> <Delay = 8.75>
ST_13 : Operation 157 [4/7] (8.75ns)   --->   "%FM_DDR_BUFF2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %FM_DDR_BUFF2, i32 1176) nounwind" [../2C_prj/lenet5/conv.cpp:80]   --->   Operation 157 'readreq' 'FM_DDR_BUFF2_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 12> <Delay = 8.75>
ST_14 : Operation 158 [3/7] (8.75ns)   --->   "%FM_DDR_BUFF2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %FM_DDR_BUFF2, i32 1176) nounwind" [../2C_prj/lenet5/conv.cpp:80]   --->   Operation 158 'readreq' 'FM_DDR_BUFF2_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 13> <Delay = 8.75>
ST_15 : Operation 159 [2/7] (8.75ns)   --->   "%FM_DDR_BUFF2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %FM_DDR_BUFF2, i32 1176) nounwind" [../2C_prj/lenet5/conv.cpp:80]   --->   Operation 159 'readreq' 'FM_DDR_BUFF2_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 14> <Delay = 8.75>
ST_16 : Operation 160 [1/7] (8.75ns)   --->   "%FM_DDR_BUFF2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %FM_DDR_BUFF2, i32 1176) nounwind" [../2C_prj/lenet5/conv.cpp:80]   --->   Operation 160 'readreq' 'FM_DDR_BUFF2_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 161 [1/1] (1.76ns)   --->   "br label %burst.rd.header18" [../2C_prj/lenet5/conv.cpp:80]   --->   Operation 161 'br' <Predicate = true> <Delay = 1.76>

State 17 <SV = 15> <Delay = 4.21>
ST_17 : Operation 162 [1/1] (0.00ns)   --->   "%indvar1 = phi i11 [ %indvar_next1, %burst.rd.body19268 ], [ 0, %burst.rd.header18.preheader ]" [../2C_prj/lenet5/conv.cpp:80]   --->   Operation 162 'phi' 'indvar1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 163 [1/1] (0.00ns)   --->   "%phi_mul = phi i22 [ %next_mul, %burst.rd.body19268 ], [ 0, %burst.rd.header18.preheader ]"   --->   Operation 163 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 164 [1/1] (0.00ns)   --->   "%phi_urem = phi i11 [ %idx_urem, %burst.rd.body19268 ], [ 0, %burst.rd.header18.preheader ]"   --->   Operation 164 'phi' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 165 [1/1] (1.88ns)   --->   "%exitcond3 = icmp eq i11 %indvar1, -872" [../2C_prj/lenet5/conv.cpp:80]   --->   Operation 165 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 166 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1176, i64 1176, i64 1176) nounwind"   --->   Operation 166 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 167 [1/1] (1.63ns)   --->   "%indvar_next1 = add i11 %indvar1, 1" [../2C_prj/lenet5/conv.cpp:80]   --->   Operation 167 'add' 'indvar_next1' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 168 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %burst.rd.end17, label %burst.rd.body19" [../2C_prj/lenet5/conv.cpp:80]   --->   Operation 168 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 169 [1/1] (0.00ns)   --->   "%burstread_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind" [../2C_prj/lenet5/conv.cpp:80]   --->   Operation 169 'specregionbegin' 'burstread_rbegin1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_17 : Operation 170 [1/1] (2.25ns)   --->   "%next_mul = add i22 2675, %phi_mul"   --->   Operation 170 'add' 'next_mul' <Predicate = (!exitcond3)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_4 = trunc i11 %phi_urem to i8" [../2C_prj/lenet5/conv.cpp:80]   --->   Operation 171 'trunc' 'tmp_4' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_17 : Operation 172 [1/1] (0.00ns)   --->   "%div_t = call i3 @_ssdm_op_PartSelect.i3.i22.i32.i32(i22 %phi_mul, i32 19, i32 21)" [../2C_prj/lenet5/conv.cpp:80]   --->   Operation 172 'partselect' 'div_t' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_17 : Operation 173 [1/1] (1.30ns)   --->   "switch i3 %div_t, label %branch85 [
    i3 0, label %branch80
    i3 1, label %branch81
    i3 2, label %branch82
    i3 3, label %branch83
    i3 -4, label %branch84
  ]" [../2C_prj/lenet5/conv.cpp:80]   --->   Operation 173 'switch' <Predicate = (!exitcond3)> <Delay = 1.30>
ST_17 : Operation 174 [1/1] (1.63ns)   --->   "%next_urem = add i11 %phi_urem, 1"   --->   Operation 174 'add' 'next_urem' <Predicate = (!exitcond3)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 175 [1/1] (1.88ns)   --->   "%tmp_11 = icmp ult i11 %next_urem, 196"   --->   Operation 175 'icmp' 'tmp_11' <Predicate = (!exitcond3)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 176 [1/1] (0.69ns)   --->   "%idx_urem = select i1 %tmp_11, i11 %next_urem, i11 0"   --->   Operation 176 'select' 'idx_urem' <Predicate = (!exitcond3)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 177 [1/1] (0.00ns)   --->   "%burstread_rend28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin1) nounwind" [../2C_prj/lenet5/conv.cpp:80]   --->   Operation 177 'specregionend' 'burstread_rend28' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_17 : Operation 178 [1/1] (0.00ns)   --->   "br label %burst.rd.header18" [../2C_prj/lenet5/conv.cpp:80]   --->   Operation 178 'br' <Predicate = (!exitcond3)> <Delay = 0.00>

State 18 <SV = 16> <Delay = 8.75>
ST_18 : Operation 179 [1/1] (8.75ns)   --->   "%FM_DDR_BUFF2_read = call float @_ssdm_op_Read.m_axi.floatP(float* %FM_DDR_BUFF2) nounwind" [../2C_prj/lenet5/conv.cpp:80]   --->   Operation 179 'read' 'FM_DDR_BUFF2_read' <Predicate = (!exitcond3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 17> <Delay = 3.25>
ST_19 : Operation 180 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str11)" [../2C_prj/lenet5/conv.cpp:80]   --->   Operation 180 'specpipeline' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_19 : Operation 181 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([34 x i8]* @memcpy_OC_conv_out1_s)" [../2C_prj/lenet5/conv.cpp:80]   --->   Operation 181 'specloopname' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_19 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_1 = zext i8 %tmp_4 to i64" [../2C_prj/lenet5/conv.cpp:80]   --->   Operation 182 'zext' 'tmp_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_19 : Operation 183 [1/1] (0.00ns)   --->   "%conv_out1_0_addr = getelementptr [196 x float]* @conv_out1_0, i64 0, i64 %tmp_1" [../2C_prj/lenet5/conv.cpp:80]   --->   Operation 183 'getelementptr' 'conv_out1_0_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_19 : Operation 184 [1/1] (0.00ns)   --->   "%conv_out1_1_addr = getelementptr [196 x float]* @conv_out1_1, i64 0, i64 %tmp_1" [../2C_prj/lenet5/conv.cpp:80]   --->   Operation 184 'getelementptr' 'conv_out1_1_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_19 : Operation 185 [1/1] (0.00ns)   --->   "%conv_out1_2_addr = getelementptr [196 x float]* @conv_out1_2, i64 0, i64 %tmp_1" [../2C_prj/lenet5/conv.cpp:80]   --->   Operation 185 'getelementptr' 'conv_out1_2_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_19 : Operation 186 [1/1] (0.00ns)   --->   "%conv_out1_3_addr = getelementptr [196 x float]* @conv_out1_3, i64 0, i64 %tmp_1" [../2C_prj/lenet5/conv.cpp:80]   --->   Operation 186 'getelementptr' 'conv_out1_3_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_19 : Operation 187 [1/1] (0.00ns)   --->   "%conv_out1_4_addr = getelementptr [196 x float]* @conv_out1_4, i64 0, i64 %tmp_1" [../2C_prj/lenet5/conv.cpp:80]   --->   Operation 187 'getelementptr' 'conv_out1_4_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_19 : Operation 188 [1/1] (0.00ns)   --->   "%conv_out1_5_addr = getelementptr [196 x float]* @conv_out1_5, i64 0, i64 %tmp_1" [../2C_prj/lenet5/conv.cpp:80]   --->   Operation 188 'getelementptr' 'conv_out1_5_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_19 : Operation 189 [1/1] (3.25ns)   --->   "store float %FM_DDR_BUFF2_read, float* %conv_out1_4_addr, align 4" [../2C_prj/lenet5/conv.cpp:80]   --->   Operation 189 'store' <Predicate = (div_t == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_19 : Operation 190 [1/1] (0.00ns)   --->   "br label %burst.rd.body19268" [../2C_prj/lenet5/conv.cpp:80]   --->   Operation 190 'br' <Predicate = (div_t == 4)> <Delay = 0.00>
ST_19 : Operation 191 [1/1] (3.25ns)   --->   "store float %FM_DDR_BUFF2_read, float* %conv_out1_3_addr, align 4" [../2C_prj/lenet5/conv.cpp:80]   --->   Operation 191 'store' <Predicate = (div_t == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_19 : Operation 192 [1/1] (0.00ns)   --->   "br label %burst.rd.body19268" [../2C_prj/lenet5/conv.cpp:80]   --->   Operation 192 'br' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_19 : Operation 193 [1/1] (3.25ns)   --->   "store float %FM_DDR_BUFF2_read, float* %conv_out1_2_addr, align 4" [../2C_prj/lenet5/conv.cpp:80]   --->   Operation 193 'store' <Predicate = (div_t == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_19 : Operation 194 [1/1] (0.00ns)   --->   "br label %burst.rd.body19268" [../2C_prj/lenet5/conv.cpp:80]   --->   Operation 194 'br' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_19 : Operation 195 [1/1] (3.25ns)   --->   "store float %FM_DDR_BUFF2_read, float* %conv_out1_1_addr, align 4" [../2C_prj/lenet5/conv.cpp:80]   --->   Operation 195 'store' <Predicate = (div_t == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_19 : Operation 196 [1/1] (0.00ns)   --->   "br label %burst.rd.body19268" [../2C_prj/lenet5/conv.cpp:80]   --->   Operation 196 'br' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_19 : Operation 197 [1/1] (3.25ns)   --->   "store float %FM_DDR_BUFF2_read, float* %conv_out1_0_addr, align 4" [../2C_prj/lenet5/conv.cpp:80]   --->   Operation 197 'store' <Predicate = (div_t == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_19 : Operation 198 [1/1] (0.00ns)   --->   "br label %burst.rd.body19268" [../2C_prj/lenet5/conv.cpp:80]   --->   Operation 198 'br' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_19 : Operation 199 [1/1] (3.25ns)   --->   "store float %FM_DDR_BUFF2_read, float* %conv_out1_5_addr, align 4" [../2C_prj/lenet5/conv.cpp:80]   --->   Operation 199 'store' <Predicate = (div_t == 7) | (div_t == 6) | (div_t == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_19 : Operation 200 [1/1] (0.00ns)   --->   "br label %burst.rd.body19268" [../2C_prj/lenet5/conv.cpp:80]   --->   Operation 200 'br' <Predicate = (div_t == 7) | (div_t == 6) | (div_t == 5)> <Delay = 0.00>

State 20 <SV = 16> <Delay = 8.75>
ST_20 : Operation 201 [1/1] (0.00ns)   --->   "%WEIGHT_addr = getelementptr inbounds float* %WEIGHT, i64 150" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 201 'getelementptr' 'WEIGHT_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 202 [7/7] (8.75ns)   --->   "%WEIGHT_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %WEIGHT_addr, i32 2400) nounwind" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 202 'readreq' 'WEIGHT_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 17> <Delay = 8.75>
ST_21 : Operation 203 [6/7] (8.75ns)   --->   "%WEIGHT_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %WEIGHT_addr, i32 2400) nounwind" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 203 'readreq' 'WEIGHT_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 18> <Delay = 8.75>
ST_22 : Operation 204 [5/7] (8.75ns)   --->   "%WEIGHT_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %WEIGHT_addr, i32 2400) nounwind" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 204 'readreq' 'WEIGHT_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 19> <Delay = 8.75>
ST_23 : Operation 205 [4/7] (8.75ns)   --->   "%WEIGHT_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %WEIGHT_addr, i32 2400) nounwind" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 205 'readreq' 'WEIGHT_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 20> <Delay = 8.75>
ST_24 : Operation 206 [3/7] (8.75ns)   --->   "%WEIGHT_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %WEIGHT_addr, i32 2400) nounwind" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 206 'readreq' 'WEIGHT_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 21> <Delay = 8.75>
ST_25 : Operation 207 [2/7] (8.75ns)   --->   "%WEIGHT_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %WEIGHT_addr, i32 2400) nounwind" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 207 'readreq' 'WEIGHT_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 22> <Delay = 8.75>
ST_26 : Operation 208 [1/7] (8.75ns)   --->   "%WEIGHT_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %WEIGHT_addr, i32 2400) nounwind" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 208 'readreq' 'WEIGHT_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 209 [1/1] (1.76ns)   --->   "br label %burst.rd.header31" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 209 'br' <Predicate = true> <Delay = 1.76>

State 27 <SV = 23> <Delay = 5.82>
ST_27 : Operation 210 [1/1] (0.00ns)   --->   "%indvar4 = phi i12 [ 0, %burst.rd.end17 ], [ %indvar_next2, %burst.rd.body32110 ]" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 210 'phi' 'indvar4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 211 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i25 [ 0, %burst.rd.end17 ], [ %next_mul1, %burst.rd.body32110 ]"   --->   Operation 211 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 212 [1/1] (0.00ns)   --->   "%phi_urem1 = phi i12 [ 0, %burst.rd.end17 ], [ %idx_urem1, %burst.rd.body32110 ]"   --->   Operation 212 'phi' 'phi_urem1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 213 [1/1] (1.99ns)   --->   "%exitcond5 = icmp eq i12 %indvar4, -1696" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 213 'icmp' 'exitcond5' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 214 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2400, i64 2400, i64 2400) nounwind"   --->   Operation 214 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 215 [1/1] (1.54ns)   --->   "%indvar_next2 = add i12 %indvar4, 1" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 215 'add' 'indvar_next2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 216 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %burst.rd.end30.preheader, label %burst.rd.body32" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 216 'br' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 217 [1/1] (0.00ns)   --->   "%burstread_rbegin2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 217 'specregionbegin' 'burstread_rbegin2' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_27 : Operation 218 [1/1] (2.34ns)   --->   "%next_mul1 = add i25 6991, %phi_mul1"   --->   Operation 218 'add' 'next_mul1' <Predicate = (!exitcond5)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_6 = trunc i12 %phi_urem1 to i8" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 219 'trunc' 'tmp_6' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_27 : Operation 220 [1/1] (0.00ns)   --->   "%zext2_cast = zext i8 %tmp_6 to i18" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 220 'zext' 'zext2_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_27 : Operation 221 [1/1] (4.52ns)   --->   "%mul2 = mul i18 328, %zext2_cast" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 221 'mul' 'mul2' <Predicate = (!exitcond5)> <Delay = 4.52> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 222 [12/12] (4.38ns)   --->   "%tmp_9 = urem i8 %tmp_6, 25" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 222 'urem' 'tmp_9' <Predicate = (!exitcond5)> <Delay = 4.38> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 223 [1/1] (0.00ns)   --->   "%div57_t = call i4 @_ssdm_op_PartSelect.i4.i25.i32.i32(i25 %phi_mul1, i32 20, i32 23)" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 223 'partselect' 'div57_t' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_27 : Operation 224 [1/1] (0.00ns)   --->   "%div58_t = call i3 @_ssdm_op_PartSelect.i3.i18.i32.i32(i18 %mul2, i32 13, i32 15)" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 224 'partselect' 'div58_t' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_27 : Operation 225 [1/1] (1.42ns)   --->   "switch i4 %div57_t, label %branch31 [
    i4 0, label %branch16
    i4 1, label %branch17
    i4 2, label %branch18
    i4 3, label %branch19
    i4 4, label %branch20
    i4 5, label %branch21
    i4 6, label %branch22
    i4 7, label %branch23
    i4 -8, label %branch24
    i4 -7, label %branch25
    i4 -6, label %branch26
    i4 -5, label %branch27
    i4 -4, label %branch28
    i4 -3, label %branch29
    i4 -2, label %branch30
  ]" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 225 'switch' <Predicate = (!exitcond5)> <Delay = 1.42>
ST_27 : Operation 226 [1/1] (1.30ns)   --->   "switch i3 %div58_t, label %branch175 [
    i3 0, label %branch170
    i3 1, label %branch171
    i3 2, label %branch172
    i3 3, label %branch173
    i3 -4, label %branch174
  ]" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 226 'switch' <Predicate = (!exitcond5 & div57_t == 14)> <Delay = 1.30>
ST_27 : Operation 227 [1/1] (0.00ns)   --->   "br label %burst.rd.body32110" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 227 'br' <Predicate = (!exitcond5 & div57_t == 14)> <Delay = 0.00>
ST_27 : Operation 228 [1/1] (1.30ns)   --->   "switch i3 %div58_t, label %branch169 [
    i3 0, label %branch164
    i3 1, label %branch165
    i3 2, label %branch166
    i3 3, label %branch167
    i3 -4, label %branch168
  ]" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 228 'switch' <Predicate = (!exitcond5 & div57_t == 13)> <Delay = 1.30>
ST_27 : Operation 229 [1/1] (0.00ns)   --->   "br label %burst.rd.body32110" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 229 'br' <Predicate = (!exitcond5 & div57_t == 13)> <Delay = 0.00>
ST_27 : Operation 230 [1/1] (1.30ns)   --->   "switch i3 %div58_t, label %branch163 [
    i3 0, label %branch158
    i3 1, label %branch159
    i3 2, label %branch160
    i3 3, label %branch161
    i3 -4, label %branch162
  ]" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 230 'switch' <Predicate = (!exitcond5 & div57_t == 12)> <Delay = 1.30>
ST_27 : Operation 231 [1/1] (0.00ns)   --->   "br label %burst.rd.body32110" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 231 'br' <Predicate = (!exitcond5 & div57_t == 12)> <Delay = 0.00>
ST_27 : Operation 232 [1/1] (1.30ns)   --->   "switch i3 %div58_t, label %branch157 [
    i3 0, label %branch152
    i3 1, label %branch153
    i3 2, label %branch154
    i3 3, label %branch155
    i3 -4, label %branch156
  ]" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 232 'switch' <Predicate = (!exitcond5 & div57_t == 11)> <Delay = 1.30>
ST_27 : Operation 233 [1/1] (0.00ns)   --->   "br label %burst.rd.body32110" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 233 'br' <Predicate = (!exitcond5 & div57_t == 11)> <Delay = 0.00>
ST_27 : Operation 234 [1/1] (1.30ns)   --->   "switch i3 %div58_t, label %branch151 [
    i3 0, label %branch146
    i3 1, label %branch147
    i3 2, label %branch148
    i3 3, label %branch149
    i3 -4, label %branch150
  ]" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 234 'switch' <Predicate = (!exitcond5 & div57_t == 10)> <Delay = 1.30>
ST_27 : Operation 235 [1/1] (0.00ns)   --->   "br label %burst.rd.body32110" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 235 'br' <Predicate = (!exitcond5 & div57_t == 10)> <Delay = 0.00>
ST_27 : Operation 236 [1/1] (1.30ns)   --->   "switch i3 %div58_t, label %branch145 [
    i3 0, label %branch140
    i3 1, label %branch141
    i3 2, label %branch142
    i3 3, label %branch143
    i3 -4, label %branch144
  ]" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 236 'switch' <Predicate = (!exitcond5 & div57_t == 9)> <Delay = 1.30>
ST_27 : Operation 237 [1/1] (0.00ns)   --->   "br label %burst.rd.body32110" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 237 'br' <Predicate = (!exitcond5 & div57_t == 9)> <Delay = 0.00>
ST_27 : Operation 238 [1/1] (1.30ns)   --->   "switch i3 %div58_t, label %branch139 [
    i3 0, label %branch134
    i3 1, label %branch135
    i3 2, label %branch136
    i3 3, label %branch137
    i3 -4, label %branch138
  ]" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 238 'switch' <Predicate = (!exitcond5 & div57_t == 8)> <Delay = 1.30>
ST_27 : Operation 239 [1/1] (0.00ns)   --->   "br label %burst.rd.body32110" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 239 'br' <Predicate = (!exitcond5 & div57_t == 8)> <Delay = 0.00>
ST_27 : Operation 240 [1/1] (1.30ns)   --->   "switch i3 %div58_t, label %branch133 [
    i3 0, label %branch128
    i3 1, label %branch129
    i3 2, label %branch130
    i3 3, label %branch131
    i3 -4, label %branch132
  ]" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 240 'switch' <Predicate = (!exitcond5 & div57_t == 7)> <Delay = 1.30>
ST_27 : Operation 241 [1/1] (0.00ns)   --->   "br label %burst.rd.body32110" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 241 'br' <Predicate = (!exitcond5 & div57_t == 7)> <Delay = 0.00>
ST_27 : Operation 242 [1/1] (1.30ns)   --->   "switch i3 %div58_t, label %branch127 [
    i3 0, label %branch122
    i3 1, label %branch123
    i3 2, label %branch124
    i3 3, label %branch125
    i3 -4, label %branch126
  ]" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 242 'switch' <Predicate = (!exitcond5 & div57_t == 6)> <Delay = 1.30>
ST_27 : Operation 243 [1/1] (0.00ns)   --->   "br label %burst.rd.body32110" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 243 'br' <Predicate = (!exitcond5 & div57_t == 6)> <Delay = 0.00>
ST_27 : Operation 244 [1/1] (1.30ns)   --->   "switch i3 %div58_t, label %branch121 [
    i3 0, label %branch116
    i3 1, label %branch117
    i3 2, label %branch118
    i3 3, label %branch119
    i3 -4, label %branch120
  ]" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 244 'switch' <Predicate = (!exitcond5 & div57_t == 5)> <Delay = 1.30>
ST_27 : Operation 245 [1/1] (0.00ns)   --->   "br label %burst.rd.body32110" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 245 'br' <Predicate = (!exitcond5 & div57_t == 5)> <Delay = 0.00>
ST_27 : Operation 246 [1/1] (1.30ns)   --->   "switch i3 %div58_t, label %branch115 [
    i3 0, label %branch110
    i3 1, label %branch111
    i3 2, label %branch112
    i3 3, label %branch113
    i3 -4, label %branch114
  ]" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 246 'switch' <Predicate = (!exitcond5 & div57_t == 4)> <Delay = 1.30>
ST_27 : Operation 247 [1/1] (0.00ns)   --->   "br label %burst.rd.body32110" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 247 'br' <Predicate = (!exitcond5 & div57_t == 4)> <Delay = 0.00>
ST_27 : Operation 248 [1/1] (1.30ns)   --->   "switch i3 %div58_t, label %branch109 [
    i3 0, label %branch104
    i3 1, label %branch105
    i3 2, label %branch106
    i3 3, label %branch107
    i3 -4, label %branch108
  ]" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 248 'switch' <Predicate = (!exitcond5 & div57_t == 3)> <Delay = 1.30>
ST_27 : Operation 249 [1/1] (0.00ns)   --->   "br label %burst.rd.body32110" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 249 'br' <Predicate = (!exitcond5 & div57_t == 3)> <Delay = 0.00>
ST_27 : Operation 250 [1/1] (1.30ns)   --->   "switch i3 %div58_t, label %branch103 [
    i3 0, label %branch98
    i3 1, label %branch99
    i3 2, label %branch100
    i3 3, label %branch101
    i3 -4, label %branch102
  ]" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 250 'switch' <Predicate = (!exitcond5 & div57_t == 2)> <Delay = 1.30>
ST_27 : Operation 251 [1/1] (0.00ns)   --->   "br label %burst.rd.body32110" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 251 'br' <Predicate = (!exitcond5 & div57_t == 2)> <Delay = 0.00>
ST_27 : Operation 252 [1/1] (1.30ns)   --->   "switch i3 %div58_t, label %branch97 [
    i3 0, label %branch92
    i3 1, label %branch93
    i3 2, label %branch94
    i3 3, label %branch95
    i3 -4, label %branch96
  ]" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 252 'switch' <Predicate = (!exitcond5 & div57_t == 1)> <Delay = 1.30>
ST_27 : Operation 253 [1/1] (0.00ns)   --->   "br label %burst.rd.body32110" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 253 'br' <Predicate = (!exitcond5 & div57_t == 1)> <Delay = 0.00>
ST_27 : Operation 254 [1/1] (1.30ns)   --->   "switch i3 %div58_t, label %branch91 [
    i3 0, label %branch86
    i3 1, label %branch87
    i3 2, label %branch88
    i3 3, label %branch89
    i3 -4, label %branch90
  ]" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 254 'switch' <Predicate = (!exitcond5 & div57_t == 0)> <Delay = 1.30>
ST_27 : Operation 255 [1/1] (0.00ns)   --->   "br label %burst.rd.body32110" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 255 'br' <Predicate = (!exitcond5 & div57_t == 0)> <Delay = 0.00>
ST_27 : Operation 256 [1/1] (1.30ns)   --->   "switch i3 %div58_t, label %branch181 [
    i3 0, label %branch176
    i3 1, label %branch177
    i3 2, label %branch178
    i3 3, label %branch179
    i3 -4, label %branch180
  ]" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 256 'switch' <Predicate = (!exitcond5 & div57_t == 15)> <Delay = 1.30>
ST_27 : Operation 257 [1/1] (0.00ns)   --->   "br label %burst.rd.body32110" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 257 'br' <Predicate = (!exitcond5 & div57_t == 15)> <Delay = 0.00>
ST_27 : Operation 258 [1/1] (1.54ns)   --->   "%next_urem1 = add i12 %phi_urem1, 1"   --->   Operation 258 'add' 'next_urem1' <Predicate = (!exitcond5)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 259 [1/1] (1.99ns)   --->   "%tmp_60 = icmp ult i12 %next_urem1, 150"   --->   Operation 259 'icmp' 'tmp_60' <Predicate = (!exitcond5)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 260 [1/1] (0.69ns)   --->   "%idx_urem1 = select i1 %tmp_60, i12 %next_urem1, i12 0"   --->   Operation 260 'select' 'idx_urem1' <Predicate = (!exitcond5)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 261 [1/1] (0.00ns)   --->   "%burstread_rend42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin2) nounwind" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 261 'specregionend' 'burstread_rend42' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_27 : Operation 262 [1/1] (0.00ns)   --->   "br label %burst.rd.header31" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 262 'br' <Predicate = (!exitcond5)> <Delay = 0.00>

State 28 <SV = 24> <Delay = 4.38>
ST_28 : Operation 263 [11/12] (4.38ns)   --->   "%tmp_9 = urem i8 %tmp_6, 25" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 263 'urem' 'tmp_9' <Predicate = (!exitcond5)> <Delay = 4.38> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 25> <Delay = 4.38>
ST_29 : Operation 264 [10/12] (4.38ns)   --->   "%tmp_9 = urem i8 %tmp_6, 25" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 264 'urem' 'tmp_9' <Predicate = (!exitcond5)> <Delay = 4.38> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 26> <Delay = 4.38>
ST_30 : Operation 265 [9/12] (4.38ns)   --->   "%tmp_9 = urem i8 %tmp_6, 25" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 265 'urem' 'tmp_9' <Predicate = (!exitcond5)> <Delay = 4.38> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 27> <Delay = 4.38>
ST_31 : Operation 266 [8/12] (4.38ns)   --->   "%tmp_9 = urem i8 %tmp_6, 25" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 266 'urem' 'tmp_9' <Predicate = (!exitcond5)> <Delay = 4.38> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 28> <Delay = 4.38>
ST_32 : Operation 267 [7/12] (4.38ns)   --->   "%tmp_9 = urem i8 %tmp_6, 25" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 267 'urem' 'tmp_9' <Predicate = (!exitcond5)> <Delay = 4.38> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 29> <Delay = 4.38>
ST_33 : Operation 268 [6/12] (4.38ns)   --->   "%tmp_9 = urem i8 %tmp_6, 25" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 268 'urem' 'tmp_9' <Predicate = (!exitcond5)> <Delay = 4.38> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 30> <Delay = 4.38>
ST_34 : Operation 269 [5/12] (4.38ns)   --->   "%tmp_9 = urem i8 %tmp_6, 25" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 269 'urem' 'tmp_9' <Predicate = (!exitcond5)> <Delay = 4.38> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 31> <Delay = 4.38>
ST_35 : Operation 270 [4/12] (4.38ns)   --->   "%tmp_9 = urem i8 %tmp_6, 25" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 270 'urem' 'tmp_9' <Predicate = (!exitcond5)> <Delay = 4.38> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 32> <Delay = 4.38>
ST_36 : Operation 271 [3/12] (4.38ns)   --->   "%tmp_9 = urem i8 %tmp_6, 25" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 271 'urem' 'tmp_9' <Predicate = (!exitcond5)> <Delay = 4.38> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 33> <Delay = 8.75>
ST_37 : Operation 272 [1/1] (8.75ns)   --->   "%WEIGHT_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %WEIGHT_addr) nounwind" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 272 'read' 'WEIGHT_addr_read' <Predicate = (!exitcond5)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 273 [2/12] (4.38ns)   --->   "%tmp_9 = urem i8 %tmp_6, 25" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 273 'urem' 'tmp_9' <Predicate = (!exitcond5)> <Delay = 4.38> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 34> <Delay = 6.70>
ST_38 : Operation 274 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str12)" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 274 'specpipeline' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 275 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([26 x i8]* @memcpy_OC_W_CONV2_OC)" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 275 'specloopname' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 276 [1/12] (4.38ns)   --->   "%tmp_9 = urem i8 %tmp_6, 25" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 276 'urem' 'tmp_9' <Predicate = (!exitcond5)> <Delay = 4.38> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_8 = trunc i8 %tmp_9 to i5" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 277 'trunc' 'tmp_8' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_2 = zext i5 %tmp_8 to i64" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 278 'zext' 'tmp_2' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 279 [1/1] (0.00ns)   --->   "%W_CONV2_0_0_addr = getelementptr [25 x float]* @W_CONV2_0_0, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 279 'getelementptr' 'W_CONV2_0_0_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 280 [1/1] (0.00ns)   --->   "%W_CONV2_0_1_addr = getelementptr [25 x float]* @W_CONV2_0_1, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 280 'getelementptr' 'W_CONV2_0_1_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 281 [1/1] (0.00ns)   --->   "%W_CONV2_0_2_addr = getelementptr [25 x float]* @W_CONV2_0_2, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 281 'getelementptr' 'W_CONV2_0_2_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 282 [1/1] (0.00ns)   --->   "%W_CONV2_0_3_addr = getelementptr [25 x float]* @W_CONV2_0_3, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 282 'getelementptr' 'W_CONV2_0_3_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 283 [1/1] (0.00ns)   --->   "%W_CONV2_0_4_addr = getelementptr [25 x float]* @W_CONV2_0_4, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 283 'getelementptr' 'W_CONV2_0_4_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 284 [1/1] (0.00ns)   --->   "%W_CONV2_0_5_addr = getelementptr [25 x float]* @W_CONV2_0_5, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 284 'getelementptr' 'W_CONV2_0_5_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 285 [1/1] (0.00ns)   --->   "%W_CONV2_1_0_addr = getelementptr [25 x float]* @W_CONV2_1_0, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 285 'getelementptr' 'W_CONV2_1_0_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 286 [1/1] (0.00ns)   --->   "%W_CONV2_1_1_addr = getelementptr [25 x float]* @W_CONV2_1_1, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 286 'getelementptr' 'W_CONV2_1_1_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 287 [1/1] (0.00ns)   --->   "%W_CONV2_1_2_addr = getelementptr [25 x float]* @W_CONV2_1_2, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 287 'getelementptr' 'W_CONV2_1_2_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 288 [1/1] (0.00ns)   --->   "%W_CONV2_1_3_addr = getelementptr [25 x float]* @W_CONV2_1_3, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 288 'getelementptr' 'W_CONV2_1_3_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 289 [1/1] (0.00ns)   --->   "%W_CONV2_1_4_addr = getelementptr [25 x float]* @W_CONV2_1_4, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 289 'getelementptr' 'W_CONV2_1_4_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 290 [1/1] (0.00ns)   --->   "%W_CONV2_1_5_addr = getelementptr [25 x float]* @W_CONV2_1_5, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 290 'getelementptr' 'W_CONV2_1_5_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 291 [1/1] (0.00ns)   --->   "%W_CONV2_10_0_addr = getelementptr [25 x float]* @W_CONV2_10_0, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 291 'getelementptr' 'W_CONV2_10_0_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 292 [1/1] (0.00ns)   --->   "%W_CONV2_10_1_addr = getelementptr [25 x float]* @W_CONV2_10_1, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 292 'getelementptr' 'W_CONV2_10_1_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 293 [1/1] (0.00ns)   --->   "%W_CONV2_10_2_addr = getelementptr [25 x float]* @W_CONV2_10_2, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 293 'getelementptr' 'W_CONV2_10_2_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 294 [1/1] (0.00ns)   --->   "%W_CONV2_10_3_addr = getelementptr [25 x float]* @W_CONV2_10_3, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 294 'getelementptr' 'W_CONV2_10_3_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 295 [1/1] (0.00ns)   --->   "%W_CONV2_10_4_addr = getelementptr [25 x float]* @W_CONV2_10_4, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 295 'getelementptr' 'W_CONV2_10_4_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 296 [1/1] (0.00ns)   --->   "%W_CONV2_10_5_addr = getelementptr [25 x float]* @W_CONV2_10_5, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 296 'getelementptr' 'W_CONV2_10_5_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 297 [1/1] (0.00ns)   --->   "%W_CONV2_11_0_addr = getelementptr [25 x float]* @W_CONV2_11_0, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 297 'getelementptr' 'W_CONV2_11_0_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 298 [1/1] (0.00ns)   --->   "%W_CONV2_11_1_addr = getelementptr [25 x float]* @W_CONV2_11_1, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 298 'getelementptr' 'W_CONV2_11_1_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 299 [1/1] (0.00ns)   --->   "%W_CONV2_11_2_addr = getelementptr [25 x float]* @W_CONV2_11_2, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 299 'getelementptr' 'W_CONV2_11_2_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 300 [1/1] (0.00ns)   --->   "%W_CONV2_11_3_addr = getelementptr [25 x float]* @W_CONV2_11_3, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 300 'getelementptr' 'W_CONV2_11_3_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 301 [1/1] (0.00ns)   --->   "%W_CONV2_11_4_addr = getelementptr [25 x float]* @W_CONV2_11_4, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 301 'getelementptr' 'W_CONV2_11_4_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 302 [1/1] (0.00ns)   --->   "%W_CONV2_11_5_addr = getelementptr [25 x float]* @W_CONV2_11_5, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 302 'getelementptr' 'W_CONV2_11_5_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 303 [1/1] (0.00ns)   --->   "%W_CONV2_12_0_addr = getelementptr [25 x float]* @W_CONV2_12_0, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 303 'getelementptr' 'W_CONV2_12_0_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 304 [1/1] (0.00ns)   --->   "%W_CONV2_12_1_addr = getelementptr [25 x float]* @W_CONV2_12_1, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 304 'getelementptr' 'W_CONV2_12_1_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 305 [1/1] (0.00ns)   --->   "%W_CONV2_12_2_addr = getelementptr [25 x float]* @W_CONV2_12_2, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 305 'getelementptr' 'W_CONV2_12_2_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 306 [1/1] (0.00ns)   --->   "%W_CONV2_12_3_addr = getelementptr [25 x float]* @W_CONV2_12_3, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 306 'getelementptr' 'W_CONV2_12_3_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 307 [1/1] (0.00ns)   --->   "%W_CONV2_12_4_addr = getelementptr [25 x float]* @W_CONV2_12_4, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 307 'getelementptr' 'W_CONV2_12_4_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 308 [1/1] (0.00ns)   --->   "%W_CONV2_12_5_addr = getelementptr [25 x float]* @W_CONV2_12_5, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 308 'getelementptr' 'W_CONV2_12_5_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 309 [1/1] (0.00ns)   --->   "%W_CONV2_13_0_addr = getelementptr [25 x float]* @W_CONV2_13_0, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 309 'getelementptr' 'W_CONV2_13_0_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 310 [1/1] (0.00ns)   --->   "%W_CONV2_13_1_addr = getelementptr [25 x float]* @W_CONV2_13_1, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 310 'getelementptr' 'W_CONV2_13_1_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 311 [1/1] (0.00ns)   --->   "%W_CONV2_13_2_addr = getelementptr [25 x float]* @W_CONV2_13_2, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 311 'getelementptr' 'W_CONV2_13_2_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 312 [1/1] (0.00ns)   --->   "%W_CONV2_13_3_addr = getelementptr [25 x float]* @W_CONV2_13_3, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 312 'getelementptr' 'W_CONV2_13_3_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 313 [1/1] (0.00ns)   --->   "%W_CONV2_13_4_addr = getelementptr [25 x float]* @W_CONV2_13_4, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 313 'getelementptr' 'W_CONV2_13_4_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 314 [1/1] (0.00ns)   --->   "%W_CONV2_13_5_addr = getelementptr [25 x float]* @W_CONV2_13_5, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 314 'getelementptr' 'W_CONV2_13_5_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 315 [1/1] (0.00ns)   --->   "%W_CONV2_14_0_addr = getelementptr [25 x float]* @W_CONV2_14_0, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 315 'getelementptr' 'W_CONV2_14_0_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 316 [1/1] (0.00ns)   --->   "%W_CONV2_14_1_addr = getelementptr [25 x float]* @W_CONV2_14_1, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 316 'getelementptr' 'W_CONV2_14_1_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 317 [1/1] (0.00ns)   --->   "%W_CONV2_14_2_addr = getelementptr [25 x float]* @W_CONV2_14_2, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 317 'getelementptr' 'W_CONV2_14_2_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 318 [1/1] (0.00ns)   --->   "%W_CONV2_14_3_addr = getelementptr [25 x float]* @W_CONV2_14_3, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 318 'getelementptr' 'W_CONV2_14_3_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 319 [1/1] (0.00ns)   --->   "%W_CONV2_14_4_addr = getelementptr [25 x float]* @W_CONV2_14_4, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 319 'getelementptr' 'W_CONV2_14_4_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 320 [1/1] (0.00ns)   --->   "%W_CONV2_14_5_addr = getelementptr [25 x float]* @W_CONV2_14_5, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 320 'getelementptr' 'W_CONV2_14_5_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 321 [1/1] (0.00ns)   --->   "%W_CONV2_15_0_addr = getelementptr [25 x float]* @W_CONV2_15_0, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 321 'getelementptr' 'W_CONV2_15_0_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 322 [1/1] (0.00ns)   --->   "%W_CONV2_15_1_addr = getelementptr [25 x float]* @W_CONV2_15_1, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 322 'getelementptr' 'W_CONV2_15_1_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 323 [1/1] (0.00ns)   --->   "%W_CONV2_15_2_addr = getelementptr [25 x float]* @W_CONV2_15_2, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 323 'getelementptr' 'W_CONV2_15_2_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 324 [1/1] (0.00ns)   --->   "%W_CONV2_15_3_addr = getelementptr [25 x float]* @W_CONV2_15_3, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 324 'getelementptr' 'W_CONV2_15_3_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 325 [1/1] (0.00ns)   --->   "%W_CONV2_15_4_addr = getelementptr [25 x float]* @W_CONV2_15_4, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 325 'getelementptr' 'W_CONV2_15_4_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 326 [1/1] (0.00ns)   --->   "%W_CONV2_15_5_addr = getelementptr [25 x float]* @W_CONV2_15_5, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 326 'getelementptr' 'W_CONV2_15_5_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 327 [1/1] (0.00ns)   --->   "%W_CONV2_2_0_addr = getelementptr [25 x float]* @W_CONV2_2_0, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 327 'getelementptr' 'W_CONV2_2_0_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 328 [1/1] (0.00ns)   --->   "%W_CONV2_2_1_addr = getelementptr [25 x float]* @W_CONV2_2_1, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 328 'getelementptr' 'W_CONV2_2_1_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 329 [1/1] (0.00ns)   --->   "%W_CONV2_2_2_addr = getelementptr [25 x float]* @W_CONV2_2_2, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 329 'getelementptr' 'W_CONV2_2_2_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 330 [1/1] (0.00ns)   --->   "%W_CONV2_2_3_addr = getelementptr [25 x float]* @W_CONV2_2_3, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 330 'getelementptr' 'W_CONV2_2_3_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 331 [1/1] (0.00ns)   --->   "%W_CONV2_2_4_addr = getelementptr [25 x float]* @W_CONV2_2_4, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 331 'getelementptr' 'W_CONV2_2_4_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 332 [1/1] (0.00ns)   --->   "%W_CONV2_2_5_addr = getelementptr [25 x float]* @W_CONV2_2_5, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 332 'getelementptr' 'W_CONV2_2_5_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 333 [1/1] (0.00ns)   --->   "%W_CONV2_3_0_addr = getelementptr [25 x float]* @W_CONV2_3_0, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 333 'getelementptr' 'W_CONV2_3_0_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 334 [1/1] (0.00ns)   --->   "%W_CONV2_3_1_addr = getelementptr [25 x float]* @W_CONV2_3_1, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 334 'getelementptr' 'W_CONV2_3_1_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 335 [1/1] (0.00ns)   --->   "%W_CONV2_3_2_addr = getelementptr [25 x float]* @W_CONV2_3_2, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 335 'getelementptr' 'W_CONV2_3_2_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 336 [1/1] (0.00ns)   --->   "%W_CONV2_3_3_addr = getelementptr [25 x float]* @W_CONV2_3_3, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 336 'getelementptr' 'W_CONV2_3_3_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 337 [1/1] (0.00ns)   --->   "%W_CONV2_3_4_addr = getelementptr [25 x float]* @W_CONV2_3_4, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 337 'getelementptr' 'W_CONV2_3_4_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 338 [1/1] (0.00ns)   --->   "%W_CONV2_3_5_addr = getelementptr [25 x float]* @W_CONV2_3_5, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 338 'getelementptr' 'W_CONV2_3_5_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 339 [1/1] (0.00ns)   --->   "%W_CONV2_4_0_addr = getelementptr [25 x float]* @W_CONV2_4_0, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 339 'getelementptr' 'W_CONV2_4_0_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 340 [1/1] (0.00ns)   --->   "%W_CONV2_4_1_addr = getelementptr [25 x float]* @W_CONV2_4_1, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 340 'getelementptr' 'W_CONV2_4_1_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 341 [1/1] (0.00ns)   --->   "%W_CONV2_4_2_addr = getelementptr [25 x float]* @W_CONV2_4_2, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 341 'getelementptr' 'W_CONV2_4_2_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 342 [1/1] (0.00ns)   --->   "%W_CONV2_4_3_addr = getelementptr [25 x float]* @W_CONV2_4_3, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 342 'getelementptr' 'W_CONV2_4_3_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 343 [1/1] (0.00ns)   --->   "%W_CONV2_4_4_addr = getelementptr [25 x float]* @W_CONV2_4_4, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 343 'getelementptr' 'W_CONV2_4_4_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 344 [1/1] (0.00ns)   --->   "%W_CONV2_4_5_addr = getelementptr [25 x float]* @W_CONV2_4_5, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 344 'getelementptr' 'W_CONV2_4_5_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 345 [1/1] (0.00ns)   --->   "%W_CONV2_5_0_addr = getelementptr [25 x float]* @W_CONV2_5_0, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 345 'getelementptr' 'W_CONV2_5_0_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 346 [1/1] (0.00ns)   --->   "%W_CONV2_5_1_addr = getelementptr [25 x float]* @W_CONV2_5_1, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 346 'getelementptr' 'W_CONV2_5_1_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 347 [1/1] (0.00ns)   --->   "%W_CONV2_5_2_addr = getelementptr [25 x float]* @W_CONV2_5_2, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 347 'getelementptr' 'W_CONV2_5_2_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 348 [1/1] (0.00ns)   --->   "%W_CONV2_5_3_addr = getelementptr [25 x float]* @W_CONV2_5_3, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 348 'getelementptr' 'W_CONV2_5_3_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 349 [1/1] (0.00ns)   --->   "%W_CONV2_5_4_addr = getelementptr [25 x float]* @W_CONV2_5_4, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 349 'getelementptr' 'W_CONV2_5_4_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 350 [1/1] (0.00ns)   --->   "%W_CONV2_5_5_addr = getelementptr [25 x float]* @W_CONV2_5_5, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 350 'getelementptr' 'W_CONV2_5_5_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 351 [1/1] (0.00ns)   --->   "%W_CONV2_6_0_addr = getelementptr [25 x float]* @W_CONV2_6_0, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 351 'getelementptr' 'W_CONV2_6_0_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 352 [1/1] (0.00ns)   --->   "%W_CONV2_6_1_addr = getelementptr [25 x float]* @W_CONV2_6_1, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 352 'getelementptr' 'W_CONV2_6_1_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 353 [1/1] (0.00ns)   --->   "%W_CONV2_6_2_addr = getelementptr [25 x float]* @W_CONV2_6_2, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 353 'getelementptr' 'W_CONV2_6_2_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 354 [1/1] (0.00ns)   --->   "%W_CONV2_6_3_addr = getelementptr [25 x float]* @W_CONV2_6_3, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 354 'getelementptr' 'W_CONV2_6_3_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 355 [1/1] (0.00ns)   --->   "%W_CONV2_6_4_addr = getelementptr [25 x float]* @W_CONV2_6_4, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 355 'getelementptr' 'W_CONV2_6_4_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 356 [1/1] (0.00ns)   --->   "%W_CONV2_6_5_addr = getelementptr [25 x float]* @W_CONV2_6_5, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 356 'getelementptr' 'W_CONV2_6_5_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 357 [1/1] (0.00ns)   --->   "%W_CONV2_7_0_addr = getelementptr [25 x float]* @W_CONV2_7_0, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 357 'getelementptr' 'W_CONV2_7_0_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 358 [1/1] (0.00ns)   --->   "%W_CONV2_7_1_addr = getelementptr [25 x float]* @W_CONV2_7_1, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 358 'getelementptr' 'W_CONV2_7_1_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 359 [1/1] (0.00ns)   --->   "%W_CONV2_7_2_addr = getelementptr [25 x float]* @W_CONV2_7_2, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 359 'getelementptr' 'W_CONV2_7_2_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 360 [1/1] (0.00ns)   --->   "%W_CONV2_7_3_addr = getelementptr [25 x float]* @W_CONV2_7_3, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 360 'getelementptr' 'W_CONV2_7_3_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 361 [1/1] (0.00ns)   --->   "%W_CONV2_7_4_addr = getelementptr [25 x float]* @W_CONV2_7_4, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 361 'getelementptr' 'W_CONV2_7_4_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 362 [1/1] (0.00ns)   --->   "%W_CONV2_7_5_addr = getelementptr [25 x float]* @W_CONV2_7_5, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 362 'getelementptr' 'W_CONV2_7_5_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 363 [1/1] (0.00ns)   --->   "%W_CONV2_8_0_addr = getelementptr [25 x float]* @W_CONV2_8_0, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 363 'getelementptr' 'W_CONV2_8_0_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 364 [1/1] (0.00ns)   --->   "%W_CONV2_8_1_addr = getelementptr [25 x float]* @W_CONV2_8_1, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 364 'getelementptr' 'W_CONV2_8_1_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 365 [1/1] (0.00ns)   --->   "%W_CONV2_8_2_addr = getelementptr [25 x float]* @W_CONV2_8_2, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 365 'getelementptr' 'W_CONV2_8_2_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 366 [1/1] (0.00ns)   --->   "%W_CONV2_8_3_addr = getelementptr [25 x float]* @W_CONV2_8_3, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 366 'getelementptr' 'W_CONV2_8_3_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 367 [1/1] (0.00ns)   --->   "%W_CONV2_8_4_addr = getelementptr [25 x float]* @W_CONV2_8_4, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 367 'getelementptr' 'W_CONV2_8_4_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 368 [1/1] (0.00ns)   --->   "%W_CONV2_8_5_addr = getelementptr [25 x float]* @W_CONV2_8_5, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 368 'getelementptr' 'W_CONV2_8_5_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 369 [1/1] (0.00ns)   --->   "%W_CONV2_9_0_addr = getelementptr [25 x float]* @W_CONV2_9_0, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 369 'getelementptr' 'W_CONV2_9_0_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 370 [1/1] (0.00ns)   --->   "%W_CONV2_9_1_addr = getelementptr [25 x float]* @W_CONV2_9_1, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 370 'getelementptr' 'W_CONV2_9_1_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 371 [1/1] (0.00ns)   --->   "%W_CONV2_9_2_addr = getelementptr [25 x float]* @W_CONV2_9_2, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 371 'getelementptr' 'W_CONV2_9_2_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 372 [1/1] (0.00ns)   --->   "%W_CONV2_9_3_addr = getelementptr [25 x float]* @W_CONV2_9_3, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 372 'getelementptr' 'W_CONV2_9_3_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 373 [1/1] (0.00ns)   --->   "%W_CONV2_9_4_addr = getelementptr [25 x float]* @W_CONV2_9_4, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 373 'getelementptr' 'W_CONV2_9_4_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 374 [1/1] (0.00ns)   --->   "%W_CONV2_9_5_addr = getelementptr [25 x float]* @W_CONV2_9_5, i64 0, i64 %tmp_2" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 374 'getelementptr' 'W_CONV2_9_5_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 375 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_14_4_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 375 'store' <Predicate = (div57_t == 14 & div58_t == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 376 [1/1] (0.00ns)   --->   "br label %branch30408" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 376 'br' <Predicate = (div57_t == 14 & div58_t == 4)> <Delay = 0.00>
ST_38 : Operation 377 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_14_3_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 377 'store' <Predicate = (div57_t == 14 & div58_t == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 378 [1/1] (0.00ns)   --->   "br label %branch30408" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 378 'br' <Predicate = (div57_t == 14 & div58_t == 3)> <Delay = 0.00>
ST_38 : Operation 379 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_14_2_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 379 'store' <Predicate = (div57_t == 14 & div58_t == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 380 [1/1] (0.00ns)   --->   "br label %branch30408" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 380 'br' <Predicate = (div57_t == 14 & div58_t == 2)> <Delay = 0.00>
ST_38 : Operation 381 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_14_1_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 381 'store' <Predicate = (div57_t == 14 & div58_t == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 382 [1/1] (0.00ns)   --->   "br label %branch30408" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 382 'br' <Predicate = (div57_t == 14 & div58_t == 1)> <Delay = 0.00>
ST_38 : Operation 383 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_14_0_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 383 'store' <Predicate = (div57_t == 14 & div58_t == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 384 [1/1] (0.00ns)   --->   "br label %branch30408" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 384 'br' <Predicate = (div57_t == 14 & div58_t == 0)> <Delay = 0.00>
ST_38 : Operation 385 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_14_5_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 385 'store' <Predicate = (div57_t == 14 & div58_t != 0 & div58_t != 1 & div58_t != 2 & div58_t != 3 & div58_t != 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 386 [1/1] (0.00ns)   --->   "br label %branch30408" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 386 'br' <Predicate = (div57_t == 14 & div58_t != 0 & div58_t != 1 & div58_t != 2 & div58_t != 3 & div58_t != 4)> <Delay = 0.00>
ST_38 : Operation 387 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_13_4_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 387 'store' <Predicate = (div57_t == 13 & div58_t == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 388 [1/1] (0.00ns)   --->   "br label %branch29399" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 388 'br' <Predicate = (div57_t == 13 & div58_t == 4)> <Delay = 0.00>
ST_38 : Operation 389 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_13_3_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 389 'store' <Predicate = (div57_t == 13 & div58_t == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 390 [1/1] (0.00ns)   --->   "br label %branch29399" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 390 'br' <Predicate = (div57_t == 13 & div58_t == 3)> <Delay = 0.00>
ST_38 : Operation 391 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_13_2_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 391 'store' <Predicate = (div57_t == 13 & div58_t == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 392 [1/1] (0.00ns)   --->   "br label %branch29399" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 392 'br' <Predicate = (div57_t == 13 & div58_t == 2)> <Delay = 0.00>
ST_38 : Operation 393 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_13_1_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 393 'store' <Predicate = (div57_t == 13 & div58_t == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 394 [1/1] (0.00ns)   --->   "br label %branch29399" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 394 'br' <Predicate = (div57_t == 13 & div58_t == 1)> <Delay = 0.00>
ST_38 : Operation 395 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_13_0_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 395 'store' <Predicate = (div57_t == 13 & div58_t == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 396 [1/1] (0.00ns)   --->   "br label %branch29399" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 396 'br' <Predicate = (div57_t == 13 & div58_t == 0)> <Delay = 0.00>
ST_38 : Operation 397 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_13_5_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 397 'store' <Predicate = (div57_t == 13 & div58_t != 0 & div58_t != 1 & div58_t != 2 & div58_t != 3 & div58_t != 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 398 [1/1] (0.00ns)   --->   "br label %branch29399" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 398 'br' <Predicate = (div57_t == 13 & div58_t != 0 & div58_t != 1 & div58_t != 2 & div58_t != 3 & div58_t != 4)> <Delay = 0.00>
ST_38 : Operation 399 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_12_4_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 399 'store' <Predicate = (div57_t == 12 & div58_t == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 400 [1/1] (0.00ns)   --->   "br label %branch28390" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 400 'br' <Predicate = (div57_t == 12 & div58_t == 4)> <Delay = 0.00>
ST_38 : Operation 401 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_12_3_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 401 'store' <Predicate = (div57_t == 12 & div58_t == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 402 [1/1] (0.00ns)   --->   "br label %branch28390" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 402 'br' <Predicate = (div57_t == 12 & div58_t == 3)> <Delay = 0.00>
ST_38 : Operation 403 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_12_2_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 403 'store' <Predicate = (div57_t == 12 & div58_t == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 404 [1/1] (0.00ns)   --->   "br label %branch28390" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 404 'br' <Predicate = (div57_t == 12 & div58_t == 2)> <Delay = 0.00>
ST_38 : Operation 405 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_12_1_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 405 'store' <Predicate = (div57_t == 12 & div58_t == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 406 [1/1] (0.00ns)   --->   "br label %branch28390" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 406 'br' <Predicate = (div57_t == 12 & div58_t == 1)> <Delay = 0.00>
ST_38 : Operation 407 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_12_0_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 407 'store' <Predicate = (div57_t == 12 & div58_t == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 408 [1/1] (0.00ns)   --->   "br label %branch28390" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 408 'br' <Predicate = (div57_t == 12 & div58_t == 0)> <Delay = 0.00>
ST_38 : Operation 409 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_12_5_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 409 'store' <Predicate = (div57_t == 12 & div58_t != 0 & div58_t != 1 & div58_t != 2 & div58_t != 3 & div58_t != 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 410 [1/1] (0.00ns)   --->   "br label %branch28390" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 410 'br' <Predicate = (div57_t == 12 & div58_t != 0 & div58_t != 1 & div58_t != 2 & div58_t != 3 & div58_t != 4)> <Delay = 0.00>
ST_38 : Operation 411 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_11_4_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 411 'store' <Predicate = (div57_t == 11 & div58_t == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 412 [1/1] (0.00ns)   --->   "br label %branch27381" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 412 'br' <Predicate = (div57_t == 11 & div58_t == 4)> <Delay = 0.00>
ST_38 : Operation 413 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_11_3_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 413 'store' <Predicate = (div57_t == 11 & div58_t == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 414 [1/1] (0.00ns)   --->   "br label %branch27381" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 414 'br' <Predicate = (div57_t == 11 & div58_t == 3)> <Delay = 0.00>
ST_38 : Operation 415 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_11_2_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 415 'store' <Predicate = (div57_t == 11 & div58_t == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 416 [1/1] (0.00ns)   --->   "br label %branch27381" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 416 'br' <Predicate = (div57_t == 11 & div58_t == 2)> <Delay = 0.00>
ST_38 : Operation 417 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_11_1_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 417 'store' <Predicate = (div57_t == 11 & div58_t == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 418 [1/1] (0.00ns)   --->   "br label %branch27381" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 418 'br' <Predicate = (div57_t == 11 & div58_t == 1)> <Delay = 0.00>
ST_38 : Operation 419 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_11_0_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 419 'store' <Predicate = (div57_t == 11 & div58_t == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 420 [1/1] (0.00ns)   --->   "br label %branch27381" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 420 'br' <Predicate = (div57_t == 11 & div58_t == 0)> <Delay = 0.00>
ST_38 : Operation 421 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_11_5_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 421 'store' <Predicate = (div57_t == 11 & div58_t != 0 & div58_t != 1 & div58_t != 2 & div58_t != 3 & div58_t != 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 422 [1/1] (0.00ns)   --->   "br label %branch27381" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 422 'br' <Predicate = (div57_t == 11 & div58_t != 0 & div58_t != 1 & div58_t != 2 & div58_t != 3 & div58_t != 4)> <Delay = 0.00>
ST_38 : Operation 423 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_10_4_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 423 'store' <Predicate = (div57_t == 10 & div58_t == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 424 [1/1] (0.00ns)   --->   "br label %branch26372" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 424 'br' <Predicate = (div57_t == 10 & div58_t == 4)> <Delay = 0.00>
ST_38 : Operation 425 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_10_3_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 425 'store' <Predicate = (div57_t == 10 & div58_t == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 426 [1/1] (0.00ns)   --->   "br label %branch26372" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 426 'br' <Predicate = (div57_t == 10 & div58_t == 3)> <Delay = 0.00>
ST_38 : Operation 427 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_10_2_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 427 'store' <Predicate = (div57_t == 10 & div58_t == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 428 [1/1] (0.00ns)   --->   "br label %branch26372" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 428 'br' <Predicate = (div57_t == 10 & div58_t == 2)> <Delay = 0.00>
ST_38 : Operation 429 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_10_1_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 429 'store' <Predicate = (div57_t == 10 & div58_t == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 430 [1/1] (0.00ns)   --->   "br label %branch26372" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 430 'br' <Predicate = (div57_t == 10 & div58_t == 1)> <Delay = 0.00>
ST_38 : Operation 431 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_10_0_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 431 'store' <Predicate = (div57_t == 10 & div58_t == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 432 [1/1] (0.00ns)   --->   "br label %branch26372" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 432 'br' <Predicate = (div57_t == 10 & div58_t == 0)> <Delay = 0.00>
ST_38 : Operation 433 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_10_5_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 433 'store' <Predicate = (div57_t == 10 & div58_t != 0 & div58_t != 1 & div58_t != 2 & div58_t != 3 & div58_t != 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 434 [1/1] (0.00ns)   --->   "br label %branch26372" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 434 'br' <Predicate = (div57_t == 10 & div58_t != 0 & div58_t != 1 & div58_t != 2 & div58_t != 3 & div58_t != 4)> <Delay = 0.00>
ST_38 : Operation 435 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_9_4_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 435 'store' <Predicate = (div57_t == 9 & div58_t == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 436 [1/1] (0.00ns)   --->   "br label %branch25363" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 436 'br' <Predicate = (div57_t == 9 & div58_t == 4)> <Delay = 0.00>
ST_38 : Operation 437 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_9_3_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 437 'store' <Predicate = (div57_t == 9 & div58_t == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 438 [1/1] (0.00ns)   --->   "br label %branch25363" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 438 'br' <Predicate = (div57_t == 9 & div58_t == 3)> <Delay = 0.00>
ST_38 : Operation 439 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_9_2_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 439 'store' <Predicate = (div57_t == 9 & div58_t == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 440 [1/1] (0.00ns)   --->   "br label %branch25363" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 440 'br' <Predicate = (div57_t == 9 & div58_t == 2)> <Delay = 0.00>
ST_38 : Operation 441 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_9_1_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 441 'store' <Predicate = (div57_t == 9 & div58_t == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 442 [1/1] (0.00ns)   --->   "br label %branch25363" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 442 'br' <Predicate = (div57_t == 9 & div58_t == 1)> <Delay = 0.00>
ST_38 : Operation 443 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_9_0_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 443 'store' <Predicate = (div57_t == 9 & div58_t == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 444 [1/1] (0.00ns)   --->   "br label %branch25363" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 444 'br' <Predicate = (div57_t == 9 & div58_t == 0)> <Delay = 0.00>
ST_38 : Operation 445 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_9_5_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 445 'store' <Predicate = (div57_t == 9 & div58_t != 0 & div58_t != 1 & div58_t != 2 & div58_t != 3 & div58_t != 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 446 [1/1] (0.00ns)   --->   "br label %branch25363" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 446 'br' <Predicate = (div57_t == 9 & div58_t != 0 & div58_t != 1 & div58_t != 2 & div58_t != 3 & div58_t != 4)> <Delay = 0.00>
ST_38 : Operation 447 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_8_4_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 447 'store' <Predicate = (div57_t == 8 & div58_t == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 448 [1/1] (0.00ns)   --->   "br label %branch24354" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 448 'br' <Predicate = (div57_t == 8 & div58_t == 4)> <Delay = 0.00>
ST_38 : Operation 449 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_8_3_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 449 'store' <Predicate = (div57_t == 8 & div58_t == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 450 [1/1] (0.00ns)   --->   "br label %branch24354" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 450 'br' <Predicate = (div57_t == 8 & div58_t == 3)> <Delay = 0.00>
ST_38 : Operation 451 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_8_2_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 451 'store' <Predicate = (div57_t == 8 & div58_t == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 452 [1/1] (0.00ns)   --->   "br label %branch24354" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 452 'br' <Predicate = (div57_t == 8 & div58_t == 2)> <Delay = 0.00>
ST_38 : Operation 453 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_8_1_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 453 'store' <Predicate = (div57_t == 8 & div58_t == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 454 [1/1] (0.00ns)   --->   "br label %branch24354" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 454 'br' <Predicate = (div57_t == 8 & div58_t == 1)> <Delay = 0.00>
ST_38 : Operation 455 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_8_0_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 455 'store' <Predicate = (div57_t == 8 & div58_t == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 456 [1/1] (0.00ns)   --->   "br label %branch24354" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 456 'br' <Predicate = (div57_t == 8 & div58_t == 0)> <Delay = 0.00>
ST_38 : Operation 457 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_8_5_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 457 'store' <Predicate = (div57_t == 8 & div58_t != 0 & div58_t != 1 & div58_t != 2 & div58_t != 3 & div58_t != 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 458 [1/1] (0.00ns)   --->   "br label %branch24354" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 458 'br' <Predicate = (div57_t == 8 & div58_t != 0 & div58_t != 1 & div58_t != 2 & div58_t != 3 & div58_t != 4)> <Delay = 0.00>
ST_38 : Operation 459 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_7_4_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 459 'store' <Predicate = (div57_t == 7 & div58_t == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 460 [1/1] (0.00ns)   --->   "br label %branch23345" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 460 'br' <Predicate = (div57_t == 7 & div58_t == 4)> <Delay = 0.00>
ST_38 : Operation 461 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_7_3_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 461 'store' <Predicate = (div57_t == 7 & div58_t == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 462 [1/1] (0.00ns)   --->   "br label %branch23345" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 462 'br' <Predicate = (div57_t == 7 & div58_t == 3)> <Delay = 0.00>
ST_38 : Operation 463 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_7_2_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 463 'store' <Predicate = (div57_t == 7 & div58_t == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 464 [1/1] (0.00ns)   --->   "br label %branch23345" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 464 'br' <Predicate = (div57_t == 7 & div58_t == 2)> <Delay = 0.00>
ST_38 : Operation 465 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_7_1_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 465 'store' <Predicate = (div57_t == 7 & div58_t == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 466 [1/1] (0.00ns)   --->   "br label %branch23345" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 466 'br' <Predicate = (div57_t == 7 & div58_t == 1)> <Delay = 0.00>
ST_38 : Operation 467 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_7_0_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 467 'store' <Predicate = (div57_t == 7 & div58_t == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 468 [1/1] (0.00ns)   --->   "br label %branch23345" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 468 'br' <Predicate = (div57_t == 7 & div58_t == 0)> <Delay = 0.00>
ST_38 : Operation 469 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_7_5_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 469 'store' <Predicate = (div57_t == 7 & div58_t != 0 & div58_t != 1 & div58_t != 2 & div58_t != 3 & div58_t != 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 470 [1/1] (0.00ns)   --->   "br label %branch23345" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 470 'br' <Predicate = (div57_t == 7 & div58_t != 0 & div58_t != 1 & div58_t != 2 & div58_t != 3 & div58_t != 4)> <Delay = 0.00>
ST_38 : Operation 471 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_6_4_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 471 'store' <Predicate = (div57_t == 6 & div58_t == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 472 [1/1] (0.00ns)   --->   "br label %branch22336" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 472 'br' <Predicate = (div57_t == 6 & div58_t == 4)> <Delay = 0.00>
ST_38 : Operation 473 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_6_3_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 473 'store' <Predicate = (div57_t == 6 & div58_t == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 474 [1/1] (0.00ns)   --->   "br label %branch22336" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 474 'br' <Predicate = (div57_t == 6 & div58_t == 3)> <Delay = 0.00>
ST_38 : Operation 475 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_6_2_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 475 'store' <Predicate = (div57_t == 6 & div58_t == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 476 [1/1] (0.00ns)   --->   "br label %branch22336" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 476 'br' <Predicate = (div57_t == 6 & div58_t == 2)> <Delay = 0.00>
ST_38 : Operation 477 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_6_1_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 477 'store' <Predicate = (div57_t == 6 & div58_t == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 478 [1/1] (0.00ns)   --->   "br label %branch22336" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 478 'br' <Predicate = (div57_t == 6 & div58_t == 1)> <Delay = 0.00>
ST_38 : Operation 479 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_6_0_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 479 'store' <Predicate = (div57_t == 6 & div58_t == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 480 [1/1] (0.00ns)   --->   "br label %branch22336" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 480 'br' <Predicate = (div57_t == 6 & div58_t == 0)> <Delay = 0.00>
ST_38 : Operation 481 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_6_5_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 481 'store' <Predicate = (div57_t == 6 & div58_t != 0 & div58_t != 1 & div58_t != 2 & div58_t != 3 & div58_t != 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 482 [1/1] (0.00ns)   --->   "br label %branch22336" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 482 'br' <Predicate = (div57_t == 6 & div58_t != 0 & div58_t != 1 & div58_t != 2 & div58_t != 3 & div58_t != 4)> <Delay = 0.00>
ST_38 : Operation 483 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_5_4_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 483 'store' <Predicate = (div57_t == 5 & div58_t == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 484 [1/1] (0.00ns)   --->   "br label %branch21327" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 484 'br' <Predicate = (div57_t == 5 & div58_t == 4)> <Delay = 0.00>
ST_38 : Operation 485 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_5_3_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 485 'store' <Predicate = (div57_t == 5 & div58_t == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 486 [1/1] (0.00ns)   --->   "br label %branch21327" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 486 'br' <Predicate = (div57_t == 5 & div58_t == 3)> <Delay = 0.00>
ST_38 : Operation 487 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_5_2_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 487 'store' <Predicate = (div57_t == 5 & div58_t == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 488 [1/1] (0.00ns)   --->   "br label %branch21327" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 488 'br' <Predicate = (div57_t == 5 & div58_t == 2)> <Delay = 0.00>
ST_38 : Operation 489 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_5_1_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 489 'store' <Predicate = (div57_t == 5 & div58_t == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 490 [1/1] (0.00ns)   --->   "br label %branch21327" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 490 'br' <Predicate = (div57_t == 5 & div58_t == 1)> <Delay = 0.00>
ST_38 : Operation 491 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_5_0_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 491 'store' <Predicate = (div57_t == 5 & div58_t == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 492 [1/1] (0.00ns)   --->   "br label %branch21327" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 492 'br' <Predicate = (div57_t == 5 & div58_t == 0)> <Delay = 0.00>
ST_38 : Operation 493 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_5_5_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 493 'store' <Predicate = (div57_t == 5 & div58_t != 0 & div58_t != 1 & div58_t != 2 & div58_t != 3 & div58_t != 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 494 [1/1] (0.00ns)   --->   "br label %branch21327" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 494 'br' <Predicate = (div57_t == 5 & div58_t != 0 & div58_t != 1 & div58_t != 2 & div58_t != 3 & div58_t != 4)> <Delay = 0.00>
ST_38 : Operation 495 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_4_4_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 495 'store' <Predicate = (div57_t == 4 & div58_t == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 496 [1/1] (0.00ns)   --->   "br label %branch20318" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 496 'br' <Predicate = (div57_t == 4 & div58_t == 4)> <Delay = 0.00>
ST_38 : Operation 497 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_4_3_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 497 'store' <Predicate = (div57_t == 4 & div58_t == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 498 [1/1] (0.00ns)   --->   "br label %branch20318" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 498 'br' <Predicate = (div57_t == 4 & div58_t == 3)> <Delay = 0.00>
ST_38 : Operation 499 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_4_2_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 499 'store' <Predicate = (div57_t == 4 & div58_t == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 500 [1/1] (0.00ns)   --->   "br label %branch20318" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 500 'br' <Predicate = (div57_t == 4 & div58_t == 2)> <Delay = 0.00>
ST_38 : Operation 501 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_4_1_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 501 'store' <Predicate = (div57_t == 4 & div58_t == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 502 [1/1] (0.00ns)   --->   "br label %branch20318" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 502 'br' <Predicate = (div57_t == 4 & div58_t == 1)> <Delay = 0.00>
ST_38 : Operation 503 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_4_0_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 503 'store' <Predicate = (div57_t == 4 & div58_t == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 504 [1/1] (0.00ns)   --->   "br label %branch20318" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 504 'br' <Predicate = (div57_t == 4 & div58_t == 0)> <Delay = 0.00>
ST_38 : Operation 505 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_4_5_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 505 'store' <Predicate = (div57_t == 4 & div58_t != 0 & div58_t != 1 & div58_t != 2 & div58_t != 3 & div58_t != 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 506 [1/1] (0.00ns)   --->   "br label %branch20318" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 506 'br' <Predicate = (div57_t == 4 & div58_t != 0 & div58_t != 1 & div58_t != 2 & div58_t != 3 & div58_t != 4)> <Delay = 0.00>
ST_38 : Operation 507 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_3_4_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 507 'store' <Predicate = (div57_t == 3 & div58_t == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 508 [1/1] (0.00ns)   --->   "br label %branch19309" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 508 'br' <Predicate = (div57_t == 3 & div58_t == 4)> <Delay = 0.00>
ST_38 : Operation 509 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_3_3_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 509 'store' <Predicate = (div57_t == 3 & div58_t == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 510 [1/1] (0.00ns)   --->   "br label %branch19309" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 510 'br' <Predicate = (div57_t == 3 & div58_t == 3)> <Delay = 0.00>
ST_38 : Operation 511 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_3_2_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 511 'store' <Predicate = (div57_t == 3 & div58_t == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 512 [1/1] (0.00ns)   --->   "br label %branch19309" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 512 'br' <Predicate = (div57_t == 3 & div58_t == 2)> <Delay = 0.00>
ST_38 : Operation 513 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_3_1_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 513 'store' <Predicate = (div57_t == 3 & div58_t == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 514 [1/1] (0.00ns)   --->   "br label %branch19309" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 514 'br' <Predicate = (div57_t == 3 & div58_t == 1)> <Delay = 0.00>
ST_38 : Operation 515 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_3_0_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 515 'store' <Predicate = (div57_t == 3 & div58_t == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 516 [1/1] (0.00ns)   --->   "br label %branch19309" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 516 'br' <Predicate = (div57_t == 3 & div58_t == 0)> <Delay = 0.00>
ST_38 : Operation 517 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_3_5_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 517 'store' <Predicate = (div57_t == 3 & div58_t != 0 & div58_t != 1 & div58_t != 2 & div58_t != 3 & div58_t != 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 518 [1/1] (0.00ns)   --->   "br label %branch19309" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 518 'br' <Predicate = (div57_t == 3 & div58_t != 0 & div58_t != 1 & div58_t != 2 & div58_t != 3 & div58_t != 4)> <Delay = 0.00>
ST_38 : Operation 519 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_2_4_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 519 'store' <Predicate = (div57_t == 2 & div58_t == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 520 [1/1] (0.00ns)   --->   "br label %branch18300" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 520 'br' <Predicate = (div57_t == 2 & div58_t == 4)> <Delay = 0.00>
ST_38 : Operation 521 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_2_3_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 521 'store' <Predicate = (div57_t == 2 & div58_t == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 522 [1/1] (0.00ns)   --->   "br label %branch18300" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 522 'br' <Predicate = (div57_t == 2 & div58_t == 3)> <Delay = 0.00>
ST_38 : Operation 523 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_2_2_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 523 'store' <Predicate = (div57_t == 2 & div58_t == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 524 [1/1] (0.00ns)   --->   "br label %branch18300" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 524 'br' <Predicate = (div57_t == 2 & div58_t == 2)> <Delay = 0.00>
ST_38 : Operation 525 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_2_1_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 525 'store' <Predicate = (div57_t == 2 & div58_t == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 526 [1/1] (0.00ns)   --->   "br label %branch18300" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 526 'br' <Predicate = (div57_t == 2 & div58_t == 1)> <Delay = 0.00>
ST_38 : Operation 527 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_2_0_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 527 'store' <Predicate = (div57_t == 2 & div58_t == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 528 [1/1] (0.00ns)   --->   "br label %branch18300" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 528 'br' <Predicate = (div57_t == 2 & div58_t == 0)> <Delay = 0.00>
ST_38 : Operation 529 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_2_5_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 529 'store' <Predicate = (div57_t == 2 & div58_t != 0 & div58_t != 1 & div58_t != 2 & div58_t != 3 & div58_t != 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 530 [1/1] (0.00ns)   --->   "br label %branch18300" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 530 'br' <Predicate = (div57_t == 2 & div58_t != 0 & div58_t != 1 & div58_t != 2 & div58_t != 3 & div58_t != 4)> <Delay = 0.00>
ST_38 : Operation 531 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_1_4_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 531 'store' <Predicate = (div57_t == 1 & div58_t == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 532 [1/1] (0.00ns)   --->   "br label %branch17291" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 532 'br' <Predicate = (div57_t == 1 & div58_t == 4)> <Delay = 0.00>
ST_38 : Operation 533 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_1_3_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 533 'store' <Predicate = (div57_t == 1 & div58_t == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 534 [1/1] (0.00ns)   --->   "br label %branch17291" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 534 'br' <Predicate = (div57_t == 1 & div58_t == 3)> <Delay = 0.00>
ST_38 : Operation 535 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_1_2_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 535 'store' <Predicate = (div57_t == 1 & div58_t == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 536 [1/1] (0.00ns)   --->   "br label %branch17291" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 536 'br' <Predicate = (div57_t == 1 & div58_t == 2)> <Delay = 0.00>
ST_38 : Operation 537 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_1_1_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 537 'store' <Predicate = (div57_t == 1 & div58_t == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 538 [1/1] (0.00ns)   --->   "br label %branch17291" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 538 'br' <Predicate = (div57_t == 1 & div58_t == 1)> <Delay = 0.00>
ST_38 : Operation 539 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_1_0_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 539 'store' <Predicate = (div57_t == 1 & div58_t == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 540 [1/1] (0.00ns)   --->   "br label %branch17291" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 540 'br' <Predicate = (div57_t == 1 & div58_t == 0)> <Delay = 0.00>
ST_38 : Operation 541 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_1_5_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 541 'store' <Predicate = (div57_t == 1 & div58_t != 0 & div58_t != 1 & div58_t != 2 & div58_t != 3 & div58_t != 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 542 [1/1] (0.00ns)   --->   "br label %branch17291" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 542 'br' <Predicate = (div57_t == 1 & div58_t != 0 & div58_t != 1 & div58_t != 2 & div58_t != 3 & div58_t != 4)> <Delay = 0.00>
ST_38 : Operation 543 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_0_4_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 543 'store' <Predicate = (div57_t == 0 & div58_t == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 544 [1/1] (0.00ns)   --->   "br label %branch16282" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 544 'br' <Predicate = (div57_t == 0 & div58_t == 4)> <Delay = 0.00>
ST_38 : Operation 545 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_0_3_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 545 'store' <Predicate = (div57_t == 0 & div58_t == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 546 [1/1] (0.00ns)   --->   "br label %branch16282" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 546 'br' <Predicate = (div57_t == 0 & div58_t == 3)> <Delay = 0.00>
ST_38 : Operation 547 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_0_2_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 547 'store' <Predicate = (div57_t == 0 & div58_t == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 548 [1/1] (0.00ns)   --->   "br label %branch16282" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 548 'br' <Predicate = (div57_t == 0 & div58_t == 2)> <Delay = 0.00>
ST_38 : Operation 549 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_0_1_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 549 'store' <Predicate = (div57_t == 0 & div58_t == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 550 [1/1] (0.00ns)   --->   "br label %branch16282" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 550 'br' <Predicate = (div57_t == 0 & div58_t == 1)> <Delay = 0.00>
ST_38 : Operation 551 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_0_0_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 551 'store' <Predicate = (div57_t == 0 & div58_t == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 552 [1/1] (0.00ns)   --->   "br label %branch16282" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 552 'br' <Predicate = (div57_t == 0 & div58_t == 0)> <Delay = 0.00>
ST_38 : Operation 553 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_0_5_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 553 'store' <Predicate = (div57_t == 0 & div58_t != 0 & div58_t != 1 & div58_t != 2 & div58_t != 3 & div58_t != 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 554 [1/1] (0.00ns)   --->   "br label %branch16282" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 554 'br' <Predicate = (div57_t == 0 & div58_t != 0 & div58_t != 1 & div58_t != 2 & div58_t != 3 & div58_t != 4)> <Delay = 0.00>
ST_38 : Operation 555 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_15_4_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 555 'store' <Predicate = (div57_t == 15 & div58_t == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 556 [1/1] (0.00ns)   --->   "br label %branch31417" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 556 'br' <Predicate = (div57_t == 15 & div58_t == 4)> <Delay = 0.00>
ST_38 : Operation 557 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_15_3_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 557 'store' <Predicate = (div57_t == 15 & div58_t == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 558 [1/1] (0.00ns)   --->   "br label %branch31417" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 558 'br' <Predicate = (div57_t == 15 & div58_t == 3)> <Delay = 0.00>
ST_38 : Operation 559 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_15_2_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 559 'store' <Predicate = (div57_t == 15 & div58_t == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 560 [1/1] (0.00ns)   --->   "br label %branch31417" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 560 'br' <Predicate = (div57_t == 15 & div58_t == 2)> <Delay = 0.00>
ST_38 : Operation 561 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_15_1_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 561 'store' <Predicate = (div57_t == 15 & div58_t == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 562 [1/1] (0.00ns)   --->   "br label %branch31417" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 562 'br' <Predicate = (div57_t == 15 & div58_t == 1)> <Delay = 0.00>
ST_38 : Operation 563 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_15_0_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 563 'store' <Predicate = (div57_t == 15 & div58_t == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 564 [1/1] (0.00ns)   --->   "br label %branch31417" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 564 'br' <Predicate = (div57_t == 15 & div58_t == 0)> <Delay = 0.00>
ST_38 : Operation 565 [1/1] (2.32ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_15_5_addr, align 4" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 565 'store' <Predicate = (div57_t == 15 & div58_t != 0 & div58_t != 1 & div58_t != 2 & div58_t != 3 & div58_t != 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 566 [1/1] (0.00ns)   --->   "br label %branch31417" [../2C_prj/lenet5/conv.cpp:81]   --->   Operation 566 'br' <Predicate = (div57_t == 15 & div58_t != 0 & div58_t != 1 & div58_t != 2 & div58_t != 3 & div58_t != 4)> <Delay = 0.00>

State 39 <SV = 24> <Delay = 1.76>
ST_39 : Operation 567 [1/1] (1.76ns)   --->   "br label %burst.rd.end30" [../2C_prj/lenet5/conv.cpp:83]   --->   Operation 567 'br' <Predicate = true> <Delay = 1.76>

State 40 <SV = 25> <Delay = 7.69>
ST_40 : Operation 568 [1/1] (0.00ns)   --->   "%exitcond_flatten9 = phi i1 [ %exitcond_flatten3, %.preheader15 ], [ false, %burst.rd.end30.preheader ]"   --->   Operation 568 'phi' 'exitcond_flatten9' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 569 [1/1] (0.00ns)   --->   "%exitcond_flatten10 = phi i1 [ %exitcond_flatten2, %.preheader15 ], [ false, %burst.rd.end30.preheader ]" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 569 'phi' 'exitcond_flatten10' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 570 [1/1] (0.00ns)   --->   "%exitcond_flatten11 = phi i1 [ %exitcond_flatten1, %.preheader15 ], [ false, %burst.rd.end30.preheader ]" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 570 'phi' 'exitcond_flatten11' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 571 [1/1] (0.00ns)   --->   "%exitcond_flatten12 = phi i1 [ %exitcond_flatten, %.preheader15 ], [ false, %burst.rd.end30.preheader ]" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 571 'phi' 'exitcond_flatten12' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 572 [1/1] (0.00ns)   --->   "%exitcond7 = phi i1 [ %exitcond4, %.preheader15 ], [ false, %burst.rd.end30.preheader ]" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 572 'phi' 'exitcond7' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 573 [1/1] (0.00ns)   --->   "%kc_cast = phi i3 [ %kc_cast_mid2, %.preheader15 ], [ 0, %burst.rd.end30.preheader ]" [../2C_prj/lenet5/conv.cpp:84]   --->   Operation 573 'phi' 'kc_cast' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 574 [1/1] (0.00ns)   --->   "%chl_in = phi i3 [ %chl_in_1, %.preheader15 ], [ 0, %burst.rd.end30.preheader ]"   --->   Operation 574 'phi' 'chl_in' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 575 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 [ %indvar_flatten_next, %.preheader15 ], [ 0, %burst.rd.end30.preheader ]" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 575 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 576 [1/1] (0.00ns)   --->   "%c = phi i4 [ %c_mid2, %.preheader15 ], [ 0, %burst.rd.end30.preheader ]" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 576 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 577 [1/1] (0.00ns)   --->   "%indvar_flatten1 = phi i11 [ %indvar_flatten_next1, %.preheader15 ], [ 0, %burst.rd.end30.preheader ]" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 577 'phi' 'indvar_flatten1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 578 [1/1] (0.00ns)   --->   "%r = phi i4 [ %r_mid2, %.preheader15 ], [ 0, %burst.rd.end30.preheader ]" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 578 'phi' 'r' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 579 [1/1] (0.00ns)   --->   "%indvar_flatten2 = phi i14 [ %indvar_flatten_next2, %.preheader15 ], [ 0, %burst.rd.end30.preheader ]" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 579 'phi' 'indvar_flatten2' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 580 [1/1] (0.00ns)   --->   "%indvar_flatten3 = phi i17 [ %indvar_flatten_next3, %.preheader15 ], [ 0, %burst.rd.end30.preheader ]"   --->   Operation 580 'phi' 'indvar_flatten3' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 581 [1/1] (0.00ns)   --->   "%kr = phi i3 [ %kr_cast_mid2_v, %.preheader15 ], [ 0, %burst.rd.end30.preheader ]" [../2C_prj/lenet5/conv.cpp:83]   --->   Operation 581 'phi' 'kr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 582 [1/1] (0.00ns)   --->   "%indvar_flatten4 = phi i18 [ %indvar_flatten_next4, %.preheader15 ], [ 0, %burst.rd.end30.preheader ]"   --->   Operation 582 'phi' 'indvar_flatten4' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 583 [1/1] (1.65ns)   --->   "%kr_1 = add i3 1, %kr" [../2C_prj/lenet5/conv.cpp:83]   --->   Operation 583 'add' 'kr_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 584 [1/1] (0.98ns)   --->   "%kc_mid = select i1 %exitcond_flatten9, i3 0, i3 %kc_cast" [../2C_prj/lenet5/conv.cpp:84]   --->   Operation 584 'select' 'kc_mid' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 585 [1/1] (0.98ns)   --->   "%kr_cast_mid2_v = select i1 %exitcond_flatten9, i3 %kr_1, i3 %kr" [../2C_prj/lenet5/conv.cpp:83]   --->   Operation 585 'select' 'kr_cast_mid2_v' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 586 [1/1] (0.97ns)   --->   "%not_exitcond_flatten = xor i1 %exitcond_flatten9, true" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 586 'xor' 'not_exitcond_flatten' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node exitcond4_mid3)   --->   "%exitcond4_mid = and i1 %exitcond7, %not_exitcond_flatten" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 587 'and' 'exitcond4_mid' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node exitcond_flatten_mid_3)   --->   "%exitcond_flatten_mid = and i1 %exitcond_flatten12, %not_exitcond_flatten" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 588 'and' 'exitcond_flatten_mid' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node exitcond_flatten13_m_1)   --->   "%exitcond_flatten13_m = and i1 %exitcond_flatten11, %not_exitcond_flatten" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 589 'and' 'exitcond_flatten13_m' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 590 [1/1] (0.97ns)   --->   "%exitcond_flatten33_m = and i1 %exitcond_flatten10, %not_exitcond_flatten" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 590 'and' 'exitcond_flatten33_m' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 591 [1/1] (1.65ns)   --->   "%kc = add i3 1, %kc_mid" [../2C_prj/lenet5/conv.cpp:84]   --->   Operation 591 'add' 'kc' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 592 [1/1] (0.97ns)   --->   "%tmp_3 = or i1 %exitcond_flatten33_m, %exitcond_flatten9" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 592 'or' 'tmp_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 593 [1/1] (1.02ns)   --->   "%r_mid = select i1 %tmp_3, i4 0, i4 %r" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 593 'select' 'r_mid' <Predicate = true> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 594 [1/1] (0.98ns)   --->   "%kc_cast_mid2 = select i1 %exitcond_flatten33_m, i3 %kc, i3 %kc_mid" [../2C_prj/lenet5/conv.cpp:84]   --->   Operation 594 'select' 'kc_cast_mid2' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 595 [1/1] (0.00ns) (grouped into LUT with out node not_exitcond_flatten_3)   --->   "%exitcond_flatten33_n = xor i1 %exitcond_flatten10, true" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 595 'xor' 'exitcond_flatten33_n' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 596 [1/1] (0.97ns) (out node of the LUT)   --->   "%not_exitcond_flatten_3 = or i1 %exitcond_flatten9, %exitcond_flatten33_n" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 596 'or' 'not_exitcond_flatten_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 597 [1/1] (0.00ns) (grouped into LUT with out node exitcond4_mid3)   --->   "%exitcond4_mid1 = and i1 %exitcond4_mid, %not_exitcond_flatten_3" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 597 'and' 'exitcond4_mid1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 598 [1/1] (0.97ns) (out node of the LUT)   --->   "%exitcond_flatten_mid_3 = and i1 %exitcond_flatten_mid, %not_exitcond_flatten_3" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 598 'and' 'exitcond_flatten_mid_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 599 [1/1] (0.97ns) (out node of the LUT)   --->   "%exitcond_flatten13_m_1 = and i1 %exitcond_flatten13_m, %not_exitcond_flatten_3" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 599 'and' 'exitcond_flatten13_m_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 600 [1/1] (1.73ns)   --->   "%r_3 = add i4 1, %r_mid" [../2C_prj/lenet5/conv.cpp:85]   --->   Operation 600 'add' 'r_3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 601 [1/1] (0.97ns)   --->   "%tmp_5 = or i1 %exitcond_flatten13_m_1, %exitcond_flatten33_m" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 601 'or' 'tmp_5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 602 [1/1] (0.97ns)   --->   "%tmp_15 = or i1 %tmp_5, %exitcond_flatten9" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 602 'or' 'tmp_15' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 603 [1/1] (1.02ns)   --->   "%c_mid1 = select i1 %tmp_15, i4 0, i4 %c" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 603 'select' 'c_mid1' <Predicate = true> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 604 [1/1] (0.97ns)   --->   "%not_exitcond_flatten_4 = xor i1 %exitcond_flatten13_m_1, true" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 604 'xor' 'not_exitcond_flatten_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node exitcond4_mid3)   --->   "%exitcond4_mid2 = and i1 %exitcond4_mid1, %not_exitcond_flatten_4" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 605 'and' 'exitcond4_mid2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 606 [1/1] (0.97ns)   --->   "%exitcond_flatten_mid_4 = and i1 %exitcond_flatten_mid_3, %not_exitcond_flatten_4" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 606 'and' 'exitcond_flatten_mid_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 607 [1/1] (1.02ns)   --->   "%r_mid2 = select i1 %exitcond_flatten13_m_1, i4 %r_3, i4 %r_mid" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 607 'select' 'r_mid2' <Predicate = true> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 608 [1/1] (1.73ns)   --->   "%c_3 = add i4 1, %c_mid1" [../2C_prj/lenet5/conv.cpp:86]   --->   Operation 608 'add' 'c_3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node tmp_23)   --->   "%tmp_s = or i1 %exitcond_flatten_mid_4, %exitcond_flatten13_m_1" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 609 'or' 'tmp_s' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 610 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_23 = or i1 %tmp_s, %tmp_3" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 610 'or' 'tmp_23' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node exitcond4_mid3)   --->   "%exitcond_flatten_mid_5 = xor i1 %exitcond_flatten_mid_3, true" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 611 'xor' 'exitcond_flatten_mid_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node exitcond4_mid3)   --->   "%not_exitcond_flatten_5 = or i1 %exitcond_flatten13_m_1, %exitcond_flatten_mid_5" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 612 'or' 'not_exitcond_flatten_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 613 [1/1] (0.97ns) (out node of the LUT)   --->   "%exitcond4_mid3 = and i1 %exitcond4_mid2, %not_exitcond_flatten_5" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 613 'and' 'exitcond4_mid3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 614 [1/1] (1.02ns)   --->   "%c_mid2 = select i1 %exitcond_flatten_mid_4, i4 %c_3, i4 %c_mid1" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 614 'select' 'c_mid2' <Predicate = true> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node chl_in_mid2)   --->   "%tmp_12 = or i1 %exitcond4_mid3, %exitcond_flatten_mid_4" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 615 'or' 'tmp_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 616 [1/1] (0.00ns) (grouped into LUT with out node chl_in_mid2)   --->   "%tmp_24 = or i1 %tmp_12, %tmp_5" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 616 'or' 'tmp_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node chl_in_mid2)   --->   "%tmp_25 = or i1 %tmp_24, %exitcond_flatten9" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 617 'or' 'tmp_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 618 [1/1] (0.98ns) (out node of the LUT)   --->   "%chl_in_mid2 = select i1 %tmp_25, i3 0, i3 %chl_in" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 618 'select' 'chl_in_mid2' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 619 [1/1] (0.00ns)   --->   "%tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str7) nounwind" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 619 'specregionbegin' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 620 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str7, i32 %tmp_13) nounwind" [../2C_prj/lenet5/conv.cpp:91]   --->   Operation 620 'specregionend' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 621 [1/1] (1.65ns)   --->   "%chl_in_1 = add i3 %chl_in_mid2, 1" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 621 'add' 'chl_in_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 622 [1/1] (1.91ns)   --->   "%indvar_flatten_op = add i8 %indvar_flatten, 1" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 622 'add' 'indvar_flatten_op' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 623 [1/1] (1.24ns)   --->   "%indvar_flatten_next = select i1 %tmp_23, i8 1, i8 %indvar_flatten_op" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 623 'select' 'indvar_flatten_next' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 624 [1/1] (1.63ns)   --->   "%indvar_flatten11_op = add i11 %indvar_flatten1, 1" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 624 'add' 'indvar_flatten11_op' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 625 [1/1] (0.69ns)   --->   "%indvar_flatten_next1 = select i1 %tmp_15, i11 1, i11 %indvar_flatten11_op" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 625 'select' 'indvar_flatten_next1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 626 [1/1] (1.81ns)   --->   "%indvar_flatten31_op = add i14 %indvar_flatten2, 1" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 626 'add' 'indvar_flatten31_op' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 627 [1/1] (0.70ns)   --->   "%indvar_flatten_next2 = select i1 %tmp_3, i14 1, i14 %indvar_flatten31_op" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 627 'select' 'indvar_flatten_next2' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 628 [1/1] (2.10ns)   --->   "%indvar_flatten59_op = add i17 %indvar_flatten3, 1"   --->   Operation 628 'add' 'indvar_flatten59_op' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 629 [1/1] (0.78ns)   --->   "%indvar_flatten_next3 = select i1 %exitcond_flatten9, i17 1, i17 %indvar_flatten59_op"   --->   Operation 629 'select' 'indvar_flatten_next3' <Predicate = true> <Delay = 0.78> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 630 [1/1] (1.13ns)   --->   "%exitcond4 = icmp eq i3 %chl_in_1, -2" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 630 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 631 [1/1] (1.55ns)   --->   "%exitcond_flatten = icmp eq i8 %indvar_flatten_next, 96" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 631 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 632 [1/1] (1.88ns)   --->   "%exitcond_flatten1 = icmp eq i11 %indvar_flatten_next1, 960" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 632 'icmp' 'exitcond_flatten1' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 633 [1/1] (2.20ns)   --->   "%exitcond_flatten2 = icmp eq i14 %indvar_flatten_next2, -6784" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 633 'icmp' 'exitcond_flatten2' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 634 [1/1] (2.43ns)   --->   "%exitcond_flatten3 = icmp eq i17 %indvar_flatten_next3, 48000"   --->   Operation 634 'icmp' 'exitcond_flatten3' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 635 [1/1] (2.43ns)   --->   "%exitcond_flatten4 = icmp eq i18 %indvar_flatten4, -22145"   --->   Operation 635 'icmp' 'exitcond_flatten4' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 636 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten4, label %.preheader14.preheader, label %burst.rd.end30"   --->   Operation 636 'br' <Predicate = true> <Delay = 0.00>

State 41 <SV = 26> <Delay = 8.68>
ST_41 : Operation 637 [1/1] (0.00ns)   --->   "%chl_out = phi i5 [ %chl_out_mid2, %.preheader15 ], [ 0, %burst.rd.end30.preheader ]" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 637 'phi' 'chl_out' <Predicate = (!tmp_23)> <Delay = 0.00>
ST_41 : Operation 638 [1/1] (0.00ns)   --->   "%kr_cast_mid2 = zext i3 %kr_cast_mid2_v to i4" [../2C_prj/lenet5/conv.cpp:83]   --->   Operation 638 'zext' 'kr_cast_mid2' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 639 [1/1] (0.00ns)   --->   "%kc_cast_mid2_cast = zext i3 %kc_cast_mid2 to i4" [../2C_prj/lenet5/conv.cpp:84]   --->   Operation 639 'zext' 'kc_cast_mid2_cast' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 640 [1/1] (1.21ns)   --->   "%chl_out_mid1 = select i1 %tmp_23, i5 0, i5 %chl_out" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 640 'select' 'chl_out_mid1' <Predicate = true> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 641 [1/1] (1.78ns)   --->   "%chl_out_1 = add i5 1, %chl_out_mid1" [../2C_prj/lenet5/conv.cpp:87]   --->   Operation 641 'add' 'chl_out_1' <Predicate = (exitcond4_mid3)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 642 [1/1] (1.21ns)   --->   "%chl_out_mid2 = select i1 %exitcond4_mid3, i5 %chl_out_1, i5 %chl_out_mid1" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 642 'select' 'chl_out_mid2' <Predicate = true> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 643 [1/1] (1.73ns)   --->   "%tmp_18 = add i4 %kc_cast_mid2_cast, %c_mid2" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 643 'add' 'tmp_18' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 644 [1/1] (0.00ns)   --->   "%tmp_24_cast = zext i4 %tmp_18 to i9" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 644 'zext' 'tmp_24_cast' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 645 [1/1] (1.73ns)   --->   "%tmp_22 = add i4 %kr_cast_mid2, %r_mid2" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 645 'add' 'tmp_22' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 646 [1/1] (0.00ns)   --->   "%tmp_26 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %tmp_22, i4 0)" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 646 'bitconcatenate' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 647 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i8 %tmp_26 to i9" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 647 'zext' 'p_shl2_cast' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 648 [1/1] (0.00ns)   --->   "%tmp_27 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %tmp_22, i1 false)" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 648 'bitconcatenate' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 649 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i5 %tmp_27 to i9" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 649 'zext' 'p_shl3_cast' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 650 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_28 = sub i9 %p_shl2_cast, %p_shl3_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 650 'sub' 'tmp_28' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 651 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%tmp_29 = add i9 %tmp_28, %tmp_24_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 651 'add' 'tmp_29' <Predicate = true> <Delay = 3.69> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 652 [1/1] (0.00ns)   --->   "%tmp_33_cast = sext i9 %tmp_29 to i64" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 652 'sext' 'tmp_33_cast' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 653 [1/1] (0.00ns)   --->   "%conv_out1_0_addr_1 = getelementptr [196 x float]* @conv_out1_0, i64 0, i64 %tmp_33_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 653 'getelementptr' 'conv_out1_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 654 [1/1] (0.00ns)   --->   "%conv_out1_1_addr_1 = getelementptr [196 x float]* @conv_out1_1, i64 0, i64 %tmp_33_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 654 'getelementptr' 'conv_out1_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 655 [1/1] (0.00ns)   --->   "%conv_out1_2_addr_1 = getelementptr [196 x float]* @conv_out1_2, i64 0, i64 %tmp_33_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 655 'getelementptr' 'conv_out1_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 656 [1/1] (0.00ns)   --->   "%conv_out1_3_addr_1 = getelementptr [196 x float]* @conv_out1_3, i64 0, i64 %tmp_33_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 656 'getelementptr' 'conv_out1_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 657 [1/1] (0.00ns)   --->   "%conv_out1_4_addr_1 = getelementptr [196 x float]* @conv_out1_4, i64 0, i64 %tmp_33_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 657 'getelementptr' 'conv_out1_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 658 [1/1] (0.00ns)   --->   "%conv_out1_5_addr_1 = getelementptr [196 x float]* @conv_out1_5, i64 0, i64 %tmp_33_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 658 'getelementptr' 'conv_out1_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 659 [2/2] (3.25ns)   --->   "%conv_out1_0_load = load float* %conv_out1_0_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 659 'load' 'conv_out1_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 660 [2/2] (3.25ns)   --->   "%conv_out1_1_load = load float* %conv_out1_1_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 660 'load' 'conv_out1_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 661 [2/2] (3.25ns)   --->   "%conv_out1_2_load = load float* %conv_out1_2_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 661 'load' 'conv_out1_2_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 662 [2/2] (3.25ns)   --->   "%conv_out1_3_load = load float* %conv_out1_3_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 662 'load' 'conv_out1_3_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 663 [2/2] (3.25ns)   --->   "%conv_out1_4_load = load float* %conv_out1_4_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 663 'load' 'conv_out1_4_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 664 [2/2] (3.25ns)   --->   "%conv_out1_5_load = load float* %conv_out1_5_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 664 'load' 'conv_out1_5_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 665 [1/1] (0.00ns)   --->   "%tmp_31_cast = zext i3 %kc_cast_mid2 to i6" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 665 'zext' 'tmp_31_cast' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 666 [1/1] (0.00ns)   --->   "%tmp_32_cast = zext i3 %kr_cast_mid2_v to i6" [../2C_prj/lenet5/conv.cpp:83]   --->   Operation 666 'zext' 'tmp_32_cast' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 667 [1/1] (0.00ns)   --->   "%tmp_31 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %kr_cast_mid2_v, i2 0)" [../2C_prj/lenet5/conv.cpp:83]   --->   Operation 667 'bitconcatenate' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 668 [1/1] (0.00ns)   --->   "%p_shl4_cast = zext i5 %tmp_31 to i6" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 668 'zext' 'p_shl4_cast' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 669 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_32 = add i6 %tmp_32_cast, %p_shl4_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 669 'add' 'tmp_32' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 670 [1/1] (3.49ns) (root node of TernaryAdder)   --->   "%tmp_33 = add i6 %tmp_32, %tmp_31_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 670 'add' 'tmp_33' <Predicate = true> <Delay = 3.49> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 671 [1/1] (0.00ns)   --->   "%tmp_54_cast = zext i6 %tmp_33 to i64" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 671 'zext' 'tmp_54_cast' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 672 [1/1] (0.00ns)   --->   "%W_CONV2_0_0_addr_1 = getelementptr [25 x float]* @W_CONV2_0_0, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 672 'getelementptr' 'W_CONV2_0_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 673 [1/1] (0.00ns)   --->   "%W_CONV2_0_1_addr_1 = getelementptr [25 x float]* @W_CONV2_0_1, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 673 'getelementptr' 'W_CONV2_0_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 674 [1/1] (0.00ns)   --->   "%W_CONV2_0_2_addr_1 = getelementptr [25 x float]* @W_CONV2_0_2, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 674 'getelementptr' 'W_CONV2_0_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 675 [1/1] (0.00ns)   --->   "%W_CONV2_0_3_addr_1 = getelementptr [25 x float]* @W_CONV2_0_3, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 675 'getelementptr' 'W_CONV2_0_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 676 [1/1] (0.00ns)   --->   "%W_CONV2_0_4_addr_1 = getelementptr [25 x float]* @W_CONV2_0_4, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 676 'getelementptr' 'W_CONV2_0_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 677 [1/1] (0.00ns)   --->   "%W_CONV2_0_5_addr_1 = getelementptr [25 x float]* @W_CONV2_0_5, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 677 'getelementptr' 'W_CONV2_0_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 678 [1/1] (0.00ns)   --->   "%W_CONV2_1_0_addr_1 = getelementptr [25 x float]* @W_CONV2_1_0, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 678 'getelementptr' 'W_CONV2_1_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 679 [1/1] (0.00ns)   --->   "%W_CONV2_1_1_addr_1 = getelementptr [25 x float]* @W_CONV2_1_1, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 679 'getelementptr' 'W_CONV2_1_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 680 [1/1] (0.00ns)   --->   "%W_CONV2_1_2_addr_1 = getelementptr [25 x float]* @W_CONV2_1_2, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 680 'getelementptr' 'W_CONV2_1_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 681 [1/1] (0.00ns)   --->   "%W_CONV2_1_3_addr_1 = getelementptr [25 x float]* @W_CONV2_1_3, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 681 'getelementptr' 'W_CONV2_1_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 682 [1/1] (0.00ns)   --->   "%W_CONV2_1_4_addr_1 = getelementptr [25 x float]* @W_CONV2_1_4, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 682 'getelementptr' 'W_CONV2_1_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 683 [1/1] (0.00ns)   --->   "%W_CONV2_1_5_addr_1 = getelementptr [25 x float]* @W_CONV2_1_5, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 683 'getelementptr' 'W_CONV2_1_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 684 [1/1] (0.00ns)   --->   "%W_CONV2_10_0_addr_1 = getelementptr [25 x float]* @W_CONV2_10_0, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 684 'getelementptr' 'W_CONV2_10_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 685 [1/1] (0.00ns)   --->   "%W_CONV2_10_1_addr_1 = getelementptr [25 x float]* @W_CONV2_10_1, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 685 'getelementptr' 'W_CONV2_10_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 686 [1/1] (0.00ns)   --->   "%W_CONV2_10_2_addr_1 = getelementptr [25 x float]* @W_CONV2_10_2, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 686 'getelementptr' 'W_CONV2_10_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 687 [1/1] (0.00ns)   --->   "%W_CONV2_10_3_addr_1 = getelementptr [25 x float]* @W_CONV2_10_3, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 687 'getelementptr' 'W_CONV2_10_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 688 [1/1] (0.00ns)   --->   "%W_CONV2_10_4_addr_1 = getelementptr [25 x float]* @W_CONV2_10_4, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 688 'getelementptr' 'W_CONV2_10_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 689 [1/1] (0.00ns)   --->   "%W_CONV2_10_5_addr_1 = getelementptr [25 x float]* @W_CONV2_10_5, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 689 'getelementptr' 'W_CONV2_10_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 690 [1/1] (0.00ns)   --->   "%W_CONV2_11_0_addr_1 = getelementptr [25 x float]* @W_CONV2_11_0, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 690 'getelementptr' 'W_CONV2_11_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 691 [1/1] (0.00ns)   --->   "%W_CONV2_11_1_addr_1 = getelementptr [25 x float]* @W_CONV2_11_1, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 691 'getelementptr' 'W_CONV2_11_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 692 [1/1] (0.00ns)   --->   "%W_CONV2_11_2_addr_1 = getelementptr [25 x float]* @W_CONV2_11_2, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 692 'getelementptr' 'W_CONV2_11_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 693 [1/1] (0.00ns)   --->   "%W_CONV2_11_3_addr_1 = getelementptr [25 x float]* @W_CONV2_11_3, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 693 'getelementptr' 'W_CONV2_11_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 694 [1/1] (0.00ns)   --->   "%W_CONV2_11_4_addr_1 = getelementptr [25 x float]* @W_CONV2_11_4, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 694 'getelementptr' 'W_CONV2_11_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 695 [1/1] (0.00ns)   --->   "%W_CONV2_11_5_addr_1 = getelementptr [25 x float]* @W_CONV2_11_5, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 695 'getelementptr' 'W_CONV2_11_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 696 [1/1] (0.00ns)   --->   "%W_CONV2_12_0_addr_1 = getelementptr [25 x float]* @W_CONV2_12_0, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 696 'getelementptr' 'W_CONV2_12_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 697 [1/1] (0.00ns)   --->   "%W_CONV2_12_1_addr_1 = getelementptr [25 x float]* @W_CONV2_12_1, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 697 'getelementptr' 'W_CONV2_12_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 698 [1/1] (0.00ns)   --->   "%W_CONV2_12_2_addr_1 = getelementptr [25 x float]* @W_CONV2_12_2, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 698 'getelementptr' 'W_CONV2_12_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 699 [1/1] (0.00ns)   --->   "%W_CONV2_12_3_addr_1 = getelementptr [25 x float]* @W_CONV2_12_3, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 699 'getelementptr' 'W_CONV2_12_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 700 [1/1] (0.00ns)   --->   "%W_CONV2_12_4_addr_1 = getelementptr [25 x float]* @W_CONV2_12_4, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 700 'getelementptr' 'W_CONV2_12_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 701 [1/1] (0.00ns)   --->   "%W_CONV2_12_5_addr_1 = getelementptr [25 x float]* @W_CONV2_12_5, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 701 'getelementptr' 'W_CONV2_12_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 702 [1/1] (0.00ns)   --->   "%W_CONV2_13_0_addr_1 = getelementptr [25 x float]* @W_CONV2_13_0, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 702 'getelementptr' 'W_CONV2_13_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 703 [1/1] (0.00ns)   --->   "%W_CONV2_13_1_addr_1 = getelementptr [25 x float]* @W_CONV2_13_1, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 703 'getelementptr' 'W_CONV2_13_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 704 [1/1] (0.00ns)   --->   "%W_CONV2_13_2_addr_1 = getelementptr [25 x float]* @W_CONV2_13_2, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 704 'getelementptr' 'W_CONV2_13_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 705 [1/1] (0.00ns)   --->   "%W_CONV2_13_3_addr_1 = getelementptr [25 x float]* @W_CONV2_13_3, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 705 'getelementptr' 'W_CONV2_13_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 706 [1/1] (0.00ns)   --->   "%W_CONV2_13_4_addr_1 = getelementptr [25 x float]* @W_CONV2_13_4, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 706 'getelementptr' 'W_CONV2_13_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 707 [1/1] (0.00ns)   --->   "%W_CONV2_13_5_addr_1 = getelementptr [25 x float]* @W_CONV2_13_5, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 707 'getelementptr' 'W_CONV2_13_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 708 [1/1] (0.00ns)   --->   "%W_CONV2_14_0_addr_1 = getelementptr [25 x float]* @W_CONV2_14_0, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 708 'getelementptr' 'W_CONV2_14_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 709 [1/1] (0.00ns)   --->   "%W_CONV2_14_1_addr_1 = getelementptr [25 x float]* @W_CONV2_14_1, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 709 'getelementptr' 'W_CONV2_14_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 710 [1/1] (0.00ns)   --->   "%W_CONV2_14_2_addr_1 = getelementptr [25 x float]* @W_CONV2_14_2, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 710 'getelementptr' 'W_CONV2_14_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 711 [1/1] (0.00ns)   --->   "%W_CONV2_14_3_addr_1 = getelementptr [25 x float]* @W_CONV2_14_3, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 711 'getelementptr' 'W_CONV2_14_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 712 [1/1] (0.00ns)   --->   "%W_CONV2_14_4_addr_1 = getelementptr [25 x float]* @W_CONV2_14_4, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 712 'getelementptr' 'W_CONV2_14_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 713 [1/1] (0.00ns)   --->   "%W_CONV2_14_5_addr_1 = getelementptr [25 x float]* @W_CONV2_14_5, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 713 'getelementptr' 'W_CONV2_14_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 714 [1/1] (0.00ns)   --->   "%W_CONV2_15_0_addr_1 = getelementptr [25 x float]* @W_CONV2_15_0, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 714 'getelementptr' 'W_CONV2_15_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 715 [1/1] (0.00ns)   --->   "%W_CONV2_15_1_addr_1 = getelementptr [25 x float]* @W_CONV2_15_1, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 715 'getelementptr' 'W_CONV2_15_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 716 [1/1] (0.00ns)   --->   "%W_CONV2_15_2_addr_1 = getelementptr [25 x float]* @W_CONV2_15_2, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 716 'getelementptr' 'W_CONV2_15_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 717 [1/1] (0.00ns)   --->   "%W_CONV2_15_3_addr_1 = getelementptr [25 x float]* @W_CONV2_15_3, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 717 'getelementptr' 'W_CONV2_15_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 718 [1/1] (0.00ns)   --->   "%W_CONV2_15_4_addr_1 = getelementptr [25 x float]* @W_CONV2_15_4, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 718 'getelementptr' 'W_CONV2_15_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 719 [1/1] (0.00ns)   --->   "%W_CONV2_15_5_addr_1 = getelementptr [25 x float]* @W_CONV2_15_5, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 719 'getelementptr' 'W_CONV2_15_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 720 [1/1] (0.00ns)   --->   "%W_CONV2_2_0_addr_1 = getelementptr [25 x float]* @W_CONV2_2_0, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 720 'getelementptr' 'W_CONV2_2_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 721 [1/1] (0.00ns)   --->   "%W_CONV2_2_1_addr_1 = getelementptr [25 x float]* @W_CONV2_2_1, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 721 'getelementptr' 'W_CONV2_2_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 722 [1/1] (0.00ns)   --->   "%W_CONV2_2_2_addr_1 = getelementptr [25 x float]* @W_CONV2_2_2, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 722 'getelementptr' 'W_CONV2_2_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 723 [1/1] (0.00ns)   --->   "%W_CONV2_2_3_addr_1 = getelementptr [25 x float]* @W_CONV2_2_3, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 723 'getelementptr' 'W_CONV2_2_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 724 [1/1] (0.00ns)   --->   "%W_CONV2_2_4_addr_1 = getelementptr [25 x float]* @W_CONV2_2_4, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 724 'getelementptr' 'W_CONV2_2_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 725 [1/1] (0.00ns)   --->   "%W_CONV2_2_5_addr_1 = getelementptr [25 x float]* @W_CONV2_2_5, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 725 'getelementptr' 'W_CONV2_2_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 726 [1/1] (0.00ns)   --->   "%W_CONV2_3_0_addr_1 = getelementptr [25 x float]* @W_CONV2_3_0, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 726 'getelementptr' 'W_CONV2_3_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 727 [1/1] (0.00ns)   --->   "%W_CONV2_3_1_addr_1 = getelementptr [25 x float]* @W_CONV2_3_1, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 727 'getelementptr' 'W_CONV2_3_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 728 [1/1] (0.00ns)   --->   "%W_CONV2_3_2_addr_1 = getelementptr [25 x float]* @W_CONV2_3_2, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 728 'getelementptr' 'W_CONV2_3_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 729 [1/1] (0.00ns)   --->   "%W_CONV2_3_3_addr_1 = getelementptr [25 x float]* @W_CONV2_3_3, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 729 'getelementptr' 'W_CONV2_3_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 730 [1/1] (0.00ns)   --->   "%W_CONV2_3_4_addr_1 = getelementptr [25 x float]* @W_CONV2_3_4, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 730 'getelementptr' 'W_CONV2_3_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 731 [1/1] (0.00ns)   --->   "%W_CONV2_3_5_addr_1 = getelementptr [25 x float]* @W_CONV2_3_5, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 731 'getelementptr' 'W_CONV2_3_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 732 [1/1] (0.00ns)   --->   "%W_CONV2_4_0_addr_1 = getelementptr [25 x float]* @W_CONV2_4_0, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 732 'getelementptr' 'W_CONV2_4_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 733 [1/1] (0.00ns)   --->   "%W_CONV2_4_1_addr_1 = getelementptr [25 x float]* @W_CONV2_4_1, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 733 'getelementptr' 'W_CONV2_4_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 734 [1/1] (0.00ns)   --->   "%W_CONV2_4_2_addr_1 = getelementptr [25 x float]* @W_CONV2_4_2, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 734 'getelementptr' 'W_CONV2_4_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 735 [1/1] (0.00ns)   --->   "%W_CONV2_4_3_addr_1 = getelementptr [25 x float]* @W_CONV2_4_3, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 735 'getelementptr' 'W_CONV2_4_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 736 [1/1] (0.00ns)   --->   "%W_CONV2_4_4_addr_1 = getelementptr [25 x float]* @W_CONV2_4_4, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 736 'getelementptr' 'W_CONV2_4_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 737 [1/1] (0.00ns)   --->   "%W_CONV2_4_5_addr_1 = getelementptr [25 x float]* @W_CONV2_4_5, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 737 'getelementptr' 'W_CONV2_4_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 738 [1/1] (0.00ns)   --->   "%W_CONV2_5_0_addr_1 = getelementptr [25 x float]* @W_CONV2_5_0, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 738 'getelementptr' 'W_CONV2_5_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 739 [1/1] (0.00ns)   --->   "%W_CONV2_5_1_addr_1 = getelementptr [25 x float]* @W_CONV2_5_1, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 739 'getelementptr' 'W_CONV2_5_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 740 [1/1] (0.00ns)   --->   "%W_CONV2_5_2_addr_1 = getelementptr [25 x float]* @W_CONV2_5_2, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 740 'getelementptr' 'W_CONV2_5_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 741 [1/1] (0.00ns)   --->   "%W_CONV2_5_3_addr_1 = getelementptr [25 x float]* @W_CONV2_5_3, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 741 'getelementptr' 'W_CONV2_5_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 742 [1/1] (0.00ns)   --->   "%W_CONV2_5_4_addr_1 = getelementptr [25 x float]* @W_CONV2_5_4, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 742 'getelementptr' 'W_CONV2_5_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 743 [1/1] (0.00ns)   --->   "%W_CONV2_5_5_addr_1 = getelementptr [25 x float]* @W_CONV2_5_5, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 743 'getelementptr' 'W_CONV2_5_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 744 [1/1] (0.00ns)   --->   "%W_CONV2_6_0_addr_1 = getelementptr [25 x float]* @W_CONV2_6_0, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 744 'getelementptr' 'W_CONV2_6_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 745 [1/1] (0.00ns)   --->   "%W_CONV2_6_1_addr_1 = getelementptr [25 x float]* @W_CONV2_6_1, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 745 'getelementptr' 'W_CONV2_6_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 746 [1/1] (0.00ns)   --->   "%W_CONV2_6_2_addr_1 = getelementptr [25 x float]* @W_CONV2_6_2, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 746 'getelementptr' 'W_CONV2_6_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 747 [1/1] (0.00ns)   --->   "%W_CONV2_6_3_addr_1 = getelementptr [25 x float]* @W_CONV2_6_3, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 747 'getelementptr' 'W_CONV2_6_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 748 [1/1] (0.00ns)   --->   "%W_CONV2_6_4_addr_1 = getelementptr [25 x float]* @W_CONV2_6_4, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 748 'getelementptr' 'W_CONV2_6_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 749 [1/1] (0.00ns)   --->   "%W_CONV2_6_5_addr_1 = getelementptr [25 x float]* @W_CONV2_6_5, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 749 'getelementptr' 'W_CONV2_6_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 750 [1/1] (0.00ns)   --->   "%W_CONV2_7_0_addr_1 = getelementptr [25 x float]* @W_CONV2_7_0, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 750 'getelementptr' 'W_CONV2_7_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 751 [1/1] (0.00ns)   --->   "%W_CONV2_7_1_addr_1 = getelementptr [25 x float]* @W_CONV2_7_1, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 751 'getelementptr' 'W_CONV2_7_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 752 [1/1] (0.00ns)   --->   "%W_CONV2_7_2_addr_1 = getelementptr [25 x float]* @W_CONV2_7_2, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 752 'getelementptr' 'W_CONV2_7_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 753 [1/1] (0.00ns)   --->   "%W_CONV2_7_3_addr_1 = getelementptr [25 x float]* @W_CONV2_7_3, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 753 'getelementptr' 'W_CONV2_7_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 754 [1/1] (0.00ns)   --->   "%W_CONV2_7_4_addr_1 = getelementptr [25 x float]* @W_CONV2_7_4, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 754 'getelementptr' 'W_CONV2_7_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 755 [1/1] (0.00ns)   --->   "%W_CONV2_7_5_addr_1 = getelementptr [25 x float]* @W_CONV2_7_5, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 755 'getelementptr' 'W_CONV2_7_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 756 [1/1] (0.00ns)   --->   "%W_CONV2_8_0_addr_1 = getelementptr [25 x float]* @W_CONV2_8_0, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 756 'getelementptr' 'W_CONV2_8_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 757 [1/1] (0.00ns)   --->   "%W_CONV2_8_1_addr_1 = getelementptr [25 x float]* @W_CONV2_8_1, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 757 'getelementptr' 'W_CONV2_8_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 758 [1/1] (0.00ns)   --->   "%W_CONV2_8_2_addr_1 = getelementptr [25 x float]* @W_CONV2_8_2, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 758 'getelementptr' 'W_CONV2_8_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 759 [1/1] (0.00ns)   --->   "%W_CONV2_8_3_addr_1 = getelementptr [25 x float]* @W_CONV2_8_3, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 759 'getelementptr' 'W_CONV2_8_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 760 [1/1] (0.00ns)   --->   "%W_CONV2_8_4_addr_1 = getelementptr [25 x float]* @W_CONV2_8_4, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 760 'getelementptr' 'W_CONV2_8_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 761 [1/1] (0.00ns)   --->   "%W_CONV2_8_5_addr_1 = getelementptr [25 x float]* @W_CONV2_8_5, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 761 'getelementptr' 'W_CONV2_8_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 762 [1/1] (0.00ns)   --->   "%W_CONV2_9_0_addr_1 = getelementptr [25 x float]* @W_CONV2_9_0, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 762 'getelementptr' 'W_CONV2_9_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 763 [1/1] (0.00ns)   --->   "%W_CONV2_9_1_addr_1 = getelementptr [25 x float]* @W_CONV2_9_1, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 763 'getelementptr' 'W_CONV2_9_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 764 [1/1] (0.00ns)   --->   "%W_CONV2_9_2_addr_1 = getelementptr [25 x float]* @W_CONV2_9_2, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 764 'getelementptr' 'W_CONV2_9_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 765 [1/1] (0.00ns)   --->   "%W_CONV2_9_3_addr_1 = getelementptr [25 x float]* @W_CONV2_9_3, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 765 'getelementptr' 'W_CONV2_9_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 766 [1/1] (0.00ns)   --->   "%W_CONV2_9_4_addr_1 = getelementptr [25 x float]* @W_CONV2_9_4, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 766 'getelementptr' 'W_CONV2_9_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 767 [1/1] (0.00ns)   --->   "%W_CONV2_9_5_addr_1 = getelementptr [25 x float]* @W_CONV2_9_5, i64 0, i64 %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 767 'getelementptr' 'W_CONV2_9_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 768 [1/1] (0.00ns)   --->   "%tmp_35 = trunc i5 %chl_out_mid2 to i4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 768 'trunc' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 769 [2/2] (2.32ns)   --->   "%W_CONV2_0_0_load = load float* %W_CONV2_0_0_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 769 'load' 'W_CONV2_0_0_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 770 [2/2] (2.32ns)   --->   "%W_CONV2_0_1_load = load float* %W_CONV2_0_1_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 770 'load' 'W_CONV2_0_1_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 771 [2/2] (2.32ns)   --->   "%W_CONV2_0_2_load = load float* %W_CONV2_0_2_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 771 'load' 'W_CONV2_0_2_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 772 [2/2] (2.32ns)   --->   "%W_CONV2_0_3_load = load float* %W_CONV2_0_3_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 772 'load' 'W_CONV2_0_3_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 773 [2/2] (2.32ns)   --->   "%W_CONV2_0_4_load = load float* %W_CONV2_0_4_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 773 'load' 'W_CONV2_0_4_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 774 [2/2] (2.32ns)   --->   "%W_CONV2_0_5_load = load float* %W_CONV2_0_5_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 774 'load' 'W_CONV2_0_5_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 775 [2/2] (2.32ns)   --->   "%W_CONV2_1_0_load = load float* %W_CONV2_1_0_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 775 'load' 'W_CONV2_1_0_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 776 [2/2] (2.32ns)   --->   "%W_CONV2_1_1_load = load float* %W_CONV2_1_1_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 776 'load' 'W_CONV2_1_1_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 777 [2/2] (2.32ns)   --->   "%W_CONV2_1_2_load = load float* %W_CONV2_1_2_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 777 'load' 'W_CONV2_1_2_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 778 [2/2] (2.32ns)   --->   "%W_CONV2_1_3_load = load float* %W_CONV2_1_3_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 778 'load' 'W_CONV2_1_3_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 779 [2/2] (2.32ns)   --->   "%W_CONV2_1_4_load = load float* %W_CONV2_1_4_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 779 'load' 'W_CONV2_1_4_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 780 [2/2] (2.32ns)   --->   "%W_CONV2_1_5_load = load float* %W_CONV2_1_5_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 780 'load' 'W_CONV2_1_5_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 781 [2/2] (2.32ns)   --->   "%W_CONV2_2_0_load = load float* %W_CONV2_2_0_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 781 'load' 'W_CONV2_2_0_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 782 [2/2] (2.32ns)   --->   "%W_CONV2_2_1_load = load float* %W_CONV2_2_1_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 782 'load' 'W_CONV2_2_1_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 783 [2/2] (2.32ns)   --->   "%W_CONV2_2_2_load = load float* %W_CONV2_2_2_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 783 'load' 'W_CONV2_2_2_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 784 [2/2] (2.32ns)   --->   "%W_CONV2_2_3_load = load float* %W_CONV2_2_3_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 784 'load' 'W_CONV2_2_3_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 785 [2/2] (2.32ns)   --->   "%W_CONV2_2_4_load = load float* %W_CONV2_2_4_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 785 'load' 'W_CONV2_2_4_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 786 [2/2] (2.32ns)   --->   "%W_CONV2_2_5_load = load float* %W_CONV2_2_5_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 786 'load' 'W_CONV2_2_5_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 787 [2/2] (2.32ns)   --->   "%W_CONV2_3_0_load = load float* %W_CONV2_3_0_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 787 'load' 'W_CONV2_3_0_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 788 [2/2] (2.32ns)   --->   "%W_CONV2_3_1_load = load float* %W_CONV2_3_1_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 788 'load' 'W_CONV2_3_1_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 789 [2/2] (2.32ns)   --->   "%W_CONV2_3_2_load = load float* %W_CONV2_3_2_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 789 'load' 'W_CONV2_3_2_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 790 [2/2] (2.32ns)   --->   "%W_CONV2_3_3_load = load float* %W_CONV2_3_3_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 790 'load' 'W_CONV2_3_3_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 791 [2/2] (2.32ns)   --->   "%W_CONV2_3_4_load = load float* %W_CONV2_3_4_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 791 'load' 'W_CONV2_3_4_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 792 [2/2] (2.32ns)   --->   "%W_CONV2_3_5_load = load float* %W_CONV2_3_5_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 792 'load' 'W_CONV2_3_5_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 793 [2/2] (2.32ns)   --->   "%W_CONV2_4_0_load = load float* %W_CONV2_4_0_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 793 'load' 'W_CONV2_4_0_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 794 [2/2] (2.32ns)   --->   "%W_CONV2_4_1_load = load float* %W_CONV2_4_1_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 794 'load' 'W_CONV2_4_1_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 795 [2/2] (2.32ns)   --->   "%W_CONV2_4_2_load = load float* %W_CONV2_4_2_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 795 'load' 'W_CONV2_4_2_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 796 [2/2] (2.32ns)   --->   "%W_CONV2_4_3_load = load float* %W_CONV2_4_3_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 796 'load' 'W_CONV2_4_3_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 797 [2/2] (2.32ns)   --->   "%W_CONV2_4_4_load = load float* %W_CONV2_4_4_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 797 'load' 'W_CONV2_4_4_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 798 [2/2] (2.32ns)   --->   "%W_CONV2_4_5_load = load float* %W_CONV2_4_5_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 798 'load' 'W_CONV2_4_5_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 799 [2/2] (2.32ns)   --->   "%W_CONV2_5_0_load = load float* %W_CONV2_5_0_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 799 'load' 'W_CONV2_5_0_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 800 [2/2] (2.32ns)   --->   "%W_CONV2_5_1_load = load float* %W_CONV2_5_1_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 800 'load' 'W_CONV2_5_1_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 801 [2/2] (2.32ns)   --->   "%W_CONV2_5_2_load = load float* %W_CONV2_5_2_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 801 'load' 'W_CONV2_5_2_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 802 [2/2] (2.32ns)   --->   "%W_CONV2_5_3_load = load float* %W_CONV2_5_3_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 802 'load' 'W_CONV2_5_3_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 803 [2/2] (2.32ns)   --->   "%W_CONV2_5_4_load = load float* %W_CONV2_5_4_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 803 'load' 'W_CONV2_5_4_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 804 [2/2] (2.32ns)   --->   "%W_CONV2_5_5_load = load float* %W_CONV2_5_5_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 804 'load' 'W_CONV2_5_5_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 805 [2/2] (2.32ns)   --->   "%W_CONV2_6_0_load = load float* %W_CONV2_6_0_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 805 'load' 'W_CONV2_6_0_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 806 [2/2] (2.32ns)   --->   "%W_CONV2_6_1_load = load float* %W_CONV2_6_1_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 806 'load' 'W_CONV2_6_1_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 807 [2/2] (2.32ns)   --->   "%W_CONV2_6_2_load = load float* %W_CONV2_6_2_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 807 'load' 'W_CONV2_6_2_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 808 [2/2] (2.32ns)   --->   "%W_CONV2_6_3_load = load float* %W_CONV2_6_3_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 808 'load' 'W_CONV2_6_3_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 809 [2/2] (2.32ns)   --->   "%W_CONV2_6_4_load = load float* %W_CONV2_6_4_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 809 'load' 'W_CONV2_6_4_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 810 [2/2] (2.32ns)   --->   "%W_CONV2_6_5_load = load float* %W_CONV2_6_5_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 810 'load' 'W_CONV2_6_5_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 811 [2/2] (2.32ns)   --->   "%W_CONV2_7_0_load = load float* %W_CONV2_7_0_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 811 'load' 'W_CONV2_7_0_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 812 [2/2] (2.32ns)   --->   "%W_CONV2_7_1_load = load float* %W_CONV2_7_1_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 812 'load' 'W_CONV2_7_1_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 813 [2/2] (2.32ns)   --->   "%W_CONV2_7_2_load = load float* %W_CONV2_7_2_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 813 'load' 'W_CONV2_7_2_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 814 [2/2] (2.32ns)   --->   "%W_CONV2_7_3_load = load float* %W_CONV2_7_3_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 814 'load' 'W_CONV2_7_3_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 815 [2/2] (2.32ns)   --->   "%W_CONV2_7_4_load = load float* %W_CONV2_7_4_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 815 'load' 'W_CONV2_7_4_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 816 [2/2] (2.32ns)   --->   "%W_CONV2_7_5_load = load float* %W_CONV2_7_5_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 816 'load' 'W_CONV2_7_5_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 817 [2/2] (2.32ns)   --->   "%W_CONV2_8_0_load = load float* %W_CONV2_8_0_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 817 'load' 'W_CONV2_8_0_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 818 [2/2] (2.32ns)   --->   "%W_CONV2_8_1_load = load float* %W_CONV2_8_1_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 818 'load' 'W_CONV2_8_1_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 819 [2/2] (2.32ns)   --->   "%W_CONV2_8_2_load = load float* %W_CONV2_8_2_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 819 'load' 'W_CONV2_8_2_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 820 [2/2] (2.32ns)   --->   "%W_CONV2_8_3_load = load float* %W_CONV2_8_3_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 820 'load' 'W_CONV2_8_3_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 821 [2/2] (2.32ns)   --->   "%W_CONV2_8_4_load = load float* %W_CONV2_8_4_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 821 'load' 'W_CONV2_8_4_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 822 [2/2] (2.32ns)   --->   "%W_CONV2_8_5_load = load float* %W_CONV2_8_5_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 822 'load' 'W_CONV2_8_5_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 823 [2/2] (2.32ns)   --->   "%W_CONV2_9_0_load = load float* %W_CONV2_9_0_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 823 'load' 'W_CONV2_9_0_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 824 [2/2] (2.32ns)   --->   "%W_CONV2_9_1_load = load float* %W_CONV2_9_1_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 824 'load' 'W_CONV2_9_1_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 825 [2/2] (2.32ns)   --->   "%W_CONV2_9_2_load = load float* %W_CONV2_9_2_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 825 'load' 'W_CONV2_9_2_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 826 [2/2] (2.32ns)   --->   "%W_CONV2_9_3_load = load float* %W_CONV2_9_3_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 826 'load' 'W_CONV2_9_3_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 827 [2/2] (2.32ns)   --->   "%W_CONV2_9_4_load = load float* %W_CONV2_9_4_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 827 'load' 'W_CONV2_9_4_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 828 [2/2] (2.32ns)   --->   "%W_CONV2_9_5_load = load float* %W_CONV2_9_5_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 828 'load' 'W_CONV2_9_5_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 829 [2/2] (2.32ns)   --->   "%W_CONV2_10_0_load = load float* %W_CONV2_10_0_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 829 'load' 'W_CONV2_10_0_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 830 [2/2] (2.32ns)   --->   "%W_CONV2_10_1_load = load float* %W_CONV2_10_1_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 830 'load' 'W_CONV2_10_1_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 831 [2/2] (2.32ns)   --->   "%W_CONV2_10_2_load = load float* %W_CONV2_10_2_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 831 'load' 'W_CONV2_10_2_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 832 [2/2] (2.32ns)   --->   "%W_CONV2_10_3_load = load float* %W_CONV2_10_3_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 832 'load' 'W_CONV2_10_3_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 833 [2/2] (2.32ns)   --->   "%W_CONV2_10_4_load = load float* %W_CONV2_10_4_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 833 'load' 'W_CONV2_10_4_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 834 [2/2] (2.32ns)   --->   "%W_CONV2_10_5_load = load float* %W_CONV2_10_5_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 834 'load' 'W_CONV2_10_5_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 835 [2/2] (2.32ns)   --->   "%W_CONV2_11_0_load = load float* %W_CONV2_11_0_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 835 'load' 'W_CONV2_11_0_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 836 [2/2] (2.32ns)   --->   "%W_CONV2_11_1_load = load float* %W_CONV2_11_1_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 836 'load' 'W_CONV2_11_1_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 837 [2/2] (2.32ns)   --->   "%W_CONV2_11_2_load = load float* %W_CONV2_11_2_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 837 'load' 'W_CONV2_11_2_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 838 [2/2] (2.32ns)   --->   "%W_CONV2_11_3_load = load float* %W_CONV2_11_3_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 838 'load' 'W_CONV2_11_3_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 839 [2/2] (2.32ns)   --->   "%W_CONV2_11_4_load = load float* %W_CONV2_11_4_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 839 'load' 'W_CONV2_11_4_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 840 [2/2] (2.32ns)   --->   "%W_CONV2_11_5_load = load float* %W_CONV2_11_5_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 840 'load' 'W_CONV2_11_5_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 841 [2/2] (2.32ns)   --->   "%W_CONV2_12_0_load = load float* %W_CONV2_12_0_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 841 'load' 'W_CONV2_12_0_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 842 [2/2] (2.32ns)   --->   "%W_CONV2_12_1_load = load float* %W_CONV2_12_1_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 842 'load' 'W_CONV2_12_1_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 843 [2/2] (2.32ns)   --->   "%W_CONV2_12_2_load = load float* %W_CONV2_12_2_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 843 'load' 'W_CONV2_12_2_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 844 [2/2] (2.32ns)   --->   "%W_CONV2_12_3_load = load float* %W_CONV2_12_3_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 844 'load' 'W_CONV2_12_3_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 845 [2/2] (2.32ns)   --->   "%W_CONV2_12_4_load = load float* %W_CONV2_12_4_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 845 'load' 'W_CONV2_12_4_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 846 [2/2] (2.32ns)   --->   "%W_CONV2_12_5_load = load float* %W_CONV2_12_5_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 846 'load' 'W_CONV2_12_5_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 847 [2/2] (2.32ns)   --->   "%W_CONV2_13_0_load = load float* %W_CONV2_13_0_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 847 'load' 'W_CONV2_13_0_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 848 [2/2] (2.32ns)   --->   "%W_CONV2_13_1_load = load float* %W_CONV2_13_1_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 848 'load' 'W_CONV2_13_1_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 849 [2/2] (2.32ns)   --->   "%W_CONV2_13_2_load = load float* %W_CONV2_13_2_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 849 'load' 'W_CONV2_13_2_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 850 [2/2] (2.32ns)   --->   "%W_CONV2_13_3_load = load float* %W_CONV2_13_3_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 850 'load' 'W_CONV2_13_3_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 851 [2/2] (2.32ns)   --->   "%W_CONV2_13_4_load = load float* %W_CONV2_13_4_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 851 'load' 'W_CONV2_13_4_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 852 [2/2] (2.32ns)   --->   "%W_CONV2_13_5_load = load float* %W_CONV2_13_5_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 852 'load' 'W_CONV2_13_5_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 853 [2/2] (2.32ns)   --->   "%W_CONV2_14_0_load = load float* %W_CONV2_14_0_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 853 'load' 'W_CONV2_14_0_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 854 [2/2] (2.32ns)   --->   "%W_CONV2_14_1_load = load float* %W_CONV2_14_1_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 854 'load' 'W_CONV2_14_1_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 855 [2/2] (2.32ns)   --->   "%W_CONV2_14_2_load = load float* %W_CONV2_14_2_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 855 'load' 'W_CONV2_14_2_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 856 [2/2] (2.32ns)   --->   "%W_CONV2_14_3_load = load float* %W_CONV2_14_3_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 856 'load' 'W_CONV2_14_3_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 857 [2/2] (2.32ns)   --->   "%W_CONV2_14_4_load = load float* %W_CONV2_14_4_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 857 'load' 'W_CONV2_14_4_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 858 [2/2] (2.32ns)   --->   "%W_CONV2_14_5_load = load float* %W_CONV2_14_5_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 858 'load' 'W_CONV2_14_5_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 859 [2/2] (2.32ns)   --->   "%W_CONV2_15_0_load = load float* %W_CONV2_15_0_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 859 'load' 'W_CONV2_15_0_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 860 [2/2] (2.32ns)   --->   "%W_CONV2_15_1_load = load float* %W_CONV2_15_1_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 860 'load' 'W_CONV2_15_1_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 861 [2/2] (2.32ns)   --->   "%W_CONV2_15_2_load = load float* %W_CONV2_15_2_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 861 'load' 'W_CONV2_15_2_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 862 [2/2] (2.32ns)   --->   "%W_CONV2_15_3_load = load float* %W_CONV2_15_3_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 862 'load' 'W_CONV2_15_3_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 863 [2/2] (2.32ns)   --->   "%W_CONV2_15_4_load = load float* %W_CONV2_15_4_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 863 'load' 'W_CONV2_15_4_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 864 [2/2] (2.32ns)   --->   "%W_CONV2_15_5_load = load float* %W_CONV2_15_5_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 864 'load' 'W_CONV2_15_5_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_41 : Operation 865 [1/1] (0.00ns)   --->   "%tmp_35_cast = zext i4 %c_mid2 to i8" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 865 'zext' 'tmp_35_cast' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 866 [1/1] (0.00ns)   --->   "%tmp_54 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %r_mid2, i3 0)" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 866 'bitconcatenate' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 867 [1/1] (0.00ns)   --->   "%p_shl5_cast = zext i7 %tmp_54 to i8" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 867 'zext' 'p_shl5_cast' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 868 [1/1] (0.00ns)   --->   "%tmp_56 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_mid2, i1 false)" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 868 'bitconcatenate' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 869 [1/1] (0.00ns)   --->   "%p_shl6_cast = zext i5 %tmp_56 to i8" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 869 'zext' 'p_shl6_cast' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 870 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_57 = add i8 %p_shl6_cast, %p_shl5_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 870 'add' 'tmp_57' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 871 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%tmp_58 = add i8 %tmp_57, %tmp_35_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 871 'add' 'tmp_58' <Predicate = true> <Delay = 3.66> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 872 [1/1] (1.42ns)   --->   "switch i4 %tmp_35, label %branch63 [
    i4 0, label %branch48
    i4 1, label %branch49
    i4 2, label %branch50
    i4 3, label %branch51
    i4 4, label %branch52
    i4 5, label %branch53
    i4 6, label %branch54
    i4 7, label %branch55
    i4 -8, label %branch56
    i4 -7, label %branch57
    i4 -6, label %branch58
    i4 -5, label %branch59
    i4 -4, label %branch60
    i4 -3, label %branch61
    i4 -2, label %branch62
  ]" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 872 'switch' <Predicate = true> <Delay = 1.42>

State 42 <SV = 27> <Delay = 7.81>
ST_42 : Operation 873 [1/2] (3.25ns)   --->   "%conv_out1_0_load = load float* %conv_out1_0_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 873 'load' 'conv_out1_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 874 [1/2] (3.25ns)   --->   "%conv_out1_1_load = load float* %conv_out1_1_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 874 'load' 'conv_out1_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 875 [1/2] (3.25ns)   --->   "%conv_out1_2_load = load float* %conv_out1_2_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 875 'load' 'conv_out1_2_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 876 [1/2] (3.25ns)   --->   "%conv_out1_3_load = load float* %conv_out1_3_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 876 'load' 'conv_out1_3_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 877 [1/2] (3.25ns)   --->   "%conv_out1_4_load = load float* %conv_out1_4_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 877 'load' 'conv_out1_4_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 878 [1/2] (3.25ns)   --->   "%conv_out1_5_load = load float* %conv_out1_5_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 878 'load' 'conv_out1_5_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 879 [1/1] (2.32ns)   --->   "%tmp_30 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %conv_out1_0_load, float %conv_out1_1_load, float %conv_out1_2_load, float %conv_out1_3_load, float %conv_out1_4_load, float %conv_out1_5_load, i3 %chl_in_mid2) nounwind" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 879 'mux' 'tmp_30' <Predicate = true> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 880 [1/1] (0.00ns)   --->   "%p_shl = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_35, i3 0)" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 880 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 881 [1/1] (0.00ns)   --->   "%tmp_36 = shl i5 %chl_out_mid2, 1" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 881 'shl' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 882 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i5 %tmp_36 to i7" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 882 'zext' 'p_shl1_cast' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 883 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_38 = sub i7 %p_shl, %p_shl1_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 883 'sub' 'tmp_38' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 884 [1/1] (0.00ns)   --->   "%tmp_39 = zext i3 %chl_in_mid2 to i7" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 884 'zext' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 885 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%tmp_48 = add i7 %tmp_39, %tmp_38" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 885 'add' 'tmp_48' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 886 [1/2] (2.32ns)   --->   "%W_CONV2_0_0_load = load float* %W_CONV2_0_0_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 886 'load' 'W_CONV2_0_0_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 887 [1/2] (2.32ns)   --->   "%W_CONV2_0_1_load = load float* %W_CONV2_0_1_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 887 'load' 'W_CONV2_0_1_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 888 [1/2] (2.32ns)   --->   "%W_CONV2_0_2_load = load float* %W_CONV2_0_2_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 888 'load' 'W_CONV2_0_2_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 889 [1/2] (2.32ns)   --->   "%W_CONV2_0_3_load = load float* %W_CONV2_0_3_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 889 'load' 'W_CONV2_0_3_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 890 [1/2] (2.32ns)   --->   "%W_CONV2_0_4_load = load float* %W_CONV2_0_4_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 890 'load' 'W_CONV2_0_4_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 891 [1/2] (2.32ns)   --->   "%W_CONV2_0_5_load = load float* %W_CONV2_0_5_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 891 'load' 'W_CONV2_0_5_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 892 [1/2] (2.32ns)   --->   "%W_CONV2_1_0_load = load float* %W_CONV2_1_0_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 892 'load' 'W_CONV2_1_0_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 893 [1/2] (2.32ns)   --->   "%W_CONV2_1_1_load = load float* %W_CONV2_1_1_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 893 'load' 'W_CONV2_1_1_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 894 [1/2] (2.32ns)   --->   "%W_CONV2_1_2_load = load float* %W_CONV2_1_2_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 894 'load' 'W_CONV2_1_2_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 895 [1/2] (2.32ns)   --->   "%W_CONV2_1_3_load = load float* %W_CONV2_1_3_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 895 'load' 'W_CONV2_1_3_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 896 [1/2] (2.32ns)   --->   "%W_CONV2_1_4_load = load float* %W_CONV2_1_4_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 896 'load' 'W_CONV2_1_4_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 897 [1/2] (2.32ns)   --->   "%W_CONV2_1_5_load = load float* %W_CONV2_1_5_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 897 'load' 'W_CONV2_1_5_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 898 [1/2] (2.32ns)   --->   "%W_CONV2_2_0_load = load float* %W_CONV2_2_0_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 898 'load' 'W_CONV2_2_0_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 899 [1/2] (2.32ns)   --->   "%W_CONV2_2_1_load = load float* %W_CONV2_2_1_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 899 'load' 'W_CONV2_2_1_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 900 [1/2] (2.32ns)   --->   "%W_CONV2_2_2_load = load float* %W_CONV2_2_2_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 900 'load' 'W_CONV2_2_2_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 901 [1/2] (2.32ns)   --->   "%W_CONV2_2_3_load = load float* %W_CONV2_2_3_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 901 'load' 'W_CONV2_2_3_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 902 [1/2] (2.32ns)   --->   "%W_CONV2_2_4_load = load float* %W_CONV2_2_4_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 902 'load' 'W_CONV2_2_4_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 903 [1/2] (2.32ns)   --->   "%W_CONV2_2_5_load = load float* %W_CONV2_2_5_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 903 'load' 'W_CONV2_2_5_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 904 [1/2] (2.32ns)   --->   "%W_CONV2_3_0_load = load float* %W_CONV2_3_0_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 904 'load' 'W_CONV2_3_0_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 905 [1/2] (2.32ns)   --->   "%W_CONV2_3_1_load = load float* %W_CONV2_3_1_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 905 'load' 'W_CONV2_3_1_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 906 [1/2] (2.32ns)   --->   "%W_CONV2_3_2_load = load float* %W_CONV2_3_2_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 906 'load' 'W_CONV2_3_2_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 907 [1/2] (2.32ns)   --->   "%W_CONV2_3_3_load = load float* %W_CONV2_3_3_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 907 'load' 'W_CONV2_3_3_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 908 [1/2] (2.32ns)   --->   "%W_CONV2_3_4_load = load float* %W_CONV2_3_4_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 908 'load' 'W_CONV2_3_4_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 909 [1/2] (2.32ns)   --->   "%W_CONV2_3_5_load = load float* %W_CONV2_3_5_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 909 'load' 'W_CONV2_3_5_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 910 [1/2] (2.32ns)   --->   "%W_CONV2_4_0_load = load float* %W_CONV2_4_0_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 910 'load' 'W_CONV2_4_0_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 911 [1/2] (2.32ns)   --->   "%W_CONV2_4_1_load = load float* %W_CONV2_4_1_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 911 'load' 'W_CONV2_4_1_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 912 [1/2] (2.32ns)   --->   "%W_CONV2_4_2_load = load float* %W_CONV2_4_2_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 912 'load' 'W_CONV2_4_2_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 913 [1/2] (2.32ns)   --->   "%W_CONV2_4_3_load = load float* %W_CONV2_4_3_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 913 'load' 'W_CONV2_4_3_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 914 [1/2] (2.32ns)   --->   "%W_CONV2_4_4_load = load float* %W_CONV2_4_4_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 914 'load' 'W_CONV2_4_4_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 915 [1/2] (2.32ns)   --->   "%W_CONV2_4_5_load = load float* %W_CONV2_4_5_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 915 'load' 'W_CONV2_4_5_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 916 [1/2] (2.32ns)   --->   "%W_CONV2_5_0_load = load float* %W_CONV2_5_0_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 916 'load' 'W_CONV2_5_0_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 917 [1/2] (2.32ns)   --->   "%W_CONV2_5_1_load = load float* %W_CONV2_5_1_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 917 'load' 'W_CONV2_5_1_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 918 [1/2] (2.32ns)   --->   "%W_CONV2_5_2_load = load float* %W_CONV2_5_2_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 918 'load' 'W_CONV2_5_2_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 919 [1/2] (2.32ns)   --->   "%W_CONV2_5_3_load = load float* %W_CONV2_5_3_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 919 'load' 'W_CONV2_5_3_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 920 [1/2] (2.32ns)   --->   "%W_CONV2_5_4_load = load float* %W_CONV2_5_4_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 920 'load' 'W_CONV2_5_4_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 921 [1/2] (2.32ns)   --->   "%W_CONV2_5_5_load = load float* %W_CONV2_5_5_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 921 'load' 'W_CONV2_5_5_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 922 [1/2] (2.32ns)   --->   "%W_CONV2_6_0_load = load float* %W_CONV2_6_0_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 922 'load' 'W_CONV2_6_0_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 923 [1/2] (2.32ns)   --->   "%W_CONV2_6_1_load = load float* %W_CONV2_6_1_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 923 'load' 'W_CONV2_6_1_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 924 [1/2] (2.32ns)   --->   "%W_CONV2_6_2_load = load float* %W_CONV2_6_2_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 924 'load' 'W_CONV2_6_2_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 925 [1/2] (2.32ns)   --->   "%W_CONV2_6_3_load = load float* %W_CONV2_6_3_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 925 'load' 'W_CONV2_6_3_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 926 [1/2] (2.32ns)   --->   "%W_CONV2_6_4_load = load float* %W_CONV2_6_4_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 926 'load' 'W_CONV2_6_4_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 927 [1/2] (2.32ns)   --->   "%W_CONV2_6_5_load = load float* %W_CONV2_6_5_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 927 'load' 'W_CONV2_6_5_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 928 [1/2] (2.32ns)   --->   "%W_CONV2_7_0_load = load float* %W_CONV2_7_0_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 928 'load' 'W_CONV2_7_0_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 929 [1/2] (2.32ns)   --->   "%W_CONV2_7_1_load = load float* %W_CONV2_7_1_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 929 'load' 'W_CONV2_7_1_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 930 [1/2] (2.32ns)   --->   "%W_CONV2_7_2_load = load float* %W_CONV2_7_2_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 930 'load' 'W_CONV2_7_2_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 931 [1/2] (2.32ns)   --->   "%W_CONV2_7_3_load = load float* %W_CONV2_7_3_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 931 'load' 'W_CONV2_7_3_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 932 [1/2] (2.32ns)   --->   "%W_CONV2_7_4_load = load float* %W_CONV2_7_4_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 932 'load' 'W_CONV2_7_4_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 933 [1/2] (2.32ns)   --->   "%W_CONV2_7_5_load = load float* %W_CONV2_7_5_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 933 'load' 'W_CONV2_7_5_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 934 [1/2] (2.32ns)   --->   "%W_CONV2_8_0_load = load float* %W_CONV2_8_0_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 934 'load' 'W_CONV2_8_0_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 935 [1/2] (2.32ns)   --->   "%W_CONV2_8_1_load = load float* %W_CONV2_8_1_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 935 'load' 'W_CONV2_8_1_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 936 [1/2] (2.32ns)   --->   "%W_CONV2_8_2_load = load float* %W_CONV2_8_2_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 936 'load' 'W_CONV2_8_2_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 937 [1/2] (2.32ns)   --->   "%W_CONV2_8_3_load = load float* %W_CONV2_8_3_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 937 'load' 'W_CONV2_8_3_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 938 [1/2] (2.32ns)   --->   "%W_CONV2_8_4_load = load float* %W_CONV2_8_4_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 938 'load' 'W_CONV2_8_4_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 939 [1/2] (2.32ns)   --->   "%W_CONV2_8_5_load = load float* %W_CONV2_8_5_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 939 'load' 'W_CONV2_8_5_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 940 [1/2] (2.32ns)   --->   "%W_CONV2_9_0_load = load float* %W_CONV2_9_0_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 940 'load' 'W_CONV2_9_0_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 941 [1/2] (2.32ns)   --->   "%W_CONV2_9_1_load = load float* %W_CONV2_9_1_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 941 'load' 'W_CONV2_9_1_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 942 [1/2] (2.32ns)   --->   "%W_CONV2_9_2_load = load float* %W_CONV2_9_2_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 942 'load' 'W_CONV2_9_2_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 943 [1/2] (2.32ns)   --->   "%W_CONV2_9_3_load = load float* %W_CONV2_9_3_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 943 'load' 'W_CONV2_9_3_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 944 [1/2] (2.32ns)   --->   "%W_CONV2_9_4_load = load float* %W_CONV2_9_4_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 944 'load' 'W_CONV2_9_4_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 945 [1/2] (2.32ns)   --->   "%W_CONV2_9_5_load = load float* %W_CONV2_9_5_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 945 'load' 'W_CONV2_9_5_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 946 [1/2] (2.32ns)   --->   "%W_CONV2_10_0_load = load float* %W_CONV2_10_0_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 946 'load' 'W_CONV2_10_0_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 947 [1/2] (2.32ns)   --->   "%W_CONV2_10_1_load = load float* %W_CONV2_10_1_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 947 'load' 'W_CONV2_10_1_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 948 [1/2] (2.32ns)   --->   "%W_CONV2_10_2_load = load float* %W_CONV2_10_2_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 948 'load' 'W_CONV2_10_2_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 949 [1/2] (2.32ns)   --->   "%W_CONV2_10_3_load = load float* %W_CONV2_10_3_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 949 'load' 'W_CONV2_10_3_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 950 [1/2] (2.32ns)   --->   "%W_CONV2_10_4_load = load float* %W_CONV2_10_4_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 950 'load' 'W_CONV2_10_4_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 951 [1/2] (2.32ns)   --->   "%W_CONV2_10_5_load = load float* %W_CONV2_10_5_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 951 'load' 'W_CONV2_10_5_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 952 [1/2] (2.32ns)   --->   "%W_CONV2_11_0_load = load float* %W_CONV2_11_0_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 952 'load' 'W_CONV2_11_0_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 953 [1/2] (2.32ns)   --->   "%W_CONV2_11_1_load = load float* %W_CONV2_11_1_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 953 'load' 'W_CONV2_11_1_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 954 [1/2] (2.32ns)   --->   "%W_CONV2_11_2_load = load float* %W_CONV2_11_2_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 954 'load' 'W_CONV2_11_2_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 955 [1/2] (2.32ns)   --->   "%W_CONV2_11_3_load = load float* %W_CONV2_11_3_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 955 'load' 'W_CONV2_11_3_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 956 [1/2] (2.32ns)   --->   "%W_CONV2_11_4_load = load float* %W_CONV2_11_4_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 956 'load' 'W_CONV2_11_4_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 957 [1/2] (2.32ns)   --->   "%W_CONV2_11_5_load = load float* %W_CONV2_11_5_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 957 'load' 'W_CONV2_11_5_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 958 [1/2] (2.32ns)   --->   "%W_CONV2_12_0_load = load float* %W_CONV2_12_0_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 958 'load' 'W_CONV2_12_0_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 959 [1/2] (2.32ns)   --->   "%W_CONV2_12_1_load = load float* %W_CONV2_12_1_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 959 'load' 'W_CONV2_12_1_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 960 [1/2] (2.32ns)   --->   "%W_CONV2_12_2_load = load float* %W_CONV2_12_2_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 960 'load' 'W_CONV2_12_2_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 961 [1/2] (2.32ns)   --->   "%W_CONV2_12_3_load = load float* %W_CONV2_12_3_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 961 'load' 'W_CONV2_12_3_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 962 [1/2] (2.32ns)   --->   "%W_CONV2_12_4_load = load float* %W_CONV2_12_4_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 962 'load' 'W_CONV2_12_4_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 963 [1/2] (2.32ns)   --->   "%W_CONV2_12_5_load = load float* %W_CONV2_12_5_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 963 'load' 'W_CONV2_12_5_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 964 [1/2] (2.32ns)   --->   "%W_CONV2_13_0_load = load float* %W_CONV2_13_0_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 964 'load' 'W_CONV2_13_0_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 965 [1/2] (2.32ns)   --->   "%W_CONV2_13_1_load = load float* %W_CONV2_13_1_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 965 'load' 'W_CONV2_13_1_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 966 [1/2] (2.32ns)   --->   "%W_CONV2_13_2_load = load float* %W_CONV2_13_2_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 966 'load' 'W_CONV2_13_2_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 967 [1/2] (2.32ns)   --->   "%W_CONV2_13_3_load = load float* %W_CONV2_13_3_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 967 'load' 'W_CONV2_13_3_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 968 [1/2] (2.32ns)   --->   "%W_CONV2_13_4_load = load float* %W_CONV2_13_4_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 968 'load' 'W_CONV2_13_4_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 969 [1/2] (2.32ns)   --->   "%W_CONV2_13_5_load = load float* %W_CONV2_13_5_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 969 'load' 'W_CONV2_13_5_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 970 [1/2] (2.32ns)   --->   "%W_CONV2_14_0_load = load float* %W_CONV2_14_0_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 970 'load' 'W_CONV2_14_0_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 971 [1/2] (2.32ns)   --->   "%W_CONV2_14_1_load = load float* %W_CONV2_14_1_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 971 'load' 'W_CONV2_14_1_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 972 [1/2] (2.32ns)   --->   "%W_CONV2_14_2_load = load float* %W_CONV2_14_2_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 972 'load' 'W_CONV2_14_2_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 973 [1/2] (2.32ns)   --->   "%W_CONV2_14_3_load = load float* %W_CONV2_14_3_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 973 'load' 'W_CONV2_14_3_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 974 [1/2] (2.32ns)   --->   "%W_CONV2_14_4_load = load float* %W_CONV2_14_4_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 974 'load' 'W_CONV2_14_4_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 975 [1/2] (2.32ns)   --->   "%W_CONV2_14_5_load = load float* %W_CONV2_14_5_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 975 'load' 'W_CONV2_14_5_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 976 [1/2] (2.32ns)   --->   "%W_CONV2_15_0_load = load float* %W_CONV2_15_0_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 976 'load' 'W_CONV2_15_0_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 977 [1/2] (2.32ns)   --->   "%W_CONV2_15_1_load = load float* %W_CONV2_15_1_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 977 'load' 'W_CONV2_15_1_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 978 [1/2] (2.32ns)   --->   "%W_CONV2_15_2_load = load float* %W_CONV2_15_2_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 978 'load' 'W_CONV2_15_2_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 979 [1/2] (2.32ns)   --->   "%W_CONV2_15_3_load = load float* %W_CONV2_15_3_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 979 'load' 'W_CONV2_15_3_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 980 [1/2] (2.32ns)   --->   "%W_CONV2_15_4_load = load float* %W_CONV2_15_4_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 980 'load' 'W_CONV2_15_4_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 981 [1/2] (2.32ns)   --->   "%W_CONV2_15_5_load = load float* %W_CONV2_15_5_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 981 'load' 'W_CONV2_15_5_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_42 : Operation 982 [1/1] (4.23ns)   --->   "%tmp_51 = call float @_ssdm_op_Mux.ap_auto.96float.i7(float %W_CONV2_0_0_load, float %W_CONV2_0_1_load, float %W_CONV2_0_2_load, float %W_CONV2_0_3_load, float %W_CONV2_0_4_load, float %W_CONV2_0_5_load, float %W_CONV2_1_0_load, float %W_CONV2_1_1_load, float %W_CONV2_1_2_load, float %W_CONV2_1_3_load, float %W_CONV2_1_4_load, float %W_CONV2_1_5_load, float %W_CONV2_2_0_load, float %W_CONV2_2_1_load, float %W_CONV2_2_2_load, float %W_CONV2_2_3_load, float %W_CONV2_2_4_load, float %W_CONV2_2_5_load, float %W_CONV2_3_0_load, float %W_CONV2_3_1_load, float %W_CONV2_3_2_load, float %W_CONV2_3_3_load, float %W_CONV2_3_4_load, float %W_CONV2_3_5_load, float %W_CONV2_4_0_load, float %W_CONV2_4_1_load, float %W_CONV2_4_2_load, float %W_CONV2_4_3_load, float %W_CONV2_4_4_load, float %W_CONV2_4_5_load, float %W_CONV2_5_0_load, float %W_CONV2_5_1_load, float %W_CONV2_5_2_load, float %W_CONV2_5_3_load, float %W_CONV2_5_4_load, float %W_CONV2_5_5_load, float %W_CONV2_6_0_load, float %W_CONV2_6_1_load, float %W_CONV2_6_2_load, float %W_CONV2_6_3_load, float %W_CONV2_6_4_load, float %W_CONV2_6_5_load, float %W_CONV2_7_0_load, float %W_CONV2_7_1_load, float %W_CONV2_7_2_load, float %W_CONV2_7_3_load, float %W_CONV2_7_4_load, float %W_CONV2_7_5_load, float %W_CONV2_8_0_load, float %W_CONV2_8_1_load, float %W_CONV2_8_2_load, float %W_CONV2_8_3_load, float %W_CONV2_8_4_load, float %W_CONV2_8_5_load, float %W_CONV2_9_0_load, float %W_CONV2_9_1_load, float %W_CONV2_9_2_load, float %W_CONV2_9_3_load, float %W_CONV2_9_4_load, float %W_CONV2_9_5_load, float %W_CONV2_10_0_load, float %W_CONV2_10_1_load, float %W_CONV2_10_2_load, float %W_CONV2_10_3_load, float %W_CONV2_10_4_load, float %W_CONV2_10_5_load, float %W_CONV2_11_0_load, float %W_CONV2_11_1_load, float %W_CONV2_11_2_load, float %W_CONV2_11_3_load, float %W_CONV2_11_4_load, float %W_CONV2_11_5_load, float %W_CONV2_12_0_load, float %W_CONV2_12_1_load, float %W_CONV2_12_2_load, float %W_CONV2_12_3_load, float %W_CONV2_12_4_load, float %W_CONV2_12_5_load, float %W_CONV2_13_0_load, float %W_CONV2_13_1_load, float %W_CONV2_13_2_load, float %W_CONV2_13_3_load, float %W_CONV2_13_4_load, float %W_CONV2_13_5_load, float %W_CONV2_14_0_load, float %W_CONV2_14_1_load, float %W_CONV2_14_2_load, float %W_CONV2_14_3_load, float %W_CONV2_14_4_load, float %W_CONV2_14_5_load, float %W_CONV2_15_0_load, float %W_CONV2_15_1_load, float %W_CONV2_15_2_load, float %W_CONV2_15_3_load, float %W_CONV2_15_4_load, float %W_CONV2_15_5_load, i7 %tmp_48) nounwind" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 982 'mux' 'tmp_51' <Predicate = true> <Delay = 4.23> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 28> <Delay = 5.70>
ST_43 : Operation 983 [4/4] (5.70ns)   --->   "%tmp_34 = fmul float %tmp_30, %tmp_51" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 983 'fmul' 'tmp_34' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 29> <Delay = 5.70>
ST_44 : Operation 984 [3/4] (5.70ns)   --->   "%tmp_34 = fmul float %tmp_30, %tmp_51" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 984 'fmul' 'tmp_34' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 30> <Delay = 5.70>
ST_45 : Operation 985 [2/4] (5.70ns)   --->   "%tmp_34 = fmul float %tmp_30, %tmp_51" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 985 'fmul' 'tmp_34' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 986 [1/1] (0.00ns)   --->   "%tmp_66_cast = zext i8 %tmp_58 to i64" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 986 'zext' 'tmp_66_cast' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 987 [1/1] (0.00ns)   --->   "%conv2_buff_0_addr_1 = getelementptr [100 x float]* @conv2_buff_0, i64 0, i64 %tmp_66_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 987 'getelementptr' 'conv2_buff_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 988 [1/1] (0.00ns)   --->   "%conv2_buff_1_addr_1 = getelementptr [100 x float]* @conv2_buff_1, i64 0, i64 %tmp_66_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 988 'getelementptr' 'conv2_buff_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 989 [1/1] (0.00ns)   --->   "%conv2_buff_10_addr_1 = getelementptr [100 x float]* @conv2_buff_10, i64 0, i64 %tmp_66_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 989 'getelementptr' 'conv2_buff_10_addr_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 990 [1/1] (0.00ns)   --->   "%conv2_buff_11_addr_1 = getelementptr [100 x float]* @conv2_buff_11, i64 0, i64 %tmp_66_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 990 'getelementptr' 'conv2_buff_11_addr_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 991 [1/1] (0.00ns)   --->   "%conv2_buff_12_addr_1 = getelementptr [100 x float]* @conv2_buff_12, i64 0, i64 %tmp_66_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 991 'getelementptr' 'conv2_buff_12_addr_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 992 [1/1] (0.00ns)   --->   "%conv2_buff_13_addr_1 = getelementptr [100 x float]* @conv2_buff_13, i64 0, i64 %tmp_66_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 992 'getelementptr' 'conv2_buff_13_addr_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 993 [1/1] (0.00ns)   --->   "%conv2_buff_14_addr_1 = getelementptr [100 x float]* @conv2_buff_14, i64 0, i64 %tmp_66_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 993 'getelementptr' 'conv2_buff_14_addr_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 994 [1/1] (0.00ns)   --->   "%conv2_buff_15_addr_1 = getelementptr [100 x float]* @conv2_buff_15, i64 0, i64 %tmp_66_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 994 'getelementptr' 'conv2_buff_15_addr_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 995 [1/1] (0.00ns)   --->   "%conv2_buff_2_addr_1 = getelementptr [100 x float]* @conv2_buff_2, i64 0, i64 %tmp_66_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 995 'getelementptr' 'conv2_buff_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 996 [1/1] (0.00ns)   --->   "%conv2_buff_3_addr_1 = getelementptr [100 x float]* @conv2_buff_3, i64 0, i64 %tmp_66_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 996 'getelementptr' 'conv2_buff_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 997 [1/1] (0.00ns)   --->   "%conv2_buff_4_addr_1 = getelementptr [100 x float]* @conv2_buff_4, i64 0, i64 %tmp_66_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 997 'getelementptr' 'conv2_buff_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 998 [1/1] (0.00ns)   --->   "%conv2_buff_5_addr_1 = getelementptr [100 x float]* @conv2_buff_5, i64 0, i64 %tmp_66_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 998 'getelementptr' 'conv2_buff_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 999 [1/1] (0.00ns)   --->   "%conv2_buff_6_addr_1 = getelementptr [100 x float]* @conv2_buff_6, i64 0, i64 %tmp_66_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 999 'getelementptr' 'conv2_buff_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1000 [1/1] (0.00ns)   --->   "%conv2_buff_7_addr_1 = getelementptr [100 x float]* @conv2_buff_7, i64 0, i64 %tmp_66_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 1000 'getelementptr' 'conv2_buff_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1001 [1/1] (0.00ns)   --->   "%conv2_buff_8_addr_1 = getelementptr [100 x float]* @conv2_buff_8, i64 0, i64 %tmp_66_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 1001 'getelementptr' 'conv2_buff_8_addr_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1002 [1/1] (0.00ns)   --->   "%conv2_buff_9_addr_1 = getelementptr [100 x float]* @conv2_buff_9, i64 0, i64 %tmp_66_cast" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 1002 'getelementptr' 'conv2_buff_9_addr_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1003 [2/2] (3.25ns)   --->   "%conv2_buff_0_load_5 = load float* %conv2_buff_0_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 1003 'load' 'conv2_buff_0_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_45 : Operation 1004 [2/2] (3.25ns)   --->   "%conv2_buff_1_load_5 = load float* %conv2_buff_1_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 1004 'load' 'conv2_buff_1_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_45 : Operation 1005 [2/2] (3.25ns)   --->   "%conv2_buff_2_load_5 = load float* %conv2_buff_2_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 1005 'load' 'conv2_buff_2_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_45 : Operation 1006 [2/2] (3.25ns)   --->   "%conv2_buff_3_load_5 = load float* %conv2_buff_3_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 1006 'load' 'conv2_buff_3_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_45 : Operation 1007 [2/2] (3.25ns)   --->   "%conv2_buff_4_load_5 = load float* %conv2_buff_4_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 1007 'load' 'conv2_buff_4_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_45 : Operation 1008 [2/2] (3.25ns)   --->   "%conv2_buff_5_load_5 = load float* %conv2_buff_5_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 1008 'load' 'conv2_buff_5_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_45 : Operation 1009 [2/2] (3.25ns)   --->   "%conv2_buff_6_load_5 = load float* %conv2_buff_6_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 1009 'load' 'conv2_buff_6_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_45 : Operation 1010 [2/2] (3.25ns)   --->   "%conv2_buff_7_load_5 = load float* %conv2_buff_7_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 1010 'load' 'conv2_buff_7_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_45 : Operation 1011 [2/2] (3.25ns)   --->   "%conv2_buff_8_load_5 = load float* %conv2_buff_8_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 1011 'load' 'conv2_buff_8_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_45 : Operation 1012 [2/2] (3.25ns)   --->   "%conv2_buff_9_load_5 = load float* %conv2_buff_9_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 1012 'load' 'conv2_buff_9_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_45 : Operation 1013 [2/2] (3.25ns)   --->   "%conv2_buff_10_load_5 = load float* %conv2_buff_10_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 1013 'load' 'conv2_buff_10_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_45 : Operation 1014 [2/2] (3.25ns)   --->   "%conv2_buff_11_load_5 = load float* %conv2_buff_11_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 1014 'load' 'conv2_buff_11_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_45 : Operation 1015 [2/2] (3.25ns)   --->   "%conv2_buff_12_load_5 = load float* %conv2_buff_12_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 1015 'load' 'conv2_buff_12_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_45 : Operation 1016 [2/2] (3.25ns)   --->   "%conv2_buff_13_load_5 = load float* %conv2_buff_13_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 1016 'load' 'conv2_buff_13_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_45 : Operation 1017 [2/2] (3.25ns)   --->   "%conv2_buff_14_load_5 = load float* %conv2_buff_14_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 1017 'load' 'conv2_buff_14_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_45 : Operation 1018 [2/2] (3.25ns)   --->   "%conv2_buff_15_load_5 = load float* %conv2_buff_15_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 1018 'load' 'conv2_buff_15_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>

State 46 <SV = 31> <Delay = 5.70>
ST_46 : Operation 1019 [1/4] (5.70ns)   --->   "%tmp_34 = fmul float %tmp_30, %tmp_51" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 1019 'fmul' 'tmp_34' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1020 [1/2] (3.25ns)   --->   "%conv2_buff_0_load_5 = load float* %conv2_buff_0_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 1020 'load' 'conv2_buff_0_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_46 : Operation 1021 [1/2] (3.25ns)   --->   "%conv2_buff_1_load_5 = load float* %conv2_buff_1_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 1021 'load' 'conv2_buff_1_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_46 : Operation 1022 [1/2] (3.25ns)   --->   "%conv2_buff_2_load_5 = load float* %conv2_buff_2_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 1022 'load' 'conv2_buff_2_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_46 : Operation 1023 [1/2] (3.25ns)   --->   "%conv2_buff_3_load_5 = load float* %conv2_buff_3_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 1023 'load' 'conv2_buff_3_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_46 : Operation 1024 [1/2] (3.25ns)   --->   "%conv2_buff_4_load_5 = load float* %conv2_buff_4_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 1024 'load' 'conv2_buff_4_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_46 : Operation 1025 [1/2] (3.25ns)   --->   "%conv2_buff_5_load_5 = load float* %conv2_buff_5_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 1025 'load' 'conv2_buff_5_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_46 : Operation 1026 [1/2] (3.25ns)   --->   "%conv2_buff_6_load_5 = load float* %conv2_buff_6_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 1026 'load' 'conv2_buff_6_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_46 : Operation 1027 [1/2] (3.25ns)   --->   "%conv2_buff_7_load_5 = load float* %conv2_buff_7_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 1027 'load' 'conv2_buff_7_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_46 : Operation 1028 [1/2] (3.25ns)   --->   "%conv2_buff_8_load_5 = load float* %conv2_buff_8_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 1028 'load' 'conv2_buff_8_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_46 : Operation 1029 [1/2] (3.25ns)   --->   "%conv2_buff_9_load_5 = load float* %conv2_buff_9_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 1029 'load' 'conv2_buff_9_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_46 : Operation 1030 [1/2] (3.25ns)   --->   "%conv2_buff_10_load_5 = load float* %conv2_buff_10_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 1030 'load' 'conv2_buff_10_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_46 : Operation 1031 [1/2] (3.25ns)   --->   "%conv2_buff_11_load_5 = load float* %conv2_buff_11_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 1031 'load' 'conv2_buff_11_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_46 : Operation 1032 [1/2] (3.25ns)   --->   "%conv2_buff_12_load_5 = load float* %conv2_buff_12_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 1032 'load' 'conv2_buff_12_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_46 : Operation 1033 [1/2] (3.25ns)   --->   "%conv2_buff_13_load_5 = load float* %conv2_buff_13_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 1033 'load' 'conv2_buff_13_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_46 : Operation 1034 [1/2] (3.25ns)   --->   "%conv2_buff_14_load_5 = load float* %conv2_buff_14_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 1034 'load' 'conv2_buff_14_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_46 : Operation 1035 [1/2] (3.25ns)   --->   "%conv2_buff_15_load_5 = load float* %conv2_buff_15_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 1035 'load' 'conv2_buff_15_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_46 : Operation 1036 [1/1] (2.06ns)   --->   "%tmp_59 = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %conv2_buff_0_load_5, float %conv2_buff_1_load_5, float %conv2_buff_2_load_5, float %conv2_buff_3_load_5, float %conv2_buff_4_load_5, float %conv2_buff_5_load_5, float %conv2_buff_6_load_5, float %conv2_buff_7_load_5, float %conv2_buff_8_load_5, float %conv2_buff_9_load_5, float %conv2_buff_10_load_5, float %conv2_buff_11_load_5, float %conv2_buff_12_load_5, float %conv2_buff_13_load_5, float %conv2_buff_14_load_5, float %conv2_buff_15_load_5, i4 %tmp_35) nounwind" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 1036 'mux' 'tmp_59' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 32> <Delay = 7.25>
ST_47 : Operation 1037 [5/5] (7.25ns)   --->   "%tmp_37 = fadd float %tmp_59, %tmp_34" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 1037 'fadd' 'tmp_37' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1038 [1/1] (2.13ns)   --->   "%indvar_flatten_next4 = add i18 1, %indvar_flatten4"   --->   Operation 1038 'add' 'indvar_flatten_next4' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 33> <Delay = 7.25>
ST_48 : Operation 1039 [4/5] (7.25ns)   --->   "%tmp_37 = fadd float %tmp_59, %tmp_34" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 1039 'fadd' 'tmp_37' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 34> <Delay = 7.25>
ST_49 : Operation 1040 [3/5] (7.25ns)   --->   "%tmp_37 = fadd float %tmp_59, %tmp_34" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 1040 'fadd' 'tmp_37' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 35> <Delay = 7.25>
ST_50 : Operation 1041 [2/5] (7.25ns)   --->   "%tmp_37 = fadd float %tmp_59, %tmp_34" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 1041 'fadd' 'tmp_37' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 36> <Delay = 7.25>
ST_51 : Operation 1042 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @L_L_L_conv2_label1_s)"   --->   Operation 1042 'specloopname' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1043 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @L_L_L_conv2_label1_s)"   --->   Operation 1043 'specloopname' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1044 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @L_L_conv2_label1_str)"   --->   Operation 1044 'specloopname' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1045 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @L_L_conv2_label1_str)"   --->   Operation 1045 'specloopname' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1046 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @L_conv2_label1_str)"   --->   Operation 1046 'specloopname' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1047 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str7) nounwind" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 1047 'specloopname' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1048 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 1048 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1049 [1/5] (7.25ns)   --->   "%tmp_37 = fadd float %tmp_59, %tmp_34" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 1049 'fadd' 'tmp_37' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1050 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 240000, i64 240000, i64 240000) nounwind"   --->   Operation 1050 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>

State 52 <SV = 37> <Delay = 3.25>
ST_52 : Operation 1051 [1/1] (3.25ns)   --->   "store float %tmp_37, float* %conv2_buff_14_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 1051 'store' <Predicate = (tmp_35 == 14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_52 : Operation 1052 [1/1] (0.00ns)   --->   "br label %.preheader15" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 1052 'br' <Predicate = (tmp_35 == 14)> <Delay = 0.00>
ST_52 : Operation 1053 [1/1] (3.25ns)   --->   "store float %tmp_37, float* %conv2_buff_13_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 1053 'store' <Predicate = (tmp_35 == 13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_52 : Operation 1054 [1/1] (0.00ns)   --->   "br label %.preheader15" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 1054 'br' <Predicate = (tmp_35 == 13)> <Delay = 0.00>
ST_52 : Operation 1055 [1/1] (3.25ns)   --->   "store float %tmp_37, float* %conv2_buff_12_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 1055 'store' <Predicate = (tmp_35 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_52 : Operation 1056 [1/1] (0.00ns)   --->   "br label %.preheader15" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 1056 'br' <Predicate = (tmp_35 == 12)> <Delay = 0.00>
ST_52 : Operation 1057 [1/1] (3.25ns)   --->   "store float %tmp_37, float* %conv2_buff_11_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 1057 'store' <Predicate = (tmp_35 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_52 : Operation 1058 [1/1] (0.00ns)   --->   "br label %.preheader15" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 1058 'br' <Predicate = (tmp_35 == 11)> <Delay = 0.00>
ST_52 : Operation 1059 [1/1] (3.25ns)   --->   "store float %tmp_37, float* %conv2_buff_10_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 1059 'store' <Predicate = (tmp_35 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_52 : Operation 1060 [1/1] (0.00ns)   --->   "br label %.preheader15" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 1060 'br' <Predicate = (tmp_35 == 10)> <Delay = 0.00>
ST_52 : Operation 1061 [1/1] (3.25ns)   --->   "store float %tmp_37, float* %conv2_buff_9_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 1061 'store' <Predicate = (tmp_35 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_52 : Operation 1062 [1/1] (0.00ns)   --->   "br label %.preheader15" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 1062 'br' <Predicate = (tmp_35 == 9)> <Delay = 0.00>
ST_52 : Operation 1063 [1/1] (3.25ns)   --->   "store float %tmp_37, float* %conv2_buff_8_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 1063 'store' <Predicate = (tmp_35 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_52 : Operation 1064 [1/1] (0.00ns)   --->   "br label %.preheader15" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 1064 'br' <Predicate = (tmp_35 == 8)> <Delay = 0.00>
ST_52 : Operation 1065 [1/1] (3.25ns)   --->   "store float %tmp_37, float* %conv2_buff_7_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 1065 'store' <Predicate = (tmp_35 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_52 : Operation 1066 [1/1] (0.00ns)   --->   "br label %.preheader15" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 1066 'br' <Predicate = (tmp_35 == 7)> <Delay = 0.00>
ST_52 : Operation 1067 [1/1] (3.25ns)   --->   "store float %tmp_37, float* %conv2_buff_6_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 1067 'store' <Predicate = (tmp_35 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_52 : Operation 1068 [1/1] (0.00ns)   --->   "br label %.preheader15" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 1068 'br' <Predicate = (tmp_35 == 6)> <Delay = 0.00>
ST_52 : Operation 1069 [1/1] (3.25ns)   --->   "store float %tmp_37, float* %conv2_buff_5_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 1069 'store' <Predicate = (tmp_35 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_52 : Operation 1070 [1/1] (0.00ns)   --->   "br label %.preheader15" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 1070 'br' <Predicate = (tmp_35 == 5)> <Delay = 0.00>
ST_52 : Operation 1071 [1/1] (3.25ns)   --->   "store float %tmp_37, float* %conv2_buff_4_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 1071 'store' <Predicate = (tmp_35 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_52 : Operation 1072 [1/1] (0.00ns)   --->   "br label %.preheader15" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 1072 'br' <Predicate = (tmp_35 == 4)> <Delay = 0.00>
ST_52 : Operation 1073 [1/1] (3.25ns)   --->   "store float %tmp_37, float* %conv2_buff_3_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 1073 'store' <Predicate = (tmp_35 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_52 : Operation 1074 [1/1] (0.00ns)   --->   "br label %.preheader15" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 1074 'br' <Predicate = (tmp_35 == 3)> <Delay = 0.00>
ST_52 : Operation 1075 [1/1] (3.25ns)   --->   "store float %tmp_37, float* %conv2_buff_2_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 1075 'store' <Predicate = (tmp_35 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_52 : Operation 1076 [1/1] (0.00ns)   --->   "br label %.preheader15" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 1076 'br' <Predicate = (tmp_35 == 2)> <Delay = 0.00>
ST_52 : Operation 1077 [1/1] (3.25ns)   --->   "store float %tmp_37, float* %conv2_buff_1_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 1077 'store' <Predicate = (tmp_35 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_52 : Operation 1078 [1/1] (0.00ns)   --->   "br label %.preheader15" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 1078 'br' <Predicate = (tmp_35 == 1)> <Delay = 0.00>
ST_52 : Operation 1079 [1/1] (3.25ns)   --->   "store float %tmp_37, float* %conv2_buff_0_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 1079 'store' <Predicate = (tmp_35 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_52 : Operation 1080 [1/1] (0.00ns)   --->   "br label %.preheader15" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 1080 'br' <Predicate = (tmp_35 == 0)> <Delay = 0.00>
ST_52 : Operation 1081 [1/1] (3.25ns)   --->   "store float %tmp_37, float* %conv2_buff_15_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 1081 'store' <Predicate = (tmp_35 == 15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_52 : Operation 1082 [1/1] (0.00ns)   --->   "br label %.preheader15" [../2C_prj/lenet5/conv.cpp:90]   --->   Operation 1082 'br' <Predicate = (tmp_35 == 15)> <Delay = 0.00>

State 53 <SV = 26> <Delay = 1.76>
ST_53 : Operation 1083 [1/1] (1.76ns)   --->   "br label %.preheader14" [../2C_prj/lenet5/conv.cpp:98]   --->   Operation 1083 'br' <Predicate = true> <Delay = 1.76>

State 54 <SV = 27> <Delay = 5.33>
ST_54 : Operation 1084 [1/1] (0.00ns)   --->   "%exitcond_flatten13 = phi i1 [ %exitcond_flatten5, %._crit_edge211 ], [ false, %.preheader14.preheader ]"   --->   Operation 1084 'phi' 'exitcond_flatten13' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1085 [1/1] (0.00ns)   --->   "%exitcond8 = phi i1 [ %exitcond1, %._crit_edge211 ], [ false, %.preheader14.preheader ]" [../2C_prj/lenet5/conv.cpp:101]   --->   Operation 1085 'phi' 'exitcond8' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1086 [1/1] (0.00ns)   --->   "%chl = phi i5 [ %chl_1, %._crit_edge211 ], [ 0, %.preheader14.preheader ]"   --->   Operation 1086 'phi' 'chl' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1087 [1/1] (0.00ns)   --->   "%c4 = phi i4 [ %c2_mid2, %._crit_edge211 ], [ 0, %.preheader14.preheader ]" [../2C_prj/lenet5/conv.cpp:101]   --->   Operation 1087 'phi' 'c4' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1088 [1/1] (0.00ns)   --->   "%indvar_flatten5 = phi i9 [ %indvar_flatten_next7, %._crit_edge211 ], [ 0, %.preheader14.preheader ]"   --->   Operation 1088 'phi' 'indvar_flatten5' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1089 [1/1] (0.00ns)   --->   "%r4 = phi i4 [ %r1_mid2, %._crit_edge211 ], [ 0, %.preheader14.preheader ]" [../2C_prj/lenet5/conv.cpp:98]   --->   Operation 1089 'phi' 'r4' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1090 [1/1] (0.00ns)   --->   "%indvar_flatten6 = phi i11 [ %indvar_flatten_next8, %._crit_edge211 ], [ 0, %.preheader14.preheader ]"   --->   Operation 1090 'phi' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1091 [1/1] (1.73ns)   --->   "%r_1 = add i4 1, %r4" [../2C_prj/lenet5/conv.cpp:98]   --->   Operation 1091 'add' 'r_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1092 [1/1] (1.02ns)   --->   "%c2_mid = select i1 %exitcond_flatten13, i4 0, i4 %c4" [../2C_prj/lenet5/conv.cpp:101]   --->   Operation 1092 'select' 'c2_mid' <Predicate = true> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1093 [1/1] (0.00ns) (grouped into LUT with out node exitcond1_mid)   --->   "%not_exitcond_flatten_6 = xor i1 %exitcond_flatten13, true" [../2C_prj/lenet5/conv.cpp:101]   --->   Operation 1093 'xor' 'not_exitcond_flatten_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1094 [1/1] (0.97ns) (out node of the LUT)   --->   "%exitcond1_mid = and i1 %exitcond8, %not_exitcond_flatten_6" [../2C_prj/lenet5/conv.cpp:101]   --->   Operation 1094 'and' 'exitcond1_mid' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1095 [1/1] (1.02ns)   --->   "%r1_mid2 = select i1 %exitcond_flatten13, i4 %r_1, i4 %r4" [../2C_prj/lenet5/conv.cpp:98]   --->   Operation 1095 'select' 'r1_mid2' <Predicate = true> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1096 [1/1] (1.73ns)   --->   "%c_1 = add i4 1, %c2_mid" [../2C_prj/lenet5/conv.cpp:99]   --->   Operation 1096 'add' 'c_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1097 [1/1] (0.00ns) (grouped into LUT with out node chl_mid2)   --->   "%tmp_61 = or i1 %exitcond1_mid, %exitcond_flatten13" [../2C_prj/lenet5/conv.cpp:101]   --->   Operation 1097 'or' 'tmp_61' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1098 [1/1] (1.21ns) (out node of the LUT)   --->   "%chl_mid2 = select i1 %tmp_61, i5 0, i5 %chl" [../2C_prj/lenet5/conv.cpp:101]   --->   Operation 1098 'select' 'chl_mid2' <Predicate = true> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1099 [1/1] (0.00ns)   --->   "%tmp_41 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str8) nounwind" [../2C_prj/lenet5/conv.cpp:101]   --->   Operation 1099 'specregionbegin' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1100 [1/1] (0.00ns)   --->   "%tmp_66 = trunc i5 %chl_mid2 to i4" [../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1100 'trunc' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1101 [1/1] (1.42ns)   --->   "switch i4 %tmp_66, label %case15.i [
    i4 0, label %case0.i
    i4 1, label %case1.i
    i4 2, label %case2.i
    i4 3, label %case3.i
    i4 4, label %case4.i
    i4 5, label %case5.i
    i4 6, label %case6.i
    i4 7, label %case7.i
    i4 -8, label %case8.i
    i4 -7, label %case9.i
    i4 -6, label %case10.i
    i4 -5, label %case11.i
    i4 -4, label %case12.i
    i4 -3, label %case13.i
    i4 -2, label %case14.i
  ]" [aesl_mux_load.16floatP.i4:33->../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1101 'switch' <Predicate = true> <Delay = 1.42>
ST_54 : Operation 1102 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str8, i32 %tmp_41) nounwind" [../2C_prj/lenet5/conv.cpp:104]   --->   Operation 1102 'specregionend' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1103 [1/1] (1.78ns)   --->   "%chl_1 = add i5 %chl_mid2, 1" [../2C_prj/lenet5/conv.cpp:101]   --->   Operation 1103 'add' 'chl_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1104 [1/1] (1.82ns)   --->   "%indvar_flatten104_op = add i9 %indvar_flatten5, 1"   --->   Operation 1104 'add' 'indvar_flatten104_op' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1105 [1/1] (0.96ns)   --->   "%indvar_flatten_next7 = select i1 %exitcond_flatten13, i9 1, i9 %indvar_flatten104_op"   --->   Operation 1105 'select' 'indvar_flatten_next7' <Predicate = true> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1106 [1/1] (1.36ns)   --->   "%exitcond1 = icmp eq i5 %chl_1, -16" [../2C_prj/lenet5/conv.cpp:101]   --->   Operation 1106 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1107 [1/1] (1.66ns)   --->   "%exitcond_flatten5 = icmp eq i9 %indvar_flatten_next7, 160"   --->   Operation 1107 'icmp' 'exitcond_flatten5' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1108 [1/1] (1.88ns)   --->   "%exitcond_flatten6 = icmp eq i11 %indvar_flatten6, -449"   --->   Operation 1108 'icmp' 'exitcond_flatten6' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1109 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten6, label %.preheader11.preheader, label %.preheader14"   --->   Operation 1109 'br' <Predicate = true> <Delay = 0.00>

State 55 <SV = 28> <Delay = 7.94>
ST_55 : Operation 1110 [1/1] (1.02ns)   --->   "%c2_mid2 = select i1 %exitcond1_mid, i4 %c_1, i4 %c2_mid" [../2C_prj/lenet5/conv.cpp:101]   --->   Operation 1110 'select' 'c2_mid2' <Predicate = true> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1111 [1/1] (0.00ns)   --->   "%tmp_cast = zext i4 %c2_mid2 to i8" [../2C_prj/lenet5/conv.cpp:101]   --->   Operation 1111 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1112 [1/1] (0.00ns)   --->   "%tmp_62 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %r1_mid2, i3 0)" [../2C_prj/lenet5/conv.cpp:98]   --->   Operation 1112 'bitconcatenate' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1113 [1/1] (0.00ns)   --->   "%p_shl7_cast = zext i7 %tmp_62 to i8" [../2C_prj/lenet5/conv.cpp:98]   --->   Operation 1113 'zext' 'p_shl7_cast' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1114 [1/1] (0.00ns)   --->   "%tmp_63 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r1_mid2, i1 false)" [../2C_prj/lenet5/conv.cpp:98]   --->   Operation 1114 'bitconcatenate' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1115 [1/1] (0.00ns)   --->   "%p_shl8_cast = zext i5 %tmp_63 to i8" [../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1115 'zext' 'p_shl8_cast' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1116 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_64 = add i8 %p_shl7_cast, %p_shl8_cast" [../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1116 'add' 'tmp_64' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 1117 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%tmp_65 = add i8 %tmp_cast, %tmp_64" [../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1117 'add' 'tmp_65' <Predicate = true> <Delay = 3.66> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 1118 [1/1] (0.00ns)   --->   "%tmp_71_cast = zext i8 %tmp_65 to i64" [../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1118 'zext' 'tmp_71_cast' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1119 [1/1] (0.00ns)   --->   "%conv2_buff_0_addr = getelementptr [100 x float]* @conv2_buff_0, i64 0, i64 %tmp_71_cast" [../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1119 'getelementptr' 'conv2_buff_0_addr' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1120 [1/1] (0.00ns)   --->   "%conv2_buff_1_addr = getelementptr [100 x float]* @conv2_buff_1, i64 0, i64 %tmp_71_cast" [../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1120 'getelementptr' 'conv2_buff_1_addr' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1121 [1/1] (0.00ns)   --->   "%conv2_buff_10_addr = getelementptr [100 x float]* @conv2_buff_10, i64 0, i64 %tmp_71_cast" [../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1121 'getelementptr' 'conv2_buff_10_addr' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1122 [1/1] (0.00ns)   --->   "%conv2_buff_11_addr = getelementptr [100 x float]* @conv2_buff_11, i64 0, i64 %tmp_71_cast" [../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1122 'getelementptr' 'conv2_buff_11_addr' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1123 [1/1] (0.00ns)   --->   "%conv2_buff_12_addr = getelementptr [100 x float]* @conv2_buff_12, i64 0, i64 %tmp_71_cast" [../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1123 'getelementptr' 'conv2_buff_12_addr' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1124 [1/1] (0.00ns)   --->   "%conv2_buff_13_addr = getelementptr [100 x float]* @conv2_buff_13, i64 0, i64 %tmp_71_cast" [../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1124 'getelementptr' 'conv2_buff_13_addr' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1125 [1/1] (0.00ns)   --->   "%conv2_buff_14_addr = getelementptr [100 x float]* @conv2_buff_14, i64 0, i64 %tmp_71_cast" [../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1125 'getelementptr' 'conv2_buff_14_addr' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1126 [1/1] (0.00ns)   --->   "%conv2_buff_15_addr = getelementptr [100 x float]* @conv2_buff_15, i64 0, i64 %tmp_71_cast" [../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1126 'getelementptr' 'conv2_buff_15_addr' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1127 [1/1] (0.00ns)   --->   "%conv2_buff_2_addr = getelementptr [100 x float]* @conv2_buff_2, i64 0, i64 %tmp_71_cast" [../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1127 'getelementptr' 'conv2_buff_2_addr' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1128 [1/1] (0.00ns)   --->   "%conv2_buff_3_addr = getelementptr [100 x float]* @conv2_buff_3, i64 0, i64 %tmp_71_cast" [../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1128 'getelementptr' 'conv2_buff_3_addr' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1129 [1/1] (0.00ns)   --->   "%conv2_buff_4_addr = getelementptr [100 x float]* @conv2_buff_4, i64 0, i64 %tmp_71_cast" [../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1129 'getelementptr' 'conv2_buff_4_addr' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1130 [1/1] (0.00ns)   --->   "%conv2_buff_5_addr = getelementptr [100 x float]* @conv2_buff_5, i64 0, i64 %tmp_71_cast" [../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1130 'getelementptr' 'conv2_buff_5_addr' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1131 [1/1] (0.00ns)   --->   "%conv2_buff_6_addr = getelementptr [100 x float]* @conv2_buff_6, i64 0, i64 %tmp_71_cast" [../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1131 'getelementptr' 'conv2_buff_6_addr' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1132 [1/1] (0.00ns)   --->   "%conv2_buff_7_addr = getelementptr [100 x float]* @conv2_buff_7, i64 0, i64 %tmp_71_cast" [../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1132 'getelementptr' 'conv2_buff_7_addr' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1133 [1/1] (0.00ns)   --->   "%conv2_buff_8_addr = getelementptr [100 x float]* @conv2_buff_8, i64 0, i64 %tmp_71_cast" [../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1133 'getelementptr' 'conv2_buff_8_addr' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1134 [1/1] (0.00ns)   --->   "%conv2_buff_9_addr = getelementptr [100 x float]* @conv2_buff_9, i64 0, i64 %tmp_71_cast" [../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1134 'getelementptr' 'conv2_buff_9_addr' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1135 [2/2] (3.25ns)   --->   "%conv2_buff_0_load = load float* %conv2_buff_0_addr, align 4" [../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1135 'load' 'conv2_buff_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_55 : Operation 1136 [2/2] (3.25ns)   --->   "%conv2_buff_1_load = load float* %conv2_buff_1_addr, align 4" [../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1136 'load' 'conv2_buff_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_55 : Operation 1137 [2/2] (3.25ns)   --->   "%conv2_buff_2_load = load float* %conv2_buff_2_addr, align 4" [../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1137 'load' 'conv2_buff_2_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_55 : Operation 1138 [2/2] (3.25ns)   --->   "%conv2_buff_3_load = load float* %conv2_buff_3_addr, align 4" [../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1138 'load' 'conv2_buff_3_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_55 : Operation 1139 [2/2] (3.25ns)   --->   "%conv2_buff_4_load = load float* %conv2_buff_4_addr, align 4" [../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1139 'load' 'conv2_buff_4_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_55 : Operation 1140 [2/2] (3.25ns)   --->   "%conv2_buff_5_load = load float* %conv2_buff_5_addr, align 4" [../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1140 'load' 'conv2_buff_5_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_55 : Operation 1141 [2/2] (3.25ns)   --->   "%conv2_buff_6_load = load float* %conv2_buff_6_addr, align 4" [../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1141 'load' 'conv2_buff_6_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_55 : Operation 1142 [2/2] (3.25ns)   --->   "%conv2_buff_7_load = load float* %conv2_buff_7_addr, align 4" [../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1142 'load' 'conv2_buff_7_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_55 : Operation 1143 [2/2] (3.25ns)   --->   "%conv2_buff_8_load = load float* %conv2_buff_8_addr, align 4" [../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1143 'load' 'conv2_buff_8_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_55 : Operation 1144 [2/2] (3.25ns)   --->   "%conv2_buff_9_load = load float* %conv2_buff_9_addr, align 4" [../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1144 'load' 'conv2_buff_9_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_55 : Operation 1145 [2/2] (3.25ns)   --->   "%conv2_buff_10_load = load float* %conv2_buff_10_addr, align 4" [../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1145 'load' 'conv2_buff_10_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_55 : Operation 1146 [2/2] (3.25ns)   --->   "%conv2_buff_11_load = load float* %conv2_buff_11_addr, align 4" [../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1146 'load' 'conv2_buff_11_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_55 : Operation 1147 [2/2] (3.25ns)   --->   "%conv2_buff_12_load = load float* %conv2_buff_12_addr, align 4" [../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1147 'load' 'conv2_buff_12_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_55 : Operation 1148 [2/2] (3.25ns)   --->   "%conv2_buff_13_load = load float* %conv2_buff_13_addr, align 4" [../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1148 'load' 'conv2_buff_13_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_55 : Operation 1149 [2/2] (3.25ns)   --->   "%conv2_buff_14_load = load float* %conv2_buff_14_addr, align 4" [../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1149 'load' 'conv2_buff_14_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_55 : Operation 1150 [2/2] (3.25ns)   --->   "%conv2_buff_15_load = load float* %conv2_buff_15_addr, align 4" [../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1150 'load' 'conv2_buff_15_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>

State 56 <SV = 29> <Delay = 5.31>
ST_56 : Operation 1151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @L_L_conv2_label2_str)"   --->   Operation 1151 'specloopname' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1152 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @L_conv2_label2_str)"   --->   Operation 1152 'specloopname' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str8) nounwind" [../2C_prj/lenet5/conv.cpp:101]   --->   Operation 1153 'specloopname' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1154 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1154 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1155 [1/2] (3.25ns)   --->   "%conv2_buff_0_load = load float* %conv2_buff_0_addr, align 4" [../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1155 'load' 'conv2_buff_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_56 : Operation 1156 [1/2] (3.25ns)   --->   "%conv2_buff_1_load = load float* %conv2_buff_1_addr, align 4" [../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1156 'load' 'conv2_buff_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_56 : Operation 1157 [1/2] (3.25ns)   --->   "%conv2_buff_2_load = load float* %conv2_buff_2_addr, align 4" [../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1157 'load' 'conv2_buff_2_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_56 : Operation 1158 [1/2] (3.25ns)   --->   "%conv2_buff_3_load = load float* %conv2_buff_3_addr, align 4" [../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1158 'load' 'conv2_buff_3_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_56 : Operation 1159 [1/2] (3.25ns)   --->   "%conv2_buff_4_load = load float* %conv2_buff_4_addr, align 4" [../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1159 'load' 'conv2_buff_4_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_56 : Operation 1160 [1/2] (3.25ns)   --->   "%conv2_buff_5_load = load float* %conv2_buff_5_addr, align 4" [../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1160 'load' 'conv2_buff_5_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_56 : Operation 1161 [1/2] (3.25ns)   --->   "%conv2_buff_6_load = load float* %conv2_buff_6_addr, align 4" [../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1161 'load' 'conv2_buff_6_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_56 : Operation 1162 [1/2] (3.25ns)   --->   "%conv2_buff_7_load = load float* %conv2_buff_7_addr, align 4" [../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1162 'load' 'conv2_buff_7_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_56 : Operation 1163 [1/2] (3.25ns)   --->   "%conv2_buff_8_load = load float* %conv2_buff_8_addr, align 4" [../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1163 'load' 'conv2_buff_8_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_56 : Operation 1164 [1/2] (3.25ns)   --->   "%conv2_buff_9_load = load float* %conv2_buff_9_addr, align 4" [../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1164 'load' 'conv2_buff_9_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_56 : Operation 1165 [1/2] (3.25ns)   --->   "%conv2_buff_10_load = load float* %conv2_buff_10_addr, align 4" [../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1165 'load' 'conv2_buff_10_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_56 : Operation 1166 [1/2] (3.25ns)   --->   "%conv2_buff_11_load = load float* %conv2_buff_11_addr, align 4" [../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1166 'load' 'conv2_buff_11_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_56 : Operation 1167 [1/2] (3.25ns)   --->   "%conv2_buff_12_load = load float* %conv2_buff_12_addr, align 4" [../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1167 'load' 'conv2_buff_12_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_56 : Operation 1168 [1/2] (3.25ns)   --->   "%conv2_buff_13_load = load float* %conv2_buff_13_addr, align 4" [../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1168 'load' 'conv2_buff_13_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_56 : Operation 1169 [1/2] (3.25ns)   --->   "%conv2_buff_14_load = load float* %conv2_buff_14_addr, align 4" [../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1169 'load' 'conv2_buff_14_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_56 : Operation 1170 [1/2] (3.25ns)   --->   "%conv2_buff_15_load = load float* %conv2_buff_15_addr, align 4" [../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1170 'load' 'conv2_buff_15_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_56 : Operation 1171 [1/1] (2.06ns)   --->   "%tmp_42 = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %conv2_buff_0_load, float %conv2_buff_1_load, float %conv2_buff_2_load, float %conv2_buff_3_load, float %conv2_buff_4_load, float %conv2_buff_5_load, float %conv2_buff_6_load, float %conv2_buff_7_load, float %conv2_buff_8_load, float %conv2_buff_9_load, float %conv2_buff_10_load, float %conv2_buff_11_load, float %conv2_buff_12_load, float %conv2_buff_13_load, float %conv2_buff_14_load, float %conv2_buff_15_load, i4 %tmp_66) nounwind" [../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1171 'mux' 'tmp_42' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1172 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1600, i64 1600, i64 1600) nounwind"   --->   Operation 1172 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1173 [1/1] (1.63ns)   --->   "%indvar_flatten_next8 = add i11 1, %indvar_flatten6"   --->   Operation 1173 'add' 'indvar_flatten_next8' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1174 [1/1] (0.00ns)   --->   "%B_CONV2_14_load = load float* @B_CONV2_14, align 4" [aesl_mux_load.16floatP.i4:29->../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1174 'load' 'B_CONV2_14_load' <Predicate = (tmp_66 == 14)> <Delay = 0.00>
ST_56 : Operation 1175 [1/1] (2.19ns)   --->   "br label %aesl_mux_load.16floatP.i4.exit" [aesl_mux_load.16floatP.i4:32->../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1175 'br' <Predicate = (tmp_66 == 14)> <Delay = 2.19>
ST_56 : Operation 1176 [1/1] (0.00ns)   --->   "%B_CONV2_13_load = load float* @B_CONV2_13, align 4" [aesl_mux_load.16floatP.i4:27->../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1176 'load' 'B_CONV2_13_load' <Predicate = (tmp_66 == 13)> <Delay = 0.00>
ST_56 : Operation 1177 [1/1] (2.19ns)   --->   "br label %aesl_mux_load.16floatP.i4.exit" [aesl_mux_load.16floatP.i4:32->../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1177 'br' <Predicate = (tmp_66 == 13)> <Delay = 2.19>
ST_56 : Operation 1178 [1/1] (0.00ns)   --->   "%B_CONV2_12_load = load float* @B_CONV2_12, align 4" [aesl_mux_load.16floatP.i4:25->../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1178 'load' 'B_CONV2_12_load' <Predicate = (tmp_66 == 12)> <Delay = 0.00>
ST_56 : Operation 1179 [1/1] (2.19ns)   --->   "br label %aesl_mux_load.16floatP.i4.exit" [aesl_mux_load.16floatP.i4:32->../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1179 'br' <Predicate = (tmp_66 == 12)> <Delay = 2.19>
ST_56 : Operation 1180 [1/1] (0.00ns)   --->   "%B_CONV2_11_load = load float* @B_CONV2_11, align 4" [aesl_mux_load.16floatP.i4:23->../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1180 'load' 'B_CONV2_11_load' <Predicate = (tmp_66 == 11)> <Delay = 0.00>
ST_56 : Operation 1181 [1/1] (2.19ns)   --->   "br label %aesl_mux_load.16floatP.i4.exit" [aesl_mux_load.16floatP.i4:32->../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1181 'br' <Predicate = (tmp_66 == 11)> <Delay = 2.19>
ST_56 : Operation 1182 [1/1] (0.00ns)   --->   "%B_CONV2_10_load = load float* @B_CONV2_10, align 4" [aesl_mux_load.16floatP.i4:21->../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1182 'load' 'B_CONV2_10_load' <Predicate = (tmp_66 == 10)> <Delay = 0.00>
ST_56 : Operation 1183 [1/1] (2.19ns)   --->   "br label %aesl_mux_load.16floatP.i4.exit" [aesl_mux_load.16floatP.i4:32->../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1183 'br' <Predicate = (tmp_66 == 10)> <Delay = 2.19>
ST_56 : Operation 1184 [1/1] (0.00ns)   --->   "%B_CONV2_9_load = load float* @B_CONV2_9, align 4" [aesl_mux_load.16floatP.i4:19->../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1184 'load' 'B_CONV2_9_load' <Predicate = (tmp_66 == 9)> <Delay = 0.00>
ST_56 : Operation 1185 [1/1] (2.19ns)   --->   "br label %aesl_mux_load.16floatP.i4.exit" [aesl_mux_load.16floatP.i4:32->../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1185 'br' <Predicate = (tmp_66 == 9)> <Delay = 2.19>
ST_56 : Operation 1186 [1/1] (0.00ns)   --->   "%B_CONV2_8_load = load float* @B_CONV2_8, align 4" [aesl_mux_load.16floatP.i4:17->../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1186 'load' 'B_CONV2_8_load' <Predicate = (tmp_66 == 8)> <Delay = 0.00>
ST_56 : Operation 1187 [1/1] (2.19ns)   --->   "br label %aesl_mux_load.16floatP.i4.exit" [aesl_mux_load.16floatP.i4:32->../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1187 'br' <Predicate = (tmp_66 == 8)> <Delay = 2.19>
ST_56 : Operation 1188 [1/1] (0.00ns)   --->   "%B_CONV2_7_load = load float* @B_CONV2_7, align 4" [aesl_mux_load.16floatP.i4:15->../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1188 'load' 'B_CONV2_7_load' <Predicate = (tmp_66 == 7)> <Delay = 0.00>
ST_56 : Operation 1189 [1/1] (2.19ns)   --->   "br label %aesl_mux_load.16floatP.i4.exit" [aesl_mux_load.16floatP.i4:32->../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1189 'br' <Predicate = (tmp_66 == 7)> <Delay = 2.19>
ST_56 : Operation 1190 [1/1] (0.00ns)   --->   "%B_CONV2_6_load = load float* @B_CONV2_6, align 4" [aesl_mux_load.16floatP.i4:13->../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1190 'load' 'B_CONV2_6_load' <Predicate = (tmp_66 == 6)> <Delay = 0.00>
ST_56 : Operation 1191 [1/1] (2.19ns)   --->   "br label %aesl_mux_load.16floatP.i4.exit" [aesl_mux_load.16floatP.i4:32->../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1191 'br' <Predicate = (tmp_66 == 6)> <Delay = 2.19>
ST_56 : Operation 1192 [1/1] (0.00ns)   --->   "%B_CONV2_5_load = load float* @B_CONV2_5, align 4" [aesl_mux_load.16floatP.i4:11->../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1192 'load' 'B_CONV2_5_load' <Predicate = (tmp_66 == 5)> <Delay = 0.00>
ST_56 : Operation 1193 [1/1] (2.19ns)   --->   "br label %aesl_mux_load.16floatP.i4.exit" [aesl_mux_load.16floatP.i4:32->../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1193 'br' <Predicate = (tmp_66 == 5)> <Delay = 2.19>
ST_56 : Operation 1194 [1/1] (0.00ns)   --->   "%B_CONV2_4_load = load float* @B_CONV2_4, align 4" [aesl_mux_load.16floatP.i4:9->../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1194 'load' 'B_CONV2_4_load' <Predicate = (tmp_66 == 4)> <Delay = 0.00>
ST_56 : Operation 1195 [1/1] (2.19ns)   --->   "br label %aesl_mux_load.16floatP.i4.exit" [aesl_mux_load.16floatP.i4:32->../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1195 'br' <Predicate = (tmp_66 == 4)> <Delay = 2.19>
ST_56 : Operation 1196 [1/1] (0.00ns)   --->   "%B_CONV2_3_load = load float* @B_CONV2_3, align 4" [aesl_mux_load.16floatP.i4:7->../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1196 'load' 'B_CONV2_3_load' <Predicate = (tmp_66 == 3)> <Delay = 0.00>
ST_56 : Operation 1197 [1/1] (2.19ns)   --->   "br label %aesl_mux_load.16floatP.i4.exit" [aesl_mux_load.16floatP.i4:32->../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1197 'br' <Predicate = (tmp_66 == 3)> <Delay = 2.19>
ST_56 : Operation 1198 [1/1] (0.00ns)   --->   "%B_CONV2_2_load = load float* @B_CONV2_2, align 4" [aesl_mux_load.16floatP.i4:5->../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1198 'load' 'B_CONV2_2_load' <Predicate = (tmp_66 == 2)> <Delay = 0.00>
ST_56 : Operation 1199 [1/1] (2.19ns)   --->   "br label %aesl_mux_load.16floatP.i4.exit" [aesl_mux_load.16floatP.i4:32->../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1199 'br' <Predicate = (tmp_66 == 2)> <Delay = 2.19>
ST_56 : Operation 1200 [1/1] (0.00ns)   --->   "%B_CONV2_1_load = load float* @B_CONV2_1, align 4" [aesl_mux_load.16floatP.i4:3->../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1200 'load' 'B_CONV2_1_load' <Predicate = (tmp_66 == 1)> <Delay = 0.00>
ST_56 : Operation 1201 [1/1] (2.19ns)   --->   "br label %aesl_mux_load.16floatP.i4.exit" [aesl_mux_load.16floatP.i4:32->../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1201 'br' <Predicate = (tmp_66 == 1)> <Delay = 2.19>
ST_56 : Operation 1202 [1/1] (0.00ns)   --->   "%B_CONV2_0_load = load float* @B_CONV2_0, align 4" [aesl_mux_load.16floatP.i4:1->../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1202 'load' 'B_CONV2_0_load' <Predicate = (tmp_66 == 0)> <Delay = 0.00>
ST_56 : Operation 1203 [1/1] (2.19ns)   --->   "br label %aesl_mux_load.16floatP.i4.exit" [aesl_mux_load.16floatP.i4:32->../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1203 'br' <Predicate = (tmp_66 == 0)> <Delay = 2.19>
ST_56 : Operation 1204 [1/1] (0.00ns)   --->   "%B_CONV2_15_load = load float* @B_CONV2_15, align 4" [aesl_mux_load.16floatP.i4:31->../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1204 'load' 'B_CONV2_15_load' <Predicate = (tmp_66 == 15)> <Delay = 0.00>
ST_56 : Operation 1205 [1/1] (2.19ns)   --->   "br label %aesl_mux_load.16floatP.i4.exit" [aesl_mux_load.16floatP.i4:32->../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1205 'br' <Predicate = (tmp_66 == 15)> <Delay = 2.19>

State 57 <SV = 30> <Delay = 7.25>
ST_57 : Operation 1206 [1/1] (0.00ns)   --->   "%UnifiedRetVal_i = phi float [ %B_CONV2_0_load, %case0.i ], [ %B_CONV2_1_load, %case1.i ], [ %B_CONV2_2_load, %case2.i ], [ %B_CONV2_3_load, %case3.i ], [ %B_CONV2_4_load, %case4.i ], [ %B_CONV2_5_load, %case5.i ], [ %B_CONV2_6_load, %case6.i ], [ %B_CONV2_7_load, %case7.i ], [ %B_CONV2_8_load, %case8.i ], [ %B_CONV2_9_load, %case9.i ], [ %B_CONV2_10_load, %case10.i ], [ %B_CONV2_11_load, %case11.i ], [ %B_CONV2_12_load, %case12.i ], [ %B_CONV2_13_load, %case13.i ], [ %B_CONV2_14_load, %case14.i ], [ %B_CONV2_15_load, %case15.i ]" [aesl_mux_load.16floatP.i4:1->../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1206 'phi' 'UnifiedRetVal_i' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1207 [5/5] (7.25ns)   --->   "%tmp_7 = fadd float %tmp_42, %UnifiedRetVal_i" [../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1207 'fadd' 'tmp_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1208 [1/1] (1.42ns)   --->   "switch i4 %tmp_66, label %branch47 [
    i4 0, label %branch32
    i4 1, label %branch33
    i4 2, label %branch34
    i4 3, label %branch35
    i4 4, label %branch36
    i4 5, label %branch37
    i4 6, label %branch38
    i4 7, label %branch39
    i4 -8, label %branch40
    i4 -7, label %branch41
    i4 -6, label %branch42
    i4 -5, label %branch43
    i4 -4, label %branch44
    i4 -3, label %branch45
    i4 -2, label %branch46
  ]" [../2C_prj/lenet5/conv.cpp:103]   --->   Operation 1208 'switch' <Predicate = true> <Delay = 1.42>

State 58 <SV = 31> <Delay = 7.25>
ST_58 : Operation 1209 [4/5] (7.25ns)   --->   "%tmp_7 = fadd float %tmp_42, %UnifiedRetVal_i" [../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1209 'fadd' 'tmp_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 32> <Delay = 7.25>
ST_59 : Operation 1210 [3/5] (7.25ns)   --->   "%tmp_7 = fadd float %tmp_42, %UnifiedRetVal_i" [../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1210 'fadd' 'tmp_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 33> <Delay = 7.25>
ST_60 : Operation 1211 [2/5] (7.25ns)   --->   "%tmp_7 = fadd float %tmp_42, %UnifiedRetVal_i" [../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1211 'fadd' 'tmp_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 34> <Delay = 7.25>
ST_61 : Operation 1212 [1/5] (7.25ns)   --->   "%tmp_7 = fadd float %tmp_42, %UnifiedRetVal_i" [../2C_prj/lenet5/conv.cpp:102]   --->   Operation 1212 'fadd' 'tmp_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 35> <Delay = 7.76>
ST_62 : Operation 1213 [1/1] (0.00ns)   --->   "%tmp_7_to_int = bitcast float %tmp_7 to i32" [../2C_prj/lenet5/conv.cpp:103]   --->   Operation 1213 'bitcast' 'tmp_7_to_int' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1214 [1/1] (0.00ns)   --->   "%tmp_50 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_7_to_int, i32 23, i32 30)" [../2C_prj/lenet5/conv.cpp:103]   --->   Operation 1214 'partselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1215 [1/1] (0.00ns)   --->   "%tmp_67 = trunc i32 %tmp_7_to_int to i23" [../2C_prj/lenet5/conv.cpp:103]   --->   Operation 1215 'trunc' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1216 [1/1] (1.55ns)   --->   "%notlhs = icmp ne i8 %tmp_50, -1" [../2C_prj/lenet5/conv.cpp:103]   --->   Operation 1216 'icmp' 'notlhs' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1217 [1/1] (2.44ns)   --->   "%notrhs = icmp eq i23 %tmp_67, 0" [../2C_prj/lenet5/conv.cpp:103]   --->   Operation 1217 'icmp' 'notrhs' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1218 [1/1] (0.00ns) (grouped into LUT with out node tmp_10)   --->   "%tmp_52 = or i1 %notrhs, %notlhs" [../2C_prj/lenet5/conv.cpp:103]   --->   Operation 1218 'or' 'tmp_52' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1219 [1/1] (6.78ns)   --->   "%tmp_53 = fcmp ogt float %tmp_7, 0.000000e+00" [../2C_prj/lenet5/conv.cpp:103]   --->   Operation 1219 'fcmp' 'tmp_53' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1220 [1/1] (0.00ns) (grouped into LUT with out node tmp_10)   --->   "%tmp_55 = and i1 %tmp_52, %tmp_53" [../2C_prj/lenet5/conv.cpp:103]   --->   Operation 1220 'and' 'tmp_55' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1221 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_10 = select i1 %tmp_55, float %tmp_7, float 0.000000e+00" [../2C_prj/lenet5/conv.cpp:103]   --->   Operation 1221 'select' 'tmp_10' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 63 <SV = 36> <Delay = 3.25>
ST_63 : Operation 1222 [1/1] (3.25ns)   --->   "store float %tmp_10, float* %conv2_buff_14_addr, align 4" [../2C_prj/lenet5/conv.cpp:103]   --->   Operation 1222 'store' <Predicate = (tmp_66 == 14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_63 : Operation 1223 [1/1] (0.00ns)   --->   "br label %._crit_edge211" [../2C_prj/lenet5/conv.cpp:103]   --->   Operation 1223 'br' <Predicate = (tmp_66 == 14)> <Delay = 0.00>
ST_63 : Operation 1224 [1/1] (3.25ns)   --->   "store float %tmp_10, float* %conv2_buff_13_addr, align 4" [../2C_prj/lenet5/conv.cpp:103]   --->   Operation 1224 'store' <Predicate = (tmp_66 == 13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_63 : Operation 1225 [1/1] (0.00ns)   --->   "br label %._crit_edge211" [../2C_prj/lenet5/conv.cpp:103]   --->   Operation 1225 'br' <Predicate = (tmp_66 == 13)> <Delay = 0.00>
ST_63 : Operation 1226 [1/1] (3.25ns)   --->   "store float %tmp_10, float* %conv2_buff_12_addr, align 4" [../2C_prj/lenet5/conv.cpp:103]   --->   Operation 1226 'store' <Predicate = (tmp_66 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_63 : Operation 1227 [1/1] (0.00ns)   --->   "br label %._crit_edge211" [../2C_prj/lenet5/conv.cpp:103]   --->   Operation 1227 'br' <Predicate = (tmp_66 == 12)> <Delay = 0.00>
ST_63 : Operation 1228 [1/1] (3.25ns)   --->   "store float %tmp_10, float* %conv2_buff_11_addr, align 4" [../2C_prj/lenet5/conv.cpp:103]   --->   Operation 1228 'store' <Predicate = (tmp_66 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_63 : Operation 1229 [1/1] (0.00ns)   --->   "br label %._crit_edge211" [../2C_prj/lenet5/conv.cpp:103]   --->   Operation 1229 'br' <Predicate = (tmp_66 == 11)> <Delay = 0.00>
ST_63 : Operation 1230 [1/1] (3.25ns)   --->   "store float %tmp_10, float* %conv2_buff_10_addr, align 4" [../2C_prj/lenet5/conv.cpp:103]   --->   Operation 1230 'store' <Predicate = (tmp_66 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_63 : Operation 1231 [1/1] (0.00ns)   --->   "br label %._crit_edge211" [../2C_prj/lenet5/conv.cpp:103]   --->   Operation 1231 'br' <Predicate = (tmp_66 == 10)> <Delay = 0.00>
ST_63 : Operation 1232 [1/1] (3.25ns)   --->   "store float %tmp_10, float* %conv2_buff_9_addr, align 4" [../2C_prj/lenet5/conv.cpp:103]   --->   Operation 1232 'store' <Predicate = (tmp_66 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_63 : Operation 1233 [1/1] (0.00ns)   --->   "br label %._crit_edge211" [../2C_prj/lenet5/conv.cpp:103]   --->   Operation 1233 'br' <Predicate = (tmp_66 == 9)> <Delay = 0.00>
ST_63 : Operation 1234 [1/1] (3.25ns)   --->   "store float %tmp_10, float* %conv2_buff_8_addr, align 4" [../2C_prj/lenet5/conv.cpp:103]   --->   Operation 1234 'store' <Predicate = (tmp_66 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_63 : Operation 1235 [1/1] (0.00ns)   --->   "br label %._crit_edge211" [../2C_prj/lenet5/conv.cpp:103]   --->   Operation 1235 'br' <Predicate = (tmp_66 == 8)> <Delay = 0.00>
ST_63 : Operation 1236 [1/1] (3.25ns)   --->   "store float %tmp_10, float* %conv2_buff_7_addr, align 4" [../2C_prj/lenet5/conv.cpp:103]   --->   Operation 1236 'store' <Predicate = (tmp_66 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_63 : Operation 1237 [1/1] (0.00ns)   --->   "br label %._crit_edge211" [../2C_prj/lenet5/conv.cpp:103]   --->   Operation 1237 'br' <Predicate = (tmp_66 == 7)> <Delay = 0.00>
ST_63 : Operation 1238 [1/1] (3.25ns)   --->   "store float %tmp_10, float* %conv2_buff_6_addr, align 4" [../2C_prj/lenet5/conv.cpp:103]   --->   Operation 1238 'store' <Predicate = (tmp_66 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_63 : Operation 1239 [1/1] (0.00ns)   --->   "br label %._crit_edge211" [../2C_prj/lenet5/conv.cpp:103]   --->   Operation 1239 'br' <Predicate = (tmp_66 == 6)> <Delay = 0.00>
ST_63 : Operation 1240 [1/1] (3.25ns)   --->   "store float %tmp_10, float* %conv2_buff_5_addr, align 4" [../2C_prj/lenet5/conv.cpp:103]   --->   Operation 1240 'store' <Predicate = (tmp_66 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_63 : Operation 1241 [1/1] (0.00ns)   --->   "br label %._crit_edge211" [../2C_prj/lenet5/conv.cpp:103]   --->   Operation 1241 'br' <Predicate = (tmp_66 == 5)> <Delay = 0.00>
ST_63 : Operation 1242 [1/1] (3.25ns)   --->   "store float %tmp_10, float* %conv2_buff_4_addr, align 4" [../2C_prj/lenet5/conv.cpp:103]   --->   Operation 1242 'store' <Predicate = (tmp_66 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_63 : Operation 1243 [1/1] (0.00ns)   --->   "br label %._crit_edge211" [../2C_prj/lenet5/conv.cpp:103]   --->   Operation 1243 'br' <Predicate = (tmp_66 == 4)> <Delay = 0.00>
ST_63 : Operation 1244 [1/1] (3.25ns)   --->   "store float %tmp_10, float* %conv2_buff_3_addr, align 4" [../2C_prj/lenet5/conv.cpp:103]   --->   Operation 1244 'store' <Predicate = (tmp_66 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_63 : Operation 1245 [1/1] (0.00ns)   --->   "br label %._crit_edge211" [../2C_prj/lenet5/conv.cpp:103]   --->   Operation 1245 'br' <Predicate = (tmp_66 == 3)> <Delay = 0.00>
ST_63 : Operation 1246 [1/1] (3.25ns)   --->   "store float %tmp_10, float* %conv2_buff_2_addr, align 4" [../2C_prj/lenet5/conv.cpp:103]   --->   Operation 1246 'store' <Predicate = (tmp_66 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_63 : Operation 1247 [1/1] (0.00ns)   --->   "br label %._crit_edge211" [../2C_prj/lenet5/conv.cpp:103]   --->   Operation 1247 'br' <Predicate = (tmp_66 == 2)> <Delay = 0.00>
ST_63 : Operation 1248 [1/1] (3.25ns)   --->   "store float %tmp_10, float* %conv2_buff_1_addr, align 4" [../2C_prj/lenet5/conv.cpp:103]   --->   Operation 1248 'store' <Predicate = (tmp_66 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_63 : Operation 1249 [1/1] (0.00ns)   --->   "br label %._crit_edge211" [../2C_prj/lenet5/conv.cpp:103]   --->   Operation 1249 'br' <Predicate = (tmp_66 == 1)> <Delay = 0.00>
ST_63 : Operation 1250 [1/1] (3.25ns)   --->   "store float %tmp_10, float* %conv2_buff_0_addr, align 4" [../2C_prj/lenet5/conv.cpp:103]   --->   Operation 1250 'store' <Predicate = (tmp_66 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_63 : Operation 1251 [1/1] (0.00ns)   --->   "br label %._crit_edge211" [../2C_prj/lenet5/conv.cpp:103]   --->   Operation 1251 'br' <Predicate = (tmp_66 == 0)> <Delay = 0.00>
ST_63 : Operation 1252 [1/1] (3.25ns)   --->   "store float %tmp_10, float* %conv2_buff_15_addr, align 4" [../2C_prj/lenet5/conv.cpp:103]   --->   Operation 1252 'store' <Predicate = (tmp_66 == 15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_63 : Operation 1253 [1/1] (0.00ns)   --->   "br label %._crit_edge211" [../2C_prj/lenet5/conv.cpp:103]   --->   Operation 1253 'br' <Predicate = (tmp_66 == 15)> <Delay = 0.00>

State 64 <SV = 28> <Delay = 1.76>
ST_64 : Operation 1254 [1/1] (1.76ns)   --->   "br label %.preheader11" [../2C_prj/lenet5/conv.cpp:108]   --->   Operation 1254 'br' <Predicate = true> <Delay = 1.76>

State 65 <SV = 29> <Delay = 3.61>
ST_65 : Operation 1255 [1/1] (0.00ns)   --->   "%exitcond_flatten14 = phi i1 [ %exitcond_flatten7, %.preheader ], [ false, %.preheader11.preheader ]"   --->   Operation 1255 'phi' 'exitcond_flatten14' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1256 [1/1] (0.00ns)   --->   "%exitcond9 = phi i1 [ %exitcond, %.preheader ], [ false, %.preheader11.preheader ]" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 1256 'phi' 'exitcond9' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1257 [1/1] (0.00ns)   --->   "%chl2 = phi i5 [ %chl_2, %.preheader ], [ 0, %.preheader11.preheader ]"   --->   Operation 1257 'phi' 'chl2' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1258 [1/1] (0.00ns)   --->   "%c5 = phi i4 [ %c4_mid2, %.preheader ], [ 0, %.preheader11.preheader ]" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 1258 'phi' 'c5' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1259 [1/1] (0.00ns)   --->   "%r5 = phi i4 [ %r3_mid2, %.preheader ], [ 0, %.preheader11.preheader ]" [../2C_prj/lenet5/conv.cpp:108]   --->   Operation 1259 'phi' 'r5' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1260 [1/1] (1.73ns)   --->   "%r_2 = add i4 2, %r5" [../2C_prj/lenet5/conv.cpp:108]   --->   Operation 1260 'add' 'r_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1261 [1/1] (1.02ns)   --->   "%c4_mid = select i1 %exitcond_flatten14, i4 0, i4 %c5" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 1261 'select' 'c4_mid' <Predicate = true> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 1262 [1/1] (0.00ns) (grouped into LUT with out node exitcond_mid)   --->   "%not_exitcond_flatten_7 = xor i1 %exitcond_flatten14, true" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 1262 'xor' 'not_exitcond_flatten_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1263 [1/1] (0.97ns) (out node of the LUT)   --->   "%exitcond_mid = and i1 %exitcond9, %not_exitcond_flatten_7" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 1263 'and' 'exitcond_mid' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1264 [1/1] (1.02ns)   --->   "%r3_mid2 = select i1 %exitcond_flatten14, i4 %r_2, i4 %r5" [../2C_prj/lenet5/conv.cpp:108]   --->   Operation 1264 'select' 'r3_mid2' <Predicate = true> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 1265 [1/1] (0.00ns) (grouped into LUT with out node chl5_mid2)   --->   "%tmp_68 = or i1 %exitcond_mid, %exitcond_flatten14" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 1265 'or' 'tmp_68' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1266 [1/1] (1.21ns) (out node of the LUT)   --->   "%chl5_mid2 = select i1 %tmp_68, i5 0, i5 %chl2" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 1266 'select' 'chl5_mid2' <Predicate = true> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 1267 [1/1] (0.00ns)   --->   "%tmp_43 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str9) nounwind" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 1267 'specregionbegin' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1268 [1/1] (0.00ns)   --->   "%tmp_73 = trunc i5 %chl5_mid2 to i4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1268 'trunc' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1269 [1/1] (0.00ns)   --->   "%tmp_49 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %r3_mid2, i32 1, i32 3)" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1269 'partselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1270 [1/1] (1.42ns)   --->   "switch i4 %tmp_73, label %branch79 [
    i4 0, label %branch64
    i4 1, label %branch65
    i4 2, label %branch66
    i4 3, label %branch67
    i4 4, label %branch68
    i4 5, label %branch69
    i4 6, label %branch70
    i4 7, label %branch71
    i4 -8, label %branch72
    i4 -7, label %branch73
    i4 -6, label %branch74
    i4 -5, label %branch75
    i4 -4, label %branch76
    i4 -3, label %branch77
    i4 -2, label %branch78
  ]" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1270 'switch' <Predicate = true> <Delay = 1.42>
ST_65 : Operation 1271 [1/1] (0.00ns)   --->   "br label %.preheader" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1271 'br' <Predicate = (tmp_73 == 14)> <Delay = 0.00>
ST_65 : Operation 1272 [1/1] (0.00ns)   --->   "br label %.preheader" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1272 'br' <Predicate = (tmp_73 == 13)> <Delay = 0.00>
ST_65 : Operation 1273 [1/1] (0.00ns)   --->   "br label %.preheader" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1273 'br' <Predicate = (tmp_73 == 12)> <Delay = 0.00>
ST_65 : Operation 1274 [1/1] (0.00ns)   --->   "br label %.preheader" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1274 'br' <Predicate = (tmp_73 == 11)> <Delay = 0.00>
ST_65 : Operation 1275 [1/1] (0.00ns)   --->   "br label %.preheader" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1275 'br' <Predicate = (tmp_73 == 10)> <Delay = 0.00>
ST_65 : Operation 1276 [1/1] (0.00ns)   --->   "br label %.preheader" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1276 'br' <Predicate = (tmp_73 == 9)> <Delay = 0.00>
ST_65 : Operation 1277 [1/1] (0.00ns)   --->   "br label %.preheader" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1277 'br' <Predicate = (tmp_73 == 8)> <Delay = 0.00>
ST_65 : Operation 1278 [1/1] (0.00ns)   --->   "br label %.preheader" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1278 'br' <Predicate = (tmp_73 == 7)> <Delay = 0.00>
ST_65 : Operation 1279 [1/1] (0.00ns)   --->   "br label %.preheader" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1279 'br' <Predicate = (tmp_73 == 6)> <Delay = 0.00>
ST_65 : Operation 1280 [1/1] (0.00ns)   --->   "br label %.preheader" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1280 'br' <Predicate = (tmp_73 == 5)> <Delay = 0.00>
ST_65 : Operation 1281 [1/1] (0.00ns)   --->   "br label %.preheader" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1281 'br' <Predicate = (tmp_73 == 4)> <Delay = 0.00>
ST_65 : Operation 1282 [1/1] (0.00ns)   --->   "br label %.preheader" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1282 'br' <Predicate = (tmp_73 == 3)> <Delay = 0.00>
ST_65 : Operation 1283 [1/1] (0.00ns)   --->   "br label %.preheader" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1283 'br' <Predicate = (tmp_73 == 2)> <Delay = 0.00>
ST_65 : Operation 1284 [1/1] (0.00ns)   --->   "br label %.preheader" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1284 'br' <Predicate = (tmp_73 == 1)> <Delay = 0.00>
ST_65 : Operation 1285 [1/1] (0.00ns)   --->   "br label %.preheader" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1285 'br' <Predicate = (tmp_73 == 0)> <Delay = 0.00>
ST_65 : Operation 1286 [1/1] (0.00ns)   --->   "br label %.preheader" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1286 'br' <Predicate = (tmp_73 == 15)> <Delay = 0.00>

State 66 <SV = 30> <Delay = 7.92>
ST_66 : Operation 1287 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i8 [ %indvar_flatten_next5, %.preheader ], [ 0, %.preheader11.preheader ]"   --->   Operation 1287 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1288 [1/1] (0.00ns)   --->   "%indvar_flatten8 = phi i9 [ %indvar_flatten_next6, %.preheader ], [ 0, %.preheader11.preheader ]"   --->   Operation 1288 'phi' 'indvar_flatten8' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1289 [1/1] (1.73ns)   --->   "%c_2 = add i4 2, %c4_mid" [../2C_prj/lenet5/conv.cpp:109]   --->   Operation 1289 'add' 'c_2' <Predicate = (exitcond_mid)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1290 [1/1] (1.02ns)   --->   "%c4_mid2 = select i1 %exitcond_mid, i4 %c_2, i4 %c4_mid" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 1290 'select' 'c4_mid2' <Predicate = true> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 1291 [1/1] (0.00ns)   --->   "%tmp_11_cast = zext i4 %c4_mid2 to i8" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 1291 'zext' 'tmp_11_cast' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1292 [1/1] (0.00ns)   --->   "%tmp_69 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %r3_mid2, i3 0)" [../2C_prj/lenet5/conv.cpp:108]   --->   Operation 1292 'bitconcatenate' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1293 [1/1] (0.00ns)   --->   "%p_shl9_cast = zext i7 %tmp_69 to i8" [../2C_prj/lenet5/conv.cpp:108]   --->   Operation 1293 'zext' 'p_shl9_cast' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1294 [1/1] (0.00ns)   --->   "%tmp_70 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r3_mid2, i1 false)" [../2C_prj/lenet5/conv.cpp:108]   --->   Operation 1294 'bitconcatenate' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1295 [1/1] (0.00ns)   --->   "%p_shl10_cast = zext i5 %tmp_70 to i8" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1295 'zext' 'p_shl10_cast' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1296 [1/1] (1.87ns)   --->   "%tmp_71 = add i8 %p_shl9_cast, %p_shl10_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1296 'add' 'tmp_71' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1297 [1/1] (1.91ns)   --->   "%tmp_72 = add i8 %tmp_11_cast, %tmp_71" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1297 'add' 'tmp_72' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1298 [1/1] (0.00ns)   --->   "%tmp_80_cast = zext i8 %tmp_72 to i64" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1298 'zext' 'tmp_80_cast' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1299 [1/1] (0.00ns)   --->   "%conv2_buff_0_addr_2 = getelementptr [100 x float]* @conv2_buff_0, i64 0, i64 %tmp_80_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1299 'getelementptr' 'conv2_buff_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1300 [1/1] (0.00ns)   --->   "%conv2_buff_1_addr_2 = getelementptr [100 x float]* @conv2_buff_1, i64 0, i64 %tmp_80_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1300 'getelementptr' 'conv2_buff_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1301 [1/1] (0.00ns)   --->   "%conv2_buff_10_addr_2 = getelementptr [100 x float]* @conv2_buff_10, i64 0, i64 %tmp_80_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1301 'getelementptr' 'conv2_buff_10_addr_2' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1302 [1/1] (0.00ns)   --->   "%conv2_buff_11_addr_2 = getelementptr [100 x float]* @conv2_buff_11, i64 0, i64 %tmp_80_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1302 'getelementptr' 'conv2_buff_11_addr_2' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1303 [1/1] (0.00ns)   --->   "%conv2_buff_12_addr_2 = getelementptr [100 x float]* @conv2_buff_12, i64 0, i64 %tmp_80_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1303 'getelementptr' 'conv2_buff_12_addr_2' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1304 [1/1] (0.00ns)   --->   "%conv2_buff_13_addr_2 = getelementptr [100 x float]* @conv2_buff_13, i64 0, i64 %tmp_80_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1304 'getelementptr' 'conv2_buff_13_addr_2' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1305 [1/1] (0.00ns)   --->   "%conv2_buff_14_addr_2 = getelementptr [100 x float]* @conv2_buff_14, i64 0, i64 %tmp_80_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1305 'getelementptr' 'conv2_buff_14_addr_2' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1306 [1/1] (0.00ns)   --->   "%conv2_buff_15_addr_2 = getelementptr [100 x float]* @conv2_buff_15, i64 0, i64 %tmp_80_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1306 'getelementptr' 'conv2_buff_15_addr_2' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1307 [1/1] (0.00ns)   --->   "%conv2_buff_2_addr_2 = getelementptr [100 x float]* @conv2_buff_2, i64 0, i64 %tmp_80_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1307 'getelementptr' 'conv2_buff_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1308 [1/1] (0.00ns)   --->   "%conv2_buff_3_addr_2 = getelementptr [100 x float]* @conv2_buff_3, i64 0, i64 %tmp_80_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1308 'getelementptr' 'conv2_buff_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1309 [1/1] (0.00ns)   --->   "%conv2_buff_4_addr_2 = getelementptr [100 x float]* @conv2_buff_4, i64 0, i64 %tmp_80_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1309 'getelementptr' 'conv2_buff_4_addr_2' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1310 [1/1] (0.00ns)   --->   "%conv2_buff_5_addr_2 = getelementptr [100 x float]* @conv2_buff_5, i64 0, i64 %tmp_80_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1310 'getelementptr' 'conv2_buff_5_addr_2' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1311 [1/1] (0.00ns)   --->   "%conv2_buff_6_addr_2 = getelementptr [100 x float]* @conv2_buff_6, i64 0, i64 %tmp_80_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1311 'getelementptr' 'conv2_buff_6_addr_2' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1312 [1/1] (0.00ns)   --->   "%conv2_buff_7_addr_2 = getelementptr [100 x float]* @conv2_buff_7, i64 0, i64 %tmp_80_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1312 'getelementptr' 'conv2_buff_7_addr_2' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1313 [1/1] (0.00ns)   --->   "%conv2_buff_8_addr_2 = getelementptr [100 x float]* @conv2_buff_8, i64 0, i64 %tmp_80_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1313 'getelementptr' 'conv2_buff_8_addr_2' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1314 [1/1] (0.00ns)   --->   "%conv2_buff_9_addr_2 = getelementptr [100 x float]* @conv2_buff_9, i64 0, i64 %tmp_80_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1314 'getelementptr' 'conv2_buff_9_addr_2' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1315 [2/2] (3.25ns)   --->   "%conv2_buff_0_load_1 = load float* %conv2_buff_0_addr_2, align 8" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1315 'load' 'conv2_buff_0_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_66 : Operation 1316 [2/2] (3.25ns)   --->   "%conv2_buff_1_load_1 = load float* %conv2_buff_1_addr_2, align 8" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1316 'load' 'conv2_buff_1_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_66 : Operation 1317 [2/2] (3.25ns)   --->   "%conv2_buff_2_load_1 = load float* %conv2_buff_2_addr_2, align 8" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1317 'load' 'conv2_buff_2_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_66 : Operation 1318 [2/2] (3.25ns)   --->   "%conv2_buff_3_load_1 = load float* %conv2_buff_3_addr_2, align 8" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1318 'load' 'conv2_buff_3_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_66 : Operation 1319 [2/2] (3.25ns)   --->   "%conv2_buff_4_load_1 = load float* %conv2_buff_4_addr_2, align 8" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1319 'load' 'conv2_buff_4_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_66 : Operation 1320 [2/2] (3.25ns)   --->   "%conv2_buff_5_load_1 = load float* %conv2_buff_5_addr_2, align 8" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1320 'load' 'conv2_buff_5_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_66 : Operation 1321 [2/2] (3.25ns)   --->   "%conv2_buff_6_load_1 = load float* %conv2_buff_6_addr_2, align 8" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1321 'load' 'conv2_buff_6_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_66 : Operation 1322 [2/2] (3.25ns)   --->   "%conv2_buff_7_load_1 = load float* %conv2_buff_7_addr_2, align 8" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1322 'load' 'conv2_buff_7_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_66 : Operation 1323 [2/2] (3.25ns)   --->   "%conv2_buff_8_load_1 = load float* %conv2_buff_8_addr_2, align 8" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1323 'load' 'conv2_buff_8_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_66 : Operation 1324 [2/2] (3.25ns)   --->   "%conv2_buff_9_load_1 = load float* %conv2_buff_9_addr_2, align 8" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1324 'load' 'conv2_buff_9_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_66 : Operation 1325 [2/2] (3.25ns)   --->   "%conv2_buff_10_load_1 = load float* %conv2_buff_10_addr_2, align 8" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1325 'load' 'conv2_buff_10_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_66 : Operation 1326 [2/2] (3.25ns)   --->   "%conv2_buff_11_load_1 = load float* %conv2_buff_11_addr_2, align 8" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1326 'load' 'conv2_buff_11_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_66 : Operation 1327 [2/2] (3.25ns)   --->   "%conv2_buff_12_load_1 = load float* %conv2_buff_12_addr_2, align 8" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1327 'load' 'conv2_buff_12_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_66 : Operation 1328 [2/2] (3.25ns)   --->   "%conv2_buff_13_load_1 = load float* %conv2_buff_13_addr_2, align 8" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1328 'load' 'conv2_buff_13_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_66 : Operation 1329 [2/2] (3.25ns)   --->   "%conv2_buff_14_load_1 = load float* %conv2_buff_14_addr_2, align 8" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1329 'load' 'conv2_buff_14_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_66 : Operation 1330 [2/2] (3.25ns)   --->   "%conv2_buff_15_load_1 = load float* %conv2_buff_15_addr_2, align 8" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1330 'load' 'conv2_buff_15_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_66 : Operation 1331 [1/1] (0.00ns)   --->   "%tmp_14 = or i4 %c4_mid2, 1" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1331 'or' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1332 [1/1] (0.00ns)   --->   "%tmp_15_cast = zext i4 %tmp_14 to i8" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1332 'zext' 'tmp_15_cast' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1333 [1/1] (1.91ns)   --->   "%tmp_74 = add i8 %tmp_15_cast, %tmp_71" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1333 'add' 'tmp_74' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1334 [1/1] (0.00ns)   --->   "%tmp_81_cast = zext i8 %tmp_74 to i64" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1334 'zext' 'tmp_81_cast' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1335 [1/1] (0.00ns)   --->   "%conv2_buff_0_addr_3 = getelementptr [100 x float]* @conv2_buff_0, i64 0, i64 %tmp_81_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1335 'getelementptr' 'conv2_buff_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1336 [1/1] (0.00ns)   --->   "%conv2_buff_1_addr_3 = getelementptr [100 x float]* @conv2_buff_1, i64 0, i64 %tmp_81_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1336 'getelementptr' 'conv2_buff_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1337 [1/1] (0.00ns)   --->   "%conv2_buff_10_addr_3 = getelementptr [100 x float]* @conv2_buff_10, i64 0, i64 %tmp_81_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1337 'getelementptr' 'conv2_buff_10_addr_3' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1338 [1/1] (0.00ns)   --->   "%conv2_buff_11_addr_3 = getelementptr [100 x float]* @conv2_buff_11, i64 0, i64 %tmp_81_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1338 'getelementptr' 'conv2_buff_11_addr_3' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1339 [1/1] (0.00ns)   --->   "%conv2_buff_12_addr_3 = getelementptr [100 x float]* @conv2_buff_12, i64 0, i64 %tmp_81_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1339 'getelementptr' 'conv2_buff_12_addr_3' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1340 [1/1] (0.00ns)   --->   "%conv2_buff_13_addr_3 = getelementptr [100 x float]* @conv2_buff_13, i64 0, i64 %tmp_81_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1340 'getelementptr' 'conv2_buff_13_addr_3' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1341 [1/1] (0.00ns)   --->   "%conv2_buff_14_addr_3 = getelementptr [100 x float]* @conv2_buff_14, i64 0, i64 %tmp_81_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1341 'getelementptr' 'conv2_buff_14_addr_3' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1342 [1/1] (0.00ns)   --->   "%conv2_buff_15_addr_3 = getelementptr [100 x float]* @conv2_buff_15, i64 0, i64 %tmp_81_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1342 'getelementptr' 'conv2_buff_15_addr_3' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1343 [1/1] (0.00ns)   --->   "%conv2_buff_2_addr_3 = getelementptr [100 x float]* @conv2_buff_2, i64 0, i64 %tmp_81_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1343 'getelementptr' 'conv2_buff_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1344 [1/1] (0.00ns)   --->   "%conv2_buff_3_addr_3 = getelementptr [100 x float]* @conv2_buff_3, i64 0, i64 %tmp_81_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1344 'getelementptr' 'conv2_buff_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1345 [1/1] (0.00ns)   --->   "%conv2_buff_4_addr_3 = getelementptr [100 x float]* @conv2_buff_4, i64 0, i64 %tmp_81_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1345 'getelementptr' 'conv2_buff_4_addr_3' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1346 [1/1] (0.00ns)   --->   "%conv2_buff_5_addr_3 = getelementptr [100 x float]* @conv2_buff_5, i64 0, i64 %tmp_81_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1346 'getelementptr' 'conv2_buff_5_addr_3' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1347 [1/1] (0.00ns)   --->   "%conv2_buff_6_addr_3 = getelementptr [100 x float]* @conv2_buff_6, i64 0, i64 %tmp_81_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1347 'getelementptr' 'conv2_buff_6_addr_3' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1348 [1/1] (0.00ns)   --->   "%conv2_buff_7_addr_3 = getelementptr [100 x float]* @conv2_buff_7, i64 0, i64 %tmp_81_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1348 'getelementptr' 'conv2_buff_7_addr_3' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1349 [1/1] (0.00ns)   --->   "%conv2_buff_8_addr_3 = getelementptr [100 x float]* @conv2_buff_8, i64 0, i64 %tmp_81_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1349 'getelementptr' 'conv2_buff_8_addr_3' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1350 [1/1] (0.00ns)   --->   "%conv2_buff_9_addr_3 = getelementptr [100 x float]* @conv2_buff_9, i64 0, i64 %tmp_81_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1350 'getelementptr' 'conv2_buff_9_addr_3' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1351 [2/2] (3.25ns)   --->   "%conv2_buff_0_load_2 = load float* %conv2_buff_0_addr_3, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1351 'load' 'conv2_buff_0_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_66 : Operation 1352 [2/2] (3.25ns)   --->   "%conv2_buff_1_load_2 = load float* %conv2_buff_1_addr_3, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1352 'load' 'conv2_buff_1_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_66 : Operation 1353 [2/2] (3.25ns)   --->   "%conv2_buff_2_load_2 = load float* %conv2_buff_2_addr_3, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1353 'load' 'conv2_buff_2_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_66 : Operation 1354 [2/2] (3.25ns)   --->   "%conv2_buff_3_load_2 = load float* %conv2_buff_3_addr_3, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1354 'load' 'conv2_buff_3_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_66 : Operation 1355 [2/2] (3.25ns)   --->   "%conv2_buff_4_load_2 = load float* %conv2_buff_4_addr_3, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1355 'load' 'conv2_buff_4_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_66 : Operation 1356 [2/2] (3.25ns)   --->   "%conv2_buff_5_load_2 = load float* %conv2_buff_5_addr_3, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1356 'load' 'conv2_buff_5_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_66 : Operation 1357 [2/2] (3.25ns)   --->   "%conv2_buff_6_load_2 = load float* %conv2_buff_6_addr_3, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1357 'load' 'conv2_buff_6_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_66 : Operation 1358 [2/2] (3.25ns)   --->   "%conv2_buff_7_load_2 = load float* %conv2_buff_7_addr_3, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1358 'load' 'conv2_buff_7_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_66 : Operation 1359 [2/2] (3.25ns)   --->   "%conv2_buff_8_load_2 = load float* %conv2_buff_8_addr_3, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1359 'load' 'conv2_buff_8_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_66 : Operation 1360 [2/2] (3.25ns)   --->   "%conv2_buff_9_load_2 = load float* %conv2_buff_9_addr_3, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1360 'load' 'conv2_buff_9_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_66 : Operation 1361 [2/2] (3.25ns)   --->   "%conv2_buff_10_load_2 = load float* %conv2_buff_10_addr_3, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1361 'load' 'conv2_buff_10_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_66 : Operation 1362 [2/2] (3.25ns)   --->   "%conv2_buff_11_load_2 = load float* %conv2_buff_11_addr_3, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1362 'load' 'conv2_buff_11_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_66 : Operation 1363 [2/2] (3.25ns)   --->   "%conv2_buff_12_load_2 = load float* %conv2_buff_12_addr_3, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1363 'load' 'conv2_buff_12_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_66 : Operation 1364 [2/2] (3.25ns)   --->   "%conv2_buff_13_load_2 = load float* %conv2_buff_13_addr_3, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1364 'load' 'conv2_buff_13_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_66 : Operation 1365 [2/2] (3.25ns)   --->   "%conv2_buff_14_load_2 = load float* %conv2_buff_14_addr_3, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1365 'load' 'conv2_buff_14_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_66 : Operation 1366 [2/2] (3.25ns)   --->   "%conv2_buff_15_load_2 = load float* %conv2_buff_15_addr_3, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1366 'load' 'conv2_buff_15_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_66 : Operation 1367 [1/1] (0.00ns)   --->   "%tmp_80 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %c4_mid2, i32 1, i32 3)" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1367 'partselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1368 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str9, i32 %tmp_43) nounwind" [../2C_prj/lenet5/conv.cpp:113]   --->   Operation 1368 'specregionend' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1369 [1/1] (1.78ns)   --->   "%chl_2 = add i5 %chl5_mid2, 1" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 1369 'add' 'chl_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1370 [1/1] (1.91ns)   --->   "%indvar_flatten123_op = add i8 %indvar_flatten7, 1"   --->   Operation 1370 'add' 'indvar_flatten123_op' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1371 [1/1] (1.24ns)   --->   "%indvar_flatten_next5 = select i1 %exitcond_flatten14, i8 1, i8 %indvar_flatten123_op"   --->   Operation 1371 'select' 'indvar_flatten_next5' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 1372 [1/1] (1.36ns)   --->   "%exitcond = icmp eq i5 %chl_2, -16" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 1372 'icmp' 'exitcond' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1373 [1/1] (1.55ns)   --->   "%exitcond_flatten7 = icmp eq i8 %indvar_flatten_next5, 80"   --->   Operation 1373 'icmp' 'exitcond_flatten7' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1374 [1/1] (1.66ns)   --->   "%exitcond_flatten8 = icmp eq i9 %indvar_flatten8, -113"   --->   Operation 1374 'icmp' 'exitcond_flatten8' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1375 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten8, label %burst.wr.header.preheader, label %.preheader11"   --->   Operation 1375 'br' <Predicate = true> <Delay = 0.00>

State 67 <SV = 31> <Delay = 5.31>
ST_67 : Operation 1376 [1/2] (3.25ns)   --->   "%conv2_buff_0_load_1 = load float* %conv2_buff_0_addr_2, align 8" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1376 'load' 'conv2_buff_0_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_67 : Operation 1377 [1/2] (3.25ns)   --->   "%conv2_buff_1_load_1 = load float* %conv2_buff_1_addr_2, align 8" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1377 'load' 'conv2_buff_1_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_67 : Operation 1378 [1/2] (3.25ns)   --->   "%conv2_buff_2_load_1 = load float* %conv2_buff_2_addr_2, align 8" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1378 'load' 'conv2_buff_2_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_67 : Operation 1379 [1/2] (3.25ns)   --->   "%conv2_buff_3_load_1 = load float* %conv2_buff_3_addr_2, align 8" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1379 'load' 'conv2_buff_3_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_67 : Operation 1380 [1/2] (3.25ns)   --->   "%conv2_buff_4_load_1 = load float* %conv2_buff_4_addr_2, align 8" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1380 'load' 'conv2_buff_4_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_67 : Operation 1381 [1/2] (3.25ns)   --->   "%conv2_buff_5_load_1 = load float* %conv2_buff_5_addr_2, align 8" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1381 'load' 'conv2_buff_5_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_67 : Operation 1382 [1/2] (3.25ns)   --->   "%conv2_buff_6_load_1 = load float* %conv2_buff_6_addr_2, align 8" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1382 'load' 'conv2_buff_6_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_67 : Operation 1383 [1/2] (3.25ns)   --->   "%conv2_buff_7_load_1 = load float* %conv2_buff_7_addr_2, align 8" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1383 'load' 'conv2_buff_7_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_67 : Operation 1384 [1/2] (3.25ns)   --->   "%conv2_buff_8_load_1 = load float* %conv2_buff_8_addr_2, align 8" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1384 'load' 'conv2_buff_8_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_67 : Operation 1385 [1/2] (3.25ns)   --->   "%conv2_buff_9_load_1 = load float* %conv2_buff_9_addr_2, align 8" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1385 'load' 'conv2_buff_9_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_67 : Operation 1386 [1/2] (3.25ns)   --->   "%conv2_buff_10_load_1 = load float* %conv2_buff_10_addr_2, align 8" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1386 'load' 'conv2_buff_10_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_67 : Operation 1387 [1/2] (3.25ns)   --->   "%conv2_buff_11_load_1 = load float* %conv2_buff_11_addr_2, align 8" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1387 'load' 'conv2_buff_11_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_67 : Operation 1388 [1/2] (3.25ns)   --->   "%conv2_buff_12_load_1 = load float* %conv2_buff_12_addr_2, align 8" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1388 'load' 'conv2_buff_12_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_67 : Operation 1389 [1/2] (3.25ns)   --->   "%conv2_buff_13_load_1 = load float* %conv2_buff_13_addr_2, align 8" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1389 'load' 'conv2_buff_13_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_67 : Operation 1390 [1/2] (3.25ns)   --->   "%conv2_buff_14_load_1 = load float* %conv2_buff_14_addr_2, align 8" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1390 'load' 'conv2_buff_14_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_67 : Operation 1391 [1/2] (3.25ns)   --->   "%conv2_buff_15_load_1 = load float* %conv2_buff_15_addr_2, align 8" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1391 'load' 'conv2_buff_15_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_67 : Operation 1392 [1/1] (2.06ns)   --->   "%tmp_44 = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %conv2_buff_0_load_1, float %conv2_buff_1_load_1, float %conv2_buff_2_load_1, float %conv2_buff_3_load_1, float %conv2_buff_4_load_1, float %conv2_buff_5_load_1, float %conv2_buff_6_load_1, float %conv2_buff_7_load_1, float %conv2_buff_8_load_1, float %conv2_buff_9_load_1, float %conv2_buff_10_load_1, float %conv2_buff_11_load_1, float %conv2_buff_12_load_1, float %conv2_buff_13_load_1, float %conv2_buff_14_load_1, float %conv2_buff_15_load_1, i4 %tmp_73) nounwind" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1392 'mux' 'tmp_44' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1393 [1/2] (3.25ns)   --->   "%conv2_buff_0_load_2 = load float* %conv2_buff_0_addr_3, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1393 'load' 'conv2_buff_0_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_67 : Operation 1394 [1/2] (3.25ns)   --->   "%conv2_buff_1_load_2 = load float* %conv2_buff_1_addr_3, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1394 'load' 'conv2_buff_1_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_67 : Operation 1395 [1/2] (3.25ns)   --->   "%conv2_buff_2_load_2 = load float* %conv2_buff_2_addr_3, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1395 'load' 'conv2_buff_2_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_67 : Operation 1396 [1/2] (3.25ns)   --->   "%conv2_buff_3_load_2 = load float* %conv2_buff_3_addr_3, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1396 'load' 'conv2_buff_3_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_67 : Operation 1397 [1/2] (3.25ns)   --->   "%conv2_buff_4_load_2 = load float* %conv2_buff_4_addr_3, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1397 'load' 'conv2_buff_4_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_67 : Operation 1398 [1/2] (3.25ns)   --->   "%conv2_buff_5_load_2 = load float* %conv2_buff_5_addr_3, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1398 'load' 'conv2_buff_5_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_67 : Operation 1399 [1/2] (3.25ns)   --->   "%conv2_buff_6_load_2 = load float* %conv2_buff_6_addr_3, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1399 'load' 'conv2_buff_6_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_67 : Operation 1400 [1/2] (3.25ns)   --->   "%conv2_buff_7_load_2 = load float* %conv2_buff_7_addr_3, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1400 'load' 'conv2_buff_7_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_67 : Operation 1401 [1/2] (3.25ns)   --->   "%conv2_buff_8_load_2 = load float* %conv2_buff_8_addr_3, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1401 'load' 'conv2_buff_8_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_67 : Operation 1402 [1/2] (3.25ns)   --->   "%conv2_buff_9_load_2 = load float* %conv2_buff_9_addr_3, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1402 'load' 'conv2_buff_9_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_67 : Operation 1403 [1/2] (3.25ns)   --->   "%conv2_buff_10_load_2 = load float* %conv2_buff_10_addr_3, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1403 'load' 'conv2_buff_10_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_67 : Operation 1404 [1/2] (3.25ns)   --->   "%conv2_buff_11_load_2 = load float* %conv2_buff_11_addr_3, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1404 'load' 'conv2_buff_11_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_67 : Operation 1405 [1/2] (3.25ns)   --->   "%conv2_buff_12_load_2 = load float* %conv2_buff_12_addr_3, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1405 'load' 'conv2_buff_12_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_67 : Operation 1406 [1/2] (3.25ns)   --->   "%conv2_buff_13_load_2 = load float* %conv2_buff_13_addr_3, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1406 'load' 'conv2_buff_13_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_67 : Operation 1407 [1/2] (3.25ns)   --->   "%conv2_buff_14_load_2 = load float* %conv2_buff_14_addr_3, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1407 'load' 'conv2_buff_14_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_67 : Operation 1408 [1/2] (3.25ns)   --->   "%conv2_buff_15_load_2 = load float* %conv2_buff_15_addr_3, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1408 'load' 'conv2_buff_15_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_67 : Operation 1409 [1/1] (2.06ns)   --->   "%tmp_45 = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %conv2_buff_0_load_2, float %conv2_buff_1_load_2, float %conv2_buff_2_load_2, float %conv2_buff_3_load_2, float %conv2_buff_4_load_2, float %conv2_buff_5_load_2, float %conv2_buff_6_load_2, float %conv2_buff_7_load_2, float %conv2_buff_8_load_2, float %conv2_buff_9_load_2, float %conv2_buff_10_load_2, float %conv2_buff_11_load_2, float %conv2_buff_12_load_2, float %conv2_buff_13_load_2, float %conv2_buff_14_load_2, float %conv2_buff_15_load_2, i4 %tmp_73) nounwind" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1409 'mux' 'tmp_45' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1410 [1/1] (0.00ns)   --->   "%tmp_17 = or i4 %r3_mid2, 1" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1410 'or' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1411 [1/1] (0.00ns)   --->   "%tmp_75 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_17, i3 0)" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1411 'bitconcatenate' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1412 [1/1] (0.00ns)   --->   "%p_shl11_cast = zext i7 %tmp_75 to i8" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1412 'zext' 'p_shl11_cast' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1413 [1/1] (0.00ns)   --->   "%tmp_76 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %tmp_17, i1 false)" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1413 'bitconcatenate' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1414 [1/1] (0.00ns)   --->   "%p_shl12_cast = zext i5 %tmp_76 to i8" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1414 'zext' 'p_shl12_cast' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1415 [1/1] (1.87ns)   --->   "%tmp_77 = add i8 %p_shl11_cast, %p_shl12_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1415 'add' 'tmp_77' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1416 [1/1] (1.91ns)   --->   "%tmp_78 = add i8 %tmp_11_cast, %tmp_77" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1416 'add' 'tmp_78' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1417 [1/1] (1.91ns)   --->   "%tmp_79 = add i8 %tmp_15_cast, %tmp_77" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1417 'add' 'tmp_79' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1418 [1/1] (1.82ns)   --->   "%indvar_flatten_next6 = add i9 1, %indvar_flatten8"   --->   Operation 1418 'add' 'indvar_flatten_next6' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 32> <Delay = 7.25>
ST_68 : Operation 1419 [5/5] (7.25ns)   --->   "%tmp_16 = fadd float %tmp_44, %tmp_45" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1419 'fadd' 'tmp_16' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 33> <Delay = 7.25>
ST_69 : Operation 1420 [4/5] (7.25ns)   --->   "%tmp_16 = fadd float %tmp_44, %tmp_45" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1420 'fadd' 'tmp_16' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 34> <Delay = 7.25>
ST_70 : Operation 1421 [3/5] (7.25ns)   --->   "%tmp_16 = fadd float %tmp_44, %tmp_45" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1421 'fadd' 'tmp_16' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 35> <Delay = 7.25>
ST_71 : Operation 1422 [2/5] (7.25ns)   --->   "%tmp_16 = fadd float %tmp_44, %tmp_45" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1422 'fadd' 'tmp_16' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1423 [1/1] (0.00ns)   --->   "%tmp_85_cast = zext i8 %tmp_78 to i64" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1423 'zext' 'tmp_85_cast' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1424 [1/1] (0.00ns)   --->   "%conv2_buff_0_addr_4 = getelementptr [100 x float]* @conv2_buff_0, i64 0, i64 %tmp_85_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1424 'getelementptr' 'conv2_buff_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1425 [1/1] (0.00ns)   --->   "%conv2_buff_1_addr_4 = getelementptr [100 x float]* @conv2_buff_1, i64 0, i64 %tmp_85_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1425 'getelementptr' 'conv2_buff_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1426 [1/1] (0.00ns)   --->   "%conv2_buff_10_addr_4 = getelementptr [100 x float]* @conv2_buff_10, i64 0, i64 %tmp_85_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1426 'getelementptr' 'conv2_buff_10_addr_4' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1427 [1/1] (0.00ns)   --->   "%conv2_buff_11_addr_4 = getelementptr [100 x float]* @conv2_buff_11, i64 0, i64 %tmp_85_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1427 'getelementptr' 'conv2_buff_11_addr_4' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1428 [1/1] (0.00ns)   --->   "%conv2_buff_12_addr_4 = getelementptr [100 x float]* @conv2_buff_12, i64 0, i64 %tmp_85_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1428 'getelementptr' 'conv2_buff_12_addr_4' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1429 [1/1] (0.00ns)   --->   "%conv2_buff_13_addr_4 = getelementptr [100 x float]* @conv2_buff_13, i64 0, i64 %tmp_85_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1429 'getelementptr' 'conv2_buff_13_addr_4' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1430 [1/1] (0.00ns)   --->   "%conv2_buff_14_addr_4 = getelementptr [100 x float]* @conv2_buff_14, i64 0, i64 %tmp_85_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1430 'getelementptr' 'conv2_buff_14_addr_4' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1431 [1/1] (0.00ns)   --->   "%conv2_buff_15_addr_4 = getelementptr [100 x float]* @conv2_buff_15, i64 0, i64 %tmp_85_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1431 'getelementptr' 'conv2_buff_15_addr_4' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1432 [1/1] (0.00ns)   --->   "%conv2_buff_2_addr_4 = getelementptr [100 x float]* @conv2_buff_2, i64 0, i64 %tmp_85_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1432 'getelementptr' 'conv2_buff_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1433 [1/1] (0.00ns)   --->   "%conv2_buff_3_addr_4 = getelementptr [100 x float]* @conv2_buff_3, i64 0, i64 %tmp_85_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1433 'getelementptr' 'conv2_buff_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1434 [1/1] (0.00ns)   --->   "%conv2_buff_4_addr_4 = getelementptr [100 x float]* @conv2_buff_4, i64 0, i64 %tmp_85_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1434 'getelementptr' 'conv2_buff_4_addr_4' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1435 [1/1] (0.00ns)   --->   "%conv2_buff_5_addr_4 = getelementptr [100 x float]* @conv2_buff_5, i64 0, i64 %tmp_85_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1435 'getelementptr' 'conv2_buff_5_addr_4' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1436 [1/1] (0.00ns)   --->   "%conv2_buff_6_addr_4 = getelementptr [100 x float]* @conv2_buff_6, i64 0, i64 %tmp_85_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1436 'getelementptr' 'conv2_buff_6_addr_4' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1437 [1/1] (0.00ns)   --->   "%conv2_buff_7_addr_4 = getelementptr [100 x float]* @conv2_buff_7, i64 0, i64 %tmp_85_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1437 'getelementptr' 'conv2_buff_7_addr_4' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1438 [1/1] (0.00ns)   --->   "%conv2_buff_8_addr_4 = getelementptr [100 x float]* @conv2_buff_8, i64 0, i64 %tmp_85_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1438 'getelementptr' 'conv2_buff_8_addr_4' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1439 [1/1] (0.00ns)   --->   "%conv2_buff_9_addr_4 = getelementptr [100 x float]* @conv2_buff_9, i64 0, i64 %tmp_85_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1439 'getelementptr' 'conv2_buff_9_addr_4' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1440 [2/2] (3.25ns)   --->   "%conv2_buff_0_load_3 = load float* %conv2_buff_0_addr_4, align 8" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1440 'load' 'conv2_buff_0_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_71 : Operation 1441 [2/2] (3.25ns)   --->   "%conv2_buff_1_load_3 = load float* %conv2_buff_1_addr_4, align 8" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1441 'load' 'conv2_buff_1_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_71 : Operation 1442 [2/2] (3.25ns)   --->   "%conv2_buff_2_load_3 = load float* %conv2_buff_2_addr_4, align 8" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1442 'load' 'conv2_buff_2_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_71 : Operation 1443 [2/2] (3.25ns)   --->   "%conv2_buff_3_load_3 = load float* %conv2_buff_3_addr_4, align 8" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1443 'load' 'conv2_buff_3_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_71 : Operation 1444 [2/2] (3.25ns)   --->   "%conv2_buff_4_load_3 = load float* %conv2_buff_4_addr_4, align 8" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1444 'load' 'conv2_buff_4_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_71 : Operation 1445 [2/2] (3.25ns)   --->   "%conv2_buff_5_load_3 = load float* %conv2_buff_5_addr_4, align 8" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1445 'load' 'conv2_buff_5_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_71 : Operation 1446 [2/2] (3.25ns)   --->   "%conv2_buff_6_load_3 = load float* %conv2_buff_6_addr_4, align 8" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1446 'load' 'conv2_buff_6_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_71 : Operation 1447 [2/2] (3.25ns)   --->   "%conv2_buff_7_load_3 = load float* %conv2_buff_7_addr_4, align 8" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1447 'load' 'conv2_buff_7_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_71 : Operation 1448 [2/2] (3.25ns)   --->   "%conv2_buff_8_load_3 = load float* %conv2_buff_8_addr_4, align 8" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1448 'load' 'conv2_buff_8_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_71 : Operation 1449 [2/2] (3.25ns)   --->   "%conv2_buff_9_load_3 = load float* %conv2_buff_9_addr_4, align 8" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1449 'load' 'conv2_buff_9_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_71 : Operation 1450 [2/2] (3.25ns)   --->   "%conv2_buff_10_load_3 = load float* %conv2_buff_10_addr_4, align 8" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1450 'load' 'conv2_buff_10_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_71 : Operation 1451 [2/2] (3.25ns)   --->   "%conv2_buff_11_load_3 = load float* %conv2_buff_11_addr_4, align 8" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1451 'load' 'conv2_buff_11_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_71 : Operation 1452 [2/2] (3.25ns)   --->   "%conv2_buff_12_load_3 = load float* %conv2_buff_12_addr_4, align 8" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1452 'load' 'conv2_buff_12_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_71 : Operation 1453 [2/2] (3.25ns)   --->   "%conv2_buff_13_load_3 = load float* %conv2_buff_13_addr_4, align 8" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1453 'load' 'conv2_buff_13_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_71 : Operation 1454 [2/2] (3.25ns)   --->   "%conv2_buff_14_load_3 = load float* %conv2_buff_14_addr_4, align 8" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1454 'load' 'conv2_buff_14_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_71 : Operation 1455 [2/2] (3.25ns)   --->   "%conv2_buff_15_load_3 = load float* %conv2_buff_15_addr_4, align 8" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1455 'load' 'conv2_buff_15_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>

State 72 <SV = 36> <Delay = 7.25>
ST_72 : Operation 1456 [1/5] (7.25ns)   --->   "%tmp_16 = fadd float %tmp_44, %tmp_45" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1456 'fadd' 'tmp_16' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1457 [1/2] (3.25ns)   --->   "%conv2_buff_0_load_3 = load float* %conv2_buff_0_addr_4, align 8" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1457 'load' 'conv2_buff_0_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_72 : Operation 1458 [1/2] (3.25ns)   --->   "%conv2_buff_1_load_3 = load float* %conv2_buff_1_addr_4, align 8" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1458 'load' 'conv2_buff_1_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_72 : Operation 1459 [1/2] (3.25ns)   --->   "%conv2_buff_2_load_3 = load float* %conv2_buff_2_addr_4, align 8" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1459 'load' 'conv2_buff_2_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_72 : Operation 1460 [1/2] (3.25ns)   --->   "%conv2_buff_3_load_3 = load float* %conv2_buff_3_addr_4, align 8" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1460 'load' 'conv2_buff_3_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_72 : Operation 1461 [1/2] (3.25ns)   --->   "%conv2_buff_4_load_3 = load float* %conv2_buff_4_addr_4, align 8" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1461 'load' 'conv2_buff_4_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_72 : Operation 1462 [1/2] (3.25ns)   --->   "%conv2_buff_5_load_3 = load float* %conv2_buff_5_addr_4, align 8" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1462 'load' 'conv2_buff_5_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_72 : Operation 1463 [1/2] (3.25ns)   --->   "%conv2_buff_6_load_3 = load float* %conv2_buff_6_addr_4, align 8" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1463 'load' 'conv2_buff_6_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_72 : Operation 1464 [1/2] (3.25ns)   --->   "%conv2_buff_7_load_3 = load float* %conv2_buff_7_addr_4, align 8" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1464 'load' 'conv2_buff_7_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_72 : Operation 1465 [1/2] (3.25ns)   --->   "%conv2_buff_8_load_3 = load float* %conv2_buff_8_addr_4, align 8" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1465 'load' 'conv2_buff_8_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_72 : Operation 1466 [1/2] (3.25ns)   --->   "%conv2_buff_9_load_3 = load float* %conv2_buff_9_addr_4, align 8" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1466 'load' 'conv2_buff_9_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_72 : Operation 1467 [1/2] (3.25ns)   --->   "%conv2_buff_10_load_3 = load float* %conv2_buff_10_addr_4, align 8" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1467 'load' 'conv2_buff_10_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_72 : Operation 1468 [1/2] (3.25ns)   --->   "%conv2_buff_11_load_3 = load float* %conv2_buff_11_addr_4, align 8" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1468 'load' 'conv2_buff_11_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_72 : Operation 1469 [1/2] (3.25ns)   --->   "%conv2_buff_12_load_3 = load float* %conv2_buff_12_addr_4, align 8" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1469 'load' 'conv2_buff_12_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_72 : Operation 1470 [1/2] (3.25ns)   --->   "%conv2_buff_13_load_3 = load float* %conv2_buff_13_addr_4, align 8" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1470 'load' 'conv2_buff_13_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_72 : Operation 1471 [1/2] (3.25ns)   --->   "%conv2_buff_14_load_3 = load float* %conv2_buff_14_addr_4, align 8" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1471 'load' 'conv2_buff_14_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_72 : Operation 1472 [1/2] (3.25ns)   --->   "%conv2_buff_15_load_3 = load float* %conv2_buff_15_addr_4, align 8" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1472 'load' 'conv2_buff_15_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_72 : Operation 1473 [1/1] (2.06ns)   --->   "%tmp_46 = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %conv2_buff_0_load_3, float %conv2_buff_1_load_3, float %conv2_buff_2_load_3, float %conv2_buff_3_load_3, float %conv2_buff_4_load_3, float %conv2_buff_5_load_3, float %conv2_buff_6_load_3, float %conv2_buff_7_load_3, float %conv2_buff_8_load_3, float %conv2_buff_9_load_3, float %conv2_buff_10_load_3, float %conv2_buff_11_load_3, float %conv2_buff_12_load_3, float %conv2_buff_13_load_3, float %conv2_buff_14_load_3, float %conv2_buff_15_load_3, i4 %tmp_73) nounwind" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1473 'mux' 'tmp_46' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 37> <Delay = 7.25>
ST_73 : Operation 1474 [5/5] (7.25ns)   --->   "%tmp_19 = fadd float %tmp_16, %tmp_46" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1474 'fadd' 'tmp_19' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 38> <Delay = 7.25>
ST_74 : Operation 1475 [4/5] (7.25ns)   --->   "%tmp_19 = fadd float %tmp_16, %tmp_46" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1475 'fadd' 'tmp_19' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 39> <Delay = 7.25>
ST_75 : Operation 1476 [1/1] (0.00ns)   --->   "%tmp_86_cast = zext i8 %tmp_79 to i64" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1476 'zext' 'tmp_86_cast' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1477 [1/1] (0.00ns)   --->   "%conv2_buff_0_addr_5 = getelementptr [100 x float]* @conv2_buff_0, i64 0, i64 %tmp_86_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1477 'getelementptr' 'conv2_buff_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1478 [1/1] (0.00ns)   --->   "%conv2_buff_1_addr_5 = getelementptr [100 x float]* @conv2_buff_1, i64 0, i64 %tmp_86_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1478 'getelementptr' 'conv2_buff_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1479 [1/1] (0.00ns)   --->   "%conv2_buff_10_addr_5 = getelementptr [100 x float]* @conv2_buff_10, i64 0, i64 %tmp_86_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1479 'getelementptr' 'conv2_buff_10_addr_5' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1480 [1/1] (0.00ns)   --->   "%conv2_buff_11_addr_5 = getelementptr [100 x float]* @conv2_buff_11, i64 0, i64 %tmp_86_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1480 'getelementptr' 'conv2_buff_11_addr_5' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1481 [1/1] (0.00ns)   --->   "%conv2_buff_12_addr_5 = getelementptr [100 x float]* @conv2_buff_12, i64 0, i64 %tmp_86_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1481 'getelementptr' 'conv2_buff_12_addr_5' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1482 [1/1] (0.00ns)   --->   "%conv2_buff_13_addr_5 = getelementptr [100 x float]* @conv2_buff_13, i64 0, i64 %tmp_86_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1482 'getelementptr' 'conv2_buff_13_addr_5' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1483 [1/1] (0.00ns)   --->   "%conv2_buff_14_addr_5 = getelementptr [100 x float]* @conv2_buff_14, i64 0, i64 %tmp_86_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1483 'getelementptr' 'conv2_buff_14_addr_5' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1484 [1/1] (0.00ns)   --->   "%conv2_buff_15_addr_5 = getelementptr [100 x float]* @conv2_buff_15, i64 0, i64 %tmp_86_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1484 'getelementptr' 'conv2_buff_15_addr_5' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1485 [1/1] (0.00ns)   --->   "%conv2_buff_2_addr_5 = getelementptr [100 x float]* @conv2_buff_2, i64 0, i64 %tmp_86_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1485 'getelementptr' 'conv2_buff_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1486 [1/1] (0.00ns)   --->   "%conv2_buff_3_addr_5 = getelementptr [100 x float]* @conv2_buff_3, i64 0, i64 %tmp_86_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1486 'getelementptr' 'conv2_buff_3_addr_5' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1487 [1/1] (0.00ns)   --->   "%conv2_buff_4_addr_5 = getelementptr [100 x float]* @conv2_buff_4, i64 0, i64 %tmp_86_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1487 'getelementptr' 'conv2_buff_4_addr_5' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1488 [1/1] (0.00ns)   --->   "%conv2_buff_5_addr_5 = getelementptr [100 x float]* @conv2_buff_5, i64 0, i64 %tmp_86_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1488 'getelementptr' 'conv2_buff_5_addr_5' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1489 [1/1] (0.00ns)   --->   "%conv2_buff_6_addr_5 = getelementptr [100 x float]* @conv2_buff_6, i64 0, i64 %tmp_86_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1489 'getelementptr' 'conv2_buff_6_addr_5' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1490 [1/1] (0.00ns)   --->   "%conv2_buff_7_addr_5 = getelementptr [100 x float]* @conv2_buff_7, i64 0, i64 %tmp_86_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1490 'getelementptr' 'conv2_buff_7_addr_5' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1491 [1/1] (0.00ns)   --->   "%conv2_buff_8_addr_5 = getelementptr [100 x float]* @conv2_buff_8, i64 0, i64 %tmp_86_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1491 'getelementptr' 'conv2_buff_8_addr_5' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1492 [1/1] (0.00ns)   --->   "%conv2_buff_9_addr_5 = getelementptr [100 x float]* @conv2_buff_9, i64 0, i64 %tmp_86_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1492 'getelementptr' 'conv2_buff_9_addr_5' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1493 [3/5] (7.25ns)   --->   "%tmp_19 = fadd float %tmp_16, %tmp_46" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1493 'fadd' 'tmp_19' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1494 [2/2] (3.25ns)   --->   "%conv2_buff_0_load_4 = load float* %conv2_buff_0_addr_5, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1494 'load' 'conv2_buff_0_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_75 : Operation 1495 [2/2] (3.25ns)   --->   "%conv2_buff_1_load_4 = load float* %conv2_buff_1_addr_5, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1495 'load' 'conv2_buff_1_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_75 : Operation 1496 [2/2] (3.25ns)   --->   "%conv2_buff_2_load_4 = load float* %conv2_buff_2_addr_5, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1496 'load' 'conv2_buff_2_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_75 : Operation 1497 [2/2] (3.25ns)   --->   "%conv2_buff_3_load_4 = load float* %conv2_buff_3_addr_5, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1497 'load' 'conv2_buff_3_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_75 : Operation 1498 [2/2] (3.25ns)   --->   "%conv2_buff_4_load_4 = load float* %conv2_buff_4_addr_5, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1498 'load' 'conv2_buff_4_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_75 : Operation 1499 [2/2] (3.25ns)   --->   "%conv2_buff_5_load_4 = load float* %conv2_buff_5_addr_5, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1499 'load' 'conv2_buff_5_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_75 : Operation 1500 [2/2] (3.25ns)   --->   "%conv2_buff_6_load_4 = load float* %conv2_buff_6_addr_5, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1500 'load' 'conv2_buff_6_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_75 : Operation 1501 [2/2] (3.25ns)   --->   "%conv2_buff_7_load_4 = load float* %conv2_buff_7_addr_5, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1501 'load' 'conv2_buff_7_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_75 : Operation 1502 [2/2] (3.25ns)   --->   "%conv2_buff_8_load_4 = load float* %conv2_buff_8_addr_5, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1502 'load' 'conv2_buff_8_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_75 : Operation 1503 [2/2] (3.25ns)   --->   "%conv2_buff_9_load_4 = load float* %conv2_buff_9_addr_5, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1503 'load' 'conv2_buff_9_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_75 : Operation 1504 [2/2] (3.25ns)   --->   "%conv2_buff_10_load_4 = load float* %conv2_buff_10_addr_5, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1504 'load' 'conv2_buff_10_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_75 : Operation 1505 [2/2] (3.25ns)   --->   "%conv2_buff_11_load_4 = load float* %conv2_buff_11_addr_5, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1505 'load' 'conv2_buff_11_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_75 : Operation 1506 [2/2] (3.25ns)   --->   "%conv2_buff_12_load_4 = load float* %conv2_buff_12_addr_5, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1506 'load' 'conv2_buff_12_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_75 : Operation 1507 [2/2] (3.25ns)   --->   "%conv2_buff_13_load_4 = load float* %conv2_buff_13_addr_5, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1507 'load' 'conv2_buff_13_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_75 : Operation 1508 [2/2] (3.25ns)   --->   "%conv2_buff_14_load_4 = load float* %conv2_buff_14_addr_5, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1508 'load' 'conv2_buff_14_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_75 : Operation 1509 [2/2] (3.25ns)   --->   "%conv2_buff_15_load_4 = load float* %conv2_buff_15_addr_5, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1509 'load' 'conv2_buff_15_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>

State 76 <SV = 40> <Delay = 7.25>
ST_76 : Operation 1510 [2/5] (7.25ns)   --->   "%tmp_19 = fadd float %tmp_16, %tmp_46" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1510 'fadd' 'tmp_19' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1511 [1/2] (3.25ns)   --->   "%conv2_buff_0_load_4 = load float* %conv2_buff_0_addr_5, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1511 'load' 'conv2_buff_0_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_76 : Operation 1512 [1/2] (3.25ns)   --->   "%conv2_buff_1_load_4 = load float* %conv2_buff_1_addr_5, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1512 'load' 'conv2_buff_1_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_76 : Operation 1513 [1/2] (3.25ns)   --->   "%conv2_buff_2_load_4 = load float* %conv2_buff_2_addr_5, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1513 'load' 'conv2_buff_2_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_76 : Operation 1514 [1/2] (3.25ns)   --->   "%conv2_buff_3_load_4 = load float* %conv2_buff_3_addr_5, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1514 'load' 'conv2_buff_3_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_76 : Operation 1515 [1/2] (3.25ns)   --->   "%conv2_buff_4_load_4 = load float* %conv2_buff_4_addr_5, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1515 'load' 'conv2_buff_4_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_76 : Operation 1516 [1/2] (3.25ns)   --->   "%conv2_buff_5_load_4 = load float* %conv2_buff_5_addr_5, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1516 'load' 'conv2_buff_5_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_76 : Operation 1517 [1/2] (3.25ns)   --->   "%conv2_buff_6_load_4 = load float* %conv2_buff_6_addr_5, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1517 'load' 'conv2_buff_6_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_76 : Operation 1518 [1/2] (3.25ns)   --->   "%conv2_buff_7_load_4 = load float* %conv2_buff_7_addr_5, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1518 'load' 'conv2_buff_7_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_76 : Operation 1519 [1/2] (3.25ns)   --->   "%conv2_buff_8_load_4 = load float* %conv2_buff_8_addr_5, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1519 'load' 'conv2_buff_8_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_76 : Operation 1520 [1/2] (3.25ns)   --->   "%conv2_buff_9_load_4 = load float* %conv2_buff_9_addr_5, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1520 'load' 'conv2_buff_9_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_76 : Operation 1521 [1/2] (3.25ns)   --->   "%conv2_buff_10_load_4 = load float* %conv2_buff_10_addr_5, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1521 'load' 'conv2_buff_10_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_76 : Operation 1522 [1/2] (3.25ns)   --->   "%conv2_buff_11_load_4 = load float* %conv2_buff_11_addr_5, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1522 'load' 'conv2_buff_11_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_76 : Operation 1523 [1/2] (3.25ns)   --->   "%conv2_buff_12_load_4 = load float* %conv2_buff_12_addr_5, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1523 'load' 'conv2_buff_12_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_76 : Operation 1524 [1/2] (3.25ns)   --->   "%conv2_buff_13_load_4 = load float* %conv2_buff_13_addr_5, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1524 'load' 'conv2_buff_13_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_76 : Operation 1525 [1/2] (3.25ns)   --->   "%conv2_buff_14_load_4 = load float* %conv2_buff_14_addr_5, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1525 'load' 'conv2_buff_14_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_76 : Operation 1526 [1/2] (3.25ns)   --->   "%conv2_buff_15_load_4 = load float* %conv2_buff_15_addr_5, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1526 'load' 'conv2_buff_15_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_76 : Operation 1527 [1/1] (2.06ns)   --->   "%tmp_47 = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %conv2_buff_0_load_4, float %conv2_buff_1_load_4, float %conv2_buff_2_load_4, float %conv2_buff_3_load_4, float %conv2_buff_4_load_4, float %conv2_buff_5_load_4, float %conv2_buff_6_load_4, float %conv2_buff_7_load_4, float %conv2_buff_8_load_4, float %conv2_buff_9_load_4, float %conv2_buff_10_load_4, float %conv2_buff_11_load_4, float %conv2_buff_12_load_4, float %conv2_buff_13_load_4, float %conv2_buff_14_load_4, float %conv2_buff_15_load_4, i4 %tmp_73) nounwind" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1527 'mux' 'tmp_47' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 41> <Delay = 7.25>
ST_77 : Operation 1528 [1/5] (7.25ns)   --->   "%tmp_19 = fadd float %tmp_16, %tmp_46" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1528 'fadd' 'tmp_19' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 42> <Delay = 7.25>
ST_78 : Operation 1529 [5/5] (7.25ns)   --->   "%tmp_20 = fadd float %tmp_19, %tmp_47" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1529 'fadd' 'tmp_20' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 43> <Delay = 7.25>
ST_79 : Operation 1530 [4/5] (7.25ns)   --->   "%tmp_20 = fadd float %tmp_19, %tmp_47" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1530 'fadd' 'tmp_20' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 44> <Delay = 7.25>
ST_80 : Operation 1531 [3/5] (7.25ns)   --->   "%tmp_20 = fadd float %tmp_19, %tmp_47" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1531 'fadd' 'tmp_20' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 45> <Delay = 7.25>
ST_81 : Operation 1532 [2/5] (7.25ns)   --->   "%tmp_20 = fadd float %tmp_19, %tmp_47" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1532 'fadd' 'tmp_20' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 46> <Delay = 7.25>
ST_82 : Operation 1533 [1/5] (7.25ns)   --->   "%tmp_20 = fadd float %tmp_19, %tmp_47" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1533 'fadd' 'tmp_20' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 47> <Delay = 5.70>
ST_83 : Operation 1534 [4/4] (5.70ns)   --->   "%tmp_21 = fmul float %tmp_20, 2.500000e-01" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1534 'fmul' 'tmp_21' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 48> <Delay = 5.70>
ST_84 : Operation 1535 [3/4] (5.70ns)   --->   "%tmp_21 = fmul float %tmp_20, 2.500000e-01" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1535 'fmul' 'tmp_21' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 49> <Delay = 5.70>
ST_85 : Operation 1536 [2/4] (5.70ns)   --->   "%tmp_21 = fmul float %tmp_20, 2.500000e-01" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1536 'fmul' 'tmp_21' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 50> <Delay = 8.02>
ST_86 : Operation 1537 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @L_L_conv2_label3_str)"   --->   Operation 1537 'specloopname' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1538 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @L_conv2_label3_str)"   --->   Operation 1538 'specloopname' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1539 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str9) nounwind" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 1539 'specloopname' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1540 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1540 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1541 [1/4] (5.70ns)   --->   "%tmp_21 = fmul float %tmp_20, 2.500000e-01" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1541 'fmul' 'tmp_21' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1542 [1/1] (0.00ns)   --->   "%tmp_23_cast = zext i3 %tmp_80 to i6" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1542 'zext' 'tmp_23_cast' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1543 [1/1] (0.00ns)   --->   "%tmp_25_cast = zext i3 %tmp_49 to i6" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1543 'zext' 'tmp_25_cast' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1544 [1/1] (0.00ns)   --->   "%tmp_81 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %tmp_49, i2 0)" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1544 'bitconcatenate' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1545 [1/1] (0.00ns)   --->   "%p_shl13_cast = zext i5 %tmp_81 to i6" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1545 'zext' 'p_shl13_cast' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1546 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_82 = add i6 %p_shl13_cast, %tmp_25_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1546 'add' 'tmp_82' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 1547 [1/1] (3.49ns) (root node of TernaryAdder)   --->   "%tmp_83 = add i6 %tmp_23_cast, %tmp_82" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1547 'add' 'tmp_83' <Predicate = true> <Delay = 3.49> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 1548 [1/1] (0.00ns)   --->   "%tmp_89_cast = zext i6 %tmp_83 to i64" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1548 'zext' 'tmp_89_cast' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1549 [1/1] (0.00ns)   --->   "%conv_out2_0_addr = getelementptr [25 x float]* @conv_out2_0, i64 0, i64 %tmp_89_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1549 'getelementptr' 'conv_out2_0_addr' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1550 [1/1] (0.00ns)   --->   "%conv_out2_1_addr = getelementptr [25 x float]* @conv_out2_1, i64 0, i64 %tmp_89_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1550 'getelementptr' 'conv_out2_1_addr' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1551 [1/1] (0.00ns)   --->   "%conv_out2_10_addr = getelementptr [25 x float]* @conv_out2_10, i64 0, i64 %tmp_89_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1551 'getelementptr' 'conv_out2_10_addr' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1552 [1/1] (0.00ns)   --->   "%conv_out2_11_addr = getelementptr [25 x float]* @conv_out2_11, i64 0, i64 %tmp_89_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1552 'getelementptr' 'conv_out2_11_addr' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1553 [1/1] (0.00ns)   --->   "%conv_out2_12_addr = getelementptr [25 x float]* @conv_out2_12, i64 0, i64 %tmp_89_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1553 'getelementptr' 'conv_out2_12_addr' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1554 [1/1] (0.00ns)   --->   "%conv_out2_13_addr = getelementptr [25 x float]* @conv_out2_13, i64 0, i64 %tmp_89_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1554 'getelementptr' 'conv_out2_13_addr' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1555 [1/1] (0.00ns)   --->   "%conv_out2_14_addr = getelementptr [25 x float]* @conv_out2_14, i64 0, i64 %tmp_89_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1555 'getelementptr' 'conv_out2_14_addr' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1556 [1/1] (0.00ns)   --->   "%conv_out2_15_addr = getelementptr [25 x float]* @conv_out2_15, i64 0, i64 %tmp_89_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1556 'getelementptr' 'conv_out2_15_addr' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1557 [1/1] (0.00ns)   --->   "%conv_out2_2_addr = getelementptr [25 x float]* @conv_out2_2, i64 0, i64 %tmp_89_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1557 'getelementptr' 'conv_out2_2_addr' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1558 [1/1] (0.00ns)   --->   "%conv_out2_3_addr = getelementptr [25 x float]* @conv_out2_3, i64 0, i64 %tmp_89_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1558 'getelementptr' 'conv_out2_3_addr' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1559 [1/1] (0.00ns)   --->   "%conv_out2_4_addr = getelementptr [25 x float]* @conv_out2_4, i64 0, i64 %tmp_89_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1559 'getelementptr' 'conv_out2_4_addr' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1560 [1/1] (0.00ns)   --->   "%conv_out2_5_addr = getelementptr [25 x float]* @conv_out2_5, i64 0, i64 %tmp_89_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1560 'getelementptr' 'conv_out2_5_addr' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1561 [1/1] (0.00ns)   --->   "%conv_out2_6_addr = getelementptr [25 x float]* @conv_out2_6, i64 0, i64 %tmp_89_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1561 'getelementptr' 'conv_out2_6_addr' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1562 [1/1] (0.00ns)   --->   "%conv_out2_7_addr = getelementptr [25 x float]* @conv_out2_7, i64 0, i64 %tmp_89_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1562 'getelementptr' 'conv_out2_7_addr' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1563 [1/1] (0.00ns)   --->   "%conv_out2_8_addr = getelementptr [25 x float]* @conv_out2_8, i64 0, i64 %tmp_89_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1563 'getelementptr' 'conv_out2_8_addr' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1564 [1/1] (0.00ns)   --->   "%conv_out2_9_addr = getelementptr [25 x float]* @conv_out2_9, i64 0, i64 %tmp_89_cast" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1564 'getelementptr' 'conv_out2_9_addr' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1565 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"   --->   Operation 1565 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1566 [1/1] (2.32ns)   --->   "store float %tmp_21, float* %conv_out2_14_addr, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1566 'store' <Predicate = (tmp_73 == 14)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_86 : Operation 1567 [1/1] (2.32ns)   --->   "store float %tmp_21, float* %conv_out2_13_addr, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1567 'store' <Predicate = (tmp_73 == 13)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_86 : Operation 1568 [1/1] (2.32ns)   --->   "store float %tmp_21, float* %conv_out2_12_addr, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1568 'store' <Predicate = (tmp_73 == 12)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_86 : Operation 1569 [1/1] (2.32ns)   --->   "store float %tmp_21, float* %conv_out2_11_addr, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1569 'store' <Predicate = (tmp_73 == 11)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_86 : Operation 1570 [1/1] (2.32ns)   --->   "store float %tmp_21, float* %conv_out2_10_addr, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1570 'store' <Predicate = (tmp_73 == 10)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_86 : Operation 1571 [1/1] (2.32ns)   --->   "store float %tmp_21, float* %conv_out2_9_addr, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1571 'store' <Predicate = (tmp_73 == 9)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_86 : Operation 1572 [1/1] (2.32ns)   --->   "store float %tmp_21, float* %conv_out2_8_addr, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1572 'store' <Predicate = (tmp_73 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_86 : Operation 1573 [1/1] (2.32ns)   --->   "store float %tmp_21, float* %conv_out2_7_addr, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1573 'store' <Predicate = (tmp_73 == 7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_86 : Operation 1574 [1/1] (2.32ns)   --->   "store float %tmp_21, float* %conv_out2_6_addr, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1574 'store' <Predicate = (tmp_73 == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_86 : Operation 1575 [1/1] (2.32ns)   --->   "store float %tmp_21, float* %conv_out2_5_addr, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1575 'store' <Predicate = (tmp_73 == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_86 : Operation 1576 [1/1] (2.32ns)   --->   "store float %tmp_21, float* %conv_out2_4_addr, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1576 'store' <Predicate = (tmp_73 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_86 : Operation 1577 [1/1] (2.32ns)   --->   "store float %tmp_21, float* %conv_out2_3_addr, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1577 'store' <Predicate = (tmp_73 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_86 : Operation 1578 [1/1] (2.32ns)   --->   "store float %tmp_21, float* %conv_out2_2_addr, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1578 'store' <Predicate = (tmp_73 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_86 : Operation 1579 [1/1] (2.32ns)   --->   "store float %tmp_21, float* %conv_out2_1_addr, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1579 'store' <Predicate = (tmp_73 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_86 : Operation 1580 [1/1] (2.32ns)   --->   "store float %tmp_21, float* %conv_out2_0_addr, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1580 'store' <Predicate = (tmp_73 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_86 : Operation 1581 [1/1] (2.32ns)   --->   "store float %tmp_21, float* %conv_out2_15_addr, align 4" [../2C_prj/lenet5/conv.cpp:112]   --->   Operation 1581 'store' <Predicate = (tmp_73 == 15)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>

State 87 <SV = 31> <Delay = 8.75>
ST_87 : Operation 1582 [1/1] (8.75ns)   --->   "%FM_DDR_BUFF1_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %FM_DDR_BUFF1, i32 400) nounwind" [../2C_prj/lenet5/conv.cpp:116]   --->   Operation 1582 'writereq' 'FM_DDR_BUFF1_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_87 : Operation 1583 [1/1] (1.76ns)   --->   "br label %burst.wr.header" [../2C_prj/lenet5/conv.cpp:116]   --->   Operation 1583 'br' <Predicate = true> <Delay = 1.76>

State 88 <SV = 32> <Delay = 4.45>
ST_88 : Operation 1584 [1/1] (0.00ns)   --->   "%indvar6 = phi i9 [ %indvar_next3, %burst.wr.body ], [ 0, %burst.wr.header.preheader ]" [../2C_prj/lenet5/conv.cpp:116]   --->   Operation 1584 'phi' 'indvar6' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1585 [1/1] (0.00ns)   --->   "%phi_mul2 = phi i19 [ %next_mul2, %burst.wr.body ], [ 0, %burst.wr.header.preheader ]"   --->   Operation 1585 'phi' 'phi_mul2' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1586 [1/1] (0.00ns)   --->   "%phi_urem2 = phi i9 [ %idx_urem2, %burst.wr.body ], [ 0, %burst.wr.header.preheader ]"   --->   Operation 1586 'phi' 'phi_urem2' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1587 [1/1] (1.66ns)   --->   "%exitcond6 = icmp eq i9 %indvar6, -112" [../2C_prj/lenet5/conv.cpp:116]   --->   Operation 1587 'icmp' 'exitcond6' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1588 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"   --->   Operation 1588 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1589 [1/1] (1.82ns)   --->   "%indvar_next3 = add i9 %indvar6, 1" [../2C_prj/lenet5/conv.cpp:116]   --->   Operation 1589 'add' 'indvar_next3' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1590 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %memcpy.tail, label %burst.wr.body" [../2C_prj/lenet5/conv.cpp:116]   --->   Operation 1590 'br' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1591 [1/1] (1.82ns)   --->   "%next_urem2 = add i9 1, %phi_urem2"   --->   Operation 1591 'add' 'next_urem2' <Predicate = (!exitcond6)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1592 [1/1] (1.66ns)   --->   "%tmp_84 = icmp ult i9 %next_urem2, 25"   --->   Operation 1592 'icmp' 'tmp_84' <Predicate = (!exitcond6)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1593 [1/1] (0.96ns)   --->   "%idx_urem2 = select i1 %tmp_84, i9 %next_urem2, i9 0"   --->   Operation 1593 'select' 'idx_urem2' <Predicate = (!exitcond6)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_88 : Operation 1594 [1/1] (2.16ns)   --->   "%next_mul2 = add i19 656, %phi_mul2"   --->   Operation 1594 'add' 'next_mul2' <Predicate = (!exitcond6)> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1595 [1/1] (0.00ns)   --->   "%tmp_85 = trunc i9 %phi_urem2 to i5" [../2C_prj/lenet5/conv.cpp:116]   --->   Operation 1595 'trunc' 'tmp_85' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_88 : Operation 1596 [1/1] (0.00ns)   --->   "%tmp_86 = zext i5 %tmp_85 to i64" [../2C_prj/lenet5/conv.cpp:116]   --->   Operation 1596 'zext' 'tmp_86' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_88 : Operation 1597 [1/1] (0.00ns)   --->   "%conv_out2_0_addr_1 = getelementptr [25 x float]* @conv_out2_0, i64 0, i64 %tmp_86" [../2C_prj/lenet5/conv.cpp:116]   --->   Operation 1597 'getelementptr' 'conv_out2_0_addr_1' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_88 : Operation 1598 [1/1] (0.00ns)   --->   "%conv_out2_1_addr_1 = getelementptr [25 x float]* @conv_out2_1, i64 0, i64 %tmp_86" [../2C_prj/lenet5/conv.cpp:116]   --->   Operation 1598 'getelementptr' 'conv_out2_1_addr_1' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_88 : Operation 1599 [1/1] (0.00ns)   --->   "%conv_out2_10_addr_1 = getelementptr [25 x float]* @conv_out2_10, i64 0, i64 %tmp_86" [../2C_prj/lenet5/conv.cpp:116]   --->   Operation 1599 'getelementptr' 'conv_out2_10_addr_1' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_88 : Operation 1600 [1/1] (0.00ns)   --->   "%conv_out2_11_addr_1 = getelementptr [25 x float]* @conv_out2_11, i64 0, i64 %tmp_86" [../2C_prj/lenet5/conv.cpp:116]   --->   Operation 1600 'getelementptr' 'conv_out2_11_addr_1' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_88 : Operation 1601 [1/1] (0.00ns)   --->   "%conv_out2_12_addr_1 = getelementptr [25 x float]* @conv_out2_12, i64 0, i64 %tmp_86" [../2C_prj/lenet5/conv.cpp:116]   --->   Operation 1601 'getelementptr' 'conv_out2_12_addr_1' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_88 : Operation 1602 [1/1] (0.00ns)   --->   "%conv_out2_13_addr_1 = getelementptr [25 x float]* @conv_out2_13, i64 0, i64 %tmp_86" [../2C_prj/lenet5/conv.cpp:116]   --->   Operation 1602 'getelementptr' 'conv_out2_13_addr_1' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_88 : Operation 1603 [1/1] (0.00ns)   --->   "%conv_out2_14_addr_1 = getelementptr [25 x float]* @conv_out2_14, i64 0, i64 %tmp_86" [../2C_prj/lenet5/conv.cpp:116]   --->   Operation 1603 'getelementptr' 'conv_out2_14_addr_1' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_88 : Operation 1604 [1/1] (0.00ns)   --->   "%conv_out2_15_addr_1 = getelementptr [25 x float]* @conv_out2_15, i64 0, i64 %tmp_86" [../2C_prj/lenet5/conv.cpp:116]   --->   Operation 1604 'getelementptr' 'conv_out2_15_addr_1' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_88 : Operation 1605 [1/1] (0.00ns)   --->   "%conv_out2_2_addr_1 = getelementptr [25 x float]* @conv_out2_2, i64 0, i64 %tmp_86" [../2C_prj/lenet5/conv.cpp:116]   --->   Operation 1605 'getelementptr' 'conv_out2_2_addr_1' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_88 : Operation 1606 [1/1] (0.00ns)   --->   "%conv_out2_3_addr_1 = getelementptr [25 x float]* @conv_out2_3, i64 0, i64 %tmp_86" [../2C_prj/lenet5/conv.cpp:116]   --->   Operation 1606 'getelementptr' 'conv_out2_3_addr_1' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_88 : Operation 1607 [1/1] (0.00ns)   --->   "%conv_out2_4_addr_1 = getelementptr [25 x float]* @conv_out2_4, i64 0, i64 %tmp_86" [../2C_prj/lenet5/conv.cpp:116]   --->   Operation 1607 'getelementptr' 'conv_out2_4_addr_1' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_88 : Operation 1608 [1/1] (0.00ns)   --->   "%conv_out2_5_addr_1 = getelementptr [25 x float]* @conv_out2_5, i64 0, i64 %tmp_86" [../2C_prj/lenet5/conv.cpp:116]   --->   Operation 1608 'getelementptr' 'conv_out2_5_addr_1' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_88 : Operation 1609 [1/1] (0.00ns)   --->   "%conv_out2_6_addr_1 = getelementptr [25 x float]* @conv_out2_6, i64 0, i64 %tmp_86" [../2C_prj/lenet5/conv.cpp:116]   --->   Operation 1609 'getelementptr' 'conv_out2_6_addr_1' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_88 : Operation 1610 [1/1] (0.00ns)   --->   "%conv_out2_7_addr_1 = getelementptr [25 x float]* @conv_out2_7, i64 0, i64 %tmp_86" [../2C_prj/lenet5/conv.cpp:116]   --->   Operation 1610 'getelementptr' 'conv_out2_7_addr_1' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_88 : Operation 1611 [1/1] (0.00ns)   --->   "%conv_out2_8_addr_1 = getelementptr [25 x float]* @conv_out2_8, i64 0, i64 %tmp_86" [../2C_prj/lenet5/conv.cpp:116]   --->   Operation 1611 'getelementptr' 'conv_out2_8_addr_1' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_88 : Operation 1612 [1/1] (0.00ns)   --->   "%conv_out2_9_addr_1 = getelementptr [25 x float]* @conv_out2_9, i64 0, i64 %tmp_86" [../2C_prj/lenet5/conv.cpp:116]   --->   Operation 1612 'getelementptr' 'conv_out2_9_addr_1' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_88 : Operation 1613 [1/1] (0.00ns)   --->   "%div60_t = call i4 @_ssdm_op_PartSelect.i4.i19.i32.i32(i19 %phi_mul2, i32 14, i32 17)" [../2C_prj/lenet5/conv.cpp:116]   --->   Operation 1613 'partselect' 'div60_t' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_88 : Operation 1614 [2/2] (2.32ns)   --->   "%conv_out2_0_load = load float* %conv_out2_0_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:116]   --->   Operation 1614 'load' 'conv_out2_0_load' <Predicate = (!exitcond6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_88 : Operation 1615 [2/2] (2.32ns)   --->   "%conv_out2_1_load = load float* %conv_out2_1_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:116]   --->   Operation 1615 'load' 'conv_out2_1_load' <Predicate = (!exitcond6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_88 : Operation 1616 [2/2] (2.32ns)   --->   "%conv_out2_2_load = load float* %conv_out2_2_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:116]   --->   Operation 1616 'load' 'conv_out2_2_load' <Predicate = (!exitcond6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_88 : Operation 1617 [2/2] (2.32ns)   --->   "%conv_out2_3_load = load float* %conv_out2_3_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:116]   --->   Operation 1617 'load' 'conv_out2_3_load' <Predicate = (!exitcond6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_88 : Operation 1618 [2/2] (2.32ns)   --->   "%conv_out2_4_load = load float* %conv_out2_4_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:116]   --->   Operation 1618 'load' 'conv_out2_4_load' <Predicate = (!exitcond6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_88 : Operation 1619 [2/2] (2.32ns)   --->   "%conv_out2_5_load = load float* %conv_out2_5_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:116]   --->   Operation 1619 'load' 'conv_out2_5_load' <Predicate = (!exitcond6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_88 : Operation 1620 [2/2] (2.32ns)   --->   "%conv_out2_6_load = load float* %conv_out2_6_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:116]   --->   Operation 1620 'load' 'conv_out2_6_load' <Predicate = (!exitcond6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_88 : Operation 1621 [2/2] (2.32ns)   --->   "%conv_out2_7_load = load float* %conv_out2_7_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:116]   --->   Operation 1621 'load' 'conv_out2_7_load' <Predicate = (!exitcond6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_88 : Operation 1622 [2/2] (2.32ns)   --->   "%conv_out2_8_load = load float* %conv_out2_8_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:116]   --->   Operation 1622 'load' 'conv_out2_8_load' <Predicate = (!exitcond6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_88 : Operation 1623 [2/2] (2.32ns)   --->   "%conv_out2_9_load = load float* %conv_out2_9_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:116]   --->   Operation 1623 'load' 'conv_out2_9_load' <Predicate = (!exitcond6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_88 : Operation 1624 [2/2] (2.32ns)   --->   "%conv_out2_10_load = load float* %conv_out2_10_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:116]   --->   Operation 1624 'load' 'conv_out2_10_load' <Predicate = (!exitcond6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_88 : Operation 1625 [2/2] (2.32ns)   --->   "%conv_out2_11_load = load float* %conv_out2_11_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:116]   --->   Operation 1625 'load' 'conv_out2_11_load' <Predicate = (!exitcond6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_88 : Operation 1626 [2/2] (2.32ns)   --->   "%conv_out2_12_load = load float* %conv_out2_12_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:116]   --->   Operation 1626 'load' 'conv_out2_12_load' <Predicate = (!exitcond6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_88 : Operation 1627 [2/2] (2.32ns)   --->   "%conv_out2_13_load = load float* %conv_out2_13_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:116]   --->   Operation 1627 'load' 'conv_out2_13_load' <Predicate = (!exitcond6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_88 : Operation 1628 [2/2] (2.32ns)   --->   "%conv_out2_14_load = load float* %conv_out2_14_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:116]   --->   Operation 1628 'load' 'conv_out2_14_load' <Predicate = (!exitcond6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_88 : Operation 1629 [2/2] (2.32ns)   --->   "%conv_out2_15_load = load float* %conv_out2_15_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:116]   --->   Operation 1629 'load' 'conv_out2_15_load' <Predicate = (!exitcond6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>

State 89 <SV = 33> <Delay = 4.38>
ST_89 : Operation 1630 [1/2] (2.32ns)   --->   "%conv_out2_0_load = load float* %conv_out2_0_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:116]   --->   Operation 1630 'load' 'conv_out2_0_load' <Predicate = (!exitcond6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_89 : Operation 1631 [1/2] (2.32ns)   --->   "%conv_out2_1_load = load float* %conv_out2_1_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:116]   --->   Operation 1631 'load' 'conv_out2_1_load' <Predicate = (!exitcond6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_89 : Operation 1632 [1/2] (2.32ns)   --->   "%conv_out2_2_load = load float* %conv_out2_2_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:116]   --->   Operation 1632 'load' 'conv_out2_2_load' <Predicate = (!exitcond6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_89 : Operation 1633 [1/2] (2.32ns)   --->   "%conv_out2_3_load = load float* %conv_out2_3_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:116]   --->   Operation 1633 'load' 'conv_out2_3_load' <Predicate = (!exitcond6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_89 : Operation 1634 [1/2] (2.32ns)   --->   "%conv_out2_4_load = load float* %conv_out2_4_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:116]   --->   Operation 1634 'load' 'conv_out2_4_load' <Predicate = (!exitcond6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_89 : Operation 1635 [1/2] (2.32ns)   --->   "%conv_out2_5_load = load float* %conv_out2_5_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:116]   --->   Operation 1635 'load' 'conv_out2_5_load' <Predicate = (!exitcond6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_89 : Operation 1636 [1/2] (2.32ns)   --->   "%conv_out2_6_load = load float* %conv_out2_6_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:116]   --->   Operation 1636 'load' 'conv_out2_6_load' <Predicate = (!exitcond6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_89 : Operation 1637 [1/2] (2.32ns)   --->   "%conv_out2_7_load = load float* %conv_out2_7_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:116]   --->   Operation 1637 'load' 'conv_out2_7_load' <Predicate = (!exitcond6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_89 : Operation 1638 [1/2] (2.32ns)   --->   "%conv_out2_8_load = load float* %conv_out2_8_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:116]   --->   Operation 1638 'load' 'conv_out2_8_load' <Predicate = (!exitcond6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_89 : Operation 1639 [1/2] (2.32ns)   --->   "%conv_out2_9_load = load float* %conv_out2_9_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:116]   --->   Operation 1639 'load' 'conv_out2_9_load' <Predicate = (!exitcond6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_89 : Operation 1640 [1/2] (2.32ns)   --->   "%conv_out2_10_load = load float* %conv_out2_10_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:116]   --->   Operation 1640 'load' 'conv_out2_10_load' <Predicate = (!exitcond6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_89 : Operation 1641 [1/2] (2.32ns)   --->   "%conv_out2_11_load = load float* %conv_out2_11_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:116]   --->   Operation 1641 'load' 'conv_out2_11_load' <Predicate = (!exitcond6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_89 : Operation 1642 [1/2] (2.32ns)   --->   "%conv_out2_12_load = load float* %conv_out2_12_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:116]   --->   Operation 1642 'load' 'conv_out2_12_load' <Predicate = (!exitcond6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_89 : Operation 1643 [1/2] (2.32ns)   --->   "%conv_out2_13_load = load float* %conv_out2_13_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:116]   --->   Operation 1643 'load' 'conv_out2_13_load' <Predicate = (!exitcond6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_89 : Operation 1644 [1/2] (2.32ns)   --->   "%conv_out2_14_load = load float* %conv_out2_14_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:116]   --->   Operation 1644 'load' 'conv_out2_14_load' <Predicate = (!exitcond6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_89 : Operation 1645 [1/2] (2.32ns)   --->   "%conv_out2_15_load = load float* %conv_out2_15_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:116]   --->   Operation 1645 'load' 'conv_out2_15_load' <Predicate = (!exitcond6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_89 : Operation 1646 [1/1] (2.06ns)   --->   "%tmp_40 = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %conv_out2_0_load, float %conv_out2_1_load, float %conv_out2_2_load, float %conv_out2_3_load, float %conv_out2_4_load, float %conv_out2_5_load, float %conv_out2_6_load, float %conv_out2_7_load, float %conv_out2_8_load, float %conv_out2_9_load, float %conv_out2_10_load, float %conv_out2_11_load, float %conv_out2_12_load, float %conv_out2_13_load, float %conv_out2_14_load, float %conv_out2_15_load, i4 %div60_t) nounwind" [../2C_prj/lenet5/conv.cpp:116]   --->   Operation 1646 'mux' 'tmp_40' <Predicate = (!exitcond6)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 34> <Delay = 8.75>
ST_90 : Operation 1647 [1/1] (0.00ns)   --->   "%burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind" [../2C_prj/lenet5/conv.cpp:116]   --->   Operation 1647 'specregionbegin' 'burstwrite_rbegin' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_90 : Operation 1648 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13)" [../2C_prj/lenet5/conv.cpp:116]   --->   Operation 1648 'specpipeline' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_90 : Operation 1649 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([34 x i8]* @memcpy_OC_FM_DDR_BUF_1)" [../2C_prj/lenet5/conv.cpp:116]   --->   Operation 1649 'specloopname' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_90 : Operation 1650 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.floatP(float* %FM_DDR_BUFF1, float %tmp_40, i4 -1) nounwind" [../2C_prj/lenet5/conv.cpp:116]   --->   Operation 1650 'write' <Predicate = (!exitcond6)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_90 : Operation 1651 [1/1] (0.00ns)   --->   "%burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin) nounwind" [../2C_prj/lenet5/conv.cpp:116]   --->   Operation 1651 'specregionend' 'burstwrite_rend' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_90 : Operation 1652 [1/1] (0.00ns)   --->   "br label %burst.wr.header" [../2C_prj/lenet5/conv.cpp:116]   --->   Operation 1652 'br' <Predicate = (!exitcond6)> <Delay = 0.00>

State 91 <SV = 33> <Delay = 8.75>
ST_91 : Operation 1653 [5/5] (8.75ns)   --->   "%FM_DDR_BUFF1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %FM_DDR_BUFF1) nounwind" [../2C_prj/lenet5/conv.cpp:116]   --->   Operation 1653 'writeresp' 'FM_DDR_BUFF1_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 92 <SV = 34> <Delay = 8.75>
ST_92 : Operation 1654 [4/5] (8.75ns)   --->   "%FM_DDR_BUFF1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %FM_DDR_BUFF1) nounwind" [../2C_prj/lenet5/conv.cpp:116]   --->   Operation 1654 'writeresp' 'FM_DDR_BUFF1_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 93 <SV = 35> <Delay = 8.75>
ST_93 : Operation 1655 [3/5] (8.75ns)   --->   "%FM_DDR_BUFF1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %FM_DDR_BUFF1) nounwind" [../2C_prj/lenet5/conv.cpp:116]   --->   Operation 1655 'writeresp' 'FM_DDR_BUFF1_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 94 <SV = 36> <Delay = 8.75>
ST_94 : Operation 1656 [2/5] (8.75ns)   --->   "%FM_DDR_BUFF1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %FM_DDR_BUFF1) nounwind" [../2C_prj/lenet5/conv.cpp:116]   --->   Operation 1656 'writeresp' 'FM_DDR_BUFF1_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 95 <SV = 37> <Delay = 8.75>
ST_95 : Operation 1657 [1/5] (8.75ns)   --->   "%FM_DDR_BUFF1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %FM_DDR_BUFF1) nounwind" [../2C_prj/lenet5/conv.cpp:116]   --->   Operation 1657 'writeresp' 'FM_DDR_BUFF1_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_95 : Operation 1658 [1/1] (0.00ns)   --->   "ret void" [../2C_prj/lenet5/conv.cpp:117]   --->   Operation 1658 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('BIAS_addr', ../2C_prj/lenet5/conv.cpp:79) [159]  (0 ns)
	bus request on port 'BIAS' (../2C_prj/lenet5/conv.cpp:79) [160]  (8.75 ns)

 <State 2>: 8.75ns
The critical path consists of the following:
	bus request on port 'BIAS' (../2C_prj/lenet5/conv.cpp:79) [160]  (8.75 ns)

 <State 3>: 8.75ns
The critical path consists of the following:
	bus request on port 'BIAS' (../2C_prj/lenet5/conv.cpp:79) [160]  (8.75 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	bus request on port 'BIAS' (../2C_prj/lenet5/conv.cpp:79) [160]  (8.75 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus request on port 'BIAS' (../2C_prj/lenet5/conv.cpp:79) [160]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus request on port 'BIAS' (../2C_prj/lenet5/conv.cpp:79) [160]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus request on port 'BIAS' (../2C_prj/lenet5/conv.cpp:79) [160]  (8.75 ns)

 <State 8>: 2.34ns
The critical path consists of the following:
	'icmp' operation ('exitcond2', ../2C_prj/lenet5/conv.cpp:79) [164]  (1.36 ns)
	blocking operation 0.978 ns on control path)

 <State 9>: 8.75ns
The critical path consists of the following:
	bus read on port 'BIAS' (../2C_prj/lenet5/conv.cpp:79) [172]  (8.75 ns)
	'store' operation (../2C_prj/lenet5/conv.cpp:79) of variable 'BIAS_addr_read', ../2C_prj/lenet5/conv.cpp:79 on global variable 'B_CONV2_6' [200]  (0 ns)

 <State 10>: 8.75ns
The critical path consists of the following:
	bus request on port 'FM_DDR_BUFF2' (../2C_prj/lenet5/conv.cpp:80) [227]  (8.75 ns)

 <State 11>: 8.75ns
The critical path consists of the following:
	bus request on port 'FM_DDR_BUFF2' (../2C_prj/lenet5/conv.cpp:80) [227]  (8.75 ns)

 <State 12>: 8.75ns
The critical path consists of the following:
	bus request on port 'FM_DDR_BUFF2' (../2C_prj/lenet5/conv.cpp:80) [227]  (8.75 ns)

 <State 13>: 8.75ns
The critical path consists of the following:
	bus request on port 'FM_DDR_BUFF2' (../2C_prj/lenet5/conv.cpp:80) [227]  (8.75 ns)

 <State 14>: 8.75ns
The critical path consists of the following:
	bus request on port 'FM_DDR_BUFF2' (../2C_prj/lenet5/conv.cpp:80) [227]  (8.75 ns)

 <State 15>: 8.75ns
The critical path consists of the following:
	bus request on port 'FM_DDR_BUFF2' (../2C_prj/lenet5/conv.cpp:80) [227]  (8.75 ns)

 <State 16>: 8.75ns
The critical path consists of the following:
	bus request on port 'FM_DDR_BUFF2' (../2C_prj/lenet5/conv.cpp:80) [227]  (8.75 ns)

 <State 17>: 4.21ns
The critical path consists of the following:
	'phi' operation ('phi_urem') with incoming values : ('idx_urem') [232]  (0 ns)
	'add' operation ('next_urem') [272]  (1.64 ns)
	'icmp' operation ('tmp_11') [273]  (1.88 ns)
	'select' operation ('idx_urem') [274]  (0.692 ns)

 <State 18>: 8.75ns
The critical path consists of the following:
	bus read on port 'FM_DDR_BUFF2' (../2C_prj/lenet5/conv.cpp:80) [241]  (8.75 ns)

 <State 19>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('conv_out1_4_addr', ../2C_prj/lenet5/conv.cpp:80) [249]  (0 ns)
	'store' operation (../2C_prj/lenet5/conv.cpp:80) of variable 'FM_DDR_BUFF2_read', ../2C_prj/lenet5/conv.cpp:80 on array 'conv_out1_4' [254]  (3.25 ns)

 <State 20>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('WEIGHT_addr', ../2C_prj/lenet5/conv.cpp:81) [278]  (0 ns)
	bus request on port 'WEIGHT' (../2C_prj/lenet5/conv.cpp:81) [279]  (8.75 ns)

 <State 21>: 8.75ns
The critical path consists of the following:
	bus request on port 'WEIGHT' (../2C_prj/lenet5/conv.cpp:81) [279]  (8.75 ns)

 <State 22>: 8.75ns
The critical path consists of the following:
	bus request on port 'WEIGHT' (../2C_prj/lenet5/conv.cpp:81) [279]  (8.75 ns)

 <State 23>: 8.75ns
The critical path consists of the following:
	bus request on port 'WEIGHT' (../2C_prj/lenet5/conv.cpp:81) [279]  (8.75 ns)

 <State 24>: 8.75ns
The critical path consists of the following:
	bus request on port 'WEIGHT' (../2C_prj/lenet5/conv.cpp:81) [279]  (8.75 ns)

 <State 25>: 8.75ns
The critical path consists of the following:
	bus request on port 'WEIGHT' (../2C_prj/lenet5/conv.cpp:81) [279]  (8.75 ns)

 <State 26>: 8.75ns
The critical path consists of the following:
	bus request on port 'WEIGHT' (../2C_prj/lenet5/conv.cpp:81) [279]  (8.75 ns)

 <State 27>: 5.82ns
The critical path consists of the following:
	'phi' operation ('phi_urem1') with incoming values : ('idx_urem1') [284]  (0 ns)
	'mul' operation ('mul2', ../2C_prj/lenet5/conv.cpp:81) [297]  (4.52 ns)
	blocking operation 1.3 ns on control path)

 <State 28>: 4.39ns
The critical path consists of the following:
	'urem' operation ('tmp_9', ../2C_prj/lenet5/conv.cpp:81) [298]  (4.39 ns)

 <State 29>: 4.39ns
The critical path consists of the following:
	'urem' operation ('tmp_9', ../2C_prj/lenet5/conv.cpp:81) [298]  (4.39 ns)

 <State 30>: 4.39ns
The critical path consists of the following:
	'urem' operation ('tmp_9', ../2C_prj/lenet5/conv.cpp:81) [298]  (4.39 ns)

 <State 31>: 4.39ns
The critical path consists of the following:
	'urem' operation ('tmp_9', ../2C_prj/lenet5/conv.cpp:81) [298]  (4.39 ns)

 <State 32>: 4.39ns
The critical path consists of the following:
	'urem' operation ('tmp_9', ../2C_prj/lenet5/conv.cpp:81) [298]  (4.39 ns)

 <State 33>: 4.39ns
The critical path consists of the following:
	'urem' operation ('tmp_9', ../2C_prj/lenet5/conv.cpp:81) [298]  (4.39 ns)

 <State 34>: 4.39ns
The critical path consists of the following:
	'urem' operation ('tmp_9', ../2C_prj/lenet5/conv.cpp:81) [298]  (4.39 ns)

 <State 35>: 4.39ns
The critical path consists of the following:
	'urem' operation ('tmp_9', ../2C_prj/lenet5/conv.cpp:81) [298]  (4.39 ns)

 <State 36>: 4.39ns
The critical path consists of the following:
	'urem' operation ('tmp_9', ../2C_prj/lenet5/conv.cpp:81) [298]  (4.39 ns)

 <State 37>: 8.75ns
The critical path consists of the following:
	bus read on port 'WEIGHT' (../2C_prj/lenet5/conv.cpp:81) [293]  (8.75 ns)

 <State 38>: 6.71ns
The critical path consists of the following:
	'urem' operation ('tmp_9', ../2C_prj/lenet5/conv.cpp:81) [298]  (4.39 ns)
	'getelementptr' operation ('W_CONV2_14_0_addr', ../2C_prj/lenet5/conv.cpp:81) [337]  (0 ns)
	'store' operation (../2C_prj/lenet5/conv.cpp:81) of variable 'WEIGHT_addr_read', ../2C_prj/lenet5/conv.cpp:81 on array 'W_CONV2_14_0' [415]  (2.32 ns)

 <State 39>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('exitcond_flatten9') with incoming values : ('exitcond_flatten3') [761]  (1.77 ns)

 <State 40>: 7.7ns
The critical path consists of the following:
	'phi' operation ('exitcond_flatten9') with incoming values : ('exitcond_flatten3') [761]  (0 ns)
	'xor' operation ('not_exitcond_flatten', ../2C_prj/lenet5/conv.cpp:89) [782]  (0.978 ns)
	'and' operation ('exitcond_flatten33_m', ../2C_prj/lenet5/conv.cpp:89) [786]  (0.978 ns)
	'or' operation ('tmp_5', ../2C_prj/lenet5/conv.cpp:89) [800]  (0.978 ns)
	'or' operation ('tmp_15', ../2C_prj/lenet5/conv.cpp:89) [801]  (0.978 ns)
	'select' operation ('c_mid1', ../2C_prj/lenet5/conv.cpp:89) [802]  (1.02 ns)
	'add' operation ('c', ../2C_prj/lenet5/conv.cpp:86) [807]  (1.74 ns)
	'select' operation ('c_mid2', ../2C_prj/lenet5/conv.cpp:89) [815]  (1.02 ns)

 <State 41>: 8.69ns
The critical path consists of the following:
	'add' operation ('tmp_22', ../2C_prj/lenet5/conv.cpp:90) [828]  (1.74 ns)
	'sub' operation ('tmp_28', ../2C_prj/lenet5/conv.cpp:90) [833]  (0 ns)
	'add' operation ('tmp_29', ../2C_prj/lenet5/conv.cpp:90) [834]  (3.7 ns)
	'getelementptr' operation ('conv_out1_0_addr_1', ../2C_prj/lenet5/conv.cpp:90) [836]  (0 ns)
	'load' operation ('conv_out1_0_load', ../2C_prj/lenet5/conv.cpp:90) on array 'conv_out1_0' [842]  (3.25 ns)

 <State 42>: 7.81ns
The critical path consists of the following:
	'sub' operation ('tmp_38', ../2C_prj/lenet5/conv.cpp:90) [956]  (0 ns)
	'add' operation ('tmp_48', ../2C_prj/lenet5/conv.cpp:90) [958]  (3.58 ns)
	'mux' operation ('tmp_51', ../2C_prj/lenet5/conv.cpp:90) [1055]  (4.23 ns)

 <State 43>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_34', ../2C_prj/lenet5/conv.cpp:90) [1056]  (5.7 ns)

 <State 44>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_34', ../2C_prj/lenet5/conv.cpp:90) [1056]  (5.7 ns)

 <State 45>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_34', ../2C_prj/lenet5/conv.cpp:90) [1056]  (5.7 ns)

 <State 46>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_34', ../2C_prj/lenet5/conv.cpp:90) [1056]  (5.7 ns)

 <State 47>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_37', ../2C_prj/lenet5/conv.cpp:90) [1098]  (7.26 ns)

 <State 48>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_37', ../2C_prj/lenet5/conv.cpp:90) [1098]  (7.26 ns)

 <State 49>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_37', ../2C_prj/lenet5/conv.cpp:90) [1098]  (7.26 ns)

 <State 50>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_37', ../2C_prj/lenet5/conv.cpp:90) [1098]  (7.26 ns)

 <State 51>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_37', ../2C_prj/lenet5/conv.cpp:90) [1098]  (7.26 ns)

 <State 52>: 3.25ns
The critical path consists of the following:
	'store' operation (../2C_prj/lenet5/conv.cpp:90) of variable 'tmp_37', ../2C_prj/lenet5/conv.cpp:90 on array 'conv2_buff_14' [1103]  (3.25 ns)

 <State 53>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('exitcond_flatten13') with incoming values : ('exitcond_flatten5') [1171]  (1.77 ns)

 <State 54>: 5.34ns
The critical path consists of the following:
	'phi' operation ('exitcond_flatten13') with incoming values : ('exitcond_flatten5') [1171]  (0 ns)
	'xor' operation ('not_exitcond_flatten_6', ../2C_prj/lenet5/conv.cpp:101) [1181]  (0 ns)
	'and' operation ('exitcond1_mid', ../2C_prj/lenet5/conv.cpp:101) [1182]  (0.978 ns)
	'or' operation ('tmp_61', ../2C_prj/lenet5/conv.cpp:101) [1186]  (0 ns)
	'select' operation ('chl_mid2', ../2C_prj/lenet5/conv.cpp:101) [1187]  (1.22 ns)
	'add' operation ('chl', ../2C_prj/lenet5/conv.cpp:101) [1348]  (1.78 ns)
	'icmp' operation ('exitcond1', ../2C_prj/lenet5/conv.cpp:101) [1351]  (1.36 ns)

 <State 55>: 7.95ns
The critical path consists of the following:
	'select' operation ('c2_mid2', ../2C_prj/lenet5/conv.cpp:101) [1188]  (1.02 ns)
	'add' operation ('tmp_65', ../2C_prj/lenet5/conv.cpp:102) [1198]  (3.67 ns)
	'getelementptr' operation ('conv2_buff_0_addr', ../2C_prj/lenet5/conv.cpp:102) [1200]  (0 ns)
	'load' operation ('conv2_buff_0_load', ../2C_prj/lenet5/conv.cpp:102) on array 'conv2_buff_0' [1217]  (3.25 ns)

 <State 56>: 5.32ns
The critical path consists of the following:
	'load' operation ('conv2_buff_0_load', ../2C_prj/lenet5/conv.cpp:102) on array 'conv2_buff_0' [1217]  (3.25 ns)
	'mux' operation ('tmp_42', ../2C_prj/lenet5/conv.cpp:102) [1233]  (2.06 ns)

 <State 57>: 7.26ns
The critical path consists of the following:
	'phi' operation ('UnifiedRetVal_i', aesl_mux_load.16floatP.i4:1->../2C_prj/lenet5/conv.cpp:102) with incoming values : ('B_CONV2_14_load', aesl_mux_load.16floatP.i4:29->../2C_prj/lenet5/conv.cpp:102) ('B_CONV2_13_load', aesl_mux_load.16floatP.i4:27->../2C_prj/lenet5/conv.cpp:102) ('B_CONV2_12_load', aesl_mux_load.16floatP.i4:25->../2C_prj/lenet5/conv.cpp:102) ('B_CONV2_11_load', aesl_mux_load.16floatP.i4:23->../2C_prj/lenet5/conv.cpp:102) ('B_CONV2_10_load', aesl_mux_load.16floatP.i4:21->../2C_prj/lenet5/conv.cpp:102) ('B_CONV2_9_load', aesl_mux_load.16floatP.i4:19->../2C_prj/lenet5/conv.cpp:102) ('B_CONV2_8_load', aesl_mux_load.16floatP.i4:17->../2C_prj/lenet5/conv.cpp:102) ('B_CONV2_7_load', aesl_mux_load.16floatP.i4:15->../2C_prj/lenet5/conv.cpp:102) ('B_CONV2_6_load', aesl_mux_load.16floatP.i4:13->../2C_prj/lenet5/conv.cpp:102) ('B_CONV2_5_load', aesl_mux_load.16floatP.i4:11->../2C_prj/lenet5/conv.cpp:102) ('B_CONV2_4_load', aesl_mux_load.16floatP.i4:9->../2C_prj/lenet5/conv.cpp:102) ('B_CONV2_3_load', aesl_mux_load.16floatP.i4:7->../2C_prj/lenet5/conv.cpp:102) ('B_CONV2_2_load', aesl_mux_load.16floatP.i4:5->../2C_prj/lenet5/conv.cpp:102) ('B_CONV2_1_load', aesl_mux_load.16floatP.i4:3->../2C_prj/lenet5/conv.cpp:102) ('B_CONV2_0_load', aesl_mux_load.16floatP.i4:1->../2C_prj/lenet5/conv.cpp:102) ('B_CONV2_15_load', aesl_mux_load.16floatP.i4:31->../2C_prj/lenet5/conv.cpp:102) [1286]  (0 ns)
	'fadd' operation ('tmp_7', ../2C_prj/lenet5/conv.cpp:102) [1287]  (7.26 ns)

 <State 58>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_7', ../2C_prj/lenet5/conv.cpp:102) [1287]  (7.26 ns)

 <State 59>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_7', ../2C_prj/lenet5/conv.cpp:102) [1287]  (7.26 ns)

 <State 60>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_7', ../2C_prj/lenet5/conv.cpp:102) [1287]  (7.26 ns)

 <State 61>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_7', ../2C_prj/lenet5/conv.cpp:102) [1287]  (7.26 ns)

 <State 62>: 7.77ns
The critical path consists of the following:
	'fcmp' operation ('tmp_53', ../2C_prj/lenet5/conv.cpp:103) [1294]  (6.79 ns)
	'and' operation ('tmp_55', ../2C_prj/lenet5/conv.cpp:103) [1295]  (0 ns)
	'select' operation ('tmp_10', ../2C_prj/lenet5/conv.cpp:103) [1296]  (0.978 ns)

 <State 63>: 3.25ns
The critical path consists of the following:
	'store' operation (../2C_prj/lenet5/conv.cpp:103) of variable 'tmp_10', ../2C_prj/lenet5/conv.cpp:103 on array 'conv2_buff_14' [1299]  (3.25 ns)

 <State 64>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('exitcond_flatten14') with incoming values : ('exitcond_flatten7') [1358]  (1.77 ns)

 <State 65>: 3.62ns
The critical path consists of the following:
	'phi' operation ('exitcond_flatten14') with incoming values : ('exitcond_flatten7') [1358]  (0 ns)
	'xor' operation ('not_exitcond_flatten_7', ../2C_prj/lenet5/conv.cpp:111) [1368]  (0 ns)
	'and' operation ('exitcond_mid', ../2C_prj/lenet5/conv.cpp:111) [1369]  (0.978 ns)
	'or' operation ('tmp_68', ../2C_prj/lenet5/conv.cpp:111) [1373]  (0 ns)
	'select' operation ('chl5_mid2', ../2C_prj/lenet5/conv.cpp:111) [1374]  (1.22 ns)
	blocking operation 1.43 ns on control path)

 <State 66>: 7.93ns
The critical path consists of the following:
	'add' operation ('c', ../2C_prj/lenet5/conv.cpp:109) [1371]  (1.74 ns)
	'select' operation ('c4_mid2', ../2C_prj/lenet5/conv.cpp:111) [1375]  (1.02 ns)
	'add' operation ('tmp_72', ../2C_prj/lenet5/conv.cpp:112) [1385]  (1.92 ns)
	'getelementptr' operation ('conv2_buff_0_addr_2', ../2C_prj/lenet5/conv.cpp:112) [1387]  (0 ns)
	'load' operation ('conv2_buff_0_load_1', ../2C_prj/lenet5/conv.cpp:112) on array 'conv2_buff_0' [1404]  (3.25 ns)

 <State 67>: 5.32ns
The critical path consists of the following:
	'load' operation ('conv2_buff_0_load_1', ../2C_prj/lenet5/conv.cpp:112) on array 'conv2_buff_0' [1404]  (3.25 ns)
	'mux' operation ('tmp_44', ../2C_prj/lenet5/conv.cpp:112) [1420]  (2.06 ns)

 <State 68>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_16', ../2C_prj/lenet5/conv.cpp:112) [1458]  (7.26 ns)

 <State 69>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_16', ../2C_prj/lenet5/conv.cpp:112) [1458]  (7.26 ns)

 <State 70>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_16', ../2C_prj/lenet5/conv.cpp:112) [1458]  (7.26 ns)

 <State 71>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_16', ../2C_prj/lenet5/conv.cpp:112) [1458]  (7.26 ns)

 <State 72>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_16', ../2C_prj/lenet5/conv.cpp:112) [1458]  (7.26 ns)

 <State 73>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_19', ../2C_prj/lenet5/conv.cpp:112) [1518]  (7.26 ns)

 <State 74>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_19', ../2C_prj/lenet5/conv.cpp:112) [1518]  (7.26 ns)

 <State 75>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_19', ../2C_prj/lenet5/conv.cpp:112) [1518]  (7.26 ns)

 <State 76>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_19', ../2C_prj/lenet5/conv.cpp:112) [1518]  (7.26 ns)

 <State 77>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_19', ../2C_prj/lenet5/conv.cpp:112) [1518]  (7.26 ns)

 <State 78>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_20', ../2C_prj/lenet5/conv.cpp:112) [1536]  (7.26 ns)

 <State 79>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_20', ../2C_prj/lenet5/conv.cpp:112) [1536]  (7.26 ns)

 <State 80>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_20', ../2C_prj/lenet5/conv.cpp:112) [1536]  (7.26 ns)

 <State 81>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_20', ../2C_prj/lenet5/conv.cpp:112) [1536]  (7.26 ns)

 <State 82>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_20', ../2C_prj/lenet5/conv.cpp:112) [1536]  (7.26 ns)

 <State 83>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_21', ../2C_prj/lenet5/conv.cpp:112) [1537]  (5.7 ns)

 <State 84>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_21', ../2C_prj/lenet5/conv.cpp:112) [1537]  (5.7 ns)

 <State 85>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_21', ../2C_prj/lenet5/conv.cpp:112) [1537]  (5.7 ns)

 <State 86>: 8.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_21', ../2C_prj/lenet5/conv.cpp:112) [1537]  (5.7 ns)
	'store' operation (../2C_prj/lenet5/conv.cpp:112) of variable 'tmp_21', ../2C_prj/lenet5/conv.cpp:112 on array 'conv_out2_5' [1594]  (2.32 ns)

 <State 87>: 8.75ns
The critical path consists of the following:
	bus request on port 'FM_DDR_BUFF1' (../2C_prj/lenet5/conv.cpp:116) [1624]  (8.75 ns)

 <State 88>: 4.45ns
The critical path consists of the following:
	'phi' operation ('phi_urem2') with incoming values : ('idx_urem2') [1629]  (0 ns)
	'add' operation ('next_urem2') [1635]  (1.82 ns)
	'icmp' operation ('tmp_84') [1636]  (1.66 ns)
	'select' operation ('idx_urem2') [1637]  (0.968 ns)

 <State 89>: 4.39ns
The critical path consists of the following:
	'load' operation ('conv_out2_0_load', ../2C_prj/lenet5/conv.cpp:116) on array 'conv_out2_0' [1661]  (2.32 ns)
	'mux' operation ('tmp_40', ../2C_prj/lenet5/conv.cpp:116) [1677]  (2.06 ns)

 <State 90>: 8.75ns
The critical path consists of the following:
	bus write on port 'FM_DDR_BUFF1' (../2C_prj/lenet5/conv.cpp:116) [1678]  (8.75 ns)

 <State 91>: 8.75ns
The critical path consists of the following:
	bus access on port 'FM_DDR_BUFF1' (../2C_prj/lenet5/conv.cpp:116) [1682]  (8.75 ns)

 <State 92>: 8.75ns
The critical path consists of the following:
	bus access on port 'FM_DDR_BUFF1' (../2C_prj/lenet5/conv.cpp:116) [1682]  (8.75 ns)

 <State 93>: 8.75ns
The critical path consists of the following:
	bus access on port 'FM_DDR_BUFF1' (../2C_prj/lenet5/conv.cpp:116) [1682]  (8.75 ns)

 <State 94>: 8.75ns
The critical path consists of the following:
	bus access on port 'FM_DDR_BUFF1' (../2C_prj/lenet5/conv.cpp:116) [1682]  (8.75 ns)

 <State 95>: 8.75ns
The critical path consists of the following:
	bus access on port 'FM_DDR_BUFF1' (../2C_prj/lenet5/conv.cpp:116) [1682]  (8.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
