
# SPLIT Report

## Baseline Tests

| TEST | CSIM | SYNTH | SIM | IMPL |
|:----:|:----:|:-----:|:---:|:----:|
| 2 | True | False | False | False | 
| 0 | True | False | False | False | 
| 1 | True | False | False | False | 



## Latency Results

| TEST | MODEL | SYNTH | SIM |
|:----:|:-----:|:-----:|:---:|
| 2 | 1000 | 0 | 0 | 
| 0 | 1000 | 0 | 0 | 
| 1 | 1000 | 0 | 0 | 



## Resource Results

| TEST | LUT | FF | DSP | BRAM |
|:----:|:---:|:--:|:---:|:----:|
| 2 | 0 | 0 | 0 | 0 | 
| 0 | 0 | 0 | 0 | 0 | 
| 1 | 0 | 0 | 0 | 0 | 


## Timing Results

| TEST | CLK |
|:----:|:---:|
| 2 | 0 | 
| 0 | 0 | 
| 1 | 0 | 


## Warnings



