Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 759783d695784f5dba01ab8e5830fc09 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiplier_tb_behav xil_defaultlib.multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'innB' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/HPCES Lab/sixteen_bit_wooley_multipler/sixteen_bit_wooley_multipler.srcs/sources_1/new/Bough_wooley_multiplier.v:34]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'innB' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/HPCES Lab/sixteen_bit_wooley_multipler/sixteen_bit_wooley_multipler.srcs/sources_1/new/Bough_wooley_multiplier.v:35]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 7 for port 'innA' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/HPCES Lab/sixteen_bit_wooley_multipler/sixteen_bit_wooley_multipler.srcs/sources_1/new/Bough_wooley_multiplier.v:36]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'sum' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/HPCES Lab/sixteen_bit_wooley_multipler/sixteen_bit_wooley_multipler.srcs/sources_1/new/Bough_wooley_multiplier.v:49]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'innB' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/HPCES Lab/sixteen_bit_wooley_multipler/sixteen_bit_wooley_multipler.srcs/sources_1/new/Bough_wooley_multiplier.v:42]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 7 for port 'innA' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/HPCES Lab/sixteen_bit_wooley_multipler/sixteen_bit_wooley_multipler.srcs/sources_1/new/Bough_wooley_multiplier.v:43]
WARNING: [VRFC 10-3283] element index 7 into 'carry_out' is out of bounds [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/HPCES Lab/sixteen_bit_wooley_multipler/sixteen_bit_wooley_multipler.srcs/sources_1/new/last_fa_block.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.and_block_default
Compiling module xil_defaultlib.Full_adder_1_bit
Compiling module xil_defaultlib.FA_block_default
Compiling module xil_defaultlib.last_fa_block_default
Compiling module xil_defaultlib.Bough_wooley_multiplier_default
Compiling module xil_defaultlib.multiplier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiplier_tb_behav
