{"vcs1":{"timestamp_begin":1681675637.816644763, "rt":1.14, "ut":0.20, "st":0.14}}
{"vcselab":{"timestamp_begin":1681675638.989955831, "rt":1.13, "ut":0.20, "st":0.13}}
{"link":{"timestamp_begin":1681675640.156425636, "rt":0.78, "ut":0.06, "st":0.37}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681675637.524153453}
{"VCS_COMP_START_TIME": 1681675637.524153453}
{"VCS_COMP_END_TIME": 1681675641.693482022}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338276}}
{"stitch_vcselab": {"peak_mem": 222604}}
