
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.120815                       # Number of seconds simulated
sim_ticks                                120815137107                       # Number of ticks simulated
final_tick                               1178673958420                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  46232                       # Simulator instruction rate (inst/s)
host_op_rate                                    59519                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1292328                       # Simulator tick rate (ticks/s)
host_mem_usage                               16932536                       # Number of bytes of host memory used
host_seconds                                 93486.46                       # Real time elapsed on the host
sim_insts                                  4322054163                       # Number of instructions simulated
sim_ops                                    5564201207                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2416512                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1769728                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       682368                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       556672                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5432192                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6912                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1648384                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1648384                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        18879                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        13826                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         5331                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         4349                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 42439                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12878                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12878                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10595                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     20001732                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14833                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14648231                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        14833                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      5648034                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        16952                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      4607635                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                44962843                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10595                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14833                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        14833                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        16952                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              57211                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          13643853                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               13643853                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          13643853                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10595                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     20001732                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14833                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14648231                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        14833                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      5648034                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        16952                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      4607635                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               58606696                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               145036180                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23180739                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19090460                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1933232                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9388915                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8673814                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2438204                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87828                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104513022                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128066747                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23180739                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11112018                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27194699                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6265555                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5799017                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12107886                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1573649                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    141807199                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.100079                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.542142                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       114612500     80.82%     80.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2782367      1.96%     82.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2365261      1.67%     84.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2381354      1.68%     86.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2265977      1.60%     87.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1126163      0.79%     88.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          780557      0.55%     89.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1980013      1.40%     90.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13513007      9.53%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    141807199                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.159827                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.882999                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103338483                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7218391                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26846189                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       110134                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4293993                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3731058                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6469                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154473803                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51203                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4293993                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103854930                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4568080                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1480221                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26430214                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1179753                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153019141                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2864                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        402636                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       624008                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        26640                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214098031                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713226978                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713226978                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45838806                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33655                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17633                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3812802                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15188537                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7900301                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       310566                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1693437                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149156319                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33655                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139209726                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       108172                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25192428                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57197503                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1611                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    141807199                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.981683                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.581176                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     84415763     59.53%     59.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23731618     16.74%     76.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11957876      8.43%     84.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7813472      5.51%     90.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6907266      4.87%     95.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2703247      1.91%     96.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3064442      2.16%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1118131      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95384      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    141807199                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         977102     74.87%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        155982     11.95%     86.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       171995     13.18%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114973699     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2012939      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14363114     10.32%     94.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7843952      5.63%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139209726                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.959828                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1305079                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009375                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    421639902                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174383077                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135095308                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140514805                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       201552                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2976408                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1098                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          690                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       158631                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          593                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4293993                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3862622                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       257713                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149189974                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1163225                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15188537                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7900301                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17633                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        206008                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13111                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          690                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1151910                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1084287                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2236197                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136835645                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14112224                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2374081                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21954593                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19295716                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7842369                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.943459                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135101099                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135095308                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81525613                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221176549                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.931459                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368600                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26777279                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1958090                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    137513206                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.890256                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.707859                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     88406528     64.29%     64.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22513165     16.37%     80.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10810797      7.86%     88.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4815941      3.50%     92.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3764911      2.74%     94.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1537584      1.12%     95.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1563984      1.14%     97.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1094502      0.80%     97.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3005794      2.19%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    137513206                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3005794                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           283706607                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302692619                       # The number of ROB writes
system.switch_cpus0.timesIdled                  57162                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3228981                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.450362                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.450362                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.689483                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.689483                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618346403                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186415071                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145839702                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               145036180                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21190614                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18574323                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1650933                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10537774                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10235901                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1472719                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        51523                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    111777226                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             117805470                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21190614                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11708620                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             23961179                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5402729                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2067136                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12739759                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1041454                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    141547689                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.946342                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.315310                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       117586510     83.07%     83.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1203025      0.85%     83.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2205060      1.56%     85.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1850823      1.31%     86.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3396163      2.40%     89.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3673972      2.60%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          799176      0.56%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          626294      0.44%     92.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10206666      7.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    141547689                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.146106                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.812249                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       110886915                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3139741                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23760309                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23494                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3737229                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2272668                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4925                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     132917281                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1307                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3737229                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       111332402                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1578719                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       756526                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23327026                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       815786                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     131983813                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         83826                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       498793                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    175260589                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    598819683                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    598819683                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    141374555                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        33885955                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        18814                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         9412                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2563426                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     21996827                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      4260682                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        77342                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       947965                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         130451917                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        18812                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        122562084                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        98930                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21648087                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     46423544                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    141547689                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.865871                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.477421                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     90533512     63.96%     63.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20778141     14.68%     78.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10429322      7.37%     86.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6843944      4.84%     90.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7131152      5.04%     95.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3688316      2.61%     98.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1653901      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       411335      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        78066      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    141547689                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         307075     59.97%     59.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        128470     25.09%     85.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        76544     14.95%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     96729193     78.92%     78.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1025235      0.84%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         9402      0.01%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     20568616     16.78%     96.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4229638      3.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     122562084                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.845045                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             512089                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004178                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    387282876                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    152119120                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    119790199                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     123074173                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       228414                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3981646                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           85                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          304                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       131330                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3737229                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1093576                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        49593                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    130470729                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        45049                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     21996827                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      4260682                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         9412                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32449                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          171                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          304                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       798593                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       981480                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1780073                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    121246238                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     20251081                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1315846                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            24480521                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18678564                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           4229440                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.835972                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             119898019                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            119790199                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         69188092                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        164188614                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.825933                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.421394                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     95007004                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    107905627                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22565968                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        18800                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1655431                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    137810460                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.783000                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.659473                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     97742756     70.93%     70.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15544564     11.28%     82.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11239491      8.16%     90.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2513208      1.82%     92.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2859203      2.07%     94.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1015116      0.74%     95.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4242383      3.08%     98.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       854145      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1799594      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    137810460                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     95007004                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     107905627                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              22144514                       # Number of memory references committed
system.switch_cpus1.commit.loads             18015162                       # Number of loads committed
system.switch_cpus1.commit.membars               9400                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16899748                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         94189673                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1456995                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1799594                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           266482461                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          264680562                       # The number of ROB writes
system.switch_cpus1.timesIdled                  39573                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3488491                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           95007004                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            107905627                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     95007004                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.526584                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.526584                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.655057                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.655057                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       560981451                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      157345001                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      139474666                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         18800                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               145036180                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        24265052                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19674104                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2072600                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9760126                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9325162                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2608852                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        96026                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    105915361                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             132692140                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           24265052                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11934014                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             29185793                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6746990                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       2788163                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12372347                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1626490                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    142537280                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.139242                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.543478                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       113351487     79.52%     79.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2048087      1.44%     80.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3757563      2.64%     83.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3409649      2.39%     85.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2170790      1.52%     87.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1781982      1.25%     88.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1032259      0.72%     89.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1077974      0.76%     90.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13907489      9.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    142537280                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.167303                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.914890                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       104838264                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4198332                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28809478                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        49371                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4641829                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4198208                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6138                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     160500296                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        48573                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4641829                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       105688762                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1115926                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1876981                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27989475                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1224301                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     158708625                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           26                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        234485                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       527906                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    224492615                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    739005653                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    739005653                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    177718779                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        46773714                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34996                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17498                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4396288                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15036839                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7470283                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        85671                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1675207                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         155706251                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34996                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        144707163                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       162304                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     27299981                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     59858863                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    142537280                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.015223                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.560597                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     81927776     57.48%     57.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     24938433     17.50%     74.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13120433      9.20%     84.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7584376      5.32%     89.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8387599      5.88%     95.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3112735      2.18%     97.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2768305      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       530149      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       167474      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    142537280                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         578936     68.87%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        119080     14.17%     83.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       142642     16.97%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    121853214     84.21%     84.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2047583      1.41%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17498      0.01%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13356973      9.23%     94.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7431895      5.14%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     144707163                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.997731                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             840658                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005809                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    432954567                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    183041442                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    141527280                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     145547821                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       282275                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3451367                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           21                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          214                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       131031                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4641829                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         720948                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       111031                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    155741247                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        61941                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15036839                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7470283                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17498                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         96235                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          214                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1152087                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1159649                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2311736                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    142321343                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12829368                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2385819                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20260906                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20253842                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7431538                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.981282                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             141657519                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            141527280                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         82577020                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        231912464                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.975807                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356070                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    103502843                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    127442183                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     28299345                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34996                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2092713                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    137895451                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.924194                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.694321                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     85473071     61.98%     61.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24283442     17.61%     79.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     12064250      8.75%     88.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4104079      2.98%     91.32% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      5052818      3.66%     94.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1770041      1.28%     96.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1246846      0.90%     97.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1031781      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2869123      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    137895451                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    103502843                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     127442183                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18924705                       # Number of memory references committed
system.switch_cpus2.commit.loads             11585464                       # Number of loads committed
system.switch_cpus2.commit.membars              17498                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18394966                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        114815545                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2628462                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2869123                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           290767856                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          316125169                       # The number of ROB writes
system.switch_cpus2.timesIdled                  44106                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2498900                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          103502843                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            127442183                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    103502843                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.401277                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.401277                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.713635                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.713635                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       640809237                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      198099187                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      149616363                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34996                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               145036180                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        24332787                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     19934210                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2064418                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9966436                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         9620191                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2489885                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        95115                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    108046904                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             130625390                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           24332787                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     12110076                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             28293882                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        6169419                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4088929                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12640611                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1613359                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    144516946                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.105714                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.530679                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       116223064     80.42%     80.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2283373      1.58%     82.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         3876772      2.68%     84.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2256772      1.56%     86.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1766394      1.22%     87.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1552630      1.07%     88.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          955271      0.66%     89.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2394541      1.66%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        13208129      9.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    144516946                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.167770                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.900640                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       107364236                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5296193                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         27696375                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        73184                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       4086952                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3989280                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          280                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     157410324                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1626                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       4086952                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       107906270                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         614634                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3755472                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         27209937                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       943676                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     156345696                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents         96237                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       544211                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    220770780                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    727375581                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    727375581                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    176832644                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        43938136                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        35182                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17616                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          2742366                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     14500534                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7426053                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        71918                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1691221                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         151217008                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        35182                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        142005542                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        89422                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     22442944                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     49684063                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           50                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    144516946                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.982622                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.545417                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     86563072     59.90%     59.90% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22252959     15.40%     75.30% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11974631      8.29%     83.58% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8898429      6.16%     89.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8673251      6.00%     95.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3205573      2.22%     97.96% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2439624      1.69%     99.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       325835      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       183572      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    144516946                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         126418     28.05%     28.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        168275     37.34%     65.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       155943     34.61%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    119859443     84.40%     84.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1921949      1.35%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17566      0.01%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12806070      9.02%     94.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7400514      5.21%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     142005542                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.979104                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             450636                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.003173                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    429068088                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    173695375                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    138972454                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     142456178                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       288880                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      3010193                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          241                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       119345                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       4086952                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         410851                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        55026                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    151252190                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       786070                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     14500534                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7426053                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17616                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         44659                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          241                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1189804                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1094485                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2284289                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    139791208                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12485539                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2214334                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19885825                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        19783785                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7400286                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.963837                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             138972510                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            138972454                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         82156830                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        227591257                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.958192                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.360984                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    102815298                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    126734314                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     24518115                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        35132                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2081755                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    140429994                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.902473                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.712021                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     89174389     63.50%     63.50% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     24699607     17.59%     81.09% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9661886      6.88%     87.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5082348      3.62%     91.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4327217      3.08%     94.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2085836      1.49%     96.16% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       973632      0.69%     96.85% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1516581      1.08%     97.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2908498      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    140429994                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    102815298                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     126734314                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18797049                       # Number of memory references committed
system.switch_cpus3.commit.loads             11490341                       # Number of loads committed
system.switch_cpus3.commit.membars              17566                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18387820                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        114093463                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2621210                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2908498                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           288773925                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          306593560                       # The number of ROB writes
system.switch_cpus3.timesIdled                  24150                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 519234                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          102815298                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            126734314                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    102815298                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.410648                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.410648                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.708894                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.708894                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       628649348                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      194044330                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      147000567                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         35132                       # number of misc regfile writes
system.l20.replacements                         18889                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          686635                       # Total number of references to valid blocks.
system.l20.sampled_refs                         27081                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.354861                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            8.185439                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     3.748492                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5471.614985                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2708.451084                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.000999                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000458                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.667922                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.330621                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        79039                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  79039                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           18792                       # number of Writeback hits
system.l20.Writeback_hits::total                18792                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        79039                       # number of demand (read+write) hits
system.l20.demand_hits::total                   79039                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        79039                       # number of overall hits
system.l20.overall_hits::total                  79039                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        18879                       # number of ReadReq misses
system.l20.ReadReq_misses::total                18889                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        18879                       # number of demand (read+write) misses
system.l20.demand_misses::total                 18889                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        18879                       # number of overall misses
system.l20.overall_misses::total                18889                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2993717                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   5688606677                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     5691600394                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2993717                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   5688606677                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      5691600394                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2993717                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   5688606677                       # number of overall miss cycles
system.l20.overall_miss_latency::total     5691600394                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        97918                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              97928                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        18792                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            18792                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        97918                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               97928                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        97918                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              97928                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.192804                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.192887                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.192804                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.192887                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.192804                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.192887                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 299371.700000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 301319.279464                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 301318.248399                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 299371.700000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 301319.279464                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 301318.248399                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 299371.700000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 301319.279464                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 301318.248399                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4316                       # number of writebacks
system.l20.writebacks::total                     4316                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        18879                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           18889                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        18879                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            18889                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        18879                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           18889                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2353398                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   4482717539                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   4485070937                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2353398                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   4482717539                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   4485070937                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2353398                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   4482717539                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   4485070937                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.192804                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.192887                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.192804                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.192887                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.192804                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.192887                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 235339.800000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 237444.649558                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 237443.535232                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 235339.800000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 237444.649558                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 237443.535232                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 235339.800000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 237444.649558                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 237443.535232                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         13840                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          184817                       # Total number of references to valid blocks.
system.l21.sampled_refs                         22032                       # Sample count of references to valid blocks.
system.l21.avg_refs                          8.388571                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          201.954843                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     6.133538                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5102.561848                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          2881.349770                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.024653                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000749                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.622871                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.351727                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        33200                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  33200                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9061                       # number of Writeback hits
system.l21.Writeback_hits::total                 9061                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        33200                       # number of demand (read+write) hits
system.l21.demand_hits::total                   33200                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        33200                       # number of overall hits
system.l21.overall_hits::total                  33200                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        13826                       # number of ReadReq misses
system.l21.ReadReq_misses::total                13840                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        13826                       # number of demand (read+write) misses
system.l21.demand_misses::total                 13840                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        13826                       # number of overall misses
system.l21.overall_misses::total                13840                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4348290                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   4564994019                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     4569342309                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4348290                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   4564994019                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      4569342309                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4348290                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   4564994019                       # number of overall miss cycles
system.l21.overall_miss_latency::total     4569342309                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        47026                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              47040                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9061                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9061                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        47026                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               47040                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        47026                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              47040                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.294008                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.294218                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.294008                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.294218                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.294008                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.294218                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 310592.142857                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 330174.599957                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 330154.791113                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 310592.142857                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 330174.599957                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 330154.791113                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 310592.142857                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 330174.599957                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 330154.791113                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2144                       # number of writebacks
system.l21.writebacks::total                     2144                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        13826                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           13840                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        13826                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            13840                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        13826                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           13840                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      3453380                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   3680696526                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   3684149906                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      3453380                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   3680696526                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   3684149906                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      3453380                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   3680696526                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   3684149906                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.294008                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.294218                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.294008                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.294218                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.294008                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.294218                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       246670                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 266215.573991                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 266195.802457                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst       246670                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 266215.573991                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 266195.802457                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst       246670                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 266215.573991                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 266195.802457                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          5346                       # number of replacements
system.l22.tagsinuse                             8192                       # Cycle average of tags in use
system.l22.total_refs                          361293                       # Total number of references to valid blocks.
system.l22.sampled_refs                         13538                       # Sample count of references to valid blocks.
system.l22.avg_refs                         26.687325                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          267.796331                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    11.869125                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2559.810205                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          5352.524339                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.032690                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001449                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.312477                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.653384                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        34972                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  34972                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10627                       # number of Writeback hits
system.l22.Writeback_hits::total                10627                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        34972                       # number of demand (read+write) hits
system.l22.demand_hits::total                   34972                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        34972                       # number of overall hits
system.l22.overall_hits::total                  34972                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         5331                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 5345                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         5331                       # number of demand (read+write) misses
system.l22.demand_misses::total                  5345                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         5331                       # number of overall misses
system.l22.overall_misses::total                 5345                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      4389788                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1597580443                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1601970231                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      4389788                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1597580443                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1601970231                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      4389788                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1597580443                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1601970231                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        40303                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              40317                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10627                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10627                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        40303                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               40317                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        40303                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              40317                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.132273                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.132574                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.132273                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.132574                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.132273                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.132574                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 313556.285714                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 299677.441943                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 299713.794387                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 313556.285714                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 299677.441943                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 299713.794387                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 313556.285714                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 299677.441943                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 299713.794387                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3552                       # number of writebacks
system.l22.writebacks::total                     3552                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         5331                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            5345                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         5331                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             5345                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         5331                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            5345                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      3495310                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1256988054                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1260483364                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      3495310                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1256988054                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1260483364                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      3495310                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1256988054                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1260483364                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.132273                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.132574                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.132273                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.132574                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.132273                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.132574                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       249665                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 235788.417558                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 235824.764079                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst       249665                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 235788.417558                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 235824.764079                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst       249665                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 235788.417558                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 235824.764079                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          4365                       # number of replacements
system.l23.tagsinuse                             8192                       # Cycle average of tags in use
system.l23.total_refs                          316874                       # Total number of references to valid blocks.
system.l23.sampled_refs                         12557                       # Sample count of references to valid blocks.
system.l23.avg_refs                         25.234849                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          383.397607                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    14.016596                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2114.033283                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          5680.552514                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.046801                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001711                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.258061                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.693427                       # Average percentage of cache occupancy
system.l23.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        29486                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  29486                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            9651                       # number of Writeback hits
system.l23.Writeback_hits::total                 9651                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        29486                       # number of demand (read+write) hits
system.l23.demand_hits::total                   29486                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        29486                       # number of overall hits
system.l23.overall_hits::total                  29486                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         4349                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 4365                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         4349                       # number of demand (read+write) misses
system.l23.demand_misses::total                  4365                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         4349                       # number of overall misses
system.l23.overall_misses::total                 4365                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      5517536                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   1466828064                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     1472345600                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      5517536                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   1466828064                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      1472345600                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      5517536                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   1466828064                       # number of overall miss cycles
system.l23.overall_miss_latency::total     1472345600                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           16                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        33835                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              33851                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         9651                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             9651                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           16                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        33835                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               33851                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           16                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        33835                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              33851                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.128536                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.128947                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.128536                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.128947                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.128536                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.128947                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst       344846                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 337279.389285                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 337307.124857                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst       344846                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 337279.389285                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 337307.124857                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst       344846                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 337279.389285                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 337307.124857                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                2866                       # number of writebacks
system.l23.writebacks::total                     2866                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         4349                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            4365                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         4349                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             4365                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         4349                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            4365                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      4492977                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   1188905559                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   1193398536                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      4492977                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   1188905559                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   1193398536                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      4492977                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   1188905559                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   1193398536                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.128536                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.128947                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.128536                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.128947                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.128536                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.128947                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 280811.062500                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 273374.467464                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 273401.726460                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 280811.062500                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 273374.467464                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 273401.726460                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 280811.062500                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 273374.467464                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 273401.726460                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.990253                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012115537                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840210.067273                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.990253                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016010                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881395                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12107876                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12107876                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12107876                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12107876                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12107876                       # number of overall hits
system.cpu0.icache.overall_hits::total       12107876                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3181717                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3181717                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3181717                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3181717                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3181717                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3181717                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12107886                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12107886                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12107886                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12107886                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12107886                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12107886                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 318171.700000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 318171.700000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 318171.700000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 318171.700000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 318171.700000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 318171.700000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3076717                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3076717                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3076717                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3076717                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3076717                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3076717                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 307671.700000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 307671.700000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 307671.700000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 307671.700000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 307671.700000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 307671.700000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97918                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191222713                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 98174                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1947.793846                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.497614                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.502386                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916006                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083994                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10958211                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10958211                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709430                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709430                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17228                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17228                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18667641                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18667641                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18667641                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18667641                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       407956                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       407956                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           95                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           95                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       408051                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        408051                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       408051                       # number of overall misses
system.cpu0.dcache.overall_misses::total       408051                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  47388594148                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  47388594148                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     16374261                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     16374261                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  47404968409                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  47404968409                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  47404968409                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  47404968409                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11366167                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11366167                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17228                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17228                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19075692                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19075692                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19075692                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19075692                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035892                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035892                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021391                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021391                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021391                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021391                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 116161.042240                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 116161.042240                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 172360.642105                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 172360.642105                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 116174.126295                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 116174.126295                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 116174.126295                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 116174.126295                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18792                       # number of writebacks
system.cpu0.dcache.writebacks::total            18792                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       310038                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       310038                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           95                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           95                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       310133                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       310133                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       310133                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       310133                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97918                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97918                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97918                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97918                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97918                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97918                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  11084698957                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  11084698957                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  11084698957                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  11084698957                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  11084698957                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  11084698957                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008615                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008615                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005133                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005133                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005133                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005133                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 113203.894657                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 113203.894657                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 113203.894657                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 113203.894657                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 113203.894657                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 113203.894657                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.995033                       # Cycle average of tags in use
system.cpu1.icache.total_refs               924205733                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1708328.526802                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.995033                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022428                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866979                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12739743                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12739743                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12739743                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12739743                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12739743                       # number of overall hits
system.cpu1.icache.overall_hits::total       12739743                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5125541                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5125541                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5125541                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5125541                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5125541                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5125541                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12739759                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12739759                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12739759                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12739759                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12739759                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12739759                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 320346.312500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 320346.312500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 320346.312500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 320346.312500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 320346.312500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 320346.312500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4464490                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4464490                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4464490                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4464490                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4464490                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4464490                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 318892.142857                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 318892.142857                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 318892.142857                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 318892.142857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 318892.142857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 318892.142857                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 47025                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227424216                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 47281                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4810.055117                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   211.614386                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    44.385614                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.826619                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.173381                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     18325663                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       18325663                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4110536                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4110536                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         9413                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         9413                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         9400                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         9400                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     22436199                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        22436199                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     22436199                       # number of overall hits
system.cpu1.dcache.overall_hits::total       22436199                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       177508                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       177508                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       177508                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        177508                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       177508                       # number of overall misses
system.cpu1.dcache.overall_misses::total       177508                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  32014411130                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  32014411130                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  32014411130                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  32014411130                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  32014411130                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  32014411130                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18503171                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18503171                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4110536                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4110536                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         9413                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9413                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         9400                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         9400                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     22613707                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22613707                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     22613707                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22613707                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009593                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009593                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007850                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007850                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007850                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007850                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 180354.750941                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 180354.750941                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 180354.750941                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 180354.750941                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 180354.750941                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 180354.750941                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9061                       # number of writebacks
system.cpu1.dcache.writebacks::total             9061                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       130482                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       130482                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       130482                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       130482                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       130482                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       130482                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        47026                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        47026                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        47026                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        47026                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        47026                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        47026                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6842436466                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6842436466                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6842436466                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6842436466                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6842436466                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6842436466                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002542                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002542                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002080                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002080                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002080                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002080                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 145503.263429                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 145503.263429                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 145503.263429                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 145503.263429                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 145503.263429                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 145503.263429                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.996705                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1015332204                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2192942.125270                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.996705                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022431                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12372330                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12372330                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12372330                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12372330                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12372330                       # number of overall hits
system.cpu2.icache.overall_hits::total       12372330                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      5367561                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      5367561                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      5367561                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      5367561                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      5367561                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      5367561                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12372347                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12372347                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12372347                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12372347                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12372347                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12372347                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 315738.882353                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 315738.882353                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 315738.882353                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 315738.882353                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 315738.882353                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 315738.882353                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4505988                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4505988                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4505988                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4505988                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4505988                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4505988                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 321856.285714                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 321856.285714                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 321856.285714                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 321856.285714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 321856.285714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 321856.285714                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 40303                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               169087238                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 40559                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4168.920289                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.892940                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.107060                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905832                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094168                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9647658                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9647658                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7304820                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7304820                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17498                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17498                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17498                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17498                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16952478                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16952478                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16952478                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16952478                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       122151                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       122151                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       122151                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        122151                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       122151                       # number of overall misses
system.cpu2.dcache.overall_misses::total       122151                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  15230948581                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  15230948581                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  15230948581                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  15230948581                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  15230948581                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  15230948581                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9769809                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9769809                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7304820                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7304820                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17498                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17498                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17498                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17498                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17074629                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17074629                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17074629                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17074629                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012503                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012503                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007154                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007154                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007154                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007154                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 124689.512006                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 124689.512006                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 124689.512006                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 124689.512006                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 124689.512006                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 124689.512006                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10627                       # number of writebacks
system.cpu2.dcache.writebacks::total            10627                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        81848                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        81848                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        81848                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        81848                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        81848                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        81848                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        40303                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        40303                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        40303                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        40303                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        40303                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        40303                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3916471317                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3916471317                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3916471317                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3916471317                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3916471317                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3916471317                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004125                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004125                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002360                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002360                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002360                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002360                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 97175.677170                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 97175.677170                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 97175.677170                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 97175.677170                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 97175.677170                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 97175.677170                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               461.022575                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1018991159                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2205608.569264                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    15.022575                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.024075                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.738818                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12640594                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12640594                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12640594                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12640594                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12640594                       # number of overall hits
system.cpu3.icache.overall_hits::total       12640594                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      5989190                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      5989190                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      5989190                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      5989190                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      5989190                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      5989190                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12640611                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12640611                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12640611                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12640611                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12640611                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12640611                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 352305.294118                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 352305.294118                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 352305.294118                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 352305.294118                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 352305.294118                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 352305.294118                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            1                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            1                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            1                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      5650365                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      5650365                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      5650365                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      5650365                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      5650365                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      5650365                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 353147.812500                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 353147.812500                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 353147.812500                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 353147.812500                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 353147.812500                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 353147.812500                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 33835                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               163760100                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 34091                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4803.616790                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.036005                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.963995                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.902484                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.097516                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9312667                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9312667                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7271576                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7271576                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17589                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17589                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17566                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17566                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16584243                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16584243                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16584243                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16584243                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        86611                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        86611                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        86611                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         86611                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        86611                       # number of overall misses
system.cpu3.dcache.overall_misses::total        86611                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   9237756094                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   9237756094                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   9237756094                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   9237756094                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   9237756094                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   9237756094                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9399278                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9399278                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7271576                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7271576                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17589                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17589                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17566                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17566                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16670854                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16670854                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16670854                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16670854                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009215                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009215                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005195                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005195                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005195                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005195                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 106658.000647                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 106658.000647                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 106658.000647                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 106658.000647                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 106658.000647                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 106658.000647                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         9651                       # number of writebacks
system.cpu3.dcache.writebacks::total             9651                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        52776                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        52776                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        52776                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        52776                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        52776                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        52776                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        33835                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        33835                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        33835                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        33835                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        33835                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        33835                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   3426581490                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3426581490                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   3426581490                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   3426581490                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   3426581490                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   3426581490                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003600                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003600                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002030                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002030                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002030                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002030                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 101273.281809                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 101273.281809                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 101273.281809                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 101273.281809                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 101273.281809                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 101273.281809                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
