/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [7:0] _01_;
  reg [3:0] _02_;
  reg [9:0] _03_;
  reg [27:0] _04_;
  reg [6:0] _05_;
  reg [7:0] _06_;
  reg [5:0] _07_;
  wire [5:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [18:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire [11:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [14:0] celloutsig_0_30z;
  wire [6:0] celloutsig_0_31z;
  wire [16:0] celloutsig_0_32z;
  wire [6:0] celloutsig_0_33z;
  wire [2:0] celloutsig_0_34z;
  wire [9:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [5:0] celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire [5:0] celloutsig_0_44z;
  wire [3:0] celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire celloutsig_0_55z;
  wire celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_63z;
  wire celloutsig_0_64z;
  wire celloutsig_0_65z;
  wire [5:0] celloutsig_0_67z;
  wire celloutsig_0_69z;
  wire [4:0] celloutsig_0_6z;
  wire [25:0] celloutsig_0_71z;
  wire celloutsig_0_72z;
  wire celloutsig_0_7z;
  wire celloutsig_0_83z;
  wire [15:0] celloutsig_0_85z;
  wire celloutsig_0_8z;
  wire celloutsig_0_92z;
  wire celloutsig_0_94z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_10z = celloutsig_1_2z[0] ? celloutsig_1_6z : in_data[103];
  assign celloutsig_1_18z = celloutsig_1_16z ? celloutsig_1_8z : celloutsig_1_14z;
  assign celloutsig_0_12z = in_data[85] ? celloutsig_0_9z[3] : celloutsig_0_8z;
  assign celloutsig_0_40z = ~(celloutsig_0_30z[6] & celloutsig_0_13z[7]);
  assign celloutsig_0_94z = ~(celloutsig_0_19z & celloutsig_0_85z[7]);
  assign celloutsig_0_20z = ~(celloutsig_0_0z[1] & celloutsig_0_19z);
  assign celloutsig_0_53z = ~celloutsig_0_30z[7];
  assign celloutsig_0_63z = ~celloutsig_0_55z;
  assign celloutsig_0_46z = ~((celloutsig_0_16z | celloutsig_0_14z) & celloutsig_0_30z[0]);
  assign celloutsig_0_72z = ~((celloutsig_0_71z[16] | celloutsig_0_41z) & celloutsig_0_49z);
  assign celloutsig_0_49z = celloutsig_0_11z[3] ^ celloutsig_0_5z;
  assign celloutsig_0_55z = celloutsig_0_46z ^ celloutsig_0_1z;
  assign celloutsig_0_58z = celloutsig_0_32z[16] ^ celloutsig_0_44z[1];
  assign celloutsig_0_83z = celloutsig_0_18z[6] ^ celloutsig_0_14z;
  assign celloutsig_1_14z = celloutsig_1_11z ^ celloutsig_1_5z;
  assign celloutsig_0_15z = celloutsig_0_3z ^ _00_;
  assign celloutsig_0_23z = celloutsig_0_20z ^ celloutsig_0_11z[3];
  assign celloutsig_0_27z = celloutsig_0_7z ^ celloutsig_0_9z[1];
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 4'h0;
    else _02_ <= celloutsig_0_0z[3:0];
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _03_ <= 10'h000;
    else _03_ <= { celloutsig_0_35z[8:0], celloutsig_0_26z };
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[64])
    if (clkin_data[64]) _04_ <= 28'h0000000;
    else _04_ <= { in_data[59:48], celloutsig_0_22z, celloutsig_0_23z, celloutsig_0_35z, celloutsig_0_60z, celloutsig_0_58z, celloutsig_0_5z, celloutsig_0_4z };
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _05_ <= 7'h00;
    else _05_ <= { celloutsig_0_40z, celloutsig_0_42z };
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _06_ <= 8'h00;
    else _06_ <= { in_data[122:119], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_6z };
  reg [7:0] _31_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _31_ <= 8'h00;
    else _31_ <= in_data[30:23];
  assign { _01_[7:2], _00_, _01_[0] } = _31_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _07_ <= 6'h00;
    else _07_ <= { in_data[78:74], celloutsig_0_24z };
  assign celloutsig_0_6z = { _01_[7:4], celloutsig_0_3z } / { 1'h1, _01_[4:2], _00_ };
  assign celloutsig_1_12z = _06_[7:4] / { 1'h1, in_data[116:115], celloutsig_1_10z };
  assign celloutsig_0_37z = { celloutsig_0_18z[5:1], celloutsig_0_36z } == { celloutsig_0_21z[1:0], celloutsig_0_9z };
  assign celloutsig_0_43z = { celloutsig_0_32z[6:3], celloutsig_0_33z } == { celloutsig_0_30z[11:5], celloutsig_0_23z, celloutsig_0_34z };
  assign celloutsig_0_65z = { celloutsig_0_35z, celloutsig_0_7z, celloutsig_0_64z } == { celloutsig_0_44z[4:1], celloutsig_0_45z, celloutsig_0_58z, celloutsig_0_43z, celloutsig_0_40z, celloutsig_0_55z };
  assign celloutsig_0_69z = { celloutsig_0_34z[2], celloutsig_0_44z, celloutsig_0_52z } == { _03_[1], celloutsig_0_31z };
  assign celloutsig_0_8z = in_data[26:24] == celloutsig_0_0z[3:1];
  assign celloutsig_0_92z = { celloutsig_0_0z[3:1], celloutsig_0_1z, celloutsig_0_45z, celloutsig_0_38z } == { celloutsig_0_58z, celloutsig_0_26z, celloutsig_0_45z, celloutsig_0_53z, celloutsig_0_22z, celloutsig_0_43z };
  assign celloutsig_0_10z = in_data[76:50] == { in_data[42:32], celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_1_16z = { _06_[6:5], celloutsig_1_6z } == celloutsig_1_3z[3:1];
  assign celloutsig_0_19z = { celloutsig_0_0z[2:1], celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_5z } == { celloutsig_0_6z[4:1], celloutsig_0_17z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_10z };
  assign celloutsig_0_22z = celloutsig_0_13z[11:7] == { celloutsig_0_11z[2:0], celloutsig_0_3z, celloutsig_0_20z };
  assign celloutsig_1_1z = { in_data[150:125], celloutsig_1_0z } === in_data[131:105];
  assign celloutsig_0_14z = celloutsig_0_0z[5:1] === { celloutsig_0_13z[18], celloutsig_0_11z };
  assign celloutsig_0_24z = { celloutsig_0_0z[5:3], celloutsig_0_12z, celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_11z } === { celloutsig_0_13z[6:5], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_23z, celloutsig_0_12z, celloutsig_0_21z, celloutsig_0_10z, celloutsig_0_20z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_16z, celloutsig_0_21z };
  assign celloutsig_0_28z = { celloutsig_0_21z[1:0], celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_0z } === { celloutsig_0_13z[17:16], _07_, celloutsig_0_6z };
  assign celloutsig_1_5z = in_data[127:125] >= celloutsig_1_3z[3:1];
  assign celloutsig_1_11z = { _06_[7:2], celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_8z } >= { in_data[128:116], celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_5z };
  assign celloutsig_1_0z = in_data[172:169] > in_data[113:110];
  assign celloutsig_0_60z = ! { celloutsig_0_44z[5:4], celloutsig_0_34z };
  assign celloutsig_1_4z = ! { in_data[180:157], celloutsig_1_0z };
  assign celloutsig_0_16z = ! { celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_7z };
  assign celloutsig_0_41z = { celloutsig_0_32z[6:5], celloutsig_0_27z, celloutsig_0_38z } || celloutsig_0_11z;
  assign celloutsig_0_38z = celloutsig_0_33z[2] & ~(celloutsig_0_10z);
  assign celloutsig_0_52z = celloutsig_0_26z & ~(celloutsig_0_41z);
  assign celloutsig_0_64z = celloutsig_0_55z & ~(celloutsig_0_17z[2]);
  assign celloutsig_1_6z = celloutsig_1_5z & ~(celloutsig_1_1z);
  assign celloutsig_0_42z = { celloutsig_0_35z[7:3], celloutsig_0_36z } * { celloutsig_0_31z[4:0], celloutsig_0_27z };
  assign celloutsig_0_31z = { celloutsig_0_27z, celloutsig_0_0z } * { celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_19z, celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_22z };
  assign celloutsig_0_32z = { celloutsig_0_21z, celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_26z, celloutsig_0_16z, celloutsig_0_22z, celloutsig_0_17z, celloutsig_0_20z, celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_1z } * { celloutsig_0_1z, celloutsig_0_30z, celloutsig_0_23z };
  assign celloutsig_0_3z = { _01_[5:2], _00_, _01_[0] } != in_data[37:32];
  assign celloutsig_0_4z = { celloutsig_0_0z[5:4], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z } != in_data[65:55];
  assign celloutsig_0_1z = in_data[82:74] != in_data[18:10];
  assign celloutsig_0_0z = ~ in_data[11:6];
  assign celloutsig_0_44z = ~ { celloutsig_0_6z, celloutsig_0_37z };
  assign celloutsig_0_85z = ~ { celloutsig_0_44z[3:1], celloutsig_0_63z, celloutsig_0_65z, celloutsig_0_58z, celloutsig_0_46z, celloutsig_0_4z, celloutsig_0_83z, _05_ };
  assign celloutsig_0_30z = ~ { celloutsig_0_18z[10:2], celloutsig_0_0z };
  assign celloutsig_0_7z = celloutsig_0_0z[0] & celloutsig_0_5z;
  assign celloutsig_1_8z = celloutsig_1_3z[0] & in_data[188];
  assign celloutsig_0_36z = ^ in_data[32:30];
  assign celloutsig_0_5z = ^ { _01_[6:4], _01_[7:2], _00_, _01_[0] };
  assign celloutsig_0_26z = ^ celloutsig_0_0z[5:2];
  assign celloutsig_0_67z = { _03_[8:4], celloutsig_0_41z } >> { celloutsig_0_42z[4:3], celloutsig_0_9z };
  assign celloutsig_0_35z = { celloutsig_0_31z[5:3], celloutsig_0_33z } <<< { celloutsig_0_30z[7:3], celloutsig_0_27z, celloutsig_0_28z, celloutsig_0_21z };
  assign celloutsig_0_71z = { _02_, celloutsig_0_26z, celloutsig_0_21z, celloutsig_0_3z, _01_[7:2], _00_, _01_[0], celloutsig_0_65z, celloutsig_0_52z, celloutsig_0_67z, celloutsig_0_52z } <<< { _04_[20:6], celloutsig_0_69z, _05_, celloutsig_0_1z, celloutsig_0_53z, celloutsig_0_10z };
  assign celloutsig_1_2z = { in_data[175:173], celloutsig_1_1z } <<< { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_19z = in_data[163:158] <<< { _06_[2:1], celloutsig_1_12z };
  assign celloutsig_0_34z = { celloutsig_0_10z, celloutsig_0_19z, celloutsig_0_19z } - { celloutsig_0_9z[1:0], celloutsig_0_24z };
  assign celloutsig_0_45z = { celloutsig_0_17z, celloutsig_0_7z } - { _07_[2], celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_9z = _01_[7:4] - _01_[5:2];
  assign celloutsig_0_17z = celloutsig_0_6z[2:0] - _01_[4:2];
  assign celloutsig_0_33z = { _01_[4:2], _00_, celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_3z } ^ celloutsig_0_32z[13:7];
  assign celloutsig_1_3z = in_data[146:143] ^ in_data[150:147];
  assign celloutsig_0_11z = in_data[61:58] ^ celloutsig_0_6z[4:1];
  assign celloutsig_0_13z = { _01_[2], _00_, _01_[0], celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_11z } ^ { in_data[22], celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_18z = { celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_3z } ^ { celloutsig_0_6z[1], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_15z };
  assign celloutsig_0_21z = { celloutsig_0_6z[3], celloutsig_0_5z, celloutsig_0_4z } ^ celloutsig_0_18z[8:6];
  assign { out_data[0], out_data[1], out_data[3], out_data[8:4] } = { celloutsig_0_72z, celloutsig_0_27z, celloutsig_0_8z, celloutsig_0_6z } ^ { celloutsig_0_92z, celloutsig_0_46z, celloutsig_0_45z[0], celloutsig_0_13z[6:5], celloutsig_0_45z[3:1] };
  assign _01_[1] = _00_;
  assign { out_data[128], out_data[101:96], out_data[32], out_data[2] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_94z, 1'h0 };
endmodule
