;redcode
;assert 1
	SPL 0, <708
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP -207, <-120
	SLT #10, <0
	SUB @-127, 100
	SLT #10, <1
	SLT #11, 21
	SUB @-1, 0
	SUB #72, @-200
	SUB @-127, 100
	ADD 4, <-820
	ADD 240, 64
	ADD 4, <-820
	DAT #-1, #-20
	MOV -7, <-40
	SLT @1, @12
	SLT @1, @12
	SLT @1, @12
	SLT 1, @-1
	CMP <13, 0
	SUB 912, @810
	CMP <13, 0
	SUB 201, 128
	SUB 912, @810
	CMP @123, 160
	SUB @0, @82
	SUB @0, @82
	SPL 0, <7
	DAT #0, #900
	JMZ 0, 82
	ADD 270, 60
	ADD 270, 60
	ADD #270, <0
	SUB @-127, 100
	SUB -207, <-120
	SUB -207, <-120
	SUB @-127, 100
	SLT @-1, 0
	CMP -207, <-120
	SPL 0, <708
	JMZ 0, 82
	CMP -207, <-120
	SUB -207, <-120
	ADD #270, <0
	SUB -207, <-120
	SUB -207, <-120
	SUB -207, <-120
	SPL 0, <708
	CMP -207, <-120
