<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element ADDR
   {
      datum _sortIndex
      {
         value = "7";
         type = "int";
      }
   }
   element ADDR.s1
   {
      datum baseAddress
      {
         value = "128";
         type = "String";
      }
   }
   element DONE
   {
      datum _sortIndex
      {
         value = "6";
         type = "int";
      }
   }
   element DONE.s1
   {
      datum baseAddress
      {
         value = "48";
         type = "String";
      }
   }
   element GPIO
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
   element GPIO.s1
   {
      datum baseAddress
      {
         value = "96";
         type = "String";
      }
   }
   element LED
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
   }
   element LED.s1
   {
      datum baseAddress
      {
         value = "144";
         type = "String";
      }
   }
   element M_RESET
   {
      datum _sortIndex
      {
         value = "9";
         type = "int";
      }
   }
   element M_RESET.s1
   {
      datum baseAddress
      {
         value = "32";
         type = "String";
      }
   }
   element OPER
   {
      datum _sortIndex
      {
         value = "5";
         type = "int";
      }
   }
   element OPER.s1
   {
      datum baseAddress
      {
         value = "64";
         type = "String";
      }
   }
   element START
   {
      datum _sortIndex
      {
         value = "4";
         type = "int";
      }
   }
   element START.s1
   {
      datum baseAddress
      {
         value = "80";
         type = "String";
      }
   }
   element START_16
   {
      datum _sortIndex
      {
         value = "11";
         type = "int";
      }
   }
   element START_16.s1
   {
      datum baseAddress
      {
         value = "0";
         type = "String";
      }
   }
   element WR_DATA
   {
      datum _sortIndex
      {
         value = "8";
         type = "int";
      }
   }
   element WR_DATA.s1
   {
      datum baseAddress
      {
         value = "112";
         type = "String";
      }
   }
   element WR_DATA_16
   {
      datum _sortIndex
      {
         value = "10";
         type = "int";
      }
   }
   element WR_DATA_16.s1
   {
      datum baseAddress
      {
         value = "16";
         type = "String";
      }
   }
   element clk_0
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element master_0
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="5CSEMA5F31C6" />
 <parameter name="deviceFamily" value="Cyclone V" />
 <parameter name="deviceSpeedGrade" value="6" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="false" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="DE1_SOC_AD9913.qpf" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface
   name="addr_external_connection"
   internal="ADDR.external_connection"
   type="conduit"
   dir="end" />
 <interface name="clk" internal="clk_0.clk_in" type="clock" dir="end" />
 <interface
   name="done_external_connection"
   internal="DONE.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="gpio_external_connection"
   internal="GPIO.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="led_external_connection"
   internal="LED.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="m_reset_external_connection"
   internal="M_RESET.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="oper_external_connection"
   internal="OPER.external_connection"
   type="conduit"
   dir="end" />
 <interface name="reset" internal="clk_0.clk_in_reset" type="reset" dir="end" />
 <interface
   name="start_16_external_connection"
   internal="START_16.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="start_external_connection"
   internal="START.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="wr_data_16_external_connection"
   internal="WR_DATA_16.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="wr_data_external_connection"
   internal="WR_DATA.external_connection"
   type="conduit"
   dir="end" />
 <module name="ADDR" kind="altera_avalon_pio" version="17.0" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="8" />
 </module>
 <module name="DONE" kind="altera_avalon_pio" version="17.0" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module name="GPIO" kind="altera_avalon_pio" version="17.0" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="8" />
 </module>
 <module name="LED" kind="altera_avalon_pio" version="17.0" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="8" />
 </module>
 <module name="M_RESET" kind="altera_avalon_pio" version="17.0" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module name="OPER" kind="altera_avalon_pio" version="17.0" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module name="START" kind="altera_avalon_pio" version="17.0" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module name="START_16" kind="altera_avalon_pio" version="17.0" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module name="WR_DATA" kind="altera_avalon_pio" version="17.0" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module name="WR_DATA_16" kind="altera_avalon_pio" version="17.0" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="16" />
 </module>
 <module name="clk_0" kind="clock_source" version="17.0" enabled="1">
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module
   name="master_0"
   kind="altera_jtag_avalon_master"
   version="17.0"
   enabled="1">
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <parameter name="COMPONENT_CLOCK" value="0" />
  <parameter name="FAST_VER" value="0" />
  <parameter name="FIFO_DEPTHS" value="2" />
  <parameter name="PLI_PORT" value="50000" />
  <parameter name="USE_PLI" value="0" />
 </module>
 <connection kind="avalon" version="17.0" start="master_0.master" end="LED.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0090" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="avalon" version="17.0" start="master_0.master" end="ADDR.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0080" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="avalon" version="17.0" start="master_0.master" end="WR_DATA.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0070" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="avalon" version="17.0" start="master_0.master" end="GPIO.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0060" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="avalon" version="17.0" start="master_0.master" end="START.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0050" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="avalon" version="17.0" start="master_0.master" end="OPER.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0040" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="avalon" version="17.0" start="master_0.master" end="DONE.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0030" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="avalon" version="17.0" start="master_0.master" end="M_RESET.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0020" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.0"
   start="master_0.master"
   end="WR_DATA_16.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0010" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.0"
   start="master_0.master"
   end="START_16.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="clock" version="17.0" start="clk_0.clk" end="master_0.clk" />
 <connection kind="clock" version="17.0" start="clk_0.clk" end="LED.clk" />
 <connection kind="clock" version="17.0" start="clk_0.clk" end="ADDR.clk" />
 <connection kind="clock" version="17.0" start="clk_0.clk" end="WR_DATA.clk" />
 <connection kind="clock" version="17.0" start="clk_0.clk" end="GPIO.clk" />
 <connection kind="clock" version="17.0" start="clk_0.clk" end="START.clk" />
 <connection kind="clock" version="17.0" start="clk_0.clk" end="OPER.clk" />
 <connection kind="clock" version="17.0" start="clk_0.clk" end="DONE.clk" />
 <connection kind="clock" version="17.0" start="clk_0.clk" end="M_RESET.clk" />
 <connection kind="clock" version="17.0" start="clk_0.clk" end="WR_DATA_16.clk" />
 <connection kind="clock" version="17.0" start="clk_0.clk" end="START_16.clk" />
 <connection
   kind="reset"
   version="17.0"
   start="clk_0.clk_reset"
   end="master_0.clk_reset" />
 <connection kind="reset" version="17.0" start="clk_0.clk_reset" end="LED.reset" />
 <connection kind="reset" version="17.0" start="clk_0.clk_reset" end="ADDR.reset" />
 <connection
   kind="reset"
   version="17.0"
   start="clk_0.clk_reset"
   end="WR_DATA.reset" />
 <connection kind="reset" version="17.0" start="clk_0.clk_reset" end="GPIO.reset" />
 <connection kind="reset" version="17.0" start="clk_0.clk_reset" end="START.reset" />
 <connection kind="reset" version="17.0" start="clk_0.clk_reset" end="OPER.reset" />
 <connection kind="reset" version="17.0" start="clk_0.clk_reset" end="DONE.reset" />
 <connection
   kind="reset"
   version="17.0"
   start="clk_0.clk_reset"
   end="M_RESET.reset" />
 <connection
   kind="reset"
   version="17.0"
   start="clk_0.clk_reset"
   end="WR_DATA_16.reset" />
 <connection
   kind="reset"
   version="17.0"
   start="clk_0.clk_reset"
   end="START_16.reset" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.enableEccProtection" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.insertDefaultSlave" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
