Analysis & Synthesis report for i281_CPU
Tue Oct 27 20:25:02 2020
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Multiplexer Restructuring Statistics (Restructuring Performed)
 10. Post-Synthesis Netlist Statistics for Top Partition
 11. Elapsed Time Per Partition
 12. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Oct 27 20:25:02 2020       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; i281_CPU                                    ;
; Top-level Entity Name              ; 4x8BitRegisters                             ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 68                                          ;
;     Total combinational functions  ; 36                                          ;
;     Dedicated logic registers      ; 32                                          ;
; Total registers                    ; 32                                          ;
; Total pins                         ; 65                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; 4x8BitRegisters    ; i281_CPU           ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 24          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                              ;
+----------------------------------+-----------------+------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                                ; File Name with Absolute Path                                                                                              ; Library ;
+----------------------------------+-----------------+------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------+
; Registers8bit.bdf                ; yes             ; User Block Diagram/Schematic File        ; D:/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware/i281_CPU_Hardware/Registers8bit.bdf         ;         ;
; 4x8BitRegisters.bdf              ; yes             ; User Block Diagram/Schematic File        ; D:/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware/i281_CPU_Hardware/4x8BitRegisters.bdf       ;         ;
; block3.bdf                       ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware/i281_CPU_Hardware/block3.bdf                ;         ;
; 2bitdecoderwithenable.bdf        ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware/i281_CPU_Hardware/2bitdecoderwithenable.bdf ;         ;
; 8wide4to1busmux.bdf              ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware/i281_CPU_Hardware/8wide4to1busmux.bdf       ;         ;
; 8widwidebusmux.bdf               ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware/i281_CPU_Hardware/8widwidebusmux.bdf        ;         ;
+----------------------------------+-----------------+------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 68          ;
;                                             ;             ;
; Total combinational functions               ; 36          ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 32          ;
;     -- 3 input functions                    ; 4           ;
;     -- <=2 input functions                  ; 0           ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 36          ;
;     -- arithmetic mode                      ; 0           ;
;                                             ;             ;
; Total registers                             ; 32          ;
;     -- Dedicated logic registers            ; 32          ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 65          ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; Clock~input ;
; Maximum fan-out                             ; 32          ;
; Total fan-out                               ; 381         ;
; Average fan-out                             ; 1.92        ;
+---------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                          ;
+---------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                      ; Entity Name           ; Library Name ;
+---------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------+-----------------------+--------------+
; |4x8BitRegisters                ; 36 (0)              ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 65   ; 0            ; |4x8BitRegisters                                                         ; 4x8BitRegisters       ; work         ;
;    |2BitDecoderWithEnable:inst| ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |4x8BitRegisters|2BitDecoderWithEnable:inst                              ; 2BitDecoderWithEnable ; work         ;
;    |8wide4to1BusMUX:inst5|      ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |4x8BitRegisters|8wide4to1BusMUX:inst5                                   ; 8wide4to1BusMUX       ; work         ;
;       |8WidWideBusMux:inst6|    ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |4x8BitRegisters|8wide4to1BusMUX:inst5|8WidWideBusMux:inst6              ; 8WidWideBusMux        ; work         ;
;          |Block3:inst2|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |4x8BitRegisters|8wide4to1BusMUX:inst5|8WidWideBusMux:inst6|Block3:inst2 ; Block3                ; work         ;
;          |Block3:inst3|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |4x8BitRegisters|8wide4to1BusMUX:inst5|8WidWideBusMux:inst6|Block3:inst3 ; Block3                ; work         ;
;          |Block3:inst4|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |4x8BitRegisters|8wide4to1BusMUX:inst5|8WidWideBusMux:inst6|Block3:inst4 ; Block3                ; work         ;
;          |Block3:inst5|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |4x8BitRegisters|8wide4to1BusMUX:inst5|8WidWideBusMux:inst6|Block3:inst5 ; Block3                ; work         ;
;          |Block3:inst6|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |4x8BitRegisters|8wide4to1BusMUX:inst5|8WidWideBusMux:inst6|Block3:inst6 ; Block3                ; work         ;
;          |Block3:inst7|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |4x8BitRegisters|8wide4to1BusMUX:inst5|8WidWideBusMux:inst6|Block3:inst7 ; Block3                ; work         ;
;          |Block3:inst8|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |4x8BitRegisters|8wide4to1BusMUX:inst5|8WidWideBusMux:inst6|Block3:inst8 ; Block3                ; work         ;
;          |Block3:inst|          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |4x8BitRegisters|8wide4to1BusMUX:inst5|8WidWideBusMux:inst6|Block3:inst  ; Block3                ; work         ;
;    |8wide4to1BusMUX:inst6|      ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |4x8BitRegisters|8wide4to1BusMUX:inst6                                   ; 8wide4to1BusMUX       ; work         ;
;       |8WidWideBusMux:inst6|    ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |4x8BitRegisters|8wide4to1BusMUX:inst6|8WidWideBusMux:inst6              ; 8WidWideBusMux        ; work         ;
;          |Block3:inst2|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |4x8BitRegisters|8wide4to1BusMUX:inst6|8WidWideBusMux:inst6|Block3:inst2 ; Block3                ; work         ;
;          |Block3:inst3|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |4x8BitRegisters|8wide4to1BusMUX:inst6|8WidWideBusMux:inst6|Block3:inst3 ; Block3                ; work         ;
;          |Block3:inst4|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |4x8BitRegisters|8wide4to1BusMUX:inst6|8WidWideBusMux:inst6|Block3:inst4 ; Block3                ; work         ;
;          |Block3:inst5|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |4x8BitRegisters|8wide4to1BusMUX:inst6|8WidWideBusMux:inst6|Block3:inst5 ; Block3                ; work         ;
;          |Block3:inst6|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |4x8BitRegisters|8wide4to1BusMUX:inst6|8WidWideBusMux:inst6|Block3:inst6 ; Block3                ; work         ;
;          |Block3:inst7|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |4x8BitRegisters|8wide4to1BusMUX:inst6|8WidWideBusMux:inst6|Block3:inst7 ; Block3                ; work         ;
;          |Block3:inst8|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |4x8BitRegisters|8wide4to1BusMUX:inst6|8WidWideBusMux:inst6|Block3:inst8 ; Block3                ; work         ;
;          |Block3:inst|          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |4x8BitRegisters|8wide4to1BusMUX:inst6|8WidWideBusMux:inst6|Block3:inst  ; Block3                ; work         ;
;    |Registers8bit:A|            ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |4x8BitRegisters|Registers8bit:A                                         ; Registers8bit         ; work         ;
;    |Registers8bit:B|            ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |4x8BitRegisters|Registers8bit:B                                         ; Registers8bit         ; work         ;
;    |Registers8bit:C|            ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |4x8BitRegisters|Registers8bit:C                                         ; Registers8bit         ; work         ;
;    |Registers8bit:D|            ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |4x8BitRegisters|Registers8bit:D                                         ; Registers8bit         ; work         ;
+---------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 32    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 32    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 32    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------+
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |4x8BitRegisters|8wide4to1BusMUX:inst5|8WidWideBusMux:inst6|Block3:inst|inst3  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |4x8BitRegisters|8wide4to1BusMUX:inst6|8WidWideBusMux:inst6|Block3:inst8|inst3 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 65                          ;
; cycloneiii_ff         ; 32                          ;
;     ENA CLR           ; 32                          ;
; cycloneiii_lcell_comb ; 36                          ;
;     normal            ; 36                          ;
;         3 data inputs ; 4                           ;
;         4 data inputs ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 2.00                        ;
; Average LUT depth     ; 1.49                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Tue Oct 27 20:24:55 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off i281_CPU -c i281_CPU
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 24 processors detected
Warning (12019): Can't analyze file -- file output_files/Serial_slow.bdf is missing
Warning (12019): Can't analyze file -- file Serial_slow.bdf is missing
Warning (12019): Can't analyze file -- file output_files/1024_Slow.bdf is missing
Warning (12019): Can't analyze file -- file Clock_divider_8_and_16.bdf is missing
Warning (12019): Can't analyze file -- file Clock_divider_1024.bdf is missing
Info (12021): Found 1 design units, including 1 entities, in source file clock_dividers.bdf
    Info (12023): Found entity 1: Clock_dividers
Warning (12019): Can't analyze file -- file Clock_divider_4_and_16.bdf is missing
Info (12021): Found 1 design units, including 1 entities, in source file clock_divider_512.bdf
    Info (12023): Found entity 1: Clock_divider_512
Warning (12019): Can't analyze file -- file output_files/Clock_divider_4_8_and_32.bdf is missing
Info (12021): Found 1 design units, including 1 entities, in source file clock_divider_4_16_and_64.bdf
    Info (12023): Found entity 1: Clock_divider_4_16_and_64
Info (12021): Found 1 design units, including 1 entities, in source file opcode_decoder.bdf
    Info (12023): Found entity 1: Opcode_Decoder
Info (12021): Found 1 design units, including 1 entities, in source file i281_cpu.bdf
    Info (12023): Found entity 1: i281_CPU
Info (12021): Found 1 design units, including 1 entities, in source file 6bitadder.bdf
    Info (12023): Found entity 1: 6bitAdder
Info (12021): Found 1 design units, including 1 entities, in source file registers16bit.bdf
    Info (12023): Found entity 1: Registers16bit
Info (12021): Found 1 design units, including 1 entities, in source file c16to1busmux.bdf
    Info (12023): Found entity 1: C16to1BusMUX
Info (12021): Found 1 design units, including 1 entities, in source file readonly_16x16_register_file_low.bdf
    Info (12023): Found entity 1: ReadOnly_16x16_Register_File_Low
Info (12021): Found 1 design units, including 1 entities, in source file 16wide4to1busmux.bdf
    Info (12023): Found entity 1: 16Wide4To1BusMux
Info (12021): Found 1 design units, including 1 entities, in source file imem.bdf
    Info (12023): Found entity 1: IMEM
Info (12021): Found 1 design units, including 1 entities, in source file registers8bit.bdf
    Info (12023): Found entity 1: Registers8bit
Info (12021): Found 1 design units, including 1 entities, in source file 4x8bitregisters.bdf
    Info (12023): Found entity 1: 4x8BitRegisters
Info (12127): Elaborating entity "4x8BitRegisters" for the top level hierarchy
Info (12128): Elaborating entity "Registers8bit" for hierarchy "Registers8bit:A"
Warning (12125): Using design file block3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Block3
Info (12128): Elaborating entity "Block3" for hierarchy "Registers8bit:A|Block3:inst2"
Warning (12125): Using design file 2bitdecoderwithenable.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: 2BitDecoderWithEnable
Info (12128): Elaborating entity "2BitDecoderWithEnable" for hierarchy "2BitDecoderWithEnable:inst"
Warning (12125): Using design file 8wide4to1busmux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: 8wide4to1BusMUX
Info (12128): Elaborating entity "8wide4to1BusMUX" for hierarchy "8wide4to1BusMUX:inst5"
Warning (12125): Using design file 8widwidebusmux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: 8WidWideBusMux
Info (12128): Elaborating entity "8WidWideBusMux" for hierarchy "8wide4to1BusMUX:inst5|8WidWideBusMux:inst6"
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 133 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 48 output pins
    Info (21061): Implemented 68 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 4781 megabytes
    Info: Processing ended: Tue Oct 27 20:25:02 2020
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:15


