// Seed: 690995882
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  always @(negedge id_3 or posedge 1) begin
    if (id_2) id_3 <= 1;
    else begin
      id_5 <= id_3;
      id_3 = id_3;
    end
  end
  reg id_5;
  always @(posedge 1 or posedge 1);
endmodule
