

================================================================
== Vitis HLS Report for 'Loop_Border_proc'
================================================================
* Date:           Fri Feb 25 17:19:02 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        Sobel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Border_VITIS_LOOP_75_1  |        ?|        ?|         5|          1|          1|     ?|       yes|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 9 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 4 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%pix_in = alloca i32 1"   --->   Operation 10 'alloca' 'pix_in' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%r_edge_pix = alloca i32 1"   --->   Operation 11 'alloca' 'r_edge_pix' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%l_edge_pix = alloca i32 1"   --->   Operation 12 'alloca' 'l_edge_pix' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (3.25ns)   --->   "%borderbuf_V = alloca i64 1" [Sobel/Sobel.cpp:33]   --->   Operation 13 'alloca' 'borderbuf_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1918> <RAM>
ST_1 : Operation 14 [1/1] (3.63ns)   --->   "%h_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %h" [Sobel/Sobel.cpp:74]   --->   Operation 14 'read' 'h_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (3.63ns)   --->   "%w_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %w" [Sobel/Sobel.cpp:75]   --->   Operation 15 'read' 'w_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 16 [1/1] (3.63ns)   --->   "%vconv_xlim_loc_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %vconv_xlim_loc"   --->   Operation 16 'read' 'vconv_xlim_loc_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%cast = zext i32 %h_read" [Sobel/Sobel.cpp:74]   --->   Operation 17 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %w_read" [Sobel/Sobel.cpp:75]   --->   Operation 18 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (6.91ns)   --->   "%bound = mul i64 %cast, i64 %cast1" [Sobel/Sobel.cpp:74]   --->   Operation 19 'mul' 'bound' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %out_data_V_dest_V, i1 %out_data_V_id_V, i1 %out_data_V_last_V, i1 %out_data_V_user_V, i1 %out_data_V_strb_V, i1 %out_data_V_keep_V, i8 %out_data_V_data_V, void @empty_4, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %out_data_V_dest_V, i1 %out_data_V_id_V, i1 %out_data_V_last_V, i1 %out_data_V_user_V, i1 %out_data_V_strb_V, i1 %out_data_V_keep_V, i8 %out_data_V_data_V, void @empty_4, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %out_data_V_dest_V, i1 %out_data_V_id_V, i1 %out_data_V_last_V, i1 %out_data_V_user_V, i1 %out_data_V_strb_V, i1 %out_data_V_keep_V, i8 %out_data_V_data_V, void @empty_4, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %out_data_V_dest_V, i1 %out_data_V_id_V, i1 %out_data_V_last_V, i1 %out_data_V_user_V, i1 %out_data_V_strb_V, i1 %out_data_V_keep_V, i8 %out_data_V_data_V, void @empty_4, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %out_data_V_dest_V, i1 %out_data_V_id_V, i1 %out_data_V_last_V, i1 %out_data_V_user_V, i1 %out_data_V_strb_V, i1 %out_data_V_keep_V, i8 %out_data_V_data_V, void @empty_4, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %out_data_V_dest_V, i1 %out_data_V_id_V, i1 %out_data_V_last_V, i1 %out_data_V_user_V, i1 %out_data_V_strb_V, i1 %out_data_V_keep_V, i8 %out_data_V_data_V, void @empty_4, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %out_data_V_dest_V, i1 %out_data_V_id_V, i1 %out_data_V_last_V, i1 %out_data_V_user_V, i1 %out_data_V_strb_V, i1 %out_data_V_keep_V, i8 %out_data_V_data_V, void @empty_4, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %vconv, void @empty_9, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %h, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vconv_xlim_loc, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %vconv, void @empty_9, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %out_data_V_dest_V, i1 %out_data_V_id_V, i1 %out_data_V_last_V, i1 %out_data_V_user_V, i1 %out_data_V_strb_V, i1 %out_data_V_keep_V, i8 %out_data_V_data_V, void @empty_4, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (2.55ns)   --->   "%sub85_i_i_i = add i32 %h_read, i32 4294967295" [Sobel/Sobel.cpp:74]   --->   Operation 33 'add' 'sub85_i_i_i' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (2.55ns)   --->   "%sub75_i_i_i = add i32 %w_read, i32 4294967295" [Sobel/Sobel.cpp:75]   --->   Operation 34 'add' 'sub75_i_i_i' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (2.55ns)   --->   "%sub72_i_i_i = add i32 %w_read, i32 4294967293" [Sobel/Sobel.cpp:75]   --->   Operation 35 'add' 'sub72_i_i_i' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln74 = sext i32 %vconv_xlim_loc_read" [Sobel/Sobel.cpp:74]   --->   Operation 36 'sext' 'sext_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/2] (6.91ns)   --->   "%bound = mul i64 %cast, i64 %cast1" [Sobel/Sobel.cpp:74]   --->   Operation 37 'mul' 'bound' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (1.58ns)   --->   "%br_ln74 = br void" [Sobel/Sobel.cpp:74]   --->   Operation 38 'br' 'br_ln74' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 6.62>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 0, void %entry, i64 %add_ln76, void %.split4._crit_edge.i.i_ifconv" [Sobel/Sobel.cpp:76]   --->   Operation 39 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%i = phi i11 0, void %entry, i11 %select_ln76_3, void %.split4._crit_edge.i.i_ifconv" [Sobel/Sobel.cpp:76]   --->   Operation 40 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%j = phi i32 0, void %entry, i32 %add_ln75, void %.split4._crit_edge.i.i_ifconv" [Sobel/Sobel.cpp:75]   --->   Operation 41 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (3.52ns)   --->   "%add_ln76 = add i64 %indvar_flatten, i64 1" [Sobel/Sobel.cpp:76]   --->   Operation 42 'add' 'add_ln76' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln76_1 = zext i11 %i" [Sobel/Sobel.cpp:76]   --->   Operation 43 'zext' 'zext_ln76_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.88ns)   --->   "%cmp63_i_i_i = icmp_eq  i11 %i, i11 0" [Sobel/Sobel.cpp:76]   --->   Operation 44 'icmp' 'cmp63_i_i_i' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (2.47ns)   --->   "%cmp86_i_i_i = icmp_eq  i32 %zext_ln76_1, i32 %sub85_i_i_i" [Sobel/Sobel.cpp:76]   --->   Operation 45 'icmp' 'cmp86_i_i_i' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%tmp = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %i, i32 1, i32 10" [Sobel/Sobel.cpp:76]   --->   Operation 46 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (1.77ns)   --->   "%icmp20 = icmp_ne  i10 %tmp, i10 0" [Sobel/Sobel.cpp:76]   --->   Operation 47 'icmp' 'icmp20' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (2.47ns)   --->   "%notrhs_i_i = icmp_slt  i32 %zext_ln76_1, i32 %sub85_i_i_i" [Sobel/Sobel.cpp:76]   --->   Operation 48 'icmp' 'notrhs_i_i' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node brmerge237_i_i)   --->   "%brmerge_not_i_i = and i1 %notrhs_i_i, i1 %icmp20" [Sobel/Sobel.cpp:76]   --->   Operation 49 'and' 'brmerge_not_i_i' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.97ns) (out node of the LUT)   --->   "%brmerge237_i_i = or i1 %cmp63_i_i_i, i1 %brmerge_not_i_i" [Sobel/Sobel.cpp:76]   --->   Operation 50 'or' 'brmerge237_i_i' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (2.77ns)   --->   "%icmp_ln76 = icmp_eq  i64 %indvar_flatten, i64 %bound" [Sobel/Sobel.cpp:76]   --->   Operation 51 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %._crit_edge.loopexit.i.i, void %.exit" [Sobel/Sobel.cpp:76]   --->   Operation 52 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (1.63ns)   --->   "%add_ln74 = add i11 %i, i11 1" [Sobel/Sobel.cpp:74]   --->   Operation 53 'add' 'add_ln74' <Predicate = (!icmp_ln76)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i11 %add_ln74" [Sobel/Sobel.cpp:76]   --->   Operation 54 'zext' 'zext_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (2.47ns)   --->   "%icmp_ln75 = icmp_eq  i32 %j, i32 %w_read" [Sobel/Sobel.cpp:75]   --->   Operation 55 'icmp' 'icmp_ln75' <Predicate = (!icmp_ln76)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.69ns)   --->   "%select_ln76 = select i1 %icmp_ln75, i32 0, i32 %j" [Sobel/Sobel.cpp:76]   --->   Operation 56 'select' 'select_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (1.88ns)   --->   "%cmp63_i_i_i_mid1 = icmp_eq  i11 %add_ln74, i11 0" [Sobel/Sobel.cpp:74]   --->   Operation 57 'icmp' 'cmp63_i_i_i_mid1' <Predicate = (!icmp_ln76)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (2.47ns)   --->   "%cmp86_i_i_i_mid1 = icmp_eq  i32 %zext_ln76, i32 %sub85_i_i_i" [Sobel/Sobel.cpp:76]   --->   Operation 58 'icmp' 'cmp86_i_i_i_mid1' <Predicate = (!icmp_ln76)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.99ns)   --->   "%select_ln76_1 = select i1 %icmp_ln75, i1 %cmp86_i_i_i_mid1, i1 %cmp86_i_i_i" [Sobel/Sobel.cpp:76]   --->   Operation 59 'select' 'select_ln76_1' <Predicate = (!icmp_ln76)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln74, i32 1, i32 10" [Sobel/Sobel.cpp:74]   --->   Operation 60 'partselect' 'tmp_4' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (1.77ns)   --->   "%icmp = icmp_ne  i10 %tmp_4, i10 0" [Sobel/Sobel.cpp:74]   --->   Operation 61 'icmp' 'icmp' <Predicate = (!icmp_ln76)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (2.47ns)   --->   "%notrhs_i_i_mid1 = icmp_slt  i32 %zext_ln76, i32 %sub85_i_i_i" [Sobel/Sobel.cpp:76]   --->   Operation 62 'icmp' 'notrhs_i_i_mid1' <Predicate = (!icmp_ln76)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln76_2)   --->   "%brmerge_not_i_i_mid1 = and i1 %notrhs_i_i_mid1, i1 %icmp" [Sobel/Sobel.cpp:76]   --->   Operation 63 'and' 'brmerge_not_i_i_mid1' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln76_2)   --->   "%brmerge237_i_i_mid1 = or i1 %cmp63_i_i_i_mid1, i1 %brmerge_not_i_i_mid1" [Sobel/Sobel.cpp:74]   --->   Operation 64 'or' 'brmerge237_i_i_mid1' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln76_2 = select i1 %icmp_ln75, i1 %brmerge237_i_i_mid1, i1 %brmerge237_i_i" [Sobel/Sobel.cpp:76]   --->   Operation 65 'select' 'select_ln76_2' <Predicate = (!icmp_ln76)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.69ns)   --->   "%select_ln76_3 = select i1 %icmp_ln75, i11 %add_ln74, i11 %i" [Sobel/Sobel.cpp:76]   --->   Operation 66 'select' 'select_ln76_3' <Predicate = (!icmp_ln76)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i32 %select_ln76" [Sobel/Sobel.cpp:75]   --->   Operation 67 'zext' 'zext_ln75' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln75 = trunc i32 %select_ln76" [Sobel/Sobel.cpp:75]   --->   Operation 68 'trunc' 'trunc_ln75' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln78 = br i1 %select_ln76_2, void %.split4._crit_edge.i.i_ifconv, void" [Sobel/Sobel.cpp:78]   --->   Operation 69 'br' 'br_ln78' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (2.47ns)   --->   "%icmp_ln81 = icmp_slt  i33 %zext_ln75, i33 %sext_ln74" [Sobel/Sobel.cpp:81]   --->   Operation 70 'icmp' 'icmp_ln81' <Predicate = (!icmp_ln76 & select_ln76_2)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81, void %._crit_edge6.i.i, void" [Sobel/Sobel.cpp:81]   --->   Operation 71 'br' 'br_ln81' <Predicate = (!icmp_ln76 & select_ln76_2)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (2.47ns)   --->   "%icmp_ln87 = icmp_eq  i32 %select_ln76, i32 %sub72_i_i_i" [Sobel/Sobel.cpp:87]   --->   Operation 72 'icmp' 'icmp_ln87' <Predicate = (!icmp_ln76 & select_ln76_2)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (2.47ns)   --->   "%icmp_ln92 = icmp_slt  i33 %zext_ln75, i33 %sext_ln74" [Sobel/Sobel.cpp:92]   --->   Operation 73 'icmp' 'icmp_ln92' <Predicate = (!icmp_ln76)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (2.47ns)   --->   "%icmp_ln100 = icmp_eq  i32 %select_ln76, i32 %sub75_i_i_i" [Sobel/Sobel.cpp:100]   --->   Operation 74 'icmp' 'icmp_ln100' <Predicate = (!icmp_ln76)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.97ns)   --->   "%output_last_V = and i1 %select_ln76_1, i1 %icmp_ln100" [Sobel/Sobel.cpp:100]   --->   Operation 75 'and' 'output_last_V' <Predicate = (!icmp_ln76)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (2.55ns)   --->   "%add_ln75 = add i32 %select_ln76, i32 1" [Sobel/Sobel.cpp:75]   --->   Operation 76 'add' 'add_ln75' <Predicate = (!icmp_ln76)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.88>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Border_VITIS_LOOP_75_1_str"   --->   Operation 77 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln75_1 = zext i32 %select_ln76" [Sobel/Sobel.cpp:75]   --->   Operation 78 'zext' 'zext_ln75_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%specpipeline_ln76 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2" [Sobel/Sobel.cpp:76]   --->   Operation 79 'specpipeline' 'specpipeline_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [Sobel/Sobel.cpp:76]   --->   Operation 80 'specloopname' 'specloopname_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (3.63ns)   --->   "%pix_in_1 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %vconv" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 81 'read' 'pix_in_1' <Predicate = (select_ln76_2 & icmp_ln81)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%borderbuf_V_addr = getelementptr i8 %borderbuf_V, i64 0, i64 %zext_ln75_1" [Sobel/Sobel.cpp:83]   --->   Operation 82 'getelementptr' 'borderbuf_V_addr' <Predicate = (select_ln76_2 & icmp_ln81)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (3.25ns)   --->   "%store_ln83 = store i8 %pix_in_1, i11 %borderbuf_V_addr" [Sobel/Sobel.cpp:83]   --->   Operation 83 'store' 'store_ln83' <Predicate = (select_ln76_2 & icmp_ln81)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1918> <RAM>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%store_ln84 = store i8 %pix_in_1, i8 %pix_in" [Sobel/Sobel.cpp:84]   --->   Operation 84 'store' 'store_ln84' <Predicate = (select_ln76_2 & icmp_ln81)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln84 = br void %._crit_edge6.i.i" [Sobel/Sobel.cpp:84]   --->   Operation 85 'br' 'br_ln84' <Predicate = (select_ln76_2 & icmp_ln81)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.89>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%pix_in_3 = load i8 %pix_in" [Sobel/Sobel.cpp:87]   --->   Operation 86 'load' 'pix_in_3' <Predicate = (select_ln76_2)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%r_edge_pix_load = load i8 %r_edge_pix" [Sobel/Sobel.cpp:87]   --->   Operation 87 'load' 'r_edge_pix_load' <Predicate = (select_ln76_2 & !icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%l_edge_pix_load = load i8 %l_edge_pix" [Sobel/Sobel.cpp:85]   --->   Operation 88 'load' 'l_edge_pix_load' <Predicate = (select_ln76_2)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (2.47ns)   --->   "%icmp_ln85 = icmp_eq  i32 %select_ln76, i32 0" [Sobel/Sobel.cpp:85]   --->   Operation 89 'icmp' 'icmp_ln85' <Predicate = (select_ln76_2)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (1.24ns)   --->   "%l_edge_pix_1 = select i1 %icmp_ln85, i8 %pix_in_3, i8 %l_edge_pix_load" [Sobel/Sobel.cpp:85]   --->   Operation 90 'select' 'l_edge_pix_1' <Predicate = (select_ln76_2)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (1.24ns)   --->   "%select_ln87 = select i1 %icmp_ln87, i8 %pix_in_3, i8 %r_edge_pix_load" [Sobel/Sobel.cpp:87]   --->   Operation 91 'select' 'select_ln87' <Predicate = (select_ln76_2)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%store_ln87 = store i8 %l_edge_pix_1, i8 %l_edge_pix" [Sobel/Sobel.cpp:87]   --->   Operation 92 'store' 'store_ln87' <Predicate = (select_ln76_2)> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%store_ln87 = store i8 %select_ln87, i8 %r_edge_pix" [Sobel/Sobel.cpp:87]   --->   Operation 93 'store' 'store_ln87' <Predicate = (select_ln76_2)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln87 = br void %.split4._crit_edge.i.i_ifconv" [Sobel/Sobel.cpp:87]   --->   Operation 94 'br' 'br_ln87' <Predicate = (select_ln76_2)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %select_ln76, i32 1, i32 31" [Sobel/Sobel.cpp:90]   --->   Operation 95 'partselect' 'tmp_5' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (2.47ns)   --->   "%icmp_ln90 = icmp_eq  i31 %tmp_5, i31 0" [Sobel/Sobel.cpp:90]   --->   Operation 96 'icmp' 'icmp_ln90' <Predicate = (!icmp_ln76)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (1.63ns)   --->   "%add_ln95 = add i11 %trunc_ln75, i11 2047" [Sobel/Sobel.cpp:95]   --->   Operation 97 'add' 'add_ln95' <Predicate = (!icmp_ln76)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i11 %add_ln95" [Sobel/Sobel.cpp:95]   --->   Operation 98 'zext' 'zext_ln95' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%borderbuf_V_addr_1 = getelementptr i8 %borderbuf_V, i64 0, i64 %zext_ln95" [Sobel/Sobel.cpp:95]   --->   Operation 99 'getelementptr' 'borderbuf_V_addr_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_6 : Operation 100 [2/2] (3.25ns)   --->   "%borderbuf_V_load = load i11 %borderbuf_V_addr_1" [Sobel/Sobel.cpp:95]   --->   Operation 100 'load' 'borderbuf_V_load' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1918> <RAM>

State 7 <SV = 6> <Delay = 4.50>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%r_edge_pix_2 = load i8 %r_edge_pix" [Sobel/Sobel.cpp:92]   --->   Operation 101 'load' 'r_edge_pix_2' <Predicate = (!icmp_ln76 & !icmp_ln90)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%l_edge_pix_2 = load i8 %l_edge_pix" [Sobel/Sobel.cpp:90]   --->   Operation 102 'load' 'l_edge_pix_2' <Predicate = (!icmp_ln76 & icmp_ln90)> <Delay = 0.00>
ST_7 : Operation 103 [1/2] (3.25ns)   --->   "%borderbuf_V_load = load i11 %borderbuf_V_addr_1" [Sobel/Sobel.cpp:95]   --->   Operation 103 'load' 'borderbuf_V_load' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1918> <RAM>
ST_7 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node pix_out)   --->   "%xor_ln90 = xor i1 %icmp_ln90, i1 1" [Sobel/Sobel.cpp:90]   --->   Operation 104 'xor' 'xor_ln90' <Predicate = (!icmp_ln76 & !icmp_ln90)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node pix_out)   --->   "%and_ln92 = and i1 %icmp_ln92, i1 %xor_ln90" [Sobel/Sobel.cpp:92]   --->   Operation 105 'and' 'and_ln92' <Predicate = (!icmp_ln76 & !icmp_ln90)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node pix_out)   --->   "%select_ln92 = select i1 %and_ln92, i8 %borderbuf_V_load, i8 %r_edge_pix_2" [Sobel/Sobel.cpp:92]   --->   Operation 106 'select' 'select_ln92' <Predicate = (!icmp_ln76 & !icmp_ln90)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 107 [1/1] (1.24ns) (out node of the LUT)   --->   "%pix_out = select i1 %icmp_ln90, i8 %l_edge_pix_2, i8 %select_ln92" [Sobel/Sobel.cpp:90]   --->   Operation 107 'select' 'pix_out' <Predicate = (!icmp_ln76)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 108 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A.i1P0A.i1P0A, i8 %out_data_V_data_V, i1 %out_data_V_keep_V, i1 %out_data_V_strb_V, i1 %out_data_V_user_V, i1 %out_data_V_last_V, i1 %out_data_V_id_V, i1 %out_data_V_dest_V, i8 %pix_out, i1 1, i1 1, i1 0, i1 %output_last_V, i1 0, i1 0"   --->   Operation 108 'write' 'write_ln304' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 109 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A.i1P0A.i1P0A, i8 %out_data_V_data_V, i1 %out_data_V_keep_V, i1 %out_data_V_strb_V, i1 %out_data_V_user_V, i1 %out_data_V_last_V, i1 %out_data_V_id_V, i1 %out_data_V_dest_V, i8 %pix_out, i1 1, i1 1, i1 0, i1 %output_last_V, i1 0, i1 0"   --->   Operation 109 'write' 'write_ln304' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 110 'br' 'br_ln0' <Predicate = (!icmp_ln76)> <Delay = 0.00>

State 9 <SV = 4> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 111 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ h]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ w]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ vconv_xlim_loc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_data_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_data_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_data_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_data_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_data_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_data_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ vconv]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
pix_in               (alloca       ) [ 0011111110]
r_edge_pix           (alloca       ) [ 0011111110]
l_edge_pix           (alloca       ) [ 0011111110]
borderbuf_V          (alloca       ) [ 0011111110]
h_read               (read         ) [ 0011000000]
w_read               (read         ) [ 0011111110]
vconv_xlim_loc_read  (read         ) [ 0011000000]
cast                 (zext         ) [ 0001000000]
cast1                (zext         ) [ 0001000000]
specinterface_ln0    (specinterface) [ 0000000000]
specinterface_ln0    (specinterface) [ 0000000000]
specinterface_ln0    (specinterface) [ 0000000000]
specinterface_ln0    (specinterface) [ 0000000000]
specinterface_ln0    (specinterface) [ 0000000000]
specinterface_ln0    (specinterface) [ 0000000000]
specinterface_ln0    (specinterface) [ 0000000000]
specinterface_ln0    (specinterface) [ 0000000000]
specinterface_ln0    (specinterface) [ 0000000000]
specinterface_ln0    (specinterface) [ 0000000000]
specinterface_ln0    (specinterface) [ 0000000000]
specinterface_ln0    (specinterface) [ 0000000000]
specinterface_ln0    (specinterface) [ 0000000000]
sub85_i_i_i          (add          ) [ 0000111110]
sub75_i_i_i          (add          ) [ 0000111110]
sub72_i_i_i          (add          ) [ 0000111110]
sext_ln74            (sext         ) [ 0000111110]
bound                (mul          ) [ 0000111110]
br_ln74              (br           ) [ 0001111110]
indvar_flatten       (phi          ) [ 0000100000]
i                    (phi          ) [ 0000100000]
j                    (phi          ) [ 0000100000]
add_ln76             (add          ) [ 0001111110]
zext_ln76_1          (zext         ) [ 0000000000]
cmp63_i_i_i          (icmp         ) [ 0000000000]
cmp86_i_i_i          (icmp         ) [ 0000000000]
tmp                  (partselect   ) [ 0000000000]
icmp20               (icmp         ) [ 0000000000]
notrhs_i_i           (icmp         ) [ 0000000000]
brmerge_not_i_i      (and          ) [ 0000000000]
brmerge237_i_i       (or           ) [ 0000000000]
icmp_ln76            (icmp         ) [ 0000111110]
br_ln76              (br           ) [ 0000000000]
add_ln74             (add          ) [ 0000000000]
zext_ln76            (zext         ) [ 0000000000]
icmp_ln75            (icmp         ) [ 0000000000]
select_ln76          (select       ) [ 0000111000]
cmp63_i_i_i_mid1     (icmp         ) [ 0000000000]
cmp86_i_i_i_mid1     (icmp         ) [ 0000000000]
select_ln76_1        (select       ) [ 0000000000]
tmp_4                (partselect   ) [ 0000000000]
icmp                 (icmp         ) [ 0000000000]
notrhs_i_i_mid1      (icmp         ) [ 0000000000]
brmerge_not_i_i_mid1 (and          ) [ 0000000000]
brmerge237_i_i_mid1  (or           ) [ 0000000000]
select_ln76_2        (select       ) [ 0000111110]
select_ln76_3        (select       ) [ 0001111110]
zext_ln75            (zext         ) [ 0000000000]
trunc_ln75           (trunc        ) [ 0000111000]
br_ln78              (br           ) [ 0000000000]
icmp_ln81            (icmp         ) [ 0000110000]
br_ln81              (br           ) [ 0000000000]
icmp_ln87            (icmp         ) [ 0000111000]
icmp_ln92            (icmp         ) [ 0000111100]
icmp_ln100           (icmp         ) [ 0000000000]
output_last_V        (and          ) [ 0000111110]
add_ln75             (add          ) [ 0001111110]
specloopname_ln0     (specloopname ) [ 0000000000]
zext_ln75_1          (zext         ) [ 0000000000]
specpipeline_ln76    (specpipeline ) [ 0000000000]
specloopname_ln76    (specloopname ) [ 0000000000]
pix_in_1             (read         ) [ 0000000000]
borderbuf_V_addr     (getelementptr) [ 0000000000]
store_ln83           (store        ) [ 0000000000]
store_ln84           (store        ) [ 0000000000]
br_ln84              (br           ) [ 0000000000]
pix_in_3             (load         ) [ 0000000000]
r_edge_pix_load      (load         ) [ 0000000000]
l_edge_pix_load      (load         ) [ 0000000000]
icmp_ln85            (icmp         ) [ 0000000000]
l_edge_pix_1         (select       ) [ 0000000000]
select_ln87          (select       ) [ 0000000000]
store_ln87           (store        ) [ 0000000000]
store_ln87           (store        ) [ 0000000000]
br_ln87              (br           ) [ 0000000000]
tmp_5                (partselect   ) [ 0000000000]
icmp_ln90            (icmp         ) [ 0000100100]
add_ln95             (add          ) [ 0000000000]
zext_ln95            (zext         ) [ 0000000000]
borderbuf_V_addr_1   (getelementptr) [ 0000100100]
r_edge_pix_2         (load         ) [ 0000000000]
l_edge_pix_2         (load         ) [ 0000000000]
borderbuf_V_load     (load         ) [ 0000000000]
xor_ln90             (xor          ) [ 0000000000]
and_ln92             (and          ) [ 0000000000]
select_ln92          (select       ) [ 0000000000]
pix_out              (select       ) [ 0000100010]
write_ln304          (write        ) [ 0000000000]
br_ln0               (br           ) [ 0001111110]
ret_ln0              (ret          ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="h">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="w">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="vconv_xlim_loc">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vconv_xlim_loc"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_data_V_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_data_V_keep_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_data_V_strb_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_data_V_user_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_data_V_last_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_data_V_id_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_data_V_dest_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="vconv">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vconv"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Border_VITIS_LOOP_75_1_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="pix_in_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pix_in/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="r_edge_pix_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r_edge_pix/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="l_edge_pix_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l_edge_pix/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="borderbuf_V_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="borderbuf_V/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="h_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="h_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="w_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="vconv_xlim_loc_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="vconv_xlim_loc_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="pix_in_1_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="8" slack="0"/>
<pin id="127" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pix_in_1/5 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="8" slack="0"/>
<pin id="133" dir="0" index="2" bw="1" slack="0"/>
<pin id="134" dir="0" index="3" bw="1" slack="0"/>
<pin id="135" dir="0" index="4" bw="1" slack="0"/>
<pin id="136" dir="0" index="5" bw="1" slack="0"/>
<pin id="137" dir="0" index="6" bw="1" slack="0"/>
<pin id="138" dir="0" index="7" bw="1" slack="0"/>
<pin id="139" dir="0" index="8" bw="8" slack="0"/>
<pin id="140" dir="0" index="9" bw="1" slack="0"/>
<pin id="141" dir="0" index="10" bw="1" slack="0"/>
<pin id="142" dir="0" index="11" bw="1" slack="0"/>
<pin id="143" dir="0" index="12" bw="1" slack="3"/>
<pin id="144" dir="0" index="13" bw="1" slack="0"/>
<pin id="145" dir="0" index="14" bw="1" slack="0"/>
<pin id="146" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/7 "/>
</bind>
</comp>

<comp id="160" class="1004" name="borderbuf_V_addr_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="32" slack="0"/>
<pin id="164" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="borderbuf_V_addr/5 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="11" slack="0"/>
<pin id="168" dir="0" index="1" bw="8" slack="0"/>
<pin id="169" dir="0" index="2" bw="0" slack="0"/>
<pin id="179" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="180" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="181" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="182" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln83/5 borderbuf_V_load/6 "/>
</bind>
</comp>

<comp id="173" class="1004" name="borderbuf_V_addr_1_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="11" slack="0"/>
<pin id="177" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="borderbuf_V_addr_1/6 "/>
</bind>
</comp>

<comp id="184" class="1005" name="indvar_flatten_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="64" slack="1"/>
<pin id="186" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="188" class="1004" name="indvar_flatten_phi_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="1"/>
<pin id="190" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="64" slack="0"/>
<pin id="192" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/4 "/>
</bind>
</comp>

<comp id="195" class="1005" name="i_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="11" slack="1"/>
<pin id="197" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="i_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="1"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="11" slack="0"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="206" class="1005" name="j_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="1"/>
<pin id="208" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="210" class="1004" name="j_phi_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="1"/>
<pin id="212" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="32" slack="0"/>
<pin id="214" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="217" class="1004" name="cast_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="1"/>
<pin id="219" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="cast1_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="1"/>
<pin id="222" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="0"/>
<pin id="226" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="sub85_i_i_i_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="2"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub85_i_i_i/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="sub75_i_i_i_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="2"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub75_i_i_i/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="sub72_i_i_i_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="2"/>
<pin id="241" dir="0" index="1" bw="3" slack="0"/>
<pin id="242" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub72_i_i_i/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="sext_ln74_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="2"/>
<pin id="246" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln74/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="add_ln76_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="64" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="zext_ln76_1_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="11" slack="0"/>
<pin id="255" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76_1/4 "/>
</bind>
</comp>

<comp id="257" class="1004" name="cmp63_i_i_i_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="11" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp63_i_i_i/4 "/>
</bind>
</comp>

<comp id="263" class="1004" name="cmp86_i_i_i_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="11" slack="0"/>
<pin id="265" dir="0" index="1" bw="32" slack="1"/>
<pin id="266" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp86_i_i_i/4 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="10" slack="0"/>
<pin id="270" dir="0" index="1" bw="11" slack="0"/>
<pin id="271" dir="0" index="2" bw="1" slack="0"/>
<pin id="272" dir="0" index="3" bw="5" slack="0"/>
<pin id="273" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="278" class="1004" name="icmp20_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="10" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp20/4 "/>
</bind>
</comp>

<comp id="284" class="1004" name="notrhs_i_i_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="11" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="1"/>
<pin id="287" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs_i_i/4 "/>
</bind>
</comp>

<comp id="289" class="1004" name="brmerge_not_i_i_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="brmerge_not_i_i/4 "/>
</bind>
</comp>

<comp id="295" class="1004" name="brmerge237_i_i_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge237_i_i/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="icmp_ln76_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="64" slack="0"/>
<pin id="303" dir="0" index="1" bw="64" slack="1"/>
<pin id="304" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76/4 "/>
</bind>
</comp>

<comp id="306" class="1004" name="add_ln74_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="11" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74/4 "/>
</bind>
</comp>

<comp id="312" class="1004" name="zext_ln76_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="11" slack="0"/>
<pin id="314" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76/4 "/>
</bind>
</comp>

<comp id="316" class="1004" name="icmp_ln75_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="3"/>
<pin id="319" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln75/4 "/>
</bind>
</comp>

<comp id="321" class="1004" name="select_ln76_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="0" index="2" bw="32" slack="0"/>
<pin id="325" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76/4 "/>
</bind>
</comp>

<comp id="329" class="1004" name="cmp63_i_i_i_mid1_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="11" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp63_i_i_i_mid1/4 "/>
</bind>
</comp>

<comp id="335" class="1004" name="cmp86_i_i_i_mid1_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="11" slack="0"/>
<pin id="337" dir="0" index="1" bw="32" slack="1"/>
<pin id="338" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp86_i_i_i_mid1/4 "/>
</bind>
</comp>

<comp id="340" class="1004" name="select_ln76_1_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="0" index="2" bw="1" slack="0"/>
<pin id="344" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76_1/4 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_4_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="10" slack="0"/>
<pin id="350" dir="0" index="1" bw="11" slack="0"/>
<pin id="351" dir="0" index="2" bw="1" slack="0"/>
<pin id="352" dir="0" index="3" bw="5" slack="0"/>
<pin id="353" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="358" class="1004" name="icmp_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="10" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/4 "/>
</bind>
</comp>

<comp id="364" class="1004" name="notrhs_i_i_mid1_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="11" slack="0"/>
<pin id="366" dir="0" index="1" bw="32" slack="1"/>
<pin id="367" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs_i_i_mid1/4 "/>
</bind>
</comp>

<comp id="369" class="1004" name="brmerge_not_i_i_mid1_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="brmerge_not_i_i_mid1/4 "/>
</bind>
</comp>

<comp id="375" class="1004" name="brmerge237_i_i_mid1_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge237_i_i_mid1/4 "/>
</bind>
</comp>

<comp id="381" class="1004" name="select_ln76_2_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="0" index="2" bw="1" slack="0"/>
<pin id="385" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76_2/4 "/>
</bind>
</comp>

<comp id="389" class="1004" name="select_ln76_3_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="11" slack="0"/>
<pin id="392" dir="0" index="2" bw="11" slack="0"/>
<pin id="393" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76_3/4 "/>
</bind>
</comp>

<comp id="397" class="1004" name="zext_ln75_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="0"/>
<pin id="399" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75/4 "/>
</bind>
</comp>

<comp id="401" class="1004" name="trunc_ln75_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="0"/>
<pin id="403" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln75/4 "/>
</bind>
</comp>

<comp id="405" class="1004" name="icmp_ln81_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="0"/>
<pin id="407" dir="0" index="1" bw="32" slack="1"/>
<pin id="408" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln81/4 "/>
</bind>
</comp>

<comp id="410" class="1004" name="icmp_ln87_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="0"/>
<pin id="412" dir="0" index="1" bw="32" slack="1"/>
<pin id="413" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln87/4 "/>
</bind>
</comp>

<comp id="415" class="1004" name="icmp_ln92_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="0"/>
<pin id="417" dir="0" index="1" bw="32" slack="1"/>
<pin id="418" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92/4 "/>
</bind>
</comp>

<comp id="420" class="1004" name="icmp_ln100_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="0"/>
<pin id="422" dir="0" index="1" bw="32" slack="1"/>
<pin id="423" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln100/4 "/>
</bind>
</comp>

<comp id="425" class="1004" name="output_last_V_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="output_last_V/4 "/>
</bind>
</comp>

<comp id="431" class="1004" name="add_ln75_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75/4 "/>
</bind>
</comp>

<comp id="437" class="1004" name="zext_ln75_1_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="1"/>
<pin id="439" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75_1/5 "/>
</bind>
</comp>

<comp id="441" class="1004" name="store_ln84_store_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="8" slack="0"/>
<pin id="443" dir="0" index="1" bw="8" slack="4"/>
<pin id="444" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/5 "/>
</bind>
</comp>

<comp id="446" class="1004" name="pix_in_3_load_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="8" slack="5"/>
<pin id="448" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pix_in_3/6 "/>
</bind>
</comp>

<comp id="449" class="1004" name="r_edge_pix_load_load_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="8" slack="5"/>
<pin id="451" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_edge_pix_load/6 "/>
</bind>
</comp>

<comp id="452" class="1004" name="l_edge_pix_load_load_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="8" slack="5"/>
<pin id="454" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="l_edge_pix_load/6 "/>
</bind>
</comp>

<comp id="455" class="1004" name="icmp_ln85_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="2"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85/6 "/>
</bind>
</comp>

<comp id="460" class="1004" name="l_edge_pix_1_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="8" slack="0"/>
<pin id="463" dir="0" index="2" bw="8" slack="0"/>
<pin id="464" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="l_edge_pix_1/6 "/>
</bind>
</comp>

<comp id="468" class="1004" name="select_ln87_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="2"/>
<pin id="470" dir="0" index="1" bw="8" slack="0"/>
<pin id="471" dir="0" index="2" bw="8" slack="0"/>
<pin id="472" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln87/6 "/>
</bind>
</comp>

<comp id="475" class="1004" name="store_ln87_store_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="8" slack="0"/>
<pin id="477" dir="0" index="1" bw="8" slack="5"/>
<pin id="478" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/6 "/>
</bind>
</comp>

<comp id="480" class="1004" name="store_ln87_store_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="8" slack="0"/>
<pin id="482" dir="0" index="1" bw="8" slack="5"/>
<pin id="483" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/6 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_5_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="31" slack="0"/>
<pin id="487" dir="0" index="1" bw="32" slack="2"/>
<pin id="488" dir="0" index="2" bw="1" slack="0"/>
<pin id="489" dir="0" index="3" bw="6" slack="0"/>
<pin id="490" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="494" class="1004" name="icmp_ln90_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="31" slack="0"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln90/6 "/>
</bind>
</comp>

<comp id="500" class="1004" name="add_ln95_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="11" slack="2"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln95/6 "/>
</bind>
</comp>

<comp id="505" class="1004" name="zext_ln95_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="11" slack="0"/>
<pin id="507" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln95/6 "/>
</bind>
</comp>

<comp id="510" class="1004" name="r_edge_pix_2_load_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="8" slack="6"/>
<pin id="512" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_edge_pix_2/7 "/>
</bind>
</comp>

<comp id="513" class="1004" name="l_edge_pix_2_load_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="8" slack="6"/>
<pin id="515" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="l_edge_pix_2/7 "/>
</bind>
</comp>

<comp id="516" class="1004" name="xor_ln90_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="1"/>
<pin id="518" dir="0" index="1" bw="1" slack="0"/>
<pin id="519" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln90/7 "/>
</bind>
</comp>

<comp id="521" class="1004" name="and_ln92_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="3"/>
<pin id="523" dir="0" index="1" bw="1" slack="0"/>
<pin id="524" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln92/7 "/>
</bind>
</comp>

<comp id="526" class="1004" name="select_ln92_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="0"/>
<pin id="528" dir="0" index="1" bw="8" slack="0"/>
<pin id="529" dir="0" index="2" bw="8" slack="0"/>
<pin id="530" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln92/7 "/>
</bind>
</comp>

<comp id="534" class="1004" name="pix_out_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="1"/>
<pin id="536" dir="0" index="1" bw="8" slack="0"/>
<pin id="537" dir="0" index="2" bw="8" slack="0"/>
<pin id="538" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pix_out/7 "/>
</bind>
</comp>

<comp id="542" class="1005" name="pix_in_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="8" slack="4"/>
<pin id="544" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="pix_in "/>
</bind>
</comp>

<comp id="548" class="1005" name="r_edge_pix_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="8" slack="5"/>
<pin id="550" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="r_edge_pix "/>
</bind>
</comp>

<comp id="555" class="1005" name="l_edge_pix_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="8" slack="5"/>
<pin id="557" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="l_edge_pix "/>
</bind>
</comp>

<comp id="562" class="1005" name="h_read_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="1"/>
<pin id="564" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="h_read "/>
</bind>
</comp>

<comp id="568" class="1005" name="w_read_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="1"/>
<pin id="570" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_read "/>
</bind>
</comp>

<comp id="576" class="1005" name="vconv_xlim_loc_read_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="2"/>
<pin id="578" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="vconv_xlim_loc_read "/>
</bind>
</comp>

<comp id="581" class="1005" name="cast_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="64" slack="1"/>
<pin id="583" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cast "/>
</bind>
</comp>

<comp id="586" class="1005" name="cast1_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="64" slack="1"/>
<pin id="588" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cast1 "/>
</bind>
</comp>

<comp id="591" class="1005" name="sub85_i_i_i_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="1"/>
<pin id="593" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub85_i_i_i "/>
</bind>
</comp>

<comp id="599" class="1005" name="sub75_i_i_i_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="1"/>
<pin id="601" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub75_i_i_i "/>
</bind>
</comp>

<comp id="604" class="1005" name="sub72_i_i_i_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="1"/>
<pin id="606" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub72_i_i_i "/>
</bind>
</comp>

<comp id="609" class="1005" name="sext_ln74_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="33" slack="1"/>
<pin id="611" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln74 "/>
</bind>
</comp>

<comp id="615" class="1005" name="bound_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="64" slack="1"/>
<pin id="617" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="620" class="1005" name="add_ln76_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="64" slack="0"/>
<pin id="622" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_ln76 "/>
</bind>
</comp>

<comp id="625" class="1005" name="icmp_ln76_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="1"/>
<pin id="627" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln76 "/>
</bind>
</comp>

<comp id="629" class="1005" name="select_ln76_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="1"/>
<pin id="631" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln76 "/>
</bind>
</comp>

<comp id="636" class="1005" name="select_ln76_2_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="1"/>
<pin id="638" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln76_2 "/>
</bind>
</comp>

<comp id="640" class="1005" name="select_ln76_3_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="11" slack="0"/>
<pin id="642" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="select_ln76_3 "/>
</bind>
</comp>

<comp id="645" class="1005" name="trunc_ln75_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="11" slack="2"/>
<pin id="647" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln75 "/>
</bind>
</comp>

<comp id="650" class="1005" name="icmp_ln81_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="1"/>
<pin id="652" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln81 "/>
</bind>
</comp>

<comp id="654" class="1005" name="icmp_ln87_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="2"/>
<pin id="656" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln87 "/>
</bind>
</comp>

<comp id="659" class="1005" name="icmp_ln92_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="3"/>
<pin id="661" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln92 "/>
</bind>
</comp>

<comp id="664" class="1005" name="output_last_V_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="3"/>
<pin id="666" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="output_last_V "/>
</bind>
</comp>

<comp id="669" class="1005" name="add_ln75_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="32" slack="0"/>
<pin id="671" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln75 "/>
</bind>
</comp>

<comp id="674" class="1005" name="icmp_ln90_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="1"/>
<pin id="676" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln90 "/>
</bind>
</comp>

<comp id="680" class="1005" name="borderbuf_V_addr_1_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="11" slack="1"/>
<pin id="682" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="borderbuf_V_addr_1 "/>
</bind>
</comp>

<comp id="685" class="1005" name="pix_out_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="8" slack="1"/>
<pin id="687" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pix_out "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="22" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="22" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="22" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="24" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="26" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="26" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="26" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="4" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="74" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="20" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="147"><net_src comp="86" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="148"><net_src comp="6" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="149"><net_src comp="8" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="150"><net_src comp="10" pin="0"/><net_sink comp="130" pin=3"/></net>

<net id="151"><net_src comp="12" pin="0"/><net_sink comp="130" pin=4"/></net>

<net id="152"><net_src comp="14" pin="0"/><net_sink comp="130" pin=5"/></net>

<net id="153"><net_src comp="16" pin="0"/><net_sink comp="130" pin=6"/></net>

<net id="154"><net_src comp="18" pin="0"/><net_sink comp="130" pin=7"/></net>

<net id="155"><net_src comp="84" pin="0"/><net_sink comp="130" pin=9"/></net>

<net id="156"><net_src comp="84" pin="0"/><net_sink comp="130" pin=10"/></net>

<net id="157"><net_src comp="88" pin="0"/><net_sink comp="130" pin=11"/></net>

<net id="158"><net_src comp="88" pin="0"/><net_sink comp="130" pin=13"/></net>

<net id="159"><net_src comp="88" pin="0"/><net_sink comp="130" pin=14"/></net>

<net id="165"><net_src comp="54" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="124" pin="2"/><net_sink comp="166" pin=1"/></net>

<net id="172"><net_src comp="160" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="178"><net_src comp="54" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="173" pin="3"/><net_sink comp="166" pin=2"/></net>

<net id="187"><net_src comp="54" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="184" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="56" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="195" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="34" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="206" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="227"><net_src comp="217" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="220" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="50" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="238"><net_src comp="50" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="243"><net_src comp="52" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="251"><net_src comp="188" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="24" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="256"><net_src comp="199" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="261"><net_src comp="199" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="56" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="253" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="274"><net_src comp="58" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="199" pin="4"/><net_sink comp="268" pin=1"/></net>

<net id="276"><net_src comp="22" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="277"><net_src comp="60" pin="0"/><net_sink comp="268" pin=3"/></net>

<net id="282"><net_src comp="268" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="62" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="253" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="293"><net_src comp="284" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="278" pin="2"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="257" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="289" pin="2"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="188" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="310"><net_src comp="199" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="64" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="315"><net_src comp="306" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="320"><net_src comp="210" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="326"><net_src comp="316" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="34" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="328"><net_src comp="210" pin="4"/><net_sink comp="321" pin=2"/></net>

<net id="333"><net_src comp="306" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="56" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="312" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="345"><net_src comp="316" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="335" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="263" pin="2"/><net_sink comp="340" pin=2"/></net>

<net id="354"><net_src comp="58" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="306" pin="2"/><net_sink comp="348" pin=1"/></net>

<net id="356"><net_src comp="22" pin="0"/><net_sink comp="348" pin=2"/></net>

<net id="357"><net_src comp="60" pin="0"/><net_sink comp="348" pin=3"/></net>

<net id="362"><net_src comp="348" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="62" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="312" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="373"><net_src comp="364" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="358" pin="2"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="329" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="369" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="386"><net_src comp="316" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="375" pin="2"/><net_sink comp="381" pin=1"/></net>

<net id="388"><net_src comp="295" pin="2"/><net_sink comp="381" pin=2"/></net>

<net id="394"><net_src comp="316" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="306" pin="2"/><net_sink comp="389" pin=1"/></net>

<net id="396"><net_src comp="199" pin="4"/><net_sink comp="389" pin=2"/></net>

<net id="400"><net_src comp="321" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="404"><net_src comp="321" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="409"><net_src comp="397" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="414"><net_src comp="321" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="419"><net_src comp="397" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="424"><net_src comp="321" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="429"><net_src comp="340" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="420" pin="2"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="321" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="22" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="440"><net_src comp="437" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="445"><net_src comp="124" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="459"><net_src comp="34" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="465"><net_src comp="455" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="446" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="467"><net_src comp="452" pin="1"/><net_sink comp="460" pin=2"/></net>

<net id="473"><net_src comp="446" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="474"><net_src comp="449" pin="1"/><net_sink comp="468" pin=2"/></net>

<net id="479"><net_src comp="460" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="484"><net_src comp="468" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="491"><net_src comp="76" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="492"><net_src comp="22" pin="0"/><net_sink comp="485" pin=2"/></net>

<net id="493"><net_src comp="78" pin="0"/><net_sink comp="485" pin=3"/></net>

<net id="498"><net_src comp="485" pin="4"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="80" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="82" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="508"><net_src comp="500" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="520"><net_src comp="84" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="525"><net_src comp="516" pin="2"/><net_sink comp="521" pin=1"/></net>

<net id="531"><net_src comp="521" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="532"><net_src comp="166" pin="7"/><net_sink comp="526" pin=1"/></net>

<net id="533"><net_src comp="510" pin="1"/><net_sink comp="526" pin=2"/></net>

<net id="539"><net_src comp="513" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="540"><net_src comp="526" pin="3"/><net_sink comp="534" pin=2"/></net>

<net id="541"><net_src comp="534" pin="3"/><net_sink comp="130" pin=8"/></net>

<net id="545"><net_src comp="90" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="547"><net_src comp="542" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="551"><net_src comp="94" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="553"><net_src comp="548" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="554"><net_src comp="548" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="558"><net_src comp="98" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="560"><net_src comp="555" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="561"><net_src comp="555" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="565"><net_src comp="106" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="567"><net_src comp="562" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="571"><net_src comp="112" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="573"><net_src comp="568" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="574"><net_src comp="568" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="575"><net_src comp="568" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="579"><net_src comp="118" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="584"><net_src comp="217" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="589"><net_src comp="220" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="594"><net_src comp="229" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="596"><net_src comp="591" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="597"><net_src comp="591" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="598"><net_src comp="591" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="602"><net_src comp="234" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="607"><net_src comp="239" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="612"><net_src comp="244" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="614"><net_src comp="609" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="618"><net_src comp="223" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="623"><net_src comp="247" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="628"><net_src comp="301" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="632"><net_src comp="321" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="634"><net_src comp="629" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="635"><net_src comp="629" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="639"><net_src comp="381" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="643"><net_src comp="389" pin="3"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="648"><net_src comp="401" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="653"><net_src comp="405" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="657"><net_src comp="410" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="662"><net_src comp="415" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="667"><net_src comp="425" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="130" pin=12"/></net>

<net id="672"><net_src comp="431" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="677"><net_src comp="494" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="679"><net_src comp="674" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="683"><net_src comp="173" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="688"><net_src comp="534" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="130" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_data_V_data_V | {8 }
	Port: out_data_V_keep_V | {8 }
	Port: out_data_V_strb_V | {8 }
	Port: out_data_V_user_V | {8 }
	Port: out_data_V_last_V | {8 }
	Port: out_data_V_id_V | {8 }
	Port: out_data_V_dest_V | {8 }
 - Input state : 
	Port: Loop_Border_proc : h | {1 }
	Port: Loop_Border_proc : w | {1 }
	Port: Loop_Border_proc : vconv_xlim_loc | {1 }
	Port: Loop_Border_proc : vconv | {5 }
  - Chain level:
	State 1
	State 2
		bound : 1
	State 3
	State 4
		add_ln76 : 1
		zext_ln76_1 : 1
		cmp63_i_i_i : 1
		cmp86_i_i_i : 2
		tmp : 1
		icmp20 : 2
		notrhs_i_i : 2
		brmerge_not_i_i : 3
		brmerge237_i_i : 3
		icmp_ln76 : 1
		br_ln76 : 2
		add_ln74 : 1
		zext_ln76 : 2
		icmp_ln75 : 1
		select_ln76 : 2
		cmp63_i_i_i_mid1 : 2
		cmp86_i_i_i_mid1 : 3
		select_ln76_1 : 4
		tmp_4 : 2
		icmp : 3
		notrhs_i_i_mid1 : 3
		brmerge_not_i_i_mid1 : 4
		brmerge237_i_i_mid1 : 4
		select_ln76_2 : 4
		select_ln76_3 : 2
		zext_ln75 : 3
		trunc_ln75 : 3
		br_ln78 : 5
		icmp_ln81 : 4
		br_ln81 : 5
		icmp_ln87 : 3
		icmp_ln92 : 4
		icmp_ln100 : 3
		output_last_V : 5
		add_ln75 : 3
	State 5
		borderbuf_V_addr : 1
		store_ln83 : 2
	State 6
		l_edge_pix_1 : 1
		select_ln87 : 1
		store_ln87 : 2
		store_ln87 : 2
		icmp_ln90 : 1
		zext_ln95 : 1
		borderbuf_V_addr_1 : 2
		borderbuf_V_load : 3
	State 7
		pix_out : 1
		write_ln304 : 2
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|          |        cmp63_i_i_i_fu_257       |    0    |    0    |    11   |
|          |        cmp86_i_i_i_fu_263       |    0    |    0    |    18   |
|          |          icmp20_fu_278          |    0    |    0    |    11   |
|          |        notrhs_i_i_fu_284        |    0    |    0    |    18   |
|          |         icmp_ln76_fu_301        |    0    |    0    |    29   |
|          |         icmp_ln75_fu_316        |    0    |    0    |    18   |
|          |     cmp63_i_i_i_mid1_fu_329     |    0    |    0    |    11   |
|   icmp   |     cmp86_i_i_i_mid1_fu_335     |    0    |    0    |    18   |
|          |           icmp_fu_358           |    0    |    0    |    11   |
|          |      notrhs_i_i_mid1_fu_364     |    0    |    0    |    18   |
|          |         icmp_ln81_fu_405        |    0    |    0    |    18   |
|          |         icmp_ln87_fu_410        |    0    |    0    |    18   |
|          |         icmp_ln92_fu_415        |    0    |    0    |    18   |
|          |        icmp_ln100_fu_420        |    0    |    0    |    18   |
|          |         icmp_ln85_fu_455        |    0    |    0    |    18   |
|          |         icmp_ln90_fu_494        |    0    |    0    |    17   |
|----------|---------------------------------|---------|---------|---------|
|          |        sub85_i_i_i_fu_229       |    0    |    0    |    39   |
|          |        sub75_i_i_i_fu_234       |    0    |    0    |    39   |
|          |        sub72_i_i_i_fu_239       |    0    |    0    |    39   |
|    add   |         add_ln76_fu_247         |    0    |    0    |    71   |
|          |         add_ln74_fu_306         |    0    |    0    |    12   |
|          |         add_ln75_fu_431         |    0    |    0    |    39   |
|          |         add_ln95_fu_500         |    0    |    0    |    12   |
|----------|---------------------------------|---------|---------|---------|
|    mul   |            grp_fu_223           |    0    |   165   |    50   |
|----------|---------------------------------|---------|---------|---------|
|          |        select_ln76_fu_321       |    0    |    0    |    32   |
|          |       select_ln76_1_fu_340      |    0    |    0    |    2    |
|          |       select_ln76_2_fu_381      |    0    |    0    |    2    |
|  select  |       select_ln76_3_fu_389      |    0    |    0    |    11   |
|          |       l_edge_pix_1_fu_460       |    0    |    0    |    8    |
|          |        select_ln87_fu_468       |    0    |    0    |    8    |
|          |        select_ln92_fu_526       |    0    |    0    |    8    |
|          |          pix_out_fu_534         |    0    |    0    |    8    |
|----------|---------------------------------|---------|---------|---------|
|          |      brmerge_not_i_i_fu_289     |    0    |    0    |    2    |
|    and   |   brmerge_not_i_i_mid1_fu_369   |    0    |    0    |    2    |
|          |       output_last_V_fu_425      |    0    |    0    |    2    |
|          |         and_ln92_fu_521         |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|
|    or    |      brmerge237_i_i_fu_295      |    0    |    0    |    2    |
|          |    brmerge237_i_i_mid1_fu_375   |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|
|    xor   |         xor_ln90_fu_516         |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|
|          |        h_read_read_fu_106       |    0    |    0    |    0    |
|   read   |        w_read_read_fu_112       |    0    |    0    |    0    |
|          | vconv_xlim_loc_read_read_fu_118 |    0    |    0    |    0    |
|          |       pix_in_1_read_fu_124      |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   write  |         grp_write_fu_130        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |           cast_fu_217           |    0    |    0    |    0    |
|          |           cast1_fu_220          |    0    |    0    |    0    |
|          |        zext_ln76_1_fu_253       |    0    |    0    |    0    |
|   zext   |         zext_ln76_fu_312        |    0    |    0    |    0    |
|          |         zext_ln75_fu_397        |    0    |    0    |    0    |
|          |        zext_ln75_1_fu_437       |    0    |    0    |    0    |
|          |         zext_ln95_fu_505        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   sext   |         sext_ln74_fu_244        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |            tmp_fu_268           |    0    |    0    |    0    |
|partselect|           tmp_4_fu_348          |    0    |    0    |    0    |
|          |           tmp_5_fu_485          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   trunc  |        trunc_ln75_fu_401        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    0    |   165   |   664   |
|----------|---------------------------------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|borderbuf_V|    1   |    0   |    0   |
+-----------+--------+--------+--------+
|   Total   |    1   |    0   |    0   |
+-----------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      add_ln75_reg_669     |   32   |
|      add_ln76_reg_620     |   64   |
| borderbuf_V_addr_1_reg_680|   11   |
|       bound_reg_615       |   64   |
|       cast1_reg_586       |   64   |
|        cast_reg_581       |   64   |
|       h_read_reg_562      |   32   |
|         i_reg_195         |   11   |
|     icmp_ln76_reg_625     |    1   |
|     icmp_ln81_reg_650     |    1   |
|     icmp_ln87_reg_654     |    1   |
|     icmp_ln90_reg_674     |    1   |
|     icmp_ln92_reg_659     |    1   |
|   indvar_flatten_reg_184  |   64   |
|         j_reg_206         |   32   |
|     l_edge_pix_reg_555    |    8   |
|   output_last_V_reg_664   |    1   |
|       pix_in_reg_542      |    8   |
|      pix_out_reg_685      |    8   |
|     r_edge_pix_reg_548    |    8   |
|   select_ln76_2_reg_636   |    1   |
|   select_ln76_3_reg_640   |   11   |
|    select_ln76_reg_629    |   32   |
|     sext_ln74_reg_609     |   33   |
|    sub72_i_i_i_reg_604    |   32   |
|    sub75_i_i_i_reg_599    |   32   |
|    sub85_i_i_i_reg_591    |   32   |
|     trunc_ln75_reg_645    |   11   |
|vconv_xlim_loc_read_reg_576|   32   |
|       w_read_reg_568      |   32   |
+---------------------------+--------+
|           Total           |   724  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_130 |  p8  |   2  |   8  |   16   ||    9    |
| grp_access_fu_166 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_223    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_223    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   144  ||  6.352  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    0   |    -   |   165  |   664  |
|   Memory  |    1   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    6   |    -   |   36   |
|  Register |    -   |    -   |    -   |   724  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |    0   |    6   |   889  |   700  |
+-----------+--------+--------+--------+--------+--------+
