<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - drivers/gpu/drm/amd/amdgpu/hdp_v4_0.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../../index.html">top level</a> - <a href="index.html">drivers/gpu/drm/amd/amdgpu</a> - hdp_v4_0.c<span style="font-size: 80%;"> (source / <a href="hdp_v4_0.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">52</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2022-12-09 01:23:36</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">7</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr><td><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<a name="2"><span class="lineNum">       2 </span>            :  * Copyright 2020 Advanced Micro Devices, Inc.</a>
<a name="3"><span class="lineNum">       3 </span>            :  *</a>
<a name="4"><span class="lineNum">       4 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a</a>
<a name="5"><span class="lineNum">       5 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),</a>
<a name="6"><span class="lineNum">       6 </span>            :  * to deal in the Software without restriction, including without limitation</a>
<a name="7"><span class="lineNum">       7 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,</a>
<a name="8"><span class="lineNum">       8 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the</a>
<a name="9"><span class="lineNum">       9 </span>            :  * Software is furnished to do so, subject to the following conditions:</a>
<a name="10"><span class="lineNum">      10 </span>            :  *</a>
<a name="11"><span class="lineNum">      11 </span>            :  * The above copyright notice and this permission notice shall be included in</a>
<a name="12"><span class="lineNum">      12 </span>            :  * all copies or substantial portions of the Software.</a>
<a name="13"><span class="lineNum">      13 </span>            :  *</a>
<a name="14"><span class="lineNum">      14 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</a>
<a name="15"><span class="lineNum">      15 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</a>
<a name="16"><span class="lineNum">      16 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</a>
<a name="17"><span class="lineNum">      17 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</a>
<a name="18"><span class="lineNum">      18 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</a>
<a name="19"><span class="lineNum">      19 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</a>
<a name="20"><span class="lineNum">      20 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.</a>
<a name="21"><span class="lineNum">      21 </span>            :  *</a>
<a name="22"><span class="lineNum">      22 </span>            :  */</a>
<a name="23"><span class="lineNum">      23 </span>            : #include &quot;amdgpu.h&quot;</a>
<a name="24"><span class="lineNum">      24 </span>            : #include &quot;amdgpu_atombios.h&quot;</a>
<a name="25"><span class="lineNum">      25 </span>            : #include &quot;hdp_v4_0.h&quot;</a>
<a name="26"><span class="lineNum">      26 </span>            : #include &quot;amdgpu_ras.h&quot;</a>
<a name="27"><span class="lineNum">      27 </span>            : </a>
<a name="28"><span class="lineNum">      28 </span>            : #include &quot;hdp/hdp_4_0_offset.h&quot;</a>
<a name="29"><span class="lineNum">      29 </span>            : #include &quot;hdp/hdp_4_0_sh_mask.h&quot;</a>
<a name="30"><span class="lineNum">      30 </span>            : #include &lt;uapi/linux/kfd_ioctl.h&gt;</a>
<a name="31"><span class="lineNum">      31 </span>            : </a>
<a name="32"><span class="lineNum">      32 </span>            : /* for Vega20 register name change */</a>
<a name="33"><span class="lineNum">      33 </span>            : #define mmHDP_MEM_POWER_CTRL    0x00d4</a>
<a name="34"><span class="lineNum">      34 </span>            : #define HDP_MEM_POWER_CTRL__IPH_MEM_POWER_CTRL_EN_MASK  0x00000001L</a>
<a name="35"><span class="lineNum">      35 </span>            : #define HDP_MEM_POWER_CTRL__IPH_MEM_POWER_LS_EN_MASK    0x00000002L</a>
<a name="36"><span class="lineNum">      36 </span>            : #define HDP_MEM_POWER_CTRL__RC_MEM_POWER_CTRL_EN_MASK   0x00010000L</a>
<a name="37"><span class="lineNum">      37 </span>            : #define HDP_MEM_POWER_CTRL__RC_MEM_POWER_LS_EN_MASK     0x00020000L</a>
<a name="38"><span class="lineNum">      38 </span>            : #define mmHDP_MEM_POWER_CTRL_BASE_IDX   0</a>
<a name="39"><span class="lineNum">      39 </span>            : </a>
<a name="40"><span class="lineNum">      40 </span><span class="lineNoCov">          0 : static void hdp_v4_0_flush_hdp(struct amdgpu_device *adev,</span></a>
<a name="41"><span class="lineNum">      41 </span>            :                                 struct amdgpu_ring *ring)</a>
<a name="42"><span class="lineNum">      42 </span>            : {</a>
<a name="43"><span class="lineNum">      43 </span><span class="lineNoCov">          0 :         if (!ring || !ring-&gt;funcs-&gt;emit_wreg)</span></a>
<a name="44"><span class="lineNum">      44 </span><span class="lineNoCov">          0 :                 WREG32_NO_KIQ((adev-&gt;rmmio_remap.reg_offset + KFD_MMIO_REMAP_HDP_MEM_FLUSH_CNTL) &gt;&gt; 2, 0);</span></a>
<a name="45"><span class="lineNum">      45 </span>            :         else</a>
<a name="46"><span class="lineNum">      46 </span><span class="lineNoCov">          0 :                 amdgpu_ring_emit_wreg(ring, (adev-&gt;rmmio_remap.reg_offset + KFD_MMIO_REMAP_HDP_MEM_FLUSH_CNTL) &gt;&gt; 2, 0);</span></a>
<a name="47"><span class="lineNum">      47 </span><span class="lineNoCov">          0 : }</span></a>
<a name="48"><span class="lineNum">      48 </span>            : </a>
<a name="49"><span class="lineNum">      49 </span><span class="lineNoCov">          0 : static void hdp_v4_0_invalidate_hdp(struct amdgpu_device *adev,</span></a>
<a name="50"><span class="lineNum">      50 </span>            :                                     struct amdgpu_ring *ring)</a>
<a name="51"><span class="lineNum">      51 </span>            : {</a>
<a name="52"><span class="lineNum">      52 </span><span class="lineNoCov">          0 :         if (adev-&gt;ip_versions[HDP_HWIP][0] == IP_VERSION(4, 4, 0))</span></a>
<a name="53"><span class="lineNum">      53 </span>            :                 return;</a>
<a name="54"><span class="lineNum">      54 </span>            : </a>
<a name="55"><span class="lineNum">      55 </span><span class="lineNoCov">          0 :         if (!ring || !ring-&gt;funcs-&gt;emit_wreg)</span></a>
<a name="56"><span class="lineNum">      56 </span><span class="lineNoCov">          0 :                 WREG32_SOC15_NO_KIQ(HDP, 0, mmHDP_READ_CACHE_INVALIDATE, 1);</span></a>
<a name="57"><span class="lineNum">      57 </span>            :         else</a>
<a name="58"><span class="lineNum">      58 </span><span class="lineNoCov">          0 :                 amdgpu_ring_emit_wreg(ring, SOC15_REG_OFFSET(</span></a>
<a name="59"><span class="lineNum">      59 </span>            :                         HDP, 0, mmHDP_READ_CACHE_INVALIDATE), 1);</a>
<a name="60"><span class="lineNum">      60 </span>            : }</a>
<a name="61"><span class="lineNum">      61 </span>            : </a>
<a name="62"><span class="lineNum">      62 </span><span class="lineNoCov">          0 : static void hdp_v4_0_query_ras_error_count(struct amdgpu_device *adev,</span></a>
<a name="63"><span class="lineNum">      63 </span>            :                                            void *ras_error_status)</a>
<a name="64"><span class="lineNum">      64 </span>            : {</a>
<a name="65"><span class="lineNum">      65 </span><span class="lineNoCov">          0 :         struct ras_err_data *err_data = (struct ras_err_data *)ras_error_status;</span></a>
<a name="66"><span class="lineNum">      66 </span>            : </a>
<a name="67"><span class="lineNum">      67 </span><span class="lineNoCov">          0 :         err_data-&gt;ue_count = 0;</span></a>
<a name="68"><span class="lineNum">      68 </span><span class="lineNoCov">          0 :         err_data-&gt;ce_count = 0;</span></a>
<a name="69"><span class="lineNum">      69 </span>            : </a>
<a name="70"><span class="lineNum">      70 </span><span class="lineNoCov">          0 :         if (!amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__HDP))</span></a>
<a name="71"><span class="lineNum">      71 </span>            :                 return;</a>
<a name="72"><span class="lineNum">      72 </span>            : </a>
<a name="73"><span class="lineNum">      73 </span>            :         /* HDP SRAM errors are uncorrectable ones (i.e. fatal errors) */</a>
<a name="74"><span class="lineNum">      74 </span><span class="lineNoCov">          0 :         err_data-&gt;ue_count += RREG32_SOC15(HDP, 0, mmHDP_EDC_CNT);</span></a>
<a name="75"><span class="lineNum">      75 </span>            : };</a>
<a name="76"><span class="lineNum">      76 </span>            : </a>
<a name="77"><span class="lineNum">      77 </span><span class="lineNoCov">          0 : static void hdp_v4_0_reset_ras_error_count(struct amdgpu_device *adev)</span></a>
<a name="78"><span class="lineNum">      78 </span>            : {</a>
<a name="79"><span class="lineNum">      79 </span><span class="lineNoCov">          0 :         if (!amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__HDP))</span></a>
<a name="80"><span class="lineNum">      80 </span>            :                 return;</a>
<a name="81"><span class="lineNum">      81 </span>            : </a>
<a name="82"><span class="lineNum">      82 </span><span class="lineNoCov">          0 :         if (adev-&gt;ip_versions[HDP_HWIP][0] &gt;= IP_VERSION(4, 4, 0))</span></a>
<a name="83"><span class="lineNum">      83 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(HDP, 0, mmHDP_EDC_CNT, 0);</span></a>
<a name="84"><span class="lineNum">      84 </span>            :         else</a>
<a name="85"><span class="lineNum">      85 </span>            :                 /*read back hdp ras counter to reset it to 0 */</a>
<a name="86"><span class="lineNum">      86 </span><span class="lineNoCov">          0 :                 RREG32_SOC15(HDP, 0, mmHDP_EDC_CNT);</span></a>
<a name="87"><span class="lineNum">      87 </span>            : }</a>
<a name="88"><span class="lineNum">      88 </span>            : </a>
<a name="89"><span class="lineNum">      89 </span><span class="lineNoCov">          0 : static void hdp_v4_0_update_clock_gating(struct amdgpu_device *adev,</span></a>
<a name="90"><span class="lineNum">      90 </span>            :                                          bool enable)</a>
<a name="91"><span class="lineNum">      91 </span>            : {</a>
<a name="92"><span class="lineNum">      92 </span>            :         uint32_t def, data;</a>
<a name="93"><span class="lineNum">      93 </span>            : </a>
<a name="94"><span class="lineNum">      94 </span><span class="lineNoCov">          0 :         if (adev-&gt;ip_versions[HDP_HWIP][0] == IP_VERSION(4, 0, 0) ||</span></a>
<a name="95"><span class="lineNum">      95 </span><span class="lineNoCov">          0 :             adev-&gt;ip_versions[HDP_HWIP][0] == IP_VERSION(4, 0, 1) ||</span></a>
<a name="96"><span class="lineNum">      96 </span><span class="lineNoCov">          0 :             adev-&gt;ip_versions[HDP_HWIP][0] == IP_VERSION(4, 1, 1) ||</span></a>
<a name="97"><span class="lineNum">      97 </span>            :             adev-&gt;ip_versions[HDP_HWIP][0] == IP_VERSION(4, 1, 0)) {</a>
<a name="98"><span class="lineNum">      98 </span><span class="lineNoCov">          0 :                 def = data = RREG32(SOC15_REG_OFFSET(HDP, 0, mmHDP_MEM_POWER_LS));</span></a>
<a name="99"><span class="lineNum">      99 </span>            : </a>
<a name="100"><span class="lineNum">     100 </span><span class="lineNoCov">          0 :                 if (enable &amp;&amp; (adev-&gt;cg_flags &amp; AMD_CG_SUPPORT_HDP_LS))</span></a>
<a name="101"><span class="lineNum">     101 </span><span class="lineNoCov">          0 :                         data |= HDP_MEM_POWER_LS__LS_ENABLE_MASK;</span></a>
<a name="102"><span class="lineNum">     102 </span>            :                 else</a>
<a name="103"><span class="lineNum">     103 </span><span class="lineNoCov">          0 :                         data &amp;= ~HDP_MEM_POWER_LS__LS_ENABLE_MASK;</span></a>
<a name="104"><span class="lineNum">     104 </span>            : </a>
<a name="105"><span class="lineNum">     105 </span><span class="lineNoCov">          0 :                 if (def != data)</span></a>
<a name="106"><span class="lineNum">     106 </span><span class="lineNoCov">          0 :                         WREG32(SOC15_REG_OFFSET(HDP, 0, mmHDP_MEM_POWER_LS), data);</span></a>
<a name="107"><span class="lineNum">     107 </span>            :         } else {</a>
<a name="108"><span class="lineNum">     108 </span><span class="lineNoCov">          0 :                 def = data = RREG32(SOC15_REG_OFFSET(HDP, 0, mmHDP_MEM_POWER_CTRL));</span></a>
<a name="109"><span class="lineNum">     109 </span>            : </a>
<a name="110"><span class="lineNum">     110 </span><span class="lineNoCov">          0 :                 if (enable &amp;&amp; (adev-&gt;cg_flags &amp; AMD_CG_SUPPORT_HDP_LS))</span></a>
<a name="111"><span class="lineNum">     111 </span><span class="lineNoCov">          0 :                         data |= HDP_MEM_POWER_CTRL__IPH_MEM_POWER_CTRL_EN_MASK |</span></a>
<a name="112"><span class="lineNum">     112 </span>            :                                 HDP_MEM_POWER_CTRL__IPH_MEM_POWER_LS_EN_MASK |</a>
<a name="113"><span class="lineNum">     113 </span>            :                                 HDP_MEM_POWER_CTRL__RC_MEM_POWER_CTRL_EN_MASK |</a>
<a name="114"><span class="lineNum">     114 </span>            :                                 HDP_MEM_POWER_CTRL__RC_MEM_POWER_LS_EN_MASK;</a>
<a name="115"><span class="lineNum">     115 </span>            :                 else</a>
<a name="116"><span class="lineNum">     116 </span><span class="lineNoCov">          0 :                         data &amp;= ~(HDP_MEM_POWER_CTRL__IPH_MEM_POWER_CTRL_EN_MASK |</span></a>
<a name="117"><span class="lineNum">     117 </span>            :                                   HDP_MEM_POWER_CTRL__IPH_MEM_POWER_LS_EN_MASK |</a>
<a name="118"><span class="lineNum">     118 </span>            :                                   HDP_MEM_POWER_CTRL__RC_MEM_POWER_CTRL_EN_MASK |</a>
<a name="119"><span class="lineNum">     119 </span>            :                                   HDP_MEM_POWER_CTRL__RC_MEM_POWER_LS_EN_MASK);</a>
<a name="120"><span class="lineNum">     120 </span>            : </a>
<a name="121"><span class="lineNum">     121 </span><span class="lineNoCov">          0 :                 if (def != data)</span></a>
<a name="122"><span class="lineNum">     122 </span><span class="lineNoCov">          0 :                         WREG32(SOC15_REG_OFFSET(HDP, 0, mmHDP_MEM_POWER_CTRL), data);</span></a>
<a name="123"><span class="lineNum">     123 </span>            :         }</a>
<a name="124"><span class="lineNum">     124 </span><span class="lineNoCov">          0 : }</span></a>
<a name="125"><span class="lineNum">     125 </span>            : </a>
<a name="126"><span class="lineNum">     126 </span><span class="lineNoCov">          0 : static void hdp_v4_0_get_clockgating_state(struct amdgpu_device *adev,</span></a>
<a name="127"><span class="lineNum">     127 </span>            :                                             u64 *flags)</a>
<a name="128"><span class="lineNum">     128 </span>            : {</a>
<a name="129"><span class="lineNum">     129 </span>            :         int data;</a>
<a name="130"><span class="lineNum">     130 </span>            : </a>
<a name="131"><span class="lineNum">     131 </span>            :         /* AMD_CG_SUPPORT_HDP_LS */</a>
<a name="132"><span class="lineNum">     132 </span><span class="lineNoCov">          0 :         data = RREG32(SOC15_REG_OFFSET(HDP, 0, mmHDP_MEM_POWER_LS));</span></a>
<a name="133"><span class="lineNum">     133 </span><span class="lineNoCov">          0 :         if (data &amp; HDP_MEM_POWER_LS__LS_ENABLE_MASK)</span></a>
<a name="134"><span class="lineNum">     134 </span><span class="lineNoCov">          0 :                 *flags |= AMD_CG_SUPPORT_HDP_LS;</span></a>
<a name="135"><span class="lineNum">     135 </span><span class="lineNoCov">          0 : }</span></a>
<a name="136"><span class="lineNum">     136 </span>            : </a>
<a name="137"><span class="lineNum">     137 </span><span class="lineNoCov">          0 : static void hdp_v4_0_init_registers(struct amdgpu_device *adev)</span></a>
<a name="138"><span class="lineNum">     138 </span>            : {</a>
<a name="139"><span class="lineNum">     139 </span><span class="lineNoCov">          0 :         switch (adev-&gt;ip_versions[HDP_HWIP][0]) {</span></a>
<a name="140"><span class="lineNum">     140 </span>            :         case IP_VERSION(4, 2, 1):</a>
<a name="141"><span class="lineNum">     141 </span><span class="lineNoCov">          0 :                 WREG32_FIELD15(HDP, 0, HDP_MMHUB_CNTL, HDP_MMHUB_GCC, 1);</span></a>
<a name="142"><span class="lineNum">     142 </span>            :                 break;</a>
<a name="143"><span class="lineNum">     143 </span>            :         default:</a>
<a name="144"><span class="lineNum">     144 </span>            :                 break;</a>
<a name="145"><span class="lineNum">     145 </span>            :         }</a>
<a name="146"><span class="lineNum">     146 </span>            : </a>
<a name="147"><span class="lineNum">     147 </span><span class="lineNoCov">          0 :         WREG32_FIELD15(HDP, 0, HDP_MISC_CNTL, FLUSH_INVALIDATE_CACHE, 1);</span></a>
<a name="148"><span class="lineNum">     148 </span>            : </a>
<a name="149"><span class="lineNum">     149 </span><span class="lineNoCov">          0 :         if (adev-&gt;ip_versions[HDP_HWIP][0] == IP_VERSION(4, 4, 0))</span></a>
<a name="150"><span class="lineNum">     150 </span><span class="lineNoCov">          0 :                 WREG32_FIELD15(HDP, 0, HDP_MISC_CNTL, READ_BUFFER_WATERMARK, 2);</span></a>
<a name="151"><span class="lineNum">     151 </span>            : </a>
<a name="152"><span class="lineNum">     152 </span><span class="lineNoCov">          0 :         WREG32_SOC15(HDP, 0, mmHDP_NONSURFACE_BASE, (adev-&gt;gmc.vram_start &gt;&gt; 8));</span></a>
<a name="153"><span class="lineNum">     153 </span><span class="lineNoCov">          0 :         WREG32_SOC15(HDP, 0, mmHDP_NONSURFACE_BASE_HI, (adev-&gt;gmc.vram_start &gt;&gt; 40));</span></a>
<a name="154"><span class="lineNum">     154 </span><span class="lineNoCov">          0 : }</span></a>
<a name="155"><span class="lineNum">     155 </span>            : </a>
<a name="156"><span class="lineNum">     156 </span>            : struct amdgpu_ras_block_hw_ops hdp_v4_0_ras_hw_ops = {</a>
<a name="157"><span class="lineNum">     157 </span>            :         .query_ras_error_count = hdp_v4_0_query_ras_error_count,</a>
<a name="158"><span class="lineNum">     158 </span>            :         .reset_ras_error_count = hdp_v4_0_reset_ras_error_count,</a>
<a name="159"><span class="lineNum">     159 </span>            : };</a>
<a name="160"><span class="lineNum">     160 </span>            : </a>
<a name="161"><span class="lineNum">     161 </span>            : struct amdgpu_hdp_ras hdp_v4_0_ras = {</a>
<a name="162"><span class="lineNum">     162 </span>            :         .ras_block = {</a>
<a name="163"><span class="lineNum">     163 </span>            :                 .ras_comm = {</a>
<a name="164"><span class="lineNum">     164 </span>            :                         .name = &quot;hdp&quot;,</a>
<a name="165"><span class="lineNum">     165 </span>            :                         .block = AMDGPU_RAS_BLOCK__HDP,</a>
<a name="166"><span class="lineNum">     166 </span>            :                         .type = AMDGPU_RAS_ERROR__MULTI_UNCORRECTABLE,</a>
<a name="167"><span class="lineNum">     167 </span>            :                 },</a>
<a name="168"><span class="lineNum">     168 </span>            :                 .hw_ops = &amp;hdp_v4_0_ras_hw_ops,</a>
<a name="169"><span class="lineNum">     169 </span>            :         },</a>
<a name="170"><span class="lineNum">     170 </span>            : };</a>
<a name="171"><span class="lineNum">     171 </span>            : </a>
<a name="172"><span class="lineNum">     172 </span>            : const struct amdgpu_hdp_funcs hdp_v4_0_funcs = {</a>
<a name="173"><span class="lineNum">     173 </span>            :         .flush_hdp = hdp_v4_0_flush_hdp,</a>
<a name="174"><span class="lineNum">     174 </span>            :         .invalidate_hdp = hdp_v4_0_invalidate_hdp,</a>
<a name="175"><span class="lineNum">     175 </span>            :         .update_clock_gating = hdp_v4_0_update_clock_gating,</a>
<a name="176"><span class="lineNum">     176 </span>            :         .get_clock_gating_state = hdp_v4_0_get_clockgating_state,</a>
<a name="177"><span class="lineNum">     177 </span>            :         .init_registers = hdp_v4_0_init_registers,</a>
<a name="178"><span class="lineNum">     178 </span>            : };</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
