/* 
 * Copyright (C) 2016 ETH Zurich and University of Bologna
 * All rights reserved.
 *
 * This software may be modified and distributed under the terms
 * of the BSD license.  See the LICENSE file for details.
 *
 */

#ifndef __ARCHI_ANALOG_STIM_V1_H__
#define __ARCHI_ANALOG_STIM_V1_H__

/*
 * Analog STIM ARCHI file for VivoSoC IP: STIM_IP
 * Use this file for STIM IP compliant to VivoSoC2
 */

/*
 * STIM_IP: Miur Nerve Stimulator and Blocker
 */

#define STIM_GSA                        			0x00
#define STIM_TCAL                        			0x01
#define STIM_PSRA_0_0                    			0x02
#define STIM_PSRA_0_1                    			0x03
#define STIM_PSRA_0_2                    			0x04
#define STIM_PSRA_0_3                    			0x05
#define STIM_PSRA_1_0                    			0x06
#define STIM_PSRA_1_1                    			0x07
#define STIM_PSRA_1_2                    			0x08
#define STIM_PSRA_1_3                    			0x09
#define STIM_PSRA_2_0                    			0x0A
#define STIM_PSRA_2_1                    			0x0B
#define STIM_PSRA_2_2                    			0x0C
#define STIM_PSRA_2_3                    			0x0D
#define STIM_PSRA_3_0                    			0x0E
#define STIM_PSRA_3_1                    			0x0F
#define STIM_PSRA_3_2                    			0x10
#define STIM_PSRA_3_3                    			0x11
#define STIM_PSRA_4_0                    			0x12
#define STIM_PSRA_4_1                    			0x13
#define STIM_PSRA_4_2                    			0x14
#define STIM_PSRA_4_3                    			0x15
#define STIM_GSB                         			0x16
#define STIM_PSRB_0_0                    			0x17
#define STIM_PSRB_0_1                    			0x18
#define STIM_PSRB_0_2                    			0x19
#define STIM_PSRB_0_3                    			0x1A
#define STIM_PSRB_1_0                    			0x1B
#define STIM_PSRB_1_1                    			0x1C
#define STIM_PSRB_1_2                    			0x1D
#define STIM_PSRB_1_3                    			0x1E
#define STIM_PSRB_2_0                    			0x1F
#define STIM_PSRB_2_1                    			0x20
#define STIM_PSRB_2_2                    			0x21
#define STIM_PSRB_2_3                    			0x22
#define STIM_PSRB_3_0                    			0x23
#define STIM_PSRB_3_1                    			0x24
#define STIM_PSRB_3_2                    			0x25
#define STIM_PSRB_3_3                    			0x26
#define STIM_PSRB_4_0                    			0x27
#define STIM_PSRB_4_1                    			0x28
#define STIM_PSRB_4_2                    			0x29
#define STIM_PSRB_4_3                    			0x2A
#define STIM_BCR                         			0x2B

#endif