{
  "Top": "predict",
  "RtlTop": "predict",
  "RtlPrefix": "",
  "RtlSubPrefix": "predict_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xck26",
    "Package": "-sfvc784",
    "Speed": "-2LV-c",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input": {
      "index": "0",
      "direction": "in",
      "srcType": "float const *",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "s_axi_BUS1",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "outputLS": {
      "index": "1",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "memory",
          "interface": "s_axi_BUS1",
          "name": "outputLS",
          "usage": "data",
          "direction": "inout"
        }]
    },
    "outputGS": {
      "index": "2",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_BUS1",
          "name": "outputGS",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_BUS1",
          "name": "outputGS_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog",
      "config_export -vivado_clock=10"
    ],
    "DirectiveTcl": [
      "set_directive_top predict -name predict",
      "set_directive_top predict -name predict"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "predict"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "443112941 ~ 448215981",
    "Latency": "443112940"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "predict",
    "Version": "1.0",
    "DisplayName": "Predict",
    "Revision": "2113109669",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_predict_1_0.zip"
  },
  "Files": {
    "CSource": ["source\/predict.cpp"],
    "Vhdl": [
      "impl\/vhdl\/predict_ama_addmuladd_11ns_7ns_4ns_4ns_15_4_1.vhd",
      "impl\/vhdl\/predict_ama_addmuladd_15ns_9ns_5ns_5ns_20_4_1.vhd",
      "impl\/vhdl\/predict_ama_addmuladd_15ns_9ns_6ns_6ns_21_4_1.vhd",
      "impl\/vhdl\/predict_beta_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_beta_1_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_beta_2_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_beta_3_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_beta_4_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_beta_5_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_bias_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_bias_1_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_bias_2_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_bias_3_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_bias_4_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_bias_5_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_bias_gru0_b_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_bias_gru0_f_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_bias_gru1_b_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_bias_gru1_f_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_bias_td0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_BUS1_s_axi.vhd",
      "impl\/vhdl\/predict_conv2d_433_12_433_12_Pipeline_CONV_loop_row_CONV_loop_col.vhd",
      "impl\/vhdl\/predict_conv2d_433_12_433_12_s.vhd",
      "impl\/vhdl\/predict_conv2d_433_22_433_22_Pipeline_CONV_loop_row_CONV_loop_col.vhd",
      "impl\/vhdl\/predict_conv2d_433_22_433_22_s.vhd",
      "impl\/vhdl\/predict_conv2d_433_42_433_42_1.vhd",
      "impl\/vhdl\/predict_conv2d_433_42_433_42_1_kernel_0_0_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_conv2d_433_42_433_42_1_kernel_0_0_1_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_conv2d_433_42_433_42_1_kernel_0_0_2_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_conv2d_433_42_433_42_1_kernel_0_1_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_conv2d_433_42_433_42_1_kernel_0_1_1_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_conv2d_433_42_433_42_1_kernel_0_1_2_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_conv2d_433_42_433_42_1_kernel_0_2_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_conv2d_433_42_433_42_1_kernel_0_2_1_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_conv2d_433_42_433_42_1_kernel_0_2_2_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_conv2d_433_42_433_42_1_Pipeline_CONV_loop_row_CONV_loop_col.vhd",
      "impl\/vhdl\/predict_conv2d_433_42_433_42_Pipeline_CONV_loop_row_CONV_loop_col.vhd",
      "impl\/vhdl\/predict_conv2d_433_42_433_42_s.vhd",
      "impl\/vhdl\/predict_conv2d_multi_433_12_433_12_Pipeline_CONV_M_loop_row_CONV_M_loop_col.vhd",
      "impl\/vhdl\/predict_conv2d_multi_433_12_433_12_s.vhd",
      "impl\/vhdl\/predict_conv2d_multi_433_22_433_22_Pipeline_CONV_M_loop_row_CONV_M_loop_col.vhd",
      "impl\/vhdl\/predict_conv2d_multi_433_22_433_22_s.vhd",
      "impl\/vhdl\/predict_dadd_64ns_64ns_64_5_full_dsp_1.vhd",
      "impl\/vhdl\/predict_ddiv_64ns_64ns_64_22_no_dsp_1.vhd",
      "impl\/vhdl\/predict_dsqrt_64ns_64ns_64_21_no_dsp_1.vhd",
      "impl\/vhdl\/predict_exp_generic_double_s.vhd",
      "impl\/vhdl\/predict_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_ardEe.vhd",
      "impl\/vhdl\/predict_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arrafYi.vhd",
      "impl\/vhdl\/predict_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arraeOg.vhd",
      "impl\/vhdl\/predict_fadd_32ns_32ns_32_4_full_dsp_1.vhd",
      "impl\/vhdl\/predict_faddfsub_32ns_32ns_32_4_full_dsp_1.vhd",
      "impl\/vhdl\/predict_fcmp_32ns_32ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/predict_fdiv_32ns_32ns_32_9_no_dsp_1.vhd",
      "impl\/vhdl\/predict_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/predict_fmul_32ns_32ns_32_3_max_dsp_1.vhd",
      "impl\/vhdl\/predict_fpext_32ns_64_2_no_dsp_1.vhd",
      "impl\/vhdl\/predict_fptrunc_64ns_32_2_no_dsp_1.vhd",
      "impl\/vhdl\/predict_gamma_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_gamma_1_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_gamma_2_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_gamma_3_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_gamma_4_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_gamma_5_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_generic_tanh_float_s.vhd",
      "impl\/vhdl\/predict_gru_64_64_64_64_64_64_Pipeline_GRU_loop_inner_bias.vhd",
      "impl\/vhdl\/predict_gru_64_64_64_64_64_64_Pipeline_GRU_loop_inner_col.vhd",
      "impl\/vhdl\/predict_gru_64_64_64_64_64_64_Pipeline_GRU_loop_x_bias.vhd",
      "impl\/vhdl\/predict_gru_64_64_64_64_64_64_Pipeline_GRU_loop_x_col.vhd",
      "impl\/vhdl\/predict_gru_64_64_64_64_64_64_s.vhd",
      "impl\/vhdl\/predict_gru_128_128_64_64_64_64_Pipeline_GRU_loop_inner_bias.vhd",
      "impl\/vhdl\/predict_gru_128_128_64_64_64_64_Pipeline_GRU_loop_inner_col.vhd",
      "impl\/vhdl\/predict_gru_128_128_64_64_64_64_Pipeline_GRU_loop_x_bias.vhd",
      "impl\/vhdl\/predict_gru_128_128_64_64_64_64_Pipeline_GRU_loop_x_col.vhd",
      "impl\/vhdl\/predict_gru_128_128_64_64_64_64_s.vhd",
      "impl\/vhdl\/predict_inputpad_0_0_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/predict_kernel_1_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_kernel_2_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_kernel_3_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_kernel_4_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_kernel_5_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_kernel_gru0_b_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_kernel_gru0_f_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_kernel_gru1_b_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_kernel_gru1_f_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_kernel_td0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_kernel_td1_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_mac_muladd_4ns_7ns_7ns_11_4_1.vhd",
      "impl\/vhdl\/predict_mac_muladd_13s_12ns_16s_25_4_1.vhd",
      "impl\/vhdl\/predict_mac_muladd_16s_15ns_19s_31_4_1.vhd",
      "impl\/vhdl\/predict_movingmean_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_movingmean_1_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_movingmean_2_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_movingmean_3_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_movingmean_4_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_movingmean_5_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_movingvariance_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_movingvariance_1_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_movingvariance_2_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_movingvariance_3_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_movingvariance_4_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_movingvariance_5_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_mul_3ns_5ns_7_1_1.vhd",
      "impl\/vhdl\/predict_mul_4ns_8ns_11_1_1.vhd",
      "impl\/vhdl\/predict_mul_6ns_10ns_15_1_1.vhd",
      "impl\/vhdl\/predict_mul_7ns_5ns_11_1_1.vhd",
      "impl\/vhdl\/predict_mul_7ns_9ns_15_1_1.vhd",
      "impl\/vhdl\/predict_mul_10s_36s_36_1_1.vhd",
      "impl\/vhdl\/predict_mul_11ns_5ns_15_1_1.vhd",
      "impl\/vhdl\/predict_mul_13s_71s_71_1_1.vhd",
      "impl\/vhdl\/predict_mul_25s_35ns_59_1_1.vhd",
      "impl\/vhdl\/predict_mul_43ns_36ns_79_1_1.vhd",
      "impl\/vhdl\/predict_mul_49ns_44ns_93_1_1.vhd",
      "impl\/vhdl\/predict_mul_50ns_50ns_100_1_1.vhd",
      "impl\/vhdl\/predict_mul_mul_9ns_10ns_19_4_1.vhd",
      "impl\/vhdl\/predict_mul_mul_18ns_18ns_36_4_1.vhd",
      "impl\/vhdl\/predict_mux_21_32_1_1.vhd",
      "impl\/vhdl\/predict_mux_32_32_1_1.vhd",
      "impl\/vhdl\/predict_mux_42_32_1_1.vhd",
      "impl\/vhdl\/predict_out_rmax0_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/predict_outgru_0_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/predict_outpad_01_a_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/predict_outpad_01_b_0_0_0_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/predict_outpad_23_a_0_0_0_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/predict_outpad_23_b_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/predict_outpad_45_a_0_0_0_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/predict_outpad_45_b_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/predict_outpad_45_nopad_0_0_0_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/predict_outpad_45_nopad_0_0_2_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/predict_outtd_0_0_0_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/predict_pow_generic_float_s.vhd",
      "impl\/vhdl\/predict_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrbkb.vhd",
      "impl\/vhdl\/predict_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arraycud.vhd",
      "impl\/vhdl\/predict_predict_Pipeline_BNORM_loop_row_BNORM_loop_col.vhd",
      "impl\/vhdl\/predict_predict_Pipeline_BNORM_loop_row_BNORM_loop_col9.vhd",
      "impl\/vhdl\/predict_predict_Pipeline_BNORM_loop_row_BNORM_loop_col10.vhd",
      "impl\/vhdl\/predict_predict_Pipeline_BNORM_loop_row_BNORM_loop_col11.vhd",
      "impl\/vhdl\/predict_predict_Pipeline_BNORM_loop_row_BNORM_loop_col12.vhd",
      "impl\/vhdl\/predict_predict_Pipeline_BNORM_loop_row_BNORM_loop_col13.vhd",
      "impl\/vhdl\/predict_predict_Pipeline_GRU_clearstate_loop_row_GRU_clearstate_loop_col.vhd",
      "impl\/vhdl\/predict_predict_Pipeline_GRU_clearstate_loop_row_GRU_clearstate_loop_col14.vhd",
      "impl\/vhdl\/predict_predict_Pipeline_GRU_clearstate_loop_row_GRU_clearstate_loop_col16.vhd",
      "impl\/vhdl\/predict_predict_Pipeline_GRU_clearstate_loop_row_GRU_clearstate_loop_col18.vhd",
      "impl\/vhdl\/predict_predict_Pipeline_GRU_syncstate_loop.vhd",
      "impl\/vhdl\/predict_predict_Pipeline_GRU_syncstate_loop15.vhd",
      "impl\/vhdl\/predict_predict_Pipeline_GRU_syncstate_loop17.vhd",
      "impl\/vhdl\/predict_predict_Pipeline_GRU_syncstate_loop19.vhd",
      "impl\/vhdl\/predict_predict_Pipeline_INPUT_loop_Lend.vhd",
      "impl\/vhdl\/predict_predict_Pipeline_INPUT_loop_Lstart.vhd",
      "impl\/vhdl\/predict_predict_Pipeline_INPUT_loop_W.vhd",
      "impl\/vhdl\/predict_predict_Pipeline_P_CONV_1_M_CONV_M_loop_row_CONV_M_loop_col.vhd",
      "impl\/vhdl\/predict_predict_Pipeline_P_MAXPOOL_0_MPOOL_loop_row_MPOOL_loop_col.vhd",
      "impl\/vhdl\/predict_predict_Pipeline_P_MAXPOOL_1_MPOOL_loop_row_MPOOL_loop_col.vhd",
      "impl\/vhdl\/predict_predict_Pipeline_P_MAXPOOL_2_MPOOL_loop_row_MPOOL_loop_col.vhd",
      "impl\/vhdl\/predict_predict_Pipeline_RMAX_0_loop_channel_RMAX_0_loop_row.vhd",
      "impl\/vhdl\/predict_predict_Pipeline_RMAX_1_loop_row.vhd",
      "impl\/vhdl\/predict_recurrent_bias_gru0_b_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_recurrent_bias_gru0_f_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_recurrent_bias_gru1_b_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_recurrent_bias_gru1_f_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_recurrent_kernel_gru0_b_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_recurrent_kernel_gru0_f_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_recurrent_kernel_gru1_b_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_recurrent_kernel_gru1_f_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_state_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/predict_urem_3ns_3ns_2_7_1.vhd",
      "impl\/vhdl\/predict_urem_7ns_3ns_2_11_1.vhd",
      "impl\/vhdl\/predict_urem_9ns_3ns_2_13_1.vhd",
      "impl\/vhdl\/predict.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/predict_ama_addmuladd_11ns_7ns_4ns_4ns_15_4_1.v",
      "impl\/verilog\/predict_ama_addmuladd_15ns_9ns_5ns_5ns_20_4_1.v",
      "impl\/verilog\/predict_ama_addmuladd_15ns_9ns_6ns_6ns_21_4_1.v",
      "impl\/verilog\/predict_beta_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_beta_0_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_beta_1_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_beta_1_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_beta_2_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_beta_2_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_beta_3_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_beta_3_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_beta_4_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_beta_4_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_beta_5_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_beta_5_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_bias_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_bias_0_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_bias_1_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_bias_1_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_bias_2_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_bias_2_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_bias_3_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_bias_3_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_bias_4_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_bias_4_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_bias_5_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_bias_5_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_bias_gru0_b_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_bias_gru0_b_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_bias_gru0_f_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_bias_gru0_f_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_bias_gru1_b_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_bias_gru1_b_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_bias_gru1_f_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_bias_gru1_f_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_bias_td0_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_bias_td0_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_BUS1_s_axi.v",
      "impl\/verilog\/predict_conv2d_433_12_433_12_Pipeline_CONV_loop_row_CONV_loop_col.v",
      "impl\/verilog\/predict_conv2d_433_12_433_12_s.v",
      "impl\/verilog\/predict_conv2d_433_22_433_22_Pipeline_CONV_loop_row_CONV_loop_col.v",
      "impl\/verilog\/predict_conv2d_433_22_433_22_s.v",
      "impl\/verilog\/predict_conv2d_433_42_433_42_1.v",
      "impl\/verilog\/predict_conv2d_433_42_433_42_1_kernel_0_0_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_conv2d_433_42_433_42_1_kernel_0_0_0_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_conv2d_433_42_433_42_1_kernel_0_0_1_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_conv2d_433_42_433_42_1_kernel_0_0_1_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_conv2d_433_42_433_42_1_kernel_0_0_2_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_conv2d_433_42_433_42_1_kernel_0_0_2_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_conv2d_433_42_433_42_1_kernel_0_1_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_conv2d_433_42_433_42_1_kernel_0_1_0_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_conv2d_433_42_433_42_1_kernel_0_1_1_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_conv2d_433_42_433_42_1_kernel_0_1_1_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_conv2d_433_42_433_42_1_kernel_0_1_2_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_conv2d_433_42_433_42_1_kernel_0_1_2_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_conv2d_433_42_433_42_1_kernel_0_2_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_conv2d_433_42_433_42_1_kernel_0_2_0_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_conv2d_433_42_433_42_1_kernel_0_2_1_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_conv2d_433_42_433_42_1_kernel_0_2_1_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_conv2d_433_42_433_42_1_kernel_0_2_2_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_conv2d_433_42_433_42_1_kernel_0_2_2_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_conv2d_433_42_433_42_1_Pipeline_CONV_loop_row_CONV_loop_col.v",
      "impl\/verilog\/predict_conv2d_433_42_433_42_Pipeline_CONV_loop_row_CONV_loop_col.v",
      "impl\/verilog\/predict_conv2d_433_42_433_42_s.v",
      "impl\/verilog\/predict_conv2d_multi_433_12_433_12_Pipeline_CONV_M_loop_row_CONV_M_loop_col.v",
      "impl\/verilog\/predict_conv2d_multi_433_12_433_12_s.v",
      "impl\/verilog\/predict_conv2d_multi_433_22_433_22_Pipeline_CONV_M_loop_row_CONV_M_loop_col.v",
      "impl\/verilog\/predict_conv2d_multi_433_22_433_22_s.v",
      "impl\/verilog\/predict_dadd_64ns_64ns_64_5_full_dsp_1.v",
      "impl\/verilog\/predict_ddiv_64ns_64ns_64_22_no_dsp_1.v",
      "impl\/verilog\/predict_dsqrt_64ns_64ns_64_21_no_dsp_1.v",
      "impl\/verilog\/predict_exp_generic_double_s.v",
      "impl\/verilog\/predict_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_ardEe.dat",
      "impl\/verilog\/predict_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_ardEe.v",
      "impl\/verilog\/predict_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arrafYi.dat",
      "impl\/verilog\/predict_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arrafYi.v",
      "impl\/verilog\/predict_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arraeOg.dat",
      "impl\/verilog\/predict_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arraeOg.v",
      "impl\/verilog\/predict_fadd_32ns_32ns_32_4_full_dsp_1.v",
      "impl\/verilog\/predict_faddfsub_32ns_32ns_32_4_full_dsp_1.v",
      "impl\/verilog\/predict_fcmp_32ns_32ns_1_2_no_dsp_1.v",
      "impl\/verilog\/predict_fdiv_32ns_32ns_32_9_no_dsp_1.v",
      "impl\/verilog\/predict_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/predict_fmul_32ns_32ns_32_3_max_dsp_1.v",
      "impl\/verilog\/predict_fpext_32ns_64_2_no_dsp_1.v",
      "impl\/verilog\/predict_fptrunc_64ns_32_2_no_dsp_1.v",
      "impl\/verilog\/predict_gamma_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_gamma_0_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_gamma_1_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_gamma_1_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_gamma_2_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_gamma_2_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_gamma_3_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_gamma_3_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_gamma_4_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_gamma_4_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_gamma_5_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_gamma_5_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_generic_tanh_float_s.v",
      "impl\/verilog\/predict_gru_64_64_64_64_64_64_Pipeline_GRU_loop_inner_bias.v",
      "impl\/verilog\/predict_gru_64_64_64_64_64_64_Pipeline_GRU_loop_inner_col.v",
      "impl\/verilog\/predict_gru_64_64_64_64_64_64_Pipeline_GRU_loop_x_bias.v",
      "impl\/verilog\/predict_gru_64_64_64_64_64_64_Pipeline_GRU_loop_x_col.v",
      "impl\/verilog\/predict_gru_64_64_64_64_64_64_s.v",
      "impl\/verilog\/predict_gru_128_128_64_64_64_64_Pipeline_GRU_loop_inner_bias.v",
      "impl\/verilog\/predict_gru_128_128_64_64_64_64_Pipeline_GRU_loop_inner_col.v",
      "impl\/verilog\/predict_gru_128_128_64_64_64_64_Pipeline_GRU_loop_x_bias.v",
      "impl\/verilog\/predict_gru_128_128_64_64_64_64_Pipeline_GRU_loop_x_col.v",
      "impl\/verilog\/predict_gru_128_128_64_64_64_64_s.v",
      "impl\/verilog\/predict_inputpad_0_0_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/predict_inputpad_0_0_RAM_AUTO_1R1W.v",
      "impl\/verilog\/predict_kernel_1_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_kernel_1_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_kernel_2_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_kernel_2_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_kernel_3_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_kernel_3_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_kernel_4_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_kernel_4_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_kernel_5_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_kernel_5_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_kernel_gru0_b_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_kernel_gru0_b_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_kernel_gru0_f_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_kernel_gru0_f_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_kernel_gru1_b_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_kernel_gru1_b_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_kernel_gru1_f_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_kernel_gru1_f_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_kernel_td0_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_kernel_td0_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_kernel_td1_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_kernel_td1_0_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_mac_muladd_4ns_7ns_7ns_11_4_1.v",
      "impl\/verilog\/predict_mac_muladd_13s_12ns_16s_25_4_1.v",
      "impl\/verilog\/predict_mac_muladd_16s_15ns_19s_31_4_1.v",
      "impl\/verilog\/predict_movingmean_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_movingmean_0_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_movingmean_1_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_movingmean_1_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_movingmean_2_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_movingmean_2_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_movingmean_3_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_movingmean_3_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_movingmean_4_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_movingmean_4_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_movingmean_5_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_movingmean_5_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_movingvariance_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_movingvariance_0_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_movingvariance_1_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_movingvariance_1_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_movingvariance_2_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_movingvariance_2_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_movingvariance_3_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_movingvariance_3_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_movingvariance_4_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_movingvariance_4_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_movingvariance_5_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_movingvariance_5_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_mul_3ns_5ns_7_1_1.v",
      "impl\/verilog\/predict_mul_4ns_8ns_11_1_1.v",
      "impl\/verilog\/predict_mul_6ns_10ns_15_1_1.v",
      "impl\/verilog\/predict_mul_7ns_5ns_11_1_1.v",
      "impl\/verilog\/predict_mul_7ns_9ns_15_1_1.v",
      "impl\/verilog\/predict_mul_10s_36s_36_1_1.v",
      "impl\/verilog\/predict_mul_11ns_5ns_15_1_1.v",
      "impl\/verilog\/predict_mul_13s_71s_71_1_1.v",
      "impl\/verilog\/predict_mul_25s_35ns_59_1_1.v",
      "impl\/verilog\/predict_mul_43ns_36ns_79_1_1.v",
      "impl\/verilog\/predict_mul_49ns_44ns_93_1_1.v",
      "impl\/verilog\/predict_mul_50ns_50ns_100_1_1.v",
      "impl\/verilog\/predict_mul_mul_9ns_10ns_19_4_1.v",
      "impl\/verilog\/predict_mul_mul_18ns_18ns_36_4_1.v",
      "impl\/verilog\/predict_mux_21_32_1_1.v",
      "impl\/verilog\/predict_mux_32_32_1_1.v",
      "impl\/verilog\/predict_mux_42_32_1_1.v",
      "impl\/verilog\/predict_out_rmax0_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/predict_out_rmax0_RAM_AUTO_1R1W.v",
      "impl\/verilog\/predict_outgru_0_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/predict_outgru_0_RAM_AUTO_1R1W.v",
      "impl\/verilog\/predict_outpad_01_a_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/predict_outpad_01_a_RAM_AUTO_1R1W.v",
      "impl\/verilog\/predict_outpad_01_b_0_0_0_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/predict_outpad_01_b_0_0_0_RAM_AUTO_1R1W.v",
      "impl\/verilog\/predict_outpad_23_a_0_0_0_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/predict_outpad_23_a_0_0_0_RAM_AUTO_1R1W.v",
      "impl\/verilog\/predict_outpad_23_b_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/predict_outpad_23_b_RAM_AUTO_1R1W.v",
      "impl\/verilog\/predict_outpad_45_a_0_0_0_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/predict_outpad_45_a_0_0_0_RAM_AUTO_1R1W.v",
      "impl\/verilog\/predict_outpad_45_b_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/predict_outpad_45_b_RAM_AUTO_1R1W.v",
      "impl\/verilog\/predict_outpad_45_nopad_0_0_0_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/predict_outpad_45_nopad_0_0_0_RAM_AUTO_1R1W.v",
      "impl\/verilog\/predict_outpad_45_nopad_0_0_2_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/predict_outpad_45_nopad_0_0_2_RAM_AUTO_1R1W.v",
      "impl\/verilog\/predict_outtd_0_0_0_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/predict_outtd_0_0_0_RAM_AUTO_1R1W.v",
      "impl\/verilog\/predict_pow_generic_float_s.v",
      "impl\/verilog\/predict_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrbkb.dat",
      "impl\/verilog\/predict_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrbkb.v",
      "impl\/verilog\/predict_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arraycud.dat",
      "impl\/verilog\/predict_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arraycud.v",
      "impl\/verilog\/predict_predict_Pipeline_BNORM_loop_row_BNORM_loop_col.v",
      "impl\/verilog\/predict_predict_Pipeline_BNORM_loop_row_BNORM_loop_col9.v",
      "impl\/verilog\/predict_predict_Pipeline_BNORM_loop_row_BNORM_loop_col10.v",
      "impl\/verilog\/predict_predict_Pipeline_BNORM_loop_row_BNORM_loop_col11.v",
      "impl\/verilog\/predict_predict_Pipeline_BNORM_loop_row_BNORM_loop_col12.v",
      "impl\/verilog\/predict_predict_Pipeline_BNORM_loop_row_BNORM_loop_col13.v",
      "impl\/verilog\/predict_predict_Pipeline_GRU_clearstate_loop_row_GRU_clearstate_loop_col.v",
      "impl\/verilog\/predict_predict_Pipeline_GRU_clearstate_loop_row_GRU_clearstate_loop_col14.v",
      "impl\/verilog\/predict_predict_Pipeline_GRU_clearstate_loop_row_GRU_clearstate_loop_col16.v",
      "impl\/verilog\/predict_predict_Pipeline_GRU_clearstate_loop_row_GRU_clearstate_loop_col18.v",
      "impl\/verilog\/predict_predict_Pipeline_GRU_syncstate_loop.v",
      "impl\/verilog\/predict_predict_Pipeline_GRU_syncstate_loop15.v",
      "impl\/verilog\/predict_predict_Pipeline_GRU_syncstate_loop17.v",
      "impl\/verilog\/predict_predict_Pipeline_GRU_syncstate_loop19.v",
      "impl\/verilog\/predict_predict_Pipeline_INPUT_loop_Lend.v",
      "impl\/verilog\/predict_predict_Pipeline_INPUT_loop_Lstart.v",
      "impl\/verilog\/predict_predict_Pipeline_INPUT_loop_W.v",
      "impl\/verilog\/predict_predict_Pipeline_P_CONV_1_M_CONV_M_loop_row_CONV_M_loop_col.v",
      "impl\/verilog\/predict_predict_Pipeline_P_MAXPOOL_0_MPOOL_loop_row_MPOOL_loop_col.v",
      "impl\/verilog\/predict_predict_Pipeline_P_MAXPOOL_1_MPOOL_loop_row_MPOOL_loop_col.v",
      "impl\/verilog\/predict_predict_Pipeline_P_MAXPOOL_2_MPOOL_loop_row_MPOOL_loop_col.v",
      "impl\/verilog\/predict_predict_Pipeline_RMAX_0_loop_channel_RMAX_0_loop_row.v",
      "impl\/verilog\/predict_predict_Pipeline_RMAX_1_loop_row.v",
      "impl\/verilog\/predict_recurrent_bias_gru0_b_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_recurrent_bias_gru0_b_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_recurrent_bias_gru0_f_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_recurrent_bias_gru0_f_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_recurrent_bias_gru1_b_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_recurrent_bias_gru1_b_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_recurrent_bias_gru1_f_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_recurrent_bias_gru1_f_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_recurrent_kernel_gru0_b_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_recurrent_kernel_gru0_b_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_recurrent_kernel_gru0_f_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_recurrent_kernel_gru0_f_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_recurrent_kernel_gru1_b_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_recurrent_kernel_gru1_b_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_recurrent_kernel_gru1_f_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_recurrent_kernel_gru1_f_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_state_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/predict_state_RAM_AUTO_1R1W.v",
      "impl\/verilog\/predict_urem_3ns_3ns_2_7_1.v",
      "impl\/verilog\/predict_urem_7ns_3ns_2_11_1.v",
      "impl\/verilog\/predict_urem_9ns_3ns_2_13_1.v",
      "impl\/verilog\/predict.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/predict_v1_0\/data\/predict.mdd",
      "impl\/misc\/drivers\/predict_v1_0\/data\/predict.tcl",
      "impl\/misc\/drivers\/predict_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/predict_v1_0\/src\/xpredict.c",
      "impl\/misc\/drivers\/predict_v1_0\/src\/xpredict.h",
      "impl\/misc\/drivers\/predict_v1_0\/src\/xpredict_hw.h",
      "impl\/misc\/drivers\/predict_v1_0\/src\/xpredict_linux.c",
      "impl\/misc\/drivers\/predict_v1_0\/src\/xpredict_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/predict_dadd_64ns_64ns_64_5_full_dsp_1_ip.tcl",
      "impl\/misc\/predict_ddiv_64ns_64ns_64_22_no_dsp_1_ip.tcl",
      "impl\/misc\/predict_dsqrt_64ns_64ns_64_21_no_dsp_1_ip.tcl",
      "impl\/misc\/predict_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl",
      "impl\/misc\/predict_faddfsub_32ns_32ns_32_4_full_dsp_1_ip.tcl",
      "impl\/misc\/predict_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl",
      "impl\/misc\/predict_fdiv_32ns_32ns_32_9_no_dsp_1_ip.tcl",
      "impl\/misc\/predict_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl",
      "impl\/misc\/predict_fpext_32ns_64_2_no_dsp_1_ip.tcl",
      "impl\/misc\/predict_fptrunc_64ns_32_2_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [
      ".debug\/gru.protoinst",
      ".debug\/input_preconv2d.protoinst",
      ".debug\/predict.protoinst",
      ".debug\/test_bnorm_0_c0.protoinst",
      ".debug\/test_conv2d_0_c0.protoinst",
      ".debug\/test_input_preconv2d.protoinst"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "predict_dadd_64ns_64ns_64_5_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name predict_dadd_64ns_64ns_64_5_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "predict_ddiv_64ns_64ns_64_22_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 20 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name predict_ddiv_64ns_64ns_64_22_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "predict_dsqrt_64ns_64ns_64_21_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 19 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name predict_dsqrt_64ns_64ns_64_21_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Square_Root CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "predict_fadd_32ns_32ns_32_4_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name predict_fadd_32ns_32ns_32_4_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "predict_faddfsub_32ns_32ns_32_4_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name predict_faddfsub_32ns_32ns_32_4_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "predict_fcmp_32ns_32ns_1_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name predict_fcmp_32ns_32ns_1_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "predict_fdiv_32ns_32ns_32_9_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 7 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name predict_fdiv_32ns_32ns_32_9_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "predict_fmul_32ns_32ns_32_3_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name predict_fmul_32ns_32ns_32_3_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "predict_fpext_32ns_64_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name predict_fpext_32ns_64_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "predict_fptrunc_64ns_32_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name predict_fptrunc_64ns_32_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_BUS1": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "18",
      "portPrefix": "s_axi_BUS1_",
      "paramPrefix": "C_S_AXI_BUS1_",
      "ports": [
        "s_axi_BUS1_ARADDR",
        "s_axi_BUS1_ARREADY",
        "s_axi_BUS1_ARVALID",
        "s_axi_BUS1_AWADDR",
        "s_axi_BUS1_AWREADY",
        "s_axi_BUS1_AWVALID",
        "s_axi_BUS1_BREADY",
        "s_axi_BUS1_BRESP",
        "s_axi_BUS1_BVALID",
        "s_axi_BUS1_RDATA",
        "s_axi_BUS1_RREADY",
        "s_axi_BUS1_RRESP",
        "s_axi_BUS1_RVALID",
        "s_axi_BUS1_WDATA",
        "s_axi_BUS1_WREADY",
        "s_axi_BUS1_WSTRB",
        "s_axi_BUS1_WVALID"
      ],
      "memories": {
        "outputLS": {
          "offset": "2048",
          "range": "2048"
        },
        "input_r": {
          "offset": "131072",
          "range": "131072"
        }
      },
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "outputGS",
          "access": "R",
          "description": "Data signal of outputGS",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "outputGS",
              "access": "R",
              "description": "Bit 31 to 0 of outputGS"
            }]
        },
        {
          "offset": "0x14",
          "name": "outputGS_ctrl",
          "access": "R",
          "description": "Control signal of outputGS",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "outputGS_ap_vld",
              "access": "R",
              "description": "Control signal outputGS_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "131072",
          "argName": "input"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "2048",
          "argName": "outputLS"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "outputGS"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_BUS1",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    }
  },
  "RtlPorts": {
    "s_axi_BUS1_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_BUS1_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_BUS1_AWADDR": {
      "dir": "in",
      "width": "18"
    },
    "s_axi_BUS1_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_BUS1_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_BUS1_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_BUS1_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_BUS1_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_BUS1_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_BUS1_ARADDR": {
      "dir": "in",
      "width": "18"
    },
    "s_axi_BUS1_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_BUS1_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_BUS1_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_BUS1_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_BUS1_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_BUS1_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_BUS1_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "predict",
      "Instances": [
        {
          "ModuleName": "predict_Pipeline_INPUT_loop_Lstart",
          "InstanceName": "grp_predict_Pipeline_INPUT_loop_Lstart_fu_1843"
        },
        {
          "ModuleName": "predict_Pipeline_INPUT_loop_W",
          "InstanceName": "grp_predict_Pipeline_INPUT_loop_W_fu_1855"
        },
        {
          "ModuleName": "predict_Pipeline_INPUT_loop_Lend",
          "InstanceName": "grp_predict_Pipeline_INPUT_loop_Lend_fu_1896"
        },
        {
          "ModuleName": "conv2d_433_42_433_42_1",
          "InstanceName": "grp_conv2d_433_42_433_42_1_fu_1908",
          "Instances": [{
              "ModuleName": "conv2d_433_42_433_42_1_Pipeline_CONV_loop_row_CONV_loop_col",
              "InstanceName": "grp_conv2d_433_42_433_42_1_Pipeline_CONV_loop_row_CONV_loop_col_fu_195"
            }]
        },
        {
          "ModuleName": "predict_Pipeline_BNORM_loop_row_BNORM_loop_col",
          "InstanceName": "grp_predict_Pipeline_BNORM_loop_row_BNORM_loop_col_fu_1967"
        },
        {
          "ModuleName": "conv2d_433_42_433_42_s",
          "InstanceName": "grp_conv2d_433_42_433_42_s_fu_2111",
          "Instances": [{
              "ModuleName": "conv2d_433_42_433_42_Pipeline_CONV_loop_row_CONV_loop_col",
              "InstanceName": "grp_conv2d_433_42_433_42_Pipeline_CONV_loop_row_CONV_loop_col_fu_191"
            }]
        },
        {
          "ModuleName": "predict_Pipeline_P_CONV_1_M_CONV_M_loop_row_CONV_M_loop_col",
          "InstanceName": "grp_predict_Pipeline_P_CONV_1_M_CONV_M_loop_row_CONV_M_loop_col_fu_2154"
        },
        {
          "ModuleName": "predict_Pipeline_P_MAXPOOL_0_MPOOL_loop_row_MPOOL_loop_col",
          "InstanceName": "grp_predict_Pipeline_P_MAXPOOL_0_MPOOL_loop_row_MPOOL_loop_col_fu_2292"
        },
        {
          "ModuleName": "predict_Pipeline_BNORM_loop_row_BNORM_loop_col9",
          "InstanceName": "grp_predict_Pipeline_BNORM_loop_row_BNORM_loop_col9_fu_2552"
        },
        {
          "ModuleName": "conv2d_433_22_433_22_s",
          "InstanceName": "grp_conv2d_433_22_433_22_s_fu_2696",
          "Instances": [{
              "ModuleName": "conv2d_433_22_433_22_Pipeline_CONV_loop_row_CONV_loop_col",
              "InstanceName": "grp_conv2d_433_22_433_22_Pipeline_CONV_loop_row_CONV_loop_col_fu_199"
            }]
        },
        {
          "ModuleName": "conv2d_multi_433_22_433_22_s",
          "InstanceName": "grp_conv2d_multi_433_22_433_22_s_fu_2742",
          "Instances": [{
              "ModuleName": "conv2d_multi_433_22_433_22_Pipeline_CONV_M_loop_row_CONV_M_loop_col",
              "InstanceName": "grp_conv2d_multi_433_22_433_22_Pipeline_CONV_M_loop_row_CONV_M_loop_col_fu_335"
            }]
        },
        {
          "ModuleName": "predict_Pipeline_BNORM_loop_row_BNORM_loop_col10",
          "InstanceName": "grp_predict_Pipeline_BNORM_loop_row_BNORM_loop_col10_fu_2850"
        },
        {
          "ModuleName": "predict_Pipeline_P_MAXPOOL_1_MPOOL_loop_row_MPOOL_loop_col",
          "InstanceName": "grp_predict_Pipeline_P_MAXPOOL_1_MPOOL_loop_row_MPOOL_loop_col_fu_2994"
        },
        {
          "ModuleName": "predict_Pipeline_BNORM_loop_row_BNORM_loop_col11",
          "InstanceName": "grp_predict_Pipeline_BNORM_loop_row_BNORM_loop_col11_fu_3254"
        },
        {
          "ModuleName": "conv2d_433_12_433_12_s",
          "InstanceName": "grp_conv2d_433_12_433_12_s_fu_3398",
          "Instances": [{
              "ModuleName": "conv2d_433_12_433_12_Pipeline_CONV_loop_row_CONV_loop_col",
              "InstanceName": "grp_conv2d_433_12_433_12_Pipeline_CONV_loop_row_CONV_loop_col_fu_199"
            }]
        },
        {
          "ModuleName": "conv2d_multi_433_12_433_12_s",
          "InstanceName": "grp_conv2d_multi_433_12_433_12_s_fu_3444",
          "Instances": [{
              "ModuleName": "conv2d_multi_433_12_433_12_Pipeline_CONV_M_loop_row_CONV_M_loop_col",
              "InstanceName": "grp_conv2d_multi_433_12_433_12_Pipeline_CONV_M_loop_row_CONV_M_loop_col_fu_335"
            }]
        },
        {
          "ModuleName": "predict_Pipeline_BNORM_loop_row_BNORM_loop_col12",
          "InstanceName": "grp_predict_Pipeline_BNORM_loop_row_BNORM_loop_col12_fu_3552"
        },
        {
          "ModuleName": "predict_Pipeline_P_MAXPOOL_2_MPOOL_loop_row_MPOOL_loop_col",
          "InstanceName": "grp_predict_Pipeline_P_MAXPOOL_2_MPOOL_loop_row_MPOOL_loop_col_fu_3696"
        },
        {
          "ModuleName": "predict_Pipeline_GRU_clearstate_loop_row_GRU_clearstate_loop_col",
          "InstanceName": "grp_predict_Pipeline_GRU_clearstate_loop_row_GRU_clearstate_loop_col_fu_3882"
        },
        {
          "ModuleName": "predict_Pipeline_BNORM_loop_row_BNORM_loop_col13",
          "InstanceName": "grp_predict_Pipeline_BNORM_loop_row_BNORM_loop_col13_fu_3888"
        },
        {
          "ModuleName": "predict_Pipeline_RMAX_0_loop_channel_RMAX_0_loop_row",
          "InstanceName": "grp_predict_Pipeline_RMAX_0_loop_channel_RMAX_0_loop_row_fu_4032"
        },
        {
          "ModuleName": "predict_Pipeline_GRU_clearstate_loop_row_GRU_clearstate_loop_col14",
          "InstanceName": "grp_predict_Pipeline_GRU_clearstate_loop_row_GRU_clearstate_loop_col14_fu_4092"
        },
        {
          "ModuleName": "gru_64_64_64_64_64_64_s",
          "InstanceName": "grp_gru_64_64_64_64_64_64_s_fu_4098",
          "Instances": [
            {
              "ModuleName": "gru_64_64_64_64_64_64_Pipeline_GRU_loop_x_col",
              "InstanceName": "grp_gru_64_64_64_64_64_64_Pipeline_GRU_loop_x_col_fu_197"
            },
            {
              "ModuleName": "gru_64_64_64_64_64_64_Pipeline_GRU_loop_x_bias",
              "InstanceName": "grp_gru_64_64_64_64_64_64_Pipeline_GRU_loop_x_bias_fu_209"
            },
            {
              "ModuleName": "gru_64_64_64_64_64_64_Pipeline_GRU_loop_inner_col",
              "InstanceName": "grp_gru_64_64_64_64_64_64_Pipeline_GRU_loop_inner_col_fu_225"
            },
            {
              "ModuleName": "gru_64_64_64_64_64_64_Pipeline_GRU_loop_inner_bias",
              "InstanceName": "grp_gru_64_64_64_64_64_64_Pipeline_GRU_loop_inner_bias_fu_236"
            },
            {
              "ModuleName": "pow_generic_float_s",
              "InstanceName": "grp_pow_generic_float_s_fu_252"
            },
            {
              "ModuleName": "generic_tanh_float_s",
              "InstanceName": "grp_generic_tanh_float_s_fu_261",
              "Instances": [{
                  "ModuleName": "exp_generic_double_s",
                  "InstanceName": "grp_exp_generic_double_s_fu_89"
                }]
            }
          ]
        },
        {
          "ModuleName": "predict_Pipeline_GRU_syncstate_loop",
          "InstanceName": "grp_predict_Pipeline_GRU_syncstate_loop_fu_4131"
        },
        {
          "ModuleName": "predict_Pipeline_GRU_clearstate_loop_row_GRU_clearstate_loop_col16",
          "InstanceName": "grp_predict_Pipeline_GRU_clearstate_loop_row_GRU_clearstate_loop_col16_fu_4137"
        },
        {
          "ModuleName": "predict_Pipeline_GRU_syncstate_loop15",
          "InstanceName": "grp_predict_Pipeline_GRU_syncstate_loop15_fu_4143"
        },
        {
          "ModuleName": "predict_Pipeline_GRU_clearstate_loop_row_GRU_clearstate_loop_col18",
          "InstanceName": "grp_predict_Pipeline_GRU_clearstate_loop_row_GRU_clearstate_loop_col18_fu_4149"
        },
        {
          "ModuleName": "gru_128_128_64_64_64_64_s",
          "InstanceName": "grp_gru_128_128_64_64_64_64_s_fu_4155",
          "Instances": [
            {
              "ModuleName": "gru_128_128_64_64_64_64_Pipeline_GRU_loop_x_col",
              "InstanceName": "grp_gru_128_128_64_64_64_64_Pipeline_GRU_loop_x_col_fu_195"
            },
            {
              "ModuleName": "gru_128_128_64_64_64_64_Pipeline_GRU_loop_x_bias",
              "InstanceName": "grp_gru_128_128_64_64_64_64_Pipeline_GRU_loop_x_bias_fu_207"
            },
            {
              "ModuleName": "gru_128_128_64_64_64_64_Pipeline_GRU_loop_inner_col",
              "InstanceName": "grp_gru_128_128_64_64_64_64_Pipeline_GRU_loop_inner_col_fu_223"
            },
            {
              "ModuleName": "gru_128_128_64_64_64_64_Pipeline_GRU_loop_inner_bias",
              "InstanceName": "grp_gru_128_128_64_64_64_64_Pipeline_GRU_loop_inner_bias_fu_234"
            },
            {
              "ModuleName": "pow_generic_float_s",
              "InstanceName": "grp_pow_generic_float_s_fu_250"
            },
            {
              "ModuleName": "generic_tanh_float_s",
              "InstanceName": "grp_generic_tanh_float_s_fu_259",
              "Instances": [{
                  "ModuleName": "exp_generic_double_s",
                  "InstanceName": "grp_exp_generic_double_s_fu_89"
                }]
            }
          ]
        },
        {
          "ModuleName": "predict_Pipeline_GRU_syncstate_loop17",
          "InstanceName": "grp_predict_Pipeline_GRU_syncstate_loop17_fu_4188"
        },
        {
          "ModuleName": "predict_Pipeline_GRU_syncstate_loop19",
          "InstanceName": "grp_predict_Pipeline_GRU_syncstate_loop19_fu_4194"
        },
        {
          "ModuleName": "pow_generic_float_s",
          "InstanceName": "grp_pow_generic_float_s_fu_4200"
        },
        {
          "ModuleName": "predict_Pipeline_RMAX_1_loop_row",
          "InstanceName": "grp_predict_Pipeline_RMAX_1_loop_row_fu_4209"
        }
      ]
    },
    "Info": {
      "predict_Pipeline_INPUT_loop_Lstart": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "predict_Pipeline_INPUT_loop_W": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "predict_Pipeline_INPUT_loop_Lend": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv2d_433_42_433_42_1_Pipeline_CONV_loop_row_CONV_loop_col": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv2d_433_42_433_42_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "predict_Pipeline_BNORM_loop_row_BNORM_loop_col": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv2d_433_42_433_42_Pipeline_CONV_loop_row_CONV_loop_col": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv2d_433_42_433_42_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "predict_Pipeline_P_CONV_1_M_CONV_M_loop_row_CONV_M_loop_col": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "predict_Pipeline_BNORM_loop_row_BNORM_loop_col9": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "predict_Pipeline_P_MAXPOOL_0_MPOOL_loop_row_MPOOL_loop_col": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv2d_433_22_433_22_Pipeline_CONV_loop_row_CONV_loop_col": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv2d_433_22_433_22_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv2d_multi_433_22_433_22_Pipeline_CONV_M_loop_row_CONV_M_loop_col": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv2d_multi_433_22_433_22_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "predict_Pipeline_BNORM_loop_row_BNORM_loop_col10": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "predict_Pipeline_BNORM_loop_row_BNORM_loop_col11": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "predict_Pipeline_P_MAXPOOL_1_MPOOL_loop_row_MPOOL_loop_col": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv2d_433_12_433_12_Pipeline_CONV_loop_row_CONV_loop_col": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv2d_433_12_433_12_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv2d_multi_433_12_433_12_Pipeline_CONV_M_loop_row_CONV_M_loop_col": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv2d_multi_433_12_433_12_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "predict_Pipeline_BNORM_loop_row_BNORM_loop_col12": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "predict_Pipeline_BNORM_loop_row_BNORM_loop_col13": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "predict_Pipeline_P_MAXPOOL_2_MPOOL_loop_row_MPOOL_loop_col": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "predict_Pipeline_RMAX_0_loop_channel_RMAX_0_loop_row": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "predict_Pipeline_GRU_clearstate_loop_row_GRU_clearstate_loop_col": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "gru_64_64_64_64_64_64_Pipeline_GRU_loop_x_col": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "gru_64_64_64_64_64_64_Pipeline_GRU_loop_x_bias": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "gru_64_64_64_64_64_64_Pipeline_GRU_loop_inner_col": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "gru_64_64_64_64_64_64_Pipeline_GRU_loop_inner_bias": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pow_generic_float_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "exp_generic_double_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "generic_tanh_float_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "gru_64_64_64_64_64_64_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "predict_Pipeline_GRU_syncstate_loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "predict_Pipeline_GRU_clearstate_loop_row_GRU_clearstate_loop_col14": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "predict_Pipeline_GRU_syncstate_loop15": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "predict_Pipeline_GRU_clearstate_loop_row_GRU_clearstate_loop_col16": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "gru_128_128_64_64_64_64_Pipeline_GRU_loop_x_col": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "gru_128_128_64_64_64_64_Pipeline_GRU_loop_x_bias": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "gru_128_128_64_64_64_64_Pipeline_GRU_loop_inner_col": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "gru_128_128_64_64_64_64_Pipeline_GRU_loop_inner_bias": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "gru_128_128_64_64_64_64_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "predict_Pipeline_GRU_syncstate_loop17": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "predict_Pipeline_GRU_clearstate_loop_row_GRU_clearstate_loop_col18": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "predict_Pipeline_GRU_syncstate_loop19": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "predict_Pipeline_RMAX_1_loop_row": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "predict": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "predict_Pipeline_INPUT_loop_Lstart": {
        "Latency": {
          "LatencyBest": "43",
          "LatencyAvg": "43",
          "LatencyWorst": "43",
          "PipelineII": "43",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.022"
        },
        "Loops": [{
            "Name": "INPUT_loop_Lstart",
            "TripCount": "41",
            "Latency": "41",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "8",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "50",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "predict_Pipeline_INPUT_loop_W": {
        "Latency": {
          "LatencyBest": "42",
          "LatencyAvg": "42",
          "LatencyWorst": "42",
          "PipelineII": "42",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.474"
        },
        "Loops": [{
            "Name": "INPUT_loop_W",
            "TripCount": "40",
            "Latency": "40",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "21",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "132",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "predict_Pipeline_INPUT_loop_Lend": {
        "Latency": {
          "LatencyBest": "43",
          "LatencyAvg": "43",
          "LatencyWorst": "43",
          "PipelineII": "43",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.035"
        },
        "Loops": [{
            "Name": "INPUT_loop_Lend",
            "TripCount": "41",
            "Latency": "41",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "8",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "68",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "conv2d_433_42_433_42_1_Pipeline_CONV_loop_row_CONV_loop_col": {
        "Latency": {
          "LatencyBest": "17283",
          "LatencyAvg": "17283",
          "LatencyWorst": "17283",
          "PipelineII": "17283",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Loops": [{
            "Name": "CONV_loop_row_CONV_loop_col",
            "TripCount": "17240",
            "Latency": "17281",
            "PipelineII": "1",
            "PipelineDepth": "43"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "1671",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "2680",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "conv2d_433_42_433_42_1": {
        "Latency": {
          "LatencyBest": "17285",
          "LatencyAvg": "17285",
          "LatencyWorst": "17285",
          "PipelineII": "17285",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Area": {
          "BRAM_18K": "9",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "3",
          "DSP": "1",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "1978",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "2924",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "predict_Pipeline_BNORM_loop_row_BNORM_loop_col": {
        "Latency": {
          "LatencyBest": "17284",
          "LatencyAvg": "17284",
          "LatencyWorst": "17284",
          "PipelineII": "17284",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Loops": [{
            "Name": "BNORM_loop_row_BNORM_loop_col",
            "TripCount": "17240",
            "Latency": "17282",
            "PipelineII": "1",
            "PipelineDepth": "44"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "720",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "353",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "conv2d_433_42_433_42_Pipeline_CONV_loop_row_CONV_loop_col": {
        "Latency": {
          "LatencyBest": "17283",
          "LatencyAvg": "17283",
          "LatencyWorst": "17283",
          "PipelineII": "17283",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Loops": [{
            "Name": "CONV_loop_row_CONV_loop_col",
            "TripCount": "17240",
            "Latency": "17281",
            "PipelineII": "1",
            "PipelineDepth": "43"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "1671",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "2680",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "conv2d_433_42_433_42_s": {
        "Latency": {
          "LatencyBest": "17285",
          "LatencyAvg": "17285",
          "LatencyWorst": "17285",
          "PipelineII": "17285",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "1978",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "3077",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "predict_Pipeline_P_CONV_1_M_CONV_M_loop_row_CONV_M_loop_col": {
        "Latency": {
          "LatencyBest": "1086167",
          "LatencyAvg": "1086167",
          "LatencyWorst": "1086167",
          "PipelineII": "1086167",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Loops": [{
            "Name": "P_CONV_1_M_CONV_M_loop_row_CONV_M_loop_col",
            "TripCount": "1086120",
            "Latency": "1086165",
            "PipelineII": "1",
            "PipelineDepth": "47"
          }],
        "Area": {
          "DSP": "6",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "2337",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "8835",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "7",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "predict_Pipeline_BNORM_loop_row_BNORM_loop_col9": {
        "Latency": {
          "LatencyBest": "17284",
          "LatencyAvg": "17284",
          "LatencyWorst": "17284",
          "PipelineII": "17284",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Loops": [{
            "Name": "BNORM_loop_row_BNORM_loop_col",
            "TripCount": "17240",
            "Latency": "17282",
            "PipelineII": "1",
            "PipelineDepth": "44"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "720",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "353",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "predict_Pipeline_P_MAXPOOL_0_MPOOL_loop_row_MPOOL_loop_col": {
        "Latency": {
          "LatencyBest": "551686",
          "LatencyAvg": "551686",
          "LatencyWorst": "551686",
          "PipelineII": "551686",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.594"
        },
        "Loops": [{
            "Name": "P_MAXPOOL_0_MPOOL_loop_row_MPOOL_loop_col",
            "TripCount": "551680",
            "Latency": "551684",
            "PipelineII": "1",
            "PipelineDepth": "6"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "494",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "1483",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "conv2d_433_22_433_22_Pipeline_CONV_loop_row_CONV_loop_col": {
        "Latency": {
          "LatencyBest": "8663",
          "LatencyAvg": "8663",
          "LatencyWorst": "8663",
          "PipelineII": "8663",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Loops": [{
            "Name": "CONV_loop_row_CONV_loop_col",
            "TripCount": "8620",
            "Latency": "8661",
            "PipelineII": "1",
            "PipelineDepth": "43"
          }],
        "Area": {
          "DSP": "46",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "3",
          "FF": "4861",
          "AVAIL_FF": "234240",
          "UTIL_FF": "2",
          "LUT": "5789",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "4",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "conv2d_433_22_433_22_s": {
        "Latency": {
          "LatencyBest": "8665",
          "LatencyAvg": "8665",
          "LatencyWorst": "8665",
          "PipelineII": "8665",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Area": {
          "DSP": "46",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "3",
          "FF": "5168",
          "AVAIL_FF": "234240",
          "UTIL_FF": "2",
          "LUT": "6024",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "5",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "conv2d_multi_433_22_433_22_Pipeline_CONV_M_loop_row_CONV_M_loop_col": {
        "Latency": {
          "LatencyBest": "8667",
          "LatencyAvg": "8667",
          "LatencyWorst": "8667",
          "PipelineII": "8667",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Loops": [{
            "Name": "CONV_M_loop_row_CONV_M_loop_col",
            "TripCount": "8620",
            "Latency": "8665",
            "PipelineII": "1",
            "PipelineDepth": "47"
          }],
        "Area": {
          "DSP": "48",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "3",
          "FF": "5176",
          "AVAIL_FF": "234240",
          "UTIL_FF": "2",
          "LUT": "10674",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "9",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "conv2d_multi_433_22_433_22_s": {
        "Latency": {
          "LatencyBest": "8669",
          "LatencyAvg": "8669",
          "LatencyWorst": "8669",
          "PipelineII": "8669",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Area": {
          "DSP": "48",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "3",
          "FF": "5659",
          "AVAIL_FF": "234240",
          "UTIL_FF": "2",
          "LUT": "11623",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "9",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "predict_Pipeline_BNORM_loop_row_BNORM_loop_col10": {
        "Latency": {
          "LatencyBest": "8664",
          "LatencyAvg": "8664",
          "LatencyWorst": "8664",
          "PipelineII": "8664",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Loops": [{
            "Name": "BNORM_loop_row_BNORM_loop_col",
            "TripCount": "8620",
            "Latency": "8662",
            "PipelineII": "1",
            "PipelineDepth": "44"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "715",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "399",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "predict_Pipeline_BNORM_loop_row_BNORM_loop_col11": {
        "Latency": {
          "LatencyBest": "8664",
          "LatencyAvg": "8664",
          "LatencyWorst": "8664",
          "PipelineII": "8664",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Loops": [{
            "Name": "BNORM_loop_row_BNORM_loop_col",
            "TripCount": "8620",
            "Latency": "8662",
            "PipelineII": "1",
            "PipelineDepth": "44"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "715",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "399",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "predict_Pipeline_P_MAXPOOL_1_MPOOL_loop_row_MPOOL_loop_col": {
        "Latency": {
          "LatencyBest": "275846",
          "LatencyAvg": "275846",
          "LatencyWorst": "275846",
          "PipelineII": "275846",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.594"
        },
        "Loops": [{
            "Name": "P_MAXPOOL_1_MPOOL_loop_row_MPOOL_loop_col",
            "TripCount": "275840",
            "Latency": "275844",
            "PipelineII": "1",
            "PipelineDepth": "6"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "489",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "1491",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "conv2d_433_12_433_12_Pipeline_CONV_loop_row_CONV_loop_col": {
        "Latency": {
          "LatencyBest": "4353",
          "LatencyAvg": "4353",
          "LatencyWorst": "4353",
          "PipelineII": "4353",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Loops": [{
            "Name": "CONV_loop_row_CONV_loop_col",
            "TripCount": "4310",
            "Latency": "4351",
            "PipelineII": "1",
            "PipelineDepth": "43"
          }],
        "Area": {
          "DSP": "45",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "3",
          "FF": "4856",
          "AVAIL_FF": "234240",
          "UTIL_FF": "2",
          "LUT": "5835",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "4",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "conv2d_433_12_433_12_s": {
        "Latency": {
          "LatencyBest": "4355",
          "LatencyAvg": "4355",
          "LatencyWorst": "4355",
          "PipelineII": "4355",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Area": {
          "DSP": "45",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "3",
          "FF": "5163",
          "AVAIL_FF": "234240",
          "UTIL_FF": "2",
          "LUT": "6070",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "5",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "conv2d_multi_433_12_433_12_Pipeline_CONV_M_loop_row_CONV_M_loop_col": {
        "Latency": {
          "LatencyBest": "4357",
          "LatencyAvg": "4357",
          "LatencyWorst": "4357",
          "PipelineII": "4357",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Loops": [{
            "Name": "CONV_M_loop_row_CONV_M_loop_col",
            "TripCount": "4310",
            "Latency": "4355",
            "PipelineII": "1",
            "PipelineDepth": "47"
          }],
        "Area": {
          "DSP": "47",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "3",
          "FF": "5163",
          "AVAIL_FF": "234240",
          "UTIL_FF": "2",
          "LUT": "10540",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "8",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "conv2d_multi_433_12_433_12_s": {
        "Latency": {
          "LatencyBest": "4359",
          "LatencyAvg": "4359",
          "LatencyWorst": "4359",
          "PipelineII": "4359",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Area": {
          "DSP": "47",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "3",
          "FF": "5646",
          "AVAIL_FF": "234240",
          "UTIL_FF": "2",
          "LUT": "11489",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "9",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "predict_Pipeline_BNORM_loop_row_BNORM_loop_col12": {
        "Latency": {
          "LatencyBest": "4351",
          "LatencyAvg": "4351",
          "LatencyWorst": "4351",
          "PipelineII": "4351",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Loops": [{
            "Name": "BNORM_loop_row_BNORM_loop_col",
            "TripCount": "4310",
            "Latency": "4349",
            "PipelineII": "1",
            "PipelineDepth": "41"
          }],
        "Area": {
          "FF": "696",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "459",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "predict_Pipeline_BNORM_loop_row_BNORM_loop_col13": {
        "Latency": {
          "LatencyBest": "4351",
          "LatencyAvg": "4351",
          "LatencyWorst": "4351",
          "PipelineII": "4351",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Loops": [{
            "Name": "BNORM_loop_row_BNORM_loop_col",
            "TripCount": "4310",
            "Latency": "4349",
            "PipelineII": "1",
            "PipelineDepth": "41"
          }],
        "Area": {
          "FF": "696",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "459",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "predict_Pipeline_P_MAXPOOL_2_MPOOL_loop_row_MPOOL_loop_col": {
        "Latency": {
          "LatencyBest": "137934",
          "LatencyAvg": "137934",
          "LatencyWorst": "137934",
          "PipelineII": "137934",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.594"
        },
        "Loops": [{
            "Name": "P_MAXPOOL_2_MPOOL_loop_row_MPOOL_loop_col",
            "TripCount": "137920",
            "Latency": "137932",
            "PipelineII": "1",
            "PipelineDepth": "13"
          }],
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "1488",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "2168",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "predict_Pipeline_RMAX_0_loop_channel_RMAX_0_loop_row": {
        "Latency": {
          "LatencyBest": "27602",
          "LatencyAvg": "27602",
          "LatencyWorst": "27602",
          "PipelineII": "27602",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.300"
        },
        "Loops": [{
            "Name": "RMAX_0_loop_channel_RMAX_0_loop_row",
            "TripCount": "27584",
            "Latency": "27600",
            "PipelineII": "1",
            "PipelineDepth": "18"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "1216",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "1423",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "predict_Pipeline_GRU_clearstate_loop_row_GRU_clearstate_loop_col": {
        "Latency": {
          "LatencyBest": "130",
          "LatencyAvg": "130",
          "LatencyWorst": "130",
          "PipelineII": "130",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.187"
        },
        "Loops": [{
            "Name": "GRU_clearstate_loop_row_GRU_clearstate_loop_col",
            "TripCount": "128",
            "Latency": "128",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "19",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "146",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "gru_64_64_64_64_64_64_Pipeline_GRU_loop_x_col": {
        "Latency": {
          "LatencyBest": "199",
          "LatencyAvg": "199",
          "LatencyWorst": "199",
          "PipelineII": "199",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Loops": [{
            "Name": "GRU_loop_x_col",
            "TripCount": "64",
            "Latency": "197",
            "PipelineII": "3",
            "PipelineDepth": "9"
          }],
        "Area": {
          "FF": "145",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "164",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "gru_64_64_64_64_64_64_Pipeline_GRU_loop_x_bias": {
        "Latency": {
          "LatencyBest": "17",
          "LatencyAvg": "17",
          "LatencyWorst": "17",
          "PipelineII": "17",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.913"
        },
        "Loops": [{
            "Name": "GRU_loop_x_bias",
            "TripCount": "3",
            "Latency": "15",
            "PipelineII": "5",
            "PipelineDepth": "6"
          }],
        "Area": {
          "FF": "237",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "189",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "gru_64_64_64_64_64_64_Pipeline_GRU_loop_inner_col": {
        "Latency": {
          "LatencyBest": "199",
          "LatencyAvg": "199",
          "LatencyWorst": "199",
          "PipelineII": "199",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Loops": [{
            "Name": "GRU_loop_inner_col",
            "TripCount": "64",
            "Latency": "197",
            "PipelineII": "3",
            "PipelineDepth": "9"
          }],
        "Area": {
          "FF": "145",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "142",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "gru_64_64_64_64_64_64_Pipeline_GRU_loop_inner_bias": {
        "Latency": {
          "LatencyBest": "17",
          "LatencyAvg": "17",
          "LatencyWorst": "17",
          "PipelineII": "17",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.913"
        },
        "Loops": [{
            "Name": "GRU_loop_inner_bias",
            "TripCount": "3",
            "Latency": "15",
            "PipelineII": "5",
            "PipelineDepth": "6"
          }],
        "Area": {
          "FF": "237",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "189",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "pow_generic_float_s": {
        "Latency": {
          "LatencyBest": "9",
          "LatencyAvg": "9",
          "LatencyWorst": "9",
          "PipelineII": "1",
          "PipelineDepth": "10",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.602"
        },
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "~0",
          "DSP": "5",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "815",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "2656",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "exp_generic_double_s": {
        "Latency": {
          "LatencyBest": "8",
          "LatencyAvg": "8",
          "LatencyWorst": "8",
          "PipelineII": "1",
          "PipelineDepth": "9",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.225"
        },
        "Area": {
          "BRAM_18K": "5",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "1",
          "DSP": "22",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "1",
          "FF": "1053",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "2729",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "generic_tanh_float_s": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "21",
          "LatencyWorst": "39",
          "PipelineIIMin": "2",
          "PipelineIIMax": "39",
          "PipelineII": "2 ~ 39",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.225"
        },
        "Area": {
          "BRAM_18K": "5",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "1",
          "DSP": "30",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "2",
          "FF": "2376",
          "AVAIL_FF": "234240",
          "UTIL_FF": "1",
          "LUT": "4800",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "4",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "gru_64_64_64_64_64_64_s": {
        "Latency": {
          "LatencyBest": "1297",
          "LatencyAvg": "1316",
          "LatencyWorst": "1334",
          "PipelineIIMin": "1297",
          "PipelineIIMax": "1334",
          "PipelineII": "1297 ~ 1334",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.225"
        },
        "Loops": [
          {
            "Name": "GRU_loop_x_row",
            "TripCount": "3",
            "Latency": "606",
            "PipelineII": "",
            "PipelineDepth": "202"
          },
          {
            "Name": "GRU_loop_inner_row",
            "TripCount": "3",
            "Latency": "606",
            "PipelineII": "",
            "PipelineDepth": "202"
          }
        ],
        "Area": {
          "BRAM_18K": "6",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "2",
          "DSP": "40",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "3",
          "FF": "5051",
          "AVAIL_FF": "234240",
          "UTIL_FF": "2",
          "LUT": "9183",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "7",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "predict_Pipeline_GRU_syncstate_loop": {
        "Latency": {
          "LatencyBest": "66",
          "LatencyAvg": "66",
          "LatencyWorst": "66",
          "PipelineII": "66",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.474"
        },
        "Loops": [{
            "Name": "GRU_syncstate_loop",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "17",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "71",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "predict_Pipeline_GRU_clearstate_loop_row_GRU_clearstate_loop_col14": {
        "Latency": {
          "LatencyBest": "130",
          "LatencyAvg": "130",
          "LatencyWorst": "130",
          "PipelineII": "130",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.187"
        },
        "Loops": [{
            "Name": "GRU_clearstate_loop_row_GRU_clearstate_loop_col",
            "TripCount": "128",
            "Latency": "128",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "19",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "146",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "predict_Pipeline_GRU_syncstate_loop15": {
        "Latency": {
          "LatencyBest": "66",
          "LatencyAvg": "66",
          "LatencyWorst": "66",
          "PipelineII": "66",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.474"
        },
        "Loops": [{
            "Name": "GRU_syncstate_loop",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "17",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "71",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "predict_Pipeline_GRU_clearstate_loop_row_GRU_clearstate_loop_col16": {
        "Latency": {
          "LatencyBest": "130",
          "LatencyAvg": "130",
          "LatencyWorst": "130",
          "PipelineII": "130",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.187"
        },
        "Loops": [{
            "Name": "GRU_clearstate_loop_row_GRU_clearstate_loop_col",
            "TripCount": "128",
            "Latency": "128",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "19",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "146",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "gru_128_128_64_64_64_64_Pipeline_GRU_loop_x_col": {
        "Latency": {
          "LatencyBest": "391",
          "LatencyAvg": "391",
          "LatencyWorst": "391",
          "PipelineII": "391",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Loops": [{
            "Name": "GRU_loop_x_col",
            "TripCount": "128",
            "Latency": "389",
            "PipelineII": "3",
            "PipelineDepth": "9"
          }],
        "Area": {
          "FF": "146",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "188",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "gru_128_128_64_64_64_64_Pipeline_GRU_loop_x_bias": {
        "Latency": {
          "LatencyBest": "17",
          "LatencyAvg": "17",
          "LatencyWorst": "17",
          "PipelineII": "17",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.913"
        },
        "Loops": [{
            "Name": "GRU_loop_x_bias",
            "TripCount": "3",
            "Latency": "15",
            "PipelineII": "5",
            "PipelineDepth": "6"
          }],
        "Area": {
          "FF": "237",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "189",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "gru_128_128_64_64_64_64_Pipeline_GRU_loop_inner_col": {
        "Latency": {
          "LatencyBest": "199",
          "LatencyAvg": "199",
          "LatencyWorst": "199",
          "PipelineII": "199",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Loops": [{
            "Name": "GRU_loop_inner_col",
            "TripCount": "64",
            "Latency": "197",
            "PipelineII": "3",
            "PipelineDepth": "9"
          }],
        "Area": {
          "FF": "145",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "163",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "gru_128_128_64_64_64_64_Pipeline_GRU_loop_inner_bias": {
        "Latency": {
          "LatencyBest": "17",
          "LatencyAvg": "17",
          "LatencyWorst": "17",
          "PipelineII": "17",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.913"
        },
        "Loops": [{
            "Name": "GRU_loop_inner_bias",
            "TripCount": "3",
            "Latency": "15",
            "PipelineII": "5",
            "PipelineDepth": "6"
          }],
        "Area": {
          "FF": "237",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "189",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "gru_128_128_64_64_64_64_s": {
        "Latency": {
          "LatencyBest": "1873",
          "LatencyAvg": "1892",
          "LatencyWorst": "1910",
          "PipelineIIMin": "1873",
          "PipelineIIMax": "1910",
          "PipelineII": "1873 ~ 1910",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.225"
        },
        "Loops": [
          {
            "Name": "GRU_loop_x_row",
            "TripCount": "3",
            "Latency": "1182",
            "PipelineII": "",
            "PipelineDepth": "394"
          },
          {
            "Name": "GRU_loop_inner_row",
            "TripCount": "3",
            "Latency": "606",
            "PipelineII": "",
            "PipelineDepth": "202"
          }
        ],
        "Area": {
          "BRAM_18K": "6",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "2",
          "DSP": "40",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "3",
          "FF": "5054",
          "AVAIL_FF": "234240",
          "UTIL_FF": "2",
          "LUT": "9236",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "7",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "predict_Pipeline_GRU_syncstate_loop17": {
        "Latency": {
          "LatencyBest": "66",
          "LatencyAvg": "66",
          "LatencyWorst": "66",
          "PipelineII": "66",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.474"
        },
        "Loops": [{
            "Name": "GRU_syncstate_loop",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "17",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "71",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "predict_Pipeline_GRU_clearstate_loop_row_GRU_clearstate_loop_col18": {
        "Latency": {
          "LatencyBest": "130",
          "LatencyAvg": "130",
          "LatencyWorst": "130",
          "PipelineII": "130",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.187"
        },
        "Loops": [{
            "Name": "GRU_clearstate_loop_row_GRU_clearstate_loop_col",
            "TripCount": "128",
            "Latency": "128",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "19",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "146",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "predict_Pipeline_GRU_syncstate_loop19": {
        "Latency": {
          "LatencyBest": "66",
          "LatencyAvg": "66",
          "LatencyWorst": "66",
          "PipelineII": "66",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.474"
        },
        "Loops": [{
            "Name": "GRU_syncstate_loop",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "17",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "71",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "predict_Pipeline_RMAX_1_loop_row": {
        "Latency": {
          "LatencyBest": "434",
          "LatencyAvg": "434",
          "LatencyWorst": "434",
          "PipelineII": "434",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.019"
        },
        "Loops": [{
            "Name": "RMAX_1_loop_row",
            "TripCount": "431",
            "Latency": "432",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "113",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "177",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "predict": {
        "Latency": {
          "LatencyBest": "443112940",
          "LatencyAvg": "445733420",
          "LatencyWorst": "448215980",
          "PipelineIIMin": "443112941",
          "PipelineIIMax": "448215981",
          "PipelineII": "443112941 ~ 448215981",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.225"
        },
        "Loops": [
          {
            "Name": "INPUT_loop_H",
            "TripCount": "431",
            "Latency": "19395",
            "PipelineII": "",
            "PipelineDepth": "45"
          },
          {
            "Name": "P_CONV_0",
            "TripCount": "64",
            "Latency": "1106432",
            "PipelineII": "",
            "PipelineDepth": "17288"
          },
          {
            "Name": "P_BNORM_0",
            "TripCount": "64",
            "Latency": "1108160",
            "PipelineII": "",
            "PipelineDepth": "17315"
          },
          {
            "Name": "P_CONV_1",
            "TripCount": "64",
            "Latency": "70621248",
            "PipelineII": "",
            "PipelineDepth": "1103457"
          },
          {
            "Name": "P_BNORM_1",
            "TripCount": "64",
            "Latency": "1108160",
            "PipelineII": "",
            "PipelineDepth": "17315"
          },
          {
            "Name": "P_CONV_2",
            "TripCount": "64",
            "Latency": "35516288",
            "PipelineII": "",
            "PipelineDepth": "554942",
            "Loops": [{
                "Name": "P_CONV_2_M",
                "TripCount": "63",
                "Latency": "546273",
                "PipelineII": "",
                "PipelineDepth": "8671"
              }]
          },
          {
            "Name": "P_BNORM_2",
            "TripCount": "64",
            "Latency": "556480",
            "PipelineII": "",
            "PipelineDepth": "8695"
          },
          {
            "Name": "P_CONV_3",
            "TripCount": "64",
            "Latency": "35516288",
            "PipelineII": "",
            "PipelineDepth": "554942",
            "Loops": [{
                "Name": "P_CONV_3_M",
                "TripCount": "63",
                "Latency": "546273",
                "PipelineII": "",
                "PipelineDepth": "8671"
              }]
          },
          {
            "Name": "P_BNORM_3",
            "TripCount": "64",
            "Latency": "556480",
            "PipelineII": "",
            "PipelineDepth": "8695"
          },
          {
            "Name": "P_CONV_4",
            "TripCount": "64",
            "Latency": "17862528",
            "PipelineII": "",
            "PipelineDepth": "279102",
            "Loops": [{
                "Name": "P_CONV_4_M",
                "TripCount": "63",
                "Latency": "274743",
                "PipelineII": "",
                "PipelineDepth": "4361"
              }]
          },
          {
            "Name": "P_BNORM_4",
            "TripCount": "64",
            "Latency": "280448",
            "PipelineII": "",
            "PipelineDepth": "4382"
          },
          {
            "Name": "P_CONV_5",
            "TripCount": "64",
            "Latency": "17862528",
            "PipelineII": "",
            "PipelineDepth": "279102",
            "Loops": [{
                "Name": "P_CONV_5_M",
                "TripCount": "63",
                "Latency": "274743",
                "PipelineII": "",
                "PipelineDepth": "4361"
              }]
          },
          {
            "Name": "P_BNORM_5",
            "TripCount": "64",
            "Latency": "280448",
            "PipelineII": "",
            "PipelineDepth": "4382"
          },
          {
            "Name": "P_GRU_0_F_LINES",
            "TripCount": "431",
            "LatencyMin": "35861355",
            "LatencyMax": "36881963",
            "Latency": "35861355 ~ 36881963",
            "PipelineII": "",
            "PipelineDepthMin": "83205",
            "PipelineDepthMax": "85573",
            "PipelineDepth": "83205 ~ 85573",
            "Loops": [{
                "Name": "P_GRU_0_F_COLS",
                "TripCount": "64",
                "LatencyMin": "83136",
                "LatencyMax": "85504",
                "Latency": "83136 ~ 85504",
                "PipelineII": "",
                "PipelineDepthMin": "1299",
                "PipelineDepthMax": "1336",
                "PipelineDepth": "1299 ~ 1336"
              }]
          },
          {
            "Name": "P_GRU_0_B_LINES",
            "TripCount": "431",
            "LatencyMin": "35861355",
            "LatencyMax": "36881963",
            "Latency": "35861355 ~ 36881963",
            "PipelineII": "",
            "PipelineDepthMin": "83205",
            "PipelineDepthMax": "85573",
            "PipelineDepth": "83205 ~ 85573",
            "Loops": [{
                "Name": "P_GRU_0_B_COLS",
                "TripCount": "64",
                "LatencyMin": "83136",
                "LatencyMax": "85504",
                "Latency": "83136 ~ 85504",
                "PipelineII": "",
                "PipelineDepthMin": "1299",
                "PipelineDepthMax": "1336",
                "PipelineDepth": "1299 ~ 1336"
              }]
          },
          {
            "Name": "P_GRU_1_F_LINES",
            "TripCount": "431",
            "LatencyMin": "103469739",
            "LatencyMax": "105510955",
            "Latency": "103469739 ~ 105510955",
            "PipelineII": "",
            "PipelineDepthMin": "240069",
            "PipelineDepthMax": "244805",
            "PipelineDepth": "240069 ~ 244805",
            "Loops": [{
                "Name": "P_GRU_1_F_COLS",
                "TripCount": "128",
                "LatencyMin": "240000",
                "LatencyMax": "244736",
                "Latency": "240000 ~ 244736",
                "PipelineII": "",
                "PipelineDepthMin": "1875",
                "PipelineDepthMax": "1912",
                "PipelineDepth": "1875 ~ 1912"
              }]
          },
          {
            "Name": "P_GRU_1_B_LINES",
            "TripCount": "431",
            "LatencyMin": "51749739",
            "LatencyMax": "52770347",
            "Latency": "51749739 ~ 52770347",
            "PipelineII": "",
            "PipelineDepthMin": "120069",
            "PipelineDepthMax": "122437",
            "PipelineDepth": "120069 ~ 122437",
            "Loops": [{
                "Name": "P_GRU_1_B_COLS",
                "TripCount": "64",
                "LatencyMin": "120000",
                "LatencyMax": "122368",
                "Latency": "120000 ~ 122368",
                "PipelineII": "",
                "PipelineDepthMin": "1875",
                "PipelineDepthMax": "1912",
                "PipelineDepth": "1875 ~ 1912"
              }]
          },
          {
            "Name": "P_TDIST_0",
            "TripCount": "431",
            "Latency": "32522398",
            "PipelineII": "",
            "PipelineDepth": "75458",
            "Loops": [{
                "Name": "TDIST_loop_col",
                "TripCount": "64",
                "Latency": "75456",
                "PipelineII": "",
                "PipelineDepth": "1179",
                "Loops": [{
                    "Name": "TDIST_loop_row",
                    "TripCount": "128",
                    "Latency": "1152",
                    "PipelineII": "",
                    "PipelineDepth": "9"
                  }]
              }]
          },
          {
            "Name": "P_TDIST_1",
            "TripCount": "431",
            "Latency": "259462",
            "PipelineII": "",
            "PipelineDepth": "602",
            "Loops": [{
                "Name": "TDIST_loop_row",
                "TripCount": "64",
                "Latency": "576",
                "PipelineII": "",
                "PipelineDepth": "9"
              }]
          }
        ],
        "Area": {
          "BRAM_18K": "11508",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "3995",
          "DSP": "340",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "27",
          "FF": "53759",
          "AVAIL_FF": "234240",
          "UTIL_FF": "22",
          "LUT": "118063",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "100",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-07-08 17:29:25 +0100",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2"
  }
}
