

================================================================
== Vivado HLS Report for 'padding2d_fix16'
================================================================
* Date:           Sat Dec 28 21:58:59 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.67|     3.903|        3.33|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |  134|  17189|  134|  17189|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-------+------------+-----------+-----------+---------+----------+
        |                 |   Latency   |  Iteration |  Initiation Interval  |   Trip  |          |
        |    Loop Name    | min |  max  |   Latency  |  achieved |   target  |  Count  | Pipelined|
        +-----------------+-----+-------+------------+-----------+-----------+---------+----------+
        |- Loop 1         |  129|  17184| 129 ~ 1074 |          -|          -|  1 ~ 16 |    no    |
        | + Loop 1.1      |   10|     31|           1|          1|          1| 10 ~ 31 |    yes   |
        | + Loop 1.2      |  105|   1008|   15 ~ 36  |          -|          -|  7 ~ 28 |    no    |
        |  ++ Loop 1.2.1  |    8|     29|           3|          1|          1|  7 ~ 28 |    yes   |
        |  ++ Loop 1.2.2  |    2|      2|           1|          1|          1|        2|    yes   |
        | + Loop 1.3      |    8|     29|           1|          1|          1|  8 ~ 29 |    yes   |
        +-----------------+-----+-------+------------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    711|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    296|    -|
|Register         |        -|      -|     533|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     533|   1007|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln13_1_fu_360_p2     |     *    |      0|  0|  33|           5|           7|
    |mul_ln13_fu_434_p2       |     *    |      0|  0|  33|           7|           7|
    |add_ln13_10_fu_663_p2    |     +    |      0|  0|  19|          14|          14|
    |add_ln13_11_fu_411_p2    |     +    |      0|  0|  16|           5|           5|
    |add_ln13_12_fu_415_p2    |     +    |      0|  0|  16|           1|           5|
    |add_ln13_13_fu_482_p2    |     +    |      0|  0|  15|           5|           5|
    |add_ln13_15_fu_668_p2    |     +    |      0|  0|  15|           5|           5|
    |add_ln13_16_fu_673_p2    |     +    |      0|  0|  15|           5|           5|
    |add_ln13_1_fu_458_p2     |     +    |      0|  0|  16|          10|          10|
    |add_ln13_2_fu_463_p2     |     +    |      0|  0|  16|          10|          10|
    |add_ln13_3_fu_395_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln13_4_fu_405_p2     |     +    |      0|  0|  15|           3|           6|
    |add_ln13_5_fu_383_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln13_6_fu_653_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln13_7_fu_658_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln13_8_fu_490_p2     |     +    |      0|  0|  16|           3|          10|
    |add_ln13_9_fu_495_p2     |     +    |      0|  0|  16|          10|          10|
    |add_ln13_fu_343_p2       |     +    |      0|  0|  15|           2|           5|
    |add_ln20_1_fu_568_p2     |     +    |      0|  0|  23|          16|          16|
    |add_ln20_2_fu_600_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln20_fu_531_p2       |     +    |      0|  0|  23|          16|           1|
    |add_ln23_1_fu_547_p2     |     +    |      0|  0|  16|          16|          16|
    |add_ln23_3_fu_622_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln23_4_fu_627_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln23_fu_542_p2       |     +    |      0|  0|  16|          16|          16|
    |add_ln30_1_fu_583_p2     |     +    |      0|  0|  19|          14|           1|
    |add_ln30_fu_563_p2       |     +    |      0|  0|  19|          14|          14|
    |depth_fu_510_p2          |     +    |      0|  0|  15|           5|           1|
    |empty_34_fu_370_p2       |     +    |      0|  0|  15|           2|           5|
    |empty_35_fu_390_p2       |     +    |      0|  0|  15|           1|           5|
    |height_fu_557_p2         |     +    |      0|  0|  15|           5|           1|
    |i_count_fu_537_p2        |     +    |      0|  0|  19|          14|          14|
    |o_count_6_fu_647_p2      |     +    |      0|  0|  23|          16|           1|
    |o_count_7_fu_589_p2      |     +    |      0|  0|  19|          14|           1|
    |o_count_8_fu_616_p2      |     +    |      0|  0|  19|          14|           1|
    |icmp_ln13_fu_505_p2      |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln15_fu_520_p2      |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln23_fu_552_p2      |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln25_fu_572_p2      |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln34_fu_605_p2      |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln43_fu_636_p2      |   icmp   |      0|  0|  11|           5|           5|
    |ap_enable_pp1            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 711|         380|         329|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  65|         16|    1|         16|
    |ap_enable_reg_pp1_iter1             |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2             |   9|          2|    1|          2|
    |ap_phi_mux_o_count_3_phi_fu_302_p4  |   9|          2|   14|         28|
    |depth_0_reg_223                     |   9|          2|    5|         10|
    |height_0_reg_288                    |   9|          2|    5|         10|
    |i_count_0_reg_211                   |   9|          2|   14|         28|
    |i_count_1_reg_277                   |   9|          2|   14|         28|
    |i_count_2_reg_310                   |   9|          2|   14|         28|
    |indvars_iv10_reg_189                |   9|          2|   14|         28|
    |indvars_iv1_reg_169                 |   9|          2|   14|         28|
    |indvars_iv2_reg_149                 |   9|          2|    5|         10|
    |indvars_iv_reg_159                  |   9|          2|    5|         10|
    |o_count_0_reg_199                   |   9|          2|   16|         32|
    |o_count_1_reg_234                   |   9|          2|   16|         32|
    |o_count_2_reg_266                   |   9|          2|   14|         28|
    |o_count_3_reg_299                   |   9|          2|   14|         28|
    |o_count_4_reg_320                   |   9|          2|   14|         28|
    |o_count_5_reg_330                   |   9|          2|   16|         32|
    |o_count_reg_255                     |   9|          2|   14|         28|
    |output_r_address0                   |  27|          5|   14|         70|
    |output_r_d0                         |  15|          3|   16|         48|
    |phi_ln13_1_reg_244                  |   9|          2|   14|         28|
    |phi_ln13_reg_179                    |   9|          2|   14|         28|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 296|         66|  269|        610|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln13_12_reg_762              |   5|   0|    5|          0|
    |add_ln13_13_reg_820              |   5|   0|    5|          0|
    |add_ln13_3_reg_747               |   6|   0|    6|          0|
    |add_ln13_4_reg_757               |   5|   0|    6|          1|
    |add_ln13_5_reg_734               |   5|   0|    5|          0|
    |add_ln13_reg_692                 |   5|   0|    5|          0|
    |add_ln20_1_reg_878               |  16|   0|   16|          0|
    |add_ln20_2_reg_907               |  14|   0|   14|          0|
    |add_ln23_1_reg_858               |  16|   0|   16|          0|
    |add_ln30_reg_873                 |  14|   0|   14|          0|
    |ap_CS_fsm                        |  15|   0|   15|          0|
    |ap_enable_reg_pp1_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2          |   1|   0|    1|          0|
    |depth_0_reg_223                  |   5|   0|    5|          0|
    |depth_reg_840                    |   5|   0|    5|          0|
    |empty_34_reg_714                 |   5|   0|    5|          0|
    |empty_35_reg_740                 |   5|   0|    5|          0|
    |empty_36_reg_729                 |   5|   0|    5|          0|
    |empty_37_reg_826                 |   5|   0|    5|          0|
    |empty_reg_708                    |  10|   0|   10|          0|
    |height_0_reg_288                 |   5|   0|    5|          0|
    |height_reg_868                   |   5|   0|    5|          0|
    |i_count_0_reg_211                |  14|   0|   14|          0|
    |i_count_1_reg_277                |  14|   0|   14|          0|
    |i_count_2_reg_310                |  14|   0|   14|          0|
    |i_count_reg_853                  |  14|   0|   14|          0|
    |icmp_ln25_reg_883                |   1|   0|    1|          0|
    |icmp_ln25_reg_883_pp1_iter1_reg  |   1|   0|    1|          0|
    |indvars_iv10_reg_189             |  14|   0|   14|          0|
    |indvars_iv1_reg_169              |  14|   0|   14|          0|
    |indvars_iv2_reg_149              |   5|   0|    5|          0|
    |indvars_iv_reg_159               |   5|   0|    5|          0|
    |input_load_reg_902               |  16|   0|   16|          0|
    |mul_ln13_1_reg_703               |  12|   0|   12|          0|
    |mul_ln13_reg_779                 |  14|   0|   14|          0|
    |o_count_0_reg_199                |  16|   0|   16|          0|
    |o_count_1_reg_234                |  16|   0|   16|          0|
    |o_count_2_reg_266                |  14|   0|   14|          0|
    |o_count_3_reg_299                |  14|   0|   14|          0|
    |o_count_3_reg_299_pp1_iter1_reg  |  14|   0|   14|          0|
    |o_count_4_reg_320                |  14|   0|   14|          0|
    |o_count_5_reg_330                |  16|   0|   16|          0|
    |o_count_7_reg_897                |  14|   0|   14|          0|
    |o_count_reg_255                  |  14|   0|   14|          0|
    |p_cast5_reg_799                  |   5|   0|   16|         11|
    |p_cast9_reg_789                  |   5|   0|   16|         11|
    |phi_ln13_1_reg_244               |  14|   0|   14|          0|
    |phi_ln13_reg_179                 |  14|   0|   14|          0|
    |sext_ln5_1_reg_698               |   7|   0|    7|          0|
    |shl_ln13_reg_752                 |   5|   0|    6|          1|
    |trunc_ln13_1_reg_724             |   5|   0|    5|          0|
    |trunc_ln13_reg_685               |   5|   0|    5|          0|
    |zext_ln13_10_reg_831             |  10|   0|   14|          4|
    |zext_ln13_2_reg_774              |   7|   0|   14|          7|
    |zext_ln13_5_reg_784              |  12|   0|   16|          4|
    |zext_ln13_6_reg_804              |  10|   0|   14|          4|
    |zext_ln13_reg_767                |   5|   0|   14|          9|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 533|   0|  585|         52|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------+-----+-----+------------+-----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_done            | out |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|input_depth        |  in |    7|   ap_none  |   input_depth   |    scalar    |
|input_height       |  in |    6|   ap_none  |   input_height  |    scalar    |
|input_width        |  in |    6|   ap_none  |   input_width   |    scalar    |
|input_r_address0   | out |   14|  ap_memory |     input_r     |     array    |
|input_r_ce0        | out |    1|  ap_memory |     input_r     |     array    |
|input_r_q0         |  in |   16|  ap_memory |     input_r     |     array    |
|output_r_address0  | out |   14|  ap_memory |     output_r    |     array    |
|output_r_ce0       | out |    1|  ap_memory |     output_r    |     array    |
|output_r_we0       | out |    1|  ap_memory |     output_r    |     array    |
|output_r_d0        | out |   16|  ap_memory |     output_r    |     array    |
+-------------------+-----+-----+------------+-----------------+--------------+

