# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-y /home/mulin/chiplab/IP/myCPU -y /home/mulin/chiplab/IP/CONFREG -y /home/mulin/chiplab/IP/AXI_DELAY_RAND -y /home/mulin/chiplab/IP/AXI_SRAM_BRIDGE -y /home/mulin/chiplab/IP/AMBA -y /home/mulin/chiplab/IP/APB_DEV -y /home/mulin/chiplab/IP/APB_DEV/URT -y /home/mulin/chiplab/IP/APB_DEV/NAND -y ../testbench -y /home/mulin/chiplab/chip/soc_demo/sim --trace-fst --savable --threads 1 -O3 -Wno-fatal -DSIMU -DSIMULATION=1 -Wall --trace -cc -DDIFFTEST_EN simu_top.v difftest.v /home/mulin/chiplab/IP/myCPU/addr_trans.v /home/mulin/chiplab/IP/myCPU/alu.v /home/mulin/chiplab/IP/myCPU/axi_bridge.v /home/mulin/chiplab/IP/myCPU/btb.v /home/mulin/chiplab/IP/myCPU/csr.v /home/mulin/chiplab/IP/myCPU/dcache.v /home/mulin/chiplab/IP/myCPU/div.v /home/mulin/chiplab/IP/myCPU/exe_stage.v /home/mulin/chiplab/IP/myCPU/icache.v /home/mulin/chiplab/IP/myCPU/id_stage.v /home/mulin/chiplab/IP/myCPU/if_stage.v /home/mulin/chiplab/IP/myCPU/mem_stage.v /home/mulin/chiplab/IP/myCPU/mul.v /home/mulin/chiplab/IP/myCPU/mycpu_top.v /home/mulin/chiplab/IP/myCPU/perf_counter.v /home/mulin/chiplab/IP/myCPU/regfile.v /home/mulin/chiplab/IP/myCPU/tlb_entry.v /home/mulin/chiplab/IP/myCPU/tools.v /home/mulin/chiplab/IP/myCPU/wb_stage.v /home/mulin/chiplab/IP/CONFREG/confreg_sim.v /home/mulin/chiplab/IP/AXI_DELAY_RAND/soc_axi_delay_rand.v /home/mulin/chiplab/IP/AXI_SRAM_BRIDGE/soc_axi_sram_bridge.v /home/mulin/chiplab/IP/AMBA/axi2apb.v /home/mulin/chiplab/IP/AMBA/axi_mux_sim.v /home/mulin/chiplab/IP/APB_DEV/apb_dev_top.v /home/mulin/chiplab/IP/APB_DEV/apb_mux2.v /home/mulin/chiplab/IP/APB_DEV/URT/raminfr.v /home/mulin/chiplab/IP/APB_DEV/URT/uart_receiver.v /home/mulin/chiplab/IP/APB_DEV/URT/uart_regs.v /home/mulin/chiplab/IP/APB_DEV/URT/uart_rfifo.v /home/mulin/chiplab/IP/APB_DEV/URT/uart_sync_flops.v /home/mulin/chiplab/IP/APB_DEV/URT/uart_tfifo.v /home/mulin/chiplab/IP/APB_DEV/URT/uart_top.v /home/mulin/chiplab/IP/APB_DEV/URT/uart_transmitter.v /home/mulin/chiplab/IP/APB_DEV/NAND/nand.v"
S      9436  8021194  1714017806   897563337  1709209579   158166000 "../testbench/difftest.v"
S      4003  8021218  1714017806   901563304  1709209579   158166000 "../testbench/simu_top.v"
S     33567  7895211  1712662345   957120875  1709209579    18167073 "/home/mulin/chiplab/IP/AMBA/axi2apb.v"
S     31969  7895213  1712662345   957120875  1709209579    22167065 "/home/mulin/chiplab/IP/AMBA/axi_mux_sim.v"
S     77690  7895217  1712662345   957120875  1709209579    22167065 "/home/mulin/chiplab/IP/APB_DEV/NAND/nand.v"
S      2451  7895219  1712662345   957120875  1709209579    22167065 "/home/mulin/chiplab/IP/APB_DEV/URT/raminfr.v"
S      4885  7895220  1712662345   957120875  1709209579    22167065 "/home/mulin/chiplab/IP/APB_DEV/URT/uart_defines.h"
S     11576  7895221  1712662345   957120875  1709209579    22167065 "/home/mulin/chiplab/IP/APB_DEV/URT/uart_receiver.v"
S     18592  7895222  1712662345   957120875  1709209579    22167065 "/home/mulin/chiplab/IP/APB_DEV/URT/uart_regs.v"
S      5178  7895223  1712662345   957120875  1709209579    22167065 "/home/mulin/chiplab/IP/APB_DEV/URT/uart_rfifo.v"
S      2831  7895224  1712662345   957120875  1709209579    22167065 "/home/mulin/chiplab/IP/APB_DEV/URT/uart_sync_flops.v"
S      3598  7895225  1712662345   957120875  1709209579    22167065 "/home/mulin/chiplab/IP/APB_DEV/URT/uart_tfifo.v"
S      3471  7895226  1712662345   957120875  1709209579    22167065 "/home/mulin/chiplab/IP/APB_DEV/URT/uart_top.v"
S      8347  7895227  1712662345   957120875  1709209579    22167065 "/home/mulin/chiplab/IP/APB_DEV/URT/uart_transmitter.v"
S     12956  7895228  1712662345   957120875  1709209579    22167065 "/home/mulin/chiplab/IP/APB_DEV/apb_dev_top.v"
S      6307  7895231  1712662345   957120875  1709209579    22167065 "/home/mulin/chiplab/IP/APB_DEV/apb_mux2.v"
S      4053  7895232  1712662345   957120875  1709209579    22167065 "/home/mulin/chiplab/IP/APB_DEV/nand_module.v"
S      8630  7895234  1712662345   957120875  1709209579    22167065 "/home/mulin/chiplab/IP/AXI_DELAY_RAND/soc_axi_delay_rand.v"
S     20670  7895236  1712662345   957120875  1709209579    22167065 "/home/mulin/chiplab/IP/AXI_SRAM_BRIDGE/soc_axi_sram_bridge.v"
S     23583  7895240  1712662345   961120795  1709209579    22167065 "/home/mulin/chiplab/IP/CONFREG/confreg_sim.v"
S      8823  7895273  1712662345   961120795  1709209579    82166940 "/home/mulin/chiplab/IP/myCPU/addr_trans.v"
S      3066  7895274  1712662345   961120795  1709209579    82166940 "/home/mulin/chiplab/IP/myCPU/alu.v"
S     10106  7895275  1712662345   961120795  1709209579    82166940 "/home/mulin/chiplab/IP/myCPU/axi_bridge.v"
S      6962  7895276  1712662345   961120795  1709209579    82166940 "/home/mulin/chiplab/IP/myCPU/btb.v"
S      1409  7895277  1712662345   961120795  1709209579    82166940 "/home/mulin/chiplab/IP/myCPU/csr.h"
S     23429  7895278  1712662345   961120795  1709209579    82166940 "/home/mulin/chiplab/IP/myCPU/csr.v"
S     29815  7895279  1712662345   961120795  1709209579    82166940 "/home/mulin/chiplab/IP/myCPU/dcache.v"
S      2517  7895280  1712662345   961120795  1709209579    82166940 "/home/mulin/chiplab/IP/myCPU/div.v"
S     13681  7895281  1712662345   961120795  1709209579    82166940 "/home/mulin/chiplab/IP/myCPU/exe_stage.v"
S     20028  7895282  1712662345   961120795  1709209579    82166940 "/home/mulin/chiplab/IP/myCPU/icache.v"
S     37099  7895283  1712662345   961120795  1709209579    82166940 "/home/mulin/chiplab/IP/myCPU/id_stage.v"
S     12927  7895284  1712662345   961120795  1709209579    82166940 "/home/mulin/chiplab/IP/myCPU/if_stage.v"
S     13537  7895285  1712662345   961120795  1709209579    82166940 "/home/mulin/chiplab/IP/myCPU/mem_stage.v"
S      6045  7895286  1712662345   961120795  1709209579    82166940 "/home/mulin/chiplab/IP/myCPU/mul.v"
S       631  7895287  1712662345   961120795  1709209579    82166940 "/home/mulin/chiplab/IP/myCPU/mycpu.h"
S     43670  7895288  1712662345   961120795  1709209579    86166931 "/home/mulin/chiplab/IP/myCPU/mycpu_top.v"
S      1623  7895289  1712662345   961120795  1709209579    86166931 "/home/mulin/chiplab/IP/myCPU/perf_counter.v"
S       872  7895290  1712662345   961120795  1709209579    86166931 "/home/mulin/chiplab/IP/myCPU/regfile.v"
S      9268  7895291  1712662345   961120795  1709209579    86166931 "/home/mulin/chiplab/IP/myCPU/tlb_entry.v"
S      2360  7895292  1712662345   961120795  1709209579    86166931 "/home/mulin/chiplab/IP/myCPU/tools.v"
S     11934  7895293  1712662345   961120795  1709209579    86166931 "/home/mulin/chiplab/IP/myCPU/wb_stage.v"
S      3536  7895372  1712662345   961120795  1709209579   138166822 "/home/mulin/chiplab/chip/soc_demo/sim/config.h"
S     34342  7895373  1712662345   961120795  1709209579   138166822 "/home/mulin/chiplab/chip/soc_demo/sim/soc_top.v"
S  10041080 21234281  1712831172   128076142  1712831172   128076142 "/usr/local/bin/verilator_bin"
T      7377  9446555  1717200483   620886226  1717200483   620886226 "obj_dir/Vsimu_top.cpp"
T      3889  9446553  1717200483   620886226  1717200483   620886226 "obj_dir/Vsimu_top.h"
T      1509  9446665  1717200484   220870135  1717200484   220870135 "obj_dir/Vsimu_top.mk"
T     29064  9446549  1717200483   620886226  1717200483   620886226 "obj_dir/Vsimu_top__ConstPool_0.cpp"
T       684  9446548  1717200483   616886333  1717200483   616886333 "obj_dir/Vsimu_top__Dpi.cpp"
T      2822  9446543  1717200483   616886333  1717200483   616886333 "obj_dir/Vsimu_top__Dpi.h"
T      1500  9446540  1717200483   616886333  1717200483   616886333 "obj_dir/Vsimu_top__Syms.cpp"
T      1354  9446541  1717200483   616886333  1717200483   616886333 "obj_dir/Vsimu_top__Syms.h"
T    746012  9446657  1717200484   124872708  1717200484   124872708 "obj_dir/Vsimu_top__Trace__0.cpp"
T   2468271  9446649  1717200484     4875926  1717200484     4875926 "obj_dir/Vsimu_top__Trace__0__Slow.cpp"
T    728906  9446658  1717200484   136872386  1717200484   136872386 "obj_dir/Vsimu_top__Trace__1.cpp"
T    700123  9446650  1717200484    16875604  1717200484    16875604 "obj_dir/Vsimu_top__Trace__1__Slow.cpp"
T    729944  9446659  1717200484   148872065  1717200484   148872065 "obj_dir/Vsimu_top__Trace__2.cpp"
T    700995  9446651  1717200484    28875282  1717200484    28875282 "obj_dir/Vsimu_top__Trace__2__Slow.cpp"
T   1307567  9446660  1717200484   168871529  1717200484   168871529 "obj_dir/Vsimu_top__Trace__3.cpp"
T    702070  9446652  1717200484    40874960  1717200484    40874960 "obj_dir/Vsimu_top__Trace__3__Slow.cpp"
T   1432216  9446661  1717200484   192870885  1717200484   192870885 "obj_dir/Vsimu_top__Trace__4.cpp"
T   1244027  9446653  1717200484    60874424  1717200484    60874424 "obj_dir/Vsimu_top__Trace__4__Slow.cpp"
T   1225270  9446662  1717200484   212870349  1717200484   212870349 "obj_dir/Vsimu_top__Trace__5.cpp"
T   1352115  9446654  1717200484    84873781  1717200484    84873781 "obj_dir/Vsimu_top__Trace__5__Slow.cpp"
T    398683  9446663  1717200484   216870241  1717200484   216870241 "obj_dir/Vsimu_top__Trace__6.cpp"
T   1184766  9446655  1717200484   104873245  1717200484   104873245 "obj_dir/Vsimu_top__Trace__6__Slow.cpp"
T    398392  9446656  1717200484   108873137  1717200484   108873137 "obj_dir/Vsimu_top__Trace__7__Slow.cpp"
T    246775  9446556  1717200483   624886118  1717200483   624886118 "obj_dir/Vsimu_top___024root.h"
T    742200  9446635  1717200483   820880860  1717200483   820880860 "obj_dir/Vsimu_top___024root__DepSet_h01c9ced2__0.cpp"
T    969552  9446636  1717200483   836880432  1717200483   836880432 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__0.cpp"
T   1126389  9446618  1717200483   672884831  1717200483   672884831 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__0__Slow.cpp"
T    940830  9446637  1717200483   852880003  1717200483   852880003 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__1.cpp"
T    890204  9446627  1717200483   688884402  1717200483   688884402 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__1__Slow.cpp"
T    773989  9446638  1717200483   868879574  1717200483   868879574 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__2.cpp"
T    682350  9446628  1717200483   704883972  1717200483   704883972 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__2__Slow.cpp"
T    640525  9446639  1717200483   880879251  1717200483   880879251 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__3.cpp"
T    600772  9446629  1717200483   716883651  1717200483   716883651 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__3__Slow.cpp"
T    724518  9446640  1717200483   896878822  1717200483   896878822 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__4.cpp"
T    807849  9446630  1717200483   728883328  1717200483   728883328 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__4__Slow.cpp"
T    829807  9446641  1717200483   908878500  1717200483   908878500 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__5.cpp"
T    831104  9446631  1717200483   744882899  1717200483   744882899 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__5__Slow.cpp"
T    739842  9446642  1717200483   920878179  1717200483   920878179 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__6.cpp"
T    649936  9446632  1717200483   756882578  1717200483   756882578 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__6__Slow.cpp"
T   1056636  9446643  1717200483   940877642  1717200483   940877642 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__7.cpp"
T   1038481  9446633  1717200483   772882148  1717200483   772882148 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__7__Slow.cpp"
T    804861  9446644  1717200483   952877320  1717200483   952877320 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__8.cpp"
T    756236  9446634  1717200483   788881719  1717200483   788881719 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__8__Slow.cpp"
T     40424  9446645  1717200483   956877213  1717200483   956877213 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__9.cpp"
T    434594  9446567  1717200483   636885796  1717200483   636885796 "obj_dir/Vsimu_top___024root__Slow.cpp"
T       791  9446557  1717200483   624886118  1717200483   624886118 "obj_dir/Vsimu_top___024unit.h"
T       525  9446647  1717200483   956877213  1717200483   956877213 "obj_dir/Vsimu_top___024unit__DepSet_h82bd2113__0__Slow.cpp"
T     19168  9446648  1717200483   956877213  1717200483   956877213 "obj_dir/Vsimu_top___024unit__DepSet_hf2f07682__0.cpp"
T      1096  9446646  1717200483   956877213  1717200483   956877213 "obj_dir/Vsimu_top___024unit__Slow.cpp"
T      4026  9446666  1717200484   220870135  1717200484   220870135 "obj_dir/Vsimu_top__ver.d"
T         0        0  1717200484   220870135  1717200484   220870135 "obj_dir/Vsimu_top__verFiles.dat"
T      3158  9446664  1717200484   220870135  1717200484   220870135 "obj_dir/Vsimu_top_classes.mk"
