==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./enc_ip/solution2/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc pt 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia_enc clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc ct 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia_enc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.012 seconds; current allocated memory: 662.332 MB.
INFO: [HLS 200-10] Analyzing design file 'src/enc.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.688 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'ClefiaGfn4_label3' is marked as complete unroll implied by the pipeline pragma (src/enc.c:186:21)
INFO: [HLS 214-291] Loop 'ByteXor_label2' is marked as complete unroll implied by the pipeline pragma (src/enc.c:116:18)
INFO: [HLS 214-291] Loop 'ByteCpy_label1' is marked as complete unroll implied by the pipeline pragma (src/enc.c:109:18)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn4_label3' (src/enc.c:186:21) in function 'ClefiaGfn4' completely with a factor of 18 (src/enc.c:182:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (src/enc.c:116:18) in function 'ByteXor' completely with a factor of 4 (src/enc.c:115:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF0Xor' (src/enc.c:136:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (src/enc.c:136:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF0Xor' (src/enc.c:136:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF1Xor' (src/enc.c:159:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (src/enc.c:159:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF1Xor' (src/enc.c:159:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaEncrypt' (src/enc.c:277:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaEncrypt' (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaEncrypt' completely with a factor of 16 (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaF1Xor' completely with a factor of 4 (src/enc.c:159:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaF0Xor' completely with a factor of 4 (src/enc.c:136:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.059 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ClefiaEncrypt.1' into 'clefia_enc' (src/enc.c:312).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:282->src/enc.c:312).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:283->src/enc.c:312).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:185).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:191).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:192).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:191).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:192).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:191).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:192).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:191).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:192).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:191).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:192).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:191).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:192).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:191).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:192).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:191).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:192).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:191).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:192).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:191).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:192).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:191).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:192).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:191).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:192).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:191).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:192).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:191).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:192).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:191).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:192).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:191).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:192).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:191).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:192).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:195).
INFO: [XFORM 203-603] Inlining function 'ByteXor.1' into 'clefia_enc' (src/enc.c:289->src/enc.c:312).
INFO: [XFORM 203-603] Inlining function 'ByteXor.1' into 'clefia_enc' (src/enc.c:290->src/enc.c:312).
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.696 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.373 seconds; current allocated memory: 1.099 GB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'clefia_enc' (src/enc.c:11:18).
INFO: [HLS 200-489] Unrolling loop 'ByteCpy_label1' (src/enc.c:107) in function 'clefia_enc' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 'fin' (src/enc.c:183) automatically.
INFO: [XFORM 203-102] Partitioning array 'fout' (src/enc.c:183) automatically.
INFO: [XFORM 203-102] Partitioning array 'rin' (src/enc.c:278) automatically.
INFO: [XFORM 203-102] Partitioning array 'rout.i' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'clefia_enc' (src/enc.c:11:19)...1285 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.298 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.732 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clefia_enc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'clefia_enc'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc' (function 'clefia_enc'): Unable to schedule 'load' operation ('pt_load', src/enc.c:110) on array 'pt' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc' (function 'clefia_enc'): Unable to schedule 'load' operation ('pt_load_1', src/enc.c:110) on array 'pt' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc' (function 'clefia_enc'): Unable to schedule 'load' operation ('pt_load_2', src/enc.c:110) on array 'pt' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc' (function 'clefia_enc'): Unable to schedule 'load' operation ('pt_load_3', src/enc.c:110) on array 'pt' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc' (function 'clefia_enc'): Unable to schedule 'load' operation ('pt_load_6', src/enc.c:110) on array 'pt' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc' (function 'clefia_enc'): Unable to schedule 'load' operation ('pt_load_14', src/enc.c:110) on array 'pt' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'pt'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 62, function 'clefia_enc'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 5.599 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.946 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia_enc/pt' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia_enc/ct' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clefia_enc' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc' pipeline 'clefia_enc' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Bundling port 'pt', 'ct' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.597 seconds; current allocated memory: 1.099 GB.
INFO: [RTMG 210-279] Implementing memory 'clefia_enc_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_enc_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 13 seconds. CPU system time: 1 seconds. Elapsed time: 14.584 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.099 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for clefia_enc.
INFO: [VLOG 209-307] Generating Verilog RTL for clefia_enc.
INFO: [HLS 200-789] **** Estimated Fmax: 142.90 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 34 seconds. CPU system time: 1 seconds. Elapsed time: 39.171 seconds; current allocated memory: 472.445 MB.
INFO: [HLS 200-112] Total CPU user time: 35 seconds. Total CPU system time: 2 seconds. Total elapsed time: 40.264 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./enc_ip/solution2/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc pt 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia_enc clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc ct 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia_enc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 660.738 MB.
INFO: [HLS 200-10] Analyzing design file 'src/enc.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.686 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'ClefiaGfn4_label3' is marked as complete unroll implied by the pipeline pragma (src/enc.c:186:21)
INFO: [HLS 214-291] Loop 'ByteXor_label2' is marked as complete unroll implied by the pipeline pragma (src/enc.c:116:18)
INFO: [HLS 214-291] Loop 'ByteCpy_label1' is marked as complete unroll implied by the pipeline pragma (src/enc.c:109:18)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn4_label3' (src/enc.c:186:21) in function 'ClefiaGfn4' completely with a factor of 18 (src/enc.c:182:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (src/enc.c:116:18) in function 'ByteXor' completely with a factor of 4 (src/enc.c:115:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF0Xor' (src/enc.c:136:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (src/enc.c:136:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF0Xor' (src/enc.c:136:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF1Xor' (src/enc.c:159:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (src/enc.c:159:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF1Xor' (src/enc.c:159:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaEncrypt' (src/enc.c:277:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaEncrypt' (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaEncrypt' completely with a factor of 16 (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaF1Xor' completely with a factor of 4 (src/enc.c:159:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaF0Xor' completely with a factor of 4 (src/enc.c:136:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.026 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ClefiaEncrypt.1' into 'clefia_enc' (src/enc.c:312).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:282->src/enc.c:312).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:283->src/enc.c:312).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:185).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:191).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:192).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:191).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:192).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:191).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:192).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:191).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:192).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:191).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:192).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:191).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:192).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:191).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:192).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:191).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:192).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:191).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:192).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:191).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:192).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:191).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:192).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:191).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:192).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:191).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:192).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:191).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:192).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:191).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:192).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:191).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:192).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:191).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:192).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:195).
INFO: [XFORM 203-603] Inlining function 'ByteXor.1' into 'clefia_enc' (src/enc.c:289->src/enc.c:312).
INFO: [XFORM 203-603] Inlining function 'ByteXor.1' into 'clefia_enc' (src/enc.c:290->src/enc.c:312).
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.729 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.389 seconds; current allocated memory: 1.100 GB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'clefia_enc' (src/enc.c:11:18).
INFO: [HLS 200-489] Unrolling loop 'ByteCpy_label1' (src/enc.c:107) in function 'clefia_enc' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 'fin' (src/enc.c:183) automatically.
INFO: [XFORM 203-102] Partitioning array 'fout' (src/enc.c:183) automatically.
INFO: [XFORM 203-102] Partitioning array 'rin' (src/enc.c:278) automatically.
INFO: [XFORM 203-102] Partitioning array 'rout.i' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'clefia_enc' (src/enc.c:11:19)...1285 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.319 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.748 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clefia_enc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'clefia_enc'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc' (function 'clefia_enc'): Unable to schedule 'load' operation ('pt_load', src/enc.c:110) on array 'pt' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc' (function 'clefia_enc'): Unable to schedule 'load' operation ('pt_load_1', src/enc.c:110) on array 'pt' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc' (function 'clefia_enc'): Unable to schedule 'load' operation ('pt_load_2', src/enc.c:110) on array 'pt' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc' (function 'clefia_enc'): Unable to schedule 'load' operation ('pt_load_3', src/enc.c:110) on array 'pt' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc' (function 'clefia_enc'): Unable to schedule 'load' operation ('pt_load_6', src/enc.c:110) on array 'pt' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc' (function 'clefia_enc'): Unable to schedule 'load' operation ('pt_load_14', src/enc.c:110) on array 'pt' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'pt'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 62, function 'clefia_enc'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 5.626 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.954 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia_enc/pt' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia_enc/ct' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clefia_enc' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc' pipeline 'clefia_enc' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Bundling port 'pt', 'ct' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.642 seconds; current allocated memory: 1.100 GB.
INFO: [RTMG 210-279] Implementing memory 'clefia_enc_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_enc_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 13 seconds. CPU system time: 1 seconds. Elapsed time: 14.635 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.100 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for clefia_enc.
INFO: [VLOG 209-307] Generating Verilog RTL for clefia_enc.
INFO: [HLS 200-789] **** Estimated Fmax: 142.90 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 34 seconds. CPU system time: 2 seconds. Elapsed time: 39.382 seconds; current allocated memory: 473.750 MB.
INFO: [HLS 200-112] Total CPU user time: 35 seconds. Total CPU system time: 3 seconds. Total elapsed time: 40.478 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./enc_ip/solution2/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc pt 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia_enc clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc ct 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia_enc 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file enc_ip/solution2/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 7.888 seconds; current allocated memory: 475.336 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 8.954 seconds; peak allocated memory: 1.107 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./enc_ip/solution2/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc pt 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia_enc clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc ct 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc skey 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 13.584 seconds; current allocated memory: 424.023 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 14.734 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./enc_ip/solution2/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc pt 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia_enc clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc ct 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc skey 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 689.910 MB.
INFO: [HLS 200-10] Analyzing design file 'src/enc.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.826 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'ClefiaKeySet128_label7' is marked as complete unroll implied by the pipeline pragma (src/enc.c:265:26)
INFO: [HLS 214-291] Loop 'ClefiaGfn4_label3' is marked as complete unroll implied by the pipeline pragma (src/enc.c:186:21)
INFO: [HLS 214-291] Loop 'ByteXor_label2' is marked as complete unroll implied by the pipeline pragma (src/enc.c:116:18)
INFO: [HLS 214-291] Loop 'ByteCpy_label1' is marked as complete unroll implied by the pipeline pragma (src/enc.c:109:18)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet128_label7' (src/enc.c:265:26) in function 'ClefiaKeySet128' completely with a factor of 9 (src/enc.c:252:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF0Xor' (src/enc.c:136:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (src/enc.c:136:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF0Xor' (src/enc.c:136:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF1Xor' (src/enc.c:159:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (src/enc.c:159:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF1Xor' (src/enc.c:159:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaGfn4' (src/enc.c:182:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaDoubleSwap' (src/enc.c:199:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaKeySet128' (src/enc.c:252:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaKeySet128' (src/enc.c:252:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaEncrypt' (src/enc.c:277:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaEncrypt' (src/enc.c:277:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaEncrypt' (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (src/enc.c:116:18) in function 'ClefiaEncrypt' completely with a factor of 4 (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaEncrypt' completely with a factor of 16 (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn4_label3' (src/enc.c:186:21) in function 'ClefiaEncrypt' completely with a factor of 18 (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaEncrypt' completely with a factor of 4 (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaEncrypt' completely with a factor of 12 (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaKeySet128' completely with a factor of 8 (src/enc.c:252:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaKeySet128' completely with a factor of 16 (src/enc.c:252:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn4_label3' (src/enc.c:186:21) in function 'ClefiaKeySet128' completely with a factor of 12 (src/enc.c:252:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaKeySet128' completely with a factor of 4 (src/enc.c:252:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaKeySet128' completely with a factor of 12 (src/enc.c:252:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaDoubleSwap' completely with a factor of 16 (src/enc.c:199:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (src/enc.c:116:18) in function 'ClefiaF1Xor' completely with a factor of 4 (src/enc.c:159:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaF1Xor' completely with a factor of 4 (src/enc.c:159:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (src/enc.c:116:18) in function 'ClefiaF0Xor' completely with a factor of 4 (src/enc.c:136:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaF0Xor' completely with a factor of 4 (src/enc.c:136:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (src/enc.c:116:18) in function 'ByteXor' completely with a factor of 16 (src/enc.c:115:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.755 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ClefiaKeySet128.1' into 'clefia_enc' (src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaEncrypt.1' into 'clefia_enc' (src/enc.c:306).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor.1' into 'clefia_enc' (src/enc.c:268->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor.1' into 'clefia_enc' (src/enc.c:268->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor.1' into 'clefia_enc' (src/enc.c:268->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor.1' into 'clefia_enc' (src/enc.c:268->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.984 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.96 seconds; current allocated memory: 1.100 GB.
INFO: [XFORM 203-11] Balancing expressions in function 'clefia_enc' (src/enc.c:11:110)...2152 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.856 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (src/enc.c:110:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (src/enc.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (src/enc.c:117:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 16 seconds. CPU system time: 0 seconds. Elapsed time: 15.5 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clefia_enc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'clefia_enc'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc' (function 'clefia_enc'): Unable to schedule 'load' operation ('skey_load', src/enc.c:110) on array 'skey' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'skey'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc' (function 'clefia_enc'): Unable to schedule 'load' operation ('skey_load_9', src/enc.c:110) on array 'skey' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'skey'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc' (function 'clefia_enc'): Unable to schedule 'load' operation ('skey_load_10', src/enc.c:110) on array ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./enc_ip/solution2/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc pt 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia_enc clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc ct 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc skey 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -type complete clefia_enc skey 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.012 seconds; current allocated memory: 688.211 MB.
INFO: [HLS 200-10] Analyzing design file 'src/enc.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.8 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'ClefiaKeySet128_label7' is marked as complete unroll implied by the pipeline pragma (src/enc.c:265:26)
INFO: [HLS 214-291] Loop 'ClefiaGfn4_label3' is marked as complete unroll implied by the pipeline pragma (src/enc.c:186:21)
INFO: [HLS 214-291] Loop 'ByteXor_label2' is marked as complete unroll implied by the pipeline pragma (src/enc.c:116:18)
INFO: [HLS 214-291] Loop 'ByteCpy_label1' is marked as complete unroll implied by the pipeline pragma (src/enc.c:109:18)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet128_label7' (src/enc.c:265:26) in function 'ClefiaKeySet128' completely with a factor of 9 (src/enc.c:252:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF0Xor' (src/enc.c:136:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (src/enc.c:136:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF0Xor' (src/enc.c:136:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF1Xor' (src/enc.c:159:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (src/enc.c:159:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF1Xor' (src/enc.c:159:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaGfn4' (src/enc.c:182:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaDoubleSwap' (src/enc.c:199:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaKeySet128' (src/enc.c:252:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaKeySet128' (src/enc.c:252:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaEncrypt' (src/enc.c:277:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaEncrypt' (src/enc.c:277:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaEncrypt' (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (src/enc.c:116:18) in function 'ClefiaEncrypt' completely with a factor of 4 (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaEncrypt' completely with a factor of 16 (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn4_label3' (src/enc.c:186:21) in function 'ClefiaEncrypt' completely with a factor of 18 (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaEncrypt' completely with a factor of 4 (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaEncrypt' completely with a factor of 12 (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaKeySet128' completely with a factor of 8 (src/enc.c:252:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaKeySet128' completely with a factor of 16 (src/enc.c:252:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn4_label3' (src/enc.c:186:21) in function 'ClefiaKeySet128' completely with a factor of 12 (src/enc.c:252:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaKeySet128' completely with a factor of 4 (src/enc.c:252:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaKeySet128' completely with a factor of 12 (src/enc.c:252:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaDoubleSwap' completely with a factor of 16 (src/enc.c:199:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (src/enc.c:116:18) in function 'ClefiaF1Xor' completely with a factor of 4 (src/enc.c:159:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaF1Xor' completely with a factor of 4 (src/enc.c:159:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (src/enc.c:116:18) in function 'ClefiaF0Xor' completely with a factor of 4 (src/enc.c:136:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaF0Xor' completely with a factor of 4 (src/enc.c:136:0)
INFO: [HLS 214-248] Applying array_partition to 'skey': Complete partitioning on dimension 1. (src/enc.c:300:0)
WARNING: [HLS 214-356] Array transformation on pointer indexing may lead to incorrect bank selection. Use array index instead of pointer. (src/enc.c:110:18)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (src/enc.c:116:18) in function 'ByteXor' completely with a factor of 16 (src/enc.c:115:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (src/enc.c:116:18) in function 'ByteXor.clone' completely with a factor of 16 (src/enc.c:115:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.867 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ClefiaKeySet128' into 'clefia_enc' (src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaEncrypt.1' into 'clefia_enc' (src/enc.c:306).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ByteXor.clone' into 'clefia_enc' (src/enc.c:266->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor.clone' into 'clefia_enc' (src/enc.c:266->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:268->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor.clone' into 'clefia_enc' (src/enc.c:266->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor.clone' into 'clefia_enc' (src/enc.c:266->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:268->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor.clone' into 'clefia_enc' (src/enc.c:266->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor.clone' into 'clefia_enc' (src/enc.c:266->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:268->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor.clone' into 'clefia_enc' (src/enc.c:266->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor.clone' into 'clefia_enc' (src/enc.c:266->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:268->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor.clone' into 'clefia_enc' (src/enc.c:266->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.117 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.98 seconds; current allocated memory: 1.100 GB.
INFO: [XFORM 203-11] Balancing expressions in function 'clefia_enc' (src/enc.c:11:19)...2152 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.817 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (src/enc.c:110:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (src/enc.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (src/enc.c:117:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 15 seconds. CPU system time: 0 seconds. Elapsed time: 14.593 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clefia_enc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'clefia_enc'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc' (function 'clefia_enc'): Unable to schedule 'load' operation ('rin', src/enc.c:110) on array 'pt' due to limited memory ports (II ===============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./enc_ip/solution2/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc pt 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia_enc clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc ct 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc skey 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 clefia_enc skey 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -type complete clefia_enc rk 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 692.289 MB.
INFO: [HLS 200-10] Analyzing design file 'src/enc.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.873 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'ClefiaKeySet128_label7' is marked as complete unroll implied by the pipeline pragma (src/enc.c:265:26)
INFO: [HLS 214-291] Loop 'ClefiaGfn4_label3' is marked as complete unroll implied by the pipeline pragma (src/enc.c:186:21)
INFO: [HLS 214-291] Loop 'ByteXor_label2' is marked as complete unroll implied by the pipeline pragma (src/enc.c:116:18)
INFO: [HLS 214-291] Loop 'ByteCpy_label1' is marked as complete unroll implied by the pipeline pragma (src/enc.c:109:18)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet128_label7' (src/enc.c:265:26) in function 'ClefiaKeySet128' completely with a factor of 9 (src/enc.c:252:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF0Xor' (src/enc.c:136:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (src/enc.c:136:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF0Xor' (src/enc.c:136:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF1Xor' (src/enc.c:159:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (src/enc.c:159:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF1Xor' (src/enc.c:159:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaGfn4' (src/enc.c:182:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaDoubleSwap' (src/enc.c:199:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaKeySet128' (src/enc.c:252:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaKeySet128' (src/enc.c:252:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaEncrypt' (src/enc.c:277:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaEncrypt' (src/enc.c:277:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaEncrypt' (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (src/enc.c:116:18) in function 'ClefiaEncrypt' completely with a factor of 4 (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaEncrypt' completely with a factor of 16 (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn4_label3' (src/enc.c:186:21) in function 'ClefiaEncrypt' completely with a factor of 18 (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaEncrypt' completely with a factor of 4 (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaEncrypt' completely with a factor of 12 (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaKeySet128' completely with a factor of 8 (src/enc.c:252:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaKeySet128' completely with a factor of 16 (src/enc.c:252:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn4_label3' (src/enc.c:186:21) in function 'ClefiaKeySet128' completely with a factor of 12 (src/enc.c:252:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaKeySet128' completely with a factor of 4 (src/enc.c:252:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaKeySet128' completely with a factor of 12 (src/enc.c:252:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaDoubleSwap' completely with a factor of 16 (src/enc.c:199:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (src/enc.c:116:18) in function 'ClefiaF1Xor' completely with a factor of 4 (src/enc.c:159:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaF1Xor' completely with a factor of 4 (src/enc.c:159:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (src/enc.c:116:18) in function 'ClefiaF0Xor' completely with a factor of 4 (src/enc.c:136:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaF0Xor' completely with a factor of 4 (src/enc.c:136:0)
INFO: [HLS 214-248] Applying array_partition to 'rk': Complete partitioning on dimension 1. (src/enc.c:301:17)
WARNING: [HLS 214-356] Array transformation on pointer indexing may lead to incorrect bank selection. Use array index instead of pointer. (src/enc.c:114:79)
WARNING: [HLS 214-356] Array transformation on pointer indexing may lead to incorrect bank selection. Use array index instead of pointer. (src/enc.c:110:9)
WARNING: [HLS 214-356] Array transformation on pointer indexing may lead to incorrect bank selection. Use array index instead of pointer. (src/enc.c:117:23)
INFO: [HLS 214-248] Applying array_partition to 'skey': Complete partitioning on dimension 1. (src/enc.c:300:0)
WARNING: [HLS 214-356] Array transformation on pointer indexing may lead to incorrect bank selection. Use array index instead of pointer. (src/enc.c:110:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.998 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ClefiaKeySet128.25.28' into 'clefia_enc' (src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaEncrypt.1' into 'clefia_enc' (src/enc.c:306).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor.clone' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor.clone' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor.clone' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor.clone' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor.clone' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor.clone' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor.clone' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor.clone' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor.clone' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor.clone' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor.clone' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor.clone' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor.clone' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor.clone' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor.clone' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor.clone' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor.clone' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor.clone' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor.clone' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor.clone' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor.clone' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor.clone' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor.clone' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor.clone' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' i==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./enc_ip/solution2/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc pt 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia_enc clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc ct 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc skey 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 clefia_enc skey 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 1 -type block clefia_enc rk 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 670.277 MB.
INFO: [HLS 200-10] Analyzing design file 'src/enc.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.806 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'ClefiaKeySet128_label7' is marked as complete unroll implied by the pipeline pragma (src/enc.c:265:26)
INFO: [HLS 214-291] Loop 'ClefiaGfn4_label3' is marked as complete unroll implied by the pipeline pragma (src/enc.c:186:21)
INFO: [HLS 214-291] Loop 'ByteXor_label2' is marked as complete unroll implied by the pipeline pragma (src/enc.c:116:18)
INFO: [HLS 214-291] Loop 'ByteCpy_label1' is marked as complete unroll implied by the pipeline pragma (src/enc.c:109:18)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet128_label7' (src/enc.c:265:26) in function 'ClefiaKeySet128' completely with a factor of 9 (src/enc.c:252:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF0Xor' (src/enc.c:136:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (src/enc.c:136:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF0Xor' (src/enc.c:136:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF1Xor' (src/enc.c:159:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (src/enc.c:159:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF1Xor' (src/enc.c:159:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaGfn4' (src/enc.c:182:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaDoubleSwap' (src/enc.c:199:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaKeySet128' (src/enc.c:252:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaKeySet128' (src/enc.c:252:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaEncrypt' (src/enc.c:277:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaEncrypt' (src/enc.c:277:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaEncrypt' (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (src/enc.c:116:18) in function 'ClefiaEncrypt' completely with a factor of 4 (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaEncrypt' completely with a factor of 16 (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn4_label3' (src/enc.c:186:21) in function 'ClefiaEncrypt' completely with a factor of 18 (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaEncrypt' completely with a factor of 4 (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaEncrypt' completely with a factor of 12 (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaKeySet128' completely with a factor of 8 (src/enc.c:252:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaKeySet128' completely with a factor of 16 (src/enc.c:252:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn4_label3' (src/enc.c:186:21) in function 'ClefiaKeySet128' completely with a factor of 12 (src/enc.c:252:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaKeySet128' completely with a factor of 4 (src/enc.c:252:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaKeySet128' completely with a factor of 12 (src/enc.c:252:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaDoubleSwap' completely with a factor of 16 (src/enc.c:199:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (src/enc.c:116:18) in function 'ClefiaF1Xor' completely with a factor of 4 (src/enc.c:159:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaF1Xor' completely with a factor of 4 (src/enc.c:159:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (src/enc.c:116:18) in function 'ClefiaF0Xor' completely with a factor of 4 (src/enc.c:136:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaF0Xor' completely with a factor of 4 (src/enc.c:136:0)
INFO: [HLS 214-248] Applying array_partition to 'skey': Complete partitioning on dimension 1. (src/enc.c:300:0)
WARNING: [HLS 214-356] Array transformation on pointer indexing may lead to incorrect bank selection. Use array index instead of pointer. (src/enc.c:110:18)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (src/enc.c:116:18) in function 'ByteXor' completely with a factor of 16 (src/enc.c:115:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (src/enc.c:116:18) in function 'ByteXor.clone' completely with a factor of 16 (src/enc.c:115:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.847 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ClefiaKeySet128' into 'clefia_enc' (src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaEncrypt.1' into 'clefia_enc' (src/enc.c:306).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ByteXor.clone' into 'clefia_enc' (src/enc.c:266->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor.clone' into 'clefia_enc' (src/enc.c:266->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:268->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor.clone' into 'clefia_enc' (src/enc.c:266->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor.clone' into 'clefia_enc' (src/enc.c:266->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:268->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor.clone' into 'clefia_enc' (src/enc.c:266->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor.clone' into 'clefia_enc' (src/enc.c:266->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:268->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor.clone' into 'clefia_enc' (src/enc.c:266->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor.clone' into 'clefia_enc' (src/enc.c:266->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:268->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor.clone' into 'clefia_enc' (src/enc.c:266->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.029 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.974 seconds; current allocated memory: 1.099 GB.
INFO: [XFORM 203-11] Balancing expressions in function 'clefia_enc' (src/enc.c:11:19)...2152 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 5.806 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (src/enc.c:110:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (src/enc.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (src/enc.c:117:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 14 seconds. CPU system time: 0 seconds. Elapsed time: 14.426 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clefia_enc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'clefia_enc'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc' (function 'clefia_enc'): ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./enc_ip/solution2/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc pt 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia_enc clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc ct 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc skey 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type block -factor 1 -dim 1 clefia_enc rk 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.013 seconds; current allocated memory: 667.180 MB.
INFO: [HLS 200-10] Analyzing design file 'src/enc.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.809 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'ClefiaKeySet128_label7' is marked as complete unroll implied by the pipeline pragma (src/enc.c:265:26)
INFO: [HLS 214-291] Loop 'ClefiaGfn4_label3' is marked as complete unroll implied by the pipeline pragma (src/enc.c:186:21)
INFO: [HLS 214-291] Loop 'ByteXor_label2' is marked as complete unroll implied by the pipeline pragma (src/enc.c:116:18)
INFO: [HLS 214-291] Loop 'ByteCpy_label1' is marked as complete unroll implied by the pipeline pragma (src/enc.c:109:18)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet128_label7' (src/enc.c:265:26) in function 'ClefiaKeySet128' completely with a factor of 9 (src/enc.c:252:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF0Xor' (src/enc.c:136:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (src/enc.c:136:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF0Xor' (src/enc.c:136:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF1Xor' (src/enc.c:159:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (src/enc.c:159:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF1Xor' (src/enc.c:159:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaGfn4' (src/enc.c:182:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaDoubleSwap' (src/enc.c:199:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaKeySet128' (src/enc.c:252:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaKeySet128' (src/enc.c:252:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaEncrypt' (src/enc.c:277:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaEncrypt' (src/enc.c:277:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaEncrypt' (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (src/enc.c:116:18) in function 'ClefiaEncrypt' completely with a factor of 4 (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaEncrypt' completely with a factor of 16 (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn4_label3' (src/enc.c:186:21) in function 'ClefiaEncrypt' completely with a factor of 18 (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaEncrypt' completely with a factor of 4 (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaEncrypt' completely with a factor of 12 (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaKeySet128' completely with a factor of 8 (src/enc.c:252:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaKeySet128' completely with a factor of 16 (src/enc.c:252:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn4_label3' (src/enc.c:186:21) in function 'ClefiaKeySet128' completely with a factor of 12 (src/enc.c:252:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaKeySet128' completely with a factor of 4 (src/enc.c:252:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaKeySet128' completely with a factor of 12 (src/enc.c:252:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaDoubleSwap' completely with a factor of 16 (src/enc.c:199:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (src/enc.c:116:18) in function 'ClefiaF1Xor' completely with a factor of 4 (src/enc.c:159:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaF1Xor' completely with a factor of 4 (src/enc.c:159:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (src/enc.c:116:18) in function 'ClefiaF0Xor' completely with a factor of 4 (src/enc.c:136:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaF0Xor' completely with a factor of 4 (src/enc.c:136:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (src/enc.c:116:18) in function 'ByteXor' completely with a factor of 16 (src/enc.c:115:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.711 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ClefiaKeySet128.1' into 'clefia_enc' (src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaEncrypt.1' into 'clefia_enc' (src/enc.c:306).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor.1' into 'clefia_enc' (src/enc.c:268->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor.1' into 'clefia_enc' (src/enc.c:268->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor.1' into 'clefia_enc' (src/enc.c:268->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor.1' into 'clefia_enc' (src/enc.c:268->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.979 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.946 seconds; current allocated memory: 1.100 GB.
INFO: [XFORM 203-11] Balancing expressions in function 'clefia_enc' (src/enc.c:11:110)...2152 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.786 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (src/enc.c:110:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (src/enc.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (src/enc.c:117:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 16 seconds. CPU system time: 0 seconds. Elapsed time: 15.384 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clefia_enc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'clefia_enc'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc' (function 'clefia_enc'): Unable to schedule 'load' operation ('skey_load', src/enc.c:110) on array 'skey' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'skey'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc' (function 'clefia_enc'): Unable to schedule 'load' operation ('skey_load_9', src/enc.c:110) on array 'skey' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'skey'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./enc_ip/solution2/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc pt 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia_enc clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc ct 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc skey 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type block -factor 1 -dim 1 clefia_enc rk 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -type complete clefia_enc skey 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -type complete clefia_enc pt 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 709.281 MB.
INFO: [HLS 200-10] Analyzing design file 'src/enc.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.821 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'ClefiaKeySet128_label7' is marked as complete unroll implied by the pipeline pragma (src/enc.c:265:26)
INFO: [HLS 214-291] Loop 'ClefiaGfn4_label3' is marked as complete unroll implied by the pipeline pragma (src/enc.c:186:21)
INFO: [HLS 214-291] Loop 'ByteXor_label2' is marked as complete unroll implied by the pipeline pragma (src/enc.c:116:18)
INFO: [HLS 214-291] Loop 'ByteCpy_label1' is marked as complete unroll implied by the pipeline pragma (src/enc.c:109:18)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet128_label7' (src/enc.c:265:26) in function 'ClefiaKeySet128' completely with a factor of 9 (src/enc.c:252:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF0Xor' (src/enc.c:136:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (src/enc.c:136:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF0Xor' (src/enc.c:136:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF1Xor' (src/enc.c:159:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (src/enc.c:159:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF1Xor' (src/enc.c:159:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaGfn4' (src/enc.c:182:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaDoubleSwap' (src/enc.c:199:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaKeySet128' (src/enc.c:252:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaKeySet128' (src/enc.c:252:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaEncrypt' (src/enc.c:277:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaEncrypt' (src/enc.c:277:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaEncrypt' (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (src/enc.c:116:18) in function 'ClefiaEncrypt' completely with a factor of 4 (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaEncrypt' completely with a factor of 16 (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn4_label3' (src/enc.c:186:21) in function 'ClefiaEncrypt' completely with a factor of 18 (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaEncrypt' completely with a factor of 4 (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaEncrypt' completely with a factor of 12 (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaKeySet128' completely with a factor of 8 (src/enc.c:252:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaKeySet128' completely with a factor of 16 (src/enc.c:252:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn4_label3' (src/enc.c:186:21) in function 'ClefiaKeySet128' completely with a factor of 12 (src/enc.c:252:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaKeySet128' completely with a factor of 4 (src/enc.c:252:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaKeySet128' completely with a factor of 12 (src/enc.c:252:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaDoubleSwap' completely with a factor of 16 (src/enc.c:199:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (src/enc.c:116:18) in function 'ClefiaF1Xor' completely with a factor of 4 (src/enc.c:159:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaF1Xor' completely with a factor of 4 (src/enc.c:159:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (src/enc.c:116:18) in function 'ClefiaF0Xor' completely with a factor of 4 (src/enc.c:136:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaF0Xor' completely with a factor of 4 (src/enc.c:136:0)
INFO: [HLS 214-248] Applying array_partition to 'pt': Complete partitioning on dimension 1. (src/enc.c:300:0)
INFO: [HLS 214-248] Applying array_partition to 'skey': Complete partitioning on dimension 1. (src/enc.c:300:0)
WARNING: [HLS 214-356] Array transformation on pointer indexing may lead to incorrect bank selection. Use array index instead of pointer. (src/enc.c:110:18)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (src/enc.c:116:18) in function 'ByteXor' completely with a factor of 16 (src/enc.c:115:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (src/enc.c:116:18) in function 'ByteXor.clone' completely with a factor of 16 (src/enc.c:115:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.864 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ClefiaKeySet128' into 'clefia_enc' (src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaEncrypt.1' into 'clefia_enc' (src/enc.c:306).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ByteXor.clone' into 'clefia_enc' (src/enc.c:266->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor.clone' into 'clefia_enc' (src/enc.c:266->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:268->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor.clone' into 'clefia_enc' (src/enc.c:266->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor.clone' into 'clefia_enc' (src/enc.c:266->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:268->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor.clone' into 'clefia_enc' (src/enc.c:266->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor.clone' into 'clefia_enc' (src/enc.c:266->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:268->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor.clone' into 'clefia_enc' (src/enc.c:266->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor.clone' into 'clefia_enc' (src/enc.c:266->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:268->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor.clone' into 'clefia_enc' (src/enc.c:266->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.987 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.999 seconds; current allocated memory: 1.099 GB.
INFO: [XFORM 203-11] Balancing expressions in function 'clefia_enc' (src/enc.c:11:19)...2152 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 5.9 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (src/enc.c:110:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (src/enc.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (src/enc.c:117:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 15 seconds. CPU system time: 0 seconds. Elapsed time: 14.753 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clefia_enc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc' 
INFO: [HLS 200-10] -----------------------------------------------==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./enc_ip/solution2/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc pt 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia_enc clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc ct 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc skey 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 647.504 MB.
INFO: [HLS 200-10] Analyzing design file 'src/enc.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.835 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'ClefiaKeySet128_label7' is marked as complete unroll implied by the pipeline pragma (src/enc.c:265:26)
INFO: [HLS 214-291] Loop 'ClefiaGfn4_label3' is marked as complete unroll implied by the pipeline pragma (src/enc.c:186:21)
INFO: [HLS 214-291] Loop 'ByteXor_label2' is marked as complete unroll implied by the pipeline pragma (src/enc.c:116:18)
INFO: [HLS 214-291] Loop 'ByteCpy_label1' is marked as complete unroll implied by the pipeline pragma (src/enc.c:109:18)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet128_label7' (src/enc.c:265:26) in function 'ClefiaKeySet128' completely with a factor of 9 (src/enc.c:252:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF0Xor' (src/enc.c:136:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (src/enc.c:136:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF0Xor' (src/enc.c:136:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF1Xor' (src/enc.c:159:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (src/enc.c:159:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF1Xor' (src/enc.c:159:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaGfn4' (src/enc.c:182:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaDoubleSwap' (src/enc.c:199:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaKeySet128' (src/enc.c:252:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaKeySet128' (src/enc.c:252:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaEncrypt' (src/enc.c:277:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaEncrypt' (src/enc.c:277:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaEncrypt' (src/enc.c:277:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:300:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'clefia_enc' completely with a factor of 32 (src/enc.c:300:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (src/enc.c:116:18) in function 'ClefiaEncrypt' completely with a factor of 4 (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaEncrypt' completely with a factor of 16 (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn4_label3' (src/enc.c:186:21) in function 'ClefiaEncrypt' completely with a factor of 18 (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaEncrypt' completely with a factor of 4 (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaEncrypt' completely with a factor of 12 (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaKeySet128' completely with a factor of 8 (src/enc.c:252:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaKeySet128' completely with a factor of 16 (src/enc.c:252:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn4_label3' (src/enc.c:186:21) in function 'ClefiaKeySet128' completely with a factor of 12 (src/enc.c:252:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaKeySet128' completely with a factor of 4 (src/enc.c:252:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaKeySet128' completely with a factor of 12 (src/enc.c:252:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaDoubleSwap' completely with a factor of 16 (src/enc.c:199:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (src/enc.c:116:18) in function 'ClefiaF1Xor' completely with a factor of 4 (src/enc.c:159:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaF1Xor' completely with a factor of 4 (src/enc.c:159:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (src/enc.c:116:18) in function 'ClefiaF0Xor' completely with a factor of 4 (src/enc.c:136:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaF0Xor' completely with a factor of 4 (src/enc.c:136:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (src/enc.c:116:18) in function 'ByteXor' completely with a factor of 16 (src/enc.c:115:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.743 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ClefiaKeySet128' into 'clefia_enc' (src/enc.c:307).
INFO: [XFORM 203-603] Inlining function 'ClefiaEncrypt.1' into 'clefia_enc' (src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:307).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:307).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:307).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:268->src/enc.c:307).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:307).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:307).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:307).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:307).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:268->src/enc.c:307).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:307).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:307).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:307).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:307).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:268->src/enc.c:307).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:307).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:307).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:307).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:307).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:268->src/enc.c:307).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:307).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:307).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:307).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.056 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.994 seconds; current allocated memory: 1.099 GB.
INFO: [XFORM 203-102] Partitioning array 'key' (src/enc.c:301) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'clefia_enc' (src/enc.c:11:110)...2152 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 5.837 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (src/enc.c:110:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (src/enc.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (src/enc.c:117:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 15 seconds. CPU system time: 1 seconds. Elapsed time: 15.253 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clefia_enc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'clefia_enc'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc' (function 'clefia_enc'): Unable to schedule 'load' operation ('key[0]', src/enc.c:110) on array 'skey' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'skey'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc' (function 'clefia_enc'): Unable to schedule 'load' operation ('key[9]', src/enc.c:110) on array 'skey==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./enc_ip/solution2/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc pt 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia_enc clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc ct 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc skey 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 653.961 MB.
INFO: [HLS 200-10] Analyzing design file 'src/enc.c' ... 
WARNING: [HLS 207-4051] passing 'const unsigned char *' to parameter of type 'unsigned char *' discards qualifiers (src/enc.c:310:11)
INFO: [HLS 207-4414] passing argument to parameter 'dst' here (src/enc.c:107:29)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.975 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'ClefiaKeySet128_label7' is marked as complete unroll implied by the pipeline pragma (src/enc.c:265:26)
INFO: [HLS 214-291] Loop 'ClefiaGfn4_label3' is marked as complete unroll implied by the pipeline pragma (src/enc.c:186:21)
INFO: [HLS 214-291] Loop 'ByteXor_label2' is marked as complete unroll implied by the pipeline pragma (src/enc.c:116:18)
INFO: [HLS 214-291] Loop 'ByteCpy_label1' is marked as complete unroll implied by the pipeline pragma (src/enc.c:109:18)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet128_label7' (src/enc.c:265:26) in function 'ClefiaKeySet128' completely with a factor of 9 (src/enc.c:252:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF0Xor' (src/enc.c:136:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (src/enc.c:136:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF0Xor' (src/enc.c:136:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF1Xor' (src/enc.c:159:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (src/enc.c:159:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF1Xor' (src/enc.c:159:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaGfn4' (src/enc.c:182:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaDoubleSwap' (src/enc.c:199:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaKeySet128' (src/enc.c:252:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaKeySet128' (src/enc.c:252:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaEncrypt' (src/enc.c:277:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaEncrypt' (src/enc.c:277:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaEncrypt' (src/enc.c:277:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:300:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'clefia_enc' completely with a factor of 16 (src/enc.c:300:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'clefia_enc' completely with a factor of 32 (src/enc.c:300:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (src/enc.c:116:18) in function 'ClefiaEncrypt' completely with a factor of 4 (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaEncrypt' completely with a factor of 16 (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn4_label3' (src/enc.c:186:21) in function 'ClefiaEncrypt' completely with a factor of 18 (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaEncrypt' completely with a factor of 4 (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaEncrypt' completely with a factor of 12 (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaKeySet128' completely with a factor of 8 (src/enc.c:252:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaKeySet128' completely with a factor of 16 (src/enc.c:252:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn4_label3' (src/enc.c:186:21) in function 'ClefiaKeySet128' completely with a factor of 12 (src/enc.c:252:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaKeySet128' completely with a factor of 4 (src/enc.c:252:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaKeySet128' completely with a factor of 12 (src/enc.c:252:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaDoubleSwap' completely with a factor of 16 (src/enc.c:199:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (src/enc.c:116:18) in function 'ClefiaF1Xor' completely with a factor of 4 (src/enc.c:159:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaF1Xor' completely with a factor of 4 (src/enc.c:159:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (src/enc.c:116:18) in function 'ClefiaF0Xor' completely with a factor of 4 (src/enc.c:136:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaF0Xor' completely with a factor of 4 (src/enc.c:136:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (src/enc.c:116:18) in function 'ByteXor' completely with a factor of 16 (src/enc.c:115:0)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'clefia_enc' (D:/tmp/CLEFIA/CLEFIA_128/enc_ip/solution2/directives.tcl:9:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.006 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ClefiaKeySet128' into 'clefia_enc' (src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ClefiaEncrypt.1' into 'clefia_enc' (src/enc.c:309).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:268->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:268->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:268->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:268->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFOR==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./enc_ip/solution2/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc pt 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia_enc clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc ct 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc skey 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 650.246 MB.
INFO: [HLS 200-10] Analyzing design file 'src/enc.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.9 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'ClefiaKeySet128_label7' is marked as complete unroll implied by the pipeline pragma (src/enc.c:265:26)
INFO: [HLS 214-291] Loop 'ClefiaGfn4_label3' is marked as complete unroll implied by the pipeline pragma (src/enc.c:186:21)
INFO: [HLS 214-291] Loop 'ByteXor_label2' is marked as complete unroll implied by the pipeline pragma (src/enc.c:116:18)
INFO: [HLS 214-291] Loop 'ByteCpy_label1' is marked as complete unroll implied by the pipeline pragma (src/enc.c:109:18)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet128_label7' (src/enc.c:265:26) in function 'ClefiaKeySet128' completely with a factor of 9 (src/enc.c:252:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF0Xor' (src/enc.c:136:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (src/enc.c:136:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF0Xor' (src/enc.c:136:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF1Xor' (src/enc.c:159:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (src/enc.c:159:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF1Xor' (src/enc.c:159:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaGfn4' (src/enc.c:182:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaDoubleSwap' (src/enc.c:199:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaKeySet128' (src/enc.c:252:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaKeySet128' (src/enc.c:252:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaEncrypt' (src/enc.c:277:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaEncrypt' (src/enc.c:277:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaEncrypt' (src/enc.c:277:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:300:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'clefia_enc' completely with a factor of 16 (src/enc.c:300:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'clefia_enc' completely with a factor of 32 (src/enc.c:300:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (src/enc.c:116:18) in function 'ClefiaEncrypt' completely with a factor of 4 (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaEncrypt' completely with a factor of 16 (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn4_label3' (src/enc.c:186:21) in function 'ClefiaEncrypt' completely with a factor of 18 (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaEncrypt' completely with a factor of 4 (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaEncrypt' completely with a factor of 12 (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaKeySet128' completely with a factor of 8 (src/enc.c:252:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaKeySet128' completely with a factor of 16 (src/enc.c:252:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn4_label3' (src/enc.c:186:21) in function 'ClefiaKeySet128' completely with a factor of 12 (src/enc.c:252:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaKeySet128' completely with a factor of 4 (src/enc.c:252:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaKeySet128' completely with a factor of 12 (src/enc.c:252:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaDoubleSwap' completely with a factor of 16 (src/enc.c:199:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (src/enc.c:116:18) in function 'ClefiaF1Xor' completely with a factor of 4 (src/enc.c:159:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaF1Xor' completely with a factor of 4 (src/enc.c:159:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (src/enc.c:116:18) in function 'ClefiaF0Xor' completely with a factor of 4 (src/enc.c:136:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaF0Xor' completely with a factor of 4 (src/enc.c:136:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (src/enc.c:116:18) in function 'ByteXor' completely with a factor of 16 (src/enc.c:115:0)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'clefia_enc' (D:/tmp/CLEFIA/CLEFIA_128/enc_ip/solution2/directives.tcl:9:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.862 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ClefiaKeySet128' into 'clefia_enc' (src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ClefiaEncrypt.1' into 'clefia_enc' (src/enc.c:309).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:268->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:268->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:268->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:268->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.152 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.089 seconds; current allocated memory: 1.100 GB.
INFO: [XFORM 203-102] Partitioning array 'key' (src/enc.c:301) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'clefia_enc' (src/enc.c:11:110)...2152 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 6.11 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (src/enc.c:110:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (src/enc.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (src/enc.c:117:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 15 seconds. CPU system time: 0 seconds. Elapsed time: 15.319 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clefia_enc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'clefia_enc'.
WARNING: [HLS 200-880] The II Viol==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./enc_ip/solution2/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc pt 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia_enc clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc ct 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc skey 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.014 seconds; current allocated memory: 714.453 MB.
INFO: [HLS 200-10] Analyzing design file 'src/enc.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.811 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF0Xor' (src/enc.c:136:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (src/enc.c:136:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF0Xor' (src/enc.c:136:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF1Xor' (src/enc.c:159:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (src/enc.c:159:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF1Xor' (src/enc.c:159:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaGfn4' (src/enc.c:182:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaDoubleSwap' (src/enc.c:199:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaKeySet128' (src/enc.c:252:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaKeySet128' (src/enc.c:252:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaKeySet128' (src/enc.c:252:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaEncrypt' (src/enc.c:277:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaEncrypt' (src/enc.c:277:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaEncrypt' (src/enc.c:277:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:300:0)
WARNING: [HLS 214-167] The program may have out of bound array access (src/enc.c:117:14)
WARNING: [HLS 214-167] The program may have out of bound array access (src/enc.c:117:12)
WARNING: [HLS 214-167] The program may have out of bound array access (src/enc.c:110:14)
WARNING: [HLS 214-167] The program may have out of bound array access (src/enc.c:110:12)
WARNING: [HLS 214-167] The program may have out of bound array access (src/enc.c:117:21)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'clefia_enc' (D:/tmp/CLEFIA/CLEFIA_128/enc_ip/solution2/directives.tcl:9:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.815 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ClefiaKeySet128' into 'clefia_enc' (src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ClefiaEncrypt.1' into 'clefia_enc' (src/enc.c:309).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.574 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 1.099 GB.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:107) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:107) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ClefiaGfn4_label3' (src/enc.c:181) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:107) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:107) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ClefiaKeySet128_label7' (src/enc.c:256) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:107) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:107) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:107) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ClefiaGfn4_label3' (src/enc.c:181) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:107) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:107) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:107) in function 'clefia_enc' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ClefiaGfn4_label3' (src/enc.c:181) in function 'clefia_enc' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ClefiaKeySet128_label7' (src/enc.c:256) in function 'clefia_enc' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ClefiaGfn4_label3' (src/enc.c:181) in function 'clefia_enc' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ByteXor_label2' (src/enc.c:114) in function 'clefia_enc' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'ByteCpy_label1' (src/enc.c:107) in function 'clefia_enc' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'x.3' (src/enc.c:160) automatically.
INFO: [XFORM 203-102] Partitioning array 'y.3' (src/enc.c:160) automatically.
INFO: [XFORM 203-102] Partitioning array 'x.2' (src/enc.c:137) automatically.
INFO: [XFORM 203-102] Partitioning array 'y.2' (src/enc.c:137) automatically.
INFO: [XFORM 203-102] Partitioning array 't' (src/enc.c:200) automatically.
INFO: [XFORM 203-102] Partitioning array 'x.1' (src/enc.c:160) automatically.
INFO: [XFORM 203-102] Partitioning array 'y.1' (src/enc.c:160) automatically.
INFO: [XFORM 203-102] Partitioning array 'x' (src/enc.c:137) automatically.
INFO: [XFORM 203-102] Partitioning array 'y' (src/enc.c:137) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'clefia_enc' (src/enc.c:107:1)...136 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.722 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'key' (src/enc.c:110:12)
INFO: [HLS 200-472] Inferring partial write operation for 'fin' (src/enc.c:110:12)
INFO: [HLS 200-472] Inferring partial write operation for 'fout' (src/enc.c:117:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.475 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clefia_enc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.292 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ClefiaGfn4_label3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ClefiaGfn4_label3'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_enc_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('fin_addr_4_write_ln110', src/enc.c:110) of variable 'xor_ln117_19', src/enc.c:117 on array 'fin' and 'load' operation ('fin_load_11', src/enc.c:117) on array 'fin'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_enc_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('fin_addr_4_write_ln110', src/enc.c:110) of variable 'xor_ln117_19', src/enc.c:117 on array 'fin' and 'load' operation ('fin_load_11', src/enc.c:117) on array 'fin'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_enc_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('fin_addr_5_write_ln110', src/enc.c:110) of variable 'xor_ln117_18', src/enc.c:117 on array 'fin' and 'load' operation ('fin_load_10', src/enc.c:117) on array 'fin'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to schedule 'load' operation ('con128_load', src/enc.c:117) on array 'con128' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'con128'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to schedule 'store' operation ('fin_addr_6_write_ln110', src/enc.c:110) of variable 'xor_ln117_17', src/enc.c:117 on array 'fin' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'fin'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to schedule 'store' operation ('fin_addr_4_write_ln110', src/enc.c:110) of variable 'xor_ln117_19', src/enc.c:117 on array 'fin' due to limited memory ports (II = 12). Please consider using a memory core with more ports or partitioning the array 'fin'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 13, Depth = 13, loop 'ClefiaGfn4_label3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.019 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.308 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.402 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ClefiaKeySet128_label7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ClefiaKeySet128_label7'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_enc_Pipeline_ClefiaKeySet128_label7' (loop 'ClefiaKeySet128_label7'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('lk_addr_write_ln110', src/enc.c:110) of variable 'or_ln15', src/enc.c:218->src/enc.c:270->src/enc.c:308 on array 'lk' and 'load' operation ('lk_load_15', src/enc.c:117) on array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc_Pipeline_ClefiaKeySet128_label7' (loop 'ClefiaKeySet128_label7'): Unable to schedule 'load' operation ('lk_load_1', src/enc.c:117) on array 'lk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc_Pipeline_ClefiaKeySet128_label7' (loop 'ClefiaKeySet128_label7'): Unable to schedule 'load' operation ('lk_load_5', src/enc.c:117) on array 'lk' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc_Pipeline_ClefiaKeySet128_label7' (loop 'ClefiaKeySet128_label7'): Unable to schedule 'load' operation ('lk_load_7', src/enc.c:117) on array 'lk' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc_Pipeline_ClefiaKeySet128_label7' (loop 'ClefiaKeySet128_label7'): Unable to schedule 'store' operation ('lk_addr_10_write_ln110', src/enc.c:110) of variable 'or_ln7', src/enc.c:207->src/enc.c:270->src/enc.c:308 on array 'lk' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc_Pipeline_ClefiaKeySet128_label7' (loop 'ClefiaKeySet128_label7'): Unable to schedule 'store' operation ('lk_addr_2_write_ln110', src/enc.c:110) of variable 'or_ln13', src/enc.c:216->src/enc.c:270->src/enc.c:308 on array 'lk' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'lk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 19, loop 'ClefiaKeySet128_label7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.751 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.382 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ClefiaGfn4_label310' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ClefiaGfn4_label3'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_enc_Pipeline_ClefiaGfn4_label310' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('fin_1_addr_4_write_ln110', src/enc.c:110) of variable 'xor_ln117_67', src/enc.c:117 on array 'fin_1' and 'load' operation ('fin_1_load_11', src/enc.c:117) on array 'fin_1'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_enc_Pipeline_ClefiaGfn4_label310' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('fin_1_addr_4_write_ln110', src/enc.c:110) of variable 'xor_ln117_67', src/enc.c:117 on array 'fin_1' and 'load' operation ('fin_1_load_11', src/enc.c:117) on array 'fin_1'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_enc_Pipeline_ClefiaGfn4_label310' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('fin_1_addr_5_write_ln110', src/enc.c:110) of variable 'xor_ln117_66', src/enc.c:117 on array 'fin_1' and 'load' operation ('fin_1_load_10', src/enc.c:117) on array 'fin_1'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc_Pipeline_ClefiaGfn4_label310' (loop 'ClefiaGfn4_label3'): Unable to schedule 'load' operation ('rk_load', src/enc.c:117) on array 'rk' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'rk'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc_Pipeline_ClefiaGfn4_label310' (loop 'ClefiaGfn4_label3'): Unable to schedule 'store' operation ('fin_1_addr_7_write_ln110', src/enc.c:110) of variable 'xor_ln117_63', src/enc.c:117 on array 'fin_1' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'fin_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 12, Depth = 12, loop 'ClefiaGfn4_label3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.314 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.436 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label213' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.481 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.772 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label13' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ClefiaGfn4_label3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ClefiaGfn4_label3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label14' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.925 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label15' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ClefiaKeySet128_label7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ClefiaKeySet128_label7' pipeline 'ClefiaKeySet128_label7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ClefiaKeySet128_label7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label16' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.871 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label17' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label28' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label19' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ClefiaGfn4_label310' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ClefiaGfn4_label310'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label111' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label111'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.098 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label112' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label112'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label213' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label213' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label213'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label214' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label214'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label115' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label115'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia_enc/pt' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia_enc/skey' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clefia_enc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'pt', 'skey' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.099 GB.
INFO: [RTMG 210-279] Implementing memory 'clefia_enc_con128_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_enc_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_enc_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_enc_fin_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_enc_fout_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_enc_rin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_enc_rout_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_enc_key_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_enc_rk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.995 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.843 seconds; current allocated memory: 1.099 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for clefia_enc.
INFO: [VLOG 209-307] Generating Verilog RTL for clefia_enc.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 142.90 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 16 seconds. CPU system time: 2 seconds. Elapsed time: 27.652 seconds; current allocated memory: 422.688 MB.
INFO: [HLS 200-112] Total CPU user time: 17 seconds. Total CPU system time: 3 seconds. Total elapsed time: 28.848 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./enc_ip/solution2/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc pt 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia_enc clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc ct 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc skey 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.013 seconds; current allocated memory: 700.844 MB.
INFO: [HLS 200-10] Analyzing design file 'src/enc.c' ... 
WARNING: [HLS 207-4051] passing 'const unsigned char *' to parameter of type 'unsigned char *' discards qualifiers (src/enc.c:310:11)
INFO: [HLS 207-4414] passing argument to parameter 'dst' here (src/enc.c:107:29)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.899 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF0Xor' (src/enc.c:136:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (src/enc.c:136:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF0Xor' (src/enc.c:136:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF1Xor' (src/enc.c:159:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (src/enc.c:159:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF1Xor' (src/enc.c:159:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaGfn4' (src/enc.c:182:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaDoubleSwap' (src/enc.c:199:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaKeySet128' (src/enc.c:252:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaKeySet128' (src/enc.c:252:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaKeySet128' (src/enc.c:252:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaEncrypt' (src/enc.c:277:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaEncrypt' (src/enc.c:277:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaEncrypt' (src/enc.c:277:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:300:0)
WARNING: [HLS 214-167] The program may have out of bound array access (src/enc.c:117:14)
WARNING: [HLS 214-167] The program may have out of bound array access (src/enc.c:117:12)
WARNING: [HLS 214-167] The program may have out of bound array access (src/enc.c:110:14)
WARNING: [HLS 214-167] The program may have out of bound array access (src/enc.c:110:12)
WARNING: [HLS 214-167] The program may have out of bound array access (src/enc.c:117:21)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.832 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ClefiaKeySet128.1' into 'clefia_enc' (src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ClefiaEncrypt.1' into 'clefia_enc' (src/enc.c:309).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.566 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 1.100 GB.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:107) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ClefiaGfn4_label3' (src/enc.c:181) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:107) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:107) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ClefiaKeySet128_label7' (src/enc.c:256) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:107) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:107) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:107) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ClefiaGfn4_label3' (src/enc.c:181) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:107) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:107) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:107) in function 'clefia_enc' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ClefiaGfn4_label3' (src/enc.c:181) in function 'clefia_enc' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ClefiaKeySet128_label7' (src/enc.c:256) in function 'clefia_enc' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ClefiaGfn4_label3' (src/enc.c:181) in function 'clefia_enc' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ByteXor_label2' (src/enc.c:114) in function 'clefia_enc' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'ByteCpy_label1' (src/enc.c:107) in function 'clefia_enc' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'x.3' (src/enc.c:160) automatically.
INFO: [XFORM 203-102] Partitioning array 'y.3' (src/enc.c:160) automatically.
INFO: [XFORM 203-102] Partitioning array 'x.2' (src/enc.c:137) automatically.
INFO: [XFORM 203-102] Partitioning array 'y.2' (src/enc.c:137) automatically.
INFO: [XFORM 203-102] Partitioning array 't' (src/enc.c:200) automatically.
INFO: [XFORM 203-102] Partitioning array 'x.1' (src/enc.c:160) automatically.
INFO: [XFORM 203-102] Partitioning array 'y.1' (src/enc.c:160) automatically.
INFO: [XFORM 203-102] Partitioning array 'x' (src/enc.c:137) automatically.
INFO: [XFORM 203-102] Partitioning array 'y' (src/enc==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./enc_ip/solution2/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc pt 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia_enc clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc ct 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc skey 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 671.199 MB.
INFO: [HLS 200-10] Analyzing design file 'src/enc.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.782 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF0Xor' (src/enc.c:136:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (src/enc.c:136:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF0Xor' (src/enc.c:136:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF1Xor' (src/enc.c:159:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (src/enc.c:159:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF1Xor' (src/enc.c:159:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaGfn4' (src/enc.c:182:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaDoubleSwap' (src/enc.c:199:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaKeySet128' (src/enc.c:252:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaKeySet128' (src/enc.c:252:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaKeySet128' (src/enc.c:252:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaEncrypt' (src/enc.c:277:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaEncrypt' (src/enc.c:277:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaEncrypt' (src/enc.c:277:0)
WARNING: [HLS 214-167] The program may have out of bound array access (src/enc.c:117:14)
WARNING: [HLS 214-167] The program may have out of bound array access (src/enc.c:117:12)
WARNING: [HLS 214-167] The program may have out of bound array access (src/enc.c:110:14)
WARNING: [HLS 214-167] The program may have out of bound array access (src/enc.c:110:12)
WARNING: [HLS 214-167] The program may have out of bound array access (src/enc.c:117:21)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.694 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ClefiaKeySet128.1' into 'clefia_enc' (src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ClefiaEncrypt.1' into 'clefia_enc' (src/enc.c:309).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.576 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 1.100 GB.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:107) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ClefiaGfn4_label3' (src/enc.c:181) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:107) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:107) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ClefiaKeySet128_label7' (src/enc.c:256) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:107) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:107) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:107) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ClefiaGfn4_label3' (src/enc.c:181) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:107) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:107) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ClefiaGfn4_label3' (src/enc.c:181) in function 'clefia_enc' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ClefiaKeySet128_label7' (src/enc.c:256) in function 'clefia_enc' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ClefiaGfn4_label3' (src/enc.c:181) in function 'clefia_enc' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ByteXor_label2' (src/enc.c:114) in function 'clefia_enc' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'ByteCpy_label1' (src/enc.c:107) in function 'clefia_enc' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'x.3' (src/enc.c:160) automatically.
INFO: [XFORM 203-102] Partitioning array 'y.3' (src/enc.c:160) automatically.
INFO: [XFORM 203-102] Partitioning array 'x.2' (src/enc.c:137) automatically.
INFO: [XFORM 203-102] Partitioning array 'y.2' (src/enc.c:137) automatically.
INFO: [XFORM 203-102] Partitioning array 't' (src/enc.c:200) automatically.
INFO: [XFORM 203-102] Partitioning array 'x.1' (src/enc.c:160) automatically.
INFO: [XFORM 203-102] Partitioning array 'y.1' (src/enc.c:160) automatically.
INFO: [XFORM 203-102] Partitioning array 'x' (src/enc.c:137) automatically.
INFO: [XFORM 203-102] Partitioning array 'y' (src/enc.c:137) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'clefia_enc' (src/enc.c:107:18)...136 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.694 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'fin' (src/enc.c:110:12)
INFO: [HLS 200-472] Inferring partial write operation for 'fout' (src/enc.c:117:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.443 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clefia_enc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ClefiaGfn4_label3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ClefiaGfn4_label3'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_enc_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('fin_addr_4_write_ln110', src/enc.c:110) of variable 'xor_ln117_19', src/enc.c:117 on array 'fin' and 'load' operation ('fin_load_11', src/enc.c:117) on array 'fin'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_enc_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('fin_addr_4_write_ln110', src/enc.c:110) of variable 'xor_ln117_19', src/enc.c:117 on array 'fin' and 'load' operation ('fin_load_11', src/enc.c:117) on array 'fin'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_enc_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('fin_addr_5_write_ln110', src/enc.c:110) of variable 'xor_ln117_18', src/enc.c:117 on array 'fin' and 'load' operation ('fin_load_10', src/enc.c:117) on array 'fin'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to schedule 'load' operation ('con128_load', src/enc.c:117) on array 'con128' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'con128'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to schedule 'store' operation ('fin_addr_6_write_ln110', src/enc.c:110) of variable 'xor_ln117_17', src/enc.c:117 on array 'fin' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'fin'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to schedule 'store' operation ('fin_addr_4_write_ln110', src/enc.c:110) of variable 'xor_ln117_19', src/enc.c:117 on array 'fin' due to limited memory ports (II = 12). Please consider using a memory core with more ports or partitioning the array 'fin'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 13, Depth = 13, loop 'ClefiaGfn4_label3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.002 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.291 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.413 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ClefiaKeySet128_label7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ClefiaKeySet128_label7'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_enc_Pipeline_ClefiaKeySet128_label7' (loop 'ClefiaKeySet128_label7'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('lk_addr_write_ln110', src/enc.c:110) of variable 'or_ln15', src/enc.c:218->src/enc.c:270->src/enc.c:308 on array 'lk' and 'load' operation ('lk_load_15', src/enc.c:117) on array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc_Pipeline_ClefiaKeySet128_label7' (loop 'ClefiaKeySet128_label7'): Unable to schedule 'load' operation ('lk_load_1', src/enc.c:117) on array 'lk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc_Pipeline_ClefiaKeySet128_label7' (loop 'ClefiaKeySet128_label7'): Unable to schedule 'load' operation ('lk_load_5', src/enc.c:117) on array 'lk' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc_Pipeline_ClefiaKeySet128_label7' (loop 'ClefiaKeySet128_label7'): Unable to schedule 'load' operation ('lk_load_7', src/enc.c:117) on array 'lk' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc_Pipeline_ClefiaKeySet128_label7' (loop 'ClefiaKeySet128_label7'): Unable to schedule 'store' operation ('lk_addr_10_write_ln110', src/enc.c:110) of variable 'or_ln7', src/enc.c:207->src/enc.c:270->src/enc.c:308 on array 'lk' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc_Pipeline_ClefiaKeySet128_label7' (loop 'ClefiaKeySet128_label7'): Unable to schedule 'store' operation ('lk_addr_2_write_ln110', src/enc.c:110) of variable 'or_ln13', src/enc.c:216->src/enc.c:270->src/enc.c:308 on array 'lk' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'lk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 19, loop 'ClefiaKeySet128_label7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.745 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.325 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.358 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ClefiaGfn4_label39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ClefiaGfn4_label3'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_enc_Pipeline_ClefiaGfn4_label39' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('fin_1_addr_4_write_ln110', src/enc.c:110) of variable 'xor_ln117_67', src/enc.c:117 on array 'fin_1' and 'load' operation ('fin_1_load_11', src/enc.c:117) on array 'fin_1'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_enc_Pipeline_ClefiaGfn4_label39' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('fin_1_addr_4_write_ln110', src/enc.c:110) of variable 'xor_ln117_67', src/enc.c:117 on array 'fin_1' and 'load' operation ('fin_1_load_11', src/enc.c:117) on array 'fin_1'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_enc_Pipeline_ClefiaGfn4_label39' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('fin_1_addr_5_write_ln110', src/enc.c:110) of variable 'xor_ln117_66', src/enc.c:117 on array 'fin_1' and 'load' operation ('fin_1_load_10', src/enc.c:117) on array 'fin_1'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc_Pipeline_ClefiaGfn4_label39' (loop 'ClefiaGfn4_label3'): Unable to schedule 'load' operation ('rk_load', src/enc.c:117) on array 'rk' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'rk'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc_Pipeline_ClefiaGfn4_label39' (loop 'ClefiaGfn4_label3'): Unable to schedule 'store' operation ('fin_1_addr_7_write_ln110', src/enc.c:110) of variable 'xor_ln117_63', src/enc.c:117 on array 'fin_1' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'fin_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 12, Depth = 12, loop 'ClefiaGfn4_label3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.286 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.443 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc_Pipeline_ByteXor_label212' (loop 'ByteXor_label2'): Unable to schedule 'load' operation ('ct_load', src/enc.c:117) on array 'ct' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'ct'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label213' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc_Pipeline_ByteXor_label213' (loop 'ByteXor_label2'): Unable to schedule 'load' operation ('ct_load', src/enc.c:117) on array 'ct' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'ct'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.459 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ClefiaGfn4_label3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ClefiaGfn4_label3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label13' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.937 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label14' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ClefiaKeySet128_label7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ClefiaKeySet128_label7' pipeline 'ClefiaKeySet128_label7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ClefiaKeySet128_label7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label15' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.798 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label16' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label27' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label18' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ClefiaGfn4_label39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ClefiaGfn4_label39'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label110' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label110'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.009 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label111' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label111'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label212'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label213' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label213'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia_enc/pt' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia_enc/skey' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia_enc/ct' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clefia_enc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'pt', 'skey', 'ct' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.309 seconds; current allocated memory: 1.100 GB.
INFO: [RTMG 210-279] Implementing memory 'clefia_enc_con128_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_enc_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_enc_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_enc_fin_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_enc_fout_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_enc_rin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_enc_rout_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_enc_rk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.499 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.833 seconds; current allocated memory: 1.100 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for clefia_enc.
INFO: [VLOG 209-307] Generating Verilog RTL for clefia_enc.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 142.90 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 15 seconds. CPU system time: 2 seconds. Elapsed time: 25.29 seconds; current allocated memory: 464.305 MB.
INFO: [HLS 200-112] Total CPU user time: 16 seconds. Total CPU system time: 3 seconds. Total elapsed time: 26.384 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./enc_ip/solution2/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc pt 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia_enc clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc ct 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc skey 
INFO: [HLS 200-1510] Running: set_directive_pipeline ClefiaEncrypt 
INFO: [HLS 200-1510] Running: set_directive_pipeline ClefiaKeySet128 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 692.754 MB.
INFO: [HLS 200-10] Analyzing design file 'src/enc.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.836 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'ClefiaKeySet128_label7' is marked as complete unroll implied by the pipeline pragma (src/enc.c:265:26)
INFO: [HLS 214-291] Loop 'ClefiaGfn4_label3' is marked as complete unroll implied by the pipeline pragma (src/enc.c:186:21)
INFO: [HLS 214-291] Loop 'ByteXor_label2' is marked as complete unroll implied by the pipeline pragma (src/enc.c:116:18)
INFO: [HLS 214-291] Loop 'ByteCpy_label1' is marked as complete unroll implied by the pipeline pragma (src/enc.c:109:18)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet128_label7' (src/enc.c:265:26) in function 'ClefiaKeySet128' completely with a factor of 9 (src/enc.c:252:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF0Xor' (src/enc.c:136:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (src/enc.c:136:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF0Xor' (src/enc.c:136:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF1Xor' (src/enc.c:159:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (src/enc.c:159:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF1Xor' (src/enc.c:159:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaGfn4' (src/enc.c:182:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaDoubleSwap' (src/enc.c:199:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaKeySet128' (src/enc.c:252:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaKeySet128' (src/enc.c:252:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaEncrypt' (src/enc.c:277:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaEncrypt' (src/enc.c:277:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaEncrypt' (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (src/enc.c:116:18) in function 'ClefiaEncrypt' completely with a factor of 4 (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaEncrypt' completely with a factor of 16 (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn4_label3' (src/enc.c:186:21) in function 'ClefiaEncrypt' completely with a factor of 18 (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaEncrypt' completely with a factor of 4 (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaEncrypt' completely with a factor of 12 (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaKeySet128' completely with a factor of 8 (src/enc.c:252:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaKeySet128' completely with a factor of 16 (src/enc.c:252:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn4_label3' (src/enc.c:186:21) in function 'ClefiaKeySet128' completely with a factor of 12 (src/enc.c:252:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaKeySet128' completely with a factor of 4 (src/enc.c:252:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaKeySet128' completely with a factor of 12 (src/enc.c:252:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaDoubleSwap' completely with a factor of 16 (src/enc.c:199:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (src/enc.c:116:18) in function 'ClefiaF1Xor' completely with a factor of 4 (src/enc.c:159:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaF1Xor' completely with a factor of 4 (src/enc.c:159:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (src/enc.c:116:18) in function 'ClefiaF0Xor' completely with a factor of 4 (src/enc.c:136:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaF0Xor' completely with a factor of 4 (src/enc.c:136:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (src/enc.c:116:18) in function 'ByteXor' completely with a factor of 16 (src/enc.c:115:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.007 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ClefiaKeySet128.1' into 'clefia_enc' (src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ClefiaEncrypt.1' into 'clefia_enc' (src/enc.c:309).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ByteXor.1' into 'clefia_enc' (src/enc.c:268->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ByteXor.1' into 'clefia_enc' (src/enc.c:268->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ByteXor.1' into 'clefia_enc' (src/enc.c:268->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ByteXor.1' into 'clefia_enc' (src/enc.c:268->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.046 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.955 seconds; current allocated memory: 1.100 GB.
INFO: [XFORM 203-11] Balancing expressions in function 'clefia_enc' (src/enc.c:110:110)...2152 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 5.912 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (src/enc.c:110:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (src/enc.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (src/enc.c:117:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 16 seconds. CPU system time: 0 seconds. Elapsed time: 16.859 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clefia_enc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10 seconds. CPU system time: 0 seconds. Elapsed time: 9.693 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 10 seconds. CPU system time: 1 seconds. Elapsed time: 10.954 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia_enc/pt' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia_enc/skey' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia_enc/ct' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clefia_enc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'pt', 'skey', 'ct' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 11 seconds. CPU system time: 0 seconds. Elapsed time: 13.793 seconds; current allocated memory: 1.100 GB.
INFO: [RTMG 210-279] Implementing memory 'clefia_enc_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_enc_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_enc_rk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 36 seconds. CPU system time: 3 seconds. Elapsed time: 41.1 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.749 seconds; current allocated memory: 1.100 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for clefia_enc.
INFO: [VLOG 209-307] Generating Verilog RTL for clefia_enc.
INFO: [HLS 200-789] **** Estimated Fmax: 142.90 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 95 seconds. CPU system time: 4 seconds. Elapsed time: 109.028 seconds; current allocated memory: 443.750 MB.
INFO: [HLS 200-112] Total CPU user time: 96 seconds. Total CPU system time: 5 seconds. Total elapsed time: 110.331 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./enc_ip/solution2/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc pt 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia_enc clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc ct 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc skey 
INFO: [HLS 200-1510] Running: set_directive_pipeline ClefiaEncrypt 
INFO: [HLS 200-1510] Running: set_directive_pipeline ClefiaKeySet128 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia_enc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.013 seconds; current allocated memory: 675.734 MB.
INFO: [HLS 200-10] Analyzing design file 'src/enc.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.824 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'ClefiaKeySet128_label7' is marked as complete unroll implied by the pipeline pragma (src/enc.c:265:26)
INFO: [HLS 214-291] Loop 'ClefiaGfn4_label3' is marked as complete unroll implied by the pipeline pragma (src/enc.c:186:21)
INFO: [HLS 214-291] Loop 'ByteXor_label2' is marked as complete unroll implied by the pipeline pragma (src/enc.c:116:18)
INFO: [HLS 214-291] Loop 'ByteCpy_label1' is marked as complete unroll implied by the pipeline pragma (src/enc.c:109:18)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet128_label7' (src/enc.c:265:26) in function 'ClefiaKeySet128' completely with a factor of 9 (src/enc.c:252:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF0Xor' (src/enc.c:136:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (src/enc.c:136:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF0Xor' (src/enc.c:136:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF1Xor' (src/enc.c:159:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (src/enc.c:159:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF1Xor' (src/enc.c:159:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaGfn4' (src/enc.c:182:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaDoubleSwap' (src/enc.c:199:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaKeySet128' (src/enc.c:252:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaKeySet128' (src/enc.c:252:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaEncrypt' (src/enc.c:277:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaEncrypt' (src/enc.c:277:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaEncrypt' (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (src/enc.c:116:18) in function 'ClefiaEncrypt' completely with a factor of 4 (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaEncrypt' completely with a factor of 16 (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn4_label3' (src/enc.c:186:21) in function 'ClefiaEncrypt' completely with a factor of 18 (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaEncrypt' completely with a factor of 4 (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaEncrypt' completely with a factor of 12 (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaKeySet128' completely with a factor of 8 (src/enc.c:252:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaKeySet128' completely with a factor of 16 (src/enc.c:252:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn4_label3' (src/enc.c:186:21) in function 'ClefiaKeySet128' completely with a factor of 12 (src/enc.c:252:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaKeySet128' completely with a factor of 4 (src/enc.c:252:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaKeySet128' completely with a factor of 12 (src/enc.c:252:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaDoubleSwap' completely with a factor of 16 (src/enc.c:199:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (src/enc.c:116:18) in function 'ClefiaF1Xor' completely with a factor of 4 (src/enc.c:159:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaF1Xor' completely with a factor of 4 (src/enc.c:159:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (src/enc.c:116:18) in function 'ClefiaF0Xor' completely with a factor of 4 (src/enc.c:136:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaF0Xor' completely with a factor of 4 (src/enc.c:136:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (src/enc.c:116:18) in function 'ByteXor' completely with a factor of 16 (src/enc.c:115:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.655 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ClefiaKeySet128.1' into 'clefia_enc' (src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ClefiaEncrypt.1' into 'clefia_enc' (src/enc.c:309).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ByteXor.1' into 'clefia_enc' (src/enc.c:268->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ByteXor.1' into 'clefia_enc' (src/enc.c:268->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ByteXor.1' into 'clefia_enc' (src/enc.c:268->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ByteXor.1' into 'clefia_enc' (src/enc.c:268->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:308).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.024 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.955 seconds; current allocated memory: 1.100 GB.
INFO: [XFORM 203-11] Balancing expressions in function 'clefia_enc' (src/enc.c:14:110)...2152 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 5.74 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (src/enc.c:110:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (src/enc.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (src/enc.c:117:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 15 seconds. CPU system time: 0 seconds. Elapsed time: 15.231 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clefia_enc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'clefia_enc'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc' (function 'clefia_enc'): Unable to schedule 'load' operation ('skey_load', src/enc.c:110) on array 'skey' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'skey'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc' (function 'clefia_enc'): Unable to schedule 'load' operation ('skey_load_9', src/enc.c:110) on array 'skey' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'skey'.
WARNING: [HLS 200-885] Th==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./enc_ip/solution2/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc pt 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia_enc clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc ct 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc skey 
INFO: [HLS 200-1510] Running: set_directive_pipeline ClefiaEncrypt 
INFO: [HLS 200-1510] Running: set_directive_pipeline ClefiaKeySet128 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia_enc 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 12.021 seconds; current allocated memory: 480.480 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 13.06 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./enc_ip/solution2/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc pt 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia_enc clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc ct 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc skey 
INFO: [HLS 200-1510] Running: set_directive_pipeline ClefiaEncrypt 
INFO: [HLS 200-1510] Running: set_directive_pipeline ClefiaKeySet128 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia_enc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 667.551 MB.
INFO: [HLS 200-10] Analyzing design file 'src/enc.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.85 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'ClefiaKeySet128_label7' is marked as complete unroll implied by the pipeline pragma (src/enc.c:265:26)
INFO: [HLS 214-291] Loop 'ClefiaGfn4_label3' is marked as complete unroll implied by the pipeline pragma (src/enc.c:186:21)
INFO: [HLS 214-291] Loop 'ByteXor_label2' is marked as complete unroll implied by the pipeline pragma (src/enc.c:116:18)
INFO: [HLS 214-291] Loop 'ByteCpy_label1' is marked as complete unroll implied by the pipeline pragma (src/enc.c:109:18)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet128_label7' (src/enc.c:265:26) in function 'ClefiaKeySet128' completely with a factor of 9 (src/enc.c:252:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF0Xor' (src/enc.c:136:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (src/enc.c:136:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF0Xor' (src/enc.c:136:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF1Xor' (src/enc.c:159:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (src/enc.c:159:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF1Xor' (src/enc.c:159:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaGfn4' (src/enc.c:182:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaDoubleSwap' (src/enc.c:199:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaKeySet128' (src/enc.c:252:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaKeySet128' (src/enc.c:252:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaEncrypt' (src/enc.c:277:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaEncrypt' (src/enc.c:277:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaEncrypt' (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (src/enc.c:116:18) in function 'ClefiaEncrypt' completely with a factor of 4 (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaEncrypt' completely with a factor of 16 (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn4_label3' (src/enc.c:186:21) in function 'ClefiaEncrypt' completely with a factor of 18 (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaEncrypt' completely with a factor of 4 (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaEncrypt' completely with a factor of 12 (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaKeySet128' completely with a factor of 8 (src/enc.c:252:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaKeySet128' completely with a factor of 16 (src/enc.c:252:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn4_label3' (src/enc.c:186:21) in function 'ClefiaKeySet128' completely with a factor of 12 (src/enc.c:252:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaKeySet128' completely with a factor of 4 (src/enc.c:252:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaKeySet128' completely with a factor of 12 (src/enc.c:252:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaDoubleSwap' completely with a factor of 16 (src/enc.c:199:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (src/enc.c:116:18) in function 'ClefiaF1Xor' completely with a factor of 4 (src/enc.c:159:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaF1Xor' completely with a factor of 4 (src/enc.c:159:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (src/enc.c:116:18) in function 'ClefiaF0Xor' completely with a factor of 4 (src/enc.c:136:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaF0Xor' completely with a factor of 4 (src/enc.c:136:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (src/enc.c:116:18) in function 'ByteXor' completely with a factor of 16 (src/enc.c:115:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.754 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ClefiaKeySet128.1' into 'clefia_enc' (src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaEncrypt.1' into 'clefia_enc' (src/enc.c:306).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor.1' into 'clefia_enc' (src/enc.c:268->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor.1' into 'clefia_enc' (src/enc.c:268->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor.1' into 'clefia_enc' (src/enc.c:268->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor.1' into 'clefia_enc' (src/enc.c:268->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.06 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.953 seconds; current allocated memory: 1.100 GB.
INFO: [XFORM 203-11] Balancing expressions in function 'clefia_enc' (src/enc.c:14:110)...2152 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 5.747 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (src/enc.c:110:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (src/enc.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (src/enc.c:117:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 15 seconds. CPU system time: 0 seconds. Elapsed time: 15.024 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clefia_enc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'clefia_enc'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc' (function 'clefia_enc'): Unable to schedule 'load' operation ('skey_load', src/enc.c:110) on array 'skey' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'skey'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc' (function 'clefia_enc'): Unable to schedule 'load' operation ('skey_load_9', src/enc.c:110) on array 'skey' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'skey'.
WARNING: [HLS 200-885] The==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./enc_ip/solution2/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc pt 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia_enc clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc ct 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc skey 
INFO: [HLS 200-1510] Running: set_directive_pipeline ClefiaEncrypt 
INFO: [HLS 200-1510] Running: set_directive_pipeline ClefiaKeySet128 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.013 seconds; current allocated memory: 667.809 MB.
INFO: [HLS 200-10] Analyzing design file 'src/enc.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.853 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'ClefiaKeySet128_label7' is marked as complete unroll implied by the pipeline pragma (src/enc.c:265:26)
INFO: [HLS 214-291] Loop 'ClefiaGfn4_label3' is marked as complete unroll implied by the pipeline pragma (src/enc.c:186:21)
INFO: [HLS 214-291] Loop 'ByteXor_label2' is marked as complete unroll implied by the pipeline pragma (src/enc.c:116:18)
INFO: [HLS 214-291] Loop 'ByteCpy_label1' is marked as complete unroll implied by the pipeline pragma (src/enc.c:109:18)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet128_label7' (src/enc.c:265:26) in function 'ClefiaKeySet128' completely with a factor of 9 (src/enc.c:252:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF0Xor' (src/enc.c:136:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (src/enc.c:136:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF0Xor' (src/enc.c:136:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF1Xor' (src/enc.c:159:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (src/enc.c:159:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF1Xor' (src/enc.c:159:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaGfn4' (src/enc.c:182:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaDoubleSwap' (src/enc.c:199:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaKeySet128' (src/enc.c:252:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaKeySet128' (src/enc.c:252:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaEncrypt' (src/enc.c:277:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaEncrypt' (src/enc.c:277:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaEncrypt' (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (src/enc.c:116:18) in function 'ClefiaEncrypt' completely with a factor of 4 (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaEncrypt' completely with a factor of 16 (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn4_label3' (src/enc.c:186:21) in function 'ClefiaEncrypt' completely with a factor of 18 (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaEncrypt' completely with a factor of 4 (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaEncrypt' completely with a factor of 12 (src/enc.c:277:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaKeySet128' completely with a factor of 8 (src/enc.c:252:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaKeySet128' completely with a factor of 16 (src/enc.c:252:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn4_label3' (src/enc.c:186:21) in function 'ClefiaKeySet128' completely with a factor of 12 (src/enc.c:252:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaKeySet128' completely with a factor of 4 (src/enc.c:252:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaKeySet128' completely with a factor of 12 (src/enc.c:252:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaDoubleSwap' completely with a factor of 16 (src/enc.c:199:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (src/enc.c:116:18) in function 'ClefiaF1Xor' completely with a factor of 4 (src/enc.c:159:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaF1Xor' completely with a factor of 4 (src/enc.c:159:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (src/enc.c:116:18) in function 'ClefiaF0Xor' completely with a factor of 4 (src/enc.c:136:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:109:18) in function 'ClefiaF0Xor' completely with a factor of 4 (src/enc.c:136:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (src/enc.c:116:18) in function 'ByteXor' completely with a factor of 16 (src/enc.c:115:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.744 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ClefiaKeySet128.1' into 'clefia_enc' (src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaEncrypt.1' into 'clefia_enc' (src/enc.c:306).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor.1' into 'clefia_enc' (src/enc.c:268->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor.1' into 'clefia_enc' (src/enc.c:268->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor.1' into 'clefia_enc' (src/enc.c:268->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor.1' into 'clefia_enc' (src/enc.c:268->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:266->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia_enc' (src/enc.c:270->src/enc.c:305).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:187).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:188).
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.968 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.983 seconds; current allocated memory: 1.100 GB.
INFO: [XFORM 203-11] Balancing expressions in function 'clefia_enc' (src/enc.c:110:110)...2152 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.799 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (src/enc.c:110:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (src/enc.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (src/enc.c:117:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 16 seconds. CPU system time: 0 seconds. Elapsed time: 15.912 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clefia_enc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10 seconds. CPU system time: 0 seconds. Elapsed time: 9.709 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 9 seconds. CPU system time: 0 seconds. Elapsed time: 10.718 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia_enc/pt' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia_enc/skey' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia_enc/ct' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clefia_enc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'pt', 'skey', 'ct' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 12 seconds. CPU system time: 1 seconds. Elapsed time: 13.318 seconds; current allocated memory: 1.100 GB.
INFO: [RTMG 210-279] Implementing memory 'clefia_enc_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_enc_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_enc_rk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 36 seconds. CPU system time: 2 seconds. Elapsed time: 41.266 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.731 seconds; current allocated memory: 1.100 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for clefia_enc.
INFO: [VLOG 209-307] Generating Verilog RTL for clefia_enc.
INFO: [HLS 200-789] **** Estimated Fmax: 142.90 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 93 seconds. CPU system time: 3 seconds. Elapsed time: 107.116 seconds; current allocated memory: 465.332 MB.
INFO: [HLS 200-112] Total CPU user time: 94 seconds. Total CPU system time: 4 seconds. Total elapsed time: 108.33 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./enc_ip/solution2/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc pt 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia_enc clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc ct 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc skey 
INFO: [HLS 200-1510] Running: set_directive_pipeline ClefiaEncrypt 
INFO: [HLS 200-1510] Running: set_directive_pipeline ClefiaKeySet128 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file enc_ip/solution2/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 30.875 seconds; current allocated memory: 487.477 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 31.922 seconds; peak allocated memory: 1.108 GB.
