// Seed: 1817596381
module module_0 (
    input tri1 id_0,
    output tri id_1,
    input wor id_2
    , id_14,
    input supply0 id_3,
    input wand module_0,
    input uwire id_5,
    input supply0 id_6,
    output wire id_7,
    output tri1 id_8,
    output supply1 id_9,
    input tri1 id_10,
    output uwire id_11,
    input supply1 id_12
);
  wire id_15;
endmodule
module module_1 (
    output tri0 id_0
    , id_6, id_7,
    input wand id_1,
    input wor id_2,
    input tri0 id_3,
    input supply1 id_4
);
  wand id_8 = 1 & id_4, id_9;
  assign id_9 = id_1;
  module_0(
      id_3, id_9, id_1, id_9, id_3, id_3, id_8, id_0, id_0, id_0, id_9, id_0, id_8
  );
endmodule
