srcscan starts
srcscan exits with return value 0
 VHDL std libs ===========
INFO: VHDL library search path for library "std" is now "C:/Xilinx/Vivado/2023.2/data/precomp_hsv/vhdl/std" (VHDL-1505)
INFO: VHDL library search path for library "synopsys" is now "C:/Xilinx/Vivado/2023.2/data/precomp_hsv/vhdl/synopsys" (VHDL-1505)
INFO: VHDL library search path for library "ieee" is now "C:/Xilinx/Vivado/2023.2/data/precomp_hsv/vhdl/ieee" (VHDL-1505)
INFO: VHDL library search path for library "unimacro" is now "C:/Xilinx/Vivado/2023.2/data/precomp_hsv/vhdl/unimacro" (VHDL-1505)
INFO: VHDL library search path for library "unisim" is now "C:/Xilinx/Vivado/2023.2/data/precomp_hsv/vhdl/unisim" (VHDL-1505)
INFO: VHDL library search path for library "vl" is now "C:/Xilinx/Vivado/2023.2/data/precomp_hsv/vhdl/vl" (VHDL-1505)
INFO: VHDL library search path for library "xpm" is now "C:/Xilinx/Vivado/2023.2/data/precomp_hsv/vhdl/xpm" (VHDL-1505)
-- Analyzing VHDL file "C:/Users/Mirare69/Documents/Apuntes/Tercer Año/PHR/Proyecto/Proyecto_CPU/Proyecto_CPU.srcs/sources_1/new/RAM.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'RAM' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'ram' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/Mirare69/AppData/Local/Temp/VivadoEditorAssist7425382754014608885.tmp" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'ROM' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'rom' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/Mirare69/Documents/Apuntes/Tercer Año/PHR/Proyecto/Proyecto_CPU/Proyecto_CPU.srcs/sources_1/new/Memory.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'Memory' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'memory' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/Mirare69/AppData/Local/Temp/VivadoEditorAssist3878832792288347208.tmp" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'MemoryController' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'memorycontroller' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/Mirare69/Documents/Apuntes/Tercer Año/PHR/Proyecto/Proyecto_CPU/Proyecto_CPU.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'ALU' (VHDL-1012)
INFO: analyzing architecture 'Funciones_ALU' of entity 'alu' (VHDL-9006)
srcscan exits with return value 0
