set "Fibonacci_series.v" as top module and run the simulation.
Note: -adjust 'divisor' parameter in FREQUENCY_DIVIDER.v accordingly.
      -if you want to run this on FPGA then lookout for clock frequency of that FPGA.
