<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>gem5: arch/alpha/ipr.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
<div class="header">
  <div class="headertitle">
<h1>arch/alpha/ipr.cc</h1>  </div>
</div>
<div class="contents">
<a href="ipr_8cc.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2005 The Regents of The University of Michigan</span>
<a name="l00003"></a>00003 <span class="comment"> * All rights reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00006"></a>00006 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00007"></a>00007 <span class="comment"> * met: redistributions of source code must retain the above copyright</span>
<a name="l00008"></a>00008 <span class="comment"> * notice, this list of conditions and the following disclaimer;</span>
<a name="l00009"></a>00009 <span class="comment"> * redistributions in binary form must reproduce the above copyright</span>
<a name="l00010"></a>00010 <span class="comment"> * notice, this list of conditions and the following disclaimer in the</span>
<a name="l00011"></a>00011 <span class="comment"> * documentation and/or other materials provided with the distribution;</span>
<a name="l00012"></a>00012 <span class="comment"> * neither the name of the copyright holders nor the names of its</span>
<a name="l00013"></a>00013 <span class="comment"> * contributors may be used to endorse or promote products derived from</span>
<a name="l00014"></a>00014 <span class="comment"> * this software without specific prior written permission.</span>
<a name="l00015"></a>00015 <span class="comment"> *</span>
<a name="l00016"></a>00016 <span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span>
<a name="l00017"></a>00017 <span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<a name="l00018"></a>00018 <span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span>
<a name="l00019"></a>00019 <span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span>
<a name="l00020"></a>00020 <span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span>
<a name="l00021"></a>00021 <span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span>
<a name="l00022"></a>00022 <span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span>
<a name="l00023"></a>00023 <span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span>
<a name="l00024"></a>00024 <span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span>
<a name="l00025"></a>00025 <span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span>
<a name="l00026"></a>00026 <span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<a name="l00027"></a>00027 <span class="comment"> *</span>
<a name="l00028"></a>00028 <span class="comment"> * Authors: Gabe Black</span>
<a name="l00029"></a>00029 <span class="comment"> */</span>
<a name="l00030"></a>00030 
<a name="l00031"></a>00031 <span class="preprocessor">#include &lt;cassert&gt;</span>
<a name="l00032"></a>00032 <span class="preprocessor">#include &lt;cstring&gt;</span>
<a name="l00033"></a>00033 
<a name="l00034"></a>00034 <span class="preprocessor">#include &quot;<a class="code" href="ipr_8hh.html">arch/alpha/ipr.hh</a>&quot;</span>
<a name="l00035"></a>00035 
<a name="l00036"></a>00036 <span class="keyword">namespace </span>AlphaISA {
<a name="l00037"></a>00037 
<a name="l00038"></a><a class="code" href="namespaceAlphaISA.html#ae81c75c652a16ffa33a787ce6dc3114f">00038</a> <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093f">md_ipr_names</a> <a class="code" href="namespaceAlphaISA.html#ae81c75c652a16ffa33a787ce6dc3114f">MiscRegIndexToIpr</a>[NumInternalProcRegs] = {
<a name="l00039"></a>00039 
<a name="l00040"></a>00040     <span class="comment">//Write only</span>
<a name="l00041"></a>00041     RAW_IPR_HWINT_CLR,      <span class="comment">// H/W interrupt clear register</span>
<a name="l00042"></a>00042     RAW_IPR_SL_XMIT,        <span class="comment">// serial line transmit register</span>
<a name="l00043"></a>00043     RAW_IPR_DC_FLUSH,
<a name="l00044"></a>00044     RAW_IPR_IC_FLUSH,       <span class="comment">// instruction cache flush control</span>
<a name="l00045"></a>00045     RAW_IPR_ALT_MODE,       <span class="comment">// alternate mode register</span>
<a name="l00046"></a>00046     RAW_IPR_DTB_IA,         <span class="comment">// DTLB invalidate all register</span>
<a name="l00047"></a>00047     RAW_IPR_DTB_IAP,        <span class="comment">// DTLB invalidate all process register</span>
<a name="l00048"></a>00048     RAW_IPR_ITB_IA,         <span class="comment">// ITLB invalidate all register</span>
<a name="l00049"></a>00049     RAW_IPR_ITB_IAP,        <span class="comment">// ITLB invalidate all process register</span>
<a name="l00050"></a>00050 
<a name="l00051"></a>00051     <span class="comment">//Read only</span>
<a name="l00052"></a>00052     RAW_IPR_INTID,          <span class="comment">// interrupt ID register</span>
<a name="l00053"></a>00053     RAW_IPR_SL_RCV,         <span class="comment">// serial line receive register</span>
<a name="l00054"></a>00054     RAW_IPR_MM_STAT,        <span class="comment">// data MMU fault status register</span>
<a name="l00055"></a>00055     RAW_IPR_ITB_PTE_TEMP,   <span class="comment">// ITLB page table entry temp register</span>
<a name="l00056"></a>00056     RAW_IPR_DTB_PTE_TEMP,   <span class="comment">// DTLB page table entry temporary register</span>
<a name="l00057"></a>00057 
<a name="l00058"></a>00058     RAW_IPR_ISR,            <span class="comment">// interrupt summary register</span>
<a name="l00059"></a>00059     RAW_IPR_ITB_TAG,        <span class="comment">// ITLB tag register</span>
<a name="l00060"></a>00060     RAW_IPR_ITB_PTE,        <span class="comment">// ITLB page table entry register</span>
<a name="l00061"></a>00061     RAW_IPR_ITB_ASN,        <span class="comment">// ITLB address space register</span>
<a name="l00062"></a>00062     RAW_IPR_ITB_IS,         <span class="comment">// ITLB invalidate select register</span>
<a name="l00063"></a>00063     RAW_IPR_SIRR,           <span class="comment">// software interrupt request register</span>
<a name="l00064"></a>00064     RAW_IPR_ASTRR,          <span class="comment">// asynchronous system trap request register</span>
<a name="l00065"></a>00065     RAW_IPR_ASTER,          <span class="comment">// asynchronous system trap enable register</span>
<a name="l00066"></a>00066     RAW_IPR_EXC_ADDR,       <span class="comment">// exception address register</span>
<a name="l00067"></a>00067     RAW_IPR_EXC_SUM,        <span class="comment">// exception summary register</span>
<a name="l00068"></a>00068     RAW_IPR_EXC_MASK,       <span class="comment">// exception mask register</span>
<a name="l00069"></a>00069     RAW_IPR_PAL_BASE,       <span class="comment">// PAL base address register</span>
<a name="l00070"></a>00070     RAW_IPR_ICM,            <span class="comment">// instruction current mode</span>
<a name="l00071"></a>00071     RAW_IPR_IPLR,           <span class="comment">// interrupt priority level register</span>
<a name="l00072"></a>00072     RAW_IPR_IFAULT_VA_FORM, <span class="comment">// formatted faulting virtual addr register</span>
<a name="l00073"></a>00073     RAW_IPR_IVPTBR,         <span class="comment">// virtual page table base register</span>
<a name="l00074"></a>00074     RAW_IPR_ICSR,           <span class="comment">// instruction control and status register</span>
<a name="l00075"></a>00075     RAW_IPR_IC_PERR_STAT,   <span class="comment">// inst cache parity error status register</span>
<a name="l00076"></a>00076     RAW_IPR_PMCTR,          <span class="comment">// performance counter register</span>
<a name="l00077"></a>00077 
<a name="l00078"></a>00078     <span class="comment">// PAL temporary registers...</span>
<a name="l00079"></a>00079     <span class="comment">// register meanings gleaned from osfpal.s source code</span>
<a name="l00080"></a>00080     RAW_IPR_PALtemp0,       <span class="comment">// local scratch</span>
<a name="l00081"></a>00081     RAW_IPR_PALtemp1,       <span class="comment">// local scratch</span>
<a name="l00082"></a>00082     RAW_IPR_PALtemp2,       <span class="comment">// entUna</span>
<a name="l00083"></a>00083     RAW_IPR_PALtemp3,       <span class="comment">// CPU specific impure area pointer</span>
<a name="l00084"></a>00084     RAW_IPR_PALtemp4,       <span class="comment">// memory management temp</span>
<a name="l00085"></a>00085     RAW_IPR_PALtemp5,       <span class="comment">// memory management temp</span>
<a name="l00086"></a>00086     RAW_IPR_PALtemp6,       <span class="comment">// memory management temp</span>
<a name="l00087"></a>00087     RAW_IPR_PALtemp7,       <span class="comment">// entIF</span>
<a name="l00088"></a>00088     RAW_IPR_PALtemp8,       <span class="comment">// intmask</span>
<a name="l00089"></a>00089     RAW_IPR_PALtemp9,       <span class="comment">// entSys</span>
<a name="l00090"></a>00090     RAW_IPR_PALtemp10,      <span class="comment">// ??</span>
<a name="l00091"></a>00091     RAW_IPR_PALtemp11,      <span class="comment">// entInt</span>
<a name="l00092"></a>00092     RAW_IPR_PALtemp12,      <span class="comment">// entArith</span>
<a name="l00093"></a>00093     RAW_IPR_PALtemp13,      <span class="comment">// reserved for platform specific PAL</span>
<a name="l00094"></a>00094     RAW_IPR_PALtemp14,      <span class="comment">// reserved for platform specific PAL</span>
<a name="l00095"></a>00095     RAW_IPR_PALtemp15,      <span class="comment">// reserved for platform specific PAL</span>
<a name="l00096"></a>00096     RAW_IPR_PALtemp16,      <span class="comment">// scratch / whami&lt;7:0&gt; / mces&lt;4:0&gt;</span>
<a name="l00097"></a>00097     RAW_IPR_PALtemp17,      <span class="comment">// sysval</span>
<a name="l00098"></a>00098     RAW_IPR_PALtemp18,      <span class="comment">// usp</span>
<a name="l00099"></a>00099     RAW_IPR_PALtemp19,      <span class="comment">// ksp</span>
<a name="l00100"></a>00100     RAW_IPR_PALtemp20,      <span class="comment">// PTBR</span>
<a name="l00101"></a>00101     RAW_IPR_PALtemp21,      <span class="comment">// entMM</span>
<a name="l00102"></a>00102     RAW_IPR_PALtemp22,      <span class="comment">// kgp</span>
<a name="l00103"></a>00103     RAW_IPR_PALtemp23,      <span class="comment">// PCBB</span>
<a name="l00104"></a>00104 
<a name="l00105"></a>00105     RAW_IPR_DTB_ASN,        <span class="comment">// DTLB address space number register</span>
<a name="l00106"></a>00106     RAW_IPR_DTB_CM,         <span class="comment">// DTLB current mode register</span>
<a name="l00107"></a>00107     RAW_IPR_DTB_TAG,        <span class="comment">// DTLB tag register</span>
<a name="l00108"></a>00108     RAW_IPR_DTB_PTE,        <span class="comment">// DTLB page table entry register</span>
<a name="l00109"></a>00109 
<a name="l00110"></a>00110     RAW_IPR_VA,             <span class="comment">// fault virtual address register</span>
<a name="l00111"></a>00111     RAW_IPR_VA_FORM,        <span class="comment">// formatted virtual address register</span>
<a name="l00112"></a>00112     RAW_IPR_MVPTBR,         <span class="comment">// MTU virtual page table base register</span>
<a name="l00113"></a>00113     RAW_IPR_DTB_IS,         <span class="comment">// DTLB invalidate single register</span>
<a name="l00114"></a>00114     RAW_IPR_CC,             <span class="comment">// cycle counter register</span>
<a name="l00115"></a>00115     RAW_IPR_CC_CTL,         <span class="comment">// cycle counter control register</span>
<a name="l00116"></a>00116     RAW_IPR_MCSR,           <span class="comment">// MTU control register</span>
<a name="l00117"></a>00117 
<a name="l00118"></a>00118     RAW_IPR_DC_PERR_STAT,   <span class="comment">// Dcache parity error status register</span>
<a name="l00119"></a>00119     RAW_IPR_DC_TEST_CTL,    <span class="comment">// Dcache test tag control register</span>
<a name="l00120"></a>00120     RAW_IPR_DC_TEST_TAG,    <span class="comment">// Dcache test tag register</span>
<a name="l00121"></a>00121     RAW_IPR_DC_TEST_TAG_TEMP, <span class="comment">// Dcache test tag temporary register</span>
<a name="l00122"></a>00122     RAW_IPR_DC_MODE,        <span class="comment">// Dcache mode register</span>
<a name="l00123"></a>00123     <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa71d1bd1b6419f59bdc63bdb0a7b31292">RAW_IPR_MAF_MODE</a>        <span class="comment">// miss address file mode register</span>
<a name="l00124"></a>00124 };
<a name="l00125"></a>00125 
<a name="l00126"></a><a class="code" href="namespaceAlphaISA.html#a5400504f79ff4501ded06ac88b000cb0">00126</a> <span class="keywordtype">int</span> <a class="code" href="namespaceAlphaISA.html#a5400504f79ff4501ded06ac88b000cb0">IprToMiscRegIndex</a>[MaxInternalProcRegs];
<a name="l00127"></a>00127 
<a name="l00128"></a>00128 <span class="keywordtype">void</span>
<a name="l00129"></a>00129 <a class="code" href="namespaceAlphaISA.html#ab1a2b6460dff5af1c61705fefbc74869">initializeIprTable</a>()
<a name="l00130"></a>00130 {
<a name="l00131"></a>00131     <span class="keyword">static</span> <span class="keywordtype">bool</span> initialized = <span class="keyword">false</span>;
<a name="l00132"></a>00132     <span class="keywordflow">if</span> (initialized)
<a name="l00133"></a>00133         <span class="keywordflow">return</span>;
<a name="l00134"></a>00134 
<a name="l00135"></a>00135     memset(<a class="code" href="namespaceAlphaISA.html#a5400504f79ff4501ded06ac88b000cb0">IprToMiscRegIndex</a>, -1, <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fad5842e4b40e57807bd0ac53c1f6c4b78">MaxInternalProcRegs</a> * <span class="keyword">sizeof</span>(<span class="keywordtype">int</span>));
<a name="l00136"></a>00136 
<a name="l00137"></a>00137     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#a7329cbd3da39e27c5b311899bac95a04">x</a> = 0; <a class="code" href="namespaceX86ISA.html#a7329cbd3da39e27c5b311899bac95a04">x</a> &lt; NumInternalProcRegs; <a class="code" href="namespaceX86ISA.html#a7329cbd3da39e27c5b311899bac95a04">x</a>++)
<a name="l00138"></a>00138         <a class="code" href="namespaceAlphaISA.html#a5400504f79ff4501ded06ac88b000cb0">IprToMiscRegIndex</a>[<a class="code" href="namespaceAlphaISA.html#ae81c75c652a16ffa33a787ce6dc3114f">MiscRegIndexToIpr</a>[<a class="code" href="namespaceX86ISA.html#a7329cbd3da39e27c5b311899bac95a04">x</a>]] = <a class="code" href="namespaceX86ISA.html#a7329cbd3da39e27c5b311899bac95a04">x</a>;
<a name="l00139"></a>00139 }
<a name="l00140"></a>00140 
<a name="l00141"></a>00141 } <span class="comment">// namespace AlphaISA</span>
<a name="l00142"></a>00142 
</pre></div></div>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&nbsp;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr size="1"><address style="align: right;"><small>
Generated on Sun Apr 7 2013 18:15:48 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.7.1</small></address>

</body>
</html>
