#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 8;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x7fffd84e51a0 .scope module, "tb" "tb" 2 2;
 .timescale -8 -8;
v0x7fffd8507000_0 .net "B", 1 0, v0x7fffd8506490_0;  1 drivers
v0x7fffd8507110_0 .net "G", 1 0, v0x7fffd8506590_0;  1 drivers
v0x7fffd85071e0_0 .net "R", 1 0, v0x7fffd8506670_0;  1 drivers
v0x7fffd85072e0_0 .var "clk", 0 0;
v0x7fffd8507380_0 .net "h_sync_pulse", 0 0, L_0x7fffd84bd790;  1 drivers
v0x7fffd8507470_0 .var/i "i", 31 0;
v0x7fffd8507510_0 .net "v_sync_pulse", 0 0, L_0x7fffd84bd8a0;  1 drivers
S_0x7fffd84e5320 .scope module, "c1" "counter" 2 7, 3 1 0, S_0x7fffd84e51a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 1 "h_sync_pulse"
    .port_info 2 /OUTPUT 1 "v_sync_pulse"
    .port_info 3 /OUTPUT 2 "R"
    .port_info 4 /OUTPUT 2 "G"
    .port_info 5 /OUTPUT 2 "B"
P_0x7fffd84e6090 .param/l "B_DEPTH" 0 3 3, +C4<00000000000000000000000000000010>;
P_0x7fffd84e60d0 .param/l "G_DEPTH" 0 3 3, +C4<00000000000000000000000000000010>;
P_0x7fffd84e6110 .param/l "HB_PORCH" 0 3 2, +C4<00000000000000000000000000010110>;
P_0x7fffd84e6150 .param/l "HF_PORCH" 0 3 1, +C4<00000000000000000000000000001010>;
P_0x7fffd84e6190 .param/l "H_BITS" 1 3 12, +C4<00000000000000000000000000001001>;
P_0x7fffd84e61d0 .param/l "H_PULSE" 0 3 2, +C4<00000000000000000000000000100000>;
P_0x7fffd84e6210 .param/l "H_WIDTH" 0 3 1, +C4<00000000000000000000000011001000>;
P_0x7fffd84e6250 .param/l "R_DEPTH" 0 3 3, +C4<00000000000000000000000000000010>;
P_0x7fffd84e6290 .param/l "VB_PORCH" 0 3 3, +C4<00000000000000000000000000010111>;
P_0x7fffd84e62d0 .param/l "VF_PORCH" 0 3 2, +C4<00000000000000000000000000000001>;
P_0x7fffd84e6310 .param/l "V_BITS" 1 3 13, +C4<00000000000000000000000000001010>;
P_0x7fffd84e6350 .param/l "V_PULSE" 0 3 2, +C4<00000000000000000000000000000100>;
P_0x7fffd84e6390 .param/l "V_WIDTH" 0 3 1, +C4<00000000000000000000001001011000>;
L_0x7fffd84bd790 .functor NOT 1, v0x7fffd8506a40_0, C4<0>, C4<0>, C4<0>;
L_0x7fffd84bd8a0 .functor NOT 1, v0x7fffd8506dc0_0, C4<0>, C4<0>, C4<0>;
v0x7fffd8506490_0 .var "B", 1 0;
v0x7fffd8506590_0 .var "G", 1 0;
v0x7fffd8506670_0 .var "R", 1 0;
v0x7fffd8506730_0 .net "clk", 0 0, v0x7fffd85072e0_0;  1 drivers
v0x7fffd8506800_0 .net "color_out", 5 0, v0x7fffd8505db0_0;  1 drivers
v0x7fffd85068a0_0 .var "h_count", 8 0;
v0x7fffd8506970_0 .var "h_porch", 0 0;
v0x7fffd8506a40_0 .var "h_sync", 0 0;
v0x7fffd8506ae0_0 .net "h_sync_pulse", 0 0, L_0x7fffd84bd790;  alias, 1 drivers
v0x7fffd8506b80_0 .var "pre_h_porch", 0 0;
v0x7fffd8506c50_0 .var "v_count", 9 0;
v0x7fffd8506d20_0 .var "v_porch", 0 0;
v0x7fffd8506dc0_0 .var "v_sync", 0 0;
v0x7fffd8506e80_0 .net "v_sync_pulse", 0 0, L_0x7fffd84bd8a0;  alias, 1 drivers
E_0x7fffd84c0e90 .event negedge, v0x7fffd8505f80_0;
S_0x7fffd84e63e0 .scope module, "f1" "frame_buffer" 3 26, 4 1 0, S_0x7fffd84e5320;
 .timescale -8 -8;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "pre_h_porch"
    .port_info 2 /INPUT 1 "h_porch"
    .port_info 3 /INPUT 9 "h_index"
    .port_info 4 /INPUT 10 "v_index"
    .port_info 5 /OUTPUT 6 "color_out"
P_0x7fffd8485e40 .param/l "B_DEPTH" 0 4 2, +C4<00000000000000000000000000000010>;
P_0x7fffd8485e80 .param/l "COLOR_BITS" 1 4 10, +C4<0000000000000000000000000000000110>;
P_0x7fffd8485ec0 .param/l "G_DEPTH" 0 4 2, +C4<00000000000000000000000000000010>;
P_0x7fffd8485f00 .param/l "H_BITS" 0 4 2, +C4<00000000000000000000000000001001>;
P_0x7fffd8485f40 .param/l "H_WIDTH" 0 4 1, +C4<00000000000000000000000011001000>;
P_0x7fffd8485f80 .param/l "R_DEPTH" 0 4 1, +C4<00000000000000000000000000000010>;
P_0x7fffd8485fc0 .param/l "V_BITS" 0 4 2, +C4<00000000000000000000000000001010>;
P_0x7fffd8486000 .param/l "V_WIDTH" 0 4 1, +C4<00000000000000000000001001011000>;
v0x7fffd84e66f0_0 .net "clk", 0 0, v0x7fffd85072e0_0;  alias, 1 drivers
v0x7fffd8505cd0_0 .var "color_count", 5 0;
v0x7fffd8505db0_0 .var "color_out", 5 0;
v0x7fffd8505ea0_0 .net "h_index", 8 0, v0x7fffd85068a0_0;  1 drivers
v0x7fffd8505f80_0 .net "h_porch", 0 0, v0x7fffd8506970_0;  1 drivers
v0x7fffd8506090_0 .var/i "i", 31 0;
v0x7fffd8506170 .array "mem", 119999 0, 5 0;
v0x7fffd8506230_0 .net "pre_h_porch", 0 0, v0x7fffd8506b80_0;  1 drivers
v0x7fffd85062f0_0 .net "v_index", 9 0, v0x7fffd8506c50_0;  1 drivers
E_0x7fffd84bf260 .event posedge, v0x7fffd84e66f0_0;
    .scope S_0x7fffd84e63e0;
T_0 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7fffd8505cd0_0, 0, 6;
    %end;
    .thread T_0;
    .scope S_0x7fffd84e63e0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd8506090_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x7fffd8506090_0;
    %cmpi/s 119999, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_1.1, 5;
    %load/vec4 v0x7fffd8505cd0_0;
    %ix/getv/s 4, v0x7fffd8506090_0;
    %store/vec4a v0x7fffd8506170, 4, 0;
    %load/vec4 v0x7fffd8505cd0_0;
    %addi 1, 0, 6;
    %store/vec4 v0x7fffd8505cd0_0, 0, 6;
    %load/vec4 v0x7fffd8506090_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd8506090_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fffd8506170, 4;
    %assign/vec4 v0x7fffd8505db0_0, 0;
    %end;
    .thread T_1;
    .scope S_0x7fffd84e63e0;
T_2 ;
    %wait E_0x7fffd84bf260;
    %load/vec4 v0x7fffd8506230_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x7fffd85062f0_0;
    %pad/u 44;
    %muli 200, 0, 44;
    %load/vec4 v0x7fffd8505ea0_0;
    %pad/u 44;
    %add;
    %addi 1, 0, 44;
    %ix/vec4 4;
    %load/vec4a v0x7fffd8506170, 4;
    %assign/vec4 v0x7fffd8505db0_0, 0;
T_2.0 ;
    %pushi/vec4 119999, 0, 32;
    %load/vec4 v0x7fffd85062f0_0;
    %pad/u 32;
    %muli 200, 0, 32;
    %load/vec4 v0x7fffd8505ea0_0;
    %pad/u 32;
    %add;
    %addi 1, 0, 32;
    %cmp/u;
    %jmp/0xz  T_2.2, 5;
    %load/vec4 v0x7fffd8505db0_0;
    %assign/vec4 v0x7fffd8505db0_0, 0;
T_2.2 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffd84e5320;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd8506970_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x7fffd84e5320;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd8506b80_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x7fffd84e5320;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd8506a40_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x7fffd84e5320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd8506d20_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x7fffd84e5320;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd8506dc0_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x7fffd84e5320;
T_8 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x7fffd85068a0_0, 0, 9;
    %end;
    .thread T_8;
    .scope S_0x7fffd84e5320;
T_9 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x7fffd8506c50_0, 0, 10;
    %end;
    .thread T_9;
    .scope S_0x7fffd84e5320;
T_10 ;
    %wait E_0x7fffd84bf260;
    %load/vec4 v0x7fffd8506800_0;
    %parti/s 2, 4, 4;
    %assign/vec4 v0x7fffd8506670_0, 0;
    %load/vec4 v0x7fffd8506800_0;
    %parti/s 2, 2, 3;
    %assign/vec4 v0x7fffd8506590_0, 0;
    %load/vec4 v0x7fffd8506800_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x7fffd8506490_0, 0;
    %load/vec4 v0x7fffd85068a0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x7fffd85068a0_0, 0;
    %pushi/vec4 198, 0, 32;
    %load/vec4 v0x7fffd85068a0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_10.0, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd8506b80_0, 0;
T_10.0 ;
    %pushi/vec4 199, 0, 32;
    %load/vec4 v0x7fffd85068a0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_10.2, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd8506970_0, 0;
    %pushi/vec4 209, 0, 32;
    %load/vec4 v0x7fffd85068a0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x7fffd85068a0_0;
    %pad/u 32;
    %cmpi/u 241, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd8506a40_0, 0;
T_10.4 ;
    %pushi/vec4 241, 0, 32;
    %load/vec4 v0x7fffd85068a0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_10.6, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd8506a40_0, 0;
T_10.6 ;
    %load/vec4 v0x7fffd85068a0_0;
    %pad/u 32;
    %cmpi/e 262, 0, 32;
    %jmp/0xz  T_10.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd8506b80_0, 0;
T_10.8 ;
    %load/vec4 v0x7fffd85068a0_0;
    %pad/u 32;
    %cmpi/e 263, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x7fffd85068a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd8506970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd8506a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd8506b80_0, 0;
T_10.10 ;
    %jmp T_10.3;
T_10.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd8506a40_0, 0;
T_10.3 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fffd84e5320;
T_11 ;
    %wait E_0x7fffd84c0e90;
    %load/vec4 v0x7fffd8506c50_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x7fffd8506c50_0, 0;
    %pushi/vec4 599, 0, 32;
    %load/vec4 v0x7fffd8506c50_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_11.0, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd8506d20_0, 0;
    %pushi/vec4 600, 0, 32;
    %load/vec4 v0x7fffd8506c50_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x7fffd8506c50_0;
    %pad/u 32;
    %cmpi/u 604, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd8506dc0_0, 0;
T_11.2 ;
    %pushi/vec4 604, 0, 32;
    %load/vec4 v0x7fffd8506c50_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_11.4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd8506dc0_0, 0;
T_11.4 ;
    %load/vec4 v0x7fffd8506c50_0;
    %pad/u 32;
    %cmpi/e 627, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7fffd8506c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd8506d20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd8506dc0_0, 0;
T_11.6 ;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd8506dc0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fffd84e51a0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd85072e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd8507470_0, 0, 32;
T_12.0 ;
    %load/vec4 v0x7fffd8507470_0;
    %cmpi/s 200000, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_12.1, 5;
    %delay 5, 0;
    %load/vec4 v0x7fffd85072e0_0;
    %inv;
    %store/vec4 v0x7fffd85072e0_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0x7fffd85072e0_0;
    %inv;
    %store/vec4 v0x7fffd85072e0_0, 0, 1;
    %load/vec4 v0x7fffd8507470_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd8507470_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %end;
    .thread T_12;
    .scope S_0x7fffd84e51a0;
T_13 ;
    %vpi_call/w 2 26 "$dumpfile", "data/dumpfile.vcd" {0 0 0};
    %vpi_call/w 2 27 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffd84e51a0 {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x7fffd84e51a0;
T_14 ;
    %vpi_call/w 2 30 "$monitor", "At time=%2t, clk=%d, h_sync_pulse=%d, v_sync_pulse=%d", $time, v0x7fffd85072e0_0, v0x7fffd8507380_0, v0x7fffd8507510_0 {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "tb.v";
    "timer.v";
    "frame_buffer.v";
