\# Simulation Waveform



This folder contains waveform output (`.vcd`) used for timing analysis.



\## Observed Signals

\- `PCLK`, `PSEL`, `PENABLE`, `PWRITE`

\- `PADDR`, `PWDATA`, `PRDATA`

\- GPIO internal signals



\## Purpose

Waveform validate:

\- APB timing compliance

\- Correct read/write sequencing

\- Synchronization with clock



