Timing Analyzer report for quartus_compile
Tue Jun 13 17:36:59 2023
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1100mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1100mV 85C Model Setup Summary
  9. Slow 1100mV 85C Model Hold Summary
 10. Slow 1100mV 85C Model Recovery Summary
 11. Slow 1100mV 85C Model Removal Summary
 12. Slow 1100mV 85C Model Minimum Pulse Width Summary
 13. Slow 1100mV 85C Model Metastability Summary
 14. Slow 1100mV 0C Model Fmax Summary
 15. Slow 1100mV 0C Model Setup Summary
 16. Slow 1100mV 0C Model Hold Summary
 17. Slow 1100mV 0C Model Recovery Summary
 18. Slow 1100mV 0C Model Removal Summary
 19. Slow 1100mV 0C Model Minimum Pulse Width Summary
 20. Slow 1100mV 0C Model Metastability Summary
 21. Fast 1100mV 85C Model Setup Summary
 22. Fast 1100mV 85C Model Hold Summary
 23. Fast 1100mV 85C Model Recovery Summary
 24. Fast 1100mV 85C Model Removal Summary
 25. Fast 1100mV 85C Model Minimum Pulse Width Summary
 26. Fast 1100mV 85C Model Metastability Summary
 27. Fast 1100mV 0C Model Setup Summary
 28. Fast 1100mV 0C Model Hold Summary
 29. Fast 1100mV 0C Model Recovery Summary
 30. Fast 1100mV 0C Model Removal Summary
 31. Fast 1100mV 0C Model Minimum Pulse Width Summary
 32. Fast 1100mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1100mv 0c Model)
 37. Signal Integrity Metrics (Slow 1100mv 85c Model)
 38. Signal Integrity Metrics (Fast 1100mv 0c Model)
 39. Signal Integrity Metrics (Fast 1100mv 85c Model)
 40. Setup Transfers
 41. Hold Transfers
 42. Recovery Transfers
 43. Removal Transfers
 44. Report TCCS
 45. Report RSKM
 46. Unconstrained Paths Summary
 47. Clock Status Summary
 48. Unconstrained Input Ports
 49. Unconstrained Output Ports
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; quartus_compile                                         ;
; Device Family         ; Cyclone V                                               ;
; Device Name           ; 5CSEMA4U23C7                                            ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.47        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  49.9%      ;
;     Processor 3            ;  48.8%      ;
;     Processor 4            ;  48.4%      ;
+----------------------------+-------------+


+---------------------------------------------------------+
; SDC File List                                           ;
+---------------------+--------+--------------------------+
; SDC File Path       ; Status ; Read at                  ;
+---------------------+--------+--------------------------+
; quartus_compile.sdc ; OK     ; Tue Jun 13 17:36:31 2023 ;
+---------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+--------------------------------------------------+
; Slow 1100mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 194.21 MHz ; 194.21 MHz      ; clock      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1100mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clock ; -4.149 ; -15456.075         ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1100mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clock ; 0.275 ; 0.000              ;
+-------+-------+--------------------+


+----------------------------------------+
; Slow 1100mV 85C Model Recovery Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clock ; -4.715 ; -14898.689            ;
+-------+--------+-----------------------+


+---------------------------------------+
; Slow 1100mV 85C Model Removal Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; clock ; 0.497 ; 0.000                 ;
+-------+-------+-----------------------+


+---------------------------------------------------+
; Slow 1100mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clock ; -2.636 ; -18032.716                       ;
+-------+--------+----------------------------------+


-----------------------------------------------
; Slow 1100mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------+
; Slow 1100mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 188.43 MHz ; 188.43 MHz      ; clock      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1100mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clock ; -4.307 ; -14950.955        ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1100mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clock ; 0.191 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Slow 1100mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; clock ; -4.706 ; -14932.711           ;
+-------+--------+----------------------+


+--------------------------------------+
; Slow 1100mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; clock ; 0.406 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Slow 1100mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clock ; -2.636 ; -18418.286                      ;
+-------+--------+---------------------------------+


----------------------------------------------
; Slow 1100mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------+
; Fast 1100mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clock ; -1.723 ; -4250.608          ;
+-------+--------+--------------------+


+------------------------------------+
; Fast 1100mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clock ; 0.140 ; 0.000              ;
+-------+-------+--------------------+


+----------------------------------------+
; Fast 1100mV 85C Model Recovery Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clock ; -1.497 ; -4689.721             ;
+-------+--------+-----------------------+


+---------------------------------------+
; Fast 1100mV 85C Model Removal Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; clock ; 0.214 ; 0.000                 ;
+-------+-------+-----------------------+


+---------------------------------------------------+
; Fast 1100mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clock ; -2.174 ; -10077.827                       ;
+-------+--------+----------------------------------+


-----------------------------------------------
; Fast 1100mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------+
; Fast 1100mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clock ; -1.584 ; -3213.931         ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1100mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clock ; 0.108 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Fast 1100mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; clock ; -1.444 ; -4485.820            ;
+-------+--------+----------------------+


+--------------------------------------+
; Fast 1100mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; clock ; 0.157 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Fast 1100mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clock ; -2.174 ; -10057.799                      ;
+-------+--------+---------------------------------+


----------------------------------------------
; Fast 1100mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                ;
+------------------+------------+-------+------------+---------+---------------------+
; Clock            ; Setup      ; Hold  ; Recovery   ; Removal ; Minimum Pulse Width ;
+------------------+------------+-------+------------+---------+---------------------+
; Worst-case Slack ; -4.307     ; 0.108 ; -4.715     ; 0.157   ; -2.636              ;
;  clock           ; -4.307     ; 0.108 ; -4.715     ; 0.157   ; -2.636              ;
; Design-wide TNS  ; -15456.075 ; 0.0   ; -14932.711 ; 0.0     ; -18418.286          ;
;  clock           ; -15456.075 ; 0.000 ; -14932.711 ; 0.000   ; -18418.286          ;
+------------------+------------+-------+------------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                          ;
+-----+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+--------------------------------------------------------+
; Input Transition Times                                 ;
+-----+--------------+-----------------+-----------------+
; Pin ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-----+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 79894    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 79894    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 4188     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 4188     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 127   ; 127  ;
; Unconstrained Input Port Paths  ; 129   ; 129  ;
; Unconstrained Output Ports      ; 72    ; 72   ;
; Unconstrained Output Port Paths ; 72    ; 72   ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clock  ; clock ; Base ; Constrained ;
+--------+-------+------+-------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                                ;
+-----------------------------------+--------------------------------------------------------------------------------------+
; Input Port                        ; Comment                                                                              ;
+-----------------------------------+--------------------------------------------------------------------------------------+
; resetn                            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_readdata[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_readdata[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_readdata[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_readdata[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_readdata[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_readdata[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_readdata[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_readdata[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_readdata[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_readdata[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_readdata[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_readdata[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_readdata[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_readdata[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_readdata[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_readdata[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_readdata[16] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_readdata[17] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_readdata[18] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_readdata[19] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_readdata[20] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_readdata[21] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_readdata[22] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_readdata[23] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_readdata[24] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_readdata[25] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_readdata[26] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_readdata[27] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_readdata[28] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_readdata[29] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_readdata[30] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_readdata[31] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_stall[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_start[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------------------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                                 ;
+------------------------------------+---------------------------------------------------------------------------------------+
; Output Port                        ; Comment                                                                               ;
+------------------------------------+---------------------------------------------------------------------------------------+
; triangular_avmm_1_rw_address[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_address[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_address[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_address[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_address[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_address[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_address[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_address[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_address[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_address[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_address[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_address[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_address[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_address[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_address[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_address[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_address[16]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_address[17]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_address[18]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_address[19]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_address[20]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_address[21]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_address[22]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_address[23]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_address[24]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_address[25]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_address[26]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_address[27]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_address[28]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_address[29]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_address[30]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_address[31]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_byteenable[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_byteenable[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_byteenable[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_byteenable[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_read[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_write[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_writedata[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_writedata[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_writedata[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_writedata[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_writedata[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_writedata[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_writedata[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_writedata[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_writedata[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_writedata[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_writedata[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_writedata[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_writedata[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_writedata[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_writedata[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_writedata[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_writedata[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_writedata[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_writedata[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_writedata[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_writedata[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_writedata[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_writedata[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_writedata[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_writedata[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_writedata[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_writedata[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_writedata[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_writedata[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_writedata[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_writedata[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_writedata[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_busy[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_done[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------------------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                                ;
+-----------------------------------+--------------------------------------------------------------------------------------+
; Input Port                        ; Comment                                                                              ;
+-----------------------------------+--------------------------------------------------------------------------------------+
; resetn                            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_readdata[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_readdata[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_readdata[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_readdata[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_readdata[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_readdata[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_readdata[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_readdata[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_readdata[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_readdata[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_readdata[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_readdata[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_readdata[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_readdata[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_readdata[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_readdata[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_readdata[16] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_readdata[17] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_readdata[18] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_readdata[19] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_readdata[20] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_readdata[21] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_readdata[22] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_readdata[23] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_readdata[24] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_readdata[25] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_readdata[26] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_readdata[27] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_readdata[28] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_readdata[29] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_readdata[30] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_readdata[31] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_stall[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_start[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------------------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                                 ;
+------------------------------------+---------------------------------------------------------------------------------------+
; Output Port                        ; Comment                                                                               ;
+------------------------------------+---------------------------------------------------------------------------------------+
; triangular_avmm_1_rw_address[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_address[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_address[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_address[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_address[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_address[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_address[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_address[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_address[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_address[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_address[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_address[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_address[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_address[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_address[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_address[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_address[16]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_address[17]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_address[18]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_address[19]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_address[20]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_address[21]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_address[22]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_address[23]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_address[24]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_address[25]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_address[26]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_address[27]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_address[28]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_address[29]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_address[30]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_address[31]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_byteenable[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_byteenable[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_byteenable[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_byteenable[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_read[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_write[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_writedata[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_writedata[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_writedata[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_writedata[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_writedata[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_writedata[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_writedata[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_writedata[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_writedata[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_writedata[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_writedata[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_writedata[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_writedata[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_writedata[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_writedata[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_writedata[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_writedata[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_writedata[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_writedata[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_writedata[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_writedata[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_writedata[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_writedata[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_writedata[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_writedata[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_writedata[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_writedata[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_writedata[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_writedata[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_writedata[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_writedata[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_1_rw_writedata[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_busy[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_done[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition
    Info: Processing started: Tue Jun 13 17:36:27 2023
Info: Command: quartus_sta quartus_compile -c quartus_compile
Info: Using INI file C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/quartus.ini
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'quartus_compile.sdc'
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama128~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama128~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama129~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama129~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama130~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama130~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama131~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama131~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama132~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama132~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama133~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama133~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama134~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama134~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama135~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama135~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama136~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama136~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama137~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama137~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama138~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama138~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama139~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama139~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama140~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama140~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama141~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama141~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama142~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama142~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama143~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama143~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama144~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama144~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama145~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama145~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama146~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama146~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama147~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama147~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama148~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama148~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama149~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama149~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama150~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama150~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama151~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama151~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama152~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama152~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama153~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama153~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama154~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama154~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama155~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama155~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama156~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama156~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama157~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama157~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama160~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama160~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama161~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama161~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama162~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama162~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama163~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama163~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama164~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama164~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama165~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama165~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama166~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama166~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama167~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama167~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama168~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama168~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama169~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama169~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama170~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama170~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama171~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama171~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama172~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama172~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama173~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama173~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama174~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama174~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama175~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama175~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama176~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama176~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama177~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama177~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama178~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama178~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama179~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama179~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama180~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama180~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama181~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama181~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama182~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama182~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama183~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama183~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama184~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama184~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama185~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama185~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama186~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama186~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama187~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama187~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama192~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama192~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama258~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama258~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama259~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama259~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama260~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama260~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama261~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama261~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama262~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama262~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama263~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama263~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama264~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama264~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama265~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama265~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama266~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama266~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama267~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama267~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama268~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama268~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama269~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama269~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama270~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama270~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama271~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama271~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama272~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama272~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama273~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama273~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama274~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama274~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama275~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama275~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama276~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama276~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama277~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama277~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama278~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama278~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama279~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama279~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama280~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama280~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama281~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama281~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama282~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama282~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama283~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama283~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama284~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama284~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama285~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama285~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama286~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama286~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama287~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama287~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama320~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama320~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama328~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama328~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama384~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama384~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama416~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama416~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama64~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama64~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama65~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama65~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama66~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama66~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama67~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama67~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama68~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama68~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama69~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama69~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama70~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama70~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama71~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama71~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama72~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama72~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama73~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama73~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama74~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama74~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama75~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama75~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama76~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama76~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama77~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama77~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama78~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama78~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama79~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama79~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama80~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama80~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama81~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama81~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama82~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama82~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama83~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama83~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama84~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama84~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama85~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama85~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama86~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama86~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama87~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama87~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama88~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama88~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama89~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama89~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama90~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama90~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama91~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama91~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama92~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama92~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama93~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama93~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama94~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama94~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama95~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama95~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama96~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama96~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|altera_syncram:redist15_sync_together89_aunroll_x_in_c0_eni3_3_tpl_4_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|lutrama0~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|altera_syncram:redist15_sync_together89_aunroll_x_in_c0_eni3_3_tpl_4_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|lutrama0~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama0~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama0~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama10~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama10~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama11~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama11~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama12~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama12~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama13~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama13~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama14~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama14~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama15~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama15~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama16~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama16~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama17~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama17~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama18~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama18~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama19~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama19~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama1~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama1~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama20~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama20~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama21~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama21~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama22~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama22~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama23~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama23~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama24~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama24~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama25~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama25~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama26~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama26~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama27~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama27~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama28~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama28~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama29~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama29~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama2~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama2~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama30~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama30~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama31~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama31~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama3~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama3~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama4~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama4~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama5~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama5~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama6~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama6~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama7~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama7~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama8~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama8~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama9~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama9~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama10~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama10~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama11~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama11~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama12~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama12~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama13~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama13~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama14~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama14~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama15~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama15~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama16~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama16~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama17~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama17~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama18~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama18~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama19~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama19~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama20~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama20~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama21~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama21~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama22~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama22~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama23~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama23~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama24~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama24~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama25~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama25~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama26~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama26~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama27~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama27~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama28~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama28~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama29~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama29~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama2~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama2~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama30~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama30~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama31~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama31~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama3~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama3~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama4~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama4~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama5~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama5~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama6~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama6~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama7~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama7~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama8~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama8~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama9~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama9~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated|lutrama0~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated|lutrama0~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama0~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama0~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama10~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama10~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama11~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama11~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama12~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama12~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama13~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama13~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama14~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama14~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama15~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama15~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama16~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama16~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama17~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama17~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama18~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama18~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama19~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama19~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama1~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama1~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama20~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama20~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama21~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama21~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama22~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama22~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama23~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama23~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama24~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama24~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama25~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama25~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama26~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama26~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama27~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama27~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama28~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama28~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama29~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama29~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama2~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama2~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama30~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama30~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama31~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama31~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama3~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama3~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama4~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama4~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama5~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama5~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama6~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama6~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama7~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama7~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama8~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama8~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama9~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama9~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama10~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama10~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama11~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama11~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama12~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama12~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama13~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama13~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama14~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama14~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama15~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama15~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama16~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama16~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama17~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama17~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama18~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama18~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama19~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama19~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama20~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama20~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama21~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama21~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama22~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama22~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama23~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama23~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama24~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama24~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama25~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama25~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama26~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama26~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama27~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama27~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama28~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama28~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama29~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama29~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama2~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama2~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama30~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama30~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama31~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama31~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama3~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama3~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama4~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama4~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama5~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama5~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama6~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama6~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama7~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama7~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama8~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama8~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama9~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama9~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated|lutrama0~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated|lutrama0~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama0~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama0~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama10~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama10~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama11~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama11~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama12~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama12~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama13~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama13~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama14~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama14~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama15~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama15~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama16~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama16~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama17~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama17~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama18~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama18~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama19~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama19~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama1~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama1~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama20~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama20~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama21~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama21~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama22~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama22~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama23~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama23~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama24~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama24~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama25~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama25~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama26~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama26~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama27~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama27~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama28~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama28~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama29~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama29~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama2~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama2~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama30~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama30~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama31~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama31~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama3~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama3~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama4~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama4~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama5~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama5~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama6~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama6~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama7~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama7~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama8~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama8~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama9~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama9~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama10~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama10~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama11~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama11~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama12~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama12~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama13~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama13~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama14~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama14~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama15~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama15~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama16~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama16~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama17~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama17~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama18~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama18~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama19~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama19~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama20~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama20~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama21~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama21~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama22~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama22~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama23~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama23~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama24~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama24~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama25~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama25~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama26~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama26~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama27~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama27~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama28~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama28~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama29~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama29~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama2~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama2~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama30~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama30~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama31~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama31~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama3~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama3~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama4~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama4~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama5~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama5~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama6~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama6~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama7~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama7~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama8~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama8~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama9~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama9~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated|lutrama0~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated|lutrama0~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama0~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama0~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama10~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama10~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama11~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama11~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama12~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama12~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama13~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama13~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama14~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama14~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama15~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama15~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama16~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama16~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama17~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama17~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama18~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama18~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama19~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama19~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama1~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama1~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama20~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama20~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama21~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama21~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama22~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama22~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama23~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama23~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama24~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama24~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama25~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama25~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama26~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama26~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama27~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama27~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama28~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama28~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama29~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama29~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama2~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama2~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama30~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama30~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama31~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama31~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama34~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama34~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama35~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama35~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama36~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama36~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama37~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama37~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama38~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama38~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama39~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama39~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama3~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama3~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama40~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama40~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama41~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama41~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama42~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama42~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama43~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama43~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama44~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama44~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama45~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama45~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama46~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama46~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama47~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama47~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama48~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama48~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama49~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama49~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama4~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama4~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama50~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama50~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama51~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama51~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama52~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama52~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama53~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama53~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama54~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama54~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama55~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama55~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama56~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama56~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama57~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama57~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama58~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama58~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama59~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama59~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama5~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama5~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama60~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama60~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama61~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama61~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama62~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama62~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama63~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama63~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama6~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama6~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama7~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama7~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama8~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama8~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama9~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama9~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated|lutrama0~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated|lutrama0~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|altera_syncram:redist10_i_llvm_fpga_pop_i1_notcmp2742_pop27_triangular30_out_data_out_64_split_0_mem_dmem|altera_syncram_i362:auto_generated|altsyncram_5n94:altsyncram1|lutrama0~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|altera_syncram:redist10_i_llvm_fpga_pop_i1_notcmp2742_pop27_triangular30_out_data_out_64_split_0_mem_dmem|altera_syncram_i362:auto_generated|altsyncram_5n94:altsyncram1|lutrama0~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|altera_syncram:redist14_sync_together88_aunroll_x_in_c0_eni13_1_tpl_64_split_0_mem_dmem|altera_syncram_i362:auto_generated|altsyncram_5n94:altsyncram1|lutrama0~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|altera_syncram:redist14_sync_together88_aunroll_x_in_c0_eni13_1_tpl_64_split_0_mem_dmem|altera_syncram_i362:auto_generated|altsyncram_5n94:altsyncram1|lutrama0~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|altera_syncram:redist28_sync_together88_aunroll_x_in_i_valid_64_split_0_mem_dmem|altera_syncram_i362:auto_generated|altsyncram_5n94:altsyncram1|lutrama0~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|altera_syncram:redist28_sync_together88_aunroll_x_in_i_valid_64_split_0_mem_dmem|altera_syncram_i362:auto_generated|altsyncram_5n94:altsyncram1|lutrama0~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|altera_syncram:redist8_i_llvm_fpga_pop_i1_pop24_triangular12_out_data_out_65_split_0_mem_dmem|altera_syncram_i362:auto_generated|altsyncram_5n94:altsyncram1|lutrama0~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|altera_syncram:redist8_i_llvm_fpga_pop_i1_pop24_triangular12_out_data_out_65_split_0_mem_dmem|altera_syncram_i362:auto_generated|altsyncram_5n94:altsyncram1|lutrama0~MEMORYREGOUT
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1100mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.149
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.149          -15456.075 clock 
Info (332146): Worst-case hold slack is 0.275
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.275               0.000 clock 
Info (332146): Worst-case recovery slack is -4.715
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.715          -14898.689 clock 
Info (332146): Worst-case removal slack is 0.497
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.497               0.000 clock 
Info (332146): Worst-case minimum pulse width slack is -2.636
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.636          -18032.716 clock 
Info (332114): Report Metastability: Found 79 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1100mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama128~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama128~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama129~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama129~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama130~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama130~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama131~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama131~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama132~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama132~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama133~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama133~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama134~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama134~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama135~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama135~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama136~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama136~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama137~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama137~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama138~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama138~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama139~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama139~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama140~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama140~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama141~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama141~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama142~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama142~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama143~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama143~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama144~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama144~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama145~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama145~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama146~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama146~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama147~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama147~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama148~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama148~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama149~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama149~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama150~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama150~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama151~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama151~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama152~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama152~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama153~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama153~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama154~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama154~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama155~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama155~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama156~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama156~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama157~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama157~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama160~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama160~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama161~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama161~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama162~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama162~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama163~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama163~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama164~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama164~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama165~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama165~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama166~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama166~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama167~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama167~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama168~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama168~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama169~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama169~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama170~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama170~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama171~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama171~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama172~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama172~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama173~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama173~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama174~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama174~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama175~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama175~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama176~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama176~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama177~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama177~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama178~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama178~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama179~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama179~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama180~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama180~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama181~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama181~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama182~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama182~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama183~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama183~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama184~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama184~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama185~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama185~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama186~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama186~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama187~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama187~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama192~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama192~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama258~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama258~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama259~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama259~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama260~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama260~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama261~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama261~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama262~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama262~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama263~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama263~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama264~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama264~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama265~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama265~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama266~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama266~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama267~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama267~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama268~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama268~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama269~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama269~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama270~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama270~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama271~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama271~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama272~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama272~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama273~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama273~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama274~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama274~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama275~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama275~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama276~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama276~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama277~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama277~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama278~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama278~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama279~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama279~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama280~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama280~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama281~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama281~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama282~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama282~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama283~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama283~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama284~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama284~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama285~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama285~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama286~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama286~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama287~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama287~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama320~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama320~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama328~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama328~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama384~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama384~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama416~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama416~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama64~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama64~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama65~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama65~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama66~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama66~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama67~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama67~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama68~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama68~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama69~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama69~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama70~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama70~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama71~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama71~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama72~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama72~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama73~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama73~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama74~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama74~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama75~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama75~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama76~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama76~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama77~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama77~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama78~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama78~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama79~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama79~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama80~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama80~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama81~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama81~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama82~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama82~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama83~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama83~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama84~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama84~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama85~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama85~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama86~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama86~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama87~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama87~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama88~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama88~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama89~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama89~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama90~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama90~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama91~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama91~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama92~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama92~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama93~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama93~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama94~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama94~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama95~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama95~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama96~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama96~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|altera_syncram:redist15_sync_together89_aunroll_x_in_c0_eni3_3_tpl_4_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|lutrama0~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|altera_syncram:redist15_sync_together89_aunroll_x_in_c0_eni3_3_tpl_4_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|lutrama0~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama0~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama0~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama10~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama10~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama11~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama11~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama12~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama12~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama13~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama13~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama14~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama14~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama15~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama15~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama16~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama16~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama17~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama17~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama18~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama18~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama19~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama19~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama1~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama1~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama20~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama20~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama21~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama21~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama22~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama22~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama23~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama23~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama24~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama24~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama25~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama25~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama26~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama26~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama27~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama27~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama28~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama28~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama29~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama29~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama2~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama2~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama30~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama30~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama31~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama31~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama3~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama3~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama4~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama4~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama5~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama5~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama6~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama6~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama7~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama7~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama8~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama8~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama9~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama9~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama10~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama10~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama11~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama11~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama12~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama12~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama13~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama13~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama14~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama14~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama15~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama15~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama16~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama16~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama17~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama17~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama18~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama18~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama19~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama19~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama20~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama20~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama21~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama21~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama22~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama22~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama23~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama23~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama24~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama24~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama25~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama25~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama26~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama26~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama27~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama27~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama28~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama28~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama29~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama29~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama2~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama2~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama30~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama30~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama31~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama31~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama3~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama3~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama4~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama4~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama5~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama5~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama6~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama6~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama7~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama7~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama8~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama8~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama9~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama9~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated|lutrama0~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated|lutrama0~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama0~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama0~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama10~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama10~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama11~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama11~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama12~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama12~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama13~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama13~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama14~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama14~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama15~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama15~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama16~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama16~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama17~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama17~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama18~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama18~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama19~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama19~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama1~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama1~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama20~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama20~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama21~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama21~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama22~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama22~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama23~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama23~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama24~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama24~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama25~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama25~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama26~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama26~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama27~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama27~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama28~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama28~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama29~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama29~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama2~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama2~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama30~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama30~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama31~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama31~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama3~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama3~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama4~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama4~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama5~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama5~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama6~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama6~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama7~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama7~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama8~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama8~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama9~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama9~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama10~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama10~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama11~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama11~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama12~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama12~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama13~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama13~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama14~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama14~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama15~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama15~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama16~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama16~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama17~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama17~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama18~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama18~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama19~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama19~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama20~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama20~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama21~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama21~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama22~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama22~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama23~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama23~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama24~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama24~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama25~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama25~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama26~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama26~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama27~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama27~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama28~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama28~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama29~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama29~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama2~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama2~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama30~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama30~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama31~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama31~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama3~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama3~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama4~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama4~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama5~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama5~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama6~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama6~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama7~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama7~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama8~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama8~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama9~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama9~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated|lutrama0~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated|lutrama0~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama0~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama0~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama10~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama10~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama11~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama11~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama12~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama12~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama13~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama13~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama14~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama14~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama15~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama15~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama16~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama16~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama17~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama17~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama18~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama18~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama19~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama19~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama1~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama1~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama20~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama20~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama21~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama21~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama22~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama22~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama23~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama23~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama24~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama24~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama25~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama25~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama26~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama26~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama27~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama27~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama28~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama28~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama29~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama29~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama2~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama2~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama30~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama30~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama31~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama31~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama3~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama3~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama4~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama4~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama5~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama5~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama6~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama6~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama7~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama7~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama8~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama8~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama9~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama9~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama10~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama10~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama11~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama11~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama12~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama12~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama13~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama13~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama14~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama14~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama15~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama15~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama16~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama16~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama17~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama17~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama18~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama18~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama19~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama19~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama20~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama20~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama21~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama21~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama22~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama22~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama23~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama23~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama24~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama24~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama25~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama25~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama26~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama26~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama27~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama27~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama28~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama28~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama29~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama29~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama2~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama2~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama30~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama30~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama31~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama31~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama3~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama3~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama4~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama4~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama5~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama5~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama6~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama6~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama7~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama7~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama8~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama8~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama9~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama9~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated|lutrama0~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated|lutrama0~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama0~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama0~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama10~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama10~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama11~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama11~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama12~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama12~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama13~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama13~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama14~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama14~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama15~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama15~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama16~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama16~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama17~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama17~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama18~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama18~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama19~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama19~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama1~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama1~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama20~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama20~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama21~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama21~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama22~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama22~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama23~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama23~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama24~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama24~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama25~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama25~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama26~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama26~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama27~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama27~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama28~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama28~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama29~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama29~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama2~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama2~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama30~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama30~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama31~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama31~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama34~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama34~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama35~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama35~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama36~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama36~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama37~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama37~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama38~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama38~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama39~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama39~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama3~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama3~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama40~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama40~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama41~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama41~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama42~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama42~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama43~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama43~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama44~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama44~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama45~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama45~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama46~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama46~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama47~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama47~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama48~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama48~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama49~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama49~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama4~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama4~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama50~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama50~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama51~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama51~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama52~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama52~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama53~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama53~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama54~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama54~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama55~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama55~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama56~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama56~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama57~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama57~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama58~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama58~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama59~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama59~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama5~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama5~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama60~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama60~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama61~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama61~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama62~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama62~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama63~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama63~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama6~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama6~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama7~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama7~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama8~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama8~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama9~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama9~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated|lutrama0~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated|lutrama0~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|altera_syncram:redist10_i_llvm_fpga_pop_i1_notcmp2742_pop27_triangular30_out_data_out_64_split_0_mem_dmem|altera_syncram_i362:auto_generated|altsyncram_5n94:altsyncram1|lutrama0~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|altera_syncram:redist10_i_llvm_fpga_pop_i1_notcmp2742_pop27_triangular30_out_data_out_64_split_0_mem_dmem|altera_syncram_i362:auto_generated|altsyncram_5n94:altsyncram1|lutrama0~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|altera_syncram:redist14_sync_together88_aunroll_x_in_c0_eni13_1_tpl_64_split_0_mem_dmem|altera_syncram_i362:auto_generated|altsyncram_5n94:altsyncram1|lutrama0~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|altera_syncram:redist14_sync_together88_aunroll_x_in_c0_eni13_1_tpl_64_split_0_mem_dmem|altera_syncram_i362:auto_generated|altsyncram_5n94:altsyncram1|lutrama0~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|altera_syncram:redist28_sync_together88_aunroll_x_in_i_valid_64_split_0_mem_dmem|altera_syncram_i362:auto_generated|altsyncram_5n94:altsyncram1|lutrama0~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|altera_syncram:redist28_sync_together88_aunroll_x_in_i_valid_64_split_0_mem_dmem|altera_syncram_i362:auto_generated|altsyncram_5n94:altsyncram1|lutrama0~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|altera_syncram:redist8_i_llvm_fpga_pop_i1_pop24_triangular12_out_data_out_65_split_0_mem_dmem|altera_syncram_i362:auto_generated|altsyncram_5n94:altsyncram1|lutrama0~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|altera_syncram:redist8_i_llvm_fpga_pop_i1_pop24_triangular12_out_data_out_65_split_0_mem_dmem|altera_syncram_i362:auto_generated|altsyncram_5n94:altsyncram1|lutrama0~MEMORYREGOUT
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.307
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.307          -14950.955 clock 
Info (332146): Worst-case hold slack is 0.191
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.191               0.000 clock 
Info (332146): Worst-case recovery slack is -4.706
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.706          -14932.711 clock 
Info (332146): Worst-case removal slack is 0.406
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.406               0.000 clock 
Info (332146): Worst-case minimum pulse width slack is -2.636
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.636          -18418.286 clock 
Info (332114): Report Metastability: Found 79 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1100mV 85C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama128~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama128~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama129~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama129~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama130~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama130~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama131~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama131~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama132~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama132~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama133~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama133~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama134~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama134~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama135~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama135~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama136~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama136~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama137~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama137~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama138~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama138~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama139~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama139~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama140~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama140~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama141~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama141~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama142~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama142~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama143~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama143~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama144~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama144~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama145~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama145~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama146~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama146~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama147~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama147~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama148~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama148~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama149~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama149~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama150~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama150~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama151~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama151~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama152~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama152~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama153~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama153~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama154~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama154~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama155~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama155~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama156~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama156~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama157~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama157~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama160~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama160~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama161~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama161~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama162~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama162~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama163~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama163~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama164~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama164~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama165~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama165~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama166~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama166~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama167~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama167~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama168~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama168~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama169~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama169~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama170~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama170~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama171~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama171~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama172~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama172~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama173~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama173~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama174~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama174~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama175~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama175~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama176~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama176~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama177~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama177~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama178~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama178~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama179~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama179~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama180~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama180~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama181~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama181~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama182~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama182~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama183~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama183~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama184~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama184~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama185~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama185~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama186~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama186~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama187~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama187~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama192~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama192~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama258~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama258~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama259~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama259~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama260~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama260~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama261~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama261~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama262~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama262~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama263~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama263~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama264~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama264~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama265~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama265~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama266~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama266~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama267~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama267~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama268~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama268~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama269~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama269~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama270~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama270~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama271~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama271~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama272~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama272~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama273~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama273~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama274~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama274~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama275~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama275~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama276~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama276~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama277~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama277~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama278~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama278~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama279~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama279~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama280~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama280~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama281~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama281~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama282~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama282~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama283~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama283~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama284~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama284~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama285~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama285~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama286~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama286~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama287~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama287~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama320~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama320~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama328~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama328~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama384~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama384~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama416~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama416~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama64~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama64~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama65~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama65~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama66~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama66~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama67~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama67~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama68~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama68~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama69~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama69~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama70~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama70~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama71~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama71~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama72~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama72~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama73~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama73~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama74~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama74~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama75~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama75~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama76~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama76~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama77~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama77~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama78~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama78~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama79~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama79~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama80~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama80~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama81~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama81~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama82~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama82~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama83~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama83~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama84~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama84~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama85~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama85~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama86~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama86~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama87~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama87~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama88~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama88~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama89~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama89~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama90~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama90~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama91~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama91~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama92~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama92~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama93~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama93~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama94~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama94~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama95~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama95~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama96~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama96~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|altera_syncram:redist15_sync_together89_aunroll_x_in_c0_eni3_3_tpl_4_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|lutrama0~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|altera_syncram:redist15_sync_together89_aunroll_x_in_c0_eni3_3_tpl_4_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|lutrama0~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama0~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama0~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama10~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama10~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama11~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama11~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama12~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama12~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama13~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama13~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama14~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama14~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama15~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama15~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama16~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama16~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama17~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama17~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama18~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama18~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama19~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama19~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama1~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama1~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama20~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama20~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama21~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama21~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama22~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama22~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama23~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama23~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama24~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama24~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama25~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama25~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama26~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama26~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama27~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama27~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama28~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama28~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama29~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama29~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama2~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama2~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama30~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama30~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama31~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama31~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama3~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama3~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama4~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama4~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama5~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama5~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama6~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama6~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama7~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama7~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama8~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama8~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama9~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama9~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama10~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama10~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama11~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama11~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama12~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama12~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama13~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama13~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama14~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama14~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama15~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama15~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama16~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama16~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama17~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama17~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama18~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama18~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama19~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama19~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama20~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama20~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama21~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama21~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama22~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama22~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama23~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama23~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama24~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama24~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama25~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama25~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama26~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama26~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama27~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama27~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama28~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama28~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama29~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama29~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama2~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama2~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama30~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama30~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama31~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama31~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama3~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama3~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama4~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama4~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama5~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama5~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama6~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama6~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama7~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama7~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama8~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama8~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama9~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama9~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated|lutrama0~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated|lutrama0~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama0~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama0~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama10~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama10~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama11~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama11~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama12~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama12~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama13~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama13~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama14~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama14~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama15~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama15~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama16~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama16~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama17~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama17~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama18~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama18~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama19~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama19~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama1~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama1~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama20~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama20~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama21~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama21~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama22~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama22~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama23~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama23~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama24~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama24~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama25~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama25~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama26~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama26~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama27~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama27~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama28~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama28~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama29~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama29~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama2~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama2~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama30~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama30~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama31~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama31~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama3~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama3~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama4~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama4~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama5~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama5~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama6~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama6~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama7~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama7~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama8~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama8~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama9~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama9~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama10~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama10~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama11~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama11~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama12~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama12~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama13~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama13~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama14~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama14~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama15~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama15~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama16~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama16~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama17~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama17~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama18~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama18~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama19~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama19~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama20~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama20~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama21~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama21~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama22~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama22~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama23~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama23~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama24~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama24~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama25~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama25~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama26~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama26~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama27~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama27~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama28~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama28~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama29~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama29~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama2~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama2~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama30~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama30~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama31~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama31~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama3~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama3~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama4~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama4~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama5~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama5~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama6~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama6~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama7~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama7~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama8~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama8~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama9~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama9~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated|lutrama0~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated|lutrama0~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama0~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama0~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama10~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama10~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama11~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama11~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama12~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama12~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama13~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama13~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama14~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama14~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama15~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama15~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama16~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama16~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama17~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama17~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama18~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama18~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama19~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama19~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama1~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama1~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama20~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama20~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama21~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama21~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama22~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama22~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama23~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama23~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama24~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama24~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama25~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama25~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama26~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama26~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama27~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama27~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama28~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama28~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama29~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama29~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama2~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama2~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama30~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama30~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama31~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama31~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama3~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama3~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama4~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama4~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama5~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama5~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama6~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama6~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama7~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama7~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama8~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama8~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama9~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama9~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama10~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama10~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama11~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama11~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama12~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama12~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama13~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama13~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama14~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama14~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama15~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama15~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama16~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama16~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama17~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama17~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama18~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama18~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama19~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama19~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama20~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama20~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama21~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama21~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama22~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama22~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama23~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama23~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama24~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama24~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama25~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama25~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama26~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama26~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama27~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama27~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama28~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama28~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama29~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama29~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama2~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama2~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama30~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama30~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama31~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama31~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama3~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama3~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama4~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama4~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama5~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama5~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama6~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama6~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama7~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama7~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama8~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama8~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama9~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama9~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated|lutrama0~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated|lutrama0~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama0~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama0~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama10~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama10~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama11~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama11~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama12~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama12~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama13~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama13~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama14~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama14~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama15~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama15~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama16~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama16~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama17~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama17~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama18~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama18~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama19~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama19~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama1~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama1~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama20~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama20~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama21~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama21~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama22~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama22~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama23~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama23~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama24~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama24~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama25~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama25~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama26~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama26~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama27~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama27~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama28~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama28~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama29~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama29~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama2~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama2~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama30~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama30~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama31~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama31~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama34~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama34~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama35~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama35~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama36~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama36~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama37~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama37~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama38~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama38~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama39~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama39~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama3~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama3~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama40~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama40~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama41~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama41~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama42~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama42~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama43~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama43~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama44~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama44~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama45~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama45~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama46~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama46~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama47~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama47~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama48~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama48~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama49~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama49~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama4~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama4~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama50~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama50~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama51~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama51~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama52~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama52~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama53~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama53~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama54~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama54~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama55~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama55~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama56~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama56~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama57~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama57~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama58~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama58~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama59~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama59~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama5~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama5~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama60~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama60~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama61~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama61~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama62~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama62~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama63~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama63~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama6~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama6~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama7~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama7~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama8~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama8~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama9~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama9~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated|lutrama0~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated|lutrama0~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|altera_syncram:redist10_i_llvm_fpga_pop_i1_notcmp2742_pop27_triangular30_out_data_out_64_split_0_mem_dmem|altera_syncram_i362:auto_generated|altsyncram_5n94:altsyncram1|lutrama0~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|altera_syncram:redist10_i_llvm_fpga_pop_i1_notcmp2742_pop27_triangular30_out_data_out_64_split_0_mem_dmem|altera_syncram_i362:auto_generated|altsyncram_5n94:altsyncram1|lutrama0~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|altera_syncram:redist14_sync_together88_aunroll_x_in_c0_eni13_1_tpl_64_split_0_mem_dmem|altera_syncram_i362:auto_generated|altsyncram_5n94:altsyncram1|lutrama0~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|altera_syncram:redist14_sync_together88_aunroll_x_in_c0_eni13_1_tpl_64_split_0_mem_dmem|altera_syncram_i362:auto_generated|altsyncram_5n94:altsyncram1|lutrama0~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|altera_syncram:redist28_sync_together88_aunroll_x_in_i_valid_64_split_0_mem_dmem|altera_syncram_i362:auto_generated|altsyncram_5n94:altsyncram1|lutrama0~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|altera_syncram:redist28_sync_together88_aunroll_x_in_i_valid_64_split_0_mem_dmem|altera_syncram_i362:auto_generated|altsyncram_5n94:altsyncram1|lutrama0~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|altera_syncram:redist8_i_llvm_fpga_pop_i1_pop24_triangular12_out_data_out_65_split_0_mem_dmem|altera_syncram_i362:auto_generated|altsyncram_5n94:altsyncram1|lutrama0~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|altera_syncram:redist8_i_llvm_fpga_pop_i1_pop24_triangular12_out_data_out_65_split_0_mem_dmem|altera_syncram_i362:auto_generated|altsyncram_5n94:altsyncram1|lutrama0~MEMORYREGOUT
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.723
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.723           -4250.608 clock 
Info (332146): Worst-case hold slack is 0.140
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.140               0.000 clock 
Info (332146): Worst-case recovery slack is -1.497
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.497           -4689.721 clock 
Info (332146): Worst-case removal slack is 0.214
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.214               0.000 clock 
Info (332146): Worst-case minimum pulse width slack is -2.174
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.174          -10077.827 clock 
Info (332114): Report Metastability: Found 79 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1100mV 0C Model
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama128~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama128~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama129~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama129~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama130~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama130~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama131~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama131~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama132~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama132~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama133~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama133~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama134~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama134~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama135~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama135~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama136~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama136~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama137~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama137~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama138~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama138~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama139~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama139~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama140~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama140~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama141~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama141~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama142~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama142~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama143~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama143~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama144~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama144~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama145~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama145~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama146~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama146~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama147~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama147~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama148~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama148~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama149~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama149~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama150~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama150~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama151~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama151~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama152~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama152~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama153~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama153~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama154~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama154~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama155~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama155~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama156~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama156~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama157~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama157~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama160~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama160~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama161~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama161~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama162~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama162~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama163~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama163~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama164~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama164~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama165~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama165~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama166~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama166~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama167~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama167~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama168~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama168~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama169~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama169~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama170~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama170~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama171~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama171~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama172~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama172~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama173~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama173~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama174~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama174~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama175~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama175~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama176~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama176~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama177~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama177~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama178~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama178~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama179~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama179~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama180~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama180~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama181~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama181~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama182~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama182~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama183~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama183~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama184~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama184~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama185~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama185~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama186~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama186~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama187~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama187~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama192~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama192~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama258~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama258~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama259~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama259~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama260~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama260~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama261~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama261~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama262~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama262~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama263~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama263~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama264~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama264~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama265~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama265~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama266~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama266~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama267~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama267~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama268~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama268~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama269~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama269~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama270~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama270~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama271~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama271~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama272~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama272~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama273~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama273~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama274~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama274~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama275~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama275~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama276~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama276~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama277~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama277~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama278~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama278~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama279~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama279~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama280~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama280~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama281~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama281~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama282~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama282~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama283~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama283~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama284~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama284~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama285~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama285~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama286~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama286~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama287~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama287~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama320~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama320~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama328~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama328~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama384~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama384~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama416~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama416~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama64~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama64~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama65~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama65~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama66~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama66~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama67~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama67~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama68~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama68~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama69~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama69~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama70~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama70~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama71~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama71~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama72~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama72~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama73~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama73~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama74~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama74~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama75~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama75~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama76~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama76~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama77~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama77~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama78~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama78~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama79~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama79~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama80~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama80~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama81~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama81~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama82~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama82~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama83~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama83~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama84~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama84~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama85~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama85~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama86~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama86~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama87~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama87~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama88~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama88~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama89~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama89~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama90~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama90~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama91~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama91~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama92~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama92~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama93~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama93~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama94~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama94~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama95~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama95~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama96~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|lutrama96~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|altera_syncram:redist15_sync_together89_aunroll_x_in_c0_eni3_3_tpl_4_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|lutrama0~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|altera_syncram:redist15_sync_together89_aunroll_x_in_c0_eni3_3_tpl_4_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|lutrama0~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama0~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama0~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama10~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama10~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama11~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama11~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama12~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama12~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama13~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama13~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama14~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama14~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama15~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama15~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama16~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama16~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama17~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama17~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama18~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama18~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama19~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama19~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama1~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama1~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama20~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama20~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama21~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama21~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama22~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama22~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama23~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama23~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama24~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama24~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama25~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama25~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama26~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama26~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama27~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama27~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama28~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama28~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama29~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama29~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama2~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama2~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama30~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama30~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama31~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama31~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama3~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama3~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama4~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama4~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama5~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama5~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama6~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama6~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama7~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama7~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama8~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama8~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama9~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama9~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama10~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama10~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama11~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama11~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama12~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama12~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama13~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama13~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama14~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama14~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama15~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama15~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama16~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama16~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama17~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama17~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama18~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama18~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama19~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama19~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama20~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama20~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama21~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama21~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama22~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama22~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama23~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama23~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama24~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama24~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama25~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama25~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama26~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama26~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama27~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama27~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama28~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama28~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama29~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama29~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama2~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama2~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama30~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama30~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama31~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama31~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama3~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama3~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama4~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama4~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama5~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama5~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama6~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama6~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama7~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama7~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama8~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama8~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama9~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama9~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated|lutrama0~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29|lsu_top:thei_llvm_fpga_mem_lm1_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated|lutrama0~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama0~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama0~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama10~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama10~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama11~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama11~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama12~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama12~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama13~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama13~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama14~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama14~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama15~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama15~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama16~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama16~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama17~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama17~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama18~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama18~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama19~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama19~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama1~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama1~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama20~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama20~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama21~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama21~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama22~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama22~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama23~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama23~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama24~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama24~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama25~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama25~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama26~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama26~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama27~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama27~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama28~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama28~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama29~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama29~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama2~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama2~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama30~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama30~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama31~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama31~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama3~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama3~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama4~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama4~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama5~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama5~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama6~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama6~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama7~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama7~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama8~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama8~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama9~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama9~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama10~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama10~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama11~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama11~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama12~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama12~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama13~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama13~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama14~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama14~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama15~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama15~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama16~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama16~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama17~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama17~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama18~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama18~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama19~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama19~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama20~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama20~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama21~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama21~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama22~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama22~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama23~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama23~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama24~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama24~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama25~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama25~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama26~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama26~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama27~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama27~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama28~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama28~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama29~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama29~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama2~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama2~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama30~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama30~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama31~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama31~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama3~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama3~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama4~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama4~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama5~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama5~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama6~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama6~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama7~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama7~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama8~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama8~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama9~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama9~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated|lutrama0~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22|lsu_top:thei_llvm_fpga_mem_lm62_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated|lutrama0~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama0~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama0~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama10~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama10~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama11~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama11~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama12~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama12~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama13~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama13~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama14~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama14~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama15~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama15~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama16~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama16~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama17~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama17~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama18~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama18~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama19~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama19~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama1~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama1~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama20~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama20~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama21~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama21~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama22~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama22~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama23~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama23~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama24~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama24~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama25~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama25~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama26~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama26~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama27~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama27~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama28~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama28~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama29~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama29~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama2~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama2~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama30~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama30~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama31~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama31~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama3~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama3~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama4~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama4~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama5~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama5~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama6~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama6~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama7~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama7~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama8~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama8~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama9~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama9~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama10~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama10~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama11~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama11~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama12~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama12~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama13~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama13~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama14~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama14~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama15~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama15~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama16~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama16~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama17~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama17~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama18~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama18~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama19~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama19~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama20~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama20~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama21~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama21~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama22~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama22~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama23~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama23~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama24~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama24~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama25~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama25~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama26~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama26~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama27~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama27~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama28~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama28~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama29~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama29~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama2~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama2~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama30~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama30~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama31~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama31~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama3~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama3~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama4~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama4~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama5~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama5~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama6~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama6~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama7~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama7~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama8~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama8~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama9~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama9~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated|lutrama0~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated|lutrama0~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama0~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama0~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama10~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama10~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama11~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama11~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama12~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama12~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama13~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama13~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama14~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama14~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama15~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama15~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama16~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama16~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama17~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama17~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama18~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama18~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama19~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama19~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama1~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama1~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama20~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama20~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama21~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama21~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama22~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama22~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama23~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama23~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama24~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama24~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama25~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama25~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama26~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama26~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama27~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama27~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama28~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama28~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama29~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama29~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama2~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama2~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama30~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama30~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama31~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama31~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama34~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama34~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama35~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama35~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama36~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama36~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama37~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama37~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama38~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama38~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama39~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama39~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama3~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama3~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama40~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama40~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama41~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama41~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama42~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama42~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama43~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama43~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama44~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama44~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama45~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama45~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama46~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama46~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama47~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama47~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama48~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama48~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama49~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama49~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama4~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama4~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama50~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama50~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama51~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama51~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama52~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama52~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama53~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama53~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama54~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama54~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama55~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama55~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama56~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama56~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama57~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama57~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama58~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama58~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama59~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama59~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama5~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama5~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama60~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama60~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama61~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama61~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama62~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama62~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama63~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama63~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama6~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama6~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama7~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama7~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama8~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama8~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama9~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|lutrama9~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated|lutrama0~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated|lutrama0~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|altera_syncram:redist10_i_llvm_fpga_pop_i1_notcmp2742_pop27_triangular30_out_data_out_64_split_0_mem_dmem|altera_syncram_i362:auto_generated|altsyncram_5n94:altsyncram1|lutrama0~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|altera_syncram:redist10_i_llvm_fpga_pop_i1_notcmp2742_pop27_triangular30_out_data_out_64_split_0_mem_dmem|altera_syncram_i362:auto_generated|altsyncram_5n94:altsyncram1|lutrama0~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|altera_syncram:redist14_sync_together88_aunroll_x_in_c0_eni13_1_tpl_64_split_0_mem_dmem|altera_syncram_i362:auto_generated|altsyncram_5n94:altsyncram1|lutrama0~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|altera_syncram:redist14_sync_together88_aunroll_x_in_c0_eni13_1_tpl_64_split_0_mem_dmem|altera_syncram_i362:auto_generated|altsyncram_5n94:altsyncram1|lutrama0~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|altera_syncram:redist28_sync_together88_aunroll_x_in_i_valid_64_split_0_mem_dmem|altera_syncram_i362:auto_generated|altsyncram_5n94:altsyncram1|lutrama0~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|altera_syncram:redist28_sync_together88_aunroll_x_in_i_valid_64_split_0_mem_dmem|altera_syncram_i362:auto_generated|altsyncram_5n94:altsyncram1|lutrama0~MEMORYREGOUT
    Info (332098): From: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|altera_syncram:redist8_i_llvm_fpga_pop_i1_pop24_triangular12_out_data_out_65_split_0_mem_dmem|altera_syncram_i362:auto_generated|altsyncram_5n94:altsyncram1|lutrama0~CLKMUX_0  to: triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|altera_syncram:redist8_i_llvm_fpga_pop_i1_pop24_triangular12_out_data_out_65_split_0_mem_dmem|altera_syncram_i362:auto_generated|altsyncram_5n94:altsyncram1|lutrama0~MEMORYREGOUT
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.584
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.584           -3213.931 clock 
Info (332146): Worst-case hold slack is 0.108
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.108               0.000 clock 
Info (332146): Worst-case recovery slack is -1.444
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.444           -4485.820 clock 
Info (332146): Worst-case removal slack is 0.157
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.157               0.000 clock 
Info (332146): Worst-case minimum pulse width slack is -2.174
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.174          -10057.799 clock 
Info (332114): Report Metastability: Found 79 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 5773 megabytes
    Info: Processing ended: Tue Jun 13 17:36:58 2023
    Info: Elapsed time: 00:00:31
    Info: Total CPU time (on all processors): 00:00:34


