Chen, S., Gibbons, P. B., and Nath, S. 2011. Rethinking database algorithms for phase change memory. In Proceedings of CIDR '11.
Sangyeun Cho , Hyunjin Lee, Flip-N-Write: a simple deterministic technique to improve PRAM write performance, energy and endurance, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669157]
Jianbo Dong , Lei Zhang , Yinhe Han , Ying Wang , Xiaowei Li, Wear rate leveling: lifetime enhancement of PRAM with endurance variation, Proceedings of the 48th Design Automation Conference, June 05-10, 2011, San Diego, California[doi>10.1145/2024724.2024939]
Alexandre Peixoto Ferreira , Bruce Childers , Rami Melhem , Daniel Mossé , Mazin Yousif, Using PCM in Next-generation Embedded Space Applications, Proceedings of the 2010 16th IEEE Real-Time and Embedded Technology and Applications Symposium, p.153-162, April 12-15, 2010[doi>10.1109/RTAS.2010.40]
Alexandre P. Ferreira , Miao Zhou , Santiago Bock , Bruce Childers , Rami Melhem , Daniel Mossé, Increasing PCM main memory lifetime, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
Kang, S., Cho, W.-Y., Cho, B.-H., Lee, K. J., et al. 2006. A 0.1 μm 1.8V 256Mb 66MHz Synchronous Burst PRAM. In Proceedings of ISSCC '06.
Kim, W., Gupta, M. S., yeon Wei, G., and Brooks, D. 2008. System level analysis of fast, per-core dvfs using on-chip switching regulators. In Proceedings of HPCA '08.
Yoongu Kim , Michael Papamichael , Onur Mutlu , Mor Harchol-Balter, Thread Cluster Memory Scheduling: Exploiting Differences in Memory Access Behavior, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.65-76, December 04-08, 2010[doi>10.1109/MICRO.2010.51]
Isao Kotera , Kenta Abe , Ryusuke Egawa , Hiroyuki Takizawa , Hiroaki Kobayashi, Power-aware dynamic cache partitioning for CMPs, Transactions on high-performance embedded architectures and compilers III, Springer-Verlag, Berlin, Heidelberg, 2011
Kun Luo, Gummaraju, J., and Franklin, M. 2001. Balancing throughput and fairness in SMT processors. In Proceedings of ISPASS '01. 164--171.
Lee, K.-J., Cho, B.-H., Cho, W. Y., Kang, S. et al. 2008. A 90 nm 1.8 v 512 mb diode-switch pram with 266 mb/s read throughput. IEEE J. Solid-State Circuits 43, 1, 150--162.
Benjamin C. Lee , Engin Ipek , Onur Mutlu , Doug Burger, Architecting phase change memory as a scalable dram alternative, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555758]
Lin, J., Lu, Q., Ding, X., Zhang, Z., Zhang, X., and Sadayappan, P. 2008. Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems. In Proceedings of HPCA '08.
R. L. Mattson , J. Gecsei , D. R. Slutz , I. L. Traiger, Evaluation techniques for storage hierarchies, IBM Systems Journal, v.9 n.2, p.78-117, June 1970[doi>10.1147/sj.92.0078]
Moreto, M., Cazorla, F., Ramirez, A., and Valero, M. 2007. Online prediction of applications cache utility. In Proceedings of IC-SAMOS '07. 169--177.
Miquel Moreto , Francisco J. Cazorla , Alex Ramirez , Mateo Valero, Dynamic cache partitioning based on the MLP of cache misses, Transactions on high-performance embedded architectures and compilers III, Springer-Verlag, Berlin, Heidelberg, 2011
Pellizzer, F., Benvenvti, A., Gleixner, B., Kim, Y., Johnson, B., Magistretti, M., Marangon, T., Pirovano, A., Bez, R., and Atwood, G. 2006. A 90nm phase change memory technology for stand-alone non-volatile memory applications. In Proceedings of the Symposium on VLSI Technology.
Qureshi, M., Franceschini, M., and Lastras-Montano, L. 2010. Improving read performance of phase change memories via write cancellation and write pausing. In Proceedings of HPCA '10. 1--11.
Moinuddin K. Qureshi , Daniel N. Lynch , Onur Mutlu , Yale N. Patt, A Case for MLP-Aware Cache Replacement, Proceedings of the 33rd annual international symposium on Computer Architecture, p.167-178, June 17-21, 2006[doi>10.1109/ISCA.2006.5]
Moinuddin K. Qureshi , Yale N. Patt, Utility-Based Cache Partitioning: A Low-Overhead, High-Performance, Runtime Mechanism to Partition Shared Caches, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.423-432, December 09-13, 2006[doi>10.1109/MICRO.2006.49]
Moinuddin K. Qureshi , Vijayalakshmi Srinivasan , Jude A. Rivers, Scalable high performance main memory system using phase-change memory technology, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555760]
Moinuddin K. Qureshi , John Karidis , Michele Franceschini , Vijayalakshmi Srinivasan , Luis Lastras , Bulent Abali, Enhancing lifetime and security of PCM-based main memory with start-gap wear leveling, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669117]
G. E. Suh , L. Rudolph , S. Devadas, Dynamic Partitioning of Shared Cache Memory, The Journal of Supercomputing, v.28 n.1, p.7-26, April 2004[doi>10.1023/B:SUPE.0000014800.27383.8f]
U.S. Environmental Protection Agency. 2007. Report to congress on server and data center energy efficiency. Public law 109--431.
Wangyuan Zhang , Tao Li, Exploring Phase Change Memory and 3D Die-Stacking for Power/Thermal Friendly, Fast and Durable Memory Architectures, Proceedings of the 2009 18th International Conference on Parallel Architectures and Compilation Techniques, p.101-112, September 12-16, 2009[doi>10.1109/PACT.2009.30]
Zhao Zhang , Zhichun Zhu , Xiaodong Zhang, A permutation-based page interleaving scheme to reduce row-buffer conflicts and exploit data locality, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.32-41, December 2000, Monterey, California, USA[doi>10.1145/360128.360134]
Ping Zhou , Bo Zhao , Jun Yang , Youtao Zhang, A durable and energy efficient main memory using phase change memory technology, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555759]
