{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1686724572210 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1686724572210 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 14 15:36:12 2023 " "Processing started: Wed Jun 14 15:36:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1686724572210 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1686724572210 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_level_KMC -c top_level_KMC " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_level_KMC -c top_level_KMC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1686724572210 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1686724572686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3/project3/top_level_kmc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file project3/project3/top_level_kmc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top_level_KMC " "Found entity 1: top_level_KMC" {  } { { "project3/project3/top_level_KMC.bdf" "" { Schematic "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/top_level_KMC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686724572739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686724572739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3/project3/threetoonemux.v 1 1 " "Found 1 design units, including 1 entities, in source file project3/project3/threetoonemux.v" { { "Info" "ISGN_ENTITY_NAME" "1 ThreetoOneMUX " "Found entity 1: ThreetoOneMUX" {  } { { "project3/project3/ThreetoOneMUX.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/ThreetoOneMUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686724572745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686724572745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3/project3/shiftleft_1.v 1 1 " "Found 1 design units, including 1 entities, in source file project3/project3/shiftleft_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftleft_1 " "Found entity 1: shiftleft_1" {  } { { "project3/project3/shiftleft_1.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/shiftleft_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686724572750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686724572750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3/project3/reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file project3/project3/reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "project3/project3/reg_file.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/reg_file.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686724572756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686724572756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3/project3/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file project3/project3/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "project3/project3/PC.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686724572762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686724572762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3/project3/memwbreg.v 1 1 " "Found 1 design units, including 1 entities, in source file project3/project3/memwbreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEMWBreg " "Found entity 1: MEMWBreg" {  } { { "project3/project3/MEMWBreg.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/MEMWBreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686724572768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686724572768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3/project3/mem32.v 1 1 " "Found 1 design units, including 1 entities, in source file project3/project3/mem32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem32 " "Found entity 1: mem32" {  } { { "project3/project3/mem32.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/mem32.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686724572775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686724572775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3/project3/imm_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file project3/project3/imm_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 imm_gen " "Found entity 1: imm_gen" {  } { { "project3/project3/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/imm_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686724572782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686724572782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3/project3/ifidreg.v 1 1 " "Found 1 design units, including 1 entities, in source file project3/project3/ifidreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 IFIDreg " "Found entity 1: IFIDreg" {  } { { "project3/project3/IFIDreg.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/IFIDreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686724572786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686724572786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3/project3/forwardingunit.v 1 1 " "Found 1 design units, including 1 entities, in source file project3/project3/forwardingunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ForwardingUnit " "Found entity 1: ForwardingUnit" {  } { { "project3/project3/ForwardingUnit.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/ForwardingUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686724572791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686724572791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3/project3/control_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file project3/project3/control_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_pipeline " "Found entity 1: control_pipeline" {  } { { "project3/project3/control_pipeline.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/control_pipeline.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686724572796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686724572796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3/project3/alu_ctl.v 1 1 " "Found 1 design units, including 1 entities, in source file project3/project3/alu_ctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_ctl " "Found entity 1: alu_ctl" {  } { { "project3/project3/alu_ctl.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/alu_ctl.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686724572803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686724572803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3/project3/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file project3/project3/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "project3/project3/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/alu.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686724572809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686724572809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3/project3/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file project3/project3/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "project3/project3/adder.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686724572814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686724572814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "idexreg.v 1 1 " "Found 1 design units, including 1 entities, in source file idexreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 IDEXreg " "Found entity 1: IDEXreg" {  } { { "IDEXreg.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project3/IDEXreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686724572818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686724572818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exmemreg.v 1 1 " "Found 1 design units, including 1 entities, in source file exmemreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXMEMreg " "Found entity 1: EXMEMreg" {  } { { "EXMEMreg.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project3/EXMEMreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686724572822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686724572822 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level_KMC " "Elaborating entity \"top_level_KMC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1686724572939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IDEXreg IDEXreg:inst " "Elaborating entity \"IDEXreg\" for hierarchy \"IDEXreg:inst\"" {  } { { "project3/project3/top_level_KMC.bdf" "inst" { Schematic "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/top_level_KMC.bdf" { { -1128 560 784 -792 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686724573002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IFIDreg IFIDreg:inst36 " "Elaborating entity \"IFIDreg\" for hierarchy \"IFIDreg:inst36\"" {  } { { "project3/project3/top_level_KMC.bdf" "inst36" { Schematic "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/top_level_KMC.bdf" { { -392 -56 128 -296 "inst36" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686724573007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst5 " "Elaborating entity \"PC\" for hierarchy \"PC:inst5\"" {  } { { "project3/project3/top_level_KMC.bdf" "inst5" { Schematic "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/top_level_KMC.bdf" { { -600 -72 136 -504 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686724573011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst13 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst13\"" {  } { { "project3/project3/top_level_KMC.bdf" "inst13" { Schematic "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/top_level_KMC.bdf" { { -680 1408 1520 -592 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686724573040 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst13 " "Elaborated megafunction instantiation \"BUSMUX:inst13\"" {  } { { "project3/project3/top_level_KMC.bdf" "" { Schematic "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/top_level_KMC.bdf" { { -680 1408 1520 -592 "inst13" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686724573041 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst13 " "Instantiated megafunction \"BUSMUX:inst13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 64 " "Parameter \"WIDTH\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686724573042 ""}  } { { "project3/project3/top_level_KMC.bdf" "" { Schematic "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/top_level_KMC.bdf" { { -680 1408 1520 -592 "inst13" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1686724573042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst13\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst13\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera/13.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686724573075 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst13\|lpm_mux:\$00000 BUSMUX:inst13 " "Elaborated megafunction instantiation \"BUSMUX:inst13\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst13\"" {  } { { "busmux.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "project3/project3/top_level_KMC.bdf" "" { Schematic "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/top_level_KMC.bdf" { { -680 1408 1520 -592 "inst13" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686724573078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0tc " "Found entity 1: mux_0tc" {  } { { "db/mux_0tc.tdf" "" { Text "E:/University/3-1/ComputerArchitecture/Project3/db/mux_0tc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686724573139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686724573139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0tc BUSMUX:inst13\|lpm_mux:\$00000\|mux_0tc:auto_generated " "Elaborating entity \"mux_0tc\" for hierarchy \"BUSMUX:inst13\|lpm_mux:\$00000\|mux_0tc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686724573140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXMEMreg EXMEMreg:inst8 " "Elaborating entity \"EXMEMreg\" for hierarchy \"EXMEMreg:inst8\"" {  } { { "project3/project3/top_level_KMC.bdf" "inst8" { Schematic "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/top_level_KMC.bdf" { { -1096 1384 1616 -856 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686724573144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst25 " "Elaborating entity \"alu\" for hierarchy \"alu:inst25\"" {  } { { "project3/project3/top_level_KMC.bdf" "inst25" { Schematic "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/top_level_KMC.bdf" { { -288 1088 1248 -192 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686724573149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_ctl alu_ctl:inst26 " "Elaborating entity \"alu_ctl\" for hierarchy \"alu_ctl:inst26\"" {  } { { "project3/project3/top_level_KMC.bdf" "inst26" { Schematic "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/top_level_KMC.bdf" { { 24 872 1080 120 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686724573152 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alu_ctl.v(27) " "Verilog HDL assignment warning at alu_ctl.v(27): truncated value with size 32 to match size of target (4)" {  } { { "project3/project3/alu_ctl.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/alu_ctl.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1686724573153 "|top_level_KMC|alu_ctl:inst26"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ThreetoOneMUX ThreetoOneMUX:inst33 " "Elaborating entity \"ThreetoOneMUX\" for hierarchy \"ThreetoOneMUX:inst33\"" {  } { { "project3/project3/top_level_KMC.bdf" "inst33" { Schematic "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/top_level_KMC.bdf" { { -328 888 1032 -200 "inst33" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686724573154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMWBreg MEMWBreg:inst41 " "Elaborating entity \"MEMWBreg\" for hierarchy \"MEMWBreg:inst41\"" {  } { { "project3/project3/top_level_KMC.bdf" "inst41" { Schematic "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/top_level_KMC.bdf" { { -320 2064 2312 -160 "inst41" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686724573163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem32 mem32:inst40 " "Elaborating entity \"mem32\" for hierarchy \"mem32:inst40\"" {  } { { "project3/project3/top_level_KMC.bdf" "inst40" { Schematic "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/top_level_KMC.bdf" { { -224 1816 2016 -96 "inst40" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686724573166 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address mem32.v(21) " "Verilog HDL Always Construct warning at mem32.v(21): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project3/project3/mem32.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/mem32.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686724573168 "|top_level_KMC|mem32:inst40"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ForwardingUnit ForwardingUnit:inst32 " "Elaborating entity \"ForwardingUnit\" for hierarchy \"ForwardingUnit:inst32\"" {  } { { "project3/project3/top_level_KMC.bdf" "inst32" { Schematic "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/top_level_KMC.bdf" { { 392 1008 1224 552 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686724573169 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EX_MEMRegWrite ForwardingUnit.v(16) " "Verilog HDL Always Construct warning at ForwardingUnit.v(16): variable \"EX_MEMRegWrite\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project3/project3/ForwardingUnit.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/ForwardingUnit.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686724573170 "|top_level_KMC|ForwardingUnit:inst32"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EX_MEMRd ForwardingUnit.v(16) " "Verilog HDL Always Construct warning at ForwardingUnit.v(16): variable \"EX_MEMRd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project3/project3/ForwardingUnit.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/ForwardingUnit.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686724573171 "|top_level_KMC|ForwardingUnit:inst32"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MEM_WBRegWrite ForwardingUnit.v(18) " "Verilog HDL Always Construct warning at ForwardingUnit.v(18): variable \"MEM_WBRegWrite\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project3/project3/ForwardingUnit.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/ForwardingUnit.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686724573171 "|top_level_KMC|ForwardingUnit:inst32"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MEM_WBRd ForwardingUnit.v(18) " "Verilog HDL Always Construct warning at ForwardingUnit.v(18): variable \"MEM_WBRd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project3/project3/ForwardingUnit.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/ForwardingUnit.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686724573171 "|top_level_KMC|ForwardingUnit:inst32"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EX_MEMRegWrite ForwardingUnit.v(19) " "Verilog HDL Always Construct warning at ForwardingUnit.v(19): variable \"EX_MEMRegWrite\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project3/project3/ForwardingUnit.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/ForwardingUnit.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686724573171 "|top_level_KMC|ForwardingUnit:inst32"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EX_MEMRd ForwardingUnit.v(19) " "Verilog HDL Always Construct warning at ForwardingUnit.v(19): variable \"EX_MEMRd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project3/project3/ForwardingUnit.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/ForwardingUnit.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686724573171 "|top_level_KMC|ForwardingUnit:inst32"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EX_MEMRegWrite ForwardingUnit.v(24) " "Verilog HDL Always Construct warning at ForwardingUnit.v(24): variable \"EX_MEMRegWrite\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project3/project3/ForwardingUnit.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/ForwardingUnit.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686724573171 "|top_level_KMC|ForwardingUnit:inst32"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EX_MEMRd ForwardingUnit.v(24) " "Verilog HDL Always Construct warning at ForwardingUnit.v(24): variable \"EX_MEMRd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project3/project3/ForwardingUnit.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/ForwardingUnit.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686724573172 "|top_level_KMC|ForwardingUnit:inst32"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MEM_WBRegWrite ForwardingUnit.v(26) " "Verilog HDL Always Construct warning at ForwardingUnit.v(26): variable \"MEM_WBRegWrite\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project3/project3/ForwardingUnit.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/ForwardingUnit.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686724573172 "|top_level_KMC|ForwardingUnit:inst32"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MEM_WBRd ForwardingUnit.v(26) " "Verilog HDL Always Construct warning at ForwardingUnit.v(26): variable \"MEM_WBRd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project3/project3/ForwardingUnit.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/ForwardingUnit.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686724573172 "|top_level_KMC|ForwardingUnit:inst32"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EX_MEMRegWrite ForwardingUnit.v(27) " "Verilog HDL Always Construct warning at ForwardingUnit.v(27): variable \"EX_MEMRegWrite\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project3/project3/ForwardingUnit.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/ForwardingUnit.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686724573172 "|top_level_KMC|ForwardingUnit:inst32"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EX_MEMRd ForwardingUnit.v(27) " "Verilog HDL Always Construct warning at ForwardingUnit.v(27): variable \"EX_MEMRd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project3/project3/ForwardingUnit.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/ForwardingUnit.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686724573172 "|top_level_KMC|ForwardingUnit:inst32"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:inst1 " "Elaborating entity \"adder\" for hierarchy \"adder:inst1\"" {  } { { "project3/project3/top_level_KMC.bdf" "inst1" { Schematic "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/top_level_KMC.bdf" { { -744 -56 104 -648 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686724573203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftleft_1 shiftleft_1:inst29 " "Elaborating entity \"shiftleft_1\" for hierarchy \"shiftleft_1:inst29\"" {  } { { "project3/project3/top_level_KMC.bdf" "inst29" { Schematic "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/top_level_KMC.bdf" { { -552 960 1128 -456 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686724573206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_pipeline control_pipeline:inst6 " "Elaborating entity \"control_pipeline\" for hierarchy \"control_pipeline:inst6\"" {  } { { "project3/project3/top_level_KMC.bdf" "inst6" { Schematic "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/top_level_KMC.bdf" { { -600 256 432 -440 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686724573208 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_pipeline.v(21) " "Verilog HDL Case Statement warning at control_pipeline.v(21): incomplete case statement has no default case item" {  } { { "project3/project3/control_pipeline.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/control_pipeline.v" 21 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1686724573209 "|top_level_KMC|control_pipeline:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUSrc control_pipeline.v(18) " "Verilog HDL Always Construct warning at control_pipeline.v(18): inferring latch(es) for variable \"ALUSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "project3/project3/control_pipeline.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/control_pipeline.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1686724573209 "|top_level_KMC|control_pipeline:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemtoReg control_pipeline.v(18) " "Verilog HDL Always Construct warning at control_pipeline.v(18): inferring latch(es) for variable \"MemtoReg\", which holds its previous value in one or more paths through the always construct" {  } { { "project3/project3/control_pipeline.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/control_pipeline.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1686724573209 "|top_level_KMC|control_pipeline:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegWrite control_pipeline.v(18) " "Verilog HDL Always Construct warning at control_pipeline.v(18): inferring latch(es) for variable \"RegWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "project3/project3/control_pipeline.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/control_pipeline.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1686724573209 "|top_level_KMC|control_pipeline:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemRead control_pipeline.v(18) " "Verilog HDL Always Construct warning at control_pipeline.v(18): inferring latch(es) for variable \"MemRead\", which holds its previous value in one or more paths through the always construct" {  } { { "project3/project3/control_pipeline.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/control_pipeline.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1686724573209 "|top_level_KMC|control_pipeline:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemWrite control_pipeline.v(18) " "Verilog HDL Always Construct warning at control_pipeline.v(18): inferring latch(es) for variable \"MemWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "project3/project3/control_pipeline.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/control_pipeline.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1686724573209 "|top_level_KMC|control_pipeline:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Branch control_pipeline.v(18) " "Verilog HDL Always Construct warning at control_pipeline.v(18): inferring latch(es) for variable \"Branch\", which holds its previous value in one or more paths through the always construct" {  } { { "project3/project3/control_pipeline.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/control_pipeline.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1686724573209 "|top_level_KMC|control_pipeline:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUOp control_pipeline.v(18) " "Verilog HDL Always Construct warning at control_pipeline.v(18): inferring latch(es) for variable \"ALUOp\", which holds its previous value in one or more paths through the always construct" {  } { { "project3/project3/control_pipeline.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/control_pipeline.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1686724573209 "|top_level_KMC|control_pipeline:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[0\] control_pipeline.v(18) " "Inferred latch for \"ALUOp\[0\]\" at control_pipeline.v(18)" {  } { { "project3/project3/control_pipeline.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/control_pipeline.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686724573209 "|top_level_KMC|control_pipeline:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[1\] control_pipeline.v(18) " "Inferred latch for \"ALUOp\[1\]\" at control_pipeline.v(18)" {  } { { "project3/project3/control_pipeline.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/control_pipeline.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686724573209 "|top_level_KMC|control_pipeline:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch control_pipeline.v(18) " "Inferred latch for \"Branch\" at control_pipeline.v(18)" {  } { { "project3/project3/control_pipeline.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/control_pipeline.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686724573210 "|top_level_KMC|control_pipeline:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite control_pipeline.v(18) " "Inferred latch for \"MemWrite\" at control_pipeline.v(18)" {  } { { "project3/project3/control_pipeline.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/control_pipeline.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686724573210 "|top_level_KMC|control_pipeline:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRead control_pipeline.v(18) " "Inferred latch for \"MemRead\" at control_pipeline.v(18)" {  } { { "project3/project3/control_pipeline.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/control_pipeline.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686724573210 "|top_level_KMC|control_pipeline:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite control_pipeline.v(18) " "Inferred latch for \"RegWrite\" at control_pipeline.v(18)" {  } { { "project3/project3/control_pipeline.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/control_pipeline.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686724573213 "|top_level_KMC|control_pipeline:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoReg control_pipeline.v(18) " "Inferred latch for \"MemtoReg\" at control_pipeline.v(18)" {  } { { "project3/project3/control_pipeline.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/control_pipeline.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686724573213 "|top_level_KMC|control_pipeline:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrc control_pipeline.v(18) " "Inferred latch for \"ALUSrc\" at control_pipeline.v(18)" {  } { { "project3/project3/control_pipeline.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/control_pipeline.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686724573213 "|top_level_KMC|control_pipeline:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_gen imm_gen:inst15 " "Elaborating entity \"imm_gen\" for hierarchy \"imm_gen:inst15\"" {  } { { "project3/project3/top_level_KMC.bdf" "inst15" { Schematic "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/top_level_KMC.bdf" { { 16 280 488 112 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686724573214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:inst18 " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:inst18\"" {  } { { "project3/project3/top_level_KMC.bdf" "inst18" { Schematic "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/top_level_KMC.bdf" { { -232 288 448 -72 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686724573216 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "reg_file:inst18\|ARRAY_rtl_0 " "Inferred RAM node \"reg_file:inst18\|ARRAY_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1686724573879 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "reg_file:inst18\|ARRAY_rtl_1 " "Inferred RAM node \"reg_file:inst18\|ARRAY_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1686724573880 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mem32:inst40\|mem_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mem32:inst40\|mem_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1686724574159 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1686724574159 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1686724574159 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1686724574159 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1686724574159 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1686724574159 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1686724574159 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1686724574159 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1686724574159 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1686724574159 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top_level_KMC.ram0_mem32_6a14b0cf.hdl.mif " "Parameter INIT_FILE set to db/top_level_KMC.ram0_mem32_6a14b0cf.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1686724574159 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1686724574159 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "reg_file:inst18\|ARRAY_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"reg_file:inst18\|ARRAY_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1686724574159 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1686724574159 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1686724574159 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1686724574159 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1686724574159 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1686724574159 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1686724574159 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1686724574159 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1686724574159 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1686724574159 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1686724574159 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1686724574159 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1686724574159 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1686724574159 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif " "Parameter INIT_FILE set to db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1686724574159 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1686724574159 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "reg_file:inst18\|ARRAY_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"reg_file:inst18\|ARRAY_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1686724574159 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1686724574159 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1686724574159 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1686724574159 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1686724574159 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1686724574159 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1686724574159 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1686724574159 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1686724574159 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1686724574159 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1686724574159 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1686724574159 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1686724574159 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1686724574159 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif " "Parameter INIT_FILE set to db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1686724574159 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1686724574159 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "IDEXreg:inst\|EXM2R_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"IDEXreg:inst\|EXM2R_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1686724574159 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1686724574159 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 65 " "Parameter WIDTH set to 65" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1686724574159 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686724574159 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1686724574159 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem32:inst40\|altsyncram:mem_array_rtl_0 " "Elaborated megafunction instantiation \"mem32:inst40\|altsyncram:mem_array_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686724574232 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem32:inst40\|altsyncram:mem_array_rtl_0 " "Instantiated megafunction \"mem32:inst40\|altsyncram:mem_array_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686724574232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 64 " "Parameter \"WIDTH_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686724574232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686724574232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686724574232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686724574232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686724574232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686724574232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686724574232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686724574232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686724574232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top_level_KMC.ram0_mem32_6a14b0cf.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top_level_KMC.ram0_mem32_6a14b0cf.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686724574232 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1686724574232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vad1 " "Found entity 1: altsyncram_vad1" {  } { { "db/altsyncram_vad1.tdf" "" { Text "E:/University/3-1/ComputerArchitecture/Project3/db/altsyncram_vad1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686724574300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686724574300 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "reg_file:inst18\|altsyncram:ARRAY_rtl_0 " "Elaborated megafunction instantiation \"reg_file:inst18\|altsyncram:ARRAY_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686724574313 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reg_file:inst18\|altsyncram:ARRAY_rtl_0 " "Instantiated megafunction \"reg_file:inst18\|altsyncram:ARRAY_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686724574313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 64 " "Parameter \"WIDTH_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686724574313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686724574313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686724574313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 64 " "Parameter \"WIDTH_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686724574313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686724574313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686724574313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686724574313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686724574313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686724574313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686724574313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686724574313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686724574313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686724574313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686724574313 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1686724574313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rkh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rkh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rkh1 " "Found entity 1: altsyncram_rkh1" {  } { { "db/altsyncram_rkh1.tdf" "" { Text "E:/University/3-1/ComputerArchitecture/Project3/db/altsyncram_rkh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686724574384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686724574384 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IDEXreg:inst\|altshift_taps:EXM2R_rtl_0 " "Elaborated megafunction instantiation \"IDEXreg:inst\|altshift_taps:EXM2R_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686724574438 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IDEXreg:inst\|altshift_taps:EXM2R_rtl_0 " "Instantiated megafunction \"IDEXreg:inst\|altshift_taps:EXM2R_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686724574438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686724574438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 65 " "Parameter \"WIDTH\" = \"65\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686724574438 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1686724574438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_g6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_g6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_g6m " "Found entity 1: shift_taps_g6m" {  } { { "db/shift_taps_g6m.tdf" "" { Text "E:/University/3-1/ComputerArchitecture/Project3/db/shift_taps_g6m.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686724574501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686724574501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bl31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bl31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bl31 " "Found entity 1: altsyncram_bl31" {  } { { "db/altsyncram_bl31.tdf" "" { Text "E:/University/3-1/ComputerArchitecture/Project3/db/altsyncram_bl31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686724574573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686724574573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24e " "Found entity 1: add_sub_24e" {  } { { "db/add_sub_24e.tdf" "" { Text "E:/University/3-1/ComputerArchitecture/Project3/db/add_sub_24e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686724574641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686724574641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "E:/University/3-1/ComputerArchitecture/Project3/db/cntr_6pf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686724574710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686724574710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "E:/University/3-1/ComputerArchitecture/Project3/db/cmpr_ogc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686724574783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686724574783 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "control_pipeline:inst6\|Branch control_pipeline:inst6\|ALUOp\[0\] " "Duplicate LATCH primitive \"control_pipeline:inst6\|Branch\" merged with LATCH primitive \"control_pipeline:inst6\|ALUOp\[0\]\"" {  } { { "project3/project3/control_pipeline.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/control_pipeline.v" 3 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686724575214 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1686724575214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_pipeline:inst6\|ALUSrc " "Latch control_pipeline:inst6\|ALUSrc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IFIDreg:inst36\|IDinstr\[0\] " "Ports D and ENA on the latch are fed by the same signal IFIDreg:inst36\|IDinstr\[0\]" {  } { { "project3/project3/IFIDreg.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/IFIDreg.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686724575215 ""}  } { { "project3/project3/control_pipeline.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/control_pipeline.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686724575215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_pipeline:inst6\|MemtoReg " "Latch control_pipeline:inst6\|MemtoReg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IFIDreg:inst36\|IDinstr\[0\] " "Ports D and ENA on the latch are fed by the same signal IFIDreg:inst36\|IDinstr\[0\]" {  } { { "project3/project3/IFIDreg.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/IFIDreg.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686724575215 ""}  } { { "project3/project3/control_pipeline.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/control_pipeline.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686724575215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_pipeline:inst6\|ALUOp\[1\] " "Latch control_pipeline:inst6\|ALUOp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IFIDreg:inst36\|IDinstr\[0\] " "Ports D and ENA on the latch are fed by the same signal IFIDreg:inst36\|IDinstr\[0\]" {  } { { "project3/project3/IFIDreg.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/IFIDreg.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686724575215 ""}  } { { "project3/project3/control_pipeline.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/control_pipeline.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686724575215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_pipeline:inst6\|ALUOp\[0\] " "Latch control_pipeline:inst6\|ALUOp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IFIDreg:inst36\|IDinstr\[2\] " "Ports D and ENA on the latch are fed by the same signal IFIDreg:inst36\|IDinstr\[2\]" {  } { { "project3/project3/IFIDreg.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/IFIDreg.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686724575215 ""}  } { { "project3/project3/control_pipeline.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/control_pipeline.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686724575215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_pipeline:inst6\|RegWrite " "Latch control_pipeline:inst6\|RegWrite has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IFIDreg:inst36\|IDinstr\[2\] " "Ports D and ENA on the latch are fed by the same signal IFIDreg:inst36\|IDinstr\[2\]" {  } { { "project3/project3/IFIDreg.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/IFIDreg.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686724575216 ""}  } { { "project3/project3/control_pipeline.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/control_pipeline.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686724575216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_pipeline:inst6\|MemWrite " "Latch control_pipeline:inst6\|MemWrite has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IFIDreg:inst36\|IDinstr\[0\] " "Ports D and ENA on the latch are fed by the same signal IFIDreg:inst36\|IDinstr\[0\]" {  } { { "project3/project3/IFIDreg.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/IFIDreg.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686724575216 ""}  } { { "project3/project3/control_pipeline.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/control_pipeline.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686724575216 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1686724575871 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "reg_file:inst18\|altsyncram:ARRAY_rtl_0\|altsyncram_rkh1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"reg_file:inst18\|altsyncram:ARRAY_rtl_0\|altsyncram_rkh1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_rkh1.tdf" "" { Text "E:/University/3-1/ComputerArchitecture/Project3/db/altsyncram_rkh1.tdf" 2053 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "project3/project3/top_level_KMC.bdf" "" { Schematic "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/top_level_KMC.bdf" { { -232 288 448 -72 "inst18" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686724576694 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_rkh1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_rkh1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_rkh1.tdf" "" { Text "E:/University/3-1/ComputerArchitecture/Project3/db/altsyncram_rkh1.tdf" 2053 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "project3/project3/top_level_KMC.bdf" "" { Schematic "E:/University/3-1/ComputerArchitecture/Project3/project3/project3/top_level_KMC.bdf" { { -232 288 448 -72 "inst18" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686724576699 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1686724577160 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686724577160 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2571 " "Implemented 2571 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "97 " "Implemented 97 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1686724577515 ""} { "Info" "ICUT_CUT_TM_OPINS" "517 " "Implemented 517 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1686724577515 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1700 " "Implemented 1700 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1686724577515 ""} { "Info" "ICUT_CUT_TM_RAMS" "257 " "Implemented 257 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1686724577515 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1686724577515 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4708 " "Peak virtual memory: 4708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1686724577613 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 14 15:36:17 2023 " "Processing ended: Wed Jun 14 15:36:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1686724577613 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1686724577613 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1686724577613 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1686724577613 ""}
