{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1559960712585 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559960712595 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 07 20:25:12 2019 " "Processing started: Fri Jun 07 20:25:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559960712595 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960712595 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GAME_ARMV4_MODULE -c GAME_ARMV4_MODULE " "Command: quartus_map --read_settings_files=on --write_settings_files=off GAME_ARMV4_MODULE -c GAME_ARMV4_MODULE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960712596 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1559960714443 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1559960714443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "area_verificator_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file area_verificator_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AREA_VERIFICATOR_MODULE " "Found entity 1: AREA_VERIFICATOR_MODULE" {  } { { "AREA_VERIFICATOR_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/AREA_VERIFICATOR_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559960734320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960734320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stored_images_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file stored_images_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 STORED_IMAGES_DECODER " "Found entity 1: STORED_IMAGES_DECODER" {  } { { "STORED_IMAGES_DECODER.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/STORED_IMAGES_DECODER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559960734339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960734339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MEMORY_MODULE " "Found entity 1: MEMORY_MODULE" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559960734355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960734355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller_module/counter_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller_module/counter_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 COUNTER_MODULE " "Found entity 1: COUNTER_MODULE" {  } { { "VGA_CONTROLLER_MODULE/COUNTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/VGA_CONTROLLER_MODULE/COUNTER_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559960734373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960734373 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "CLK_HALF_DIV_MODULE.sv(7) " "Verilog HDL information at CLK_HALF_DIV_MODULE.sv(7): always construct contains both blocking and non-blocking assignments" {  } { { "VGA_CONTROLLER_MODULE/CLK_HALF_DIV_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/VGA_CONTROLLER_MODULE/CLK_HALF_DIV_MODULE.sv" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1559960734387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller_module/clk_half_div_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller_module/clk_half_div_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_HALF_DIV_MODULE " "Found entity 1: CLK_HALF_DIV_MODULE" {  } { { "VGA_CONTROLLER_MODULE/CLK_HALF_DIV_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/VGA_CONTROLLER_MODULE/CLK_HALF_DIV_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559960734392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960734392 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "I i ENABLE_MODULE.sv(2) " "Verilog HDL Declaration information at ENABLE_MODULE.sv(2): object \"I\" differs only in case from object \"i\" in the same scope" {  } { { "ENABLE_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/ENABLE_MODULE.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559960734408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enable_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file enable_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ENABLE_MODULE " "Found entity 1: ENABLE_MODULE" {  } { { "ENABLE_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/ENABLE_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559960734412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960734412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "equal_comparator_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file equal_comparator_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EQUAL_COMPARATOR_MODULE " "Found entity 1: EQUAL_COMPARATOR_MODULE" {  } { { "EQUAL_COMPARATOR_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/EQUAL_COMPARATOR_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559960734427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960734427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_demux_module/two_bits_select_four_n_bits_demux_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_demux_module/two_bits_select_four_n_bits_demux_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TWO_BITS_SELECT_FOUR_N_BITS_DEMUX_MODULE " "Found entity 1: TWO_BITS_SELECT_FOUR_N_BITS_DEMUX_MODULE" {  } { { "N_BITS_DEMUX_MODULE/TWO_BITS_SELECT_FOUR_N_BITS_DEMUX_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/N_BITS_DEMUX_MODULE/TWO_BITS_SELECT_FOUR_N_BITS_DEMUX_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559960734444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960734444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_demux_module/two_bits_select_four_demux_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_demux_module/two_bits_select_four_demux_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TWO_BITS_SELECT_FOUR_DEMUX_MODULE " "Found entity 1: TWO_BITS_SELECT_FOUR_DEMUX_MODULE" {  } { { "N_BITS_DEMUX_MODULE/TWO_BITS_SELECT_FOUR_DEMUX_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/N_BITS_DEMUX_MODULE/TWO_BITS_SELECT_FOUR_DEMUX_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559960734460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960734460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_subtrator_module/full_one_bit_subtractor_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_subtrator_module/full_one_bit_subtractor_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FULL_ONE_BIT_SUBTRACTOR_MODULE " "Found entity 1: FULL_ONE_BIT_SUBTRACTOR_MODULE" {  } { { "N_BITS_SUBTRATOR_MODULE/FULL_ONE_BIT_SUBTRACTOR_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/N_BITS_SUBTRATOR_MODULE/FULL_ONE_BIT_SUBTRACTOR_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559960734476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960734476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_subtrator_module/full_n_bits_subtractor_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_subtrator_module/full_n_bits_subtractor_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FULL_N_BITS_SUBTRACTOR_MODULE " "Found entity 1: FULL_N_BITS_SUBTRACTOR_MODULE" {  } { { "N_BITS_SUBTRATOR_MODULE/FULL_N_BITS_SUBTRACTOR_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/N_BITS_SUBTRATOR_MODULE/FULL_N_BITS_SUBTRACTOR_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559960734508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960734508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_mux_module/one_bit_mux_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_mux_module/one_bit_mux_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ONE_BIT_MUX_MODULE " "Found entity 1: ONE_BIT_MUX_MODULE" {  } { { "N_BITS_MUX_MODULE/ONE_BIT_MUX_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/N_BITS_MUX_MODULE/ONE_BIT_MUX_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559960734524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960734524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_mux_module/n_bits_one_select_mux_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_mux_module/n_bits_one_select_mux_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_BITS_ONE_SELECT_MUX_MODULE " "Found entity 1: N_BITS_ONE_SELECT_MUX_MODULE" {  } { { "N_BITS_MUX_MODULE/N_BITS_ONE_SELECT_MUX_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/N_BITS_MUX_MODULE/N_BITS_ONE_SELECT_MUX_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559960734541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960734541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_mux_module/four_n_bits_inputs_two_bits_select_mux_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_mux_module/four_n_bits_inputs_two_bits_select_mux_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FOUR_N_BITS_INPUTS_TWO_BITS_SELECT_MUX_MODULE " "Found entity 1: FOUR_N_BITS_INPUTS_TWO_BITS_SELECT_MUX_MODULE" {  } { { "N_BITS_MUX_MODULE/FOUR_N_BITS_INPUTS_TWO_BITS_SELECT_MUX_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/N_BITS_MUX_MODULE/FOUR_N_BITS_INPUTS_TWO_BITS_SELECT_MUX_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559960734558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960734558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_add_sub_module/two_complementer_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_add_sub_module/two_complementer_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TWO_COMPLEMENTER_MODULE " "Found entity 1: TWO_COMPLEMENTER_MODULE" {  } { { "N_BITS_ADD_SUB_MODULE/TWO_COMPLEMENTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/N_BITS_ADD_SUB_MODULE/TWO_COMPLEMENTER_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559960734574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960734574 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "I i ONE_COMPLEMENTER_MODULE.sv(3) " "Verilog HDL Declaration information at ONE_COMPLEMENTER_MODULE.sv(3): object \"I\" differs only in case from object \"i\" in the same scope" {  } { { "N_BITS_ADD_SUB_MODULE/ONE_COMPLEMENTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/N_BITS_ADD_SUB_MODULE/ONE_COMPLEMENTER_MODULE.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559960734586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_add_sub_module/one_complementer_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_add_sub_module/one_complementer_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ONE_COMPLEMENTER_MODULE " "Found entity 1: ONE_COMPLEMENTER_MODULE" {  } { { "N_BITS_ADD_SUB_MODULE/ONE_COMPLEMENTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/N_BITS_ADD_SUB_MODULE/ONE_COMPLEMENTER_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559960734592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960734592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_add_sub_module/one_bit_adder_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_add_sub_module/one_bit_adder_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ONE_BIT_ADDER_MODULE " "Found entity 1: ONE_BIT_ADDER_MODULE" {  } { { "N_BITS_ADD_SUB_MODULE/ONE_BIT_ADDER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/N_BITS_ADD_SUB_MODULE/ONE_BIT_ADDER_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559960734608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960734608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_add_sub_module/adder_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_add_sub_module/adder_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADDER_MODULE " "Found entity 1: ADDER_MODULE" {  } { { "N_BITS_ADD_SUB_MODULE/ADDER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/N_BITS_ADD_SUB_MODULE/ADDER_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559960734625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960734625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/n_xor.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/n_xor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_XOR " "Found entity 1: N_XOR" {  } { { "LOGIC_MODULES/N_XOR.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/LOGIC_MODULES/N_XOR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559960734643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960734643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/n_or.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/n_or.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_OR " "Found entity 1: N_OR" {  } { { "LOGIC_MODULES/N_OR.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/LOGIC_MODULES/N_OR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559960734660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960734660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/n_not.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/n_not.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_NOT " "Found entity 1: N_NOT" {  } { { "LOGIC_MODULES/N_NOT.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/LOGIC_MODULES/N_NOT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559960734676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960734676 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "I i N_INPUTS_OR.sv(3) " "Verilog HDL Declaration information at N_INPUTS_OR.sv(3): object \"I\" differs only in case from object \"i\" in the same scope" {  } { { "LOGIC_MODULES/N_INPUTS_OR.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/LOGIC_MODULES/N_INPUTS_OR.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559960734688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/n_inputs_or.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/n_inputs_or.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_INPUTS_OR " "Found entity 1: N_INPUTS_OR" {  } { { "LOGIC_MODULES/N_INPUTS_OR.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/LOGIC_MODULES/N_INPUTS_OR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559960734694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960734694 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "I i N_INPUTS_AND.sv(3) " "Verilog HDL Declaration information at N_INPUTS_AND.sv(3): object \"I\" differs only in case from object \"i\" in the same scope" {  } { { "LOGIC_MODULES/N_INPUTS_AND.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/LOGIC_MODULES/N_INPUTS_AND.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559960734709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/n_inputs_and.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/n_inputs_and.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_INPUTS_AND " "Found entity 1: N_INPUTS_AND" {  } { { "LOGIC_MODULES/N_INPUTS_AND.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/LOGIC_MODULES/N_INPUTS_AND.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559960734715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960734715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/n_bits_logic_shift_right.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/n_bits_logic_shift_right.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_BITS_LOGIC_SHIFT_RIGHT " "Found entity 1: N_BITS_LOGIC_SHIFT_RIGHT" {  } { { "LOGIC_MODULES/N_BITS_LOGIC_SHIFT_RIGHT.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/LOGIC_MODULES/N_BITS_LOGIC_SHIFT_RIGHT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559960734751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960734751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/n_bits_logic_shift_left.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/n_bits_logic_shift_left.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_BITS_LOGIC_SHIFT_LEFT " "Found entity 1: N_BITS_LOGIC_SHIFT_LEFT" {  } { { "LOGIC_MODULES/N_BITS_LOGIC_SHIFT_LEFT.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/LOGIC_MODULES/N_BITS_LOGIC_SHIFT_LEFT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559960734776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960734776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/n_bits_aritmetic_shift_right.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/n_bits_aritmetic_shift_right.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_BITS_ARITMETIC_SHIFT_RIGHT " "Found entity 1: N_BITS_ARITMETIC_SHIFT_RIGHT" {  } { { "LOGIC_MODULES/N_BITS_ARITMETIC_SHIFT_RIGHT.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/LOGIC_MODULES/N_BITS_ARITMETIC_SHIFT_RIGHT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559960734792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960734792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/n_and.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/n_and.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_AND " "Found entity 1: N_AND" {  } { { "LOGIC_MODULES/N_AND.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/LOGIC_MODULES/N_AND.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559960734809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960734809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/_xor.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/_xor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 _XOR " "Found entity 1: _XOR" {  } { { "LOGIC_MODULES/_XOR.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/LOGIC_MODULES/_XOR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559960734829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960734829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/_xnor.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/_xnor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 _XNOR " "Found entity 1: _XNOR" {  } { { "LOGIC_MODULES/_XNOR.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/LOGIC_MODULES/_XNOR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559960734846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960734846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/_or.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/_or.sv" { { "Info" "ISGN_ENTITY_NAME" "1 _OR " "Found entity 1: _OR" {  } { { "LOGIC_MODULES/_OR.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/LOGIC_MODULES/_OR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559960734863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960734863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/_not.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/_not.sv" { { "Info" "ISGN_ENTITY_NAME" "1 _NOT " "Found entity 1: _NOT" {  } { { "LOGIC_MODULES/_NOT.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/LOGIC_MODULES/_NOT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559960734879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960734879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/_nor.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/_nor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 _NOR " "Found entity 1: _NOR" {  } { { "LOGIC_MODULES/_NOR.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/LOGIC_MODULES/_NOR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559960734896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960734896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/_nand.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/_nand.sv" { { "Info" "ISGN_ENTITY_NAME" "1 _NAND " "Found entity 1: _NAND" {  } { { "LOGIC_MODULES/_NAND.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/LOGIC_MODULES/_NAND.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559960734913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960734913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/_and.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/_and.sv" { { "Info" "ISGN_ENTITY_NAME" "1 _AND " "Found entity 1: _AND" {  } { { "LOGIC_MODULES/_AND.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/LOGIC_MODULES/_AND.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559960734931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960734931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_add_sub_module/n_bits_add_sub_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_add_sub_module/n_bits_add_sub_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_BITS_ADD_SUB_MODULE " "Found entity 1: N_BITS_ADD_SUB_MODULE" {  } { { "N_BITS_ADD_SUB_MODULE/N_BITS_ADD_SUB_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/N_BITS_ADD_SUB_MODULE/N_BITS_ADD_SUB_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559960734951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960734951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TESTBENCH_MODULE " "Found entity 1: TESTBENCH_MODULE" {  } { { "TESTBENCH_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/TESTBENCH_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559960734964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960734964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_mux_module/eight_n_bits_inputs_three_bits_select_mux_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_mux_module/eight_n_bits_inputs_three_bits_select_mux_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EIGHT_N_BITS_INPUTS_THREE_BITS_SELECT_MUX_MODULE " "Found entity 1: EIGHT_N_BITS_INPUTS_THREE_BITS_SELECT_MUX_MODULE" {  } { { "N_BITS_MUX_MODULE/EIGHT_N_BITS_INPUTS_THREE_BITS_SELECT_MUX_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/N_BITS_MUX_MODULE/EIGHT_N_BITS_INPUTS_THREE_BITS_SELECT_MUX_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559960734989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960734989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_mux_module/sixteen_n_bits_inputs_four_bits_select_mux_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_mux_module/sixteen_n_bits_inputs_four_bits_select_mux_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SIXTEEN_N_BITS_INPUTS_FOUR_BITS_SELECT_MUX_MODULE " "Found entity 1: SIXTEEN_N_BITS_INPUTS_FOUR_BITS_SELECT_MUX_MODULE" {  } { { "N_BITS_MUX_MODULE/SIXTEEN_N_BITS_INPUTS_FOUR_BITS_SELECT_MUX_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/N_BITS_MUX_MODULE/SIXTEEN_N_BITS_INPUTS_FOUR_BITS_SELECT_MUX_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559960735007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960735007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/n_bits_aritmetic_shift_left.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/n_bits_aritmetic_shift_left.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_BITS_ARITMETIC_SHIFT_LEFT " "Found entity 1: N_BITS_ARITMETIC_SHIFT_LEFT" {  } { { "LOGIC_MODULES/N_BITS_ARITMETIC_SHIFT_LEFT.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/LOGIC_MODULES/N_BITS_ARITMETIC_SHIFT_LEFT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559960735024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960735024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_alu_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_alu_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_BITS_ALU_MODULE " "Found entity 1: N_BITS_ALU_MODULE" {  } { { "N_BITS_ALU_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/N_BITS_ALU_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559960735051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960735051 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SYNC_MODULE.sv(10) " "Verilog HDL information at SYNC_MODULE.sv(10): always construct contains both blocking and non-blocking assignments" {  } { { "VGA_CONTROLLER_MODULE/SYNC_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/VGA_CONTROLLER_MODULE/SYNC_MODULE.sv" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1559960735063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller_module/sync_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller_module/sync_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SYNC_MODULE " "Found entity 1: SYNC_MODULE" {  } { { "VGA_CONTROLLER_MODULE/SYNC_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/VGA_CONTROLLER_MODULE/SYNC_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559960735070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960735070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller_module/vga_controller_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller_module/vga_controller_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_CONTROLLER_MODULE " "Found entity 1: VGA_CONTROLLER_MODULE" {  } { { "VGA_CONTROLLER_MODULE/VGA_CONTROLLER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/VGA_CONTROLLER_MODULE/VGA_CONTROLLER_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559960735087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960735087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_demux_module/four_bits_select_sixteen_demux_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_demux_module/four_bits_select_sixteen_demux_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FOUR_BITS_SELECT_SIXTEEN_DEMUX_MODULE " "Found entity 1: FOUR_BITS_SELECT_SIXTEEN_DEMUX_MODULE" {  } { { "N_BITS_DEMUX_MODULE/FOUR_BITS_SELECT_SIXTEEN_DEMUX_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/N_BITS_DEMUX_MODULE/FOUR_BITS_SELECT_SIXTEEN_DEMUX_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559960735105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960735105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "new_instruction_verificator.sv 1 1 " "Found 1 design units, including 1 entities, in source file new_instruction_verificator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NEW_INSTRUCTION_VERIFICATOR " "Found entity 1: NEW_INSTRUCTION_VERIFICATOR" {  } { { "NEW_INSTRUCTION_VERIFICATOR.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/NEW_INSTRUCTION_VERIFICATOR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559960735122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960735122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER_MODULE " "Found entity 1: REGISTER_MODULE" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559960735139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960735139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 INSTRUCTION_CONTROL_UNIT " "Found entity 1: INSTRUCTION_CONTROL_UNIT" {  } { { "INSTRUCTION_CONTROL_UNIT.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/INSTRUCTION_CONTROL_UNIT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559960735158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960735158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_file_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER_FILE_MODULE " "Found entity 1: REGISTER_FILE_MODULE" {  } { { "REGISTER_FILE_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_FILE_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559960735177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960735177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_mux_module/thirty_two_n_bits_inputs_five_bits_select_mux_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_mux_module/thirty_two_n_bits_inputs_five_bits_select_mux_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 THIRTY_TWO_N_BITS_INPUTS_FIVE_BITS_SELECT_MUX_MODULE " "Found entity 1: THIRTY_TWO_N_BITS_INPUTS_FIVE_BITS_SELECT_MUX_MODULE" {  } { { "N_BITS_MUX_MODULE/THIRTY_TWO_N_BITS_INPUTS_FIVE_BITS_SELECT_MUX_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/N_BITS_MUX_MODULE/THIRTY_TWO_N_BITS_INPUTS_FIVE_BITS_SELECT_MUX_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559960735195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960735195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_mux_module/sixty_four_n_bits_inputs_six_bits_select_mux_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_mux_module/sixty_four_n_bits_inputs_six_bits_select_mux_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SIXTY_FOUR_N_BITS_INPUTS_SIX_BITS_SELECT_MUX_MODULE " "Found entity 1: SIXTY_FOUR_N_BITS_INPUTS_SIX_BITS_SELECT_MUX_MODULE" {  } { { "N_BITS_MUX_MODULE/SIXTY_FOUR_N_BITS_INPUTS_SIX_BITS_SELECT_MUX_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/N_BITS_MUX_MODULE/SIXTY_FOUR_N_BITS_INPUTS_SIX_BITS_SELECT_MUX_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559960735213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960735213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphic_instruction_memory_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file graphic_instruction_memory_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GRAPHIC_INSTRUCTION_MEMORY_MODULE " "Found entity 1: GRAPHIC_INSTRUCTION_MEMORY_MODULE" {  } { { "GRAPHIC_INSTRUCTION_MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/GRAPHIC_INSTRUCTION_MEMORY_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559960735230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960735230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_demux_module/six_bits_select_sixty_four_demux_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_demux_module/six_bits_select_sixty_four_demux_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SIX_BITS_SELECT_SIXTY_FOUR_DEMUX_MODULE " "Found entity 1: SIX_BITS_SELECT_SIXTY_FOUR_DEMUX_MODULE" {  } { { "N_BITS_DEMUX_MODULE/SIX_BITS_SELECT_SIXTY_FOUR_DEMUX_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/N_BITS_DEMUX_MODULE/SIX_BITS_SELECT_SIXTY_FOUR_DEMUX_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559960735257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960735257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_demux_module/one_bits_select_two_demux_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_demux_module/one_bits_select_two_demux_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ONE_BITS_SELECT_TWO_DEMUX_MODULE " "Found entity 1: ONE_BITS_SELECT_TWO_DEMUX_MODULE" {  } { { "N_BITS_DEMUX_MODULE/ONE_BITS_SELECT_TWO_DEMUX_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/N_BITS_DEMUX_MODULE/ONE_BITS_SELECT_TWO_DEMUX_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559960735275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960735275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_demux_module/five_bits_select_thirty_two_demux_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_demux_module/five_bits_select_thirty_two_demux_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FIVE_BITS_SELECT_THIRTY_TWO_DEMUX_MODULE " "Found entity 1: FIVE_BITS_SELECT_THIRTY_TWO_DEMUX_MODULE" {  } { { "N_BITS_DEMUX_MODULE/FIVE_BITS_SELECT_THIRTY_TWO_DEMUX_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/N_BITS_DEMUX_MODULE/FIVE_BITS_SELECT_THIRTY_TWO_DEMUX_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559960735294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960735294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphic_register_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file graphic_register_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GRAPHIC_REGISTER_MODULE " "Found entity 1: GRAPHIC_REGISTER_MODULE" {  } { { "GRAPHIC_REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/GRAPHIC_REGISTER_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559960735312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960735312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processorwork.sv 1 1 " "Found 1 design units, including 1 entities, in source file processorwork.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Processorwork " "Found entity 1: Processorwork" {  } { { "Processorwork.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/Processorwork.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559960735325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960735325 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SrcB Processorwork.sv(28) " "Verilog HDL Implicit Net warning at Processorwork.sv(28): created implicit net for \"SrcB\"" {  } { { "Processorwork.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/Processorwork.sv" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559960735325 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SrcA Processorwork.sv(31) " "Verilog HDL Implicit Net warning at Processorwork.sv(31): created implicit net for \"SrcA\"" {  } { { "Processorwork.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/Processorwork.sv" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559960735326 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processorwork " "Elaborating entity \"Processorwork\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1559960735758 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AluControl Processorwork.sv(8) " "Output port \"AluControl\" at Processorwork.sv(8) has no driver" {  } { { "Processorwork.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/Processorwork.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559960735762 "|Processorwork"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_BITS_ONE_SELECT_MUX_MODULE N_BITS_ONE_SELECT_MUX_MODULE:MuxRA1 " "Elaborating entity \"N_BITS_ONE_SELECT_MUX_MODULE\" for hierarchy \"N_BITS_ONE_SELECT_MUX_MODULE:MuxRA1\"" {  } { { "Processorwork.sv" "MuxRA1" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/Processorwork.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559960735793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ONE_BIT_MUX_MODULE N_BITS_ONE_SELECT_MUX_MODULE:MuxRA1\|ONE_BIT_MUX_MODULE:generate_block_identifier\[0\].OBMM " "Elaborating entity \"ONE_BIT_MUX_MODULE\" for hierarchy \"N_BITS_ONE_SELECT_MUX_MODULE:MuxRA1\|ONE_BIT_MUX_MODULE:generate_block_identifier\[0\].OBMM\"" {  } { { "N_BITS_MUX_MODULE/N_BITS_ONE_SELECT_MUX_MODULE.sv" "generate_block_identifier\[0\].OBMM" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/N_BITS_MUX_MODULE/N_BITS_ONE_SELECT_MUX_MODULE.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559960735808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_NOT N_BITS_ONE_SELECT_MUX_MODULE:MuxRA1\|ONE_BIT_MUX_MODULE:generate_block_identifier\[0\].OBMM\|_NOT:FIRST_NOT " "Elaborating entity \"_NOT\" for hierarchy \"N_BITS_ONE_SELECT_MUX_MODULE:MuxRA1\|ONE_BIT_MUX_MODULE:generate_block_identifier\[0\].OBMM\|_NOT:FIRST_NOT\"" {  } { { "N_BITS_MUX_MODULE/ONE_BIT_MUX_MODULE.sv" "FIRST_NOT" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/N_BITS_MUX_MODULE/ONE_BIT_MUX_MODULE.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559960735825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_AND N_BITS_ONE_SELECT_MUX_MODULE:MuxRA1\|ONE_BIT_MUX_MODULE:generate_block_identifier\[0\].OBMM\|_AND:FIRST_AND " "Elaborating entity \"_AND\" for hierarchy \"N_BITS_ONE_SELECT_MUX_MODULE:MuxRA1\|ONE_BIT_MUX_MODULE:generate_block_identifier\[0\].OBMM\|_AND:FIRST_AND\"" {  } { { "N_BITS_MUX_MODULE/ONE_BIT_MUX_MODULE.sv" "FIRST_AND" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/N_BITS_MUX_MODULE/ONE_BIT_MUX_MODULE.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559960735837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_OR N_BITS_ONE_SELECT_MUX_MODULE:MuxRA1\|ONE_BIT_MUX_MODULE:generate_block_identifier\[0\].OBMM\|_OR:FIRST_OR " "Elaborating entity \"_OR\" for hierarchy \"N_BITS_ONE_SELECT_MUX_MODULE:MuxRA1\|ONE_BIT_MUX_MODULE:generate_block_identifier\[0\].OBMM\|_OR:FIRST_OR\"" {  } { { "N_BITS_MUX_MODULE/ONE_BIT_MUX_MODULE.sv" "FIRST_OR" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/N_BITS_MUX_MODULE/ONE_BIT_MUX_MODULE.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559960735856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER_FILE_MODULE REGISTER_FILE_MODULE:RegisterFile " "Elaborating entity \"REGISTER_FILE_MODULE\" for hierarchy \"REGISTER_FILE_MODULE:RegisterFile\"" {  } { { "Processorwork.sv" "RegisterFile" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/Processorwork.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559960737033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FOUR_BITS_SELECT_SIXTEEN_DEMUX_MODULE REGISTER_FILE_MODULE:RegisterFile\|FOUR_BITS_SELECT_SIXTEEN_DEMUX_MODULE:FBSSDM " "Elaborating entity \"FOUR_BITS_SELECT_SIXTEEN_DEMUX_MODULE\" for hierarchy \"REGISTER_FILE_MODULE:RegisterFile\|FOUR_BITS_SELECT_SIXTEEN_DEMUX_MODULE:FBSSDM\"" {  } { { "REGISTER_FILE_MODULE.sv" "FBSSDM" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_FILE_MODULE.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559960737079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TWO_BITS_SELECT_FOUR_DEMUX_MODULE REGISTER_FILE_MODULE:RegisterFile\|FOUR_BITS_SELECT_SIXTEEN_DEMUX_MODULE:FBSSDM\|TWO_BITS_SELECT_FOUR_DEMUX_MODULE:MAIN_DEMUX " "Elaborating entity \"TWO_BITS_SELECT_FOUR_DEMUX_MODULE\" for hierarchy \"REGISTER_FILE_MODULE:RegisterFile\|FOUR_BITS_SELECT_SIXTEEN_DEMUX_MODULE:FBSSDM\|TWO_BITS_SELECT_FOUR_DEMUX_MODULE:MAIN_DEMUX\"" {  } { { "N_BITS_DEMUX_MODULE/FOUR_BITS_SELECT_SIXTEEN_DEMUX_MODULE.sv" "MAIN_DEMUX" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/N_BITS_DEMUX_MODULE/FOUR_BITS_SELECT_SIXTEEN_DEMUX_MODULE.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559960737093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_INPUTS_AND REGISTER_FILE_MODULE:RegisterFile\|FOUR_BITS_SELECT_SIXTEEN_DEMUX_MODULE:FBSSDM\|TWO_BITS_SELECT_FOUR_DEMUX_MODULE:MAIN_DEMUX\|N_INPUTS_AND:FISRT_AND " "Elaborating entity \"N_INPUTS_AND\" for hierarchy \"REGISTER_FILE_MODULE:RegisterFile\|FOUR_BITS_SELECT_SIXTEEN_DEMUX_MODULE:FBSSDM\|TWO_BITS_SELECT_FOUR_DEMUX_MODULE:MAIN_DEMUX\|N_INPUTS_AND:FISRT_AND\"" {  } { { "N_BITS_DEMUX_MODULE/TWO_BITS_SELECT_FOUR_DEMUX_MODULE.sv" "FISRT_AND" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/N_BITS_DEMUX_MODULE/TWO_BITS_SELECT_FOUR_DEMUX_MODULE.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559960737118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER_MODULE REGISTER_FILE_MODULE:RegisterFile\|REGISTER_MODULE:GENERATE_BLOCK_IDENTIFIER\[0\].REGISTER " "Elaborating entity \"REGISTER_MODULE\" for hierarchy \"REGISTER_FILE_MODULE:RegisterFile\|REGISTER_MODULE:GENERATE_BLOCK_IDENTIFIER\[0\].REGISTER\"" {  } { { "REGISTER_FILE_MODULE.sv" "GENERATE_BLOCK_IDENTIFIER\[0\].REGISTER" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_FILE_MODULE.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559960737417 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "REGISTER_MODULE.sv(12) " "Verilog HDL warning at REGISTER_MODULE.sv(12): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 12 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1559960737427 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MEMORY REGISTER_MODULE.sv(9) " "Verilog HDL Always Construct warning at REGISTER_MODULE.sv(9): inferring latch(es) for variable \"MEMORY\", which holds its previous value in one or more paths through the always construct" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1559960737427 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[0\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[0\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960737427 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[1\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[1\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960737427 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[2\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[2\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960737427 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[3\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[3\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960737427 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[4\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[4\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960737427 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[5\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[5\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960737427 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[6\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[6\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960737428 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[7\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[7\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960737428 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[8\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[8\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960737428 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[9\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[9\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960737428 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[10\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[10\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960737428 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[11\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[11\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960737428 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[12\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[12\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960737428 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[13\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[13\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960737428 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[14\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[14\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960737428 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[15\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[15\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960737428 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[16\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[16\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960737428 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[17\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[17\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960737428 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[18\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[18\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960737428 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[19\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[19\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960737428 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[20\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[20\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960737428 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[21\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[21\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960737428 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[22\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[22\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960737428 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[23\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[23\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960737429 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[24\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[24\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960737429 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[25\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[25\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960737429 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[26\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[26\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960737429 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[27\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[27\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960737429 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[28\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[28\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960737429 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[29\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[29\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960737429 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[30\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[30\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960737429 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[31\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[31\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960737429 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIXTEEN_N_BITS_INPUTS_FOUR_BITS_SELECT_MUX_MODULE REGISTER_FILE_MODULE:RegisterFile\|SIXTEEN_N_BITS_INPUTS_FOUR_BITS_SELECT_MUX_MODULE:RN_SNBIFBSMM " "Elaborating entity \"SIXTEEN_N_BITS_INPUTS_FOUR_BITS_SELECT_MUX_MODULE\" for hierarchy \"REGISTER_FILE_MODULE:RegisterFile\|SIXTEEN_N_BITS_INPUTS_FOUR_BITS_SELECT_MUX_MODULE:RN_SNBIFBSMM\"" {  } { { "REGISTER_FILE_MODULE.sv" "RN_SNBIFBSMM" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_FILE_MODULE.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559960738071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EIGHT_N_BITS_INPUTS_THREE_BITS_SELECT_MUX_MODULE REGISTER_FILE_MODULE:RegisterFile\|SIXTEEN_N_BITS_INPUTS_FOUR_BITS_SELECT_MUX_MODULE:RN_SNBIFBSMM\|EIGHT_N_BITS_INPUTS_THREE_BITS_SELECT_MUX_MODULE:FIRST_MUX " "Elaborating entity \"EIGHT_N_BITS_INPUTS_THREE_BITS_SELECT_MUX_MODULE\" for hierarchy \"REGISTER_FILE_MODULE:RegisterFile\|SIXTEEN_N_BITS_INPUTS_FOUR_BITS_SELECT_MUX_MODULE:RN_SNBIFBSMM\|EIGHT_N_BITS_INPUTS_THREE_BITS_SELECT_MUX_MODULE:FIRST_MUX\"" {  } { { "N_BITS_MUX_MODULE/SIXTEEN_N_BITS_INPUTS_FOUR_BITS_SELECT_MUX_MODULE.sv" "FIRST_MUX" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/N_BITS_MUX_MODULE/SIXTEEN_N_BITS_INPUTS_FOUR_BITS_SELECT_MUX_MODULE.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559960738089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FOUR_N_BITS_INPUTS_TWO_BITS_SELECT_MUX_MODULE REGISTER_FILE_MODULE:RegisterFile\|SIXTEEN_N_BITS_INPUTS_FOUR_BITS_SELECT_MUX_MODULE:RN_SNBIFBSMM\|EIGHT_N_BITS_INPUTS_THREE_BITS_SELECT_MUX_MODULE:FIRST_MUX\|FOUR_N_BITS_INPUTS_TWO_BITS_SELECT_MUX_MODULE:FIRST_MUX " "Elaborating entity \"FOUR_N_BITS_INPUTS_TWO_BITS_SELECT_MUX_MODULE\" for hierarchy \"REGISTER_FILE_MODULE:RegisterFile\|SIXTEEN_N_BITS_INPUTS_FOUR_BITS_SELECT_MUX_MODULE:RN_SNBIFBSMM\|EIGHT_N_BITS_INPUTS_THREE_BITS_SELECT_MUX_MODULE:FIRST_MUX\|FOUR_N_BITS_INPUTS_TWO_BITS_SELECT_MUX_MODULE:FIRST_MUX\"" {  } { { "N_BITS_MUX_MODULE/EIGHT_N_BITS_INPUTS_THREE_BITS_SELECT_MUX_MODULE.sv" "FIRST_MUX" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/N_BITS_MUX_MODULE/EIGHT_N_BITS_INPUTS_THREE_BITS_SELECT_MUX_MODULE.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559960738106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_BITS_ALU_MODULE N_BITS_ALU_MODULE:ALU " "Elaborating entity \"N_BITS_ALU_MODULE\" for hierarchy \"N_BITS_ALU_MODULE:ALU\"" {  } { { "Processorwork.sv" "ALU" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/Processorwork.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559960757932 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "DATA\[15..9\] 0 N_BITS_ALU_MODULE.sv(9) " "Net \"DATA\[15..9\]\" at N_BITS_ALU_MODULE.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "N_BITS_ALU_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/N_BITS_ALU_MODULE.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1559960757938 "|Processorwork|N_BITS_ALU_MODULE:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EQUAL_COMPARATOR_MODULE N_BITS_ALU_MODULE:ALU\|EQUAL_COMPARATOR_MODULE:EQU_SUB " "Elaborating entity \"EQUAL_COMPARATOR_MODULE\" for hierarchy \"N_BITS_ALU_MODULE:ALU\|EQUAL_COMPARATOR_MODULE:EQU_SUB\"" {  } { { "N_BITS_ALU_MODULE.sv" "EQU_SUB" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/N_BITS_ALU_MODULE.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559960757971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_XNOR N_BITS_ALU_MODULE:ALU\|EQUAL_COMPARATOR_MODULE:EQU_SUB\|_XNOR:generate_block_identifier\[0\].XNOR " "Elaborating entity \"_XNOR\" for hierarchy \"N_BITS_ALU_MODULE:ALU\|EQUAL_COMPARATOR_MODULE:EQU_SUB\|_XNOR:generate_block_identifier\[0\].XNOR\"" {  } { { "EQUAL_COMPARATOR_MODULE.sv" "generate_block_identifier\[0\].XNOR" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/EQUAL_COMPARATOR_MODULE.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559960757993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_INPUTS_AND N_BITS_ALU_MODULE:ALU\|EQUAL_COMPARATOR_MODULE:EQU_SUB\|N_INPUTS_AND:NIA " "Elaborating entity \"N_INPUTS_AND\" for hierarchy \"N_BITS_ALU_MODULE:ALU\|EQUAL_COMPARATOR_MODULE:EQU_SUB\|N_INPUTS_AND:NIA\"" {  } { { "EQUAL_COMPARATOR_MODULE.sv" "NIA" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/EQUAL_COMPARATOR_MODULE.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559960758022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_BITS_ADD_SUB_MODULE N_BITS_ALU_MODULE:ALU\|N_BITS_ADD_SUB_MODULE:ADD_SUB " "Elaborating entity \"N_BITS_ADD_SUB_MODULE\" for hierarchy \"N_BITS_ALU_MODULE:ALU\|N_BITS_ADD_SUB_MODULE:ADD_SUB\"" {  } { { "N_BITS_ALU_MODULE.sv" "ADD_SUB" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/N_BITS_ALU_MODULE.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559960758050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TWO_COMPLEMENTER_MODULE N_BITS_ALU_MODULE:ALU\|N_BITS_ADD_SUB_MODULE:ADD_SUB\|TWO_COMPLEMENTER_MODULE:FIRST_TCM " "Elaborating entity \"TWO_COMPLEMENTER_MODULE\" for hierarchy \"N_BITS_ALU_MODULE:ALU\|N_BITS_ADD_SUB_MODULE:ADD_SUB\|TWO_COMPLEMENTER_MODULE:FIRST_TCM\"" {  } { { "N_BITS_ADD_SUB_MODULE/N_BITS_ADD_SUB_MODULE.sv" "FIRST_TCM" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/N_BITS_ADD_SUB_MODULE/N_BITS_ADD_SUB_MODULE.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559960758084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ONE_COMPLEMENTER_MODULE N_BITS_ALU_MODULE:ALU\|N_BITS_ADD_SUB_MODULE:ADD_SUB\|TWO_COMPLEMENTER_MODULE:FIRST_TCM\|ONE_COMPLEMENTER_MODULE:COMP " "Elaborating entity \"ONE_COMPLEMENTER_MODULE\" for hierarchy \"N_BITS_ALU_MODULE:ALU\|N_BITS_ADD_SUB_MODULE:ADD_SUB\|TWO_COMPLEMENTER_MODULE:FIRST_TCM\|ONE_COMPLEMENTER_MODULE:COMP\"" {  } { { "N_BITS_ADD_SUB_MODULE/TWO_COMPLEMENTER_MODULE.sv" "COMP" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/N_BITS_ADD_SUB_MODULE/TWO_COMPLEMENTER_MODULE.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559960758111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_XOR N_BITS_ALU_MODULE:ALU\|N_BITS_ADD_SUB_MODULE:ADD_SUB\|TWO_COMPLEMENTER_MODULE:FIRST_TCM\|ONE_COMPLEMENTER_MODULE:COMP\|_XOR:generate_block_identifier\[0\].XOR " "Elaborating entity \"_XOR\" for hierarchy \"N_BITS_ALU_MODULE:ALU\|N_BITS_ADD_SUB_MODULE:ADD_SUB\|TWO_COMPLEMENTER_MODULE:FIRST_TCM\|ONE_COMPLEMENTER_MODULE:COMP\|_XOR:generate_block_identifier\[0\].XOR\"" {  } { { "N_BITS_ADD_SUB_MODULE/ONE_COMPLEMENTER_MODULE.sv" "generate_block_identifier\[0\].XOR" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/N_BITS_ADD_SUB_MODULE/ONE_COMPLEMENTER_MODULE.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559960758146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDER_MODULE N_BITS_ALU_MODULE:ALU\|N_BITS_ADD_SUB_MODULE:ADD_SUB\|TWO_COMPLEMENTER_MODULE:FIRST_TCM\|ADDER_MODULE:ADD " "Elaborating entity \"ADDER_MODULE\" for hierarchy \"N_BITS_ALU_MODULE:ALU\|N_BITS_ADD_SUB_MODULE:ADD_SUB\|TWO_COMPLEMENTER_MODULE:FIRST_TCM\|ADDER_MODULE:ADD\"" {  } { { "N_BITS_ADD_SUB_MODULE/TWO_COMPLEMENTER_MODULE.sv" "ADD" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/N_BITS_ADD_SUB_MODULE/TWO_COMPLEMENTER_MODULE.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559960758276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ONE_BIT_ADDER_MODULE N_BITS_ALU_MODULE:ALU\|N_BITS_ADD_SUB_MODULE:ADD_SUB\|TWO_COMPLEMENTER_MODULE:FIRST_TCM\|ADDER_MODULE:ADD\|ONE_BIT_ADDER_MODULE:FIRST_ADD " "Elaborating entity \"ONE_BIT_ADDER_MODULE\" for hierarchy \"N_BITS_ALU_MODULE:ALU\|N_BITS_ADD_SUB_MODULE:ADD_SUB\|TWO_COMPLEMENTER_MODULE:FIRST_TCM\|ADDER_MODULE:ADD\|ONE_BIT_ADDER_MODULE:FIRST_ADD\"" {  } { { "N_BITS_ADD_SUB_MODULE/ADDER_MODULE.sv" "FIRST_ADD" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/N_BITS_ADD_SUB_MODULE/ADDER_MODULE.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559960758304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_BITS_ARITMETIC_SHIFT_RIGHT N_BITS_ALU_MODULE:ALU\|N_BITS_ARITMETIC_SHIFT_RIGHT:ASR " "Elaborating entity \"N_BITS_ARITMETIC_SHIFT_RIGHT\" for hierarchy \"N_BITS_ALU_MODULE:ALU\|N_BITS_ARITMETIC_SHIFT_RIGHT:ASR\"" {  } { { "N_BITS_ALU_MODULE.sv" "ASR" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/N_BITS_ALU_MODULE.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559960759967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_BITS_ARITMETIC_SHIFT_LEFT N_BITS_ALU_MODULE:ALU\|N_BITS_ARITMETIC_SHIFT_LEFT:ASL " "Elaborating entity \"N_BITS_ARITMETIC_SHIFT_LEFT\" for hierarchy \"N_BITS_ALU_MODULE:ALU\|N_BITS_ARITMETIC_SHIFT_LEFT:ASL\"" {  } { { "N_BITS_ALU_MODULE.sv" "ASL" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/N_BITS_ALU_MODULE.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559960759994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_AND N_BITS_ALU_MODULE:ALU\|N_AND:AND " "Elaborating entity \"N_AND\" for hierarchy \"N_BITS_ALU_MODULE:ALU\|N_AND:AND\"" {  } { { "N_BITS_ALU_MODULE.sv" "AND" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/N_BITS_ALU_MODULE.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559960760027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ENABLE_MODULE N_BITS_ALU_MODULE:ALU\|N_AND:AND\|ENABLE_MODULE:EM " "Elaborating entity \"ENABLE_MODULE\" for hierarchy \"N_BITS_ALU_MODULE:ALU\|N_AND:AND\|ENABLE_MODULE:EM\"" {  } { { "LOGIC_MODULES/N_AND.sv" "EM" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/LOGIC_MODULES/N_AND.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559960760059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_OR N_BITS_ALU_MODULE:ALU\|N_OR:ORR " "Elaborating entity \"N_OR\" for hierarchy \"N_BITS_ALU_MODULE:ALU\|N_OR:ORR\"" {  } { { "N_BITS_ALU_MODULE.sv" "ORR" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/N_BITS_ALU_MODULE.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559960760233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_NOT N_BITS_ALU_MODULE:ALU\|N_NOT:NOT " "Elaborating entity \"N_NOT\" for hierarchy \"N_BITS_ALU_MODULE:ALU\|N_NOT:NOT\"" {  } { { "N_BITS_ALU_MODULE.sv" "NOT" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/N_BITS_ALU_MODULE.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559960760414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_XOR N_BITS_ALU_MODULE:ALU\|N_XOR:EOR " "Elaborating entity \"N_XOR\" for hierarchy \"N_BITS_ALU_MODULE:ALU\|N_XOR:EOR\"" {  } { { "N_BITS_ALU_MODULE.sv" "EOR" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/N_BITS_ALU_MODULE.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559960760572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_BITS_LOGIC_SHIFT_RIGHT N_BITS_ALU_MODULE:ALU\|N_BITS_LOGIC_SHIFT_RIGHT:LSR " "Elaborating entity \"N_BITS_LOGIC_SHIFT_RIGHT\" for hierarchy \"N_BITS_ALU_MODULE:ALU\|N_BITS_LOGIC_SHIFT_RIGHT:LSR\"" {  } { { "N_BITS_ALU_MODULE.sv" "LSR" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/N_BITS_ALU_MODULE.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559960760744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_INPUTS_OR N_BITS_ALU_MODULE:ALU\|N_INPUTS_OR:ZERO " "Elaborating entity \"N_INPUTS_OR\" for hierarchy \"N_BITS_ALU_MODULE:ALU\|N_INPUTS_OR:ZERO\"" {  } { { "N_BITS_ALU_MODULE.sv" "ZERO" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/N_BITS_ALU_MODULE.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559960770121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMORY_MODULE MEMORY_MODULE:DataMemory " "Elaborating entity \"MEMORY_MODULE\" for hierarchy \"MEMORY_MODULE:DataMemory\"" {  } { { "Processorwork.sv" "DataMemory" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/Processorwork.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559960770315 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REGISTER_FILE_MODULE:RegisterFile\|REGISTER_MODULE:R15\|MEMORY\[1\] " "LATCH primitive \"REGISTER_FILE_MODULE:RegisterFile\|REGISTER_MODULE:R15\|MEMORY\[1\]\" is permanently enabled" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1559960776746 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REGISTER_FILE_MODULE:RegisterFile\|REGISTER_MODULE:R15\|MEMORY\[2\] " "LATCH primitive \"REGISTER_FILE_MODULE:RegisterFile\|REGISTER_MODULE:R15\|MEMORY\[2\]\" is permanently enabled" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1559960776746 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REGISTER_FILE_MODULE:RegisterFile\|REGISTER_MODULE:R15\|MEMORY\[3\] " "LATCH primitive \"REGISTER_FILE_MODULE:RegisterFile\|REGISTER_MODULE:R15\|MEMORY\[3\]\" is permanently enabled" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1559960776747 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REGISTER_FILE_MODULE:RegisterFile\|REGISTER_MODULE:R15\|MEMORY\[4\] " "LATCH primitive \"REGISTER_FILE_MODULE:RegisterFile\|REGISTER_MODULE:R15\|MEMORY\[4\]\" is permanently enabled" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1559960776747 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REGISTER_FILE_MODULE:RegisterFile\|REGISTER_MODULE:R15\|MEMORY\[5\] " "LATCH primitive \"REGISTER_FILE_MODULE:RegisterFile\|REGISTER_MODULE:R15\|MEMORY\[5\]\" is permanently enabled" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1559960776747 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REGISTER_FILE_MODULE:RegisterFile\|REGISTER_MODULE:R15\|MEMORY\[6\] " "LATCH primitive \"REGISTER_FILE_MODULE:RegisterFile\|REGISTER_MODULE:R15\|MEMORY\[6\]\" is permanently enabled" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1559960776747 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REGISTER_FILE_MODULE:RegisterFile\|REGISTER_MODULE:R15\|MEMORY\[7\] " "LATCH primitive \"REGISTER_FILE_MODULE:RegisterFile\|REGISTER_MODULE:R15\|MEMORY\[7\]\" is permanently enabled" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1559960776747 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REGISTER_FILE_MODULE:RegisterFile\|REGISTER_MODULE:R15\|MEMORY\[8\] " "LATCH primitive \"REGISTER_FILE_MODULE:RegisterFile\|REGISTER_MODULE:R15\|MEMORY\[8\]\" is permanently enabled" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1559960776747 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REGISTER_FILE_MODULE:RegisterFile\|REGISTER_MODULE:R15\|MEMORY\[9\] " "LATCH primitive \"REGISTER_FILE_MODULE:RegisterFile\|REGISTER_MODULE:R15\|MEMORY\[9\]\" is permanently enabled" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1559960776747 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REGISTER_FILE_MODULE:RegisterFile\|REGISTER_MODULE:R15\|MEMORY\[10\] " "LATCH primitive \"REGISTER_FILE_MODULE:RegisterFile\|REGISTER_MODULE:R15\|MEMORY\[10\]\" is permanently enabled" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1559960776747 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REGISTER_FILE_MODULE:RegisterFile\|REGISTER_MODULE:R15\|MEMORY\[11\] " "LATCH primitive \"REGISTER_FILE_MODULE:RegisterFile\|REGISTER_MODULE:R15\|MEMORY\[11\]\" is permanently enabled" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1559960776748 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REGISTER_FILE_MODULE:RegisterFile\|REGISTER_MODULE:R15\|MEMORY\[12\] " "LATCH primitive \"REGISTER_FILE_MODULE:RegisterFile\|REGISTER_MODULE:R15\|MEMORY\[12\]\" is permanently enabled" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1559960776748 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REGISTER_FILE_MODULE:RegisterFile\|REGISTER_MODULE:R15\|MEMORY\[13\] " "LATCH primitive \"REGISTER_FILE_MODULE:RegisterFile\|REGISTER_MODULE:R15\|MEMORY\[13\]\" is permanently enabled" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1559960776748 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REGISTER_FILE_MODULE:RegisterFile\|REGISTER_MODULE:R15\|MEMORY\[14\] " "LATCH primitive \"REGISTER_FILE_MODULE:RegisterFile\|REGISTER_MODULE:R15\|MEMORY\[14\]\" is permanently enabled" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1559960776748 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REGISTER_FILE_MODULE:RegisterFile\|REGISTER_MODULE:R15\|MEMORY\[15\] " "LATCH primitive \"REGISTER_FILE_MODULE:RegisterFile\|REGISTER_MODULE:R15\|MEMORY\[15\]\" is permanently enabled" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1559960776748 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REGISTER_FILE_MODULE:RegisterFile\|REGISTER_MODULE:R15\|MEMORY\[16\] " "LATCH primitive \"REGISTER_FILE_MODULE:RegisterFile\|REGISTER_MODULE:R15\|MEMORY\[16\]\" is permanently enabled" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1559960776748 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REGISTER_FILE_MODULE:RegisterFile\|REGISTER_MODULE:R15\|MEMORY\[17\] " "LATCH primitive \"REGISTER_FILE_MODULE:RegisterFile\|REGISTER_MODULE:R15\|MEMORY\[17\]\" is permanently enabled" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1559960776748 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REGISTER_FILE_MODULE:RegisterFile\|REGISTER_MODULE:R15\|MEMORY\[18\] " "LATCH primitive \"REGISTER_FILE_MODULE:RegisterFile\|REGISTER_MODULE:R15\|MEMORY\[18\]\" is permanently enabled" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1559960776748 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REGISTER_FILE_MODULE:RegisterFile\|REGISTER_MODULE:R15\|MEMORY\[19\] " "LATCH primitive \"REGISTER_FILE_MODULE:RegisterFile\|REGISTER_MODULE:R15\|MEMORY\[19\]\" is permanently enabled" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1559960776748 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REGISTER_FILE_MODULE:RegisterFile\|REGISTER_MODULE:R15\|MEMORY\[20\] " "LATCH primitive \"REGISTER_FILE_MODULE:RegisterFile\|REGISTER_MODULE:R15\|MEMORY\[20\]\" is permanently enabled" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1559960776749 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REGISTER_FILE_MODULE:RegisterFile\|REGISTER_MODULE:R15\|MEMORY\[21\] " "LATCH primitive \"REGISTER_FILE_MODULE:RegisterFile\|REGISTER_MODULE:R15\|MEMORY\[21\]\" is permanently enabled" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1559960776749 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REGISTER_FILE_MODULE:RegisterFile\|REGISTER_MODULE:R15\|MEMORY\[22\] " "LATCH primitive \"REGISTER_FILE_MODULE:RegisterFile\|REGISTER_MODULE:R15\|MEMORY\[22\]\" is permanently enabled" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1559960776749 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REGISTER_FILE_MODULE:RegisterFile\|REGISTER_MODULE:R15\|MEMORY\[23\] " "LATCH primitive \"REGISTER_FILE_MODULE:RegisterFile\|REGISTER_MODULE:R15\|MEMORY\[23\]\" is permanently enabled" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1559960776749 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REGISTER_FILE_MODULE:RegisterFile\|REGISTER_MODULE:R15\|MEMORY\[24\] " "LATCH primitive \"REGISTER_FILE_MODULE:RegisterFile\|REGISTER_MODULE:R15\|MEMORY\[24\]\" is permanently enabled" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1559960776749 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REGISTER_FILE_MODULE:RegisterFile\|REGISTER_MODULE:R15\|MEMORY\[25\] " "LATCH primitive \"REGISTER_FILE_MODULE:RegisterFile\|REGISTER_MODULE:R15\|MEMORY\[25\]\" is permanently enabled" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1559960776749 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REGISTER_FILE_MODULE:RegisterFile\|REGISTER_MODULE:R15\|MEMORY\[26\] " "LATCH primitive \"REGISTER_FILE_MODULE:RegisterFile\|REGISTER_MODULE:R15\|MEMORY\[26\]\" is permanently enabled" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1559960776749 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REGISTER_FILE_MODULE:RegisterFile\|REGISTER_MODULE:R15\|MEMORY\[27\] " "LATCH primitive \"REGISTER_FILE_MODULE:RegisterFile\|REGISTER_MODULE:R15\|MEMORY\[27\]\" is permanently enabled" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1559960776749 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REGISTER_FILE_MODULE:RegisterFile\|REGISTER_MODULE:R15\|MEMORY\[28\] " "LATCH primitive \"REGISTER_FILE_MODULE:RegisterFile\|REGISTER_MODULE:R15\|MEMORY\[28\]\" is permanently enabled" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1559960776750 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REGISTER_FILE_MODULE:RegisterFile\|REGISTER_MODULE:R15\|MEMORY\[29\] " "LATCH primitive \"REGISTER_FILE_MODULE:RegisterFile\|REGISTER_MODULE:R15\|MEMORY\[29\]\" is permanently enabled" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1559960776750 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REGISTER_FILE_MODULE:RegisterFile\|REGISTER_MODULE:R15\|MEMORY\[30\] " "LATCH primitive \"REGISTER_FILE_MODULE:RegisterFile\|REGISTER_MODULE:R15\|MEMORY\[30\]\" is permanently enabled" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1559960776750 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REGISTER_FILE_MODULE:RegisterFile\|REGISTER_MODULE:R15\|MEMORY\[31\] " "LATCH primitive \"REGISTER_FILE_MODULE:RegisterFile\|REGISTER_MODULE:R15\|MEMORY\[31\]\" is permanently enabled" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1559960776750 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REGISTER_FILE_MODULE:RegisterFile\|REGISTER_MODULE:R15\|MEMORY\[0\] " "LATCH primitive \"REGISTER_FILE_MODULE:RegisterFile\|REGISTER_MODULE:R15\|MEMORY\[0\]\" is permanently enabled" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1559960776750 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1559960778326 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEMORY_MODULE:DataMemory\|MEMORY~1 MEMORY_MODULE:DataMemory\|MEMORY~0 " "Duplicate LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~1\" merged with LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~0\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778447 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEMORY_MODULE:DataMemory\|MEMORY~2 MEMORY_MODULE:DataMemory\|MEMORY~0 " "Duplicate LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~2\" merged with LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~0\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778447 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEMORY_MODULE:DataMemory\|MEMORY~3 MEMORY_MODULE:DataMemory\|MEMORY~0 " "Duplicate LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~3\" merged with LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~0\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778447 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEMORY_MODULE:DataMemory\|MEMORY~4 MEMORY_MODULE:DataMemory\|MEMORY~0 " "Duplicate LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~4\" merged with LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~0\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778447 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEMORY_MODULE:DataMemory\|MEMORY~5 MEMORY_MODULE:DataMemory\|MEMORY~0 " "Duplicate LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~5\" merged with LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~0\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778447 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEMORY_MODULE:DataMemory\|MEMORY~6 MEMORY_MODULE:DataMemory\|MEMORY~0 " "Duplicate LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~6\" merged with LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~0\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778447 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEMORY_MODULE:DataMemory\|MEMORY~7 MEMORY_MODULE:DataMemory\|MEMORY~0 " "Duplicate LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~7\" merged with LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~0\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778447 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEMORY_MODULE:DataMemory\|MEMORY~8 MEMORY_MODULE:DataMemory\|MEMORY~0 " "Duplicate LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~8\" merged with LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~0\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778447 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEMORY_MODULE:DataMemory\|MEMORY~9 MEMORY_MODULE:DataMemory\|MEMORY~0 " "Duplicate LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~9\" merged with LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~0\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778447 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEMORY_MODULE:DataMemory\|MEMORY~10 MEMORY_MODULE:DataMemory\|MEMORY~0 " "Duplicate LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~10\" merged with LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~0\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778447 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEMORY_MODULE:DataMemory\|MEMORY~11 MEMORY_MODULE:DataMemory\|MEMORY~0 " "Duplicate LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~11\" merged with LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~0\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778447 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEMORY_MODULE:DataMemory\|MEMORY~12 MEMORY_MODULE:DataMemory\|MEMORY~0 " "Duplicate LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~12\" merged with LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~0\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778447 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEMORY_MODULE:DataMemory\|MEMORY~13 MEMORY_MODULE:DataMemory\|MEMORY~0 " "Duplicate LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~13\" merged with LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~0\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778447 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEMORY_MODULE:DataMemory\|MEMORY~14 MEMORY_MODULE:DataMemory\|MEMORY~0 " "Duplicate LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~14\" merged with LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~0\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778447 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEMORY_MODULE:DataMemory\|MEMORY~15 MEMORY_MODULE:DataMemory\|MEMORY~0 " "Duplicate LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~15\" merged with LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~0\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778447 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEMORY_MODULE:DataMemory\|MEMORY~16 MEMORY_MODULE:DataMemory\|MEMORY~0 " "Duplicate LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~16\" merged with LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~0\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778447 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEMORY_MODULE:DataMemory\|MEMORY~17 MEMORY_MODULE:DataMemory\|MEMORY~0 " "Duplicate LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~17\" merged with LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~0\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778447 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEMORY_MODULE:DataMemory\|MEMORY~18 MEMORY_MODULE:DataMemory\|MEMORY~0 " "Duplicate LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~18\" merged with LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~0\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778447 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEMORY_MODULE:DataMemory\|MEMORY~19 MEMORY_MODULE:DataMemory\|MEMORY~0 " "Duplicate LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~19\" merged with LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~0\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778447 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEMORY_MODULE:DataMemory\|MEMORY~20 MEMORY_MODULE:DataMemory\|MEMORY~0 " "Duplicate LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~20\" merged with LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~0\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778447 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEMORY_MODULE:DataMemory\|MEMORY~21 MEMORY_MODULE:DataMemory\|MEMORY~0 " "Duplicate LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~21\" merged with LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~0\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778447 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEMORY_MODULE:DataMemory\|MEMORY~22 MEMORY_MODULE:DataMemory\|MEMORY~0 " "Duplicate LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~22\" merged with LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~0\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778447 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEMORY_MODULE:DataMemory\|MEMORY~23 MEMORY_MODULE:DataMemory\|MEMORY~0 " "Duplicate LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~23\" merged with LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~0\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778447 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEMORY_MODULE:DataMemory\|MEMORY~24 MEMORY_MODULE:DataMemory\|MEMORY~0 " "Duplicate LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~24\" merged with LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~0\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778447 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEMORY_MODULE:DataMemory\|MEMORY~25 MEMORY_MODULE:DataMemory\|MEMORY~0 " "Duplicate LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~25\" merged with LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~0\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778447 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEMORY_MODULE:DataMemory\|MEMORY~26 MEMORY_MODULE:DataMemory\|MEMORY~0 " "Duplicate LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~26\" merged with LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~0\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778447 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEMORY_MODULE:DataMemory\|MEMORY~27 MEMORY_MODULE:DataMemory\|MEMORY~0 " "Duplicate LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~27\" merged with LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~0\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778447 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEMORY_MODULE:DataMemory\|MEMORY~28 MEMORY_MODULE:DataMemory\|MEMORY~0 " "Duplicate LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~28\" merged with LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~0\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778447 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEMORY_MODULE:DataMemory\|MEMORY~29 MEMORY_MODULE:DataMemory\|MEMORY~0 " "Duplicate LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~29\" merged with LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~0\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778447 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEMORY_MODULE:DataMemory\|MEMORY~30 MEMORY_MODULE:DataMemory\|MEMORY~0 " "Duplicate LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~30\" merged with LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~0\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778447 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEMORY_MODULE:DataMemory\|MEMORY~31 MEMORY_MODULE:DataMemory\|MEMORY~0 " "Duplicate LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~31\" merged with LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~0\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778447 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEMORY_MODULE:DataMemory\|MEMORY~33 MEMORY_MODULE:DataMemory\|MEMORY~32 " "Duplicate LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~33\" merged with LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~32\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778447 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEMORY_MODULE:DataMemory\|MEMORY~34 MEMORY_MODULE:DataMemory\|MEMORY~32 " "Duplicate LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~34\" merged with LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~32\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778447 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEMORY_MODULE:DataMemory\|MEMORY~35 MEMORY_MODULE:DataMemory\|MEMORY~32 " "Duplicate LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~35\" merged with LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~32\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778447 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEMORY_MODULE:DataMemory\|MEMORY~36 MEMORY_MODULE:DataMemory\|MEMORY~32 " "Duplicate LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~36\" merged with LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~32\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778447 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEMORY_MODULE:DataMemory\|MEMORY~37 MEMORY_MODULE:DataMemory\|MEMORY~32 " "Duplicate LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~37\" merged with LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~32\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778447 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEMORY_MODULE:DataMemory\|MEMORY~38 MEMORY_MODULE:DataMemory\|MEMORY~32 " "Duplicate LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~38\" merged with LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~32\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778447 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEMORY_MODULE:DataMemory\|MEMORY~39 MEMORY_MODULE:DataMemory\|MEMORY~32 " "Duplicate LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~39\" merged with LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~32\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778447 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEMORY_MODULE:DataMemory\|MEMORY~40 MEMORY_MODULE:DataMemory\|MEMORY~32 " "Duplicate LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~40\" merged with LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~32\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778447 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEMORY_MODULE:DataMemory\|MEMORY~41 MEMORY_MODULE:DataMemory\|MEMORY~32 " "Duplicate LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~41\" merged with LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~32\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778447 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEMORY_MODULE:DataMemory\|MEMORY~42 MEMORY_MODULE:DataMemory\|MEMORY~32 " "Duplicate LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~42\" merged with LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~32\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778447 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEMORY_MODULE:DataMemory\|MEMORY~43 MEMORY_MODULE:DataMemory\|MEMORY~32 " "Duplicate LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~43\" merged with LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~32\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778447 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEMORY_MODULE:DataMemory\|MEMORY~44 MEMORY_MODULE:DataMemory\|MEMORY~32 " "Duplicate LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~44\" merged with LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~32\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778447 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEMORY_MODULE:DataMemory\|MEMORY~45 MEMORY_MODULE:DataMemory\|MEMORY~32 " "Duplicate LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~45\" merged with LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~32\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778447 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEMORY_MODULE:DataMemory\|MEMORY~46 MEMORY_MODULE:DataMemory\|MEMORY~32 " "Duplicate LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~46\" merged with LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~32\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778447 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEMORY_MODULE:DataMemory\|MEMORY~47 MEMORY_MODULE:DataMemory\|MEMORY~32 " "Duplicate LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~47\" merged with LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~32\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778447 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEMORY_MODULE:DataMemory\|MEMORY~48 MEMORY_MODULE:DataMemory\|MEMORY~32 " "Duplicate LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~48\" merged with LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~32\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778447 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEMORY_MODULE:DataMemory\|MEMORY~49 MEMORY_MODULE:DataMemory\|MEMORY~32 " "Duplicate LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~49\" merged with LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~32\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778447 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEMORY_MODULE:DataMemory\|MEMORY~50 MEMORY_MODULE:DataMemory\|MEMORY~32 " "Duplicate LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~50\" merged with LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~32\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778447 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEMORY_MODULE:DataMemory\|MEMORY~51 MEMORY_MODULE:DataMemory\|MEMORY~32 " "Duplicate LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~51\" merged with LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~32\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778447 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEMORY_MODULE:DataMemory\|MEMORY~52 MEMORY_MODULE:DataMemory\|MEMORY~32 " "Duplicate LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~52\" merged with LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~32\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778447 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEMORY_MODULE:DataMemory\|MEMORY~53 MEMORY_MODULE:DataMemory\|MEMORY~32 " "Duplicate LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~53\" merged with LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~32\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778447 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEMORY_MODULE:DataMemory\|MEMORY~54 MEMORY_MODULE:DataMemory\|MEMORY~32 " "Duplicate LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~54\" merged with LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~32\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778447 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEMORY_MODULE:DataMemory\|MEMORY~55 MEMORY_MODULE:DataMemory\|MEMORY~32 " "Duplicate LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~55\" merged with LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~32\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778447 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEMORY_MODULE:DataMemory\|MEMORY~56 MEMORY_MODULE:DataMemory\|MEMORY~32 " "Duplicate LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~56\" merged with LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~32\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778447 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEMORY_MODULE:DataMemory\|MEMORY~57 MEMORY_MODULE:DataMemory\|MEMORY~32 " "Duplicate LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~57\" merged with LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~32\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778447 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEMORY_MODULE:DataMemory\|MEMORY~58 MEMORY_MODULE:DataMemory\|MEMORY~32 " "Duplicate LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~58\" merged with LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~32\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778447 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEMORY_MODULE:DataMemory\|MEMORY~59 MEMORY_MODULE:DataMemory\|MEMORY~32 " "Duplicate LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~59\" merged with LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~32\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778447 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEMORY_MODULE:DataMemory\|MEMORY~60 MEMORY_MODULE:DataMemory\|MEMORY~32 " "Duplicate LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~60\" merged with LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~32\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778447 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEMORY_MODULE:DataMemory\|MEMORY~61 MEMORY_MODULE:DataMemory\|MEMORY~32 " "Duplicate LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~61\" merged with LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~32\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778447 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEMORY_MODULE:DataMemory\|MEMORY~62 MEMORY_MODULE:DataMemory\|MEMORY~32 " "Duplicate LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~62\" merged with LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~32\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778447 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEMORY_MODULE:DataMemory\|MEMORY~63 MEMORY_MODULE:DataMemory\|MEMORY~32 " "Duplicate LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~63\" merged with LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~32\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778447 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1559960778447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_MODULE:RegistroCLK\|MEMORY\[0\] " "Latch REGISTER_MODULE:RegistroCLK\|MEMORY\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "Processorwork.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/Processorwork.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559960778463 ""}  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559960778463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_MODULE:RegistroCLK\|MEMORY\[1\] " "Latch REGISTER_MODULE:RegistroCLK\|MEMORY\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "Processorwork.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/Processorwork.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559960778464 ""}  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559960778464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_MODULE:RegistroCLK\|MEMORY\[2\] " "Latch REGISTER_MODULE:RegistroCLK\|MEMORY\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "Processorwork.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/Processorwork.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559960778464 ""}  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559960778464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_MODULE:RegistroCLK\|MEMORY\[3\] " "Latch REGISTER_MODULE:RegistroCLK\|MEMORY\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "Processorwork.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/Processorwork.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559960778464 ""}  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559960778464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_MODULE:RegistroCLK\|MEMORY\[4\] " "Latch REGISTER_MODULE:RegistroCLK\|MEMORY\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "Processorwork.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/Processorwork.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559960778464 ""}  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559960778464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_MODULE:RegistroCLK\|MEMORY\[5\] " "Latch REGISTER_MODULE:RegistroCLK\|MEMORY\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "Processorwork.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/Processorwork.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559960778464 ""}  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559960778464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_MODULE:RegistroCLK\|MEMORY\[6\] " "Latch REGISTER_MODULE:RegistroCLK\|MEMORY\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "Processorwork.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/Processorwork.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559960778464 ""}  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559960778464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_MODULE:RegistroCLK\|MEMORY\[7\] " "Latch REGISTER_MODULE:RegistroCLK\|MEMORY\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "Processorwork.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/Processorwork.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559960778464 ""}  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559960778464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_MODULE:RegistroCLK\|MEMORY\[8\] " "Latch REGISTER_MODULE:RegistroCLK\|MEMORY\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "Processorwork.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/Processorwork.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559960778465 ""}  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559960778465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_MODULE:RegistroCLK\|MEMORY\[9\] " "Latch REGISTER_MODULE:RegistroCLK\|MEMORY\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "Processorwork.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/Processorwork.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559960778465 ""}  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559960778465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_MODULE:RegistroCLK\|MEMORY\[10\] " "Latch REGISTER_MODULE:RegistroCLK\|MEMORY\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "Processorwork.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/Processorwork.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559960778465 ""}  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559960778465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_MODULE:RegistroCLK\|MEMORY\[11\] " "Latch REGISTER_MODULE:RegistroCLK\|MEMORY\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "Processorwork.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/Processorwork.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559960778465 ""}  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559960778465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_MODULE:RegistroCLK\|MEMORY\[12\] " "Latch REGISTER_MODULE:RegistroCLK\|MEMORY\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "Processorwork.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/Processorwork.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559960778465 ""}  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559960778465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_MODULE:RegistroCLK\|MEMORY\[13\] " "Latch REGISTER_MODULE:RegistroCLK\|MEMORY\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "Processorwork.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/Processorwork.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559960778465 ""}  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559960778465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_MODULE:RegistroCLK\|MEMORY\[14\] " "Latch REGISTER_MODULE:RegistroCLK\|MEMORY\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "Processorwork.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/Processorwork.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559960778465 ""}  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559960778465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_MODULE:RegistroCLK\|MEMORY\[15\] " "Latch REGISTER_MODULE:RegistroCLK\|MEMORY\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "Processorwork.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/Processorwork.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559960778465 ""}  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559960778465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_MODULE:RegistroCLK\|MEMORY\[16\] " "Latch REGISTER_MODULE:RegistroCLK\|MEMORY\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "Processorwork.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/Processorwork.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559960778465 ""}  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559960778465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_MODULE:RegistroCLK\|MEMORY\[17\] " "Latch REGISTER_MODULE:RegistroCLK\|MEMORY\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "Processorwork.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/Processorwork.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559960778466 ""}  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559960778466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_MODULE:RegistroCLK\|MEMORY\[18\] " "Latch REGISTER_MODULE:RegistroCLK\|MEMORY\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "Processorwork.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/Processorwork.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559960778466 ""}  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559960778466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_MODULE:RegistroCLK\|MEMORY\[19\] " "Latch REGISTER_MODULE:RegistroCLK\|MEMORY\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "Processorwork.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/Processorwork.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559960778466 ""}  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559960778466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_MODULE:RegistroCLK\|MEMORY\[20\] " "Latch REGISTER_MODULE:RegistroCLK\|MEMORY\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "Processorwork.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/Processorwork.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559960778466 ""}  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559960778466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_MODULE:RegistroCLK\|MEMORY\[21\] " "Latch REGISTER_MODULE:RegistroCLK\|MEMORY\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "Processorwork.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/Processorwork.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559960778466 ""}  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559960778466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_MODULE:RegistroCLK\|MEMORY\[22\] " "Latch REGISTER_MODULE:RegistroCLK\|MEMORY\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "Processorwork.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/Processorwork.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559960778466 ""}  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559960778466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_MODULE:RegistroCLK\|MEMORY\[23\] " "Latch REGISTER_MODULE:RegistroCLK\|MEMORY\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "Processorwork.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/Processorwork.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559960778466 ""}  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559960778466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_MODULE:RegistroCLK\|MEMORY\[24\] " "Latch REGISTER_MODULE:RegistroCLK\|MEMORY\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "Processorwork.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/Processorwork.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559960778466 ""}  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559960778466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_MODULE:RegistroCLK\|MEMORY\[25\] " "Latch REGISTER_MODULE:RegistroCLK\|MEMORY\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "Processorwork.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/Processorwork.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559960778467 ""}  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559960778467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_MODULE:RegistroCLK\|MEMORY\[26\] " "Latch REGISTER_MODULE:RegistroCLK\|MEMORY\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "Processorwork.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/Processorwork.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559960778467 ""}  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559960778467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_MODULE:RegistroCLK\|MEMORY\[27\] " "Latch REGISTER_MODULE:RegistroCLK\|MEMORY\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "Processorwork.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/Processorwork.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559960778467 ""}  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559960778467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_MODULE:RegistroCLK\|MEMORY\[28\] " "Latch REGISTER_MODULE:RegistroCLK\|MEMORY\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "Processorwork.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/Processorwork.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559960778467 ""}  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559960778467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_MODULE:RegistroCLK\|MEMORY\[29\] " "Latch REGISTER_MODULE:RegistroCLK\|MEMORY\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "Processorwork.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/Processorwork.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559960778467 ""}  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559960778467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_MODULE:RegistroCLK\|MEMORY\[30\] " "Latch REGISTER_MODULE:RegistroCLK\|MEMORY\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "Processorwork.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/Processorwork.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559960778467 ""}  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559960778467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_MODULE:RegistroCLK\|MEMORY\[31\] " "Latch REGISTER_MODULE:RegistroCLK\|MEMORY\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "Processorwork.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/Processorwork.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559960778467 ""}  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559960778467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEMORY_MODULE:DataMemory\|MEMORY~32 " "Latch MEMORY_MODULE:DataMemory\|MEMORY~32 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RST " "Ports D and ENA on the latch are fed by the same signal RST" {  } { { "Processorwork.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/Processorwork.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559960778468 ""}  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559960778468 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMORY_MODULE:DataMemory\|OUT_DATA\[0\] MEMORY_MODULE:DataMemory\|OUT_DATA\[0\]~_emulated MEMORY_MODULE:DataMemory\|OUT_DATA\[0\]~1 " "Register \"MEMORY_MODULE:DataMemory\|OUT_DATA\[0\]\" is converted into an equivalent circuit using register \"MEMORY_MODULE:DataMemory\|OUT_DATA\[0\]~_emulated\" and latch \"MEMORY_MODULE:DataMemory\|OUT_DATA\[0\]~1\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1559960778471 "|Processorwork|MEMORY_MODULE:DataMemory|OUT_DATA[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMORY_MODULE:DataMemory\|OUT_DATA\[1\] MEMORY_MODULE:DataMemory\|OUT_DATA\[1\]~_emulated MEMORY_MODULE:DataMemory\|OUT_DATA\[1\]~5 " "Register \"MEMORY_MODULE:DataMemory\|OUT_DATA\[1\]\" is converted into an equivalent circuit using register \"MEMORY_MODULE:DataMemory\|OUT_DATA\[1\]~_emulated\" and latch \"MEMORY_MODULE:DataMemory\|OUT_DATA\[1\]~5\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1559960778471 "|Processorwork|MEMORY_MODULE:DataMemory|OUT_DATA[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMORY_MODULE:DataMemory\|OUT_DATA\[2\] MEMORY_MODULE:DataMemory\|OUT_DATA\[2\]~_emulated MEMORY_MODULE:DataMemory\|OUT_DATA\[2\]~9 " "Register \"MEMORY_MODULE:DataMemory\|OUT_DATA\[2\]\" is converted into an equivalent circuit using register \"MEMORY_MODULE:DataMemory\|OUT_DATA\[2\]~_emulated\" and latch \"MEMORY_MODULE:DataMemory\|OUT_DATA\[2\]~9\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1559960778471 "|Processorwork|MEMORY_MODULE:DataMemory|OUT_DATA[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMORY_MODULE:DataMemory\|OUT_DATA\[3\] MEMORY_MODULE:DataMemory\|OUT_DATA\[3\]~_emulated MEMORY_MODULE:DataMemory\|OUT_DATA\[3\]~13 " "Register \"MEMORY_MODULE:DataMemory\|OUT_DATA\[3\]\" is converted into an equivalent circuit using register \"MEMORY_MODULE:DataMemory\|OUT_DATA\[3\]~_emulated\" and latch \"MEMORY_MODULE:DataMemory\|OUT_DATA\[3\]~13\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1559960778471 "|Processorwork|MEMORY_MODULE:DataMemory|OUT_DATA[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMORY_MODULE:DataMemory\|OUT_DATA\[4\] MEMORY_MODULE:DataMemory\|OUT_DATA\[4\]~_emulated MEMORY_MODULE:DataMemory\|OUT_DATA\[4\]~17 " "Register \"MEMORY_MODULE:DataMemory\|OUT_DATA\[4\]\" is converted into an equivalent circuit using register \"MEMORY_MODULE:DataMemory\|OUT_DATA\[4\]~_emulated\" and latch \"MEMORY_MODULE:DataMemory\|OUT_DATA\[4\]~17\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1559960778471 "|Processorwork|MEMORY_MODULE:DataMemory|OUT_DATA[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMORY_MODULE:DataMemory\|OUT_DATA\[5\] MEMORY_MODULE:DataMemory\|OUT_DATA\[5\]~_emulated MEMORY_MODULE:DataMemory\|OUT_DATA\[5\]~21 " "Register \"MEMORY_MODULE:DataMemory\|OUT_DATA\[5\]\" is converted into an equivalent circuit using register \"MEMORY_MODULE:DataMemory\|OUT_DATA\[5\]~_emulated\" and latch \"MEMORY_MODULE:DataMemory\|OUT_DATA\[5\]~21\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1559960778471 "|Processorwork|MEMORY_MODULE:DataMemory|OUT_DATA[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMORY_MODULE:DataMemory\|OUT_DATA\[6\] MEMORY_MODULE:DataMemory\|OUT_DATA\[6\]~_emulated MEMORY_MODULE:DataMemory\|OUT_DATA\[6\]~25 " "Register \"MEMORY_MODULE:DataMemory\|OUT_DATA\[6\]\" is converted into an equivalent circuit using register \"MEMORY_MODULE:DataMemory\|OUT_DATA\[6\]~_emulated\" and latch \"MEMORY_MODULE:DataMemory\|OUT_DATA\[6\]~25\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1559960778471 "|Processorwork|MEMORY_MODULE:DataMemory|OUT_DATA[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMORY_MODULE:DataMemory\|OUT_DATA\[7\] MEMORY_MODULE:DataMemory\|OUT_DATA\[7\]~_emulated MEMORY_MODULE:DataMemory\|OUT_DATA\[7\]~29 " "Register \"MEMORY_MODULE:DataMemory\|OUT_DATA\[7\]\" is converted into an equivalent circuit using register \"MEMORY_MODULE:DataMemory\|OUT_DATA\[7\]~_emulated\" and latch \"MEMORY_MODULE:DataMemory\|OUT_DATA\[7\]~29\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1559960778471 "|Processorwork|MEMORY_MODULE:DataMemory|OUT_DATA[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMORY_MODULE:DataMemory\|OUT_DATA\[8\] MEMORY_MODULE:DataMemory\|OUT_DATA\[8\]~_emulated MEMORY_MODULE:DataMemory\|OUT_DATA\[8\]~33 " "Register \"MEMORY_MODULE:DataMemory\|OUT_DATA\[8\]\" is converted into an equivalent circuit using register \"MEMORY_MODULE:DataMemory\|OUT_DATA\[8\]~_emulated\" and latch \"MEMORY_MODULE:DataMemory\|OUT_DATA\[8\]~33\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1559960778471 "|Processorwork|MEMORY_MODULE:DataMemory|OUT_DATA[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMORY_MODULE:DataMemory\|OUT_DATA\[9\] MEMORY_MODULE:DataMemory\|OUT_DATA\[9\]~_emulated MEMORY_MODULE:DataMemory\|OUT_DATA\[9\]~37 " "Register \"MEMORY_MODULE:DataMemory\|OUT_DATA\[9\]\" is converted into an equivalent circuit using register \"MEMORY_MODULE:DataMemory\|OUT_DATA\[9\]~_emulated\" and latch \"MEMORY_MODULE:DataMemory\|OUT_DATA\[9\]~37\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1559960778471 "|Processorwork|MEMORY_MODULE:DataMemory|OUT_DATA[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMORY_MODULE:DataMemory\|OUT_DATA\[10\] MEMORY_MODULE:DataMemory\|OUT_DATA\[10\]~_emulated MEMORY_MODULE:DataMemory\|OUT_DATA\[10\]~41 " "Register \"MEMORY_MODULE:DataMemory\|OUT_DATA\[10\]\" is converted into an equivalent circuit using register \"MEMORY_MODULE:DataMemory\|OUT_DATA\[10\]~_emulated\" and latch \"MEMORY_MODULE:DataMemory\|OUT_DATA\[10\]~41\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1559960778471 "|Processorwork|MEMORY_MODULE:DataMemory|OUT_DATA[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMORY_MODULE:DataMemory\|OUT_DATA\[11\] MEMORY_MODULE:DataMemory\|OUT_DATA\[11\]~_emulated MEMORY_MODULE:DataMemory\|OUT_DATA\[11\]~45 " "Register \"MEMORY_MODULE:DataMemory\|OUT_DATA\[11\]\" is converted into an equivalent circuit using register \"MEMORY_MODULE:DataMemory\|OUT_DATA\[11\]~_emulated\" and latch \"MEMORY_MODULE:DataMemory\|OUT_DATA\[11\]~45\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1559960778471 "|Processorwork|MEMORY_MODULE:DataMemory|OUT_DATA[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMORY_MODULE:DataMemory\|OUT_DATA\[12\] MEMORY_MODULE:DataMemory\|OUT_DATA\[12\]~_emulated MEMORY_MODULE:DataMemory\|OUT_DATA\[12\]~49 " "Register \"MEMORY_MODULE:DataMemory\|OUT_DATA\[12\]\" is converted into an equivalent circuit using register \"MEMORY_MODULE:DataMemory\|OUT_DATA\[12\]~_emulated\" and latch \"MEMORY_MODULE:DataMemory\|OUT_DATA\[12\]~49\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1559960778471 "|Processorwork|MEMORY_MODULE:DataMemory|OUT_DATA[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMORY_MODULE:DataMemory\|OUT_DATA\[13\] MEMORY_MODULE:DataMemory\|OUT_DATA\[13\]~_emulated MEMORY_MODULE:DataMemory\|OUT_DATA\[13\]~53 " "Register \"MEMORY_MODULE:DataMemory\|OUT_DATA\[13\]\" is converted into an equivalent circuit using register \"MEMORY_MODULE:DataMemory\|OUT_DATA\[13\]~_emulated\" and latch \"MEMORY_MODULE:DataMemory\|OUT_DATA\[13\]~53\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1559960778471 "|Processorwork|MEMORY_MODULE:DataMemory|OUT_DATA[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMORY_MODULE:DataMemory\|OUT_DATA\[14\] MEMORY_MODULE:DataMemory\|OUT_DATA\[14\]~_emulated MEMORY_MODULE:DataMemory\|OUT_DATA\[14\]~57 " "Register \"MEMORY_MODULE:DataMemory\|OUT_DATA\[14\]\" is converted into an equivalent circuit using register \"MEMORY_MODULE:DataMemory\|OUT_DATA\[14\]~_emulated\" and latch \"MEMORY_MODULE:DataMemory\|OUT_DATA\[14\]~57\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1559960778471 "|Processorwork|MEMORY_MODULE:DataMemory|OUT_DATA[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMORY_MODULE:DataMemory\|OUT_DATA\[15\] MEMORY_MODULE:DataMemory\|OUT_DATA\[15\]~_emulated MEMORY_MODULE:DataMemory\|OUT_DATA\[15\]~61 " "Register \"MEMORY_MODULE:DataMemory\|OUT_DATA\[15\]\" is converted into an equivalent circuit using register \"MEMORY_MODULE:DataMemory\|OUT_DATA\[15\]~_emulated\" and latch \"MEMORY_MODULE:DataMemory\|OUT_DATA\[15\]~61\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1559960778471 "|Processorwork|MEMORY_MODULE:DataMemory|OUT_DATA[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMORY_MODULE:DataMemory\|OUT_DATA\[16\] MEMORY_MODULE:DataMemory\|OUT_DATA\[16\]~_emulated MEMORY_MODULE:DataMemory\|OUT_DATA\[16\]~65 " "Register \"MEMORY_MODULE:DataMemory\|OUT_DATA\[16\]\" is converted into an equivalent circuit using register \"MEMORY_MODULE:DataMemory\|OUT_DATA\[16\]~_emulated\" and latch \"MEMORY_MODULE:DataMemory\|OUT_DATA\[16\]~65\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1559960778471 "|Processorwork|MEMORY_MODULE:DataMemory|OUT_DATA[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMORY_MODULE:DataMemory\|OUT_DATA\[17\] MEMORY_MODULE:DataMemory\|OUT_DATA\[17\]~_emulated MEMORY_MODULE:DataMemory\|OUT_DATA\[17\]~69 " "Register \"MEMORY_MODULE:DataMemory\|OUT_DATA\[17\]\" is converted into an equivalent circuit using register \"MEMORY_MODULE:DataMemory\|OUT_DATA\[17\]~_emulated\" and latch \"MEMORY_MODULE:DataMemory\|OUT_DATA\[17\]~69\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1559960778471 "|Processorwork|MEMORY_MODULE:DataMemory|OUT_DATA[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMORY_MODULE:DataMemory\|OUT_DATA\[18\] MEMORY_MODULE:DataMemory\|OUT_DATA\[18\]~_emulated MEMORY_MODULE:DataMemory\|OUT_DATA\[18\]~73 " "Register \"MEMORY_MODULE:DataMemory\|OUT_DATA\[18\]\" is converted into an equivalent circuit using register \"MEMORY_MODULE:DataMemory\|OUT_DATA\[18\]~_emulated\" and latch \"MEMORY_MODULE:DataMemory\|OUT_DATA\[18\]~73\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1559960778471 "|Processorwork|MEMORY_MODULE:DataMemory|OUT_DATA[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMORY_MODULE:DataMemory\|OUT_DATA\[19\] MEMORY_MODULE:DataMemory\|OUT_DATA\[19\]~_emulated MEMORY_MODULE:DataMemory\|OUT_DATA\[19\]~77 " "Register \"MEMORY_MODULE:DataMemory\|OUT_DATA\[19\]\" is converted into an equivalent circuit using register \"MEMORY_MODULE:DataMemory\|OUT_DATA\[19\]~_emulated\" and latch \"MEMORY_MODULE:DataMemory\|OUT_DATA\[19\]~77\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1559960778471 "|Processorwork|MEMORY_MODULE:DataMemory|OUT_DATA[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMORY_MODULE:DataMemory\|OUT_DATA\[20\] MEMORY_MODULE:DataMemory\|OUT_DATA\[20\]~_emulated MEMORY_MODULE:DataMemory\|OUT_DATA\[20\]~81 " "Register \"MEMORY_MODULE:DataMemory\|OUT_DATA\[20\]\" is converted into an equivalent circuit using register \"MEMORY_MODULE:DataMemory\|OUT_DATA\[20\]~_emulated\" and latch \"MEMORY_MODULE:DataMemory\|OUT_DATA\[20\]~81\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1559960778471 "|Processorwork|MEMORY_MODULE:DataMemory|OUT_DATA[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMORY_MODULE:DataMemory\|OUT_DATA\[21\] MEMORY_MODULE:DataMemory\|OUT_DATA\[21\]~_emulated MEMORY_MODULE:DataMemory\|OUT_DATA\[21\]~85 " "Register \"MEMORY_MODULE:DataMemory\|OUT_DATA\[21\]\" is converted into an equivalent circuit using register \"MEMORY_MODULE:DataMemory\|OUT_DATA\[21\]~_emulated\" and latch \"MEMORY_MODULE:DataMemory\|OUT_DATA\[21\]~85\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1559960778471 "|Processorwork|MEMORY_MODULE:DataMemory|OUT_DATA[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMORY_MODULE:DataMemory\|OUT_DATA\[22\] MEMORY_MODULE:DataMemory\|OUT_DATA\[22\]~_emulated MEMORY_MODULE:DataMemory\|OUT_DATA\[22\]~89 " "Register \"MEMORY_MODULE:DataMemory\|OUT_DATA\[22\]\" is converted into an equivalent circuit using register \"MEMORY_MODULE:DataMemory\|OUT_DATA\[22\]~_emulated\" and latch \"MEMORY_MODULE:DataMemory\|OUT_DATA\[22\]~89\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1559960778471 "|Processorwork|MEMORY_MODULE:DataMemory|OUT_DATA[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMORY_MODULE:DataMemory\|OUT_DATA\[23\] MEMORY_MODULE:DataMemory\|OUT_DATA\[23\]~_emulated MEMORY_MODULE:DataMemory\|OUT_DATA\[23\]~93 " "Register \"MEMORY_MODULE:DataMemory\|OUT_DATA\[23\]\" is converted into an equivalent circuit using register \"MEMORY_MODULE:DataMemory\|OUT_DATA\[23\]~_emulated\" and latch \"MEMORY_MODULE:DataMemory\|OUT_DATA\[23\]~93\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1559960778471 "|Processorwork|MEMORY_MODULE:DataMemory|OUT_DATA[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMORY_MODULE:DataMemory\|OUT_DATA\[24\] MEMORY_MODULE:DataMemory\|OUT_DATA\[24\]~_emulated MEMORY_MODULE:DataMemory\|OUT_DATA\[24\]~97 " "Register \"MEMORY_MODULE:DataMemory\|OUT_DATA\[24\]\" is converted into an equivalent circuit using register \"MEMORY_MODULE:DataMemory\|OUT_DATA\[24\]~_emulated\" and latch \"MEMORY_MODULE:DataMemory\|OUT_DATA\[24\]~97\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1559960778471 "|Processorwork|MEMORY_MODULE:DataMemory|OUT_DATA[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMORY_MODULE:DataMemory\|OUT_DATA\[25\] MEMORY_MODULE:DataMemory\|OUT_DATA\[25\]~_emulated MEMORY_MODULE:DataMemory\|OUT_DATA\[25\]~101 " "Register \"MEMORY_MODULE:DataMemory\|OUT_DATA\[25\]\" is converted into an equivalent circuit using register \"MEMORY_MODULE:DataMemory\|OUT_DATA\[25\]~_emulated\" and latch \"MEMORY_MODULE:DataMemory\|OUT_DATA\[25\]~101\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1559960778471 "|Processorwork|MEMORY_MODULE:DataMemory|OUT_DATA[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMORY_MODULE:DataMemory\|OUT_DATA\[26\] MEMORY_MODULE:DataMemory\|OUT_DATA\[26\]~_emulated MEMORY_MODULE:DataMemory\|OUT_DATA\[26\]~105 " "Register \"MEMORY_MODULE:DataMemory\|OUT_DATA\[26\]\" is converted into an equivalent circuit using register \"MEMORY_MODULE:DataMemory\|OUT_DATA\[26\]~_emulated\" and latch \"MEMORY_MODULE:DataMemory\|OUT_DATA\[26\]~105\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1559960778471 "|Processorwork|MEMORY_MODULE:DataMemory|OUT_DATA[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMORY_MODULE:DataMemory\|OUT_DATA\[27\] MEMORY_MODULE:DataMemory\|OUT_DATA\[27\]~_emulated MEMORY_MODULE:DataMemory\|OUT_DATA\[27\]~109 " "Register \"MEMORY_MODULE:DataMemory\|OUT_DATA\[27\]\" is converted into an equivalent circuit using register \"MEMORY_MODULE:DataMemory\|OUT_DATA\[27\]~_emulated\" and latch \"MEMORY_MODULE:DataMemory\|OUT_DATA\[27\]~109\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1559960778471 "|Processorwork|MEMORY_MODULE:DataMemory|OUT_DATA[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMORY_MODULE:DataMemory\|OUT_DATA\[28\] MEMORY_MODULE:DataMemory\|OUT_DATA\[28\]~_emulated MEMORY_MODULE:DataMemory\|OUT_DATA\[28\]~113 " "Register \"MEMORY_MODULE:DataMemory\|OUT_DATA\[28\]\" is converted into an equivalent circuit using register \"MEMORY_MODULE:DataMemory\|OUT_DATA\[28\]~_emulated\" and latch \"MEMORY_MODULE:DataMemory\|OUT_DATA\[28\]~113\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1559960778471 "|Processorwork|MEMORY_MODULE:DataMemory|OUT_DATA[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMORY_MODULE:DataMemory\|OUT_DATA\[29\] MEMORY_MODULE:DataMemory\|OUT_DATA\[29\]~_emulated MEMORY_MODULE:DataMemory\|OUT_DATA\[29\]~117 " "Register \"MEMORY_MODULE:DataMemory\|OUT_DATA\[29\]\" is converted into an equivalent circuit using register \"MEMORY_MODULE:DataMemory\|OUT_DATA\[29\]~_emulated\" and latch \"MEMORY_MODULE:DataMemory\|OUT_DATA\[29\]~117\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1559960778471 "|Processorwork|MEMORY_MODULE:DataMemory|OUT_DATA[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMORY_MODULE:DataMemory\|OUT_DATA\[30\] MEMORY_MODULE:DataMemory\|OUT_DATA\[30\]~_emulated MEMORY_MODULE:DataMemory\|OUT_DATA\[30\]~121 " "Register \"MEMORY_MODULE:DataMemory\|OUT_DATA\[30\]\" is converted into an equivalent circuit using register \"MEMORY_MODULE:DataMemory\|OUT_DATA\[30\]~_emulated\" and latch \"MEMORY_MODULE:DataMemory\|OUT_DATA\[30\]~121\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1559960778471 "|Processorwork|MEMORY_MODULE:DataMemory|OUT_DATA[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMORY_MODULE:DataMemory\|OUT_DATA\[31\] MEMORY_MODULE:DataMemory\|OUT_DATA\[31\]~_emulated MEMORY_MODULE:DataMemory\|OUT_DATA\[31\]~125 " "Register \"MEMORY_MODULE:DataMemory\|OUT_DATA\[31\]\" is converted into an equivalent circuit using register \"MEMORY_MODULE:DataMemory\|OUT_DATA\[31\]~_emulated\" and latch \"MEMORY_MODULE:DataMemory\|OUT_DATA\[31\]~125\"" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1559960778471 "|Processorwork|MEMORY_MODULE:DataMemory|OUT_DATA[31]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1559960778471 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "MEMORY_MODULE:DataMemory\|MEMORY~32 " "LATCH primitive \"MEMORY_MODULE:DataMemory\|MEMORY~32\" is permanently disabled" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/MEMORY_MODULE.sv" 8 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1559960778476 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "REGISTER_MODULE:RegistroCLK\|MEMORY\[1\] REGISTER_MODULE:RegistroCLK\|MEMORY\[0\] " "Duplicate LATCH primitive \"REGISTER_MODULE:RegistroCLK\|MEMORY\[1\]\" merged with LATCH primitive \"REGISTER_MODULE:RegistroCLK\|MEMORY\[0\]\"" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778488 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "REGISTER_MODULE:RegistroCLK\|MEMORY\[2\] REGISTER_MODULE:RegistroCLK\|MEMORY\[0\] " "Duplicate LATCH primitive \"REGISTER_MODULE:RegistroCLK\|MEMORY\[2\]\" merged with LATCH primitive \"REGISTER_MODULE:RegistroCLK\|MEMORY\[0\]\"" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778488 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "REGISTER_MODULE:RegistroCLK\|MEMORY\[3\] REGISTER_MODULE:RegistroCLK\|MEMORY\[0\] " "Duplicate LATCH primitive \"REGISTER_MODULE:RegistroCLK\|MEMORY\[3\]\" merged with LATCH primitive \"REGISTER_MODULE:RegistroCLK\|MEMORY\[0\]\"" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778488 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "REGISTER_MODULE:RegistroCLK\|MEMORY\[4\] REGISTER_MODULE:RegistroCLK\|MEMORY\[0\] " "Duplicate LATCH primitive \"REGISTER_MODULE:RegistroCLK\|MEMORY\[4\]\" merged with LATCH primitive \"REGISTER_MODULE:RegistroCLK\|MEMORY\[0\]\"" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778488 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "REGISTER_MODULE:RegistroCLK\|MEMORY\[5\] REGISTER_MODULE:RegistroCLK\|MEMORY\[0\] " "Duplicate LATCH primitive \"REGISTER_MODULE:RegistroCLK\|MEMORY\[5\]\" merged with LATCH primitive \"REGISTER_MODULE:RegistroCLK\|MEMORY\[0\]\"" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778488 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "REGISTER_MODULE:RegistroCLK\|MEMORY\[6\] REGISTER_MODULE:RegistroCLK\|MEMORY\[0\] " "Duplicate LATCH primitive \"REGISTER_MODULE:RegistroCLK\|MEMORY\[6\]\" merged with LATCH primitive \"REGISTER_MODULE:RegistroCLK\|MEMORY\[0\]\"" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778488 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "REGISTER_MODULE:RegistroCLK\|MEMORY\[7\] REGISTER_MODULE:RegistroCLK\|MEMORY\[0\] " "Duplicate LATCH primitive \"REGISTER_MODULE:RegistroCLK\|MEMORY\[7\]\" merged with LATCH primitive \"REGISTER_MODULE:RegistroCLK\|MEMORY\[0\]\"" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778488 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "REGISTER_MODULE:RegistroCLK\|MEMORY\[8\] REGISTER_MODULE:RegistroCLK\|MEMORY\[0\] " "Duplicate LATCH primitive \"REGISTER_MODULE:RegistroCLK\|MEMORY\[8\]\" merged with LATCH primitive \"REGISTER_MODULE:RegistroCLK\|MEMORY\[0\]\"" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778488 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "REGISTER_MODULE:RegistroCLK\|MEMORY\[9\] REGISTER_MODULE:RegistroCLK\|MEMORY\[0\] " "Duplicate LATCH primitive \"REGISTER_MODULE:RegistroCLK\|MEMORY\[9\]\" merged with LATCH primitive \"REGISTER_MODULE:RegistroCLK\|MEMORY\[0\]\"" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778488 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "REGISTER_MODULE:RegistroCLK\|MEMORY\[10\] REGISTER_MODULE:RegistroCLK\|MEMORY\[0\] " "Duplicate LATCH primitive \"REGISTER_MODULE:RegistroCLK\|MEMORY\[10\]\" merged with LATCH primitive \"REGISTER_MODULE:RegistroCLK\|MEMORY\[0\]\"" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778488 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "REGISTER_MODULE:RegistroCLK\|MEMORY\[11\] REGISTER_MODULE:RegistroCLK\|MEMORY\[0\] " "Duplicate LATCH primitive \"REGISTER_MODULE:RegistroCLK\|MEMORY\[11\]\" merged with LATCH primitive \"REGISTER_MODULE:RegistroCLK\|MEMORY\[0\]\"" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778488 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "REGISTER_MODULE:RegistroCLK\|MEMORY\[12\] REGISTER_MODULE:RegistroCLK\|MEMORY\[0\] " "Duplicate LATCH primitive \"REGISTER_MODULE:RegistroCLK\|MEMORY\[12\]\" merged with LATCH primitive \"REGISTER_MODULE:RegistroCLK\|MEMORY\[0\]\"" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778488 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "REGISTER_MODULE:RegistroCLK\|MEMORY\[13\] REGISTER_MODULE:RegistroCLK\|MEMORY\[0\] " "Duplicate LATCH primitive \"REGISTER_MODULE:RegistroCLK\|MEMORY\[13\]\" merged with LATCH primitive \"REGISTER_MODULE:RegistroCLK\|MEMORY\[0\]\"" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778488 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "REGISTER_MODULE:RegistroCLK\|MEMORY\[14\] REGISTER_MODULE:RegistroCLK\|MEMORY\[0\] " "Duplicate LATCH primitive \"REGISTER_MODULE:RegistroCLK\|MEMORY\[14\]\" merged with LATCH primitive \"REGISTER_MODULE:RegistroCLK\|MEMORY\[0\]\"" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778488 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "REGISTER_MODULE:RegistroCLK\|MEMORY\[15\] REGISTER_MODULE:RegistroCLK\|MEMORY\[0\] " "Duplicate LATCH primitive \"REGISTER_MODULE:RegistroCLK\|MEMORY\[15\]\" merged with LATCH primitive \"REGISTER_MODULE:RegistroCLK\|MEMORY\[0\]\"" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778488 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "REGISTER_MODULE:RegistroCLK\|MEMORY\[16\] REGISTER_MODULE:RegistroCLK\|MEMORY\[0\] " "Duplicate LATCH primitive \"REGISTER_MODULE:RegistroCLK\|MEMORY\[16\]\" merged with LATCH primitive \"REGISTER_MODULE:RegistroCLK\|MEMORY\[0\]\"" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778488 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "REGISTER_MODULE:RegistroCLK\|MEMORY\[17\] REGISTER_MODULE:RegistroCLK\|MEMORY\[0\] " "Duplicate LATCH primitive \"REGISTER_MODULE:RegistroCLK\|MEMORY\[17\]\" merged with LATCH primitive \"REGISTER_MODULE:RegistroCLK\|MEMORY\[0\]\"" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778488 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "REGISTER_MODULE:RegistroCLK\|MEMORY\[18\] REGISTER_MODULE:RegistroCLK\|MEMORY\[0\] " "Duplicate LATCH primitive \"REGISTER_MODULE:RegistroCLK\|MEMORY\[18\]\" merged with LATCH primitive \"REGISTER_MODULE:RegistroCLK\|MEMORY\[0\]\"" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778488 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "REGISTER_MODULE:RegistroCLK\|MEMORY\[19\] REGISTER_MODULE:RegistroCLK\|MEMORY\[0\] " "Duplicate LATCH primitive \"REGISTER_MODULE:RegistroCLK\|MEMORY\[19\]\" merged with LATCH primitive \"REGISTER_MODULE:RegistroCLK\|MEMORY\[0\]\"" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778488 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "REGISTER_MODULE:RegistroCLK\|MEMORY\[20\] REGISTER_MODULE:RegistroCLK\|MEMORY\[0\] " "Duplicate LATCH primitive \"REGISTER_MODULE:RegistroCLK\|MEMORY\[20\]\" merged with LATCH primitive \"REGISTER_MODULE:RegistroCLK\|MEMORY\[0\]\"" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778488 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "REGISTER_MODULE:RegistroCLK\|MEMORY\[21\] REGISTER_MODULE:RegistroCLK\|MEMORY\[0\] " "Duplicate LATCH primitive \"REGISTER_MODULE:RegistroCLK\|MEMORY\[21\]\" merged with LATCH primitive \"REGISTER_MODULE:RegistroCLK\|MEMORY\[0\]\"" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778488 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "REGISTER_MODULE:RegistroCLK\|MEMORY\[22\] REGISTER_MODULE:RegistroCLK\|MEMORY\[0\] " "Duplicate LATCH primitive \"REGISTER_MODULE:RegistroCLK\|MEMORY\[22\]\" merged with LATCH primitive \"REGISTER_MODULE:RegistroCLK\|MEMORY\[0\]\"" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778488 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "REGISTER_MODULE:RegistroCLK\|MEMORY\[23\] REGISTER_MODULE:RegistroCLK\|MEMORY\[0\] " "Duplicate LATCH primitive \"REGISTER_MODULE:RegistroCLK\|MEMORY\[23\]\" merged with LATCH primitive \"REGISTER_MODULE:RegistroCLK\|MEMORY\[0\]\"" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778488 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "REGISTER_MODULE:RegistroCLK\|MEMORY\[24\] REGISTER_MODULE:RegistroCLK\|MEMORY\[0\] " "Duplicate LATCH primitive \"REGISTER_MODULE:RegistroCLK\|MEMORY\[24\]\" merged with LATCH primitive \"REGISTER_MODULE:RegistroCLK\|MEMORY\[0\]\"" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778488 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "REGISTER_MODULE:RegistroCLK\|MEMORY\[25\] REGISTER_MODULE:RegistroCLK\|MEMORY\[0\] " "Duplicate LATCH primitive \"REGISTER_MODULE:RegistroCLK\|MEMORY\[25\]\" merged with LATCH primitive \"REGISTER_MODULE:RegistroCLK\|MEMORY\[0\]\"" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778488 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "REGISTER_MODULE:RegistroCLK\|MEMORY\[26\] REGISTER_MODULE:RegistroCLK\|MEMORY\[0\] " "Duplicate LATCH primitive \"REGISTER_MODULE:RegistroCLK\|MEMORY\[26\]\" merged with LATCH primitive \"REGISTER_MODULE:RegistroCLK\|MEMORY\[0\]\"" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778488 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "REGISTER_MODULE:RegistroCLK\|MEMORY\[27\] REGISTER_MODULE:RegistroCLK\|MEMORY\[0\] " "Duplicate LATCH primitive \"REGISTER_MODULE:RegistroCLK\|MEMORY\[27\]\" merged with LATCH primitive \"REGISTER_MODULE:RegistroCLK\|MEMORY\[0\]\"" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778488 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "REGISTER_MODULE:RegistroCLK\|MEMORY\[28\] REGISTER_MODULE:RegistroCLK\|MEMORY\[0\] " "Duplicate LATCH primitive \"REGISTER_MODULE:RegistroCLK\|MEMORY\[28\]\" merged with LATCH primitive \"REGISTER_MODULE:RegistroCLK\|MEMORY\[0\]\"" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778488 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "REGISTER_MODULE:RegistroCLK\|MEMORY\[29\] REGISTER_MODULE:RegistroCLK\|MEMORY\[0\] " "Duplicate LATCH primitive \"REGISTER_MODULE:RegistroCLK\|MEMORY\[29\]\" merged with LATCH primitive \"REGISTER_MODULE:RegistroCLK\|MEMORY\[0\]\"" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778488 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "REGISTER_MODULE:RegistroCLK\|MEMORY\[30\] REGISTER_MODULE:RegistroCLK\|MEMORY\[0\] " "Duplicate LATCH primitive \"REGISTER_MODULE:RegistroCLK\|MEMORY\[30\]\" merged with LATCH primitive \"REGISTER_MODULE:RegistroCLK\|MEMORY\[0\]\"" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778488 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "REGISTER_MODULE:RegistroCLK\|MEMORY\[31\] REGISTER_MODULE:RegistroCLK\|MEMORY\[0\] " "Duplicate LATCH primitive \"REGISTER_MODULE:RegistroCLK\|MEMORY\[31\]\" merged with LATCH primitive \"REGISTER_MODULE:RegistroCLK\|MEMORY\[0\]\"" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/REGISTER_MODULE.sv" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559960778488 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1559960778488 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RegWrite GND " "Pin \"RegWrite\" is stuck at GND" {  } { { "Processorwork.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/Processorwork.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559960778494 "|Processorwork|RegWrite"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUSrc GND " "Pin \"ALUSrc\" is stuck at GND" {  } { { "Processorwork.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/Processorwork.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559960778494 "|Processorwork|ALUSrc"} { "Warning" "WMLS_MLS_STUCK_PIN" "AluControl GND " "Pin \"AluControl\" is stuck at GND" {  } { { "Processorwork.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/Processorwork.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559960778494 "|Processorwork|AluControl"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemWrite GND " "Pin \"MemWrite\" is stuck at GND" {  } { { "Processorwork.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/Processorwork.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559960778494 "|Processorwork|MemWrite"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemToReg GND " "Pin \"MemToReg\" is stuck at GND" {  } { { "Processorwork.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/Processorwork.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559960778494 "|Processorwork|MemToReg"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCSrc GND " "Pin \"PCSrc\" is stuck at GND" {  } { { "Processorwork.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/Processorwork.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559960778494 "|Processorwork|PCSrc"} { "Warning" "WMLS_MLS_STUCK_PIN" "Flags\[0\] GND " "Pin \"Flags\[0\]\" is stuck at GND" {  } { { "Processorwork.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/Processorwork.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559960778494 "|Processorwork|Flags[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Flags\[2\] GND " "Pin \"Flags\[2\]\" is stuck at GND" {  } { { "Processorwork.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/Processorwork.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559960778494 "|Processorwork|Flags[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Flags\[3\] GND " "Pin \"Flags\[3\]\" is stuck at GND" {  } { { "Processorwork.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/Processorwork.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559960778494 "|Processorwork|Flags[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1559960778494 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1559960778648 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/output_files/GAME_ARMV4_MODULE.map.smsg " "Generated suppressed messages file C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/output_files/GAME_ARMV4_MODULE.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960779125 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1559960784347 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559960784347 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "25 " "Design contains 25 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instrucion\[4\] " "No output dependent on input pin \"Instrucion\[4\]\"" {  } { { "Processorwork.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/Processorwork.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559960784523 "|Processorwork|Instrucion[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instrucion\[5\] " "No output dependent on input pin \"Instrucion\[5\]\"" {  } { { "Processorwork.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/Processorwork.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559960784523 "|Processorwork|Instrucion[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instrucion\[6\] " "No output dependent on input pin \"Instrucion\[6\]\"" {  } { { "Processorwork.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/Processorwork.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559960784523 "|Processorwork|Instrucion[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instrucion\[7\] " "No output dependent on input pin \"Instrucion\[7\]\"" {  } { { "Processorwork.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/Processorwork.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559960784523 "|Processorwork|Instrucion[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instrucion\[8\] " "No output dependent on input pin \"Instrucion\[8\]\"" {  } { { "Processorwork.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/Processorwork.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559960784523 "|Processorwork|Instrucion[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instrucion\[9\] " "No output dependent on input pin \"Instrucion\[9\]\"" {  } { { "Processorwork.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/Processorwork.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559960784523 "|Processorwork|Instrucion[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instrucion\[10\] " "No output dependent on input pin \"Instrucion\[10\]\"" {  } { { "Processorwork.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/Processorwork.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559960784523 "|Processorwork|Instrucion[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instrucion\[11\] " "No output dependent on input pin \"Instrucion\[11\]\"" {  } { { "Processorwork.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/Processorwork.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559960784523 "|Processorwork|Instrucion[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instrucion\[16\] " "No output dependent on input pin \"Instrucion\[16\]\"" {  } { { "Processorwork.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/Processorwork.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559960784523 "|Processorwork|Instrucion[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instrucion\[17\] " "No output dependent on input pin \"Instrucion\[17\]\"" {  } { { "Processorwork.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/Processorwork.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559960784523 "|Processorwork|Instrucion[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instrucion\[18\] " "No output dependent on input pin \"Instrucion\[18\]\"" {  } { { "Processorwork.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/Processorwork.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559960784523 "|Processorwork|Instrucion[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instrucion\[19\] " "No output dependent on input pin \"Instrucion\[19\]\"" {  } { { "Processorwork.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/Processorwork.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559960784523 "|Processorwork|Instrucion[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instrucion\[20\] " "No output dependent on input pin \"Instrucion\[20\]\"" {  } { { "Processorwork.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/Processorwork.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559960784523 "|Processorwork|Instrucion[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instrucion\[21\] " "No output dependent on input pin \"Instrucion\[21\]\"" {  } { { "Processorwork.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/Processorwork.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559960784523 "|Processorwork|Instrucion[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instrucion\[22\] " "No output dependent on input pin \"Instrucion\[22\]\"" {  } { { "Processorwork.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/Processorwork.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559960784523 "|Processorwork|Instrucion[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instrucion\[23\] " "No output dependent on input pin \"Instrucion\[23\]\"" {  } { { "Processorwork.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/Processorwork.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559960784523 "|Processorwork|Instrucion[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instrucion\[24\] " "No output dependent on input pin \"Instrucion\[24\]\"" {  } { { "Processorwork.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/Processorwork.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559960784523 "|Processorwork|Instrucion[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instrucion\[25\] " "No output dependent on input pin \"Instrucion\[25\]\"" {  } { { "Processorwork.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/Processorwork.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559960784523 "|Processorwork|Instrucion[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instrucion\[26\] " "No output dependent on input pin \"Instrucion\[26\]\"" {  } { { "Processorwork.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/Processorwork.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559960784523 "|Processorwork|Instrucion[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instrucion\[27\] " "No output dependent on input pin \"Instrucion\[27\]\"" {  } { { "Processorwork.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/Processorwork.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559960784523 "|Processorwork|Instrucion[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instrucion\[28\] " "No output dependent on input pin \"Instrucion\[28\]\"" {  } { { "Processorwork.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/Processorwork.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559960784523 "|Processorwork|Instrucion[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instrucion\[29\] " "No output dependent on input pin \"Instrucion\[29\]\"" {  } { { "Processorwork.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/Processorwork.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559960784523 "|Processorwork|Instrucion[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instrucion\[30\] " "No output dependent on input pin \"Instrucion\[30\]\"" {  } { { "Processorwork.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/Processorwork.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559960784523 "|Processorwork|Instrucion[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instrucion\[31\] " "No output dependent on input pin \"Instrucion\[31\]\"" {  } { { "Processorwork.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/Processorwork.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559960784523 "|Processorwork|Instrucion[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RegSrc\[0\] " "No output dependent on input pin \"RegSrc\[0\]\"" {  } { { "Processorwork.sv" "" { Text "C:/Users/esteb/OneDrive/Desktop/tallerDeDisenoDigital/proyecto/proyectoNoMio/ARMv4/Processorwork.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559960784523 "|Processorwork|RegSrc[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1559960784523 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "82 " "Implemented 82 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1559960784525 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1559960784525 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1559960784525 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1559960784525 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 176 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 176 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4952 " "Peak virtual memory: 4952 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559960784629 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 07 20:26:24 2019 " "Processing ended: Fri Jun 07 20:26:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559960784629 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:12 " "Elapsed time: 00:01:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559960784629 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:36 " "Total CPU time (on all processors): 00:01:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559960784629 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1559960784629 ""}
