
Analog_Read.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000072b8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003f0  08007448  08007448  00008448  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007838  08007838  000091d4  2**0
                  CONTENTS
  4 .ARM          00000008  08007838  08007838  00008838  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007840  08007840  000091d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007840  08007840  00008840  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007844  08007844  00008844  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08007848  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000091d4  2**0
                  CONTENTS
 10 .bss          000002a8  200001d4  200001d4  000091d4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000047c  2000047c  000091d4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000091d4  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000de14  00000000  00000000  00009204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001e6c  00000000  00000000  00017018  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ce0  00000000  00000000  00018e88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000a1d  00000000  00000000  00019b68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000216d9  00000000  00000000  0001a585  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000f29a  00000000  00000000  0003bc5e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cf863  00000000  00000000  0004aef8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0011a75b  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000496c  00000000  00000000  0011a7a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 000000c3  00000000  00000000  0011f10c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007430 	.word	0x08007430

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	08007430 	.word	0x08007430

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b96a 	b.w	8000ed4 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	460c      	mov	r4, r1
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d14e      	bne.n	8000cc2 <__udivmoddi4+0xaa>
 8000c24:	4694      	mov	ip, r2
 8000c26:	458c      	cmp	ip, r1
 8000c28:	4686      	mov	lr, r0
 8000c2a:	fab2 f282 	clz	r2, r2
 8000c2e:	d962      	bls.n	8000cf6 <__udivmoddi4+0xde>
 8000c30:	b14a      	cbz	r2, 8000c46 <__udivmoddi4+0x2e>
 8000c32:	f1c2 0320 	rsb	r3, r2, #32
 8000c36:	4091      	lsls	r1, r2
 8000c38:	fa20 f303 	lsr.w	r3, r0, r3
 8000c3c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c40:	4319      	orrs	r1, r3
 8000c42:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c46:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c4a:	fa1f f68c 	uxth.w	r6, ip
 8000c4e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c52:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c56:	fb07 1114 	mls	r1, r7, r4, r1
 8000c5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5e:	fb04 f106 	mul.w	r1, r4, r6
 8000c62:	4299      	cmp	r1, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x64>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c6e:	f080 8112 	bcs.w	8000e96 <__udivmoddi4+0x27e>
 8000c72:	4299      	cmp	r1, r3
 8000c74:	f240 810f 	bls.w	8000e96 <__udivmoddi4+0x27e>
 8000c78:	3c02      	subs	r4, #2
 8000c7a:	4463      	add	r3, ip
 8000c7c:	1a59      	subs	r1, r3, r1
 8000c7e:	fa1f f38e 	uxth.w	r3, lr
 8000c82:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c86:	fb07 1110 	mls	r1, r7, r0, r1
 8000c8a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c8e:	fb00 f606 	mul.w	r6, r0, r6
 8000c92:	429e      	cmp	r6, r3
 8000c94:	d90a      	bls.n	8000cac <__udivmoddi4+0x94>
 8000c96:	eb1c 0303 	adds.w	r3, ip, r3
 8000c9a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c9e:	f080 80fc 	bcs.w	8000e9a <__udivmoddi4+0x282>
 8000ca2:	429e      	cmp	r6, r3
 8000ca4:	f240 80f9 	bls.w	8000e9a <__udivmoddi4+0x282>
 8000ca8:	4463      	add	r3, ip
 8000caa:	3802      	subs	r0, #2
 8000cac:	1b9b      	subs	r3, r3, r6
 8000cae:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000cb2:	2100      	movs	r1, #0
 8000cb4:	b11d      	cbz	r5, 8000cbe <__udivmoddi4+0xa6>
 8000cb6:	40d3      	lsrs	r3, r2
 8000cb8:	2200      	movs	r2, #0
 8000cba:	e9c5 3200 	strd	r3, r2, [r5]
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	428b      	cmp	r3, r1
 8000cc4:	d905      	bls.n	8000cd2 <__udivmoddi4+0xba>
 8000cc6:	b10d      	cbz	r5, 8000ccc <__udivmoddi4+0xb4>
 8000cc8:	e9c5 0100 	strd	r0, r1, [r5]
 8000ccc:	2100      	movs	r1, #0
 8000cce:	4608      	mov	r0, r1
 8000cd0:	e7f5      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000cd2:	fab3 f183 	clz	r1, r3
 8000cd6:	2900      	cmp	r1, #0
 8000cd8:	d146      	bne.n	8000d68 <__udivmoddi4+0x150>
 8000cda:	42a3      	cmp	r3, r4
 8000cdc:	d302      	bcc.n	8000ce4 <__udivmoddi4+0xcc>
 8000cde:	4290      	cmp	r0, r2
 8000ce0:	f0c0 80f0 	bcc.w	8000ec4 <__udivmoddi4+0x2ac>
 8000ce4:	1a86      	subs	r6, r0, r2
 8000ce6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cea:	2001      	movs	r0, #1
 8000cec:	2d00      	cmp	r5, #0
 8000cee:	d0e6      	beq.n	8000cbe <__udivmoddi4+0xa6>
 8000cf0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cf4:	e7e3      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000cf6:	2a00      	cmp	r2, #0
 8000cf8:	f040 8090 	bne.w	8000e1c <__udivmoddi4+0x204>
 8000cfc:	eba1 040c 	sub.w	r4, r1, ip
 8000d00:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d04:	fa1f f78c 	uxth.w	r7, ip
 8000d08:	2101      	movs	r1, #1
 8000d0a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d0e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d12:	fb08 4416 	mls	r4, r8, r6, r4
 8000d16:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d1a:	fb07 f006 	mul.w	r0, r7, r6
 8000d1e:	4298      	cmp	r0, r3
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0x11c>
 8000d22:	eb1c 0303 	adds.w	r3, ip, r3
 8000d26:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x11a>
 8000d2c:	4298      	cmp	r0, r3
 8000d2e:	f200 80cd 	bhi.w	8000ecc <__udivmoddi4+0x2b4>
 8000d32:	4626      	mov	r6, r4
 8000d34:	1a1c      	subs	r4, r3, r0
 8000d36:	fa1f f38e 	uxth.w	r3, lr
 8000d3a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d3e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d42:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d46:	fb00 f707 	mul.w	r7, r0, r7
 8000d4a:	429f      	cmp	r7, r3
 8000d4c:	d908      	bls.n	8000d60 <__udivmoddi4+0x148>
 8000d4e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d52:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d56:	d202      	bcs.n	8000d5e <__udivmoddi4+0x146>
 8000d58:	429f      	cmp	r7, r3
 8000d5a:	f200 80b0 	bhi.w	8000ebe <__udivmoddi4+0x2a6>
 8000d5e:	4620      	mov	r0, r4
 8000d60:	1bdb      	subs	r3, r3, r7
 8000d62:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d66:	e7a5      	b.n	8000cb4 <__udivmoddi4+0x9c>
 8000d68:	f1c1 0620 	rsb	r6, r1, #32
 8000d6c:	408b      	lsls	r3, r1
 8000d6e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d72:	431f      	orrs	r7, r3
 8000d74:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d78:	fa04 f301 	lsl.w	r3, r4, r1
 8000d7c:	ea43 030c 	orr.w	r3, r3, ip
 8000d80:	40f4      	lsrs	r4, r6
 8000d82:	fa00 f801 	lsl.w	r8, r0, r1
 8000d86:	0c38      	lsrs	r0, r7, #16
 8000d88:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d8c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d90:	fa1f fc87 	uxth.w	ip, r7
 8000d94:	fb00 441e 	mls	r4, r0, lr, r4
 8000d98:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d9c:	fb0e f90c 	mul.w	r9, lr, ip
 8000da0:	45a1      	cmp	r9, r4
 8000da2:	fa02 f201 	lsl.w	r2, r2, r1
 8000da6:	d90a      	bls.n	8000dbe <__udivmoddi4+0x1a6>
 8000da8:	193c      	adds	r4, r7, r4
 8000daa:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000dae:	f080 8084 	bcs.w	8000eba <__udivmoddi4+0x2a2>
 8000db2:	45a1      	cmp	r9, r4
 8000db4:	f240 8081 	bls.w	8000eba <__udivmoddi4+0x2a2>
 8000db8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000dbc:	443c      	add	r4, r7
 8000dbe:	eba4 0409 	sub.w	r4, r4, r9
 8000dc2:	fa1f f983 	uxth.w	r9, r3
 8000dc6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dca:	fb00 4413 	mls	r4, r0, r3, r4
 8000dce:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dd2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd6:	45a4      	cmp	ip, r4
 8000dd8:	d907      	bls.n	8000dea <__udivmoddi4+0x1d2>
 8000dda:	193c      	adds	r4, r7, r4
 8000ddc:	f103 30ff 	add.w	r0, r3, #4294967295
 8000de0:	d267      	bcs.n	8000eb2 <__udivmoddi4+0x29a>
 8000de2:	45a4      	cmp	ip, r4
 8000de4:	d965      	bls.n	8000eb2 <__udivmoddi4+0x29a>
 8000de6:	3b02      	subs	r3, #2
 8000de8:	443c      	add	r4, r7
 8000dea:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dee:	fba0 9302 	umull	r9, r3, r0, r2
 8000df2:	eba4 040c 	sub.w	r4, r4, ip
 8000df6:	429c      	cmp	r4, r3
 8000df8:	46ce      	mov	lr, r9
 8000dfa:	469c      	mov	ip, r3
 8000dfc:	d351      	bcc.n	8000ea2 <__udivmoddi4+0x28a>
 8000dfe:	d04e      	beq.n	8000e9e <__udivmoddi4+0x286>
 8000e00:	b155      	cbz	r5, 8000e18 <__udivmoddi4+0x200>
 8000e02:	ebb8 030e 	subs.w	r3, r8, lr
 8000e06:	eb64 040c 	sbc.w	r4, r4, ip
 8000e0a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e0e:	40cb      	lsrs	r3, r1
 8000e10:	431e      	orrs	r6, r3
 8000e12:	40cc      	lsrs	r4, r1
 8000e14:	e9c5 6400 	strd	r6, r4, [r5]
 8000e18:	2100      	movs	r1, #0
 8000e1a:	e750      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000e1c:	f1c2 0320 	rsb	r3, r2, #32
 8000e20:	fa20 f103 	lsr.w	r1, r0, r3
 8000e24:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e28:	fa24 f303 	lsr.w	r3, r4, r3
 8000e2c:	4094      	lsls	r4, r2
 8000e2e:	430c      	orrs	r4, r1
 8000e30:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e34:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e38:	fa1f f78c 	uxth.w	r7, ip
 8000e3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e40:	fb08 3110 	mls	r1, r8, r0, r3
 8000e44:	0c23      	lsrs	r3, r4, #16
 8000e46:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e4a:	fb00 f107 	mul.w	r1, r0, r7
 8000e4e:	4299      	cmp	r1, r3
 8000e50:	d908      	bls.n	8000e64 <__udivmoddi4+0x24c>
 8000e52:	eb1c 0303 	adds.w	r3, ip, r3
 8000e56:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e5a:	d22c      	bcs.n	8000eb6 <__udivmoddi4+0x29e>
 8000e5c:	4299      	cmp	r1, r3
 8000e5e:	d92a      	bls.n	8000eb6 <__udivmoddi4+0x29e>
 8000e60:	3802      	subs	r0, #2
 8000e62:	4463      	add	r3, ip
 8000e64:	1a5b      	subs	r3, r3, r1
 8000e66:	b2a4      	uxth	r4, r4
 8000e68:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e6c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e70:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e74:	fb01 f307 	mul.w	r3, r1, r7
 8000e78:	42a3      	cmp	r3, r4
 8000e7a:	d908      	bls.n	8000e8e <__udivmoddi4+0x276>
 8000e7c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e80:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e84:	d213      	bcs.n	8000eae <__udivmoddi4+0x296>
 8000e86:	42a3      	cmp	r3, r4
 8000e88:	d911      	bls.n	8000eae <__udivmoddi4+0x296>
 8000e8a:	3902      	subs	r1, #2
 8000e8c:	4464      	add	r4, ip
 8000e8e:	1ae4      	subs	r4, r4, r3
 8000e90:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e94:	e739      	b.n	8000d0a <__udivmoddi4+0xf2>
 8000e96:	4604      	mov	r4, r0
 8000e98:	e6f0      	b.n	8000c7c <__udivmoddi4+0x64>
 8000e9a:	4608      	mov	r0, r1
 8000e9c:	e706      	b.n	8000cac <__udivmoddi4+0x94>
 8000e9e:	45c8      	cmp	r8, r9
 8000ea0:	d2ae      	bcs.n	8000e00 <__udivmoddi4+0x1e8>
 8000ea2:	ebb9 0e02 	subs.w	lr, r9, r2
 8000ea6:	eb63 0c07 	sbc.w	ip, r3, r7
 8000eaa:	3801      	subs	r0, #1
 8000eac:	e7a8      	b.n	8000e00 <__udivmoddi4+0x1e8>
 8000eae:	4631      	mov	r1, r6
 8000eb0:	e7ed      	b.n	8000e8e <__udivmoddi4+0x276>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	e799      	b.n	8000dea <__udivmoddi4+0x1d2>
 8000eb6:	4630      	mov	r0, r6
 8000eb8:	e7d4      	b.n	8000e64 <__udivmoddi4+0x24c>
 8000eba:	46d6      	mov	lr, sl
 8000ebc:	e77f      	b.n	8000dbe <__udivmoddi4+0x1a6>
 8000ebe:	4463      	add	r3, ip
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	e74d      	b.n	8000d60 <__udivmoddi4+0x148>
 8000ec4:	4606      	mov	r6, r0
 8000ec6:	4623      	mov	r3, r4
 8000ec8:	4608      	mov	r0, r1
 8000eca:	e70f      	b.n	8000cec <__udivmoddi4+0xd4>
 8000ecc:	3e02      	subs	r6, #2
 8000ece:	4463      	add	r3, ip
 8000ed0:	e730      	b.n	8000d34 <__udivmoddi4+0x11c>
 8000ed2:	bf00      	nop

08000ed4 <__aeabi_idiv0>:
 8000ed4:	4770      	bx	lr
 8000ed6:	bf00      	nop

08000ed8 <SysTick_Handler>:

extern UART_HandleTypeDef usart1;
extern TIM_HandleTypeDef pwm_timer;

void SysTick_Handler(void)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	af00      	add	r7, sp, #0
	HAL_IncTick();
 8000edc:	f000 fc56 	bl	800178c <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 8000ee0:	f001 f865 	bl	8001fae <HAL_SYSTICK_IRQHandler>
}
 8000ee4:	bf00      	nop
 8000ee6:	bd80      	pop	{r7, pc}

08000ee8 <USART1_IRQHandler>:

void USART1_IRQHandler(void)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&usart1);
 8000eec:	4802      	ldr	r0, [pc, #8]	@ (8000ef8 <USART1_IRQHandler+0x10>)
 8000eee:	f002 fd49 	bl	8003984 <HAL_UART_IRQHandler>
}
 8000ef2:	bf00      	nop
 8000ef4:	bd80      	pop	{r7, pc}
 8000ef6:	bf00      	nop
 8000ef8:	20000298 	.word	0x20000298

08000efc <TIM2_IRQHandler>:

void TIM2_IRQHandler(void)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	af00      	add	r7, sp, #0
	HAL_TIM_IRQHandler(&pwm_timer);
 8000f00:	4802      	ldr	r0, [pc, #8]	@ (8000f0c <TIM2_IRQHandler+0x10>)
 8000f02:	f002 f83f 	bl	8002f84 <HAL_TIM_IRQHandler>
}
 8000f06:	bf00      	nop
 8000f08:	bd80      	pop	{r7, pc}
 8000f0a:	bf00      	nop
 8000f0c:	200002e0 	.word	0x200002e0

08000f10 <HardFault_Handler>:

void HardFault_Handler(void)
{
 8000f10:	b480      	push	{r7}
 8000f12:	af00      	add	r7, sp, #0
	// Halt execution, when HardFault error occurs.
	for(;;);
 8000f14:	bf00      	nop
 8000f16:	e7fd      	b.n	8000f14 <HardFault_Handler+0x4>

08000f18 <MemManage_Handler>:
}

void MemManage_Handler(void)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	af00      	add	r7, sp, #0
	// Halt execution, when MemManage error occurs.
	for(;;);
 8000f1c:	bf00      	nop
 8000f1e:	e7fd      	b.n	8000f1c <MemManage_Handler+0x4>

08000f20 <BusFault_Handler>:
}

void BusFault_Handler(void)
{
 8000f20:	b480      	push	{r7}
 8000f22:	af00      	add	r7, sp, #0
	// Halt execution, when BusFault error occurs.
	for(;;);
 8000f24:	bf00      	nop
 8000f26:	e7fd      	b.n	8000f24 <BusFault_Handler+0x4>

08000f28 <UsageFault_Handler>:
}

void UsageFault_Handler(void)
{
 8000f28:	b480      	push	{r7}
 8000f2a:	af00      	add	r7, sp, #0
	// Halt execution, when UsageFault error occurs.
	for(;;);
 8000f2c:	bf00      	nop
 8000f2e:	e7fd      	b.n	8000f2c <UsageFault_Handler+0x4>

08000f30 <main>:
ADC_ChannelConfTypeDef potensiometer_channel, heat_sensor_channel;
UART_HandleTypeDef usart1;
TIM_HandleTypeDef pwm_timer;

int main(void)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b096      	sub	sp, #88	@ 0x58
 8000f34:	af00      	add	r7, sp, #0

	char uart_buffer[50] = {0};
 8000f36:	2300      	movs	r3, #0
 8000f38:	627b      	str	r3, [r7, #36]	@ 0x24
 8000f3a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000f3e:	222e      	movs	r2, #46	@ 0x2e
 8000f40:	2100      	movs	r1, #0
 8000f42:	4618      	mov	r0, r3
 8000f44:	f004 f95f 	bl	8005206 <memset>
	volatile uint32_t potensiometer_value, heat_sensor_value, intermediate;
	volatile double potensiometer, temp_sensor, int_val = 0;
 8000f48:	f04f 0200 	mov.w	r2, #0
 8000f4c:	f04f 0300 	mov.w	r3, #0
 8000f50:	e9c7 2300 	strd	r2, r3, [r7]

	/* Initializes low level hardware at the processor level */
	HAL_Init();
 8000f54:	f000 fbc8 	bl	80016e8 <HAL_Init>

	// Sets other clock sources besides HSI
	if( SystemClock_Config(HSI_8) != Execution_Succesfull)
 8000f58:	2001      	movs	r0, #1
 8000f5a:	f000 f8e7 	bl	800112c <SystemClock_Config>
 8000f5e:	4603      	mov	r3, r0
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d001      	beq.n	8000f68 <main+0x38>
		return Execution_Failed;
 8000f64:	2301      	movs	r3, #1
 8000f66:	e0bb      	b.n	80010e0 <main+0x1b0>

	// Configure the ADCs
	if( ADC_Config(&adc1_potensiometer, ADC1, &potensiometer_channel, ADC_CHANNEL_0) != Execution_Succesfull)
 8000f68:	2300      	movs	r3, #0
 8000f6a:	4a63      	ldr	r2, [pc, #396]	@ (80010f8 <main+0x1c8>)
 8000f6c:	4963      	ldr	r1, [pc, #396]	@ (80010fc <main+0x1cc>)
 8000f6e:	4864      	ldr	r0, [pc, #400]	@ (8001100 <main+0x1d0>)
 8000f70:	f000 f97e 	bl	8001270 <ADC_Config>
 8000f74:	4603      	mov	r3, r0
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d001      	beq.n	8000f7e <main+0x4e>
		return Execution_Failed;
 8000f7a:	2301      	movs	r3, #1
 8000f7c:	e0b0      	b.n	80010e0 <main+0x1b0>

	if( ADC_Config(&adc2_heat_sensor, ADC2, &heat_sensor_channel, ADC_CHANNEL_1) != Execution_Succesfull)
 8000f7e:	2301      	movs	r3, #1
 8000f80:	4a60      	ldr	r2, [pc, #384]	@ (8001104 <main+0x1d4>)
 8000f82:	4961      	ldr	r1, [pc, #388]	@ (8001108 <main+0x1d8>)
 8000f84:	4861      	ldr	r0, [pc, #388]	@ (800110c <main+0x1dc>)
 8000f86:	f000 f973 	bl	8001270 <ADC_Config>
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d001      	beq.n	8000f94 <main+0x64>
		return Execution_Failed;
 8000f90:	2301      	movs	r3, #1
 8000f92:	e0a5      	b.n	80010e0 <main+0x1b0>

	// Configure the USART1 module
	if( USART1_Config(&usart1) != Execution_Succesfull )
 8000f94:	485e      	ldr	r0, [pc, #376]	@ (8001110 <main+0x1e0>)
 8000f96:	f000 f9b1 	bl	80012fc <USART1_Config>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d001      	beq.n	8000fa4 <main+0x74>
		return Execution_Failed;
 8000fa0:	2301      	movs	r3, #1
 8000fa2:	e09d      	b.n	80010e0 <main+0x1b0>

	// Configure the PWM timer.
	if( TIM2_PWM_Config(&pwm_timer) != Execution_Succesfull )
 8000fa4:	485b      	ldr	r0, [pc, #364]	@ (8001114 <main+0x1e4>)
 8000fa6:	f000 f9db 	bl	8001360 <TIM2_PWM_Config>
 8000faa:	4603      	mov	r3, r0
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d001      	beq.n	8000fb4 <main+0x84>
		return Execution_Failed;
 8000fb0:	2301      	movs	r3, #1
 8000fb2:	e095      	b.n	80010e0 <main+0x1b0>

	// Start PWM Timer.
	HAL_TIM_PWM_Start(&pwm_timer, TIM_CHANNEL_3);
 8000fb4:	2108      	movs	r1, #8
 8000fb6:	4857      	ldr	r0, [pc, #348]	@ (8001114 <main+0x1e4>)
 8000fb8:	f001 ff1c 	bl	8002df4 <HAL_TIM_PWM_Start>

	// Infinite loop.
	for(;;){

		// Start potensiometer reading.
		HAL_ADC_Start(&adc1_potensiometer);
 8000fbc:	4850      	ldr	r0, [pc, #320]	@ (8001100 <main+0x1d0>)
 8000fbe:	f000 fc2f 	bl	8001820 <HAL_ADC_Start>
		if(HAL_ADC_PollForConversion(&adc1_potensiometer, 5) == HAL_OK){
 8000fc2:	2105      	movs	r1, #5
 8000fc4:	484e      	ldr	r0, [pc, #312]	@ (8001100 <main+0x1d0>)
 8000fc6:	f000 fcae 	bl	8001926 <HAL_ADC_PollForConversion>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d146      	bne.n	800105e <main+0x12e>
			potensiometer_value = HAL_ADC_GetValue(&adc1_potensiometer);
 8000fd0:	484b      	ldr	r0, [pc, #300]	@ (8001100 <main+0x1d0>)
 8000fd2:	f000 fce7 	bl	80019a4 <HAL_ADC_GetValue>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	623b      	str	r3, [r7, #32]
			int_val = (double)potensiometer_value;
 8000fda:	6a3b      	ldr	r3, [r7, #32]
 8000fdc:	4618      	mov	r0, r3
 8000fde:	f7ff fa91 	bl	8000504 <__aeabi_ui2d>
 8000fe2:	4602      	mov	r2, r0
 8000fe4:	460b      	mov	r3, r1
 8000fe6:	e9c7 2300 	strd	r2, r3, [r7]
			// Update the PWM signal.
			intermediate = (int_val / 4096) * 19;
 8000fea:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000fee:	f04f 0200 	mov.w	r2, #0
 8000ff2:	4b49      	ldr	r3, [pc, #292]	@ (8001118 <main+0x1e8>)
 8000ff4:	f7ff fc2a 	bl	800084c <__aeabi_ddiv>
 8000ff8:	4602      	mov	r2, r0
 8000ffa:	460b      	mov	r3, r1
 8000ffc:	4610      	mov	r0, r2
 8000ffe:	4619      	mov	r1, r3
 8001000:	f04f 0200 	mov.w	r2, #0
 8001004:	4b45      	ldr	r3, [pc, #276]	@ (800111c <main+0x1ec>)
 8001006:	f7ff faf7 	bl	80005f8 <__aeabi_dmul>
 800100a:	4602      	mov	r2, r0
 800100c:	460b      	mov	r3, r1
 800100e:	4610      	mov	r0, r2
 8001010:	4619      	mov	r1, r3
 8001012:	f7ff fdc9 	bl	8000ba8 <__aeabi_d2uiz>
 8001016:	4603      	mov	r3, r0
 8001018:	61bb      	str	r3, [r7, #24]
			__HAL_TIM_SET_COMPARE(&pwm_timer, TIM_CHANNEL_3, intermediate);
 800101a:	4b3e      	ldr	r3, [pc, #248]	@ (8001114 <main+0x1e4>)
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	69ba      	ldr	r2, [r7, #24]
 8001020:	63da      	str	r2, [r3, #60]	@ 0x3c
			Delay(20); // Delay ~100ms
 8001022:	2014      	movs	r0, #20
 8001024:	f000 f9e4 	bl	80013f0 <Delay>

			potensiometer = potensiometer_value * 0.0007324;
 8001028:	6a3b      	ldr	r3, [r7, #32]
 800102a:	4618      	mov	r0, r3
 800102c:	f7ff fa6a 	bl	8000504 <__aeabi_ui2d>
 8001030:	a32d      	add	r3, pc, #180	@ (adr r3, 80010e8 <main+0x1b8>)
 8001032:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001036:	f7ff fadf 	bl	80005f8 <__aeabi_dmul>
 800103a:	4602      	mov	r2, r0
 800103c:	460b      	mov	r3, r1
 800103e:	e9c7 2304 	strd	r2, r3, [r7, #16]
			sprintf(uart_buffer, "The Potensiometer has a value of: %1.2f Volt.\n\r", potensiometer);
 8001042:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001046:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800104a:	4935      	ldr	r1, [pc, #212]	@ (8001120 <main+0x1f0>)
 800104c:	f004 f878 	bl	8005140 <siprintf>
			HAL_UART_Transmit_IT(&usart1, (const uint8_t* )uart_buffer, 50);
 8001050:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001054:	2232      	movs	r2, #50	@ 0x32
 8001056:	4619      	mov	r1, r3
 8001058:	482d      	ldr	r0, [pc, #180]	@ (8001110 <main+0x1e0>)
 800105a:	f002 fc5c 	bl	8003916 <HAL_UART_Transmit_IT>
		}
		HAL_ADC_Stop(&adc1_potensiometer);
 800105e:	4828      	ldr	r0, [pc, #160]	@ (8001100 <main+0x1d0>)
 8001060:	f000 fc4a 	bl	80018f8 <HAL_ADC_Stop>

		Delay(100); // Delay ~100ms
 8001064:	2064      	movs	r0, #100	@ 0x64
 8001066:	f000 f9c3 	bl	80013f0 <Delay>

		// Start heat sensor reading.
		HAL_ADC_Start(&adc2_heat_sensor);
 800106a:	4828      	ldr	r0, [pc, #160]	@ (800110c <main+0x1dc>)
 800106c:	f000 fbd8 	bl	8001820 <HAL_ADC_Start>
		if(HAL_ADC_PollForConversion(&adc2_heat_sensor, 5) == HAL_OK){
 8001070:	2105      	movs	r1, #5
 8001072:	4826      	ldr	r0, [pc, #152]	@ (800110c <main+0x1dc>)
 8001074:	f000 fc57 	bl	8001926 <HAL_ADC_PollForConversion>
 8001078:	4603      	mov	r3, r0
 800107a:	2b00      	cmp	r3, #0
 800107c:	d128      	bne.n	80010d0 <main+0x1a0>
			heat_sensor_value = HAL_ADC_GetValue(&adc2_heat_sensor);
 800107e:	4823      	ldr	r0, [pc, #140]	@ (800110c <main+0x1dc>)
 8001080:	f000 fc90 	bl	80019a4 <HAL_ADC_GetValue>
 8001084:	4603      	mov	r3, r0
 8001086:	61fb      	str	r3, [r7, #28]
			temp_sensor = (heat_sensor_value * 0.07324) - 50;
 8001088:	69fb      	ldr	r3, [r7, #28]
 800108a:	4618      	mov	r0, r3
 800108c:	f7ff fa3a 	bl	8000504 <__aeabi_ui2d>
 8001090:	a317      	add	r3, pc, #92	@ (adr r3, 80010f0 <main+0x1c0>)
 8001092:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001096:	f7ff faaf 	bl	80005f8 <__aeabi_dmul>
 800109a:	4602      	mov	r2, r0
 800109c:	460b      	mov	r3, r1
 800109e:	4610      	mov	r0, r2
 80010a0:	4619      	mov	r1, r3
 80010a2:	f04f 0200 	mov.w	r2, #0
 80010a6:	4b1f      	ldr	r3, [pc, #124]	@ (8001124 <main+0x1f4>)
 80010a8:	f7ff f8ee 	bl	8000288 <__aeabi_dsub>
 80010ac:	4602      	mov	r2, r0
 80010ae:	460b      	mov	r3, r1
 80010b0:	e9c7 2302 	strd	r2, r3, [r7, #8]
			sprintf(uart_buffer, "The Temp Sensor has a value of: %1.2f Celsius.\n\r", temp_sensor);
 80010b4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80010b8:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80010bc:	491a      	ldr	r1, [pc, #104]	@ (8001128 <main+0x1f8>)
 80010be:	f004 f83f 	bl	8005140 <siprintf>
			HAL_UART_Transmit_IT(&usart1, (const uint8_t* )uart_buffer, 50);
 80010c2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010c6:	2232      	movs	r2, #50	@ 0x32
 80010c8:	4619      	mov	r1, r3
 80010ca:	4811      	ldr	r0, [pc, #68]	@ (8001110 <main+0x1e0>)
 80010cc:	f002 fc23 	bl	8003916 <HAL_UART_Transmit_IT>
		}
		HAL_ADC_Stop(&adc2_heat_sensor);
 80010d0:	480e      	ldr	r0, [pc, #56]	@ (800110c <main+0x1dc>)
 80010d2:	f000 fc11 	bl	80018f8 <HAL_ADC_Stop>

		Delay(5000); // Delay 5 sec
 80010d6:	f241 3088 	movw	r0, #5000	@ 0x1388
 80010da:	f000 f989 	bl	80013f0 <Delay>
		HAL_ADC_Start(&adc1_potensiometer);
 80010de:	e76d      	b.n	8000fbc <main+0x8c>

	// Stop PWM timer.
	HAL_TIM_PWM_Stop(&pwm_timer, TIM_CHANNEL_3);

	return Execution_Succesfull;
}
 80010e0:	4618      	mov	r0, r3
 80010e2:	3758      	adds	r7, #88	@ 0x58
 80010e4:	46bd      	mov	sp, r7
 80010e6:	bd80      	pop	{r7, pc}
 80010e8:	06177136 	.word	0x06177136
 80010ec:	3f47ffd1 	.word	0x3f47ffd1
 80010f0:	4cc25072 	.word	0x4cc25072
 80010f4:	3fb2bfdb 	.word	0x3fb2bfdb
 80010f8:	20000278 	.word	0x20000278
 80010fc:	40012000 	.word	0x40012000
 8001100:	200001f0 	.word	0x200001f0
 8001104:	20000288 	.word	0x20000288
 8001108:	40012100 	.word	0x40012100
 800110c:	20000234 	.word	0x20000234
 8001110:	20000298 	.word	0x20000298
 8001114:	200002e0 	.word	0x200002e0
 8001118:	40b00000 	.word	0x40b00000
 800111c:	40330000 	.word	0x40330000
 8001120:	08007448 	.word	0x08007448
 8001124:	40490000 	.word	0x40490000
 8001128:	08007478 	.word	0x08007478

0800112c <SystemClock_Config>:

ReturnStatus SystemClock_Config(Clock_Source_t clk)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b094      	sub	sp, #80	@ 0x50
 8001130:	af00      	add	r7, sp, #0
 8001132:	4603      	mov	r3, r0
 8001134:	71fb      	strb	r3, [r7, #7]
	RCC_OscInitTypeDef osc_init;
	RCC_ClkInitTypeDef clk_init;

	memset(&osc_init, 0, sizeof(osc_init));
 8001136:	f107 0320 	add.w	r3, r7, #32
 800113a:	2230      	movs	r2, #48	@ 0x30
 800113c:	2100      	movs	r1, #0
 800113e:	4618      	mov	r0, r3
 8001140:	f004 f861 	bl	8005206 <memset>
	memset(&clk_init, 0, sizeof(clk_init));
 8001144:	f107 030c 	add.w	r3, r7, #12
 8001148:	2214      	movs	r2, #20
 800114a:	2100      	movs	r1, #0
 800114c:	4618      	mov	r0, r3
 800114e:	f004 f85a 	bl	8005206 <memset>

	switch (clk)
 8001152:	79fb      	ldrb	r3, [r7, #7]
 8001154:	2b03      	cmp	r3, #3
 8001156:	f200 8084 	bhi.w	8001262 <SystemClock_Config+0x136>
 800115a:	a201      	add	r2, pc, #4	@ (adr r2, 8001160 <SystemClock_Config+0x34>)
 800115c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001160:	08001263 	.word	0x08001263
 8001164:	08001171 	.word	0x08001171
 8001168:	080011b9 	.word	0x080011b9
 800116c:	0800120d 	.word	0x0800120d
	{
		case HSI_16:
			break;
		case HSI_8:
			osc_init.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001170:	2302      	movs	r3, #2
 8001172:	623b      	str	r3, [r7, #32]
			osc_init.HSIState = RCC_HSI_ON;
 8001174:	2301      	movs	r3, #1
 8001176:	62fb      	str	r3, [r7, #44]	@ 0x2c
			if ( HAL_RCC_OscConfig(&osc_init) != HAL_OK )
 8001178:	f107 0320 	add.w	r3, r7, #32
 800117c:	4618      	mov	r0, r3
 800117e:	f001 f951 	bl	8002424 <HAL_RCC_OscConfig>
 8001182:	4603      	mov	r3, r0
 8001184:	2b00      	cmp	r3, #0
 8001186:	d001      	beq.n	800118c <SystemClock_Config+0x60>
				return Execution_Failed;
 8001188:	2301      	movs	r3, #1
 800118a:	e06b      	b.n	8001264 <SystemClock_Config+0x138>

			clk_init.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800118c:	230f      	movs	r3, #15
 800118e:	60fb      	str	r3, [r7, #12]
			clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001190:	2300      	movs	r3, #0
 8001192:	613b      	str	r3, [r7, #16]
			clk_init.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8001194:	2380      	movs	r3, #128	@ 0x80
 8001196:	617b      	str	r3, [r7, #20]
			clk_init.APB1CLKDivider = RCC_HCLK_DIV2;
 8001198:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800119c:	61bb      	str	r3, [r7, #24]
			clk_init.APB2CLKDivider = RCC_HCLK_DIV1;
 800119e:	2300      	movs	r3, #0
 80011a0:	61fb      	str	r3, [r7, #28]

			if ( HAL_RCC_ClockConfig(&clk_init, FLASH_ACR_LATENCY_0WS) != HAL_OK )
 80011a2:	f107 030c 	add.w	r3, r7, #12
 80011a6:	2100      	movs	r1, #0
 80011a8:	4618      	mov	r0, r3
 80011aa:	f001 fbb3 	bl	8002914 <HAL_RCC_ClockConfig>
 80011ae:	4603      	mov	r3, r0
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d055      	beq.n	8001260 <SystemClock_Config+0x134>
				return Execution_Failed;
 80011b4:	2301      	movs	r3, #1
 80011b6:	e055      	b.n	8001264 <SystemClock_Config+0x138>
			break;

		case HSE_4:
			osc_init.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80011b8:	2301      	movs	r3, #1
 80011ba:	623b      	str	r3, [r7, #32]
			osc_init.HSEState = RCC_HSE_ON; // YOU HAVE TO CHECK ON THE SCHEMATIC WHETHER HSE IS BYPASSED OR NOT!!!
 80011bc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80011c0:	627b      	str	r3, [r7, #36]	@ 0x24
			if ( HAL_RCC_OscConfig(&osc_init) != HAL_OK )
 80011c2:	f107 0320 	add.w	r3, r7, #32
 80011c6:	4618      	mov	r0, r3
 80011c8:	f001 f92c 	bl	8002424 <HAL_RCC_OscConfig>
 80011cc:	4603      	mov	r3, r0
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d001      	beq.n	80011d6 <SystemClock_Config+0xaa>
				return Execution_Failed;
 80011d2:	2301      	movs	r3, #1
 80011d4:	e046      	b.n	8001264 <SystemClock_Config+0x138>

			clk_init.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80011d6:	230f      	movs	r3, #15
 80011d8:	60fb      	str	r3, [r7, #12]
			clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 80011da:	2301      	movs	r3, #1
 80011dc:	613b      	str	r3, [r7, #16]
			clk_init.AHBCLKDivider = RCC_SYSCLK_DIV2;
 80011de:	2380      	movs	r3, #128	@ 0x80
 80011e0:	617b      	str	r3, [r7, #20]
			clk_init.APB1CLKDivider = RCC_HCLK_DIV2;
 80011e2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80011e6:	61bb      	str	r3, [r7, #24]
			clk_init.APB2CLKDivider = RCC_HCLK_DIV2;
 80011e8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80011ec:	61fb      	str	r3, [r7, #28]

			if ( HAL_RCC_ClockConfig(&clk_init, FLASH_ACR_LATENCY_0WS) != HAL_OK )
 80011ee:	f107 030c 	add.w	r3, r7, #12
 80011f2:	2100      	movs	r1, #0
 80011f4:	4618      	mov	r0, r3
 80011f6:	f001 fb8d 	bl	8002914 <HAL_RCC_ClockConfig>
 80011fa:	4603      	mov	r3, r0
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d001      	beq.n	8001204 <SystemClock_Config+0xd8>
				return Execution_Failed;
 8001200:	2301      	movs	r3, #1
 8001202:	e02f      	b.n	8001264 <SystemClock_Config+0x138>

			__HAL_RCC_HSI_DISABLE(); //Disable HSI to reduce Power Consumption.
 8001204:	4b19      	ldr	r3, [pc, #100]	@ (800126c <SystemClock_Config+0x140>)
 8001206:	2200      	movs	r2, #0
 8001208:	601a      	str	r2, [r3, #0]

			break;
 800120a:	e02a      	b.n	8001262 <SystemClock_Config+0x136>

		case HSE_2:
				osc_init.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800120c:	2301      	movs	r3, #1
 800120e:	623b      	str	r3, [r7, #32]
				osc_init.HSEState = RCC_HSE_ON; // YOU HAVE TO CHECK ON THE SCHEMATIC WHETHER HSE IS BYPASSED OR NOT!!!
 8001210:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001214:	627b      	str	r3, [r7, #36]	@ 0x24
				if ( HAL_RCC_OscConfig(&osc_init) != HAL_OK )
 8001216:	f107 0320 	add.w	r3, r7, #32
 800121a:	4618      	mov	r0, r3
 800121c:	f001 f902 	bl	8002424 <HAL_RCC_OscConfig>
 8001220:	4603      	mov	r3, r0
 8001222:	2b00      	cmp	r3, #0
 8001224:	d001      	beq.n	800122a <SystemClock_Config+0xfe>
					return Execution_Failed;
 8001226:	2301      	movs	r3, #1
 8001228:	e01c      	b.n	8001264 <SystemClock_Config+0x138>

				clk_init.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800122a:	230f      	movs	r3, #15
 800122c:	60fb      	str	r3, [r7, #12]
				clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 800122e:	2301      	movs	r3, #1
 8001230:	613b      	str	r3, [r7, #16]
				clk_init.AHBCLKDivider = RCC_SYSCLK_DIV4;
 8001232:	2390      	movs	r3, #144	@ 0x90
 8001234:	617b      	str	r3, [r7, #20]
				clk_init.APB1CLKDivider = RCC_HCLK_DIV2;
 8001236:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800123a:	61bb      	str	r3, [r7, #24]
				clk_init.APB2CLKDivider = RCC_HCLK_DIV2;
 800123c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001240:	61fb      	str	r3, [r7, #28]

				if ( HAL_RCC_ClockConfig(&clk_init, FLASH_ACR_LATENCY_0WS) != HAL_OK )
 8001242:	f107 030c 	add.w	r3, r7, #12
 8001246:	2100      	movs	r1, #0
 8001248:	4618      	mov	r0, r3
 800124a:	f001 fb63 	bl	8002914 <HAL_RCC_ClockConfig>
 800124e:	4603      	mov	r3, r0
 8001250:	2b00      	cmp	r3, #0
 8001252:	d001      	beq.n	8001258 <SystemClock_Config+0x12c>
					return Execution_Failed;
 8001254:	2301      	movs	r3, #1
 8001256:	e005      	b.n	8001264 <SystemClock_Config+0x138>

				__HAL_RCC_HSI_DISABLE(); //Disable HSI to reduce Power Consumption.
 8001258:	4b04      	ldr	r3, [pc, #16]	@ (800126c <SystemClock_Config+0x140>)
 800125a:	2200      	movs	r2, #0
 800125c:	601a      	str	r2, [r3, #0]

				break;
 800125e:	e000      	b.n	8001262 <SystemClock_Config+0x136>
			break;
 8001260:	bf00      	nop
				break;
#endif
		default:
	}

	return Execution_Succesfull;
 8001262:	2300      	movs	r3, #0
}
 8001264:	4618      	mov	r0, r3
 8001266:	3750      	adds	r7, #80	@ 0x50
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}
 800126c:	42470000 	.word	0x42470000

08001270 <ADC_Config>:

ReturnStatus ADC_Config(ADC_HandleTypeDef *adc_handle, ADC_TypeDef *adc_instance, ADC_ChannelConfTypeDef *channel, uint32_t channel_num)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b084      	sub	sp, #16
 8001274:	af00      	add	r7, sp, #0
 8001276:	60f8      	str	r0, [r7, #12]
 8001278:	60b9      	str	r1, [r7, #8]
 800127a:	607a      	str	r2, [r7, #4]
 800127c:	603b      	str	r3, [r7, #0]
	memset(adc_handle, 0, sizeof(*adc_handle));
 800127e:	2244      	movs	r2, #68	@ 0x44
 8001280:	2100      	movs	r1, #0
 8001282:	68f8      	ldr	r0, [r7, #12]
 8001284:	f003 ffbf 	bl	8005206 <memset>
	memset(adc_instance, 0, sizeof(*adc_instance));
 8001288:	2250      	movs	r2, #80	@ 0x50
 800128a:	2100      	movs	r1, #0
 800128c:	68b8      	ldr	r0, [r7, #8]
 800128e:	f003 ffba 	bl	8005206 <memset>
	memset(channel, 0, sizeof(*channel));
 8001292:	2210      	movs	r2, #16
 8001294:	2100      	movs	r1, #0
 8001296:	6878      	ldr	r0, [r7, #4]
 8001298:	f003 ffb5 	bl	8005206 <memset>

	adc_handle->Instance = adc_instance;
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	68ba      	ldr	r2, [r7, #8]
 80012a0:	601a      	str	r2, [r3, #0]
	adc_handle->Init.Resolution = ADC_RESOLUTION_12B;
 80012a2:	68fb      	ldr	r3, [r7, #12]
 80012a4:	2200      	movs	r2, #0
 80012a6:	609a      	str	r2, [r3, #8]
	adc_handle->Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	2201      	movs	r2, #1
 80012ac:	615a      	str	r2, [r3, #20]
	adc_handle->Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80012ae:	68fb      	ldr	r3, [r7, #12]
 80012b0:	2200      	movs	r2, #0
 80012b2:	60da      	str	r2, [r3, #12]
	adc_handle->Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80012ba:	605a      	str	r2, [r3, #4]

	if( HAL_ADC_Init(adc_handle) != HAL_OK){
 80012bc:	68f8      	ldr	r0, [r7, #12]
 80012be:	f000 fa85 	bl	80017cc <HAL_ADC_Init>
 80012c2:	4603      	mov	r3, r0
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d001      	beq.n	80012cc <ADC_Config+0x5c>
		return Execution_Failed;
 80012c8:	2301      	movs	r3, #1
 80012ca:	e012      	b.n	80012f2 <ADC_Config+0x82>
	}

	channel->Channel = channel_num;
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	683a      	ldr	r2, [r7, #0]
 80012d0:	601a      	str	r2, [r3, #0]
	channel->Rank = channel_num;
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	683a      	ldr	r2, [r7, #0]
 80012d6:	605a      	str	r2, [r3, #4]
	channel->SamplingTime = ADC_SAMPLETIME_56CYCLES;
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	2203      	movs	r2, #3
 80012dc:	609a      	str	r2, [r3, #8]

	if( HAL_ADC_ConfigChannel(adc_handle, channel) != HAL_OK){
 80012de:	6879      	ldr	r1, [r7, #4]
 80012e0:	68f8      	ldr	r0, [r7, #12]
 80012e2:	f000 fb6d 	bl	80019c0 <HAL_ADC_ConfigChannel>
 80012e6:	4603      	mov	r3, r0
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d001      	beq.n	80012f0 <ADC_Config+0x80>
		return Execution_Failed;
 80012ec:	2301      	movs	r3, #1
 80012ee:	e000      	b.n	80012f2 <ADC_Config+0x82>
	}

	return Execution_Succesfull;
 80012f0:	2300      	movs	r3, #0
}
 80012f2:	4618      	mov	r0, r3
 80012f4:	3710      	adds	r7, #16
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bd80      	pop	{r7, pc}
	...

080012fc <USART1_Config>:

ReturnStatus USART1_Config(UART_HandleTypeDef *uart_handle)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b082      	sub	sp, #8
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
	memset(uart_handle, 0, sizeof(*uart_handle));
 8001304:	2248      	movs	r2, #72	@ 0x48
 8001306:	2100      	movs	r1, #0
 8001308:	6878      	ldr	r0, [r7, #4]
 800130a:	f003 ff7c 	bl	8005206 <memset>

	uart_handle->Instance = USART1;
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	4a12      	ldr	r2, [pc, #72]	@ (800135c <USART1_Config+0x60>)
 8001312:	601a      	str	r2, [r3, #0]
	uart_handle->Init.BaudRate = 115200;
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800131a:	605a      	str	r2, [r3, #4]
	uart_handle->Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	2200      	movs	r2, #0
 8001320:	619a      	str	r2, [r3, #24]
	uart_handle->Init.Mode = UART_MODE_TX;
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	2208      	movs	r2, #8
 8001326:	615a      	str	r2, [r3, #20]
	uart_handle->Init.OverSampling = UART_OVERSAMPLING_16;
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	2200      	movs	r2, #0
 800132c:	61da      	str	r2, [r3, #28]
	uart_handle->Init.Parity = UART_PARITY_NONE;
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	2200      	movs	r2, #0
 8001332:	611a      	str	r2, [r3, #16]
	uart_handle->Init.StopBits = UART_STOPBITS_1;
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	2200      	movs	r2, #0
 8001338:	60da      	str	r2, [r3, #12]
	uart_handle->Init.WordLength = UART_WORDLENGTH_8B;
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	2200      	movs	r2, #0
 800133e:	609a      	str	r2, [r3, #8]

	if( HAL_UART_Init(uart_handle) != HAL_OK )
 8001340:	6878      	ldr	r0, [r7, #4]
 8001342:	f002 fa98 	bl	8003876 <HAL_UART_Init>
 8001346:	4603      	mov	r3, r0
 8001348:	2b00      	cmp	r3, #0
 800134a:	d001      	beq.n	8001350 <USART1_Config+0x54>
		return Execution_Failed;
 800134c:	2301      	movs	r3, #1
 800134e:	e000      	b.n	8001352 <USART1_Config+0x56>

	return Execution_Succesfull;
 8001350:	2300      	movs	r3, #0

}
 8001352:	4618      	mov	r0, r3
 8001354:	3708      	adds	r7, #8
 8001356:	46bd      	mov	sp, r7
 8001358:	bd80      	pop	{r7, pc}
 800135a:	bf00      	nop
 800135c:	40011000 	.word	0x40011000

08001360 <TIM2_PWM_Config>:

ReturnStatus TIM2_PWM_Config(TIM_HandleTypeDef *timer)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b08a      	sub	sp, #40	@ 0x28
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
	memset(timer, 0, sizeof(*timer));
 8001368:	2248      	movs	r2, #72	@ 0x48
 800136a:	2100      	movs	r1, #0
 800136c:	6878      	ldr	r0, [r7, #4]
 800136e:	f003 ff4a 	bl	8005206 <memset>

	TIM_OC_InitTypeDef pwm_config;
	memset(&pwm_config, 0, sizeof(pwm_config));
 8001372:	f107 030c 	add.w	r3, r7, #12
 8001376:	221c      	movs	r2, #28
 8001378:	2100      	movs	r1, #0
 800137a:	4618      	mov	r0, r3
 800137c:	f003 ff43 	bl	8005206 <memset>

	timer->Instance = TIM2;
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001386:	601a      	str	r2, [r3, #0]
	timer->Init.Prescaler = 799;
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	f240 321f 	movw	r2, #799	@ 0x31f
 800138e:	605a      	str	r2, [r3, #4]
	timer->Init.CounterMode = TIM_COUNTERMODE_UP;
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	2200      	movs	r2, #0
 8001394:	609a      	str	r2, [r3, #8]
	timer->Init.Period = 19;
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	2213      	movs	r2, #19
 800139a:	60da      	str	r2, [r3, #12]
	timer->Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	2200      	movs	r2, #0
 80013a0:	619a      	str	r2, [r3, #24]
	timer->Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	2200      	movs	r2, #0
 80013a6:	611a      	str	r2, [r3, #16]
	timer->Init.RepetitionCounter = 0;
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	2200      	movs	r2, #0
 80013ac:	615a      	str	r2, [r3, #20]

	if( HAL_TIM_PWM_Init(timer) != HAL_OK)
 80013ae:	6878      	ldr	r0, [r7, #4]
 80013b0:	f001 fcd0 	bl	8002d54 <HAL_TIM_PWM_Init>
 80013b4:	4603      	mov	r3, r0
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d001      	beq.n	80013be <TIM2_PWM_Config+0x5e>
		return Execution_Failed;
 80013ba:	2301      	movs	r3, #1
 80013bc:	e014      	b.n	80013e8 <TIM2_PWM_Config+0x88>

	pwm_config.OCMode = TIM_OCMODE_PWM1;
 80013be:	2360      	movs	r3, #96	@ 0x60
 80013c0:	60fb      	str	r3, [r7, #12]
	//pwm_config.Pulse = ( timer->Init.Period * 80 ) / 100; //-> 50% Duty Cycle
	pwm_config.Pulse = 0;
 80013c2:	2300      	movs	r3, #0
 80013c4:	613b      	str	r3, [r7, #16]
	pwm_config.OCPolarity = TIM_OCPOLARITY_HIGH;
 80013c6:	2300      	movs	r3, #0
 80013c8:	617b      	str	r3, [r7, #20]
	pwm_config.OCFastMode = TIM_OCFAST_DISABLE;
 80013ca:	2300      	movs	r3, #0
 80013cc:	61fb      	str	r3, [r7, #28]

	if (HAL_TIM_PWM_ConfigChannel(timer, &pwm_config, TIM_CHANNEL_3) != HAL_OK)
 80013ce:	f107 030c 	add.w	r3, r7, #12
 80013d2:	2208      	movs	r2, #8
 80013d4:	4619      	mov	r1, r3
 80013d6:	6878      	ldr	r0, [r7, #4]
 80013d8:	f001 fec4 	bl	8003164 <HAL_TIM_PWM_ConfigChannel>
 80013dc:	4603      	mov	r3, r0
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d001      	beq.n	80013e6 <TIM2_PWM_Config+0x86>
		return Execution_Failed;
 80013e2:	2301      	movs	r3, #1
 80013e4:	e000      	b.n	80013e8 <TIM2_PWM_Config+0x88>

	return Execution_Succesfull;
 80013e6:	2300      	movs	r3, #0

}
 80013e8:	4618      	mov	r0, r3
 80013ea:	3728      	adds	r7, #40	@ 0x28
 80013ec:	46bd      	mov	sp, r7
 80013ee:	bd80      	pop	{r7, pc}

080013f0 <Delay>:
void Delay(uint32_t ms)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b084      	sub	sp, #16
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
	DWT->CTRL |= (1 << 0); // Enable the DTW counter of the CortexM4
 80013f8:	4b10      	ldr	r3, [pc, #64]	@ (800143c <Delay+0x4c>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	4a0f      	ldr	r2, [pc, #60]	@ (800143c <Delay+0x4c>)
 80013fe:	f043 0301 	orr.w	r3, r3, #1
 8001402:	6013      	str	r3, [r2, #0]
	uint32_t start = DWT->CYCCNT;
 8001404:	4b0d      	ldr	r3, [pc, #52]	@ (800143c <Delay+0x4c>)
 8001406:	685b      	ldr	r3, [r3, #4]
 8001408:	60fb      	str	r3, [r7, #12]
	uint32_t ticks = ms * (HAL_RCC_GetHCLKFreq() / 1000);
 800140a:	f001 fc6f 	bl	8002cec <HAL_RCC_GetHCLKFreq>
 800140e:	4603      	mov	r3, r0
 8001410:	4a0b      	ldr	r2, [pc, #44]	@ (8001440 <Delay+0x50>)
 8001412:	fba2 2303 	umull	r2, r3, r2, r3
 8001416:	099a      	lsrs	r2, r3, #6
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	fb02 f303 	mul.w	r3, r2, r3
 800141e:	60bb      	str	r3, [r7, #8]

	while ((DWT->CYCCNT - start) < ticks);
 8001420:	bf00      	nop
 8001422:	4b06      	ldr	r3, [pc, #24]	@ (800143c <Delay+0x4c>)
 8001424:	685a      	ldr	r2, [r3, #4]
 8001426:	68fb      	ldr	r3, [r7, #12]
 8001428:	1ad3      	subs	r3, r2, r3
 800142a:	68ba      	ldr	r2, [r7, #8]
 800142c:	429a      	cmp	r2, r3
 800142e:	d8f8      	bhi.n	8001422 <Delay+0x32>
}
 8001430:	bf00      	nop
 8001432:	bf00      	nop
 8001434:	3710      	adds	r7, #16
 8001436:	46bd      	mov	sp, r7
 8001438:	bd80      	pop	{r7, pc}
 800143a:	bf00      	nop
 800143c:	e0001000 	.word	0xe0001000
 8001440:	10624dd3 	.word	0x10624dd3

08001444 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001444:	b480      	push	{r7}
 8001446:	b083      	sub	sp, #12
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]

}
 800144c:	bf00      	nop
 800144e:	370c      	adds	r7, #12
 8001450:	46bd      	mov	sp, r7
 8001452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001456:	4770      	bx	lr

08001458 <HAL_MspInit>:

#include <string.h>
#include "stm32f4xx_hal.h"

void HAL_MspInit(void)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	af00      	add	r7, sp, #0

	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800145c:	2003      	movs	r0, #3
 800145e:	f000 fd65 	bl	8001f2c <HAL_NVIC_SetPriorityGrouping>

	// Enable necessary IRQs
	HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8001462:	2200      	movs	r2, #0
 8001464:	2100      	movs	r1, #0
 8001466:	f06f 000b 	mvn.w	r0, #11
 800146a:	f000 fd6a 	bl	8001f42 <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 800146e:	2200      	movs	r2, #0
 8001470:	2100      	movs	r1, #0
 8001472:	f06f 000a 	mvn.w	r0, #10
 8001476:	f000 fd64 	bl	8001f42 <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 800147a:	2200      	movs	r2, #0
 800147c:	2100      	movs	r1, #0
 800147e:	f06f 0009 	mvn.w	r0, #9
 8001482:	f000 fd5e 	bl	8001f42 <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(SysTick_IRQn, 3, 0);
 8001486:	2200      	movs	r2, #0
 8001488:	2103      	movs	r1, #3
 800148a:	f04f 30ff 	mov.w	r0, #4294967295
 800148e:	f000 fd58 	bl	8001f42 <HAL_NVIC_SetPriority>

	HAL_NVIC_EnableIRQ(MemoryManagement_IRQn);
 8001492:	f06f 000b 	mvn.w	r0, #11
 8001496:	f000 fd70 	bl	8001f7a <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ(BusFault_IRQn);
 800149a:	f06f 000a 	mvn.w	r0, #10
 800149e:	f000 fd6c 	bl	8001f7a <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ(UsageFault_IRQn);
 80014a2:	f06f 0009 	mvn.w	r0, #9
 80014a6:	f000 fd68 	bl	8001f7a <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ(SysTick_IRQn);
 80014aa:	f04f 30ff 	mov.w	r0, #4294967295
 80014ae:	f000 fd64 	bl	8001f7a <HAL_NVIC_EnableIRQ>

}
 80014b2:	bf00      	nop
 80014b4:	bd80      	pop	{r7, pc}
	...

080014b8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b08a      	sub	sp, #40	@ 0x28
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
	UNUSED(hadc);
	GPIO_InitTypeDef gpio_analog;

	memset(&gpio_analog, 0, sizeof(gpio_analog));
 80014c0:	f107 0314 	add.w	r3, r7, #20
 80014c4:	2214      	movs	r2, #20
 80014c6:	2100      	movs	r1, #0
 80014c8:	4618      	mov	r0, r3
 80014ca:	f003 fe9c 	bl	8005206 <memset>

	// Enable the clocks.
	__HAL_RCC_ADC1_CLK_ENABLE();
 80014ce:	2300      	movs	r3, #0
 80014d0:	613b      	str	r3, [r7, #16]
 80014d2:	4b1d      	ldr	r3, [pc, #116]	@ (8001548 <HAL_ADC_MspInit+0x90>)
 80014d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014d6:	4a1c      	ldr	r2, [pc, #112]	@ (8001548 <HAL_ADC_MspInit+0x90>)
 80014d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80014dc:	6453      	str	r3, [r2, #68]	@ 0x44
 80014de:	4b1a      	ldr	r3, [pc, #104]	@ (8001548 <HAL_ADC_MspInit+0x90>)
 80014e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80014e6:	613b      	str	r3, [r7, #16]
 80014e8:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_ADC2_CLK_ENABLE();
 80014ea:	2300      	movs	r3, #0
 80014ec:	60fb      	str	r3, [r7, #12]
 80014ee:	4b16      	ldr	r3, [pc, #88]	@ (8001548 <HAL_ADC_MspInit+0x90>)
 80014f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014f2:	4a15      	ldr	r2, [pc, #84]	@ (8001548 <HAL_ADC_MspInit+0x90>)
 80014f4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80014f8:	6453      	str	r3, [r2, #68]	@ 0x44
 80014fa:	4b13      	ldr	r3, [pc, #76]	@ (8001548 <HAL_ADC_MspInit+0x90>)
 80014fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014fe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001502:	60fb      	str	r3, [r7, #12]
 8001504:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001506:	2300      	movs	r3, #0
 8001508:	60bb      	str	r3, [r7, #8]
 800150a:	4b0f      	ldr	r3, [pc, #60]	@ (8001548 <HAL_ADC_MspInit+0x90>)
 800150c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800150e:	4a0e      	ldr	r2, [pc, #56]	@ (8001548 <HAL_ADC_MspInit+0x90>)
 8001510:	f043 0301 	orr.w	r3, r3, #1
 8001514:	6313      	str	r3, [r2, #48]	@ 0x30
 8001516:	4b0c      	ldr	r3, [pc, #48]	@ (8001548 <HAL_ADC_MspInit+0x90>)
 8001518:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800151a:	f003 0301 	and.w	r3, r3, #1
 800151e:	60bb      	str	r3, [r7, #8]
 8001520:	68bb      	ldr	r3, [r7, #8]

	gpio_analog.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 8001522:	2303      	movs	r3, #3
 8001524:	617b      	str	r3, [r7, #20]
	gpio_analog.Speed = GPIO_SPEED_FREQ_LOW;
 8001526:	2300      	movs	r3, #0
 8001528:	623b      	str	r3, [r7, #32]
	gpio_analog.Pull = GPIO_NOPULL;
 800152a:	2300      	movs	r3, #0
 800152c:	61fb      	str	r3, [r7, #28]
	gpio_analog.Mode = GPIO_MODE_ANALOG;
 800152e:	2303      	movs	r3, #3
 8001530:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOA, &gpio_analog);
 8001532:	f107 0314 	add.w	r3, r7, #20
 8001536:	4619      	mov	r1, r3
 8001538:	4804      	ldr	r0, [pc, #16]	@ (800154c <HAL_ADC_MspInit+0x94>)
 800153a:	f000 fdd7 	bl	80020ec <HAL_GPIO_Init>

}
 800153e:	bf00      	nop
 8001540:	3728      	adds	r7, #40	@ 0x28
 8001542:	46bd      	mov	sp, r7
 8001544:	bd80      	pop	{r7, pc}
 8001546:	bf00      	nop
 8001548:	40023800 	.word	0x40023800
 800154c:	40020000 	.word	0x40020000

08001550 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b08a      	sub	sp, #40	@ 0x28
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
	UNUSED(huart);
	GPIO_InitTypeDef gpio_uart;

	memset(&gpio_uart, 0, sizeof(gpio_uart));
 8001558:	f107 0314 	add.w	r3, r7, #20
 800155c:	2214      	movs	r2, #20
 800155e:	2100      	movs	r1, #0
 8001560:	4618      	mov	r0, r3
 8001562:	f003 fe50 	bl	8005206 <memset>

	// Enable the UART and GPIO PORTB clock.
	__HAL_RCC_USART1_CLK_ENABLE();
 8001566:	2300      	movs	r3, #0
 8001568:	613b      	str	r3, [r7, #16]
 800156a:	4b1b      	ldr	r3, [pc, #108]	@ (80015d8 <HAL_UART_MspInit+0x88>)
 800156c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800156e:	4a1a      	ldr	r2, [pc, #104]	@ (80015d8 <HAL_UART_MspInit+0x88>)
 8001570:	f043 0310 	orr.w	r3, r3, #16
 8001574:	6453      	str	r3, [r2, #68]	@ 0x44
 8001576:	4b18      	ldr	r3, [pc, #96]	@ (80015d8 <HAL_UART_MspInit+0x88>)
 8001578:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800157a:	f003 0310 	and.w	r3, r3, #16
 800157e:	613b      	str	r3, [r7, #16]
 8001580:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001582:	2300      	movs	r3, #0
 8001584:	60fb      	str	r3, [r7, #12]
 8001586:	4b14      	ldr	r3, [pc, #80]	@ (80015d8 <HAL_UART_MspInit+0x88>)
 8001588:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800158a:	4a13      	ldr	r2, [pc, #76]	@ (80015d8 <HAL_UART_MspInit+0x88>)
 800158c:	f043 0302 	orr.w	r3, r3, #2
 8001590:	6313      	str	r3, [r2, #48]	@ 0x30
 8001592:	4b11      	ldr	r3, [pc, #68]	@ (80015d8 <HAL_UART_MspInit+0x88>)
 8001594:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001596:	f003 0302 	and.w	r3, r3, #2
 800159a:	60fb      	str	r3, [r7, #12]
 800159c:	68fb      	ldr	r3, [r7, #12]

	gpio_uart.Pin = GPIO_PIN_6 | GPIO_PIN_7;
 800159e:	23c0      	movs	r3, #192	@ 0xc0
 80015a0:	617b      	str	r3, [r7, #20]
	gpio_uart.Speed = GPIO_SPEED_FREQ_LOW;
 80015a2:	2300      	movs	r3, #0
 80015a4:	623b      	str	r3, [r7, #32]
	gpio_uart.Mode = GPIO_MODE_AF_PP;
 80015a6:	2302      	movs	r3, #2
 80015a8:	61bb      	str	r3, [r7, #24]
	gpio_uart.Alternate = GPIO_AF7_USART1;
 80015aa:	2307      	movs	r3, #7
 80015ac:	627b      	str	r3, [r7, #36]	@ 0x24
	gpio_uart.Pull = GPIO_PULLUP;
 80015ae:	2301      	movs	r3, #1
 80015b0:	61fb      	str	r3, [r7, #28]

	HAL_GPIO_Init(GPIOB, &gpio_uart);
 80015b2:	f107 0314 	add.w	r3, r7, #20
 80015b6:	4619      	mov	r1, r3
 80015b8:	4808      	ldr	r0, [pc, #32]	@ (80015dc <HAL_UART_MspInit+0x8c>)
 80015ba:	f000 fd97 	bl	80020ec <HAL_GPIO_Init>

	HAL_NVIC_SetPriority(USART1_IRQn, 15, 0);
 80015be:	2200      	movs	r2, #0
 80015c0:	210f      	movs	r1, #15
 80015c2:	2025      	movs	r0, #37	@ 0x25
 80015c4:	f000 fcbd 	bl	8001f42 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(USART1_IRQn);
 80015c8:	2025      	movs	r0, #37	@ 0x25
 80015ca:	f000 fcd6 	bl	8001f7a <HAL_NVIC_EnableIRQ>

}
 80015ce:	bf00      	nop
 80015d0:	3728      	adds	r7, #40	@ 0x28
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bd80      	pop	{r7, pc}
 80015d6:	bf00      	nop
 80015d8:	40023800 	.word	0x40023800
 80015dc:	40020400 	.word	0x40020400

080015e0 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b08a      	sub	sp, #40	@ 0x28
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
	UNUSED(htim);

	GPIO_InitTypeDef pwm_gpio;
	memset(&pwm_gpio, 0, sizeof(pwm_gpio));
 80015e8:	f107 0314 	add.w	r3, r7, #20
 80015ec:	2214      	movs	r2, #20
 80015ee:	2100      	movs	r1, #0
 80015f0:	4618      	mov	r0, r3
 80015f2:	f003 fe08 	bl	8005206 <memset>

	// Enable clock in TIM8.
	__HAL_RCC_TIM2_CLK_ENABLE();
 80015f6:	2300      	movs	r3, #0
 80015f8:	613b      	str	r3, [r7, #16]
 80015fa:	4b1b      	ldr	r3, [pc, #108]	@ (8001668 <HAL_TIM_PWM_MspInit+0x88>)
 80015fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015fe:	4a1a      	ldr	r2, [pc, #104]	@ (8001668 <HAL_TIM_PWM_MspInit+0x88>)
 8001600:	f043 0301 	orr.w	r3, r3, #1
 8001604:	6413      	str	r3, [r2, #64]	@ 0x40
 8001606:	4b18      	ldr	r3, [pc, #96]	@ (8001668 <HAL_TIM_PWM_MspInit+0x88>)
 8001608:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800160a:	f003 0301 	and.w	r3, r3, #1
 800160e:	613b      	str	r3, [r7, #16]
 8001610:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001612:	2300      	movs	r3, #0
 8001614:	60fb      	str	r3, [r7, #12]
 8001616:	4b14      	ldr	r3, [pc, #80]	@ (8001668 <HAL_TIM_PWM_MspInit+0x88>)
 8001618:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800161a:	4a13      	ldr	r2, [pc, #76]	@ (8001668 <HAL_TIM_PWM_MspInit+0x88>)
 800161c:	f043 0301 	orr.w	r3, r3, #1
 8001620:	6313      	str	r3, [r2, #48]	@ 0x30
 8001622:	4b11      	ldr	r3, [pc, #68]	@ (8001668 <HAL_TIM_PWM_MspInit+0x88>)
 8001624:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001626:	f003 0301 	and.w	r3, r3, #1
 800162a:	60fb      	str	r3, [r7, #12]
 800162c:	68fb      	ldr	r3, [r7, #12]

	pwm_gpio.Pin = GPIO_PIN_2;
 800162e:	2304      	movs	r3, #4
 8001630:	617b      	str	r3, [r7, #20]
	pwm_gpio.Speed = GPIO_SPEED_FREQ_LOW;
 8001632:	2300      	movs	r3, #0
 8001634:	623b      	str	r3, [r7, #32]
	pwm_gpio.Mode = GPIO_MODE_AF_PP;
 8001636:	2302      	movs	r3, #2
 8001638:	61bb      	str	r3, [r7, #24]
	pwm_gpio.Alternate = GPIO_AF1_TIM2;
 800163a:	2301      	movs	r3, #1
 800163c:	627b      	str	r3, [r7, #36]	@ 0x24
	pwm_gpio.Pull = GPIO_NOPULL;
 800163e:	2300      	movs	r3, #0
 8001640:	61fb      	str	r3, [r7, #28]

	HAL_GPIO_Init(GPIOA, &pwm_gpio);
 8001642:	f107 0314 	add.w	r3, r7, #20
 8001646:	4619      	mov	r1, r3
 8001648:	4808      	ldr	r0, [pc, #32]	@ (800166c <HAL_TIM_PWM_MspInit+0x8c>)
 800164a:	f000 fd4f 	bl	80020ec <HAL_GPIO_Init>

	HAL_NVIC_SetPriority(TIM2_IRQn, 15, 0);
 800164e:	2200      	movs	r2, #0
 8001650:	210f      	movs	r1, #15
 8001652:	201c      	movs	r0, #28
 8001654:	f000 fc75 	bl	8001f42 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001658:	201c      	movs	r0, #28
 800165a:	f000 fc8e 	bl	8001f7a <HAL_NVIC_EnableIRQ>
}
 800165e:	bf00      	nop
 8001660:	3728      	adds	r7, #40	@ 0x28
 8001662:	46bd      	mov	sp, r7
 8001664:	bd80      	pop	{r7, pc}
 8001666:	bf00      	nop
 8001668:	40023800 	.word	0x40023800
 800166c:	40020000 	.word	0x40020000

08001670 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001670:	b480      	push	{r7}
 8001672:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001674:	4b06      	ldr	r3, [pc, #24]	@ (8001690 <SystemInit+0x20>)
 8001676:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800167a:	4a05      	ldr	r2, [pc, #20]	@ (8001690 <SystemInit+0x20>)
 800167c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001680:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001684:	bf00      	nop
 8001686:	46bd      	mov	sp, r7
 8001688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168c:	4770      	bx	lr
 800168e:	bf00      	nop
 8001690:	e000ed00 	.word	0xe000ed00

08001694 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001694:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80016cc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001698:	f7ff ffea 	bl	8001670 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800169c:	480c      	ldr	r0, [pc, #48]	@ (80016d0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800169e:	490d      	ldr	r1, [pc, #52]	@ (80016d4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80016a0:	4a0d      	ldr	r2, [pc, #52]	@ (80016d8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80016a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016a4:	e002      	b.n	80016ac <LoopCopyDataInit>

080016a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016aa:	3304      	adds	r3, #4

080016ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016b0:	d3f9      	bcc.n	80016a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016b2:	4a0a      	ldr	r2, [pc, #40]	@ (80016dc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80016b4:	4c0a      	ldr	r4, [pc, #40]	@ (80016e0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80016b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016b8:	e001      	b.n	80016be <LoopFillZerobss>

080016ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016bc:	3204      	adds	r2, #4

080016be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80016c0:	d3fb      	bcc.n	80016ba <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80016c2:	f003 fdf3 	bl	80052ac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80016c6:	f7ff fc33 	bl	8000f30 <main>
  bx  lr    
 80016ca:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80016cc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80016d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80016d4:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80016d8:	08007848 	.word	0x08007848
  ldr r2, =_sbss
 80016dc:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80016e0:	2000047c 	.word	0x2000047c

080016e4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80016e4:	e7fe      	b.n	80016e4 <ADC_IRQHandler>
	...

080016e8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80016ec:	4b0e      	ldr	r3, [pc, #56]	@ (8001728 <HAL_Init+0x40>)
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	4a0d      	ldr	r2, [pc, #52]	@ (8001728 <HAL_Init+0x40>)
 80016f2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80016f6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80016f8:	4b0b      	ldr	r3, [pc, #44]	@ (8001728 <HAL_Init+0x40>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	4a0a      	ldr	r2, [pc, #40]	@ (8001728 <HAL_Init+0x40>)
 80016fe:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001702:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001704:	4b08      	ldr	r3, [pc, #32]	@ (8001728 <HAL_Init+0x40>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	4a07      	ldr	r2, [pc, #28]	@ (8001728 <HAL_Init+0x40>)
 800170a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800170e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001710:	2003      	movs	r0, #3
 8001712:	f000 fc0b 	bl	8001f2c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001716:	2000      	movs	r0, #0
 8001718:	f000 f808 	bl	800172c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800171c:	f7ff fe9c 	bl	8001458 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001720:	2300      	movs	r3, #0
}
 8001722:	4618      	mov	r0, r3
 8001724:	bd80      	pop	{r7, pc}
 8001726:	bf00      	nop
 8001728:	40023c00 	.word	0x40023c00

0800172c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b082      	sub	sp, #8
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001734:	4b12      	ldr	r3, [pc, #72]	@ (8001780 <HAL_InitTick+0x54>)
 8001736:	681a      	ldr	r2, [r3, #0]
 8001738:	4b12      	ldr	r3, [pc, #72]	@ (8001784 <HAL_InitTick+0x58>)
 800173a:	781b      	ldrb	r3, [r3, #0]
 800173c:	4619      	mov	r1, r3
 800173e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001742:	fbb3 f3f1 	udiv	r3, r3, r1
 8001746:	fbb2 f3f3 	udiv	r3, r2, r3
 800174a:	4618      	mov	r0, r3
 800174c:	f000 fc23 	bl	8001f96 <HAL_SYSTICK_Config>
 8001750:	4603      	mov	r3, r0
 8001752:	2b00      	cmp	r3, #0
 8001754:	d001      	beq.n	800175a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001756:	2301      	movs	r3, #1
 8001758:	e00e      	b.n	8001778 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	2b0f      	cmp	r3, #15
 800175e:	d80a      	bhi.n	8001776 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001760:	2200      	movs	r2, #0
 8001762:	6879      	ldr	r1, [r7, #4]
 8001764:	f04f 30ff 	mov.w	r0, #4294967295
 8001768:	f000 fbeb 	bl	8001f42 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800176c:	4a06      	ldr	r2, [pc, #24]	@ (8001788 <HAL_InitTick+0x5c>)
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001772:	2300      	movs	r3, #0
 8001774:	e000      	b.n	8001778 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001776:	2301      	movs	r3, #1
}
 8001778:	4618      	mov	r0, r3
 800177a:	3708      	adds	r7, #8
 800177c:	46bd      	mov	sp, r7
 800177e:	bd80      	pop	{r7, pc}
 8001780:	20000000 	.word	0x20000000
 8001784:	20000008 	.word	0x20000008
 8001788:	20000004 	.word	0x20000004

0800178c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800178c:	b480      	push	{r7}
 800178e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001790:	4b06      	ldr	r3, [pc, #24]	@ (80017ac <HAL_IncTick+0x20>)
 8001792:	781b      	ldrb	r3, [r3, #0]
 8001794:	461a      	mov	r2, r3
 8001796:	4b06      	ldr	r3, [pc, #24]	@ (80017b0 <HAL_IncTick+0x24>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	4413      	add	r3, r2
 800179c:	4a04      	ldr	r2, [pc, #16]	@ (80017b0 <HAL_IncTick+0x24>)
 800179e:	6013      	str	r3, [r2, #0]
}
 80017a0:	bf00      	nop
 80017a2:	46bd      	mov	sp, r7
 80017a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a8:	4770      	bx	lr
 80017aa:	bf00      	nop
 80017ac:	20000008 	.word	0x20000008
 80017b0:	20000328 	.word	0x20000328

080017b4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017b4:	b480      	push	{r7}
 80017b6:	af00      	add	r7, sp, #0
  return uwTick;
 80017b8:	4b03      	ldr	r3, [pc, #12]	@ (80017c8 <HAL_GetTick+0x14>)
 80017ba:	681b      	ldr	r3, [r3, #0]
}
 80017bc:	4618      	mov	r0, r3
 80017be:	46bd      	mov	sp, r7
 80017c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c4:	4770      	bx	lr
 80017c6:	bf00      	nop
 80017c8:	20000328 	.word	0x20000328

080017cc <HAL_ADC_Init>:
  * @param  hadc: pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b082      	sub	sp, #8
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
  /* Check ADC handle */
  if(hadc == NULL)
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d101      	bne.n	80017de <HAL_ADC_Init+0x12>
  {
     return HAL_ERROR;
 80017da:	2301      	movs	r3, #1
 80017dc:	e01b      	b.n	8001816 <HAL_ADC_Init+0x4a>
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80017e4:	b2db      	uxtb	r3, r3
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d102      	bne.n	80017f0 <HAL_ADC_Init+0x24>
  {
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80017ea:	6878      	ldr	r0, [r7, #4]
 80017ec:	f7ff fe64 	bl	80014b8 <HAL_ADC_MspInit>
  }
  
  /* Initialize the ADC state */
  hadc->State = HAL_ADC_STATE_BUSY;
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	2202      	movs	r2, #2
 80017f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  
  /* Set ADC parameters */
  ADC_Init(hadc);
 80017f8:	6878      	ldr	r0, [r7, #4]
 80017fa:	f000 f9d3 	bl	8001ba4 <ADC_Init>
  
  /* Set ADC error code to none */
  hadc->ErrorCode = HAL_ADC_ERROR_NONE;
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	2200      	movs	r2, #0
 8001802:	641a      	str	r2, [r3, #64]	@ 0x40
  
  /* Initialize the ADC state */
  hadc->State = HAL_ADC_STATE_READY;
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	2201      	movs	r2, #1
 8001808:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	2200      	movs	r2, #0
 8001810:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8001814:	2300      	movs	r3, #0
}
 8001816:	4618      	mov	r0, r3
 8001818:	3708      	adds	r7, #8
 800181a:	46bd      	mov	sp, r7
 800181c:	bd80      	pop	{r7, pc}
	...

08001820 <HAL_ADC_Start>:
  * @param  hadc: pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001820:	b480      	push	{r7}
 8001822:	b085      	sub	sp, #20
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
  uint16_t i = 0;
 8001828:	2300      	movs	r3, #0
 800182a:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001832:	2b01      	cmp	r3, #1
 8001834:	d101      	bne.n	800183a <HAL_ADC_Start+0x1a>
 8001836:	2302      	movs	r3, #2
 8001838:	e053      	b.n	80018e2 <HAL_ADC_Start+0xc2>
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	2201      	movs	r2, #1
 800183e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Check if an injected conversion is ongoing */
  if(hadc->State == HAL_ADC_STATE_BUSY_INJ)
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001848:	b2db      	uxtb	r3, r3
 800184a:	2b22      	cmp	r3, #34	@ 0x22
 800184c:	d104      	bne.n	8001858 <HAL_ADC_Start+0x38>
  {
    /* Change ADC state */
    hadc->State = HAL_ADC_STATE_BUSY_INJ_REG;  
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	2232      	movs	r2, #50	@ 0x32
 8001852:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8001856:	e003      	b.n	8001860 <HAL_ADC_Start+0x40>
  }
  else
  {
    /* Change ADC state */
    hadc->State = HAL_ADC_STATE_BUSY_REG;
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	2212      	movs	r2, #18
 800185c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  } 
    
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
     Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	689b      	ldr	r3, [r3, #8]
 8001866:	f003 0301 	and.w	r3, r3, #1
 800186a:	2b01      	cmp	r3, #1
 800186c:	d010      	beq.n	8001890 <HAL_ADC_Start+0x70>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	689a      	ldr	r2, [r3, #8]
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	f042 0201 	orr.w	r2, r2, #1
 800187c:	609a      	str	r2, [r3, #8]
    
    /* Delay inserted to wait during Tstab time the ADC's stabilazation */
    for(; i <= 540; i++)
 800187e:	e003      	b.n	8001888 <HAL_ADC_Start+0x68>
    {
      __NOP();
 8001880:	bf00      	nop
    for(; i <= 540; i++)
 8001882:	89fb      	ldrh	r3, [r7, #14]
 8001884:	3301      	adds	r3, #1
 8001886:	81fb      	strh	r3, [r7, #14]
 8001888:	89fb      	ldrh	r3, [r7, #14]
 800188a:	f5b3 7f07 	cmp.w	r3, #540	@ 0x21c
 800188e:	d9f7      	bls.n	8001880 <HAL_ADC_Start+0x60>
    }
  }

  /* Check if Multimode enabled */
  if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8001890:	4b17      	ldr	r3, [pc, #92]	@ (80018f0 <HAL_ADC_Start+0xd0>)
 8001892:	685b      	ldr	r3, [r3, #4]
 8001894:	f003 031f 	and.w	r3, r3, #31
 8001898:	2b00      	cmp	r3, #0
 800189a:	d10c      	bne.n	80018b6 <HAL_ADC_Start+0x96>
  {
    /* if no external trigger present enable software conversion of regular channels */
    if(hadc->Init.ExternalTrigConvEdge == ADC_EXTERNALTRIGCONVEDGE_NONE)
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d119      	bne.n	80018d8 <HAL_ADC_Start+0xb8>
    {
      /* Enable the selected ADC software conversion for regular group */
      hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	689a      	ldr	r2, [r3, #8]
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80018b2:	609a      	str	r2, [r3, #8]
 80018b4:	e010      	b.n	80018d8 <HAL_ADC_Start+0xb8>
    }
  }
  else
  {
    /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
    if((hadc->Instance == ADC1) && (hadc->Init.ExternalTrigConvEdge == ADC_EXTERNALTRIGCONVEDGE_NONE))
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	4a0e      	ldr	r2, [pc, #56]	@ (80018f4 <HAL_ADC_Start+0xd4>)
 80018bc:	4293      	cmp	r3, r2
 80018be:	d10b      	bne.n	80018d8 <HAL_ADC_Start+0xb8>
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d107      	bne.n	80018d8 <HAL_ADC_Start+0xb8>
    {
      /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	689a      	ldr	r2, [r3, #8]
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80018d6:	609a      	str	r2, [r3, #8]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	2200      	movs	r2, #0
 80018dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 80018e0:	2300      	movs	r3, #0
}
 80018e2:	4618      	mov	r0, r3
 80018e4:	3714      	adds	r7, #20
 80018e6:	46bd      	mov	sp, r7
 80018e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ec:	4770      	bx	lr
 80018ee:	bf00      	nop
 80018f0:	40012300 	.word	0x40012300
 80018f4:	40012000 	.word	0x40012000

080018f8 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 80018f8:	b480      	push	{r7}
 80018fa:	b083      	sub	sp, #12
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
  /* Disable the Peripheral */
  __HAL_ADC_DISABLE(hadc);
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	689a      	ldr	r2, [r3, #8]
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	f022 0201 	bic.w	r2, r2, #1
 800190e:	609a      	str	r2, [r3, #8]
  
  /* Change ADC state */
  hadc->State = HAL_ADC_STATE_READY;
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	2201      	movs	r2, #1
 8001914:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  
  /* Return function status */
  return HAL_OK;
 8001918:	2300      	movs	r3, #0
}
 800191a:	4618      	mov	r0, r3
 800191c:	370c      	adds	r7, #12
 800191e:	46bd      	mov	sp, r7
 8001920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001924:	4770      	bx	lr

08001926 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout: Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001926:	b580      	push	{r7, lr}
 8001928:	b084      	sub	sp, #16
 800192a:	af00      	add	r7, sp, #0
 800192c:	6078      	str	r0, [r7, #4]
 800192e:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8001930:	2300      	movs	r3, #0
 8001932:	60fb      	str	r3, [r7, #12]
 
  /* Get tick */ 
  tickstart = HAL_GetTick();
 8001934:	f7ff ff3e 	bl	80017b4 <HAL_GetTick>
 8001938:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800193a:	e018      	b.n	800196e <HAL_ADC_PollForConversion+0x48>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001942:	d014      	beq.n	800196e <HAL_ADC_PollForConversion+0x48>
    {
      if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 8001944:	683b      	ldr	r3, [r7, #0]
 8001946:	2b00      	cmp	r3, #0
 8001948:	d007      	beq.n	800195a <HAL_ADC_PollForConversion+0x34>
 800194a:	f7ff ff33 	bl	80017b4 <HAL_GetTick>
 800194e:	4602      	mov	r2, r0
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	1ad3      	subs	r3, r2, r3
 8001954:	683a      	ldr	r2, [r7, #0]
 8001956:	429a      	cmp	r2, r3
 8001958:	d209      	bcs.n	800196e <HAL_ADC_PollForConversion+0x48>
      {
        hadc->State= HAL_ADC_STATE_TIMEOUT;
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	2203      	movs	r2, #3
 800195e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	2200      	movs	r2, #0
 8001966:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        return HAL_TIMEOUT;
 800196a:	2303      	movs	r3, #3
 800196c:	e016      	b.n	800199c <HAL_ADC_PollForConversion+0x76>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	f003 0302 	and.w	r3, r3, #2
 8001978:	2b02      	cmp	r3, #2
 800197a:	d1df      	bne.n	800193c <HAL_ADC_PollForConversion+0x16>
      }
    }
  }
  
  /* Check if an injected conversion is ready */
  if(hadc->State == HAL_ADC_STATE_EOC_INJ)
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001982:	b2db      	uxtb	r3, r3
 8001984:	2b25      	cmp	r3, #37	@ 0x25
 8001986:	d104      	bne.n	8001992 <HAL_ADC_PollForConversion+0x6c>
  {
    /* Change ADC state */
    hadc->State = HAL_ADC_STATE_EOC_INJ_REG;  
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	2235      	movs	r2, #53	@ 0x35
 800198c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8001990:	e003      	b.n	800199a <HAL_ADC_PollForConversion+0x74>
  }
  else
  {
    /* Change ADC state */
    hadc->State = HAL_ADC_STATE_EOC_REG;
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	2215      	movs	r2, #21
 8001996:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }
  
  /* Return ADC state */
  return HAL_OK;
 800199a:	2300      	movs	r3, #0
}
 800199c:	4618      	mov	r0, r3
 800199e:	3710      	adds	r7, #16
 80019a0:	46bd      	mov	sp, r7
 80019a2:	bd80      	pop	{r7, pc}

080019a4 <HAL_ADC_GetValue>:
  * @param  hadc: pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80019a4:	b480      	push	{r7}
 80019a6:	b083      	sub	sp, #12
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80019b2:	4618      	mov	r0, r3
 80019b4:	370c      	adds	r7, #12
 80019b6:	46bd      	mov	sp, r7
 80019b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019bc:	4770      	bx	lr
	...

080019c0 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig: ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80019c0:	b480      	push	{r7}
 80019c2:	b083      	sub	sp, #12
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
 80019c8:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80019d0:	2b01      	cmp	r3, #1
 80019d2:	d101      	bne.n	80019d8 <HAL_ADC_ConfigChannel+0x18>
 80019d4:	2302      	movs	r3, #2
 80019d6:	e0da      	b.n	8001b8e <HAL_ADC_ConfigChannel+0x1ce>
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	2201      	movs	r2, #1
 80019dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80019e0:	683b      	ldr	r3, [r7, #0]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	2b09      	cmp	r3, #9
 80019e6:	d925      	bls.n	8001a34 <HAL_ADC_ConfigChannel+0x74>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~__HAL_ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	68d9      	ldr	r1, [r3, #12]
 80019ee:	683b      	ldr	r3, [r7, #0]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	b29b      	uxth	r3, r3
 80019f4:	461a      	mov	r2, r3
 80019f6:	4613      	mov	r3, r2
 80019f8:	005b      	lsls	r3, r3, #1
 80019fa:	4413      	add	r3, r2
 80019fc:	3b1e      	subs	r3, #30
 80019fe:	2207      	movs	r2, #7
 8001a00:	fa02 f303 	lsl.w	r3, r2, r3
 8001a04:	43da      	mvns	r2, r3
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	400a      	ands	r2, r1
 8001a0c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= __HAL_ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	68d9      	ldr	r1, [r3, #12]
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	689a      	ldr	r2, [r3, #8]
 8001a18:	683b      	ldr	r3, [r7, #0]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	b29b      	uxth	r3, r3
 8001a1e:	4618      	mov	r0, r3
 8001a20:	4603      	mov	r3, r0
 8001a22:	005b      	lsls	r3, r3, #1
 8001a24:	4403      	add	r3, r0
 8001a26:	3b1e      	subs	r3, #30
 8001a28:	409a      	lsls	r2, r3
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	430a      	orrs	r2, r1
 8001a30:	60da      	str	r2, [r3, #12]
 8001a32:	e022      	b.n	8001a7a <HAL_ADC_ConfigChannel+0xba>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~__HAL_ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	6919      	ldr	r1, [r3, #16]
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	b29b      	uxth	r3, r3
 8001a40:	461a      	mov	r2, r3
 8001a42:	4613      	mov	r3, r2
 8001a44:	005b      	lsls	r3, r3, #1
 8001a46:	4413      	add	r3, r2
 8001a48:	2207      	movs	r2, #7
 8001a4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a4e:	43da      	mvns	r2, r3
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	400a      	ands	r2, r1
 8001a56:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= __HAL_ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	6919      	ldr	r1, [r3, #16]
 8001a5e:	683b      	ldr	r3, [r7, #0]
 8001a60:	689a      	ldr	r2, [r3, #8]
 8001a62:	683b      	ldr	r3, [r7, #0]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	b29b      	uxth	r3, r3
 8001a68:	4618      	mov	r0, r3
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	005b      	lsls	r3, r3, #1
 8001a6e:	4403      	add	r3, r0
 8001a70:	409a      	lsls	r2, r3
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	430a      	orrs	r2, r1
 8001a78:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8001a7a:	683b      	ldr	r3, [r7, #0]
 8001a7c:	685b      	ldr	r3, [r3, #4]
 8001a7e:	2b06      	cmp	r3, #6
 8001a80:	d824      	bhi.n	8001acc <HAL_ADC_ConfigChannel+0x10c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~__HAL_ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001a88:	683b      	ldr	r3, [r7, #0]
 8001a8a:	685a      	ldr	r2, [r3, #4]
 8001a8c:	4613      	mov	r3, r2
 8001a8e:	009b      	lsls	r3, r3, #2
 8001a90:	4413      	add	r3, r2
 8001a92:	3b05      	subs	r3, #5
 8001a94:	221f      	movs	r2, #31
 8001a96:	fa02 f303 	lsl.w	r3, r2, r3
 8001a9a:	43da      	mvns	r2, r3
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	400a      	ands	r2, r1
 8001aa2:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= __HAL_ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001aaa:	683b      	ldr	r3, [r7, #0]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	b29b      	uxth	r3, r3
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	683b      	ldr	r3, [r7, #0]
 8001ab4:	685a      	ldr	r2, [r3, #4]
 8001ab6:	4613      	mov	r3, r2
 8001ab8:	009b      	lsls	r3, r3, #2
 8001aba:	4413      	add	r3, r2
 8001abc:	3b05      	subs	r3, #5
 8001abe:	fa00 f203 	lsl.w	r2, r0, r3
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	430a      	orrs	r2, r1
 8001ac8:	635a      	str	r2, [r3, #52]	@ 0x34
 8001aca:	e04c      	b.n	8001b66 <HAL_ADC_ConfigChannel+0x1a6>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	685b      	ldr	r3, [r3, #4]
 8001ad0:	2b0c      	cmp	r3, #12
 8001ad2:	d824      	bhi.n	8001b1e <HAL_ADC_ConfigChannel+0x15e>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~__HAL_ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001ada:	683b      	ldr	r3, [r7, #0]
 8001adc:	685a      	ldr	r2, [r3, #4]
 8001ade:	4613      	mov	r3, r2
 8001ae0:	009b      	lsls	r3, r3, #2
 8001ae2:	4413      	add	r3, r2
 8001ae4:	3b23      	subs	r3, #35	@ 0x23
 8001ae6:	221f      	movs	r2, #31
 8001ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8001aec:	43da      	mvns	r2, r3
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	400a      	ands	r2, r1
 8001af4:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= __HAL_ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001afc:	683b      	ldr	r3, [r7, #0]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	b29b      	uxth	r3, r3
 8001b02:	4618      	mov	r0, r3
 8001b04:	683b      	ldr	r3, [r7, #0]
 8001b06:	685a      	ldr	r2, [r3, #4]
 8001b08:	4613      	mov	r3, r2
 8001b0a:	009b      	lsls	r3, r3, #2
 8001b0c:	4413      	add	r3, r2
 8001b0e:	3b23      	subs	r3, #35	@ 0x23
 8001b10:	fa00 f203 	lsl.w	r2, r0, r3
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	430a      	orrs	r2, r1
 8001b1a:	631a      	str	r2, [r3, #48]	@ 0x30
 8001b1c:	e023      	b.n	8001b66 <HAL_ADC_ConfigChannel+0x1a6>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~__HAL_ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001b24:	683b      	ldr	r3, [r7, #0]
 8001b26:	685a      	ldr	r2, [r3, #4]
 8001b28:	4613      	mov	r3, r2
 8001b2a:	009b      	lsls	r3, r3, #2
 8001b2c:	4413      	add	r3, r2
 8001b2e:	3b41      	subs	r3, #65	@ 0x41
 8001b30:	221f      	movs	r2, #31
 8001b32:	fa02 f303 	lsl.w	r3, r2, r3
 8001b36:	43da      	mvns	r2, r3
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	400a      	ands	r2, r1
 8001b3e:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= __HAL_ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001b46:	683b      	ldr	r3, [r7, #0]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	b29b      	uxth	r3, r3
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	683b      	ldr	r3, [r7, #0]
 8001b50:	685a      	ldr	r2, [r3, #4]
 8001b52:	4613      	mov	r3, r2
 8001b54:	009b      	lsls	r3, r3, #2
 8001b56:	4413      	add	r3, r2
 8001b58:	3b41      	subs	r3, #65	@ 0x41
 8001b5a:	fa00 f203 	lsl.w	r2, r0, r3
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	430a      	orrs	r2, r1
 8001b64:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	4a0c      	ldr	r2, [pc, #48]	@ (8001b9c <HAL_ADC_ConfigChannel+0x1dc>)
 8001b6c:	4293      	cmp	r3, r2
 8001b6e:	d109      	bne.n	8001b84 <HAL_ADC_ConfigChannel+0x1c4>
 8001b70:	683b      	ldr	r3, [r7, #0]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	2b12      	cmp	r3, #18
 8001b76:	d105      	bne.n	8001b84 <HAL_ADC_ConfigChannel+0x1c4>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8001b78:	4b09      	ldr	r3, [pc, #36]	@ (8001ba0 <HAL_ADC_ConfigChannel+0x1e0>)
 8001b7a:	685b      	ldr	r3, [r3, #4]
 8001b7c:	4a08      	ldr	r2, [pc, #32]	@ (8001ba0 <HAL_ADC_ConfigChannel+0x1e0>)
 8001b7e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001b82:	6053      	str	r3, [r2, #4]
     Enable the TSVREFE channel
    ADC->CCR |= ADC_CCR_TSVREFE;
  }*/
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	2200      	movs	r2, #0
 8001b88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001b8c:	2300      	movs	r3, #0
}
 8001b8e:	4618      	mov	r0, r3
 8001b90:	370c      	adds	r7, #12
 8001b92:	46bd      	mov	sp, r7
 8001b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b98:	4770      	bx	lr
 8001b9a:	bf00      	nop
 8001b9c:	40012000 	.word	0x40012000
 8001ba0:	40012300 	.word	0x40012300

08001ba4 <ADC_Init>:
  * @param  hadc: pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	b087      	sub	sp, #28
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8001bac:	4b76      	ldr	r3, [pc, #472]	@ (8001d88 <ADC_Init+0x1e4>)
 8001bae:	685b      	ldr	r3, [r3, #4]
 8001bb0:	4a75      	ldr	r2, [pc, #468]	@ (8001d88 <ADC_Init+0x1e4>)
 8001bb2:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8001bb6:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8001bb8:	4b73      	ldr	r3, [pc, #460]	@ (8001d88 <ADC_Init+0x1e4>)
 8001bba:	685a      	ldr	r2, [r3, #4]
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	685b      	ldr	r3, [r3, #4]
 8001bc0:	4971      	ldr	r1, [pc, #452]	@ (8001d88 <ADC_Init+0x1e4>)
 8001bc2:	4313      	orrs	r3, r2
 8001bc4:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	685a      	ldr	r2, [r3, #4]
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001bd4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  __HAL_ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	6859      	ldr	r1, [r3, #4]
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	691b      	ldr	r3, [r3, #16]
 8001be0:	021a      	lsls	r2, r3, #8
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	430a      	orrs	r2, r1
 8001be8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	685a      	ldr	r2, [r3, #4]
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8001bf8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	6859      	ldr	r1, [r3, #4]
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	689a      	ldr	r2, [r3, #8]
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	430a      	orrs	r2, r1
 8001c0a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	689a      	ldr	r2, [r3, #8]
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001c1a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	6899      	ldr	r1, [r3, #8]
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	68da      	ldr	r2, [r3, #12]
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	430a      	orrs	r2, r1
 8001c2c:	609a      	str	r2, [r3, #8]
  
  /* Select external trigger to start conversion */
  hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	689a      	ldr	r2, [r3, #8]
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001c3c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	6899      	ldr	r1, [r3, #8]
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	430a      	orrs	r2, r1
 8001c4e:	609a      	str	r2, [r3, #8]

  /* Select external trigger polarity */
  hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	689a      	ldr	r2, [r3, #8]
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001c5e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	6899      	ldr	r1, [r3, #8]
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	430a      	orrs	r2, r1
 8001c70:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	689a      	ldr	r2, [r3, #8]
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	f022 0202 	bic.w	r2, r2, #2
 8001c80:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= __HAL_ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	6899      	ldr	r1, [r3, #8]
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	699b      	ldr	r3, [r3, #24]
 8001c8c:	005a      	lsls	r2, r3, #1
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	430a      	orrs	r2, r1
 8001c94:	609a      	str	r2, [r3, #8]
  
  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d02e      	beq.n	8001cfc <ADC_Init+0x158>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	685a      	ldr	r2, [r3, #4]
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001cac:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	685a      	ldr	r2, [r3, #4]
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8001cbc:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  __HAL_ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cc2:	3b01      	subs	r3, #1
 8001cc4:	f44f 4260 	mov.w	r2, #57344	@ 0xe000
 8001cc8:	613a      	str	r2, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cca:	693a      	ldr	r2, [r7, #16]
 8001ccc:	fa92 f2a2 	rbit	r2, r2
 8001cd0:	60fa      	str	r2, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001cd2:	68fa      	ldr	r2, [r7, #12]
 8001cd4:	617a      	str	r2, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001cd6:	697a      	ldr	r2, [r7, #20]
 8001cd8:	2a00      	cmp	r2, #0
 8001cda:	d101      	bne.n	8001ce0 <ADC_Init+0x13c>
  {
    return 32U;
 8001cdc:	2220      	movs	r2, #32
 8001cde:	e003      	b.n	8001ce8 <ADC_Init+0x144>
  }
  return __builtin_clz(value);
 8001ce0:	697a      	ldr	r2, [r7, #20]
 8001ce2:	fab2 f282 	clz	r2, r2
 8001ce6:	b2d2      	uxtb	r2, r2
 8001ce8:	fa03 f102 	lsl.w	r1, r3, r2
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	685a      	ldr	r2, [r3, #4]
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	430a      	orrs	r2, r1
 8001cf8:	605a      	str	r2, [r3, #4]
 8001cfa:	e007      	b.n	8001d0c <ADC_Init+0x168>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	685a      	ldr	r2, [r3, #4]
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001d0a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8001d1a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  __HAL_ADC_SQR1(hadc->Init.NbrOfConversion);
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	6a1b      	ldr	r3, [r3, #32]
 8001d26:	3b01      	subs	r3, #1
 8001d28:	051a      	lsls	r2, r3, #20
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	430a      	orrs	r2, r1
 8001d30:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	689a      	ldr	r2, [r3, #8]
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001d40:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= __HAL_ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	6899      	ldr	r1, [r3, #8]
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	69db      	ldr	r3, [r3, #28]
 8001d4c:	025a      	lsls	r2, r3, #9
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	430a      	orrs	r2, r1
 8001d54:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	689a      	ldr	r2, [r3, #8]
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001d64:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= __HAL_ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	6899      	ldr	r1, [r3, #8]
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	695b      	ldr	r3, [r3, #20]
 8001d70:	029a      	lsls	r2, r3, #10
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	430a      	orrs	r2, r1
 8001d78:	609a      	str	r2, [r3, #8]
}
 8001d7a:	bf00      	nop
 8001d7c:	371c      	adds	r7, #28
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d84:	4770      	bx	lr
 8001d86:	bf00      	nop
 8001d88:	40012300 	.word	0x40012300

08001d8c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	b085      	sub	sp, #20
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	f003 0307 	and.w	r3, r3, #7
 8001d9a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d9c:	4b0c      	ldr	r3, [pc, #48]	@ (8001dd0 <__NVIC_SetPriorityGrouping+0x44>)
 8001d9e:	68db      	ldr	r3, [r3, #12]
 8001da0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001da2:	68ba      	ldr	r2, [r7, #8]
 8001da4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001da8:	4013      	ands	r3, r2
 8001daa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001db0:	68bb      	ldr	r3, [r7, #8]
 8001db2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001db4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001db8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001dbc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001dbe:	4a04      	ldr	r2, [pc, #16]	@ (8001dd0 <__NVIC_SetPriorityGrouping+0x44>)
 8001dc0:	68bb      	ldr	r3, [r7, #8]
 8001dc2:	60d3      	str	r3, [r2, #12]
}
 8001dc4:	bf00      	nop
 8001dc6:	3714      	adds	r7, #20
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dce:	4770      	bx	lr
 8001dd0:	e000ed00 	.word	0xe000ed00

08001dd4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001dd8:	4b04      	ldr	r3, [pc, #16]	@ (8001dec <__NVIC_GetPriorityGrouping+0x18>)
 8001dda:	68db      	ldr	r3, [r3, #12]
 8001ddc:	0a1b      	lsrs	r3, r3, #8
 8001dde:	f003 0307 	and.w	r3, r3, #7
}
 8001de2:	4618      	mov	r0, r3
 8001de4:	46bd      	mov	sp, r7
 8001de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dea:	4770      	bx	lr
 8001dec:	e000ed00 	.word	0xe000ed00

08001df0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001df0:	b480      	push	{r7}
 8001df2:	b083      	sub	sp, #12
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	4603      	mov	r3, r0
 8001df8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001dfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	db0b      	blt.n	8001e1a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e02:	79fb      	ldrb	r3, [r7, #7]
 8001e04:	f003 021f 	and.w	r2, r3, #31
 8001e08:	4907      	ldr	r1, [pc, #28]	@ (8001e28 <__NVIC_EnableIRQ+0x38>)
 8001e0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e0e:	095b      	lsrs	r3, r3, #5
 8001e10:	2001      	movs	r0, #1
 8001e12:	fa00 f202 	lsl.w	r2, r0, r2
 8001e16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001e1a:	bf00      	nop
 8001e1c:	370c      	adds	r7, #12
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e24:	4770      	bx	lr
 8001e26:	bf00      	nop
 8001e28:	e000e100 	.word	0xe000e100

08001e2c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	b083      	sub	sp, #12
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	4603      	mov	r3, r0
 8001e34:	6039      	str	r1, [r7, #0]
 8001e36:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	db0a      	blt.n	8001e56 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e40:	683b      	ldr	r3, [r7, #0]
 8001e42:	b2da      	uxtb	r2, r3
 8001e44:	490c      	ldr	r1, [pc, #48]	@ (8001e78 <__NVIC_SetPriority+0x4c>)
 8001e46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e4a:	0112      	lsls	r2, r2, #4
 8001e4c:	b2d2      	uxtb	r2, r2
 8001e4e:	440b      	add	r3, r1
 8001e50:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e54:	e00a      	b.n	8001e6c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e56:	683b      	ldr	r3, [r7, #0]
 8001e58:	b2da      	uxtb	r2, r3
 8001e5a:	4908      	ldr	r1, [pc, #32]	@ (8001e7c <__NVIC_SetPriority+0x50>)
 8001e5c:	79fb      	ldrb	r3, [r7, #7]
 8001e5e:	f003 030f 	and.w	r3, r3, #15
 8001e62:	3b04      	subs	r3, #4
 8001e64:	0112      	lsls	r2, r2, #4
 8001e66:	b2d2      	uxtb	r2, r2
 8001e68:	440b      	add	r3, r1
 8001e6a:	761a      	strb	r2, [r3, #24]
}
 8001e6c:	bf00      	nop
 8001e6e:	370c      	adds	r7, #12
 8001e70:	46bd      	mov	sp, r7
 8001e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e76:	4770      	bx	lr
 8001e78:	e000e100 	.word	0xe000e100
 8001e7c:	e000ed00 	.word	0xe000ed00

08001e80 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e80:	b480      	push	{r7}
 8001e82:	b089      	sub	sp, #36	@ 0x24
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	60f8      	str	r0, [r7, #12]
 8001e88:	60b9      	str	r1, [r7, #8]
 8001e8a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	f003 0307 	and.w	r3, r3, #7
 8001e92:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e94:	69fb      	ldr	r3, [r7, #28]
 8001e96:	f1c3 0307 	rsb	r3, r3, #7
 8001e9a:	2b04      	cmp	r3, #4
 8001e9c:	bf28      	it	cs
 8001e9e:	2304      	movcs	r3, #4
 8001ea0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ea2:	69fb      	ldr	r3, [r7, #28]
 8001ea4:	3304      	adds	r3, #4
 8001ea6:	2b06      	cmp	r3, #6
 8001ea8:	d902      	bls.n	8001eb0 <NVIC_EncodePriority+0x30>
 8001eaa:	69fb      	ldr	r3, [r7, #28]
 8001eac:	3b03      	subs	r3, #3
 8001eae:	e000      	b.n	8001eb2 <NVIC_EncodePriority+0x32>
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001eb4:	f04f 32ff 	mov.w	r2, #4294967295
 8001eb8:	69bb      	ldr	r3, [r7, #24]
 8001eba:	fa02 f303 	lsl.w	r3, r2, r3
 8001ebe:	43da      	mvns	r2, r3
 8001ec0:	68bb      	ldr	r3, [r7, #8]
 8001ec2:	401a      	ands	r2, r3
 8001ec4:	697b      	ldr	r3, [r7, #20]
 8001ec6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ec8:	f04f 31ff 	mov.w	r1, #4294967295
 8001ecc:	697b      	ldr	r3, [r7, #20]
 8001ece:	fa01 f303 	lsl.w	r3, r1, r3
 8001ed2:	43d9      	mvns	r1, r3
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ed8:	4313      	orrs	r3, r2
         );
}
 8001eda:	4618      	mov	r0, r3
 8001edc:	3724      	adds	r7, #36	@ 0x24
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee4:	4770      	bx	lr
	...

08001ee8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b082      	sub	sp, #8
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	3b01      	subs	r3, #1
 8001ef4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001ef8:	d301      	bcc.n	8001efe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001efa:	2301      	movs	r3, #1
 8001efc:	e00f      	b.n	8001f1e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001efe:	4a0a      	ldr	r2, [pc, #40]	@ (8001f28 <SysTick_Config+0x40>)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	3b01      	subs	r3, #1
 8001f04:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f06:	210f      	movs	r1, #15
 8001f08:	f04f 30ff 	mov.w	r0, #4294967295
 8001f0c:	f7ff ff8e 	bl	8001e2c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f10:	4b05      	ldr	r3, [pc, #20]	@ (8001f28 <SysTick_Config+0x40>)
 8001f12:	2200      	movs	r2, #0
 8001f14:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f16:	4b04      	ldr	r3, [pc, #16]	@ (8001f28 <SysTick_Config+0x40>)
 8001f18:	2207      	movs	r2, #7
 8001f1a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f1c:	2300      	movs	r3, #0
}
 8001f1e:	4618      	mov	r0, r3
 8001f20:	3708      	adds	r7, #8
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bd80      	pop	{r7, pc}
 8001f26:	bf00      	nop
 8001f28:	e000e010 	.word	0xe000e010

08001f2c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b082      	sub	sp, #8
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f34:	6878      	ldr	r0, [r7, #4]
 8001f36:	f7ff ff29 	bl	8001d8c <__NVIC_SetPriorityGrouping>
}
 8001f3a:	bf00      	nop
 8001f3c:	3708      	adds	r7, #8
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bd80      	pop	{r7, pc}

08001f42 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001f42:	b580      	push	{r7, lr}
 8001f44:	b086      	sub	sp, #24
 8001f46:	af00      	add	r7, sp, #0
 8001f48:	4603      	mov	r3, r0
 8001f4a:	60b9      	str	r1, [r7, #8]
 8001f4c:	607a      	str	r2, [r7, #4]
 8001f4e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001f50:	2300      	movs	r3, #0
 8001f52:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001f54:	f7ff ff3e 	bl	8001dd4 <__NVIC_GetPriorityGrouping>
 8001f58:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f5a:	687a      	ldr	r2, [r7, #4]
 8001f5c:	68b9      	ldr	r1, [r7, #8]
 8001f5e:	6978      	ldr	r0, [r7, #20]
 8001f60:	f7ff ff8e 	bl	8001e80 <NVIC_EncodePriority>
 8001f64:	4602      	mov	r2, r0
 8001f66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f6a:	4611      	mov	r1, r2
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	f7ff ff5d 	bl	8001e2c <__NVIC_SetPriority>
}
 8001f72:	bf00      	nop
 8001f74:	3718      	adds	r7, #24
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bd80      	pop	{r7, pc}

08001f7a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f7a:	b580      	push	{r7, lr}
 8001f7c:	b082      	sub	sp, #8
 8001f7e:	af00      	add	r7, sp, #0
 8001f80:	4603      	mov	r3, r0
 8001f82:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f88:	4618      	mov	r0, r3
 8001f8a:	f7ff ff31 	bl	8001df0 <__NVIC_EnableIRQ>
}
 8001f8e:	bf00      	nop
 8001f90:	3708      	adds	r7, #8
 8001f92:	46bd      	mov	sp, r7
 8001f94:	bd80      	pop	{r7, pc}

08001f96 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f96:	b580      	push	{r7, lr}
 8001f98:	b082      	sub	sp, #8
 8001f9a:	af00      	add	r7, sp, #0
 8001f9c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f9e:	6878      	ldr	r0, [r7, #4]
 8001fa0:	f7ff ffa2 	bl	8001ee8 <SysTick_Config>
 8001fa4:	4603      	mov	r3, r0
}
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	3708      	adds	r7, #8
 8001faa:	46bd      	mov	sp, r7
 8001fac:	bd80      	pop	{r7, pc}

08001fae <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8001fae:	b580      	push	{r7, lr}
 8001fb0:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8001fb2:	f000 f802 	bl	8001fba <HAL_SYSTICK_Callback>
}
 8001fb6:	bf00      	nop
 8001fb8:	bd80      	pop	{r7, pc}

08001fba <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8001fba:	b480      	push	{r7}
 8001fbc:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8001fbe:	bf00      	nop
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc6:	4770      	bx	lr

08001fc8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b084      	sub	sp, #16
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fd4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001fd6:	f7ff fbed 	bl	80017b4 <HAL_GetTick>
 8001fda:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001fe2:	b2db      	uxtb	r3, r3
 8001fe4:	2b02      	cmp	r3, #2
 8001fe6:	d008      	beq.n	8001ffa <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	2280      	movs	r2, #128	@ 0x80
 8001fec:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8001ff6:	2301      	movs	r3, #1
 8001ff8:	e052      	b.n	80020a0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	681a      	ldr	r2, [r3, #0]
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f022 0216 	bic.w	r2, r2, #22
 8002008:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	695a      	ldr	r2, [r3, #20]
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002018:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800201e:	2b00      	cmp	r3, #0
 8002020:	d103      	bne.n	800202a <HAL_DMA_Abort+0x62>
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002026:	2b00      	cmp	r3, #0
 8002028:	d007      	beq.n	800203a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	681a      	ldr	r2, [r3, #0]
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	f022 0208 	bic.w	r2, r2, #8
 8002038:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	681a      	ldr	r2, [r3, #0]
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f022 0201 	bic.w	r2, r2, #1
 8002048:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800204a:	e013      	b.n	8002074 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800204c:	f7ff fbb2 	bl	80017b4 <HAL_GetTick>
 8002050:	4602      	mov	r2, r0
 8002052:	68bb      	ldr	r3, [r7, #8]
 8002054:	1ad3      	subs	r3, r2, r3
 8002056:	2b05      	cmp	r3, #5
 8002058:	d90c      	bls.n	8002074 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	2220      	movs	r2, #32
 800205e:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	2203      	movs	r2, #3
 8002064:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	2200      	movs	r2, #0
 800206c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002070:	2303      	movs	r3, #3
 8002072:	e015      	b.n	80020a0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f003 0301 	and.w	r3, r3, #1
 800207e:	2b00      	cmp	r3, #0
 8002080:	d1e4      	bne.n	800204c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002086:	223f      	movs	r2, #63	@ 0x3f
 8002088:	409a      	lsls	r2, r3
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	2201      	movs	r2, #1
 8002092:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	2200      	movs	r2, #0
 800209a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800209e:	2300      	movs	r3, #0
}
 80020a0:	4618      	mov	r0, r3
 80020a2:	3710      	adds	r7, #16
 80020a4:	46bd      	mov	sp, r7
 80020a6:	bd80      	pop	{r7, pc}

080020a8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80020a8:	b480      	push	{r7}
 80020aa:	b083      	sub	sp, #12
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80020b6:	b2db      	uxtb	r3, r3
 80020b8:	2b02      	cmp	r3, #2
 80020ba:	d004      	beq.n	80020c6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	2280      	movs	r2, #128	@ 0x80
 80020c0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80020c2:	2301      	movs	r3, #1
 80020c4:	e00c      	b.n	80020e0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	2205      	movs	r2, #5
 80020ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	681a      	ldr	r2, [r3, #0]
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f022 0201 	bic.w	r2, r2, #1
 80020dc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80020de:	2300      	movs	r3, #0
}
 80020e0:	4618      	mov	r0, r3
 80020e2:	370c      	adds	r7, #12
 80020e4:	46bd      	mov	sp, r7
 80020e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ea:	4770      	bx	lr

080020ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80020ec:	b480      	push	{r7}
 80020ee:	b089      	sub	sp, #36	@ 0x24
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
 80020f4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80020f6:	2300      	movs	r3, #0
 80020f8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80020fa:	2300      	movs	r3, #0
 80020fc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80020fe:	2300      	movs	r3, #0
 8002100:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002102:	2300      	movs	r3, #0
 8002104:	61fb      	str	r3, [r7, #28]
 8002106:	e16b      	b.n	80023e0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002108:	2201      	movs	r2, #1
 800210a:	69fb      	ldr	r3, [r7, #28]
 800210c:	fa02 f303 	lsl.w	r3, r2, r3
 8002110:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002112:	683b      	ldr	r3, [r7, #0]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	697a      	ldr	r2, [r7, #20]
 8002118:	4013      	ands	r3, r2
 800211a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800211c:	693a      	ldr	r2, [r7, #16]
 800211e:	697b      	ldr	r3, [r7, #20]
 8002120:	429a      	cmp	r2, r3
 8002122:	f040 815a 	bne.w	80023da <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002126:	683b      	ldr	r3, [r7, #0]
 8002128:	685b      	ldr	r3, [r3, #4]
 800212a:	f003 0303 	and.w	r3, r3, #3
 800212e:	2b01      	cmp	r3, #1
 8002130:	d005      	beq.n	800213e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002132:	683b      	ldr	r3, [r7, #0]
 8002134:	685b      	ldr	r3, [r3, #4]
 8002136:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800213a:	2b02      	cmp	r3, #2
 800213c:	d130      	bne.n	80021a0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	689b      	ldr	r3, [r3, #8]
 8002142:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002144:	69fb      	ldr	r3, [r7, #28]
 8002146:	005b      	lsls	r3, r3, #1
 8002148:	2203      	movs	r2, #3
 800214a:	fa02 f303 	lsl.w	r3, r2, r3
 800214e:	43db      	mvns	r3, r3
 8002150:	69ba      	ldr	r2, [r7, #24]
 8002152:	4013      	ands	r3, r2
 8002154:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002156:	683b      	ldr	r3, [r7, #0]
 8002158:	68da      	ldr	r2, [r3, #12]
 800215a:	69fb      	ldr	r3, [r7, #28]
 800215c:	005b      	lsls	r3, r3, #1
 800215e:	fa02 f303 	lsl.w	r3, r2, r3
 8002162:	69ba      	ldr	r2, [r7, #24]
 8002164:	4313      	orrs	r3, r2
 8002166:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	69ba      	ldr	r2, [r7, #24]
 800216c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	685b      	ldr	r3, [r3, #4]
 8002172:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002174:	2201      	movs	r2, #1
 8002176:	69fb      	ldr	r3, [r7, #28]
 8002178:	fa02 f303 	lsl.w	r3, r2, r3
 800217c:	43db      	mvns	r3, r3
 800217e:	69ba      	ldr	r2, [r7, #24]
 8002180:	4013      	ands	r3, r2
 8002182:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002184:	683b      	ldr	r3, [r7, #0]
 8002186:	685b      	ldr	r3, [r3, #4]
 8002188:	091b      	lsrs	r3, r3, #4
 800218a:	f003 0201 	and.w	r2, r3, #1
 800218e:	69fb      	ldr	r3, [r7, #28]
 8002190:	fa02 f303 	lsl.w	r3, r2, r3
 8002194:	69ba      	ldr	r2, [r7, #24]
 8002196:	4313      	orrs	r3, r2
 8002198:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	69ba      	ldr	r2, [r7, #24]
 800219e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	685b      	ldr	r3, [r3, #4]
 80021a4:	f003 0303 	and.w	r3, r3, #3
 80021a8:	2b03      	cmp	r3, #3
 80021aa:	d017      	beq.n	80021dc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	68db      	ldr	r3, [r3, #12]
 80021b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80021b2:	69fb      	ldr	r3, [r7, #28]
 80021b4:	005b      	lsls	r3, r3, #1
 80021b6:	2203      	movs	r2, #3
 80021b8:	fa02 f303 	lsl.w	r3, r2, r3
 80021bc:	43db      	mvns	r3, r3
 80021be:	69ba      	ldr	r2, [r7, #24]
 80021c0:	4013      	ands	r3, r2
 80021c2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	689a      	ldr	r2, [r3, #8]
 80021c8:	69fb      	ldr	r3, [r7, #28]
 80021ca:	005b      	lsls	r3, r3, #1
 80021cc:	fa02 f303 	lsl.w	r3, r2, r3
 80021d0:	69ba      	ldr	r2, [r7, #24]
 80021d2:	4313      	orrs	r3, r2
 80021d4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	69ba      	ldr	r2, [r7, #24]
 80021da:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80021dc:	683b      	ldr	r3, [r7, #0]
 80021de:	685b      	ldr	r3, [r3, #4]
 80021e0:	f003 0303 	and.w	r3, r3, #3
 80021e4:	2b02      	cmp	r3, #2
 80021e6:	d123      	bne.n	8002230 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80021e8:	69fb      	ldr	r3, [r7, #28]
 80021ea:	08da      	lsrs	r2, r3, #3
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	3208      	adds	r2, #8
 80021f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80021f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80021f6:	69fb      	ldr	r3, [r7, #28]
 80021f8:	f003 0307 	and.w	r3, r3, #7
 80021fc:	009b      	lsls	r3, r3, #2
 80021fe:	220f      	movs	r2, #15
 8002200:	fa02 f303 	lsl.w	r3, r2, r3
 8002204:	43db      	mvns	r3, r3
 8002206:	69ba      	ldr	r2, [r7, #24]
 8002208:	4013      	ands	r3, r2
 800220a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800220c:	683b      	ldr	r3, [r7, #0]
 800220e:	691a      	ldr	r2, [r3, #16]
 8002210:	69fb      	ldr	r3, [r7, #28]
 8002212:	f003 0307 	and.w	r3, r3, #7
 8002216:	009b      	lsls	r3, r3, #2
 8002218:	fa02 f303 	lsl.w	r3, r2, r3
 800221c:	69ba      	ldr	r2, [r7, #24]
 800221e:	4313      	orrs	r3, r2
 8002220:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002222:	69fb      	ldr	r3, [r7, #28]
 8002224:	08da      	lsrs	r2, r3, #3
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	3208      	adds	r2, #8
 800222a:	69b9      	ldr	r1, [r7, #24]
 800222c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002236:	69fb      	ldr	r3, [r7, #28]
 8002238:	005b      	lsls	r3, r3, #1
 800223a:	2203      	movs	r2, #3
 800223c:	fa02 f303 	lsl.w	r3, r2, r3
 8002240:	43db      	mvns	r3, r3
 8002242:	69ba      	ldr	r2, [r7, #24]
 8002244:	4013      	ands	r3, r2
 8002246:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002248:	683b      	ldr	r3, [r7, #0]
 800224a:	685b      	ldr	r3, [r3, #4]
 800224c:	f003 0203 	and.w	r2, r3, #3
 8002250:	69fb      	ldr	r3, [r7, #28]
 8002252:	005b      	lsls	r3, r3, #1
 8002254:	fa02 f303 	lsl.w	r3, r2, r3
 8002258:	69ba      	ldr	r2, [r7, #24]
 800225a:	4313      	orrs	r3, r2
 800225c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	69ba      	ldr	r2, [r7, #24]
 8002262:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002264:	683b      	ldr	r3, [r7, #0]
 8002266:	685b      	ldr	r3, [r3, #4]
 8002268:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800226c:	2b00      	cmp	r3, #0
 800226e:	f000 80b4 	beq.w	80023da <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002272:	2300      	movs	r3, #0
 8002274:	60fb      	str	r3, [r7, #12]
 8002276:	4b60      	ldr	r3, [pc, #384]	@ (80023f8 <HAL_GPIO_Init+0x30c>)
 8002278:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800227a:	4a5f      	ldr	r2, [pc, #380]	@ (80023f8 <HAL_GPIO_Init+0x30c>)
 800227c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002280:	6453      	str	r3, [r2, #68]	@ 0x44
 8002282:	4b5d      	ldr	r3, [pc, #372]	@ (80023f8 <HAL_GPIO_Init+0x30c>)
 8002284:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002286:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800228a:	60fb      	str	r3, [r7, #12]
 800228c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800228e:	4a5b      	ldr	r2, [pc, #364]	@ (80023fc <HAL_GPIO_Init+0x310>)
 8002290:	69fb      	ldr	r3, [r7, #28]
 8002292:	089b      	lsrs	r3, r3, #2
 8002294:	3302      	adds	r3, #2
 8002296:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800229a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800229c:	69fb      	ldr	r3, [r7, #28]
 800229e:	f003 0303 	and.w	r3, r3, #3
 80022a2:	009b      	lsls	r3, r3, #2
 80022a4:	220f      	movs	r2, #15
 80022a6:	fa02 f303 	lsl.w	r3, r2, r3
 80022aa:	43db      	mvns	r3, r3
 80022ac:	69ba      	ldr	r2, [r7, #24]
 80022ae:	4013      	ands	r3, r2
 80022b0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	4a52      	ldr	r2, [pc, #328]	@ (8002400 <HAL_GPIO_Init+0x314>)
 80022b6:	4293      	cmp	r3, r2
 80022b8:	d02b      	beq.n	8002312 <HAL_GPIO_Init+0x226>
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	4a51      	ldr	r2, [pc, #324]	@ (8002404 <HAL_GPIO_Init+0x318>)
 80022be:	4293      	cmp	r3, r2
 80022c0:	d025      	beq.n	800230e <HAL_GPIO_Init+0x222>
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	4a50      	ldr	r2, [pc, #320]	@ (8002408 <HAL_GPIO_Init+0x31c>)
 80022c6:	4293      	cmp	r3, r2
 80022c8:	d01f      	beq.n	800230a <HAL_GPIO_Init+0x21e>
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	4a4f      	ldr	r2, [pc, #316]	@ (800240c <HAL_GPIO_Init+0x320>)
 80022ce:	4293      	cmp	r3, r2
 80022d0:	d019      	beq.n	8002306 <HAL_GPIO_Init+0x21a>
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	4a4e      	ldr	r2, [pc, #312]	@ (8002410 <HAL_GPIO_Init+0x324>)
 80022d6:	4293      	cmp	r3, r2
 80022d8:	d013      	beq.n	8002302 <HAL_GPIO_Init+0x216>
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	4a4d      	ldr	r2, [pc, #308]	@ (8002414 <HAL_GPIO_Init+0x328>)
 80022de:	4293      	cmp	r3, r2
 80022e0:	d00d      	beq.n	80022fe <HAL_GPIO_Init+0x212>
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	4a4c      	ldr	r2, [pc, #304]	@ (8002418 <HAL_GPIO_Init+0x32c>)
 80022e6:	4293      	cmp	r3, r2
 80022e8:	d007      	beq.n	80022fa <HAL_GPIO_Init+0x20e>
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	4a4b      	ldr	r2, [pc, #300]	@ (800241c <HAL_GPIO_Init+0x330>)
 80022ee:	4293      	cmp	r3, r2
 80022f0:	d101      	bne.n	80022f6 <HAL_GPIO_Init+0x20a>
 80022f2:	2307      	movs	r3, #7
 80022f4:	e00e      	b.n	8002314 <HAL_GPIO_Init+0x228>
 80022f6:	2308      	movs	r3, #8
 80022f8:	e00c      	b.n	8002314 <HAL_GPIO_Init+0x228>
 80022fa:	2306      	movs	r3, #6
 80022fc:	e00a      	b.n	8002314 <HAL_GPIO_Init+0x228>
 80022fe:	2305      	movs	r3, #5
 8002300:	e008      	b.n	8002314 <HAL_GPIO_Init+0x228>
 8002302:	2304      	movs	r3, #4
 8002304:	e006      	b.n	8002314 <HAL_GPIO_Init+0x228>
 8002306:	2303      	movs	r3, #3
 8002308:	e004      	b.n	8002314 <HAL_GPIO_Init+0x228>
 800230a:	2302      	movs	r3, #2
 800230c:	e002      	b.n	8002314 <HAL_GPIO_Init+0x228>
 800230e:	2301      	movs	r3, #1
 8002310:	e000      	b.n	8002314 <HAL_GPIO_Init+0x228>
 8002312:	2300      	movs	r3, #0
 8002314:	69fa      	ldr	r2, [r7, #28]
 8002316:	f002 0203 	and.w	r2, r2, #3
 800231a:	0092      	lsls	r2, r2, #2
 800231c:	4093      	lsls	r3, r2
 800231e:	69ba      	ldr	r2, [r7, #24]
 8002320:	4313      	orrs	r3, r2
 8002322:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002324:	4935      	ldr	r1, [pc, #212]	@ (80023fc <HAL_GPIO_Init+0x310>)
 8002326:	69fb      	ldr	r3, [r7, #28]
 8002328:	089b      	lsrs	r3, r3, #2
 800232a:	3302      	adds	r3, #2
 800232c:	69ba      	ldr	r2, [r7, #24]
 800232e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002332:	4b3b      	ldr	r3, [pc, #236]	@ (8002420 <HAL_GPIO_Init+0x334>)
 8002334:	689b      	ldr	r3, [r3, #8]
 8002336:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002338:	693b      	ldr	r3, [r7, #16]
 800233a:	43db      	mvns	r3, r3
 800233c:	69ba      	ldr	r2, [r7, #24]
 800233e:	4013      	ands	r3, r2
 8002340:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002342:	683b      	ldr	r3, [r7, #0]
 8002344:	685b      	ldr	r3, [r3, #4]
 8002346:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800234a:	2b00      	cmp	r3, #0
 800234c:	d003      	beq.n	8002356 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800234e:	69ba      	ldr	r2, [r7, #24]
 8002350:	693b      	ldr	r3, [r7, #16]
 8002352:	4313      	orrs	r3, r2
 8002354:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002356:	4a32      	ldr	r2, [pc, #200]	@ (8002420 <HAL_GPIO_Init+0x334>)
 8002358:	69bb      	ldr	r3, [r7, #24]
 800235a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800235c:	4b30      	ldr	r3, [pc, #192]	@ (8002420 <HAL_GPIO_Init+0x334>)
 800235e:	68db      	ldr	r3, [r3, #12]
 8002360:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002362:	693b      	ldr	r3, [r7, #16]
 8002364:	43db      	mvns	r3, r3
 8002366:	69ba      	ldr	r2, [r7, #24]
 8002368:	4013      	ands	r3, r2
 800236a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	685b      	ldr	r3, [r3, #4]
 8002370:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002374:	2b00      	cmp	r3, #0
 8002376:	d003      	beq.n	8002380 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002378:	69ba      	ldr	r2, [r7, #24]
 800237a:	693b      	ldr	r3, [r7, #16]
 800237c:	4313      	orrs	r3, r2
 800237e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002380:	4a27      	ldr	r2, [pc, #156]	@ (8002420 <HAL_GPIO_Init+0x334>)
 8002382:	69bb      	ldr	r3, [r7, #24]
 8002384:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002386:	4b26      	ldr	r3, [pc, #152]	@ (8002420 <HAL_GPIO_Init+0x334>)
 8002388:	685b      	ldr	r3, [r3, #4]
 800238a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800238c:	693b      	ldr	r3, [r7, #16]
 800238e:	43db      	mvns	r3, r3
 8002390:	69ba      	ldr	r2, [r7, #24]
 8002392:	4013      	ands	r3, r2
 8002394:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002396:	683b      	ldr	r3, [r7, #0]
 8002398:	685b      	ldr	r3, [r3, #4]
 800239a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d003      	beq.n	80023aa <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80023a2:	69ba      	ldr	r2, [r7, #24]
 80023a4:	693b      	ldr	r3, [r7, #16]
 80023a6:	4313      	orrs	r3, r2
 80023a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80023aa:	4a1d      	ldr	r2, [pc, #116]	@ (8002420 <HAL_GPIO_Init+0x334>)
 80023ac:	69bb      	ldr	r3, [r7, #24]
 80023ae:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80023b0:	4b1b      	ldr	r3, [pc, #108]	@ (8002420 <HAL_GPIO_Init+0x334>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023b6:	693b      	ldr	r3, [r7, #16]
 80023b8:	43db      	mvns	r3, r3
 80023ba:	69ba      	ldr	r2, [r7, #24]
 80023bc:	4013      	ands	r3, r2
 80023be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80023c0:	683b      	ldr	r3, [r7, #0]
 80023c2:	685b      	ldr	r3, [r3, #4]
 80023c4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d003      	beq.n	80023d4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80023cc:	69ba      	ldr	r2, [r7, #24]
 80023ce:	693b      	ldr	r3, [r7, #16]
 80023d0:	4313      	orrs	r3, r2
 80023d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80023d4:	4a12      	ldr	r2, [pc, #72]	@ (8002420 <HAL_GPIO_Init+0x334>)
 80023d6:	69bb      	ldr	r3, [r7, #24]
 80023d8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80023da:	69fb      	ldr	r3, [r7, #28]
 80023dc:	3301      	adds	r3, #1
 80023de:	61fb      	str	r3, [r7, #28]
 80023e0:	69fb      	ldr	r3, [r7, #28]
 80023e2:	2b0f      	cmp	r3, #15
 80023e4:	f67f ae90 	bls.w	8002108 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80023e8:	bf00      	nop
 80023ea:	bf00      	nop
 80023ec:	3724      	adds	r7, #36	@ 0x24
 80023ee:	46bd      	mov	sp, r7
 80023f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f4:	4770      	bx	lr
 80023f6:	bf00      	nop
 80023f8:	40023800 	.word	0x40023800
 80023fc:	40013800 	.word	0x40013800
 8002400:	40020000 	.word	0x40020000
 8002404:	40020400 	.word	0x40020400
 8002408:	40020800 	.word	0x40020800
 800240c:	40020c00 	.word	0x40020c00
 8002410:	40021000 	.word	0x40021000
 8002414:	40021400 	.word	0x40021400
 8002418:	40021800 	.word	0x40021800
 800241c:	40021c00 	.word	0x40021c00
 8002420:	40013c00 	.word	0x40013c00

08002424 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002424:	b580      	push	{r7, lr}
 8002426:	b086      	sub	sp, #24
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	2b00      	cmp	r3, #0
 8002430:	d101      	bne.n	8002436 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002432:	2301      	movs	r3, #1
 8002434:	e267      	b.n	8002906 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f003 0301 	and.w	r3, r3, #1
 800243e:	2b00      	cmp	r3, #0
 8002440:	d075      	beq.n	800252e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002442:	4b88      	ldr	r3, [pc, #544]	@ (8002664 <HAL_RCC_OscConfig+0x240>)
 8002444:	689b      	ldr	r3, [r3, #8]
 8002446:	f003 030c 	and.w	r3, r3, #12
 800244a:	2b04      	cmp	r3, #4
 800244c:	d00c      	beq.n	8002468 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800244e:	4b85      	ldr	r3, [pc, #532]	@ (8002664 <HAL_RCC_OscConfig+0x240>)
 8002450:	689b      	ldr	r3, [r3, #8]
 8002452:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002456:	2b08      	cmp	r3, #8
 8002458:	d112      	bne.n	8002480 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800245a:	4b82      	ldr	r3, [pc, #520]	@ (8002664 <HAL_RCC_OscConfig+0x240>)
 800245c:	685b      	ldr	r3, [r3, #4]
 800245e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002462:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002466:	d10b      	bne.n	8002480 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002468:	4b7e      	ldr	r3, [pc, #504]	@ (8002664 <HAL_RCC_OscConfig+0x240>)
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002470:	2b00      	cmp	r3, #0
 8002472:	d05b      	beq.n	800252c <HAL_RCC_OscConfig+0x108>
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	685b      	ldr	r3, [r3, #4]
 8002478:	2b00      	cmp	r3, #0
 800247a:	d157      	bne.n	800252c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800247c:	2301      	movs	r3, #1
 800247e:	e242      	b.n	8002906 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	685b      	ldr	r3, [r3, #4]
 8002484:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002488:	d106      	bne.n	8002498 <HAL_RCC_OscConfig+0x74>
 800248a:	4b76      	ldr	r3, [pc, #472]	@ (8002664 <HAL_RCC_OscConfig+0x240>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	4a75      	ldr	r2, [pc, #468]	@ (8002664 <HAL_RCC_OscConfig+0x240>)
 8002490:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002494:	6013      	str	r3, [r2, #0]
 8002496:	e01d      	b.n	80024d4 <HAL_RCC_OscConfig+0xb0>
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	685b      	ldr	r3, [r3, #4]
 800249c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80024a0:	d10c      	bne.n	80024bc <HAL_RCC_OscConfig+0x98>
 80024a2:	4b70      	ldr	r3, [pc, #448]	@ (8002664 <HAL_RCC_OscConfig+0x240>)
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	4a6f      	ldr	r2, [pc, #444]	@ (8002664 <HAL_RCC_OscConfig+0x240>)
 80024a8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80024ac:	6013      	str	r3, [r2, #0]
 80024ae:	4b6d      	ldr	r3, [pc, #436]	@ (8002664 <HAL_RCC_OscConfig+0x240>)
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	4a6c      	ldr	r2, [pc, #432]	@ (8002664 <HAL_RCC_OscConfig+0x240>)
 80024b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80024b8:	6013      	str	r3, [r2, #0]
 80024ba:	e00b      	b.n	80024d4 <HAL_RCC_OscConfig+0xb0>
 80024bc:	4b69      	ldr	r3, [pc, #420]	@ (8002664 <HAL_RCC_OscConfig+0x240>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	4a68      	ldr	r2, [pc, #416]	@ (8002664 <HAL_RCC_OscConfig+0x240>)
 80024c2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80024c6:	6013      	str	r3, [r2, #0]
 80024c8:	4b66      	ldr	r3, [pc, #408]	@ (8002664 <HAL_RCC_OscConfig+0x240>)
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	4a65      	ldr	r2, [pc, #404]	@ (8002664 <HAL_RCC_OscConfig+0x240>)
 80024ce:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80024d2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	685b      	ldr	r3, [r3, #4]
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d013      	beq.n	8002504 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024dc:	f7ff f96a 	bl	80017b4 <HAL_GetTick>
 80024e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024e2:	e008      	b.n	80024f6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80024e4:	f7ff f966 	bl	80017b4 <HAL_GetTick>
 80024e8:	4602      	mov	r2, r0
 80024ea:	693b      	ldr	r3, [r7, #16]
 80024ec:	1ad3      	subs	r3, r2, r3
 80024ee:	2b64      	cmp	r3, #100	@ 0x64
 80024f0:	d901      	bls.n	80024f6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80024f2:	2303      	movs	r3, #3
 80024f4:	e207      	b.n	8002906 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024f6:	4b5b      	ldr	r3, [pc, #364]	@ (8002664 <HAL_RCC_OscConfig+0x240>)
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d0f0      	beq.n	80024e4 <HAL_RCC_OscConfig+0xc0>
 8002502:	e014      	b.n	800252e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002504:	f7ff f956 	bl	80017b4 <HAL_GetTick>
 8002508:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800250a:	e008      	b.n	800251e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800250c:	f7ff f952 	bl	80017b4 <HAL_GetTick>
 8002510:	4602      	mov	r2, r0
 8002512:	693b      	ldr	r3, [r7, #16]
 8002514:	1ad3      	subs	r3, r2, r3
 8002516:	2b64      	cmp	r3, #100	@ 0x64
 8002518:	d901      	bls.n	800251e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800251a:	2303      	movs	r3, #3
 800251c:	e1f3      	b.n	8002906 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800251e:	4b51      	ldr	r3, [pc, #324]	@ (8002664 <HAL_RCC_OscConfig+0x240>)
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002526:	2b00      	cmp	r3, #0
 8002528:	d1f0      	bne.n	800250c <HAL_RCC_OscConfig+0xe8>
 800252a:	e000      	b.n	800252e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800252c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f003 0302 	and.w	r3, r3, #2
 8002536:	2b00      	cmp	r3, #0
 8002538:	d063      	beq.n	8002602 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800253a:	4b4a      	ldr	r3, [pc, #296]	@ (8002664 <HAL_RCC_OscConfig+0x240>)
 800253c:	689b      	ldr	r3, [r3, #8]
 800253e:	f003 030c 	and.w	r3, r3, #12
 8002542:	2b00      	cmp	r3, #0
 8002544:	d00b      	beq.n	800255e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002546:	4b47      	ldr	r3, [pc, #284]	@ (8002664 <HAL_RCC_OscConfig+0x240>)
 8002548:	689b      	ldr	r3, [r3, #8]
 800254a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800254e:	2b08      	cmp	r3, #8
 8002550:	d11c      	bne.n	800258c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002552:	4b44      	ldr	r3, [pc, #272]	@ (8002664 <HAL_RCC_OscConfig+0x240>)
 8002554:	685b      	ldr	r3, [r3, #4]
 8002556:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800255a:	2b00      	cmp	r3, #0
 800255c:	d116      	bne.n	800258c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800255e:	4b41      	ldr	r3, [pc, #260]	@ (8002664 <HAL_RCC_OscConfig+0x240>)
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f003 0302 	and.w	r3, r3, #2
 8002566:	2b00      	cmp	r3, #0
 8002568:	d005      	beq.n	8002576 <HAL_RCC_OscConfig+0x152>
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	68db      	ldr	r3, [r3, #12]
 800256e:	2b01      	cmp	r3, #1
 8002570:	d001      	beq.n	8002576 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002572:	2301      	movs	r3, #1
 8002574:	e1c7      	b.n	8002906 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002576:	4b3b      	ldr	r3, [pc, #236]	@ (8002664 <HAL_RCC_OscConfig+0x240>)
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	691b      	ldr	r3, [r3, #16]
 8002582:	00db      	lsls	r3, r3, #3
 8002584:	4937      	ldr	r1, [pc, #220]	@ (8002664 <HAL_RCC_OscConfig+0x240>)
 8002586:	4313      	orrs	r3, r2
 8002588:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800258a:	e03a      	b.n	8002602 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	68db      	ldr	r3, [r3, #12]
 8002590:	2b00      	cmp	r3, #0
 8002592:	d020      	beq.n	80025d6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002594:	4b34      	ldr	r3, [pc, #208]	@ (8002668 <HAL_RCC_OscConfig+0x244>)
 8002596:	2201      	movs	r2, #1
 8002598:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800259a:	f7ff f90b 	bl	80017b4 <HAL_GetTick>
 800259e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025a0:	e008      	b.n	80025b4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025a2:	f7ff f907 	bl	80017b4 <HAL_GetTick>
 80025a6:	4602      	mov	r2, r0
 80025a8:	693b      	ldr	r3, [r7, #16]
 80025aa:	1ad3      	subs	r3, r2, r3
 80025ac:	2b02      	cmp	r3, #2
 80025ae:	d901      	bls.n	80025b4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80025b0:	2303      	movs	r3, #3
 80025b2:	e1a8      	b.n	8002906 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025b4:	4b2b      	ldr	r3, [pc, #172]	@ (8002664 <HAL_RCC_OscConfig+0x240>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f003 0302 	and.w	r3, r3, #2
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d0f0      	beq.n	80025a2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025c0:	4b28      	ldr	r3, [pc, #160]	@ (8002664 <HAL_RCC_OscConfig+0x240>)
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	691b      	ldr	r3, [r3, #16]
 80025cc:	00db      	lsls	r3, r3, #3
 80025ce:	4925      	ldr	r1, [pc, #148]	@ (8002664 <HAL_RCC_OscConfig+0x240>)
 80025d0:	4313      	orrs	r3, r2
 80025d2:	600b      	str	r3, [r1, #0]
 80025d4:	e015      	b.n	8002602 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80025d6:	4b24      	ldr	r3, [pc, #144]	@ (8002668 <HAL_RCC_OscConfig+0x244>)
 80025d8:	2200      	movs	r2, #0
 80025da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025dc:	f7ff f8ea 	bl	80017b4 <HAL_GetTick>
 80025e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025e2:	e008      	b.n	80025f6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025e4:	f7ff f8e6 	bl	80017b4 <HAL_GetTick>
 80025e8:	4602      	mov	r2, r0
 80025ea:	693b      	ldr	r3, [r7, #16]
 80025ec:	1ad3      	subs	r3, r2, r3
 80025ee:	2b02      	cmp	r3, #2
 80025f0:	d901      	bls.n	80025f6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80025f2:	2303      	movs	r3, #3
 80025f4:	e187      	b.n	8002906 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025f6:	4b1b      	ldr	r3, [pc, #108]	@ (8002664 <HAL_RCC_OscConfig+0x240>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f003 0302 	and.w	r3, r3, #2
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d1f0      	bne.n	80025e4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f003 0308 	and.w	r3, r3, #8
 800260a:	2b00      	cmp	r3, #0
 800260c:	d036      	beq.n	800267c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	695b      	ldr	r3, [r3, #20]
 8002612:	2b00      	cmp	r3, #0
 8002614:	d016      	beq.n	8002644 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002616:	4b15      	ldr	r3, [pc, #84]	@ (800266c <HAL_RCC_OscConfig+0x248>)
 8002618:	2201      	movs	r2, #1
 800261a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800261c:	f7ff f8ca 	bl	80017b4 <HAL_GetTick>
 8002620:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002622:	e008      	b.n	8002636 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002624:	f7ff f8c6 	bl	80017b4 <HAL_GetTick>
 8002628:	4602      	mov	r2, r0
 800262a:	693b      	ldr	r3, [r7, #16]
 800262c:	1ad3      	subs	r3, r2, r3
 800262e:	2b02      	cmp	r3, #2
 8002630:	d901      	bls.n	8002636 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002632:	2303      	movs	r3, #3
 8002634:	e167      	b.n	8002906 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002636:	4b0b      	ldr	r3, [pc, #44]	@ (8002664 <HAL_RCC_OscConfig+0x240>)
 8002638:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800263a:	f003 0302 	and.w	r3, r3, #2
 800263e:	2b00      	cmp	r3, #0
 8002640:	d0f0      	beq.n	8002624 <HAL_RCC_OscConfig+0x200>
 8002642:	e01b      	b.n	800267c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002644:	4b09      	ldr	r3, [pc, #36]	@ (800266c <HAL_RCC_OscConfig+0x248>)
 8002646:	2200      	movs	r2, #0
 8002648:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800264a:	f7ff f8b3 	bl	80017b4 <HAL_GetTick>
 800264e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002650:	e00e      	b.n	8002670 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002652:	f7ff f8af 	bl	80017b4 <HAL_GetTick>
 8002656:	4602      	mov	r2, r0
 8002658:	693b      	ldr	r3, [r7, #16]
 800265a:	1ad3      	subs	r3, r2, r3
 800265c:	2b02      	cmp	r3, #2
 800265e:	d907      	bls.n	8002670 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002660:	2303      	movs	r3, #3
 8002662:	e150      	b.n	8002906 <HAL_RCC_OscConfig+0x4e2>
 8002664:	40023800 	.word	0x40023800
 8002668:	42470000 	.word	0x42470000
 800266c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002670:	4b88      	ldr	r3, [pc, #544]	@ (8002894 <HAL_RCC_OscConfig+0x470>)
 8002672:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002674:	f003 0302 	and.w	r3, r3, #2
 8002678:	2b00      	cmp	r3, #0
 800267a:	d1ea      	bne.n	8002652 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f003 0304 	and.w	r3, r3, #4
 8002684:	2b00      	cmp	r3, #0
 8002686:	f000 8097 	beq.w	80027b8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800268a:	2300      	movs	r3, #0
 800268c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800268e:	4b81      	ldr	r3, [pc, #516]	@ (8002894 <HAL_RCC_OscConfig+0x470>)
 8002690:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002692:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002696:	2b00      	cmp	r3, #0
 8002698:	d10f      	bne.n	80026ba <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800269a:	2300      	movs	r3, #0
 800269c:	60bb      	str	r3, [r7, #8]
 800269e:	4b7d      	ldr	r3, [pc, #500]	@ (8002894 <HAL_RCC_OscConfig+0x470>)
 80026a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026a2:	4a7c      	ldr	r2, [pc, #496]	@ (8002894 <HAL_RCC_OscConfig+0x470>)
 80026a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80026a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80026aa:	4b7a      	ldr	r3, [pc, #488]	@ (8002894 <HAL_RCC_OscConfig+0x470>)
 80026ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026b2:	60bb      	str	r3, [r7, #8]
 80026b4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80026b6:	2301      	movs	r3, #1
 80026b8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026ba:	4b77      	ldr	r3, [pc, #476]	@ (8002898 <HAL_RCC_OscConfig+0x474>)
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d118      	bne.n	80026f8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80026c6:	4b74      	ldr	r3, [pc, #464]	@ (8002898 <HAL_RCC_OscConfig+0x474>)
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	4a73      	ldr	r2, [pc, #460]	@ (8002898 <HAL_RCC_OscConfig+0x474>)
 80026cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80026d0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80026d2:	f7ff f86f 	bl	80017b4 <HAL_GetTick>
 80026d6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026d8:	e008      	b.n	80026ec <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80026da:	f7ff f86b 	bl	80017b4 <HAL_GetTick>
 80026de:	4602      	mov	r2, r0
 80026e0:	693b      	ldr	r3, [r7, #16]
 80026e2:	1ad3      	subs	r3, r2, r3
 80026e4:	2b02      	cmp	r3, #2
 80026e6:	d901      	bls.n	80026ec <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80026e8:	2303      	movs	r3, #3
 80026ea:	e10c      	b.n	8002906 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026ec:	4b6a      	ldr	r3, [pc, #424]	@ (8002898 <HAL_RCC_OscConfig+0x474>)
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d0f0      	beq.n	80026da <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	689b      	ldr	r3, [r3, #8]
 80026fc:	2b01      	cmp	r3, #1
 80026fe:	d106      	bne.n	800270e <HAL_RCC_OscConfig+0x2ea>
 8002700:	4b64      	ldr	r3, [pc, #400]	@ (8002894 <HAL_RCC_OscConfig+0x470>)
 8002702:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002704:	4a63      	ldr	r2, [pc, #396]	@ (8002894 <HAL_RCC_OscConfig+0x470>)
 8002706:	f043 0301 	orr.w	r3, r3, #1
 800270a:	6713      	str	r3, [r2, #112]	@ 0x70
 800270c:	e01c      	b.n	8002748 <HAL_RCC_OscConfig+0x324>
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	689b      	ldr	r3, [r3, #8]
 8002712:	2b05      	cmp	r3, #5
 8002714:	d10c      	bne.n	8002730 <HAL_RCC_OscConfig+0x30c>
 8002716:	4b5f      	ldr	r3, [pc, #380]	@ (8002894 <HAL_RCC_OscConfig+0x470>)
 8002718:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800271a:	4a5e      	ldr	r2, [pc, #376]	@ (8002894 <HAL_RCC_OscConfig+0x470>)
 800271c:	f043 0304 	orr.w	r3, r3, #4
 8002720:	6713      	str	r3, [r2, #112]	@ 0x70
 8002722:	4b5c      	ldr	r3, [pc, #368]	@ (8002894 <HAL_RCC_OscConfig+0x470>)
 8002724:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002726:	4a5b      	ldr	r2, [pc, #364]	@ (8002894 <HAL_RCC_OscConfig+0x470>)
 8002728:	f043 0301 	orr.w	r3, r3, #1
 800272c:	6713      	str	r3, [r2, #112]	@ 0x70
 800272e:	e00b      	b.n	8002748 <HAL_RCC_OscConfig+0x324>
 8002730:	4b58      	ldr	r3, [pc, #352]	@ (8002894 <HAL_RCC_OscConfig+0x470>)
 8002732:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002734:	4a57      	ldr	r2, [pc, #348]	@ (8002894 <HAL_RCC_OscConfig+0x470>)
 8002736:	f023 0301 	bic.w	r3, r3, #1
 800273a:	6713      	str	r3, [r2, #112]	@ 0x70
 800273c:	4b55      	ldr	r3, [pc, #340]	@ (8002894 <HAL_RCC_OscConfig+0x470>)
 800273e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002740:	4a54      	ldr	r2, [pc, #336]	@ (8002894 <HAL_RCC_OscConfig+0x470>)
 8002742:	f023 0304 	bic.w	r3, r3, #4
 8002746:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	689b      	ldr	r3, [r3, #8]
 800274c:	2b00      	cmp	r3, #0
 800274e:	d015      	beq.n	800277c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002750:	f7ff f830 	bl	80017b4 <HAL_GetTick>
 8002754:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002756:	e00a      	b.n	800276e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002758:	f7ff f82c 	bl	80017b4 <HAL_GetTick>
 800275c:	4602      	mov	r2, r0
 800275e:	693b      	ldr	r3, [r7, #16]
 8002760:	1ad3      	subs	r3, r2, r3
 8002762:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002766:	4293      	cmp	r3, r2
 8002768:	d901      	bls.n	800276e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800276a:	2303      	movs	r3, #3
 800276c:	e0cb      	b.n	8002906 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800276e:	4b49      	ldr	r3, [pc, #292]	@ (8002894 <HAL_RCC_OscConfig+0x470>)
 8002770:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002772:	f003 0302 	and.w	r3, r3, #2
 8002776:	2b00      	cmp	r3, #0
 8002778:	d0ee      	beq.n	8002758 <HAL_RCC_OscConfig+0x334>
 800277a:	e014      	b.n	80027a6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800277c:	f7ff f81a 	bl	80017b4 <HAL_GetTick>
 8002780:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002782:	e00a      	b.n	800279a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002784:	f7ff f816 	bl	80017b4 <HAL_GetTick>
 8002788:	4602      	mov	r2, r0
 800278a:	693b      	ldr	r3, [r7, #16]
 800278c:	1ad3      	subs	r3, r2, r3
 800278e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002792:	4293      	cmp	r3, r2
 8002794:	d901      	bls.n	800279a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002796:	2303      	movs	r3, #3
 8002798:	e0b5      	b.n	8002906 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800279a:	4b3e      	ldr	r3, [pc, #248]	@ (8002894 <HAL_RCC_OscConfig+0x470>)
 800279c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800279e:	f003 0302 	and.w	r3, r3, #2
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d1ee      	bne.n	8002784 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80027a6:	7dfb      	ldrb	r3, [r7, #23]
 80027a8:	2b01      	cmp	r3, #1
 80027aa:	d105      	bne.n	80027b8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80027ac:	4b39      	ldr	r3, [pc, #228]	@ (8002894 <HAL_RCC_OscConfig+0x470>)
 80027ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027b0:	4a38      	ldr	r2, [pc, #224]	@ (8002894 <HAL_RCC_OscConfig+0x470>)
 80027b2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80027b6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	699b      	ldr	r3, [r3, #24]
 80027bc:	2b00      	cmp	r3, #0
 80027be:	f000 80a1 	beq.w	8002904 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80027c2:	4b34      	ldr	r3, [pc, #208]	@ (8002894 <HAL_RCC_OscConfig+0x470>)
 80027c4:	689b      	ldr	r3, [r3, #8]
 80027c6:	f003 030c 	and.w	r3, r3, #12
 80027ca:	2b08      	cmp	r3, #8
 80027cc:	d05c      	beq.n	8002888 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	699b      	ldr	r3, [r3, #24]
 80027d2:	2b02      	cmp	r3, #2
 80027d4:	d141      	bne.n	800285a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027d6:	4b31      	ldr	r3, [pc, #196]	@ (800289c <HAL_RCC_OscConfig+0x478>)
 80027d8:	2200      	movs	r2, #0
 80027da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027dc:	f7fe ffea 	bl	80017b4 <HAL_GetTick>
 80027e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80027e2:	e008      	b.n	80027f6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027e4:	f7fe ffe6 	bl	80017b4 <HAL_GetTick>
 80027e8:	4602      	mov	r2, r0
 80027ea:	693b      	ldr	r3, [r7, #16]
 80027ec:	1ad3      	subs	r3, r2, r3
 80027ee:	2b02      	cmp	r3, #2
 80027f0:	d901      	bls.n	80027f6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80027f2:	2303      	movs	r3, #3
 80027f4:	e087      	b.n	8002906 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80027f6:	4b27      	ldr	r3, [pc, #156]	@ (8002894 <HAL_RCC_OscConfig+0x470>)
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d1f0      	bne.n	80027e4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	69da      	ldr	r2, [r3, #28]
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	6a1b      	ldr	r3, [r3, #32]
 800280a:	431a      	orrs	r2, r3
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002810:	019b      	lsls	r3, r3, #6
 8002812:	431a      	orrs	r2, r3
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002818:	085b      	lsrs	r3, r3, #1
 800281a:	3b01      	subs	r3, #1
 800281c:	041b      	lsls	r3, r3, #16
 800281e:	431a      	orrs	r2, r3
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002824:	061b      	lsls	r3, r3, #24
 8002826:	491b      	ldr	r1, [pc, #108]	@ (8002894 <HAL_RCC_OscConfig+0x470>)
 8002828:	4313      	orrs	r3, r2
 800282a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800282c:	4b1b      	ldr	r3, [pc, #108]	@ (800289c <HAL_RCC_OscConfig+0x478>)
 800282e:	2201      	movs	r2, #1
 8002830:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002832:	f7fe ffbf 	bl	80017b4 <HAL_GetTick>
 8002836:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002838:	e008      	b.n	800284c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800283a:	f7fe ffbb 	bl	80017b4 <HAL_GetTick>
 800283e:	4602      	mov	r2, r0
 8002840:	693b      	ldr	r3, [r7, #16]
 8002842:	1ad3      	subs	r3, r2, r3
 8002844:	2b02      	cmp	r3, #2
 8002846:	d901      	bls.n	800284c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002848:	2303      	movs	r3, #3
 800284a:	e05c      	b.n	8002906 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800284c:	4b11      	ldr	r3, [pc, #68]	@ (8002894 <HAL_RCC_OscConfig+0x470>)
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002854:	2b00      	cmp	r3, #0
 8002856:	d0f0      	beq.n	800283a <HAL_RCC_OscConfig+0x416>
 8002858:	e054      	b.n	8002904 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800285a:	4b10      	ldr	r3, [pc, #64]	@ (800289c <HAL_RCC_OscConfig+0x478>)
 800285c:	2200      	movs	r2, #0
 800285e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002860:	f7fe ffa8 	bl	80017b4 <HAL_GetTick>
 8002864:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002866:	e008      	b.n	800287a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002868:	f7fe ffa4 	bl	80017b4 <HAL_GetTick>
 800286c:	4602      	mov	r2, r0
 800286e:	693b      	ldr	r3, [r7, #16]
 8002870:	1ad3      	subs	r3, r2, r3
 8002872:	2b02      	cmp	r3, #2
 8002874:	d901      	bls.n	800287a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002876:	2303      	movs	r3, #3
 8002878:	e045      	b.n	8002906 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800287a:	4b06      	ldr	r3, [pc, #24]	@ (8002894 <HAL_RCC_OscConfig+0x470>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002882:	2b00      	cmp	r3, #0
 8002884:	d1f0      	bne.n	8002868 <HAL_RCC_OscConfig+0x444>
 8002886:	e03d      	b.n	8002904 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	699b      	ldr	r3, [r3, #24]
 800288c:	2b01      	cmp	r3, #1
 800288e:	d107      	bne.n	80028a0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002890:	2301      	movs	r3, #1
 8002892:	e038      	b.n	8002906 <HAL_RCC_OscConfig+0x4e2>
 8002894:	40023800 	.word	0x40023800
 8002898:	40007000 	.word	0x40007000
 800289c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80028a0:	4b1b      	ldr	r3, [pc, #108]	@ (8002910 <HAL_RCC_OscConfig+0x4ec>)
 80028a2:	685b      	ldr	r3, [r3, #4]
 80028a4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	699b      	ldr	r3, [r3, #24]
 80028aa:	2b01      	cmp	r3, #1
 80028ac:	d028      	beq.n	8002900 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80028b8:	429a      	cmp	r2, r3
 80028ba:	d121      	bne.n	8002900 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028c6:	429a      	cmp	r2, r3
 80028c8:	d11a      	bne.n	8002900 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80028ca:	68fa      	ldr	r2, [r7, #12]
 80028cc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80028d0:	4013      	ands	r3, r2
 80028d2:	687a      	ldr	r2, [r7, #4]
 80028d4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80028d6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80028d8:	4293      	cmp	r3, r2
 80028da:	d111      	bne.n	8002900 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028e6:	085b      	lsrs	r3, r3, #1
 80028e8:	3b01      	subs	r3, #1
 80028ea:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80028ec:	429a      	cmp	r2, r3
 80028ee:	d107      	bne.n	8002900 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028fa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80028fc:	429a      	cmp	r2, r3
 80028fe:	d001      	beq.n	8002904 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002900:	2301      	movs	r3, #1
 8002902:	e000      	b.n	8002906 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002904:	2300      	movs	r3, #0
}
 8002906:	4618      	mov	r0, r3
 8002908:	3718      	adds	r7, #24
 800290a:	46bd      	mov	sp, r7
 800290c:	bd80      	pop	{r7, pc}
 800290e:	bf00      	nop
 8002910:	40023800 	.word	0x40023800

08002914 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002914:	b580      	push	{r7, lr}
 8002916:	b084      	sub	sp, #16
 8002918:	af00      	add	r7, sp, #0
 800291a:	6078      	str	r0, [r7, #4]
 800291c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	2b00      	cmp	r3, #0
 8002922:	d101      	bne.n	8002928 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002924:	2301      	movs	r3, #1
 8002926:	e0cc      	b.n	8002ac2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002928:	4b68      	ldr	r3, [pc, #416]	@ (8002acc <HAL_RCC_ClockConfig+0x1b8>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f003 0307 	and.w	r3, r3, #7
 8002930:	683a      	ldr	r2, [r7, #0]
 8002932:	429a      	cmp	r2, r3
 8002934:	d90c      	bls.n	8002950 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002936:	4b65      	ldr	r3, [pc, #404]	@ (8002acc <HAL_RCC_ClockConfig+0x1b8>)
 8002938:	683a      	ldr	r2, [r7, #0]
 800293a:	b2d2      	uxtb	r2, r2
 800293c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800293e:	4b63      	ldr	r3, [pc, #396]	@ (8002acc <HAL_RCC_ClockConfig+0x1b8>)
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f003 0307 	and.w	r3, r3, #7
 8002946:	683a      	ldr	r2, [r7, #0]
 8002948:	429a      	cmp	r2, r3
 800294a:	d001      	beq.n	8002950 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800294c:	2301      	movs	r3, #1
 800294e:	e0b8      	b.n	8002ac2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f003 0302 	and.w	r3, r3, #2
 8002958:	2b00      	cmp	r3, #0
 800295a:	d020      	beq.n	800299e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f003 0304 	and.w	r3, r3, #4
 8002964:	2b00      	cmp	r3, #0
 8002966:	d005      	beq.n	8002974 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002968:	4b59      	ldr	r3, [pc, #356]	@ (8002ad0 <HAL_RCC_ClockConfig+0x1bc>)
 800296a:	689b      	ldr	r3, [r3, #8]
 800296c:	4a58      	ldr	r2, [pc, #352]	@ (8002ad0 <HAL_RCC_ClockConfig+0x1bc>)
 800296e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002972:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f003 0308 	and.w	r3, r3, #8
 800297c:	2b00      	cmp	r3, #0
 800297e:	d005      	beq.n	800298c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002980:	4b53      	ldr	r3, [pc, #332]	@ (8002ad0 <HAL_RCC_ClockConfig+0x1bc>)
 8002982:	689b      	ldr	r3, [r3, #8]
 8002984:	4a52      	ldr	r2, [pc, #328]	@ (8002ad0 <HAL_RCC_ClockConfig+0x1bc>)
 8002986:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800298a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800298c:	4b50      	ldr	r3, [pc, #320]	@ (8002ad0 <HAL_RCC_ClockConfig+0x1bc>)
 800298e:	689b      	ldr	r3, [r3, #8]
 8002990:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	689b      	ldr	r3, [r3, #8]
 8002998:	494d      	ldr	r1, [pc, #308]	@ (8002ad0 <HAL_RCC_ClockConfig+0x1bc>)
 800299a:	4313      	orrs	r3, r2
 800299c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f003 0301 	and.w	r3, r3, #1
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d044      	beq.n	8002a34 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	685b      	ldr	r3, [r3, #4]
 80029ae:	2b01      	cmp	r3, #1
 80029b0:	d107      	bne.n	80029c2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029b2:	4b47      	ldr	r3, [pc, #284]	@ (8002ad0 <HAL_RCC_ClockConfig+0x1bc>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d119      	bne.n	80029f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029be:	2301      	movs	r3, #1
 80029c0:	e07f      	b.n	8002ac2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	685b      	ldr	r3, [r3, #4]
 80029c6:	2b02      	cmp	r3, #2
 80029c8:	d003      	beq.n	80029d2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80029ce:	2b03      	cmp	r3, #3
 80029d0:	d107      	bne.n	80029e2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029d2:	4b3f      	ldr	r3, [pc, #252]	@ (8002ad0 <HAL_RCC_ClockConfig+0x1bc>)
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d109      	bne.n	80029f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029de:	2301      	movs	r3, #1
 80029e0:	e06f      	b.n	8002ac2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029e2:	4b3b      	ldr	r3, [pc, #236]	@ (8002ad0 <HAL_RCC_ClockConfig+0x1bc>)
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f003 0302 	and.w	r3, r3, #2
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d101      	bne.n	80029f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029ee:	2301      	movs	r3, #1
 80029f0:	e067      	b.n	8002ac2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80029f2:	4b37      	ldr	r3, [pc, #220]	@ (8002ad0 <HAL_RCC_ClockConfig+0x1bc>)
 80029f4:	689b      	ldr	r3, [r3, #8]
 80029f6:	f023 0203 	bic.w	r2, r3, #3
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	685b      	ldr	r3, [r3, #4]
 80029fe:	4934      	ldr	r1, [pc, #208]	@ (8002ad0 <HAL_RCC_ClockConfig+0x1bc>)
 8002a00:	4313      	orrs	r3, r2
 8002a02:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002a04:	f7fe fed6 	bl	80017b4 <HAL_GetTick>
 8002a08:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a0a:	e00a      	b.n	8002a22 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a0c:	f7fe fed2 	bl	80017b4 <HAL_GetTick>
 8002a10:	4602      	mov	r2, r0
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	1ad3      	subs	r3, r2, r3
 8002a16:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a1a:	4293      	cmp	r3, r2
 8002a1c:	d901      	bls.n	8002a22 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002a1e:	2303      	movs	r3, #3
 8002a20:	e04f      	b.n	8002ac2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a22:	4b2b      	ldr	r3, [pc, #172]	@ (8002ad0 <HAL_RCC_ClockConfig+0x1bc>)
 8002a24:	689b      	ldr	r3, [r3, #8]
 8002a26:	f003 020c 	and.w	r2, r3, #12
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	685b      	ldr	r3, [r3, #4]
 8002a2e:	009b      	lsls	r3, r3, #2
 8002a30:	429a      	cmp	r2, r3
 8002a32:	d1eb      	bne.n	8002a0c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002a34:	4b25      	ldr	r3, [pc, #148]	@ (8002acc <HAL_RCC_ClockConfig+0x1b8>)
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f003 0307 	and.w	r3, r3, #7
 8002a3c:	683a      	ldr	r2, [r7, #0]
 8002a3e:	429a      	cmp	r2, r3
 8002a40:	d20c      	bcs.n	8002a5c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a42:	4b22      	ldr	r3, [pc, #136]	@ (8002acc <HAL_RCC_ClockConfig+0x1b8>)
 8002a44:	683a      	ldr	r2, [r7, #0]
 8002a46:	b2d2      	uxtb	r2, r2
 8002a48:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a4a:	4b20      	ldr	r3, [pc, #128]	@ (8002acc <HAL_RCC_ClockConfig+0x1b8>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f003 0307 	and.w	r3, r3, #7
 8002a52:	683a      	ldr	r2, [r7, #0]
 8002a54:	429a      	cmp	r2, r3
 8002a56:	d001      	beq.n	8002a5c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002a58:	2301      	movs	r3, #1
 8002a5a:	e032      	b.n	8002ac2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f003 0304 	and.w	r3, r3, #4
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d008      	beq.n	8002a7a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a68:	4b19      	ldr	r3, [pc, #100]	@ (8002ad0 <HAL_RCC_ClockConfig+0x1bc>)
 8002a6a:	689b      	ldr	r3, [r3, #8]
 8002a6c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	68db      	ldr	r3, [r3, #12]
 8002a74:	4916      	ldr	r1, [pc, #88]	@ (8002ad0 <HAL_RCC_ClockConfig+0x1bc>)
 8002a76:	4313      	orrs	r3, r2
 8002a78:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f003 0308 	and.w	r3, r3, #8
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d009      	beq.n	8002a9a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002a86:	4b12      	ldr	r3, [pc, #72]	@ (8002ad0 <HAL_RCC_ClockConfig+0x1bc>)
 8002a88:	689b      	ldr	r3, [r3, #8]
 8002a8a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	691b      	ldr	r3, [r3, #16]
 8002a92:	00db      	lsls	r3, r3, #3
 8002a94:	490e      	ldr	r1, [pc, #56]	@ (8002ad0 <HAL_RCC_ClockConfig+0x1bc>)
 8002a96:	4313      	orrs	r3, r2
 8002a98:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002a9a:	f000 f821 	bl	8002ae0 <HAL_RCC_GetSysClockFreq>
 8002a9e:	4602      	mov	r2, r0
 8002aa0:	4b0b      	ldr	r3, [pc, #44]	@ (8002ad0 <HAL_RCC_ClockConfig+0x1bc>)
 8002aa2:	689b      	ldr	r3, [r3, #8]
 8002aa4:	091b      	lsrs	r3, r3, #4
 8002aa6:	f003 030f 	and.w	r3, r3, #15
 8002aaa:	490a      	ldr	r1, [pc, #40]	@ (8002ad4 <HAL_RCC_ClockConfig+0x1c0>)
 8002aac:	5ccb      	ldrb	r3, [r1, r3]
 8002aae:	fa22 f303 	lsr.w	r3, r2, r3
 8002ab2:	4a09      	ldr	r2, [pc, #36]	@ (8002ad8 <HAL_RCC_ClockConfig+0x1c4>)
 8002ab4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002ab6:	4b09      	ldr	r3, [pc, #36]	@ (8002adc <HAL_RCC_ClockConfig+0x1c8>)
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	4618      	mov	r0, r3
 8002abc:	f7fe fe36 	bl	800172c <HAL_InitTick>

  return HAL_OK;
 8002ac0:	2300      	movs	r3, #0
}
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	3710      	adds	r7, #16
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bd80      	pop	{r7, pc}
 8002aca:	bf00      	nop
 8002acc:	40023c00 	.word	0x40023c00
 8002ad0:	40023800 	.word	0x40023800
 8002ad4:	080074ac 	.word	0x080074ac
 8002ad8:	20000000 	.word	0x20000000
 8002adc:	20000004 	.word	0x20000004

08002ae0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ae0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002ae4:	b094      	sub	sp, #80	@ 0x50
 8002ae6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002ae8:	2300      	movs	r3, #0
 8002aea:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002aec:	2300      	movs	r3, #0
 8002aee:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002af0:	2300      	movs	r3, #0
 8002af2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002af4:	2300      	movs	r3, #0
 8002af6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002af8:	4b79      	ldr	r3, [pc, #484]	@ (8002ce0 <HAL_RCC_GetSysClockFreq+0x200>)
 8002afa:	689b      	ldr	r3, [r3, #8]
 8002afc:	f003 030c 	and.w	r3, r3, #12
 8002b00:	2b08      	cmp	r3, #8
 8002b02:	d00d      	beq.n	8002b20 <HAL_RCC_GetSysClockFreq+0x40>
 8002b04:	2b08      	cmp	r3, #8
 8002b06:	f200 80e1 	bhi.w	8002ccc <HAL_RCC_GetSysClockFreq+0x1ec>
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d002      	beq.n	8002b14 <HAL_RCC_GetSysClockFreq+0x34>
 8002b0e:	2b04      	cmp	r3, #4
 8002b10:	d003      	beq.n	8002b1a <HAL_RCC_GetSysClockFreq+0x3a>
 8002b12:	e0db      	b.n	8002ccc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002b14:	4b73      	ldr	r3, [pc, #460]	@ (8002ce4 <HAL_RCC_GetSysClockFreq+0x204>)
 8002b16:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002b18:	e0db      	b.n	8002cd2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002b1a:	4b73      	ldr	r3, [pc, #460]	@ (8002ce8 <HAL_RCC_GetSysClockFreq+0x208>)
 8002b1c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002b1e:	e0d8      	b.n	8002cd2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002b20:	4b6f      	ldr	r3, [pc, #444]	@ (8002ce0 <HAL_RCC_GetSysClockFreq+0x200>)
 8002b22:	685b      	ldr	r3, [r3, #4]
 8002b24:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002b28:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002b2a:	4b6d      	ldr	r3, [pc, #436]	@ (8002ce0 <HAL_RCC_GetSysClockFreq+0x200>)
 8002b2c:	685b      	ldr	r3, [r3, #4]
 8002b2e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d063      	beq.n	8002bfe <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b36:	4b6a      	ldr	r3, [pc, #424]	@ (8002ce0 <HAL_RCC_GetSysClockFreq+0x200>)
 8002b38:	685b      	ldr	r3, [r3, #4]
 8002b3a:	099b      	lsrs	r3, r3, #6
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002b40:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002b42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002b44:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002b48:	633b      	str	r3, [r7, #48]	@ 0x30
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	637b      	str	r3, [r7, #52]	@ 0x34
 8002b4e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002b52:	4622      	mov	r2, r4
 8002b54:	462b      	mov	r3, r5
 8002b56:	f04f 0000 	mov.w	r0, #0
 8002b5a:	f04f 0100 	mov.w	r1, #0
 8002b5e:	0159      	lsls	r1, r3, #5
 8002b60:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002b64:	0150      	lsls	r0, r2, #5
 8002b66:	4602      	mov	r2, r0
 8002b68:	460b      	mov	r3, r1
 8002b6a:	4621      	mov	r1, r4
 8002b6c:	1a51      	subs	r1, r2, r1
 8002b6e:	6139      	str	r1, [r7, #16]
 8002b70:	4629      	mov	r1, r5
 8002b72:	eb63 0301 	sbc.w	r3, r3, r1
 8002b76:	617b      	str	r3, [r7, #20]
 8002b78:	f04f 0200 	mov.w	r2, #0
 8002b7c:	f04f 0300 	mov.w	r3, #0
 8002b80:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002b84:	4659      	mov	r1, fp
 8002b86:	018b      	lsls	r3, r1, #6
 8002b88:	4651      	mov	r1, sl
 8002b8a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002b8e:	4651      	mov	r1, sl
 8002b90:	018a      	lsls	r2, r1, #6
 8002b92:	4651      	mov	r1, sl
 8002b94:	ebb2 0801 	subs.w	r8, r2, r1
 8002b98:	4659      	mov	r1, fp
 8002b9a:	eb63 0901 	sbc.w	r9, r3, r1
 8002b9e:	f04f 0200 	mov.w	r2, #0
 8002ba2:	f04f 0300 	mov.w	r3, #0
 8002ba6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002baa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002bae:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002bb2:	4690      	mov	r8, r2
 8002bb4:	4699      	mov	r9, r3
 8002bb6:	4623      	mov	r3, r4
 8002bb8:	eb18 0303 	adds.w	r3, r8, r3
 8002bbc:	60bb      	str	r3, [r7, #8]
 8002bbe:	462b      	mov	r3, r5
 8002bc0:	eb49 0303 	adc.w	r3, r9, r3
 8002bc4:	60fb      	str	r3, [r7, #12]
 8002bc6:	f04f 0200 	mov.w	r2, #0
 8002bca:	f04f 0300 	mov.w	r3, #0
 8002bce:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002bd2:	4629      	mov	r1, r5
 8002bd4:	024b      	lsls	r3, r1, #9
 8002bd6:	4621      	mov	r1, r4
 8002bd8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002bdc:	4621      	mov	r1, r4
 8002bde:	024a      	lsls	r2, r1, #9
 8002be0:	4610      	mov	r0, r2
 8002be2:	4619      	mov	r1, r3
 8002be4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002be6:	2200      	movs	r2, #0
 8002be8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002bea:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002bec:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002bf0:	f7fd fffa 	bl	8000be8 <__aeabi_uldivmod>
 8002bf4:	4602      	mov	r2, r0
 8002bf6:	460b      	mov	r3, r1
 8002bf8:	4613      	mov	r3, r2
 8002bfa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002bfc:	e058      	b.n	8002cb0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002bfe:	4b38      	ldr	r3, [pc, #224]	@ (8002ce0 <HAL_RCC_GetSysClockFreq+0x200>)
 8002c00:	685b      	ldr	r3, [r3, #4]
 8002c02:	099b      	lsrs	r3, r3, #6
 8002c04:	2200      	movs	r2, #0
 8002c06:	4618      	mov	r0, r3
 8002c08:	4611      	mov	r1, r2
 8002c0a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002c0e:	623b      	str	r3, [r7, #32]
 8002c10:	2300      	movs	r3, #0
 8002c12:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c14:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002c18:	4642      	mov	r2, r8
 8002c1a:	464b      	mov	r3, r9
 8002c1c:	f04f 0000 	mov.w	r0, #0
 8002c20:	f04f 0100 	mov.w	r1, #0
 8002c24:	0159      	lsls	r1, r3, #5
 8002c26:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002c2a:	0150      	lsls	r0, r2, #5
 8002c2c:	4602      	mov	r2, r0
 8002c2e:	460b      	mov	r3, r1
 8002c30:	4641      	mov	r1, r8
 8002c32:	ebb2 0a01 	subs.w	sl, r2, r1
 8002c36:	4649      	mov	r1, r9
 8002c38:	eb63 0b01 	sbc.w	fp, r3, r1
 8002c3c:	f04f 0200 	mov.w	r2, #0
 8002c40:	f04f 0300 	mov.w	r3, #0
 8002c44:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002c48:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002c4c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002c50:	ebb2 040a 	subs.w	r4, r2, sl
 8002c54:	eb63 050b 	sbc.w	r5, r3, fp
 8002c58:	f04f 0200 	mov.w	r2, #0
 8002c5c:	f04f 0300 	mov.w	r3, #0
 8002c60:	00eb      	lsls	r3, r5, #3
 8002c62:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002c66:	00e2      	lsls	r2, r4, #3
 8002c68:	4614      	mov	r4, r2
 8002c6a:	461d      	mov	r5, r3
 8002c6c:	4643      	mov	r3, r8
 8002c6e:	18e3      	adds	r3, r4, r3
 8002c70:	603b      	str	r3, [r7, #0]
 8002c72:	464b      	mov	r3, r9
 8002c74:	eb45 0303 	adc.w	r3, r5, r3
 8002c78:	607b      	str	r3, [r7, #4]
 8002c7a:	f04f 0200 	mov.w	r2, #0
 8002c7e:	f04f 0300 	mov.w	r3, #0
 8002c82:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002c86:	4629      	mov	r1, r5
 8002c88:	028b      	lsls	r3, r1, #10
 8002c8a:	4621      	mov	r1, r4
 8002c8c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002c90:	4621      	mov	r1, r4
 8002c92:	028a      	lsls	r2, r1, #10
 8002c94:	4610      	mov	r0, r2
 8002c96:	4619      	mov	r1, r3
 8002c98:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	61bb      	str	r3, [r7, #24]
 8002c9e:	61fa      	str	r2, [r7, #28]
 8002ca0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002ca4:	f7fd ffa0 	bl	8000be8 <__aeabi_uldivmod>
 8002ca8:	4602      	mov	r2, r0
 8002caa:	460b      	mov	r3, r1
 8002cac:	4613      	mov	r3, r2
 8002cae:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002cb0:	4b0b      	ldr	r3, [pc, #44]	@ (8002ce0 <HAL_RCC_GetSysClockFreq+0x200>)
 8002cb2:	685b      	ldr	r3, [r3, #4]
 8002cb4:	0c1b      	lsrs	r3, r3, #16
 8002cb6:	f003 0303 	and.w	r3, r3, #3
 8002cba:	3301      	adds	r3, #1
 8002cbc:	005b      	lsls	r3, r3, #1
 8002cbe:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002cc0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002cc2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002cc4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cc8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002cca:	e002      	b.n	8002cd2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002ccc:	4b05      	ldr	r3, [pc, #20]	@ (8002ce4 <HAL_RCC_GetSysClockFreq+0x204>)
 8002cce:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002cd0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002cd2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	3750      	adds	r7, #80	@ 0x50
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002cde:	bf00      	nop
 8002ce0:	40023800 	.word	0x40023800
 8002ce4:	00f42400 	.word	0x00f42400
 8002ce8:	007a1200 	.word	0x007a1200

08002cec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002cec:	b480      	push	{r7}
 8002cee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002cf0:	4b03      	ldr	r3, [pc, #12]	@ (8002d00 <HAL_RCC_GetHCLKFreq+0x14>)
 8002cf2:	681b      	ldr	r3, [r3, #0]
}
 8002cf4:	4618      	mov	r0, r3
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfc:	4770      	bx	lr
 8002cfe:	bf00      	nop
 8002d00:	20000000 	.word	0x20000000

08002d04 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002d08:	f7ff fff0 	bl	8002cec <HAL_RCC_GetHCLKFreq>
 8002d0c:	4602      	mov	r2, r0
 8002d0e:	4b05      	ldr	r3, [pc, #20]	@ (8002d24 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002d10:	689b      	ldr	r3, [r3, #8]
 8002d12:	0a9b      	lsrs	r3, r3, #10
 8002d14:	f003 0307 	and.w	r3, r3, #7
 8002d18:	4903      	ldr	r1, [pc, #12]	@ (8002d28 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002d1a:	5ccb      	ldrb	r3, [r1, r3]
 8002d1c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d20:	4618      	mov	r0, r3
 8002d22:	bd80      	pop	{r7, pc}
 8002d24:	40023800 	.word	0x40023800
 8002d28:	080074bc 	.word	0x080074bc

08002d2c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002d30:	f7ff ffdc 	bl	8002cec <HAL_RCC_GetHCLKFreq>
 8002d34:	4602      	mov	r2, r0
 8002d36:	4b05      	ldr	r3, [pc, #20]	@ (8002d4c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002d38:	689b      	ldr	r3, [r3, #8]
 8002d3a:	0b5b      	lsrs	r3, r3, #13
 8002d3c:	f003 0307 	and.w	r3, r3, #7
 8002d40:	4903      	ldr	r1, [pc, #12]	@ (8002d50 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002d42:	5ccb      	ldrb	r3, [r1, r3]
 8002d44:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d48:	4618      	mov	r0, r3
 8002d4a:	bd80      	pop	{r7, pc}
 8002d4c:	40023800 	.word	0x40023800
 8002d50:	080074bc 	.word	0x080074bc

08002d54 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b082      	sub	sp, #8
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d101      	bne.n	8002d66 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002d62:	2301      	movs	r3, #1
 8002d64:	e041      	b.n	8002dea <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d6c:	b2db      	uxtb	r3, r3
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d106      	bne.n	8002d80 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	2200      	movs	r2, #0
 8002d76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002d7a:	6878      	ldr	r0, [r7, #4]
 8002d7c:	f7fe fc30 	bl	80015e0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2202      	movs	r2, #2
 8002d84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681a      	ldr	r2, [r3, #0]
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	3304      	adds	r3, #4
 8002d90:	4619      	mov	r1, r3
 8002d92:	4610      	mov	r0, r2
 8002d94:	f000 fada 	bl	800334c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	2201      	movs	r2, #1
 8002d9c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	2201      	movs	r2, #1
 8002da4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	2201      	movs	r2, #1
 8002dac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	2201      	movs	r2, #1
 8002db4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	2201      	movs	r2, #1
 8002dbc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	2201      	movs	r2, #1
 8002dc4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	2201      	movs	r2, #1
 8002dcc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	2201      	movs	r2, #1
 8002dd4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	2201      	movs	r2, #1
 8002ddc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	2201      	movs	r2, #1
 8002de4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002de8:	2300      	movs	r3, #0
}
 8002dea:	4618      	mov	r0, r3
 8002dec:	3708      	adds	r7, #8
 8002dee:	46bd      	mov	sp, r7
 8002df0:	bd80      	pop	{r7, pc}
	...

08002df4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b084      	sub	sp, #16
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
 8002dfc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002dfe:	683b      	ldr	r3, [r7, #0]
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d109      	bne.n	8002e18 <HAL_TIM_PWM_Start+0x24>
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002e0a:	b2db      	uxtb	r3, r3
 8002e0c:	2b01      	cmp	r3, #1
 8002e0e:	bf14      	ite	ne
 8002e10:	2301      	movne	r3, #1
 8002e12:	2300      	moveq	r3, #0
 8002e14:	b2db      	uxtb	r3, r3
 8002e16:	e022      	b.n	8002e5e <HAL_TIM_PWM_Start+0x6a>
 8002e18:	683b      	ldr	r3, [r7, #0]
 8002e1a:	2b04      	cmp	r3, #4
 8002e1c:	d109      	bne.n	8002e32 <HAL_TIM_PWM_Start+0x3e>
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002e24:	b2db      	uxtb	r3, r3
 8002e26:	2b01      	cmp	r3, #1
 8002e28:	bf14      	ite	ne
 8002e2a:	2301      	movne	r3, #1
 8002e2c:	2300      	moveq	r3, #0
 8002e2e:	b2db      	uxtb	r3, r3
 8002e30:	e015      	b.n	8002e5e <HAL_TIM_PWM_Start+0x6a>
 8002e32:	683b      	ldr	r3, [r7, #0]
 8002e34:	2b08      	cmp	r3, #8
 8002e36:	d109      	bne.n	8002e4c <HAL_TIM_PWM_Start+0x58>
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002e3e:	b2db      	uxtb	r3, r3
 8002e40:	2b01      	cmp	r3, #1
 8002e42:	bf14      	ite	ne
 8002e44:	2301      	movne	r3, #1
 8002e46:	2300      	moveq	r3, #0
 8002e48:	b2db      	uxtb	r3, r3
 8002e4a:	e008      	b.n	8002e5e <HAL_TIM_PWM_Start+0x6a>
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002e52:	b2db      	uxtb	r3, r3
 8002e54:	2b01      	cmp	r3, #1
 8002e56:	bf14      	ite	ne
 8002e58:	2301      	movne	r3, #1
 8002e5a:	2300      	moveq	r3, #0
 8002e5c:	b2db      	uxtb	r3, r3
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d001      	beq.n	8002e66 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8002e62:	2301      	movs	r3, #1
 8002e64:	e07c      	b.n	8002f60 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002e66:	683b      	ldr	r3, [r7, #0]
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d104      	bne.n	8002e76 <HAL_TIM_PWM_Start+0x82>
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	2202      	movs	r2, #2
 8002e70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002e74:	e013      	b.n	8002e9e <HAL_TIM_PWM_Start+0xaa>
 8002e76:	683b      	ldr	r3, [r7, #0]
 8002e78:	2b04      	cmp	r3, #4
 8002e7a:	d104      	bne.n	8002e86 <HAL_TIM_PWM_Start+0x92>
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	2202      	movs	r2, #2
 8002e80:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002e84:	e00b      	b.n	8002e9e <HAL_TIM_PWM_Start+0xaa>
 8002e86:	683b      	ldr	r3, [r7, #0]
 8002e88:	2b08      	cmp	r3, #8
 8002e8a:	d104      	bne.n	8002e96 <HAL_TIM_PWM_Start+0xa2>
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	2202      	movs	r2, #2
 8002e90:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002e94:	e003      	b.n	8002e9e <HAL_TIM_PWM_Start+0xaa>
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	2202      	movs	r2, #2
 8002e9a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	2201      	movs	r2, #1
 8002ea4:	6839      	ldr	r1, [r7, #0]
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	f000 fcac 	bl	8003804 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	4a2d      	ldr	r2, [pc, #180]	@ (8002f68 <HAL_TIM_PWM_Start+0x174>)
 8002eb2:	4293      	cmp	r3, r2
 8002eb4:	d004      	beq.n	8002ec0 <HAL_TIM_PWM_Start+0xcc>
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	4a2c      	ldr	r2, [pc, #176]	@ (8002f6c <HAL_TIM_PWM_Start+0x178>)
 8002ebc:	4293      	cmp	r3, r2
 8002ebe:	d101      	bne.n	8002ec4 <HAL_TIM_PWM_Start+0xd0>
 8002ec0:	2301      	movs	r3, #1
 8002ec2:	e000      	b.n	8002ec6 <HAL_TIM_PWM_Start+0xd2>
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d007      	beq.n	8002eda <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002ed8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	4a22      	ldr	r2, [pc, #136]	@ (8002f68 <HAL_TIM_PWM_Start+0x174>)
 8002ee0:	4293      	cmp	r3, r2
 8002ee2:	d022      	beq.n	8002f2a <HAL_TIM_PWM_Start+0x136>
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002eec:	d01d      	beq.n	8002f2a <HAL_TIM_PWM_Start+0x136>
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	4a1f      	ldr	r2, [pc, #124]	@ (8002f70 <HAL_TIM_PWM_Start+0x17c>)
 8002ef4:	4293      	cmp	r3, r2
 8002ef6:	d018      	beq.n	8002f2a <HAL_TIM_PWM_Start+0x136>
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	4a1d      	ldr	r2, [pc, #116]	@ (8002f74 <HAL_TIM_PWM_Start+0x180>)
 8002efe:	4293      	cmp	r3, r2
 8002f00:	d013      	beq.n	8002f2a <HAL_TIM_PWM_Start+0x136>
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	4a1c      	ldr	r2, [pc, #112]	@ (8002f78 <HAL_TIM_PWM_Start+0x184>)
 8002f08:	4293      	cmp	r3, r2
 8002f0a:	d00e      	beq.n	8002f2a <HAL_TIM_PWM_Start+0x136>
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	4a16      	ldr	r2, [pc, #88]	@ (8002f6c <HAL_TIM_PWM_Start+0x178>)
 8002f12:	4293      	cmp	r3, r2
 8002f14:	d009      	beq.n	8002f2a <HAL_TIM_PWM_Start+0x136>
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	4a18      	ldr	r2, [pc, #96]	@ (8002f7c <HAL_TIM_PWM_Start+0x188>)
 8002f1c:	4293      	cmp	r3, r2
 8002f1e:	d004      	beq.n	8002f2a <HAL_TIM_PWM_Start+0x136>
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	4a16      	ldr	r2, [pc, #88]	@ (8002f80 <HAL_TIM_PWM_Start+0x18c>)
 8002f26:	4293      	cmp	r3, r2
 8002f28:	d111      	bne.n	8002f4e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	689b      	ldr	r3, [r3, #8]
 8002f30:	f003 0307 	and.w	r3, r3, #7
 8002f34:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	2b06      	cmp	r3, #6
 8002f3a:	d010      	beq.n	8002f5e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	681a      	ldr	r2, [r3, #0]
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f042 0201 	orr.w	r2, r2, #1
 8002f4a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f4c:	e007      	b.n	8002f5e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	681a      	ldr	r2, [r3, #0]
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f042 0201 	orr.w	r2, r2, #1
 8002f5c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002f5e:	2300      	movs	r3, #0
}
 8002f60:	4618      	mov	r0, r3
 8002f62:	3710      	adds	r7, #16
 8002f64:	46bd      	mov	sp, r7
 8002f66:	bd80      	pop	{r7, pc}
 8002f68:	40010000 	.word	0x40010000
 8002f6c:	40010400 	.word	0x40010400
 8002f70:	40000400 	.word	0x40000400
 8002f74:	40000800 	.word	0x40000800
 8002f78:	40000c00 	.word	0x40000c00
 8002f7c:	40014000 	.word	0x40014000
 8002f80:	40001800 	.word	0x40001800

08002f84 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	b084      	sub	sp, #16
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	68db      	ldr	r3, [r3, #12]
 8002f92:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	691b      	ldr	r3, [r3, #16]
 8002f9a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002f9c:	68bb      	ldr	r3, [r7, #8]
 8002f9e:	f003 0302 	and.w	r3, r3, #2
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d020      	beq.n	8002fe8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	f003 0302 	and.w	r3, r3, #2
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d01b      	beq.n	8002fe8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f06f 0202 	mvn.w	r2, #2
 8002fb8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	2201      	movs	r2, #1
 8002fbe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	699b      	ldr	r3, [r3, #24]
 8002fc6:	f003 0303 	and.w	r3, r3, #3
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d003      	beq.n	8002fd6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002fce:	6878      	ldr	r0, [r7, #4]
 8002fd0:	f000 f99e 	bl	8003310 <HAL_TIM_IC_CaptureCallback>
 8002fd4:	e005      	b.n	8002fe2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002fd6:	6878      	ldr	r0, [r7, #4]
 8002fd8:	f000 f990 	bl	80032fc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002fdc:	6878      	ldr	r0, [r7, #4]
 8002fde:	f000 f9a1 	bl	8003324 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002fe8:	68bb      	ldr	r3, [r7, #8]
 8002fea:	f003 0304 	and.w	r3, r3, #4
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d020      	beq.n	8003034 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	f003 0304 	and.w	r3, r3, #4
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d01b      	beq.n	8003034 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f06f 0204 	mvn.w	r2, #4
 8003004:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	2202      	movs	r2, #2
 800300a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	699b      	ldr	r3, [r3, #24]
 8003012:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003016:	2b00      	cmp	r3, #0
 8003018:	d003      	beq.n	8003022 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800301a:	6878      	ldr	r0, [r7, #4]
 800301c:	f000 f978 	bl	8003310 <HAL_TIM_IC_CaptureCallback>
 8003020:	e005      	b.n	800302e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003022:	6878      	ldr	r0, [r7, #4]
 8003024:	f000 f96a 	bl	80032fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003028:	6878      	ldr	r0, [r7, #4]
 800302a:	f000 f97b 	bl	8003324 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	2200      	movs	r2, #0
 8003032:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003034:	68bb      	ldr	r3, [r7, #8]
 8003036:	f003 0308 	and.w	r3, r3, #8
 800303a:	2b00      	cmp	r3, #0
 800303c:	d020      	beq.n	8003080 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	f003 0308 	and.w	r3, r3, #8
 8003044:	2b00      	cmp	r3, #0
 8003046:	d01b      	beq.n	8003080 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f06f 0208 	mvn.w	r2, #8
 8003050:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	2204      	movs	r2, #4
 8003056:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	69db      	ldr	r3, [r3, #28]
 800305e:	f003 0303 	and.w	r3, r3, #3
 8003062:	2b00      	cmp	r3, #0
 8003064:	d003      	beq.n	800306e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003066:	6878      	ldr	r0, [r7, #4]
 8003068:	f000 f952 	bl	8003310 <HAL_TIM_IC_CaptureCallback>
 800306c:	e005      	b.n	800307a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800306e:	6878      	ldr	r0, [r7, #4]
 8003070:	f000 f944 	bl	80032fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003074:	6878      	ldr	r0, [r7, #4]
 8003076:	f000 f955 	bl	8003324 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	2200      	movs	r2, #0
 800307e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003080:	68bb      	ldr	r3, [r7, #8]
 8003082:	f003 0310 	and.w	r3, r3, #16
 8003086:	2b00      	cmp	r3, #0
 8003088:	d020      	beq.n	80030cc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	f003 0310 	and.w	r3, r3, #16
 8003090:	2b00      	cmp	r3, #0
 8003092:	d01b      	beq.n	80030cc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f06f 0210 	mvn.w	r2, #16
 800309c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	2208      	movs	r2, #8
 80030a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	69db      	ldr	r3, [r3, #28]
 80030aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d003      	beq.n	80030ba <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80030b2:	6878      	ldr	r0, [r7, #4]
 80030b4:	f000 f92c 	bl	8003310 <HAL_TIM_IC_CaptureCallback>
 80030b8:	e005      	b.n	80030c6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80030ba:	6878      	ldr	r0, [r7, #4]
 80030bc:	f000 f91e 	bl	80032fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80030c0:	6878      	ldr	r0, [r7, #4]
 80030c2:	f000 f92f 	bl	8003324 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	2200      	movs	r2, #0
 80030ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80030cc:	68bb      	ldr	r3, [r7, #8]
 80030ce:	f003 0301 	and.w	r3, r3, #1
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d00c      	beq.n	80030f0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	f003 0301 	and.w	r3, r3, #1
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d007      	beq.n	80030f0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f06f 0201 	mvn.w	r2, #1
 80030e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80030ea:	6878      	ldr	r0, [r7, #4]
 80030ec:	f000 f8fc 	bl	80032e8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80030f0:	68bb      	ldr	r3, [r7, #8]
 80030f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d00c      	beq.n	8003114 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003100:	2b00      	cmp	r3, #0
 8003102:	d007      	beq.n	8003114 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800310c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800310e:	6878      	ldr	r0, [r7, #4]
 8003110:	f000 fba7 	bl	8003862 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003114:	68bb      	ldr	r3, [r7, #8]
 8003116:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800311a:	2b00      	cmp	r3, #0
 800311c:	d00c      	beq.n	8003138 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003124:	2b00      	cmp	r3, #0
 8003126:	d007      	beq.n	8003138 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003130:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003132:	6878      	ldr	r0, [r7, #4]
 8003134:	f000 f900 	bl	8003338 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003138:	68bb      	ldr	r3, [r7, #8]
 800313a:	f003 0320 	and.w	r3, r3, #32
 800313e:	2b00      	cmp	r3, #0
 8003140:	d00c      	beq.n	800315c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	f003 0320 	and.w	r3, r3, #32
 8003148:	2b00      	cmp	r3, #0
 800314a:	d007      	beq.n	800315c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f06f 0220 	mvn.w	r2, #32
 8003154:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003156:	6878      	ldr	r0, [r7, #4]
 8003158:	f000 fb79 	bl	800384e <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800315c:	bf00      	nop
 800315e:	3710      	adds	r7, #16
 8003160:	46bd      	mov	sp, r7
 8003162:	bd80      	pop	{r7, pc}

08003164 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	b086      	sub	sp, #24
 8003168:	af00      	add	r7, sp, #0
 800316a:	60f8      	str	r0, [r7, #12]
 800316c:	60b9      	str	r1, [r7, #8]
 800316e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003170:	2300      	movs	r3, #0
 8003172:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800317a:	2b01      	cmp	r3, #1
 800317c:	d101      	bne.n	8003182 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800317e:	2302      	movs	r3, #2
 8003180:	e0ae      	b.n	80032e0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	2201      	movs	r2, #1
 8003186:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	2b0c      	cmp	r3, #12
 800318e:	f200 809f 	bhi.w	80032d0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003192:	a201      	add	r2, pc, #4	@ (adr r2, 8003198 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003194:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003198:	080031cd 	.word	0x080031cd
 800319c:	080032d1 	.word	0x080032d1
 80031a0:	080032d1 	.word	0x080032d1
 80031a4:	080032d1 	.word	0x080032d1
 80031a8:	0800320d 	.word	0x0800320d
 80031ac:	080032d1 	.word	0x080032d1
 80031b0:	080032d1 	.word	0x080032d1
 80031b4:	080032d1 	.word	0x080032d1
 80031b8:	0800324f 	.word	0x0800324f
 80031bc:	080032d1 	.word	0x080032d1
 80031c0:	080032d1 	.word	0x080032d1
 80031c4:	080032d1 	.word	0x080032d1
 80031c8:	0800328f 	.word	0x0800328f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	68b9      	ldr	r1, [r7, #8]
 80031d2:	4618      	mov	r0, r3
 80031d4:	f000 f966 	bl	80034a4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	699a      	ldr	r2, [r3, #24]
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f042 0208 	orr.w	r2, r2, #8
 80031e6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	699a      	ldr	r2, [r3, #24]
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f022 0204 	bic.w	r2, r2, #4
 80031f6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	6999      	ldr	r1, [r3, #24]
 80031fe:	68bb      	ldr	r3, [r7, #8]
 8003200:	691a      	ldr	r2, [r3, #16]
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	430a      	orrs	r2, r1
 8003208:	619a      	str	r2, [r3, #24]
      break;
 800320a:	e064      	b.n	80032d6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	68b9      	ldr	r1, [r7, #8]
 8003212:	4618      	mov	r0, r3
 8003214:	f000 f9b6 	bl	8003584 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	699a      	ldr	r2, [r3, #24]
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003226:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	699a      	ldr	r2, [r3, #24]
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003236:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	6999      	ldr	r1, [r3, #24]
 800323e:	68bb      	ldr	r3, [r7, #8]
 8003240:	691b      	ldr	r3, [r3, #16]
 8003242:	021a      	lsls	r2, r3, #8
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	430a      	orrs	r2, r1
 800324a:	619a      	str	r2, [r3, #24]
      break;
 800324c:	e043      	b.n	80032d6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	68b9      	ldr	r1, [r7, #8]
 8003254:	4618      	mov	r0, r3
 8003256:	f000 fa0b 	bl	8003670 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	69da      	ldr	r2, [r3, #28]
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f042 0208 	orr.w	r2, r2, #8
 8003268:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	69da      	ldr	r2, [r3, #28]
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f022 0204 	bic.w	r2, r2, #4
 8003278:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	69d9      	ldr	r1, [r3, #28]
 8003280:	68bb      	ldr	r3, [r7, #8]
 8003282:	691a      	ldr	r2, [r3, #16]
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	430a      	orrs	r2, r1
 800328a:	61da      	str	r2, [r3, #28]
      break;
 800328c:	e023      	b.n	80032d6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	68b9      	ldr	r1, [r7, #8]
 8003294:	4618      	mov	r0, r3
 8003296:	f000 fa5f 	bl	8003758 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	69da      	ldr	r2, [r3, #28]
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80032a8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	69da      	ldr	r2, [r3, #28]
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80032b8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	69d9      	ldr	r1, [r3, #28]
 80032c0:	68bb      	ldr	r3, [r7, #8]
 80032c2:	691b      	ldr	r3, [r3, #16]
 80032c4:	021a      	lsls	r2, r3, #8
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	430a      	orrs	r2, r1
 80032cc:	61da      	str	r2, [r3, #28]
      break;
 80032ce:	e002      	b.n	80032d6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80032d0:	2301      	movs	r3, #1
 80032d2:	75fb      	strb	r3, [r7, #23]
      break;
 80032d4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	2200      	movs	r2, #0
 80032da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80032de:	7dfb      	ldrb	r3, [r7, #23]
}
 80032e0:	4618      	mov	r0, r3
 80032e2:	3718      	adds	r7, #24
 80032e4:	46bd      	mov	sp, r7
 80032e6:	bd80      	pop	{r7, pc}

080032e8 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80032e8:	b480      	push	{r7}
 80032ea:	b083      	sub	sp, #12
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80032f0:	bf00      	nop
 80032f2:	370c      	adds	r7, #12
 80032f4:	46bd      	mov	sp, r7
 80032f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fa:	4770      	bx	lr

080032fc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80032fc:	b480      	push	{r7}
 80032fe:	b083      	sub	sp, #12
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003304:	bf00      	nop
 8003306:	370c      	adds	r7, #12
 8003308:	46bd      	mov	sp, r7
 800330a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330e:	4770      	bx	lr

08003310 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003310:	b480      	push	{r7}
 8003312:	b083      	sub	sp, #12
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003318:	bf00      	nop
 800331a:	370c      	adds	r7, #12
 800331c:	46bd      	mov	sp, r7
 800331e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003322:	4770      	bx	lr

08003324 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003324:	b480      	push	{r7}
 8003326:	b083      	sub	sp, #12
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800332c:	bf00      	nop
 800332e:	370c      	adds	r7, #12
 8003330:	46bd      	mov	sp, r7
 8003332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003336:	4770      	bx	lr

08003338 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003338:	b480      	push	{r7}
 800333a:	b083      	sub	sp, #12
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003340:	bf00      	nop
 8003342:	370c      	adds	r7, #12
 8003344:	46bd      	mov	sp, r7
 8003346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334a:	4770      	bx	lr

0800334c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800334c:	b480      	push	{r7}
 800334e:	b085      	sub	sp, #20
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
 8003354:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	4a46      	ldr	r2, [pc, #280]	@ (8003478 <TIM_Base_SetConfig+0x12c>)
 8003360:	4293      	cmp	r3, r2
 8003362:	d013      	beq.n	800338c <TIM_Base_SetConfig+0x40>
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800336a:	d00f      	beq.n	800338c <TIM_Base_SetConfig+0x40>
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	4a43      	ldr	r2, [pc, #268]	@ (800347c <TIM_Base_SetConfig+0x130>)
 8003370:	4293      	cmp	r3, r2
 8003372:	d00b      	beq.n	800338c <TIM_Base_SetConfig+0x40>
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	4a42      	ldr	r2, [pc, #264]	@ (8003480 <TIM_Base_SetConfig+0x134>)
 8003378:	4293      	cmp	r3, r2
 800337a:	d007      	beq.n	800338c <TIM_Base_SetConfig+0x40>
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	4a41      	ldr	r2, [pc, #260]	@ (8003484 <TIM_Base_SetConfig+0x138>)
 8003380:	4293      	cmp	r3, r2
 8003382:	d003      	beq.n	800338c <TIM_Base_SetConfig+0x40>
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	4a40      	ldr	r2, [pc, #256]	@ (8003488 <TIM_Base_SetConfig+0x13c>)
 8003388:	4293      	cmp	r3, r2
 800338a:	d108      	bne.n	800339e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003392:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003394:	683b      	ldr	r3, [r7, #0]
 8003396:	685b      	ldr	r3, [r3, #4]
 8003398:	68fa      	ldr	r2, [r7, #12]
 800339a:	4313      	orrs	r3, r2
 800339c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	4a35      	ldr	r2, [pc, #212]	@ (8003478 <TIM_Base_SetConfig+0x12c>)
 80033a2:	4293      	cmp	r3, r2
 80033a4:	d02b      	beq.n	80033fe <TIM_Base_SetConfig+0xb2>
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80033ac:	d027      	beq.n	80033fe <TIM_Base_SetConfig+0xb2>
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	4a32      	ldr	r2, [pc, #200]	@ (800347c <TIM_Base_SetConfig+0x130>)
 80033b2:	4293      	cmp	r3, r2
 80033b4:	d023      	beq.n	80033fe <TIM_Base_SetConfig+0xb2>
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	4a31      	ldr	r2, [pc, #196]	@ (8003480 <TIM_Base_SetConfig+0x134>)
 80033ba:	4293      	cmp	r3, r2
 80033bc:	d01f      	beq.n	80033fe <TIM_Base_SetConfig+0xb2>
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	4a30      	ldr	r2, [pc, #192]	@ (8003484 <TIM_Base_SetConfig+0x138>)
 80033c2:	4293      	cmp	r3, r2
 80033c4:	d01b      	beq.n	80033fe <TIM_Base_SetConfig+0xb2>
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	4a2f      	ldr	r2, [pc, #188]	@ (8003488 <TIM_Base_SetConfig+0x13c>)
 80033ca:	4293      	cmp	r3, r2
 80033cc:	d017      	beq.n	80033fe <TIM_Base_SetConfig+0xb2>
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	4a2e      	ldr	r2, [pc, #184]	@ (800348c <TIM_Base_SetConfig+0x140>)
 80033d2:	4293      	cmp	r3, r2
 80033d4:	d013      	beq.n	80033fe <TIM_Base_SetConfig+0xb2>
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	4a2d      	ldr	r2, [pc, #180]	@ (8003490 <TIM_Base_SetConfig+0x144>)
 80033da:	4293      	cmp	r3, r2
 80033dc:	d00f      	beq.n	80033fe <TIM_Base_SetConfig+0xb2>
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	4a2c      	ldr	r2, [pc, #176]	@ (8003494 <TIM_Base_SetConfig+0x148>)
 80033e2:	4293      	cmp	r3, r2
 80033e4:	d00b      	beq.n	80033fe <TIM_Base_SetConfig+0xb2>
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	4a2b      	ldr	r2, [pc, #172]	@ (8003498 <TIM_Base_SetConfig+0x14c>)
 80033ea:	4293      	cmp	r3, r2
 80033ec:	d007      	beq.n	80033fe <TIM_Base_SetConfig+0xb2>
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	4a2a      	ldr	r2, [pc, #168]	@ (800349c <TIM_Base_SetConfig+0x150>)
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d003      	beq.n	80033fe <TIM_Base_SetConfig+0xb2>
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	4a29      	ldr	r2, [pc, #164]	@ (80034a0 <TIM_Base_SetConfig+0x154>)
 80033fa:	4293      	cmp	r3, r2
 80033fc:	d108      	bne.n	8003410 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003404:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003406:	683b      	ldr	r3, [r7, #0]
 8003408:	68db      	ldr	r3, [r3, #12]
 800340a:	68fa      	ldr	r2, [r7, #12]
 800340c:	4313      	orrs	r3, r2
 800340e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003416:	683b      	ldr	r3, [r7, #0]
 8003418:	695b      	ldr	r3, [r3, #20]
 800341a:	4313      	orrs	r3, r2
 800341c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	68fa      	ldr	r2, [r7, #12]
 8003422:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003424:	683b      	ldr	r3, [r7, #0]
 8003426:	689a      	ldr	r2, [r3, #8]
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	681a      	ldr	r2, [r3, #0]
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	4a10      	ldr	r2, [pc, #64]	@ (8003478 <TIM_Base_SetConfig+0x12c>)
 8003438:	4293      	cmp	r3, r2
 800343a:	d003      	beq.n	8003444 <TIM_Base_SetConfig+0xf8>
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	4a12      	ldr	r2, [pc, #72]	@ (8003488 <TIM_Base_SetConfig+0x13c>)
 8003440:	4293      	cmp	r3, r2
 8003442:	d103      	bne.n	800344c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003444:	683b      	ldr	r3, [r7, #0]
 8003446:	691a      	ldr	r2, [r3, #16]
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	2201      	movs	r2, #1
 8003450:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	691b      	ldr	r3, [r3, #16]
 8003456:	f003 0301 	and.w	r3, r3, #1
 800345a:	2b01      	cmp	r3, #1
 800345c:	d105      	bne.n	800346a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	691b      	ldr	r3, [r3, #16]
 8003462:	f023 0201 	bic.w	r2, r3, #1
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	611a      	str	r2, [r3, #16]
  }
}
 800346a:	bf00      	nop
 800346c:	3714      	adds	r7, #20
 800346e:	46bd      	mov	sp, r7
 8003470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003474:	4770      	bx	lr
 8003476:	bf00      	nop
 8003478:	40010000 	.word	0x40010000
 800347c:	40000400 	.word	0x40000400
 8003480:	40000800 	.word	0x40000800
 8003484:	40000c00 	.word	0x40000c00
 8003488:	40010400 	.word	0x40010400
 800348c:	40014000 	.word	0x40014000
 8003490:	40014400 	.word	0x40014400
 8003494:	40014800 	.word	0x40014800
 8003498:	40001800 	.word	0x40001800
 800349c:	40001c00 	.word	0x40001c00
 80034a0:	40002000 	.word	0x40002000

080034a4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80034a4:	b480      	push	{r7}
 80034a6:	b087      	sub	sp, #28
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]
 80034ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6a1b      	ldr	r3, [r3, #32]
 80034b2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	6a1b      	ldr	r3, [r3, #32]
 80034b8:	f023 0201 	bic.w	r2, r3, #1
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	685b      	ldr	r3, [r3, #4]
 80034c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	699b      	ldr	r3, [r3, #24]
 80034ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80034d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	f023 0303 	bic.w	r3, r3, #3
 80034da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80034dc:	683b      	ldr	r3, [r7, #0]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	68fa      	ldr	r2, [r7, #12]
 80034e2:	4313      	orrs	r3, r2
 80034e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80034e6:	697b      	ldr	r3, [r7, #20]
 80034e8:	f023 0302 	bic.w	r3, r3, #2
 80034ec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80034ee:	683b      	ldr	r3, [r7, #0]
 80034f0:	689b      	ldr	r3, [r3, #8]
 80034f2:	697a      	ldr	r2, [r7, #20]
 80034f4:	4313      	orrs	r3, r2
 80034f6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	4a20      	ldr	r2, [pc, #128]	@ (800357c <TIM_OC1_SetConfig+0xd8>)
 80034fc:	4293      	cmp	r3, r2
 80034fe:	d003      	beq.n	8003508 <TIM_OC1_SetConfig+0x64>
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	4a1f      	ldr	r2, [pc, #124]	@ (8003580 <TIM_OC1_SetConfig+0xdc>)
 8003504:	4293      	cmp	r3, r2
 8003506:	d10c      	bne.n	8003522 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003508:	697b      	ldr	r3, [r7, #20]
 800350a:	f023 0308 	bic.w	r3, r3, #8
 800350e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	68db      	ldr	r3, [r3, #12]
 8003514:	697a      	ldr	r2, [r7, #20]
 8003516:	4313      	orrs	r3, r2
 8003518:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800351a:	697b      	ldr	r3, [r7, #20]
 800351c:	f023 0304 	bic.w	r3, r3, #4
 8003520:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	4a15      	ldr	r2, [pc, #84]	@ (800357c <TIM_OC1_SetConfig+0xd8>)
 8003526:	4293      	cmp	r3, r2
 8003528:	d003      	beq.n	8003532 <TIM_OC1_SetConfig+0x8e>
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	4a14      	ldr	r2, [pc, #80]	@ (8003580 <TIM_OC1_SetConfig+0xdc>)
 800352e:	4293      	cmp	r3, r2
 8003530:	d111      	bne.n	8003556 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003532:	693b      	ldr	r3, [r7, #16]
 8003534:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003538:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800353a:	693b      	ldr	r3, [r7, #16]
 800353c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003540:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003542:	683b      	ldr	r3, [r7, #0]
 8003544:	695b      	ldr	r3, [r3, #20]
 8003546:	693a      	ldr	r2, [r7, #16]
 8003548:	4313      	orrs	r3, r2
 800354a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800354c:	683b      	ldr	r3, [r7, #0]
 800354e:	699b      	ldr	r3, [r3, #24]
 8003550:	693a      	ldr	r2, [r7, #16]
 8003552:	4313      	orrs	r3, r2
 8003554:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	693a      	ldr	r2, [r7, #16]
 800355a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	68fa      	ldr	r2, [r7, #12]
 8003560:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003562:	683b      	ldr	r3, [r7, #0]
 8003564:	685a      	ldr	r2, [r3, #4]
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	697a      	ldr	r2, [r7, #20]
 800356e:	621a      	str	r2, [r3, #32]
}
 8003570:	bf00      	nop
 8003572:	371c      	adds	r7, #28
 8003574:	46bd      	mov	sp, r7
 8003576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357a:	4770      	bx	lr
 800357c:	40010000 	.word	0x40010000
 8003580:	40010400 	.word	0x40010400

08003584 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003584:	b480      	push	{r7}
 8003586:	b087      	sub	sp, #28
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
 800358c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6a1b      	ldr	r3, [r3, #32]
 8003592:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6a1b      	ldr	r3, [r3, #32]
 8003598:	f023 0210 	bic.w	r2, r3, #16
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	685b      	ldr	r3, [r3, #4]
 80035a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	699b      	ldr	r3, [r3, #24]
 80035aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80035b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80035ba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	021b      	lsls	r3, r3, #8
 80035c2:	68fa      	ldr	r2, [r7, #12]
 80035c4:	4313      	orrs	r3, r2
 80035c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80035c8:	697b      	ldr	r3, [r7, #20]
 80035ca:	f023 0320 	bic.w	r3, r3, #32
 80035ce:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	689b      	ldr	r3, [r3, #8]
 80035d4:	011b      	lsls	r3, r3, #4
 80035d6:	697a      	ldr	r2, [r7, #20]
 80035d8:	4313      	orrs	r3, r2
 80035da:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	4a22      	ldr	r2, [pc, #136]	@ (8003668 <TIM_OC2_SetConfig+0xe4>)
 80035e0:	4293      	cmp	r3, r2
 80035e2:	d003      	beq.n	80035ec <TIM_OC2_SetConfig+0x68>
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	4a21      	ldr	r2, [pc, #132]	@ (800366c <TIM_OC2_SetConfig+0xe8>)
 80035e8:	4293      	cmp	r3, r2
 80035ea:	d10d      	bne.n	8003608 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80035ec:	697b      	ldr	r3, [r7, #20]
 80035ee:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80035f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	68db      	ldr	r3, [r3, #12]
 80035f8:	011b      	lsls	r3, r3, #4
 80035fa:	697a      	ldr	r2, [r7, #20]
 80035fc:	4313      	orrs	r3, r2
 80035fe:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003600:	697b      	ldr	r3, [r7, #20]
 8003602:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003606:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	4a17      	ldr	r2, [pc, #92]	@ (8003668 <TIM_OC2_SetConfig+0xe4>)
 800360c:	4293      	cmp	r3, r2
 800360e:	d003      	beq.n	8003618 <TIM_OC2_SetConfig+0x94>
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	4a16      	ldr	r2, [pc, #88]	@ (800366c <TIM_OC2_SetConfig+0xe8>)
 8003614:	4293      	cmp	r3, r2
 8003616:	d113      	bne.n	8003640 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003618:	693b      	ldr	r3, [r7, #16]
 800361a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800361e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003620:	693b      	ldr	r3, [r7, #16]
 8003622:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003626:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003628:	683b      	ldr	r3, [r7, #0]
 800362a:	695b      	ldr	r3, [r3, #20]
 800362c:	009b      	lsls	r3, r3, #2
 800362e:	693a      	ldr	r2, [r7, #16]
 8003630:	4313      	orrs	r3, r2
 8003632:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003634:	683b      	ldr	r3, [r7, #0]
 8003636:	699b      	ldr	r3, [r3, #24]
 8003638:	009b      	lsls	r3, r3, #2
 800363a:	693a      	ldr	r2, [r7, #16]
 800363c:	4313      	orrs	r3, r2
 800363e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	693a      	ldr	r2, [r7, #16]
 8003644:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	68fa      	ldr	r2, [r7, #12]
 800364a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800364c:	683b      	ldr	r3, [r7, #0]
 800364e:	685a      	ldr	r2, [r3, #4]
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	697a      	ldr	r2, [r7, #20]
 8003658:	621a      	str	r2, [r3, #32]
}
 800365a:	bf00      	nop
 800365c:	371c      	adds	r7, #28
 800365e:	46bd      	mov	sp, r7
 8003660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003664:	4770      	bx	lr
 8003666:	bf00      	nop
 8003668:	40010000 	.word	0x40010000
 800366c:	40010400 	.word	0x40010400

08003670 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003670:	b480      	push	{r7}
 8003672:	b087      	sub	sp, #28
 8003674:	af00      	add	r7, sp, #0
 8003676:	6078      	str	r0, [r7, #4]
 8003678:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6a1b      	ldr	r3, [r3, #32]
 800367e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	6a1b      	ldr	r3, [r3, #32]
 8003684:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	685b      	ldr	r3, [r3, #4]
 8003690:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	69db      	ldr	r3, [r3, #28]
 8003696:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800369e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	f023 0303 	bic.w	r3, r3, #3
 80036a6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80036a8:	683b      	ldr	r3, [r7, #0]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	68fa      	ldr	r2, [r7, #12]
 80036ae:	4313      	orrs	r3, r2
 80036b0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80036b2:	697b      	ldr	r3, [r7, #20]
 80036b4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80036b8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80036ba:	683b      	ldr	r3, [r7, #0]
 80036bc:	689b      	ldr	r3, [r3, #8]
 80036be:	021b      	lsls	r3, r3, #8
 80036c0:	697a      	ldr	r2, [r7, #20]
 80036c2:	4313      	orrs	r3, r2
 80036c4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	4a21      	ldr	r2, [pc, #132]	@ (8003750 <TIM_OC3_SetConfig+0xe0>)
 80036ca:	4293      	cmp	r3, r2
 80036cc:	d003      	beq.n	80036d6 <TIM_OC3_SetConfig+0x66>
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	4a20      	ldr	r2, [pc, #128]	@ (8003754 <TIM_OC3_SetConfig+0xe4>)
 80036d2:	4293      	cmp	r3, r2
 80036d4:	d10d      	bne.n	80036f2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80036d6:	697b      	ldr	r3, [r7, #20]
 80036d8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80036dc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80036de:	683b      	ldr	r3, [r7, #0]
 80036e0:	68db      	ldr	r3, [r3, #12]
 80036e2:	021b      	lsls	r3, r3, #8
 80036e4:	697a      	ldr	r2, [r7, #20]
 80036e6:	4313      	orrs	r3, r2
 80036e8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80036ea:	697b      	ldr	r3, [r7, #20]
 80036ec:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80036f0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	4a16      	ldr	r2, [pc, #88]	@ (8003750 <TIM_OC3_SetConfig+0xe0>)
 80036f6:	4293      	cmp	r3, r2
 80036f8:	d003      	beq.n	8003702 <TIM_OC3_SetConfig+0x92>
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	4a15      	ldr	r2, [pc, #84]	@ (8003754 <TIM_OC3_SetConfig+0xe4>)
 80036fe:	4293      	cmp	r3, r2
 8003700:	d113      	bne.n	800372a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003702:	693b      	ldr	r3, [r7, #16]
 8003704:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003708:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800370a:	693b      	ldr	r3, [r7, #16]
 800370c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003710:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	695b      	ldr	r3, [r3, #20]
 8003716:	011b      	lsls	r3, r3, #4
 8003718:	693a      	ldr	r2, [r7, #16]
 800371a:	4313      	orrs	r3, r2
 800371c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800371e:	683b      	ldr	r3, [r7, #0]
 8003720:	699b      	ldr	r3, [r3, #24]
 8003722:	011b      	lsls	r3, r3, #4
 8003724:	693a      	ldr	r2, [r7, #16]
 8003726:	4313      	orrs	r3, r2
 8003728:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	693a      	ldr	r2, [r7, #16]
 800372e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	68fa      	ldr	r2, [r7, #12]
 8003734:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003736:	683b      	ldr	r3, [r7, #0]
 8003738:	685a      	ldr	r2, [r3, #4]
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	697a      	ldr	r2, [r7, #20]
 8003742:	621a      	str	r2, [r3, #32]
}
 8003744:	bf00      	nop
 8003746:	371c      	adds	r7, #28
 8003748:	46bd      	mov	sp, r7
 800374a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374e:	4770      	bx	lr
 8003750:	40010000 	.word	0x40010000
 8003754:	40010400 	.word	0x40010400

08003758 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003758:	b480      	push	{r7}
 800375a:	b087      	sub	sp, #28
 800375c:	af00      	add	r7, sp, #0
 800375e:	6078      	str	r0, [r7, #4]
 8003760:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	6a1b      	ldr	r3, [r3, #32]
 8003766:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	6a1b      	ldr	r3, [r3, #32]
 800376c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	685b      	ldr	r3, [r3, #4]
 8003778:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	69db      	ldr	r3, [r3, #28]
 800377e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003786:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800378e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003790:	683b      	ldr	r3, [r7, #0]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	021b      	lsls	r3, r3, #8
 8003796:	68fa      	ldr	r2, [r7, #12]
 8003798:	4313      	orrs	r3, r2
 800379a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800379c:	693b      	ldr	r3, [r7, #16]
 800379e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80037a2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80037a4:	683b      	ldr	r3, [r7, #0]
 80037a6:	689b      	ldr	r3, [r3, #8]
 80037a8:	031b      	lsls	r3, r3, #12
 80037aa:	693a      	ldr	r2, [r7, #16]
 80037ac:	4313      	orrs	r3, r2
 80037ae:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	4a12      	ldr	r2, [pc, #72]	@ (80037fc <TIM_OC4_SetConfig+0xa4>)
 80037b4:	4293      	cmp	r3, r2
 80037b6:	d003      	beq.n	80037c0 <TIM_OC4_SetConfig+0x68>
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	4a11      	ldr	r2, [pc, #68]	@ (8003800 <TIM_OC4_SetConfig+0xa8>)
 80037bc:	4293      	cmp	r3, r2
 80037be:	d109      	bne.n	80037d4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80037c0:	697b      	ldr	r3, [r7, #20]
 80037c2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80037c6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80037c8:	683b      	ldr	r3, [r7, #0]
 80037ca:	695b      	ldr	r3, [r3, #20]
 80037cc:	019b      	lsls	r3, r3, #6
 80037ce:	697a      	ldr	r2, [r7, #20]
 80037d0:	4313      	orrs	r3, r2
 80037d2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	697a      	ldr	r2, [r7, #20]
 80037d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	68fa      	ldr	r2, [r7, #12]
 80037de:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80037e0:	683b      	ldr	r3, [r7, #0]
 80037e2:	685a      	ldr	r2, [r3, #4]
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	693a      	ldr	r2, [r7, #16]
 80037ec:	621a      	str	r2, [r3, #32]
}
 80037ee:	bf00      	nop
 80037f0:	371c      	adds	r7, #28
 80037f2:	46bd      	mov	sp, r7
 80037f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f8:	4770      	bx	lr
 80037fa:	bf00      	nop
 80037fc:	40010000 	.word	0x40010000
 8003800:	40010400 	.word	0x40010400

08003804 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003804:	b480      	push	{r7}
 8003806:	b087      	sub	sp, #28
 8003808:	af00      	add	r7, sp, #0
 800380a:	60f8      	str	r0, [r7, #12]
 800380c:	60b9      	str	r1, [r7, #8]
 800380e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003810:	68bb      	ldr	r3, [r7, #8]
 8003812:	f003 031f 	and.w	r3, r3, #31
 8003816:	2201      	movs	r2, #1
 8003818:	fa02 f303 	lsl.w	r3, r2, r3
 800381c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	6a1a      	ldr	r2, [r3, #32]
 8003822:	697b      	ldr	r3, [r7, #20]
 8003824:	43db      	mvns	r3, r3
 8003826:	401a      	ands	r2, r3
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	6a1a      	ldr	r2, [r3, #32]
 8003830:	68bb      	ldr	r3, [r7, #8]
 8003832:	f003 031f 	and.w	r3, r3, #31
 8003836:	6879      	ldr	r1, [r7, #4]
 8003838:	fa01 f303 	lsl.w	r3, r1, r3
 800383c:	431a      	orrs	r2, r3
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	621a      	str	r2, [r3, #32]
}
 8003842:	bf00      	nop
 8003844:	371c      	adds	r7, #28
 8003846:	46bd      	mov	sp, r7
 8003848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800384c:	4770      	bx	lr

0800384e <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800384e:	b480      	push	{r7}
 8003850:	b083      	sub	sp, #12
 8003852:	af00      	add	r7, sp, #0
 8003854:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003856:	bf00      	nop
 8003858:	370c      	adds	r7, #12
 800385a:	46bd      	mov	sp, r7
 800385c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003860:	4770      	bx	lr

08003862 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003862:	b480      	push	{r7}
 8003864:	b083      	sub	sp, #12
 8003866:	af00      	add	r7, sp, #0
 8003868:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800386a:	bf00      	nop
 800386c:	370c      	adds	r7, #12
 800386e:	46bd      	mov	sp, r7
 8003870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003874:	4770      	bx	lr

08003876 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003876:	b580      	push	{r7, lr}
 8003878:	b082      	sub	sp, #8
 800387a:	af00      	add	r7, sp, #0
 800387c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	2b00      	cmp	r3, #0
 8003882:	d101      	bne.n	8003888 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003884:	2301      	movs	r3, #1
 8003886:	e042      	b.n	800390e <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800388e:	b2db      	uxtb	r3, r3
 8003890:	2b00      	cmp	r3, #0
 8003892:	d106      	bne.n	80038a2 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2200      	movs	r2, #0
 8003898:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800389c:	6878      	ldr	r0, [r7, #4]
 800389e:	f7fd fe57 	bl	8001550 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	2224      	movs	r2, #36	@ 0x24
 80038a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	68da      	ldr	r2, [r3, #12]
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80038b8:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80038ba:	6878      	ldr	r0, [r7, #4]
 80038bc:	f000 fcb2 	bl	8004224 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	691a      	ldr	r2, [r3, #16]
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80038ce:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	695a      	ldr	r2, [r3, #20]
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80038de:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	68da      	ldr	r2, [r3, #12]
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80038ee:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2200      	movs	r2, #0
 80038f4:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	2220      	movs	r2, #32
 80038fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	2220      	movs	r2, #32
 8003902:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	2200      	movs	r2, #0
 800390a:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800390c:	2300      	movs	r3, #0
}
 800390e:	4618      	mov	r0, r3
 8003910:	3708      	adds	r7, #8
 8003912:	46bd      	mov	sp, r7
 8003914:	bd80      	pop	{r7, pc}

08003916 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8003916:	b480      	push	{r7}
 8003918:	b085      	sub	sp, #20
 800391a:	af00      	add	r7, sp, #0
 800391c:	60f8      	str	r0, [r7, #12]
 800391e:	60b9      	str	r1, [r7, #8]
 8003920:	4613      	mov	r3, r2
 8003922:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800392a:	b2db      	uxtb	r3, r3
 800392c:	2b20      	cmp	r3, #32
 800392e:	d121      	bne.n	8003974 <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 8003930:	68bb      	ldr	r3, [r7, #8]
 8003932:	2b00      	cmp	r3, #0
 8003934:	d002      	beq.n	800393c <HAL_UART_Transmit_IT+0x26>
 8003936:	88fb      	ldrh	r3, [r7, #6]
 8003938:	2b00      	cmp	r3, #0
 800393a:	d101      	bne.n	8003940 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 800393c:	2301      	movs	r3, #1
 800393e:	e01a      	b.n	8003976 <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	68ba      	ldr	r2, [r7, #8]
 8003944:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	88fa      	ldrh	r2, [r7, #6]
 800394a:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	88fa      	ldrh	r2, [r7, #6]
 8003950:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	2200      	movs	r2, #0
 8003956:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	2221      	movs	r2, #33	@ 0x21
 800395c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	68da      	ldr	r2, [r3, #12]
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800396e:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8003970:	2300      	movs	r3, #0
 8003972:	e000      	b.n	8003976 <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 8003974:	2302      	movs	r3, #2
  }
}
 8003976:	4618      	mov	r0, r3
 8003978:	3714      	adds	r7, #20
 800397a:	46bd      	mov	sp, r7
 800397c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003980:	4770      	bx	lr
	...

08003984 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	b0ba      	sub	sp, #232	@ 0xe8
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	68db      	ldr	r3, [r3, #12]
 800399c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	695b      	ldr	r3, [r3, #20]
 80039a6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80039aa:	2300      	movs	r3, #0
 80039ac:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80039b0:	2300      	movs	r3, #0
 80039b2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80039b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80039ba:	f003 030f 	and.w	r3, r3, #15
 80039be:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80039c2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d10f      	bne.n	80039ea <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80039ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80039ce:	f003 0320 	and.w	r3, r3, #32
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d009      	beq.n	80039ea <HAL_UART_IRQHandler+0x66>
 80039d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80039da:	f003 0320 	and.w	r3, r3, #32
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d003      	beq.n	80039ea <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80039e2:	6878      	ldr	r0, [r7, #4]
 80039e4:	f000 fb5f 	bl	80040a6 <UART_Receive_IT>
      return;
 80039e8:	e25b      	b.n	8003ea2 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80039ea:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	f000 80de 	beq.w	8003bb0 <HAL_UART_IRQHandler+0x22c>
 80039f4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80039f8:	f003 0301 	and.w	r3, r3, #1
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d106      	bne.n	8003a0e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003a00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003a04:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	f000 80d1 	beq.w	8003bb0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003a0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003a12:	f003 0301 	and.w	r3, r3, #1
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d00b      	beq.n	8003a32 <HAL_UART_IRQHandler+0xae>
 8003a1a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003a1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d005      	beq.n	8003a32 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a2a:	f043 0201 	orr.w	r2, r3, #1
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003a32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003a36:	f003 0304 	and.w	r3, r3, #4
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d00b      	beq.n	8003a56 <HAL_UART_IRQHandler+0xd2>
 8003a3e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003a42:	f003 0301 	and.w	r3, r3, #1
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d005      	beq.n	8003a56 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a4e:	f043 0202 	orr.w	r2, r3, #2
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003a56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003a5a:	f003 0302 	and.w	r3, r3, #2
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d00b      	beq.n	8003a7a <HAL_UART_IRQHandler+0xf6>
 8003a62:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003a66:	f003 0301 	and.w	r3, r3, #1
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d005      	beq.n	8003a7a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a72:	f043 0204 	orr.w	r2, r3, #4
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003a7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003a7e:	f003 0308 	and.w	r3, r3, #8
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d011      	beq.n	8003aaa <HAL_UART_IRQHandler+0x126>
 8003a86:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003a8a:	f003 0320 	and.w	r3, r3, #32
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d105      	bne.n	8003a9e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003a92:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003a96:	f003 0301 	and.w	r3, r3, #1
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d005      	beq.n	8003aaa <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003aa2:	f043 0208 	orr.w	r2, r3, #8
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	f000 81f2 	beq.w	8003e98 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003ab4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003ab8:	f003 0320 	and.w	r3, r3, #32
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d008      	beq.n	8003ad2 <HAL_UART_IRQHandler+0x14e>
 8003ac0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003ac4:	f003 0320 	and.w	r3, r3, #32
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d002      	beq.n	8003ad2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003acc:	6878      	ldr	r0, [r7, #4]
 8003ace:	f000 faea 	bl	80040a6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	695b      	ldr	r3, [r3, #20]
 8003ad8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003adc:	2b40      	cmp	r3, #64	@ 0x40
 8003ade:	bf0c      	ite	eq
 8003ae0:	2301      	moveq	r3, #1
 8003ae2:	2300      	movne	r3, #0
 8003ae4:	b2db      	uxtb	r3, r3
 8003ae6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003aee:	f003 0308 	and.w	r3, r3, #8
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d103      	bne.n	8003afe <HAL_UART_IRQHandler+0x17a>
 8003af6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d04f      	beq.n	8003b9e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003afe:	6878      	ldr	r0, [r7, #4]
 8003b00:	f000 f9f2 	bl	8003ee8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	695b      	ldr	r3, [r3, #20]
 8003b0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b0e:	2b40      	cmp	r3, #64	@ 0x40
 8003b10:	d141      	bne.n	8003b96 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	3314      	adds	r3, #20
 8003b18:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b1c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003b20:	e853 3f00 	ldrex	r3, [r3]
 8003b24:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003b28:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003b2c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003b30:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	3314      	adds	r3, #20
 8003b3a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003b3e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003b42:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b46:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003b4a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003b4e:	e841 2300 	strex	r3, r2, [r1]
 8003b52:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003b56:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d1d9      	bne.n	8003b12 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d013      	beq.n	8003b8e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b6a:	4a7e      	ldr	r2, [pc, #504]	@ (8003d64 <HAL_UART_IRQHandler+0x3e0>)
 8003b6c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b72:	4618      	mov	r0, r3
 8003b74:	f7fe fa98 	bl	80020a8 <HAL_DMA_Abort_IT>
 8003b78:	4603      	mov	r3, r0
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d016      	beq.n	8003bac <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b82:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b84:	687a      	ldr	r2, [r7, #4]
 8003b86:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003b88:	4610      	mov	r0, r2
 8003b8a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b8c:	e00e      	b.n	8003bac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003b8e:	6878      	ldr	r0, [r7, #4]
 8003b90:	f000 f994 	bl	8003ebc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b94:	e00a      	b.n	8003bac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003b96:	6878      	ldr	r0, [r7, #4]
 8003b98:	f000 f990 	bl	8003ebc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b9c:	e006      	b.n	8003bac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003b9e:	6878      	ldr	r0, [r7, #4]
 8003ba0:	f000 f98c 	bl	8003ebc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8003baa:	e175      	b.n	8003e98 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003bac:	bf00      	nop
    return;
 8003bae:	e173      	b.n	8003e98 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bb4:	2b01      	cmp	r3, #1
 8003bb6:	f040 814f 	bne.w	8003e58 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003bba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003bbe:	f003 0310 	and.w	r3, r3, #16
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	f000 8148 	beq.w	8003e58 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003bc8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003bcc:	f003 0310 	and.w	r3, r3, #16
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	f000 8141 	beq.w	8003e58 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003bd6:	2300      	movs	r3, #0
 8003bd8:	60bb      	str	r3, [r7, #8]
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	60bb      	str	r3, [r7, #8]
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	685b      	ldr	r3, [r3, #4]
 8003be8:	60bb      	str	r3, [r7, #8]
 8003bea:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	695b      	ldr	r3, [r3, #20]
 8003bf2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003bf6:	2b40      	cmp	r3, #64	@ 0x40
 8003bf8:	f040 80b6 	bne.w	8003d68 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	685b      	ldr	r3, [r3, #4]
 8003c04:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003c08:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	f000 8145 	beq.w	8003e9c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003c16:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003c1a:	429a      	cmp	r2, r3
 8003c1c:	f080 813e 	bcs.w	8003e9c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003c26:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c2c:	69db      	ldr	r3, [r3, #28]
 8003c2e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003c32:	f000 8088 	beq.w	8003d46 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	330c      	adds	r3, #12
 8003c3c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c40:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003c44:	e853 3f00 	ldrex	r3, [r3]
 8003c48:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003c4c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003c50:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003c54:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	330c      	adds	r3, #12
 8003c5e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8003c62:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003c66:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c6a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003c6e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003c72:	e841 2300 	strex	r3, r2, [r1]
 8003c76:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003c7a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d1d9      	bne.n	8003c36 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	3314      	adds	r3, #20
 8003c88:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c8a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003c8c:	e853 3f00 	ldrex	r3, [r3]
 8003c90:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003c92:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003c94:	f023 0301 	bic.w	r3, r3, #1
 8003c98:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	3314      	adds	r3, #20
 8003ca2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003ca6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003caa:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cac:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003cae:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003cb2:	e841 2300 	strex	r3, r2, [r1]
 8003cb6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003cb8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d1e1      	bne.n	8003c82 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	3314      	adds	r3, #20
 8003cc4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cc6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003cc8:	e853 3f00 	ldrex	r3, [r3]
 8003ccc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003cce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003cd0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003cd4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	3314      	adds	r3, #20
 8003cde:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003ce2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003ce4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ce6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003ce8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003cea:	e841 2300 	strex	r3, r2, [r1]
 8003cee:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003cf0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d1e3      	bne.n	8003cbe <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	2220      	movs	r2, #32
 8003cfa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	2200      	movs	r2, #0
 8003d02:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	330c      	adds	r3, #12
 8003d0a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d0c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003d0e:	e853 3f00 	ldrex	r3, [r3]
 8003d12:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003d14:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003d16:	f023 0310 	bic.w	r3, r3, #16
 8003d1a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	330c      	adds	r3, #12
 8003d24:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8003d28:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003d2a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d2c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003d2e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003d30:	e841 2300 	strex	r3, r2, [r1]
 8003d34:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003d36:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d1e3      	bne.n	8003d04 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d40:	4618      	mov	r0, r3
 8003d42:	f7fe f941 	bl	8001fc8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	2202      	movs	r2, #2
 8003d4a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003d54:	b29b      	uxth	r3, r3
 8003d56:	1ad3      	subs	r3, r2, r3
 8003d58:	b29b      	uxth	r3, r3
 8003d5a:	4619      	mov	r1, r3
 8003d5c:	6878      	ldr	r0, [r7, #4]
 8003d5e:	f000 f8b7 	bl	8003ed0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003d62:	e09b      	b.n	8003e9c <HAL_UART_IRQHandler+0x518>
 8003d64:	08003faf 	.word	0x08003faf
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003d70:	b29b      	uxth	r3, r3
 8003d72:	1ad3      	subs	r3, r2, r3
 8003d74:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003d7c:	b29b      	uxth	r3, r3
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	f000 808e 	beq.w	8003ea0 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8003d84:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	f000 8089 	beq.w	8003ea0 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	330c      	adds	r3, #12
 8003d94:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d98:	e853 3f00 	ldrex	r3, [r3]
 8003d9c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003d9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003da0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003da4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	330c      	adds	r3, #12
 8003dae:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8003db2:	647a      	str	r2, [r7, #68]	@ 0x44
 8003db4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003db6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003db8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003dba:	e841 2300 	strex	r3, r2, [r1]
 8003dbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003dc0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d1e3      	bne.n	8003d8e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	3314      	adds	r3, #20
 8003dcc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dd0:	e853 3f00 	ldrex	r3, [r3]
 8003dd4:	623b      	str	r3, [r7, #32]
   return(result);
 8003dd6:	6a3b      	ldr	r3, [r7, #32]
 8003dd8:	f023 0301 	bic.w	r3, r3, #1
 8003ddc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	3314      	adds	r3, #20
 8003de6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003dea:	633a      	str	r2, [r7, #48]	@ 0x30
 8003dec:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dee:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003df0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003df2:	e841 2300 	strex	r3, r2, [r1]
 8003df6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003df8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d1e3      	bne.n	8003dc6 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	2220      	movs	r2, #32
 8003e02:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	2200      	movs	r2, #0
 8003e0a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	330c      	adds	r3, #12
 8003e12:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e14:	693b      	ldr	r3, [r7, #16]
 8003e16:	e853 3f00 	ldrex	r3, [r3]
 8003e1a:	60fb      	str	r3, [r7, #12]
   return(result);
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	f023 0310 	bic.w	r3, r3, #16
 8003e22:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	330c      	adds	r3, #12
 8003e2c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003e30:	61fa      	str	r2, [r7, #28]
 8003e32:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e34:	69b9      	ldr	r1, [r7, #24]
 8003e36:	69fa      	ldr	r2, [r7, #28]
 8003e38:	e841 2300 	strex	r3, r2, [r1]
 8003e3c:	617b      	str	r3, [r7, #20]
   return(result);
 8003e3e:	697b      	ldr	r3, [r7, #20]
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d1e3      	bne.n	8003e0c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	2202      	movs	r2, #2
 8003e48:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003e4a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003e4e:	4619      	mov	r1, r3
 8003e50:	6878      	ldr	r0, [r7, #4]
 8003e52:	f000 f83d 	bl	8003ed0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003e56:	e023      	b.n	8003ea0 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003e58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e5c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d009      	beq.n	8003e78 <HAL_UART_IRQHandler+0x4f4>
 8003e64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003e68:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d003      	beq.n	8003e78 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8003e70:	6878      	ldr	r0, [r7, #4]
 8003e72:	f000 f8b0 	bl	8003fd6 <UART_Transmit_IT>
    return;
 8003e76:	e014      	b.n	8003ea2 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003e78:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d00e      	beq.n	8003ea2 <HAL_UART_IRQHandler+0x51e>
 8003e84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003e88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d008      	beq.n	8003ea2 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8003e90:	6878      	ldr	r0, [r7, #4]
 8003e92:	f000 f8f0 	bl	8004076 <UART_EndTransmit_IT>
    return;
 8003e96:	e004      	b.n	8003ea2 <HAL_UART_IRQHandler+0x51e>
    return;
 8003e98:	bf00      	nop
 8003e9a:	e002      	b.n	8003ea2 <HAL_UART_IRQHandler+0x51e>
      return;
 8003e9c:	bf00      	nop
 8003e9e:	e000      	b.n	8003ea2 <HAL_UART_IRQHandler+0x51e>
      return;
 8003ea0:	bf00      	nop
  }
}
 8003ea2:	37e8      	adds	r7, #232	@ 0xe8
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	bd80      	pop	{r7, pc}

08003ea8 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003ea8:	b480      	push	{r7}
 8003eaa:	b083      	sub	sp, #12
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8003eb0:	bf00      	nop
 8003eb2:	370c      	adds	r7, #12
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eba:	4770      	bx	lr

08003ebc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003ebc:	b480      	push	{r7}
 8003ebe:	b083      	sub	sp, #12
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003ec4:	bf00      	nop
 8003ec6:	370c      	adds	r7, #12
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ece:	4770      	bx	lr

08003ed0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003ed0:	b480      	push	{r7}
 8003ed2:	b083      	sub	sp, #12
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
 8003ed8:	460b      	mov	r3, r1
 8003eda:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003edc:	bf00      	nop
 8003ede:	370c      	adds	r7, #12
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee6:	4770      	bx	lr

08003ee8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003ee8:	b480      	push	{r7}
 8003eea:	b095      	sub	sp, #84	@ 0x54
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	330c      	adds	r3, #12
 8003ef6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ef8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003efa:	e853 3f00 	ldrex	r3, [r3]
 8003efe:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003f00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f02:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003f06:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	330c      	adds	r3, #12
 8003f0e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003f10:	643a      	str	r2, [r7, #64]	@ 0x40
 8003f12:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f14:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003f16:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003f18:	e841 2300 	strex	r3, r2, [r1]
 8003f1c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003f1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d1e5      	bne.n	8003ef0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	3314      	adds	r3, #20
 8003f2a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f2c:	6a3b      	ldr	r3, [r7, #32]
 8003f2e:	e853 3f00 	ldrex	r3, [r3]
 8003f32:	61fb      	str	r3, [r7, #28]
   return(result);
 8003f34:	69fb      	ldr	r3, [r7, #28]
 8003f36:	f023 0301 	bic.w	r3, r3, #1
 8003f3a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	3314      	adds	r3, #20
 8003f42:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003f44:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003f46:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f48:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003f4a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003f4c:	e841 2300 	strex	r3, r2, [r1]
 8003f50:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003f52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d1e5      	bne.n	8003f24 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f5c:	2b01      	cmp	r3, #1
 8003f5e:	d119      	bne.n	8003f94 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	330c      	adds	r3, #12
 8003f66:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	e853 3f00 	ldrex	r3, [r3]
 8003f6e:	60bb      	str	r3, [r7, #8]
   return(result);
 8003f70:	68bb      	ldr	r3, [r7, #8]
 8003f72:	f023 0310 	bic.w	r3, r3, #16
 8003f76:	647b      	str	r3, [r7, #68]	@ 0x44
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	330c      	adds	r3, #12
 8003f7e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003f80:	61ba      	str	r2, [r7, #24]
 8003f82:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f84:	6979      	ldr	r1, [r7, #20]
 8003f86:	69ba      	ldr	r2, [r7, #24]
 8003f88:	e841 2300 	strex	r3, r2, [r1]
 8003f8c:	613b      	str	r3, [r7, #16]
   return(result);
 8003f8e:	693b      	ldr	r3, [r7, #16]
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d1e5      	bne.n	8003f60 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2220      	movs	r2, #32
 8003f98:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003fa2:	bf00      	nop
 8003fa4:	3754      	adds	r7, #84	@ 0x54
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fac:	4770      	bx	lr

08003fae <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003fae:	b580      	push	{r7, lr}
 8003fb0:	b084      	sub	sp, #16
 8003fb2:	af00      	add	r7, sp, #0
 8003fb4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fba:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003fc8:	68f8      	ldr	r0, [r7, #12]
 8003fca:	f7ff ff77 	bl	8003ebc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003fce:	bf00      	nop
 8003fd0:	3710      	adds	r7, #16
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	bd80      	pop	{r7, pc}

08003fd6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003fd6:	b480      	push	{r7}
 8003fd8:	b085      	sub	sp, #20
 8003fda:	af00      	add	r7, sp, #0
 8003fdc:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003fe4:	b2db      	uxtb	r3, r3
 8003fe6:	2b21      	cmp	r3, #33	@ 0x21
 8003fe8:	d13e      	bne.n	8004068 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	689b      	ldr	r3, [r3, #8]
 8003fee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003ff2:	d114      	bne.n	800401e <UART_Transmit_IT+0x48>
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	691b      	ldr	r3, [r3, #16]
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d110      	bne.n	800401e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	6a1b      	ldr	r3, [r3, #32]
 8004000:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	881b      	ldrh	r3, [r3, #0]
 8004006:	461a      	mov	r2, r3
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004010:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	6a1b      	ldr	r3, [r3, #32]
 8004016:	1c9a      	adds	r2, r3, #2
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	621a      	str	r2, [r3, #32]
 800401c:	e008      	b.n	8004030 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6a1b      	ldr	r3, [r3, #32]
 8004022:	1c59      	adds	r1, r3, #1
 8004024:	687a      	ldr	r2, [r7, #4]
 8004026:	6211      	str	r1, [r2, #32]
 8004028:	781a      	ldrb	r2, [r3, #0]
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004034:	b29b      	uxth	r3, r3
 8004036:	3b01      	subs	r3, #1
 8004038:	b29b      	uxth	r3, r3
 800403a:	687a      	ldr	r2, [r7, #4]
 800403c:	4619      	mov	r1, r3
 800403e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004040:	2b00      	cmp	r3, #0
 8004042:	d10f      	bne.n	8004064 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	68da      	ldr	r2, [r3, #12]
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004052:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	68da      	ldr	r2, [r3, #12]
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004062:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004064:	2300      	movs	r3, #0
 8004066:	e000      	b.n	800406a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004068:	2302      	movs	r3, #2
  }
}
 800406a:	4618      	mov	r0, r3
 800406c:	3714      	adds	r7, #20
 800406e:	46bd      	mov	sp, r7
 8004070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004074:	4770      	bx	lr

08004076 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004076:	b580      	push	{r7, lr}
 8004078:	b082      	sub	sp, #8
 800407a:	af00      	add	r7, sp, #0
 800407c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	68da      	ldr	r2, [r3, #12]
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800408c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	2220      	movs	r2, #32
 8004092:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004096:	6878      	ldr	r0, [r7, #4]
 8004098:	f7fd f9d4 	bl	8001444 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800409c:	2300      	movs	r3, #0
}
 800409e:	4618      	mov	r0, r3
 80040a0:	3708      	adds	r7, #8
 80040a2:	46bd      	mov	sp, r7
 80040a4:	bd80      	pop	{r7, pc}

080040a6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80040a6:	b580      	push	{r7, lr}
 80040a8:	b08c      	sub	sp, #48	@ 0x30
 80040aa:	af00      	add	r7, sp, #0
 80040ac:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80040b4:	b2db      	uxtb	r3, r3
 80040b6:	2b22      	cmp	r3, #34	@ 0x22
 80040b8:	f040 80ae 	bne.w	8004218 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	689b      	ldr	r3, [r3, #8]
 80040c0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80040c4:	d117      	bne.n	80040f6 <UART_Receive_IT+0x50>
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	691b      	ldr	r3, [r3, #16]
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d113      	bne.n	80040f6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80040ce:	2300      	movs	r3, #0
 80040d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040d6:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	685b      	ldr	r3, [r3, #4]
 80040de:	b29b      	uxth	r3, r3
 80040e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80040e4:	b29a      	uxth	r2, r3
 80040e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040e8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040ee:	1c9a      	adds	r2, r3, #2
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	629a      	str	r2, [r3, #40]	@ 0x28
 80040f4:	e026      	b.n	8004144 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80040fc:	2300      	movs	r3, #0
 80040fe:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	689b      	ldr	r3, [r3, #8]
 8004104:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004108:	d007      	beq.n	800411a <UART_Receive_IT+0x74>
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	689b      	ldr	r3, [r3, #8]
 800410e:	2b00      	cmp	r3, #0
 8004110:	d10a      	bne.n	8004128 <UART_Receive_IT+0x82>
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	691b      	ldr	r3, [r3, #16]
 8004116:	2b00      	cmp	r3, #0
 8004118:	d106      	bne.n	8004128 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	685b      	ldr	r3, [r3, #4]
 8004120:	b2da      	uxtb	r2, r3
 8004122:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004124:	701a      	strb	r2, [r3, #0]
 8004126:	e008      	b.n	800413a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	685b      	ldr	r3, [r3, #4]
 800412e:	b2db      	uxtb	r3, r3
 8004130:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004134:	b2da      	uxtb	r2, r3
 8004136:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004138:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800413e:	1c5a      	adds	r2, r3, #1
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004148:	b29b      	uxth	r3, r3
 800414a:	3b01      	subs	r3, #1
 800414c:	b29b      	uxth	r3, r3
 800414e:	687a      	ldr	r2, [r7, #4]
 8004150:	4619      	mov	r1, r3
 8004152:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004154:	2b00      	cmp	r3, #0
 8004156:	d15d      	bne.n	8004214 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	68da      	ldr	r2, [r3, #12]
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f022 0220 	bic.w	r2, r2, #32
 8004166:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	68da      	ldr	r2, [r3, #12]
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004176:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	695a      	ldr	r2, [r3, #20]
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f022 0201 	bic.w	r2, r2, #1
 8004186:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2220      	movs	r2, #32
 800418c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	2200      	movs	r2, #0
 8004194:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800419a:	2b01      	cmp	r3, #1
 800419c:	d135      	bne.n	800420a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	2200      	movs	r2, #0
 80041a2:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	330c      	adds	r3, #12
 80041aa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041ac:	697b      	ldr	r3, [r7, #20]
 80041ae:	e853 3f00 	ldrex	r3, [r3]
 80041b2:	613b      	str	r3, [r7, #16]
   return(result);
 80041b4:	693b      	ldr	r3, [r7, #16]
 80041b6:	f023 0310 	bic.w	r3, r3, #16
 80041ba:	627b      	str	r3, [r7, #36]	@ 0x24
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	330c      	adds	r3, #12
 80041c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80041c4:	623a      	str	r2, [r7, #32]
 80041c6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041c8:	69f9      	ldr	r1, [r7, #28]
 80041ca:	6a3a      	ldr	r2, [r7, #32]
 80041cc:	e841 2300 	strex	r3, r2, [r1]
 80041d0:	61bb      	str	r3, [r7, #24]
   return(result);
 80041d2:	69bb      	ldr	r3, [r7, #24]
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d1e5      	bne.n	80041a4 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f003 0310 	and.w	r3, r3, #16
 80041e2:	2b10      	cmp	r3, #16
 80041e4:	d10a      	bne.n	80041fc <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80041e6:	2300      	movs	r3, #0
 80041e8:	60fb      	str	r3, [r7, #12]
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	60fb      	str	r3, [r7, #12]
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	685b      	ldr	r3, [r3, #4]
 80041f8:	60fb      	str	r3, [r7, #12]
 80041fa:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004200:	4619      	mov	r1, r3
 8004202:	6878      	ldr	r0, [r7, #4]
 8004204:	f7ff fe64 	bl	8003ed0 <HAL_UARTEx_RxEventCallback>
 8004208:	e002      	b.n	8004210 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800420a:	6878      	ldr	r0, [r7, #4]
 800420c:	f7ff fe4c 	bl	8003ea8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004210:	2300      	movs	r3, #0
 8004212:	e002      	b.n	800421a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004214:	2300      	movs	r3, #0
 8004216:	e000      	b.n	800421a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004218:	2302      	movs	r3, #2
  }
}
 800421a:	4618      	mov	r0, r3
 800421c:	3730      	adds	r7, #48	@ 0x30
 800421e:	46bd      	mov	sp, r7
 8004220:	bd80      	pop	{r7, pc}
	...

08004224 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004224:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004228:	b0c0      	sub	sp, #256	@ 0x100
 800422a:	af00      	add	r7, sp, #0
 800422c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004230:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	691b      	ldr	r3, [r3, #16]
 8004238:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800423c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004240:	68d9      	ldr	r1, [r3, #12]
 8004242:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004246:	681a      	ldr	r2, [r3, #0]
 8004248:	ea40 0301 	orr.w	r3, r0, r1
 800424c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800424e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004252:	689a      	ldr	r2, [r3, #8]
 8004254:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004258:	691b      	ldr	r3, [r3, #16]
 800425a:	431a      	orrs	r2, r3
 800425c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004260:	695b      	ldr	r3, [r3, #20]
 8004262:	431a      	orrs	r2, r3
 8004264:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004268:	69db      	ldr	r3, [r3, #28]
 800426a:	4313      	orrs	r3, r2
 800426c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004270:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	68db      	ldr	r3, [r3, #12]
 8004278:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800427c:	f021 010c 	bic.w	r1, r1, #12
 8004280:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004284:	681a      	ldr	r2, [r3, #0]
 8004286:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800428a:	430b      	orrs	r3, r1
 800428c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800428e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	695b      	ldr	r3, [r3, #20]
 8004296:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800429a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800429e:	6999      	ldr	r1, [r3, #24]
 80042a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042a4:	681a      	ldr	r2, [r3, #0]
 80042a6:	ea40 0301 	orr.w	r3, r0, r1
 80042aa:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80042ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042b0:	681a      	ldr	r2, [r3, #0]
 80042b2:	4b8f      	ldr	r3, [pc, #572]	@ (80044f0 <UART_SetConfig+0x2cc>)
 80042b4:	429a      	cmp	r2, r3
 80042b6:	d005      	beq.n	80042c4 <UART_SetConfig+0xa0>
 80042b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042bc:	681a      	ldr	r2, [r3, #0]
 80042be:	4b8d      	ldr	r3, [pc, #564]	@ (80044f4 <UART_SetConfig+0x2d0>)
 80042c0:	429a      	cmp	r2, r3
 80042c2:	d104      	bne.n	80042ce <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80042c4:	f7fe fd32 	bl	8002d2c <HAL_RCC_GetPCLK2Freq>
 80042c8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80042cc:	e003      	b.n	80042d6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80042ce:	f7fe fd19 	bl	8002d04 <HAL_RCC_GetPCLK1Freq>
 80042d2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80042d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042da:	69db      	ldr	r3, [r3, #28]
 80042dc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80042e0:	f040 810c 	bne.w	80044fc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80042e4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80042e8:	2200      	movs	r2, #0
 80042ea:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80042ee:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80042f2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80042f6:	4622      	mov	r2, r4
 80042f8:	462b      	mov	r3, r5
 80042fa:	1891      	adds	r1, r2, r2
 80042fc:	65b9      	str	r1, [r7, #88]	@ 0x58
 80042fe:	415b      	adcs	r3, r3
 8004300:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004302:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004306:	4621      	mov	r1, r4
 8004308:	eb12 0801 	adds.w	r8, r2, r1
 800430c:	4629      	mov	r1, r5
 800430e:	eb43 0901 	adc.w	r9, r3, r1
 8004312:	f04f 0200 	mov.w	r2, #0
 8004316:	f04f 0300 	mov.w	r3, #0
 800431a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800431e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004322:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004326:	4690      	mov	r8, r2
 8004328:	4699      	mov	r9, r3
 800432a:	4623      	mov	r3, r4
 800432c:	eb18 0303 	adds.w	r3, r8, r3
 8004330:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004334:	462b      	mov	r3, r5
 8004336:	eb49 0303 	adc.w	r3, r9, r3
 800433a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800433e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004342:	685b      	ldr	r3, [r3, #4]
 8004344:	2200      	movs	r2, #0
 8004346:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800434a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800434e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004352:	460b      	mov	r3, r1
 8004354:	18db      	adds	r3, r3, r3
 8004356:	653b      	str	r3, [r7, #80]	@ 0x50
 8004358:	4613      	mov	r3, r2
 800435a:	eb42 0303 	adc.w	r3, r2, r3
 800435e:	657b      	str	r3, [r7, #84]	@ 0x54
 8004360:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004364:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004368:	f7fc fc3e 	bl	8000be8 <__aeabi_uldivmod>
 800436c:	4602      	mov	r2, r0
 800436e:	460b      	mov	r3, r1
 8004370:	4b61      	ldr	r3, [pc, #388]	@ (80044f8 <UART_SetConfig+0x2d4>)
 8004372:	fba3 2302 	umull	r2, r3, r3, r2
 8004376:	095b      	lsrs	r3, r3, #5
 8004378:	011c      	lsls	r4, r3, #4
 800437a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800437e:	2200      	movs	r2, #0
 8004380:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004384:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004388:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800438c:	4642      	mov	r2, r8
 800438e:	464b      	mov	r3, r9
 8004390:	1891      	adds	r1, r2, r2
 8004392:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004394:	415b      	adcs	r3, r3
 8004396:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004398:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800439c:	4641      	mov	r1, r8
 800439e:	eb12 0a01 	adds.w	sl, r2, r1
 80043a2:	4649      	mov	r1, r9
 80043a4:	eb43 0b01 	adc.w	fp, r3, r1
 80043a8:	f04f 0200 	mov.w	r2, #0
 80043ac:	f04f 0300 	mov.w	r3, #0
 80043b0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80043b4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80043b8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80043bc:	4692      	mov	sl, r2
 80043be:	469b      	mov	fp, r3
 80043c0:	4643      	mov	r3, r8
 80043c2:	eb1a 0303 	adds.w	r3, sl, r3
 80043c6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80043ca:	464b      	mov	r3, r9
 80043cc:	eb4b 0303 	adc.w	r3, fp, r3
 80043d0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80043d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043d8:	685b      	ldr	r3, [r3, #4]
 80043da:	2200      	movs	r2, #0
 80043dc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80043e0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80043e4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80043e8:	460b      	mov	r3, r1
 80043ea:	18db      	adds	r3, r3, r3
 80043ec:	643b      	str	r3, [r7, #64]	@ 0x40
 80043ee:	4613      	mov	r3, r2
 80043f0:	eb42 0303 	adc.w	r3, r2, r3
 80043f4:	647b      	str	r3, [r7, #68]	@ 0x44
 80043f6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80043fa:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80043fe:	f7fc fbf3 	bl	8000be8 <__aeabi_uldivmod>
 8004402:	4602      	mov	r2, r0
 8004404:	460b      	mov	r3, r1
 8004406:	4611      	mov	r1, r2
 8004408:	4b3b      	ldr	r3, [pc, #236]	@ (80044f8 <UART_SetConfig+0x2d4>)
 800440a:	fba3 2301 	umull	r2, r3, r3, r1
 800440e:	095b      	lsrs	r3, r3, #5
 8004410:	2264      	movs	r2, #100	@ 0x64
 8004412:	fb02 f303 	mul.w	r3, r2, r3
 8004416:	1acb      	subs	r3, r1, r3
 8004418:	00db      	lsls	r3, r3, #3
 800441a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800441e:	4b36      	ldr	r3, [pc, #216]	@ (80044f8 <UART_SetConfig+0x2d4>)
 8004420:	fba3 2302 	umull	r2, r3, r3, r2
 8004424:	095b      	lsrs	r3, r3, #5
 8004426:	005b      	lsls	r3, r3, #1
 8004428:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800442c:	441c      	add	r4, r3
 800442e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004432:	2200      	movs	r2, #0
 8004434:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004438:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800443c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004440:	4642      	mov	r2, r8
 8004442:	464b      	mov	r3, r9
 8004444:	1891      	adds	r1, r2, r2
 8004446:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004448:	415b      	adcs	r3, r3
 800444a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800444c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004450:	4641      	mov	r1, r8
 8004452:	1851      	adds	r1, r2, r1
 8004454:	6339      	str	r1, [r7, #48]	@ 0x30
 8004456:	4649      	mov	r1, r9
 8004458:	414b      	adcs	r3, r1
 800445a:	637b      	str	r3, [r7, #52]	@ 0x34
 800445c:	f04f 0200 	mov.w	r2, #0
 8004460:	f04f 0300 	mov.w	r3, #0
 8004464:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004468:	4659      	mov	r1, fp
 800446a:	00cb      	lsls	r3, r1, #3
 800446c:	4651      	mov	r1, sl
 800446e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004472:	4651      	mov	r1, sl
 8004474:	00ca      	lsls	r2, r1, #3
 8004476:	4610      	mov	r0, r2
 8004478:	4619      	mov	r1, r3
 800447a:	4603      	mov	r3, r0
 800447c:	4642      	mov	r2, r8
 800447e:	189b      	adds	r3, r3, r2
 8004480:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004484:	464b      	mov	r3, r9
 8004486:	460a      	mov	r2, r1
 8004488:	eb42 0303 	adc.w	r3, r2, r3
 800448c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004490:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004494:	685b      	ldr	r3, [r3, #4]
 8004496:	2200      	movs	r2, #0
 8004498:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800449c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80044a0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80044a4:	460b      	mov	r3, r1
 80044a6:	18db      	adds	r3, r3, r3
 80044a8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80044aa:	4613      	mov	r3, r2
 80044ac:	eb42 0303 	adc.w	r3, r2, r3
 80044b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80044b2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80044b6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80044ba:	f7fc fb95 	bl	8000be8 <__aeabi_uldivmod>
 80044be:	4602      	mov	r2, r0
 80044c0:	460b      	mov	r3, r1
 80044c2:	4b0d      	ldr	r3, [pc, #52]	@ (80044f8 <UART_SetConfig+0x2d4>)
 80044c4:	fba3 1302 	umull	r1, r3, r3, r2
 80044c8:	095b      	lsrs	r3, r3, #5
 80044ca:	2164      	movs	r1, #100	@ 0x64
 80044cc:	fb01 f303 	mul.w	r3, r1, r3
 80044d0:	1ad3      	subs	r3, r2, r3
 80044d2:	00db      	lsls	r3, r3, #3
 80044d4:	3332      	adds	r3, #50	@ 0x32
 80044d6:	4a08      	ldr	r2, [pc, #32]	@ (80044f8 <UART_SetConfig+0x2d4>)
 80044d8:	fba2 2303 	umull	r2, r3, r2, r3
 80044dc:	095b      	lsrs	r3, r3, #5
 80044de:	f003 0207 	and.w	r2, r3, #7
 80044e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	4422      	add	r2, r4
 80044ea:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80044ec:	e106      	b.n	80046fc <UART_SetConfig+0x4d8>
 80044ee:	bf00      	nop
 80044f0:	40011000 	.word	0x40011000
 80044f4:	40011400 	.word	0x40011400
 80044f8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80044fc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004500:	2200      	movs	r2, #0
 8004502:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004506:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800450a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800450e:	4642      	mov	r2, r8
 8004510:	464b      	mov	r3, r9
 8004512:	1891      	adds	r1, r2, r2
 8004514:	6239      	str	r1, [r7, #32]
 8004516:	415b      	adcs	r3, r3
 8004518:	627b      	str	r3, [r7, #36]	@ 0x24
 800451a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800451e:	4641      	mov	r1, r8
 8004520:	1854      	adds	r4, r2, r1
 8004522:	4649      	mov	r1, r9
 8004524:	eb43 0501 	adc.w	r5, r3, r1
 8004528:	f04f 0200 	mov.w	r2, #0
 800452c:	f04f 0300 	mov.w	r3, #0
 8004530:	00eb      	lsls	r3, r5, #3
 8004532:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004536:	00e2      	lsls	r2, r4, #3
 8004538:	4614      	mov	r4, r2
 800453a:	461d      	mov	r5, r3
 800453c:	4643      	mov	r3, r8
 800453e:	18e3      	adds	r3, r4, r3
 8004540:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004544:	464b      	mov	r3, r9
 8004546:	eb45 0303 	adc.w	r3, r5, r3
 800454a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800454e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004552:	685b      	ldr	r3, [r3, #4]
 8004554:	2200      	movs	r2, #0
 8004556:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800455a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800455e:	f04f 0200 	mov.w	r2, #0
 8004562:	f04f 0300 	mov.w	r3, #0
 8004566:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800456a:	4629      	mov	r1, r5
 800456c:	008b      	lsls	r3, r1, #2
 800456e:	4621      	mov	r1, r4
 8004570:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004574:	4621      	mov	r1, r4
 8004576:	008a      	lsls	r2, r1, #2
 8004578:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800457c:	f7fc fb34 	bl	8000be8 <__aeabi_uldivmod>
 8004580:	4602      	mov	r2, r0
 8004582:	460b      	mov	r3, r1
 8004584:	4b60      	ldr	r3, [pc, #384]	@ (8004708 <UART_SetConfig+0x4e4>)
 8004586:	fba3 2302 	umull	r2, r3, r3, r2
 800458a:	095b      	lsrs	r3, r3, #5
 800458c:	011c      	lsls	r4, r3, #4
 800458e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004592:	2200      	movs	r2, #0
 8004594:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004598:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800459c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80045a0:	4642      	mov	r2, r8
 80045a2:	464b      	mov	r3, r9
 80045a4:	1891      	adds	r1, r2, r2
 80045a6:	61b9      	str	r1, [r7, #24]
 80045a8:	415b      	adcs	r3, r3
 80045aa:	61fb      	str	r3, [r7, #28]
 80045ac:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80045b0:	4641      	mov	r1, r8
 80045b2:	1851      	adds	r1, r2, r1
 80045b4:	6139      	str	r1, [r7, #16]
 80045b6:	4649      	mov	r1, r9
 80045b8:	414b      	adcs	r3, r1
 80045ba:	617b      	str	r3, [r7, #20]
 80045bc:	f04f 0200 	mov.w	r2, #0
 80045c0:	f04f 0300 	mov.w	r3, #0
 80045c4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80045c8:	4659      	mov	r1, fp
 80045ca:	00cb      	lsls	r3, r1, #3
 80045cc:	4651      	mov	r1, sl
 80045ce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80045d2:	4651      	mov	r1, sl
 80045d4:	00ca      	lsls	r2, r1, #3
 80045d6:	4610      	mov	r0, r2
 80045d8:	4619      	mov	r1, r3
 80045da:	4603      	mov	r3, r0
 80045dc:	4642      	mov	r2, r8
 80045de:	189b      	adds	r3, r3, r2
 80045e0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80045e4:	464b      	mov	r3, r9
 80045e6:	460a      	mov	r2, r1
 80045e8:	eb42 0303 	adc.w	r3, r2, r3
 80045ec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80045f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045f4:	685b      	ldr	r3, [r3, #4]
 80045f6:	2200      	movs	r2, #0
 80045f8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80045fa:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80045fc:	f04f 0200 	mov.w	r2, #0
 8004600:	f04f 0300 	mov.w	r3, #0
 8004604:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004608:	4649      	mov	r1, r9
 800460a:	008b      	lsls	r3, r1, #2
 800460c:	4641      	mov	r1, r8
 800460e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004612:	4641      	mov	r1, r8
 8004614:	008a      	lsls	r2, r1, #2
 8004616:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800461a:	f7fc fae5 	bl	8000be8 <__aeabi_uldivmod>
 800461e:	4602      	mov	r2, r0
 8004620:	460b      	mov	r3, r1
 8004622:	4611      	mov	r1, r2
 8004624:	4b38      	ldr	r3, [pc, #224]	@ (8004708 <UART_SetConfig+0x4e4>)
 8004626:	fba3 2301 	umull	r2, r3, r3, r1
 800462a:	095b      	lsrs	r3, r3, #5
 800462c:	2264      	movs	r2, #100	@ 0x64
 800462e:	fb02 f303 	mul.w	r3, r2, r3
 8004632:	1acb      	subs	r3, r1, r3
 8004634:	011b      	lsls	r3, r3, #4
 8004636:	3332      	adds	r3, #50	@ 0x32
 8004638:	4a33      	ldr	r2, [pc, #204]	@ (8004708 <UART_SetConfig+0x4e4>)
 800463a:	fba2 2303 	umull	r2, r3, r2, r3
 800463e:	095b      	lsrs	r3, r3, #5
 8004640:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004644:	441c      	add	r4, r3
 8004646:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800464a:	2200      	movs	r2, #0
 800464c:	673b      	str	r3, [r7, #112]	@ 0x70
 800464e:	677a      	str	r2, [r7, #116]	@ 0x74
 8004650:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004654:	4642      	mov	r2, r8
 8004656:	464b      	mov	r3, r9
 8004658:	1891      	adds	r1, r2, r2
 800465a:	60b9      	str	r1, [r7, #8]
 800465c:	415b      	adcs	r3, r3
 800465e:	60fb      	str	r3, [r7, #12]
 8004660:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004664:	4641      	mov	r1, r8
 8004666:	1851      	adds	r1, r2, r1
 8004668:	6039      	str	r1, [r7, #0]
 800466a:	4649      	mov	r1, r9
 800466c:	414b      	adcs	r3, r1
 800466e:	607b      	str	r3, [r7, #4]
 8004670:	f04f 0200 	mov.w	r2, #0
 8004674:	f04f 0300 	mov.w	r3, #0
 8004678:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800467c:	4659      	mov	r1, fp
 800467e:	00cb      	lsls	r3, r1, #3
 8004680:	4651      	mov	r1, sl
 8004682:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004686:	4651      	mov	r1, sl
 8004688:	00ca      	lsls	r2, r1, #3
 800468a:	4610      	mov	r0, r2
 800468c:	4619      	mov	r1, r3
 800468e:	4603      	mov	r3, r0
 8004690:	4642      	mov	r2, r8
 8004692:	189b      	adds	r3, r3, r2
 8004694:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004696:	464b      	mov	r3, r9
 8004698:	460a      	mov	r2, r1
 800469a:	eb42 0303 	adc.w	r3, r2, r3
 800469e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80046a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80046a4:	685b      	ldr	r3, [r3, #4]
 80046a6:	2200      	movs	r2, #0
 80046a8:	663b      	str	r3, [r7, #96]	@ 0x60
 80046aa:	667a      	str	r2, [r7, #100]	@ 0x64
 80046ac:	f04f 0200 	mov.w	r2, #0
 80046b0:	f04f 0300 	mov.w	r3, #0
 80046b4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80046b8:	4649      	mov	r1, r9
 80046ba:	008b      	lsls	r3, r1, #2
 80046bc:	4641      	mov	r1, r8
 80046be:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80046c2:	4641      	mov	r1, r8
 80046c4:	008a      	lsls	r2, r1, #2
 80046c6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80046ca:	f7fc fa8d 	bl	8000be8 <__aeabi_uldivmod>
 80046ce:	4602      	mov	r2, r0
 80046d0:	460b      	mov	r3, r1
 80046d2:	4b0d      	ldr	r3, [pc, #52]	@ (8004708 <UART_SetConfig+0x4e4>)
 80046d4:	fba3 1302 	umull	r1, r3, r3, r2
 80046d8:	095b      	lsrs	r3, r3, #5
 80046da:	2164      	movs	r1, #100	@ 0x64
 80046dc:	fb01 f303 	mul.w	r3, r1, r3
 80046e0:	1ad3      	subs	r3, r2, r3
 80046e2:	011b      	lsls	r3, r3, #4
 80046e4:	3332      	adds	r3, #50	@ 0x32
 80046e6:	4a08      	ldr	r2, [pc, #32]	@ (8004708 <UART_SetConfig+0x4e4>)
 80046e8:	fba2 2303 	umull	r2, r3, r2, r3
 80046ec:	095b      	lsrs	r3, r3, #5
 80046ee:	f003 020f 	and.w	r2, r3, #15
 80046f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	4422      	add	r2, r4
 80046fa:	609a      	str	r2, [r3, #8]
}
 80046fc:	bf00      	nop
 80046fe:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004702:	46bd      	mov	sp, r7
 8004704:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004708:	51eb851f 	.word	0x51eb851f

0800470c <__cvt>:
 800470c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004710:	ec57 6b10 	vmov	r6, r7, d0
 8004714:	2f00      	cmp	r7, #0
 8004716:	460c      	mov	r4, r1
 8004718:	4619      	mov	r1, r3
 800471a:	463b      	mov	r3, r7
 800471c:	bfbb      	ittet	lt
 800471e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8004722:	461f      	movlt	r7, r3
 8004724:	2300      	movge	r3, #0
 8004726:	232d      	movlt	r3, #45	@ 0x2d
 8004728:	700b      	strb	r3, [r1, #0]
 800472a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800472c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8004730:	4691      	mov	r9, r2
 8004732:	f023 0820 	bic.w	r8, r3, #32
 8004736:	bfbc      	itt	lt
 8004738:	4632      	movlt	r2, r6
 800473a:	4616      	movlt	r6, r2
 800473c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004740:	d005      	beq.n	800474e <__cvt+0x42>
 8004742:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004746:	d100      	bne.n	800474a <__cvt+0x3e>
 8004748:	3401      	adds	r4, #1
 800474a:	2102      	movs	r1, #2
 800474c:	e000      	b.n	8004750 <__cvt+0x44>
 800474e:	2103      	movs	r1, #3
 8004750:	ab03      	add	r3, sp, #12
 8004752:	9301      	str	r3, [sp, #4]
 8004754:	ab02      	add	r3, sp, #8
 8004756:	9300      	str	r3, [sp, #0]
 8004758:	ec47 6b10 	vmov	d0, r6, r7
 800475c:	4653      	mov	r3, sl
 800475e:	4622      	mov	r2, r4
 8004760:	f000 fe56 	bl	8005410 <_dtoa_r>
 8004764:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004768:	4605      	mov	r5, r0
 800476a:	d119      	bne.n	80047a0 <__cvt+0x94>
 800476c:	f019 0f01 	tst.w	r9, #1
 8004770:	d00e      	beq.n	8004790 <__cvt+0x84>
 8004772:	eb00 0904 	add.w	r9, r0, r4
 8004776:	2200      	movs	r2, #0
 8004778:	2300      	movs	r3, #0
 800477a:	4630      	mov	r0, r6
 800477c:	4639      	mov	r1, r7
 800477e:	f7fc f9a3 	bl	8000ac8 <__aeabi_dcmpeq>
 8004782:	b108      	cbz	r0, 8004788 <__cvt+0x7c>
 8004784:	f8cd 900c 	str.w	r9, [sp, #12]
 8004788:	2230      	movs	r2, #48	@ 0x30
 800478a:	9b03      	ldr	r3, [sp, #12]
 800478c:	454b      	cmp	r3, r9
 800478e:	d31e      	bcc.n	80047ce <__cvt+0xc2>
 8004790:	9b03      	ldr	r3, [sp, #12]
 8004792:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004794:	1b5b      	subs	r3, r3, r5
 8004796:	4628      	mov	r0, r5
 8004798:	6013      	str	r3, [r2, #0]
 800479a:	b004      	add	sp, #16
 800479c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80047a0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80047a4:	eb00 0904 	add.w	r9, r0, r4
 80047a8:	d1e5      	bne.n	8004776 <__cvt+0x6a>
 80047aa:	7803      	ldrb	r3, [r0, #0]
 80047ac:	2b30      	cmp	r3, #48	@ 0x30
 80047ae:	d10a      	bne.n	80047c6 <__cvt+0xba>
 80047b0:	2200      	movs	r2, #0
 80047b2:	2300      	movs	r3, #0
 80047b4:	4630      	mov	r0, r6
 80047b6:	4639      	mov	r1, r7
 80047b8:	f7fc f986 	bl	8000ac8 <__aeabi_dcmpeq>
 80047bc:	b918      	cbnz	r0, 80047c6 <__cvt+0xba>
 80047be:	f1c4 0401 	rsb	r4, r4, #1
 80047c2:	f8ca 4000 	str.w	r4, [sl]
 80047c6:	f8da 3000 	ldr.w	r3, [sl]
 80047ca:	4499      	add	r9, r3
 80047cc:	e7d3      	b.n	8004776 <__cvt+0x6a>
 80047ce:	1c59      	adds	r1, r3, #1
 80047d0:	9103      	str	r1, [sp, #12]
 80047d2:	701a      	strb	r2, [r3, #0]
 80047d4:	e7d9      	b.n	800478a <__cvt+0x7e>

080047d6 <__exponent>:
 80047d6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80047d8:	2900      	cmp	r1, #0
 80047da:	bfba      	itte	lt
 80047dc:	4249      	neglt	r1, r1
 80047de:	232d      	movlt	r3, #45	@ 0x2d
 80047e0:	232b      	movge	r3, #43	@ 0x2b
 80047e2:	2909      	cmp	r1, #9
 80047e4:	7002      	strb	r2, [r0, #0]
 80047e6:	7043      	strb	r3, [r0, #1]
 80047e8:	dd29      	ble.n	800483e <__exponent+0x68>
 80047ea:	f10d 0307 	add.w	r3, sp, #7
 80047ee:	461d      	mov	r5, r3
 80047f0:	270a      	movs	r7, #10
 80047f2:	461a      	mov	r2, r3
 80047f4:	fbb1 f6f7 	udiv	r6, r1, r7
 80047f8:	fb07 1416 	mls	r4, r7, r6, r1
 80047fc:	3430      	adds	r4, #48	@ 0x30
 80047fe:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004802:	460c      	mov	r4, r1
 8004804:	2c63      	cmp	r4, #99	@ 0x63
 8004806:	f103 33ff 	add.w	r3, r3, #4294967295
 800480a:	4631      	mov	r1, r6
 800480c:	dcf1      	bgt.n	80047f2 <__exponent+0x1c>
 800480e:	3130      	adds	r1, #48	@ 0x30
 8004810:	1e94      	subs	r4, r2, #2
 8004812:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004816:	1c41      	adds	r1, r0, #1
 8004818:	4623      	mov	r3, r4
 800481a:	42ab      	cmp	r3, r5
 800481c:	d30a      	bcc.n	8004834 <__exponent+0x5e>
 800481e:	f10d 0309 	add.w	r3, sp, #9
 8004822:	1a9b      	subs	r3, r3, r2
 8004824:	42ac      	cmp	r4, r5
 8004826:	bf88      	it	hi
 8004828:	2300      	movhi	r3, #0
 800482a:	3302      	adds	r3, #2
 800482c:	4403      	add	r3, r0
 800482e:	1a18      	subs	r0, r3, r0
 8004830:	b003      	add	sp, #12
 8004832:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004834:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004838:	f801 6f01 	strb.w	r6, [r1, #1]!
 800483c:	e7ed      	b.n	800481a <__exponent+0x44>
 800483e:	2330      	movs	r3, #48	@ 0x30
 8004840:	3130      	adds	r1, #48	@ 0x30
 8004842:	7083      	strb	r3, [r0, #2]
 8004844:	70c1      	strb	r1, [r0, #3]
 8004846:	1d03      	adds	r3, r0, #4
 8004848:	e7f1      	b.n	800482e <__exponent+0x58>
	...

0800484c <_printf_float>:
 800484c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004850:	b08d      	sub	sp, #52	@ 0x34
 8004852:	460c      	mov	r4, r1
 8004854:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8004858:	4616      	mov	r6, r2
 800485a:	461f      	mov	r7, r3
 800485c:	4605      	mov	r5, r0
 800485e:	f000 fcdb 	bl	8005218 <_localeconv_r>
 8004862:	6803      	ldr	r3, [r0, #0]
 8004864:	9304      	str	r3, [sp, #16]
 8004866:	4618      	mov	r0, r3
 8004868:	f7fb fd02 	bl	8000270 <strlen>
 800486c:	2300      	movs	r3, #0
 800486e:	930a      	str	r3, [sp, #40]	@ 0x28
 8004870:	f8d8 3000 	ldr.w	r3, [r8]
 8004874:	9005      	str	r0, [sp, #20]
 8004876:	3307      	adds	r3, #7
 8004878:	f023 0307 	bic.w	r3, r3, #7
 800487c:	f103 0208 	add.w	r2, r3, #8
 8004880:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004884:	f8d4 b000 	ldr.w	fp, [r4]
 8004888:	f8c8 2000 	str.w	r2, [r8]
 800488c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004890:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004894:	9307      	str	r3, [sp, #28]
 8004896:	f8cd 8018 	str.w	r8, [sp, #24]
 800489a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800489e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80048a2:	4b9c      	ldr	r3, [pc, #624]	@ (8004b14 <_printf_float+0x2c8>)
 80048a4:	f04f 32ff 	mov.w	r2, #4294967295
 80048a8:	f7fc f940 	bl	8000b2c <__aeabi_dcmpun>
 80048ac:	bb70      	cbnz	r0, 800490c <_printf_float+0xc0>
 80048ae:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80048b2:	4b98      	ldr	r3, [pc, #608]	@ (8004b14 <_printf_float+0x2c8>)
 80048b4:	f04f 32ff 	mov.w	r2, #4294967295
 80048b8:	f7fc f91a 	bl	8000af0 <__aeabi_dcmple>
 80048bc:	bb30      	cbnz	r0, 800490c <_printf_float+0xc0>
 80048be:	2200      	movs	r2, #0
 80048c0:	2300      	movs	r3, #0
 80048c2:	4640      	mov	r0, r8
 80048c4:	4649      	mov	r1, r9
 80048c6:	f7fc f909 	bl	8000adc <__aeabi_dcmplt>
 80048ca:	b110      	cbz	r0, 80048d2 <_printf_float+0x86>
 80048cc:	232d      	movs	r3, #45	@ 0x2d
 80048ce:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80048d2:	4a91      	ldr	r2, [pc, #580]	@ (8004b18 <_printf_float+0x2cc>)
 80048d4:	4b91      	ldr	r3, [pc, #580]	@ (8004b1c <_printf_float+0x2d0>)
 80048d6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80048da:	bf94      	ite	ls
 80048dc:	4690      	movls	r8, r2
 80048de:	4698      	movhi	r8, r3
 80048e0:	2303      	movs	r3, #3
 80048e2:	6123      	str	r3, [r4, #16]
 80048e4:	f02b 0304 	bic.w	r3, fp, #4
 80048e8:	6023      	str	r3, [r4, #0]
 80048ea:	f04f 0900 	mov.w	r9, #0
 80048ee:	9700      	str	r7, [sp, #0]
 80048f0:	4633      	mov	r3, r6
 80048f2:	aa0b      	add	r2, sp, #44	@ 0x2c
 80048f4:	4621      	mov	r1, r4
 80048f6:	4628      	mov	r0, r5
 80048f8:	f000 f9d2 	bl	8004ca0 <_printf_common>
 80048fc:	3001      	adds	r0, #1
 80048fe:	f040 808d 	bne.w	8004a1c <_printf_float+0x1d0>
 8004902:	f04f 30ff 	mov.w	r0, #4294967295
 8004906:	b00d      	add	sp, #52	@ 0x34
 8004908:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800490c:	4642      	mov	r2, r8
 800490e:	464b      	mov	r3, r9
 8004910:	4640      	mov	r0, r8
 8004912:	4649      	mov	r1, r9
 8004914:	f7fc f90a 	bl	8000b2c <__aeabi_dcmpun>
 8004918:	b140      	cbz	r0, 800492c <_printf_float+0xe0>
 800491a:	464b      	mov	r3, r9
 800491c:	2b00      	cmp	r3, #0
 800491e:	bfbc      	itt	lt
 8004920:	232d      	movlt	r3, #45	@ 0x2d
 8004922:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004926:	4a7e      	ldr	r2, [pc, #504]	@ (8004b20 <_printf_float+0x2d4>)
 8004928:	4b7e      	ldr	r3, [pc, #504]	@ (8004b24 <_printf_float+0x2d8>)
 800492a:	e7d4      	b.n	80048d6 <_printf_float+0x8a>
 800492c:	6863      	ldr	r3, [r4, #4]
 800492e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8004932:	9206      	str	r2, [sp, #24]
 8004934:	1c5a      	adds	r2, r3, #1
 8004936:	d13b      	bne.n	80049b0 <_printf_float+0x164>
 8004938:	2306      	movs	r3, #6
 800493a:	6063      	str	r3, [r4, #4]
 800493c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8004940:	2300      	movs	r3, #0
 8004942:	6022      	str	r2, [r4, #0]
 8004944:	9303      	str	r3, [sp, #12]
 8004946:	ab0a      	add	r3, sp, #40	@ 0x28
 8004948:	e9cd a301 	strd	sl, r3, [sp, #4]
 800494c:	ab09      	add	r3, sp, #36	@ 0x24
 800494e:	9300      	str	r3, [sp, #0]
 8004950:	6861      	ldr	r1, [r4, #4]
 8004952:	ec49 8b10 	vmov	d0, r8, r9
 8004956:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800495a:	4628      	mov	r0, r5
 800495c:	f7ff fed6 	bl	800470c <__cvt>
 8004960:	9b06      	ldr	r3, [sp, #24]
 8004962:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004964:	2b47      	cmp	r3, #71	@ 0x47
 8004966:	4680      	mov	r8, r0
 8004968:	d129      	bne.n	80049be <_printf_float+0x172>
 800496a:	1cc8      	adds	r0, r1, #3
 800496c:	db02      	blt.n	8004974 <_printf_float+0x128>
 800496e:	6863      	ldr	r3, [r4, #4]
 8004970:	4299      	cmp	r1, r3
 8004972:	dd41      	ble.n	80049f8 <_printf_float+0x1ac>
 8004974:	f1aa 0a02 	sub.w	sl, sl, #2
 8004978:	fa5f fa8a 	uxtb.w	sl, sl
 800497c:	3901      	subs	r1, #1
 800497e:	4652      	mov	r2, sl
 8004980:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004984:	9109      	str	r1, [sp, #36]	@ 0x24
 8004986:	f7ff ff26 	bl	80047d6 <__exponent>
 800498a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800498c:	1813      	adds	r3, r2, r0
 800498e:	2a01      	cmp	r2, #1
 8004990:	4681      	mov	r9, r0
 8004992:	6123      	str	r3, [r4, #16]
 8004994:	dc02      	bgt.n	800499c <_printf_float+0x150>
 8004996:	6822      	ldr	r2, [r4, #0]
 8004998:	07d2      	lsls	r2, r2, #31
 800499a:	d501      	bpl.n	80049a0 <_printf_float+0x154>
 800499c:	3301      	adds	r3, #1
 800499e:	6123      	str	r3, [r4, #16]
 80049a0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d0a2      	beq.n	80048ee <_printf_float+0xa2>
 80049a8:	232d      	movs	r3, #45	@ 0x2d
 80049aa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80049ae:	e79e      	b.n	80048ee <_printf_float+0xa2>
 80049b0:	9a06      	ldr	r2, [sp, #24]
 80049b2:	2a47      	cmp	r2, #71	@ 0x47
 80049b4:	d1c2      	bne.n	800493c <_printf_float+0xf0>
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d1c0      	bne.n	800493c <_printf_float+0xf0>
 80049ba:	2301      	movs	r3, #1
 80049bc:	e7bd      	b.n	800493a <_printf_float+0xee>
 80049be:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80049c2:	d9db      	bls.n	800497c <_printf_float+0x130>
 80049c4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80049c8:	d118      	bne.n	80049fc <_printf_float+0x1b0>
 80049ca:	2900      	cmp	r1, #0
 80049cc:	6863      	ldr	r3, [r4, #4]
 80049ce:	dd0b      	ble.n	80049e8 <_printf_float+0x19c>
 80049d0:	6121      	str	r1, [r4, #16]
 80049d2:	b913      	cbnz	r3, 80049da <_printf_float+0x18e>
 80049d4:	6822      	ldr	r2, [r4, #0]
 80049d6:	07d0      	lsls	r0, r2, #31
 80049d8:	d502      	bpl.n	80049e0 <_printf_float+0x194>
 80049da:	3301      	adds	r3, #1
 80049dc:	440b      	add	r3, r1
 80049de:	6123      	str	r3, [r4, #16]
 80049e0:	65a1      	str	r1, [r4, #88]	@ 0x58
 80049e2:	f04f 0900 	mov.w	r9, #0
 80049e6:	e7db      	b.n	80049a0 <_printf_float+0x154>
 80049e8:	b913      	cbnz	r3, 80049f0 <_printf_float+0x1a4>
 80049ea:	6822      	ldr	r2, [r4, #0]
 80049ec:	07d2      	lsls	r2, r2, #31
 80049ee:	d501      	bpl.n	80049f4 <_printf_float+0x1a8>
 80049f0:	3302      	adds	r3, #2
 80049f2:	e7f4      	b.n	80049de <_printf_float+0x192>
 80049f4:	2301      	movs	r3, #1
 80049f6:	e7f2      	b.n	80049de <_printf_float+0x192>
 80049f8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80049fc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80049fe:	4299      	cmp	r1, r3
 8004a00:	db05      	blt.n	8004a0e <_printf_float+0x1c2>
 8004a02:	6823      	ldr	r3, [r4, #0]
 8004a04:	6121      	str	r1, [r4, #16]
 8004a06:	07d8      	lsls	r0, r3, #31
 8004a08:	d5ea      	bpl.n	80049e0 <_printf_float+0x194>
 8004a0a:	1c4b      	adds	r3, r1, #1
 8004a0c:	e7e7      	b.n	80049de <_printf_float+0x192>
 8004a0e:	2900      	cmp	r1, #0
 8004a10:	bfd4      	ite	le
 8004a12:	f1c1 0202 	rsble	r2, r1, #2
 8004a16:	2201      	movgt	r2, #1
 8004a18:	4413      	add	r3, r2
 8004a1a:	e7e0      	b.n	80049de <_printf_float+0x192>
 8004a1c:	6823      	ldr	r3, [r4, #0]
 8004a1e:	055a      	lsls	r2, r3, #21
 8004a20:	d407      	bmi.n	8004a32 <_printf_float+0x1e6>
 8004a22:	6923      	ldr	r3, [r4, #16]
 8004a24:	4642      	mov	r2, r8
 8004a26:	4631      	mov	r1, r6
 8004a28:	4628      	mov	r0, r5
 8004a2a:	47b8      	blx	r7
 8004a2c:	3001      	adds	r0, #1
 8004a2e:	d12b      	bne.n	8004a88 <_printf_float+0x23c>
 8004a30:	e767      	b.n	8004902 <_printf_float+0xb6>
 8004a32:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004a36:	f240 80dd 	bls.w	8004bf4 <_printf_float+0x3a8>
 8004a3a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004a3e:	2200      	movs	r2, #0
 8004a40:	2300      	movs	r3, #0
 8004a42:	f7fc f841 	bl	8000ac8 <__aeabi_dcmpeq>
 8004a46:	2800      	cmp	r0, #0
 8004a48:	d033      	beq.n	8004ab2 <_printf_float+0x266>
 8004a4a:	4a37      	ldr	r2, [pc, #220]	@ (8004b28 <_printf_float+0x2dc>)
 8004a4c:	2301      	movs	r3, #1
 8004a4e:	4631      	mov	r1, r6
 8004a50:	4628      	mov	r0, r5
 8004a52:	47b8      	blx	r7
 8004a54:	3001      	adds	r0, #1
 8004a56:	f43f af54 	beq.w	8004902 <_printf_float+0xb6>
 8004a5a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8004a5e:	4543      	cmp	r3, r8
 8004a60:	db02      	blt.n	8004a68 <_printf_float+0x21c>
 8004a62:	6823      	ldr	r3, [r4, #0]
 8004a64:	07d8      	lsls	r0, r3, #31
 8004a66:	d50f      	bpl.n	8004a88 <_printf_float+0x23c>
 8004a68:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004a6c:	4631      	mov	r1, r6
 8004a6e:	4628      	mov	r0, r5
 8004a70:	47b8      	blx	r7
 8004a72:	3001      	adds	r0, #1
 8004a74:	f43f af45 	beq.w	8004902 <_printf_float+0xb6>
 8004a78:	f04f 0900 	mov.w	r9, #0
 8004a7c:	f108 38ff 	add.w	r8, r8, #4294967295
 8004a80:	f104 0a1a 	add.w	sl, r4, #26
 8004a84:	45c8      	cmp	r8, r9
 8004a86:	dc09      	bgt.n	8004a9c <_printf_float+0x250>
 8004a88:	6823      	ldr	r3, [r4, #0]
 8004a8a:	079b      	lsls	r3, r3, #30
 8004a8c:	f100 8103 	bmi.w	8004c96 <_printf_float+0x44a>
 8004a90:	68e0      	ldr	r0, [r4, #12]
 8004a92:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004a94:	4298      	cmp	r0, r3
 8004a96:	bfb8      	it	lt
 8004a98:	4618      	movlt	r0, r3
 8004a9a:	e734      	b.n	8004906 <_printf_float+0xba>
 8004a9c:	2301      	movs	r3, #1
 8004a9e:	4652      	mov	r2, sl
 8004aa0:	4631      	mov	r1, r6
 8004aa2:	4628      	mov	r0, r5
 8004aa4:	47b8      	blx	r7
 8004aa6:	3001      	adds	r0, #1
 8004aa8:	f43f af2b 	beq.w	8004902 <_printf_float+0xb6>
 8004aac:	f109 0901 	add.w	r9, r9, #1
 8004ab0:	e7e8      	b.n	8004a84 <_printf_float+0x238>
 8004ab2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	dc39      	bgt.n	8004b2c <_printf_float+0x2e0>
 8004ab8:	4a1b      	ldr	r2, [pc, #108]	@ (8004b28 <_printf_float+0x2dc>)
 8004aba:	2301      	movs	r3, #1
 8004abc:	4631      	mov	r1, r6
 8004abe:	4628      	mov	r0, r5
 8004ac0:	47b8      	blx	r7
 8004ac2:	3001      	adds	r0, #1
 8004ac4:	f43f af1d 	beq.w	8004902 <_printf_float+0xb6>
 8004ac8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8004acc:	ea59 0303 	orrs.w	r3, r9, r3
 8004ad0:	d102      	bne.n	8004ad8 <_printf_float+0x28c>
 8004ad2:	6823      	ldr	r3, [r4, #0]
 8004ad4:	07d9      	lsls	r1, r3, #31
 8004ad6:	d5d7      	bpl.n	8004a88 <_printf_float+0x23c>
 8004ad8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004adc:	4631      	mov	r1, r6
 8004ade:	4628      	mov	r0, r5
 8004ae0:	47b8      	blx	r7
 8004ae2:	3001      	adds	r0, #1
 8004ae4:	f43f af0d 	beq.w	8004902 <_printf_float+0xb6>
 8004ae8:	f04f 0a00 	mov.w	sl, #0
 8004aec:	f104 0b1a 	add.w	fp, r4, #26
 8004af0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004af2:	425b      	negs	r3, r3
 8004af4:	4553      	cmp	r3, sl
 8004af6:	dc01      	bgt.n	8004afc <_printf_float+0x2b0>
 8004af8:	464b      	mov	r3, r9
 8004afa:	e793      	b.n	8004a24 <_printf_float+0x1d8>
 8004afc:	2301      	movs	r3, #1
 8004afe:	465a      	mov	r2, fp
 8004b00:	4631      	mov	r1, r6
 8004b02:	4628      	mov	r0, r5
 8004b04:	47b8      	blx	r7
 8004b06:	3001      	adds	r0, #1
 8004b08:	f43f aefb 	beq.w	8004902 <_printf_float+0xb6>
 8004b0c:	f10a 0a01 	add.w	sl, sl, #1
 8004b10:	e7ee      	b.n	8004af0 <_printf_float+0x2a4>
 8004b12:	bf00      	nop
 8004b14:	7fefffff 	.word	0x7fefffff
 8004b18:	080074c4 	.word	0x080074c4
 8004b1c:	080074c8 	.word	0x080074c8
 8004b20:	080074cc 	.word	0x080074cc
 8004b24:	080074d0 	.word	0x080074d0
 8004b28:	080074d4 	.word	0x080074d4
 8004b2c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004b2e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004b32:	4553      	cmp	r3, sl
 8004b34:	bfa8      	it	ge
 8004b36:	4653      	movge	r3, sl
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	4699      	mov	r9, r3
 8004b3c:	dc36      	bgt.n	8004bac <_printf_float+0x360>
 8004b3e:	f04f 0b00 	mov.w	fp, #0
 8004b42:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004b46:	f104 021a 	add.w	r2, r4, #26
 8004b4a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004b4c:	9306      	str	r3, [sp, #24]
 8004b4e:	eba3 0309 	sub.w	r3, r3, r9
 8004b52:	455b      	cmp	r3, fp
 8004b54:	dc31      	bgt.n	8004bba <_printf_float+0x36e>
 8004b56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004b58:	459a      	cmp	sl, r3
 8004b5a:	dc3a      	bgt.n	8004bd2 <_printf_float+0x386>
 8004b5c:	6823      	ldr	r3, [r4, #0]
 8004b5e:	07da      	lsls	r2, r3, #31
 8004b60:	d437      	bmi.n	8004bd2 <_printf_float+0x386>
 8004b62:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004b64:	ebaa 0903 	sub.w	r9, sl, r3
 8004b68:	9b06      	ldr	r3, [sp, #24]
 8004b6a:	ebaa 0303 	sub.w	r3, sl, r3
 8004b6e:	4599      	cmp	r9, r3
 8004b70:	bfa8      	it	ge
 8004b72:	4699      	movge	r9, r3
 8004b74:	f1b9 0f00 	cmp.w	r9, #0
 8004b78:	dc33      	bgt.n	8004be2 <_printf_float+0x396>
 8004b7a:	f04f 0800 	mov.w	r8, #0
 8004b7e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004b82:	f104 0b1a 	add.w	fp, r4, #26
 8004b86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004b88:	ebaa 0303 	sub.w	r3, sl, r3
 8004b8c:	eba3 0309 	sub.w	r3, r3, r9
 8004b90:	4543      	cmp	r3, r8
 8004b92:	f77f af79 	ble.w	8004a88 <_printf_float+0x23c>
 8004b96:	2301      	movs	r3, #1
 8004b98:	465a      	mov	r2, fp
 8004b9a:	4631      	mov	r1, r6
 8004b9c:	4628      	mov	r0, r5
 8004b9e:	47b8      	blx	r7
 8004ba0:	3001      	adds	r0, #1
 8004ba2:	f43f aeae 	beq.w	8004902 <_printf_float+0xb6>
 8004ba6:	f108 0801 	add.w	r8, r8, #1
 8004baa:	e7ec      	b.n	8004b86 <_printf_float+0x33a>
 8004bac:	4642      	mov	r2, r8
 8004bae:	4631      	mov	r1, r6
 8004bb0:	4628      	mov	r0, r5
 8004bb2:	47b8      	blx	r7
 8004bb4:	3001      	adds	r0, #1
 8004bb6:	d1c2      	bne.n	8004b3e <_printf_float+0x2f2>
 8004bb8:	e6a3      	b.n	8004902 <_printf_float+0xb6>
 8004bba:	2301      	movs	r3, #1
 8004bbc:	4631      	mov	r1, r6
 8004bbe:	4628      	mov	r0, r5
 8004bc0:	9206      	str	r2, [sp, #24]
 8004bc2:	47b8      	blx	r7
 8004bc4:	3001      	adds	r0, #1
 8004bc6:	f43f ae9c 	beq.w	8004902 <_printf_float+0xb6>
 8004bca:	9a06      	ldr	r2, [sp, #24]
 8004bcc:	f10b 0b01 	add.w	fp, fp, #1
 8004bd0:	e7bb      	b.n	8004b4a <_printf_float+0x2fe>
 8004bd2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004bd6:	4631      	mov	r1, r6
 8004bd8:	4628      	mov	r0, r5
 8004bda:	47b8      	blx	r7
 8004bdc:	3001      	adds	r0, #1
 8004bde:	d1c0      	bne.n	8004b62 <_printf_float+0x316>
 8004be0:	e68f      	b.n	8004902 <_printf_float+0xb6>
 8004be2:	9a06      	ldr	r2, [sp, #24]
 8004be4:	464b      	mov	r3, r9
 8004be6:	4442      	add	r2, r8
 8004be8:	4631      	mov	r1, r6
 8004bea:	4628      	mov	r0, r5
 8004bec:	47b8      	blx	r7
 8004bee:	3001      	adds	r0, #1
 8004bf0:	d1c3      	bne.n	8004b7a <_printf_float+0x32e>
 8004bf2:	e686      	b.n	8004902 <_printf_float+0xb6>
 8004bf4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004bf8:	f1ba 0f01 	cmp.w	sl, #1
 8004bfc:	dc01      	bgt.n	8004c02 <_printf_float+0x3b6>
 8004bfe:	07db      	lsls	r3, r3, #31
 8004c00:	d536      	bpl.n	8004c70 <_printf_float+0x424>
 8004c02:	2301      	movs	r3, #1
 8004c04:	4642      	mov	r2, r8
 8004c06:	4631      	mov	r1, r6
 8004c08:	4628      	mov	r0, r5
 8004c0a:	47b8      	blx	r7
 8004c0c:	3001      	adds	r0, #1
 8004c0e:	f43f ae78 	beq.w	8004902 <_printf_float+0xb6>
 8004c12:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004c16:	4631      	mov	r1, r6
 8004c18:	4628      	mov	r0, r5
 8004c1a:	47b8      	blx	r7
 8004c1c:	3001      	adds	r0, #1
 8004c1e:	f43f ae70 	beq.w	8004902 <_printf_float+0xb6>
 8004c22:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004c26:	2200      	movs	r2, #0
 8004c28:	2300      	movs	r3, #0
 8004c2a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004c2e:	f7fb ff4b 	bl	8000ac8 <__aeabi_dcmpeq>
 8004c32:	b9c0      	cbnz	r0, 8004c66 <_printf_float+0x41a>
 8004c34:	4653      	mov	r3, sl
 8004c36:	f108 0201 	add.w	r2, r8, #1
 8004c3a:	4631      	mov	r1, r6
 8004c3c:	4628      	mov	r0, r5
 8004c3e:	47b8      	blx	r7
 8004c40:	3001      	adds	r0, #1
 8004c42:	d10c      	bne.n	8004c5e <_printf_float+0x412>
 8004c44:	e65d      	b.n	8004902 <_printf_float+0xb6>
 8004c46:	2301      	movs	r3, #1
 8004c48:	465a      	mov	r2, fp
 8004c4a:	4631      	mov	r1, r6
 8004c4c:	4628      	mov	r0, r5
 8004c4e:	47b8      	blx	r7
 8004c50:	3001      	adds	r0, #1
 8004c52:	f43f ae56 	beq.w	8004902 <_printf_float+0xb6>
 8004c56:	f108 0801 	add.w	r8, r8, #1
 8004c5a:	45d0      	cmp	r8, sl
 8004c5c:	dbf3      	blt.n	8004c46 <_printf_float+0x3fa>
 8004c5e:	464b      	mov	r3, r9
 8004c60:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004c64:	e6df      	b.n	8004a26 <_printf_float+0x1da>
 8004c66:	f04f 0800 	mov.w	r8, #0
 8004c6a:	f104 0b1a 	add.w	fp, r4, #26
 8004c6e:	e7f4      	b.n	8004c5a <_printf_float+0x40e>
 8004c70:	2301      	movs	r3, #1
 8004c72:	4642      	mov	r2, r8
 8004c74:	e7e1      	b.n	8004c3a <_printf_float+0x3ee>
 8004c76:	2301      	movs	r3, #1
 8004c78:	464a      	mov	r2, r9
 8004c7a:	4631      	mov	r1, r6
 8004c7c:	4628      	mov	r0, r5
 8004c7e:	47b8      	blx	r7
 8004c80:	3001      	adds	r0, #1
 8004c82:	f43f ae3e 	beq.w	8004902 <_printf_float+0xb6>
 8004c86:	f108 0801 	add.w	r8, r8, #1
 8004c8a:	68e3      	ldr	r3, [r4, #12]
 8004c8c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004c8e:	1a5b      	subs	r3, r3, r1
 8004c90:	4543      	cmp	r3, r8
 8004c92:	dcf0      	bgt.n	8004c76 <_printf_float+0x42a>
 8004c94:	e6fc      	b.n	8004a90 <_printf_float+0x244>
 8004c96:	f04f 0800 	mov.w	r8, #0
 8004c9a:	f104 0919 	add.w	r9, r4, #25
 8004c9e:	e7f4      	b.n	8004c8a <_printf_float+0x43e>

08004ca0 <_printf_common>:
 8004ca0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004ca4:	4616      	mov	r6, r2
 8004ca6:	4698      	mov	r8, r3
 8004ca8:	688a      	ldr	r2, [r1, #8]
 8004caa:	690b      	ldr	r3, [r1, #16]
 8004cac:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004cb0:	4293      	cmp	r3, r2
 8004cb2:	bfb8      	it	lt
 8004cb4:	4613      	movlt	r3, r2
 8004cb6:	6033      	str	r3, [r6, #0]
 8004cb8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004cbc:	4607      	mov	r7, r0
 8004cbe:	460c      	mov	r4, r1
 8004cc0:	b10a      	cbz	r2, 8004cc6 <_printf_common+0x26>
 8004cc2:	3301      	adds	r3, #1
 8004cc4:	6033      	str	r3, [r6, #0]
 8004cc6:	6823      	ldr	r3, [r4, #0]
 8004cc8:	0699      	lsls	r1, r3, #26
 8004cca:	bf42      	ittt	mi
 8004ccc:	6833      	ldrmi	r3, [r6, #0]
 8004cce:	3302      	addmi	r3, #2
 8004cd0:	6033      	strmi	r3, [r6, #0]
 8004cd2:	6825      	ldr	r5, [r4, #0]
 8004cd4:	f015 0506 	ands.w	r5, r5, #6
 8004cd8:	d106      	bne.n	8004ce8 <_printf_common+0x48>
 8004cda:	f104 0a19 	add.w	sl, r4, #25
 8004cde:	68e3      	ldr	r3, [r4, #12]
 8004ce0:	6832      	ldr	r2, [r6, #0]
 8004ce2:	1a9b      	subs	r3, r3, r2
 8004ce4:	42ab      	cmp	r3, r5
 8004ce6:	dc26      	bgt.n	8004d36 <_printf_common+0x96>
 8004ce8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004cec:	6822      	ldr	r2, [r4, #0]
 8004cee:	3b00      	subs	r3, #0
 8004cf0:	bf18      	it	ne
 8004cf2:	2301      	movne	r3, #1
 8004cf4:	0692      	lsls	r2, r2, #26
 8004cf6:	d42b      	bmi.n	8004d50 <_printf_common+0xb0>
 8004cf8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004cfc:	4641      	mov	r1, r8
 8004cfe:	4638      	mov	r0, r7
 8004d00:	47c8      	blx	r9
 8004d02:	3001      	adds	r0, #1
 8004d04:	d01e      	beq.n	8004d44 <_printf_common+0xa4>
 8004d06:	6823      	ldr	r3, [r4, #0]
 8004d08:	6922      	ldr	r2, [r4, #16]
 8004d0a:	f003 0306 	and.w	r3, r3, #6
 8004d0e:	2b04      	cmp	r3, #4
 8004d10:	bf02      	ittt	eq
 8004d12:	68e5      	ldreq	r5, [r4, #12]
 8004d14:	6833      	ldreq	r3, [r6, #0]
 8004d16:	1aed      	subeq	r5, r5, r3
 8004d18:	68a3      	ldr	r3, [r4, #8]
 8004d1a:	bf0c      	ite	eq
 8004d1c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004d20:	2500      	movne	r5, #0
 8004d22:	4293      	cmp	r3, r2
 8004d24:	bfc4      	itt	gt
 8004d26:	1a9b      	subgt	r3, r3, r2
 8004d28:	18ed      	addgt	r5, r5, r3
 8004d2a:	2600      	movs	r6, #0
 8004d2c:	341a      	adds	r4, #26
 8004d2e:	42b5      	cmp	r5, r6
 8004d30:	d11a      	bne.n	8004d68 <_printf_common+0xc8>
 8004d32:	2000      	movs	r0, #0
 8004d34:	e008      	b.n	8004d48 <_printf_common+0xa8>
 8004d36:	2301      	movs	r3, #1
 8004d38:	4652      	mov	r2, sl
 8004d3a:	4641      	mov	r1, r8
 8004d3c:	4638      	mov	r0, r7
 8004d3e:	47c8      	blx	r9
 8004d40:	3001      	adds	r0, #1
 8004d42:	d103      	bne.n	8004d4c <_printf_common+0xac>
 8004d44:	f04f 30ff 	mov.w	r0, #4294967295
 8004d48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d4c:	3501      	adds	r5, #1
 8004d4e:	e7c6      	b.n	8004cde <_printf_common+0x3e>
 8004d50:	18e1      	adds	r1, r4, r3
 8004d52:	1c5a      	adds	r2, r3, #1
 8004d54:	2030      	movs	r0, #48	@ 0x30
 8004d56:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004d5a:	4422      	add	r2, r4
 8004d5c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004d60:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004d64:	3302      	adds	r3, #2
 8004d66:	e7c7      	b.n	8004cf8 <_printf_common+0x58>
 8004d68:	2301      	movs	r3, #1
 8004d6a:	4622      	mov	r2, r4
 8004d6c:	4641      	mov	r1, r8
 8004d6e:	4638      	mov	r0, r7
 8004d70:	47c8      	blx	r9
 8004d72:	3001      	adds	r0, #1
 8004d74:	d0e6      	beq.n	8004d44 <_printf_common+0xa4>
 8004d76:	3601      	adds	r6, #1
 8004d78:	e7d9      	b.n	8004d2e <_printf_common+0x8e>
	...

08004d7c <_printf_i>:
 8004d7c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004d80:	7e0f      	ldrb	r7, [r1, #24]
 8004d82:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004d84:	2f78      	cmp	r7, #120	@ 0x78
 8004d86:	4691      	mov	r9, r2
 8004d88:	4680      	mov	r8, r0
 8004d8a:	460c      	mov	r4, r1
 8004d8c:	469a      	mov	sl, r3
 8004d8e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004d92:	d807      	bhi.n	8004da4 <_printf_i+0x28>
 8004d94:	2f62      	cmp	r7, #98	@ 0x62
 8004d96:	d80a      	bhi.n	8004dae <_printf_i+0x32>
 8004d98:	2f00      	cmp	r7, #0
 8004d9a:	f000 80d2 	beq.w	8004f42 <_printf_i+0x1c6>
 8004d9e:	2f58      	cmp	r7, #88	@ 0x58
 8004da0:	f000 80b9 	beq.w	8004f16 <_printf_i+0x19a>
 8004da4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004da8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004dac:	e03a      	b.n	8004e24 <_printf_i+0xa8>
 8004dae:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004db2:	2b15      	cmp	r3, #21
 8004db4:	d8f6      	bhi.n	8004da4 <_printf_i+0x28>
 8004db6:	a101      	add	r1, pc, #4	@ (adr r1, 8004dbc <_printf_i+0x40>)
 8004db8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004dbc:	08004e15 	.word	0x08004e15
 8004dc0:	08004e29 	.word	0x08004e29
 8004dc4:	08004da5 	.word	0x08004da5
 8004dc8:	08004da5 	.word	0x08004da5
 8004dcc:	08004da5 	.word	0x08004da5
 8004dd0:	08004da5 	.word	0x08004da5
 8004dd4:	08004e29 	.word	0x08004e29
 8004dd8:	08004da5 	.word	0x08004da5
 8004ddc:	08004da5 	.word	0x08004da5
 8004de0:	08004da5 	.word	0x08004da5
 8004de4:	08004da5 	.word	0x08004da5
 8004de8:	08004f29 	.word	0x08004f29
 8004dec:	08004e53 	.word	0x08004e53
 8004df0:	08004ee3 	.word	0x08004ee3
 8004df4:	08004da5 	.word	0x08004da5
 8004df8:	08004da5 	.word	0x08004da5
 8004dfc:	08004f4b 	.word	0x08004f4b
 8004e00:	08004da5 	.word	0x08004da5
 8004e04:	08004e53 	.word	0x08004e53
 8004e08:	08004da5 	.word	0x08004da5
 8004e0c:	08004da5 	.word	0x08004da5
 8004e10:	08004eeb 	.word	0x08004eeb
 8004e14:	6833      	ldr	r3, [r6, #0]
 8004e16:	1d1a      	adds	r2, r3, #4
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	6032      	str	r2, [r6, #0]
 8004e1c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004e20:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004e24:	2301      	movs	r3, #1
 8004e26:	e09d      	b.n	8004f64 <_printf_i+0x1e8>
 8004e28:	6833      	ldr	r3, [r6, #0]
 8004e2a:	6820      	ldr	r0, [r4, #0]
 8004e2c:	1d19      	adds	r1, r3, #4
 8004e2e:	6031      	str	r1, [r6, #0]
 8004e30:	0606      	lsls	r6, r0, #24
 8004e32:	d501      	bpl.n	8004e38 <_printf_i+0xbc>
 8004e34:	681d      	ldr	r5, [r3, #0]
 8004e36:	e003      	b.n	8004e40 <_printf_i+0xc4>
 8004e38:	0645      	lsls	r5, r0, #25
 8004e3a:	d5fb      	bpl.n	8004e34 <_printf_i+0xb8>
 8004e3c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004e40:	2d00      	cmp	r5, #0
 8004e42:	da03      	bge.n	8004e4c <_printf_i+0xd0>
 8004e44:	232d      	movs	r3, #45	@ 0x2d
 8004e46:	426d      	negs	r5, r5
 8004e48:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004e4c:	4859      	ldr	r0, [pc, #356]	@ (8004fb4 <_printf_i+0x238>)
 8004e4e:	230a      	movs	r3, #10
 8004e50:	e011      	b.n	8004e76 <_printf_i+0xfa>
 8004e52:	6821      	ldr	r1, [r4, #0]
 8004e54:	6833      	ldr	r3, [r6, #0]
 8004e56:	0608      	lsls	r0, r1, #24
 8004e58:	f853 5b04 	ldr.w	r5, [r3], #4
 8004e5c:	d402      	bmi.n	8004e64 <_printf_i+0xe8>
 8004e5e:	0649      	lsls	r1, r1, #25
 8004e60:	bf48      	it	mi
 8004e62:	b2ad      	uxthmi	r5, r5
 8004e64:	2f6f      	cmp	r7, #111	@ 0x6f
 8004e66:	4853      	ldr	r0, [pc, #332]	@ (8004fb4 <_printf_i+0x238>)
 8004e68:	6033      	str	r3, [r6, #0]
 8004e6a:	bf14      	ite	ne
 8004e6c:	230a      	movne	r3, #10
 8004e6e:	2308      	moveq	r3, #8
 8004e70:	2100      	movs	r1, #0
 8004e72:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004e76:	6866      	ldr	r6, [r4, #4]
 8004e78:	60a6      	str	r6, [r4, #8]
 8004e7a:	2e00      	cmp	r6, #0
 8004e7c:	bfa2      	ittt	ge
 8004e7e:	6821      	ldrge	r1, [r4, #0]
 8004e80:	f021 0104 	bicge.w	r1, r1, #4
 8004e84:	6021      	strge	r1, [r4, #0]
 8004e86:	b90d      	cbnz	r5, 8004e8c <_printf_i+0x110>
 8004e88:	2e00      	cmp	r6, #0
 8004e8a:	d04b      	beq.n	8004f24 <_printf_i+0x1a8>
 8004e8c:	4616      	mov	r6, r2
 8004e8e:	fbb5 f1f3 	udiv	r1, r5, r3
 8004e92:	fb03 5711 	mls	r7, r3, r1, r5
 8004e96:	5dc7      	ldrb	r7, [r0, r7]
 8004e98:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004e9c:	462f      	mov	r7, r5
 8004e9e:	42bb      	cmp	r3, r7
 8004ea0:	460d      	mov	r5, r1
 8004ea2:	d9f4      	bls.n	8004e8e <_printf_i+0x112>
 8004ea4:	2b08      	cmp	r3, #8
 8004ea6:	d10b      	bne.n	8004ec0 <_printf_i+0x144>
 8004ea8:	6823      	ldr	r3, [r4, #0]
 8004eaa:	07df      	lsls	r7, r3, #31
 8004eac:	d508      	bpl.n	8004ec0 <_printf_i+0x144>
 8004eae:	6923      	ldr	r3, [r4, #16]
 8004eb0:	6861      	ldr	r1, [r4, #4]
 8004eb2:	4299      	cmp	r1, r3
 8004eb4:	bfde      	ittt	le
 8004eb6:	2330      	movle	r3, #48	@ 0x30
 8004eb8:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004ebc:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004ec0:	1b92      	subs	r2, r2, r6
 8004ec2:	6122      	str	r2, [r4, #16]
 8004ec4:	f8cd a000 	str.w	sl, [sp]
 8004ec8:	464b      	mov	r3, r9
 8004eca:	aa03      	add	r2, sp, #12
 8004ecc:	4621      	mov	r1, r4
 8004ece:	4640      	mov	r0, r8
 8004ed0:	f7ff fee6 	bl	8004ca0 <_printf_common>
 8004ed4:	3001      	adds	r0, #1
 8004ed6:	d14a      	bne.n	8004f6e <_printf_i+0x1f2>
 8004ed8:	f04f 30ff 	mov.w	r0, #4294967295
 8004edc:	b004      	add	sp, #16
 8004ede:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ee2:	6823      	ldr	r3, [r4, #0]
 8004ee4:	f043 0320 	orr.w	r3, r3, #32
 8004ee8:	6023      	str	r3, [r4, #0]
 8004eea:	4833      	ldr	r0, [pc, #204]	@ (8004fb8 <_printf_i+0x23c>)
 8004eec:	2778      	movs	r7, #120	@ 0x78
 8004eee:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004ef2:	6823      	ldr	r3, [r4, #0]
 8004ef4:	6831      	ldr	r1, [r6, #0]
 8004ef6:	061f      	lsls	r7, r3, #24
 8004ef8:	f851 5b04 	ldr.w	r5, [r1], #4
 8004efc:	d402      	bmi.n	8004f04 <_printf_i+0x188>
 8004efe:	065f      	lsls	r7, r3, #25
 8004f00:	bf48      	it	mi
 8004f02:	b2ad      	uxthmi	r5, r5
 8004f04:	6031      	str	r1, [r6, #0]
 8004f06:	07d9      	lsls	r1, r3, #31
 8004f08:	bf44      	itt	mi
 8004f0a:	f043 0320 	orrmi.w	r3, r3, #32
 8004f0e:	6023      	strmi	r3, [r4, #0]
 8004f10:	b11d      	cbz	r5, 8004f1a <_printf_i+0x19e>
 8004f12:	2310      	movs	r3, #16
 8004f14:	e7ac      	b.n	8004e70 <_printf_i+0xf4>
 8004f16:	4827      	ldr	r0, [pc, #156]	@ (8004fb4 <_printf_i+0x238>)
 8004f18:	e7e9      	b.n	8004eee <_printf_i+0x172>
 8004f1a:	6823      	ldr	r3, [r4, #0]
 8004f1c:	f023 0320 	bic.w	r3, r3, #32
 8004f20:	6023      	str	r3, [r4, #0]
 8004f22:	e7f6      	b.n	8004f12 <_printf_i+0x196>
 8004f24:	4616      	mov	r6, r2
 8004f26:	e7bd      	b.n	8004ea4 <_printf_i+0x128>
 8004f28:	6833      	ldr	r3, [r6, #0]
 8004f2a:	6825      	ldr	r5, [r4, #0]
 8004f2c:	6961      	ldr	r1, [r4, #20]
 8004f2e:	1d18      	adds	r0, r3, #4
 8004f30:	6030      	str	r0, [r6, #0]
 8004f32:	062e      	lsls	r6, r5, #24
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	d501      	bpl.n	8004f3c <_printf_i+0x1c0>
 8004f38:	6019      	str	r1, [r3, #0]
 8004f3a:	e002      	b.n	8004f42 <_printf_i+0x1c6>
 8004f3c:	0668      	lsls	r0, r5, #25
 8004f3e:	d5fb      	bpl.n	8004f38 <_printf_i+0x1bc>
 8004f40:	8019      	strh	r1, [r3, #0]
 8004f42:	2300      	movs	r3, #0
 8004f44:	6123      	str	r3, [r4, #16]
 8004f46:	4616      	mov	r6, r2
 8004f48:	e7bc      	b.n	8004ec4 <_printf_i+0x148>
 8004f4a:	6833      	ldr	r3, [r6, #0]
 8004f4c:	1d1a      	adds	r2, r3, #4
 8004f4e:	6032      	str	r2, [r6, #0]
 8004f50:	681e      	ldr	r6, [r3, #0]
 8004f52:	6862      	ldr	r2, [r4, #4]
 8004f54:	2100      	movs	r1, #0
 8004f56:	4630      	mov	r0, r6
 8004f58:	f7fb f93a 	bl	80001d0 <memchr>
 8004f5c:	b108      	cbz	r0, 8004f62 <_printf_i+0x1e6>
 8004f5e:	1b80      	subs	r0, r0, r6
 8004f60:	6060      	str	r0, [r4, #4]
 8004f62:	6863      	ldr	r3, [r4, #4]
 8004f64:	6123      	str	r3, [r4, #16]
 8004f66:	2300      	movs	r3, #0
 8004f68:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004f6c:	e7aa      	b.n	8004ec4 <_printf_i+0x148>
 8004f6e:	6923      	ldr	r3, [r4, #16]
 8004f70:	4632      	mov	r2, r6
 8004f72:	4649      	mov	r1, r9
 8004f74:	4640      	mov	r0, r8
 8004f76:	47d0      	blx	sl
 8004f78:	3001      	adds	r0, #1
 8004f7a:	d0ad      	beq.n	8004ed8 <_printf_i+0x15c>
 8004f7c:	6823      	ldr	r3, [r4, #0]
 8004f7e:	079b      	lsls	r3, r3, #30
 8004f80:	d413      	bmi.n	8004faa <_printf_i+0x22e>
 8004f82:	68e0      	ldr	r0, [r4, #12]
 8004f84:	9b03      	ldr	r3, [sp, #12]
 8004f86:	4298      	cmp	r0, r3
 8004f88:	bfb8      	it	lt
 8004f8a:	4618      	movlt	r0, r3
 8004f8c:	e7a6      	b.n	8004edc <_printf_i+0x160>
 8004f8e:	2301      	movs	r3, #1
 8004f90:	4632      	mov	r2, r6
 8004f92:	4649      	mov	r1, r9
 8004f94:	4640      	mov	r0, r8
 8004f96:	47d0      	blx	sl
 8004f98:	3001      	adds	r0, #1
 8004f9a:	d09d      	beq.n	8004ed8 <_printf_i+0x15c>
 8004f9c:	3501      	adds	r5, #1
 8004f9e:	68e3      	ldr	r3, [r4, #12]
 8004fa0:	9903      	ldr	r1, [sp, #12]
 8004fa2:	1a5b      	subs	r3, r3, r1
 8004fa4:	42ab      	cmp	r3, r5
 8004fa6:	dcf2      	bgt.n	8004f8e <_printf_i+0x212>
 8004fa8:	e7eb      	b.n	8004f82 <_printf_i+0x206>
 8004faa:	2500      	movs	r5, #0
 8004fac:	f104 0619 	add.w	r6, r4, #25
 8004fb0:	e7f5      	b.n	8004f9e <_printf_i+0x222>
 8004fb2:	bf00      	nop
 8004fb4:	080074d6 	.word	0x080074d6
 8004fb8:	080074e7 	.word	0x080074e7

08004fbc <std>:
 8004fbc:	2300      	movs	r3, #0
 8004fbe:	b510      	push	{r4, lr}
 8004fc0:	4604      	mov	r4, r0
 8004fc2:	e9c0 3300 	strd	r3, r3, [r0]
 8004fc6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004fca:	6083      	str	r3, [r0, #8]
 8004fcc:	8181      	strh	r1, [r0, #12]
 8004fce:	6643      	str	r3, [r0, #100]	@ 0x64
 8004fd0:	81c2      	strh	r2, [r0, #14]
 8004fd2:	6183      	str	r3, [r0, #24]
 8004fd4:	4619      	mov	r1, r3
 8004fd6:	2208      	movs	r2, #8
 8004fd8:	305c      	adds	r0, #92	@ 0x5c
 8004fda:	f000 f914 	bl	8005206 <memset>
 8004fde:	4b0d      	ldr	r3, [pc, #52]	@ (8005014 <std+0x58>)
 8004fe0:	6263      	str	r3, [r4, #36]	@ 0x24
 8004fe2:	4b0d      	ldr	r3, [pc, #52]	@ (8005018 <std+0x5c>)
 8004fe4:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004fe6:	4b0d      	ldr	r3, [pc, #52]	@ (800501c <std+0x60>)
 8004fe8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004fea:	4b0d      	ldr	r3, [pc, #52]	@ (8005020 <std+0x64>)
 8004fec:	6323      	str	r3, [r4, #48]	@ 0x30
 8004fee:	4b0d      	ldr	r3, [pc, #52]	@ (8005024 <std+0x68>)
 8004ff0:	6224      	str	r4, [r4, #32]
 8004ff2:	429c      	cmp	r4, r3
 8004ff4:	d006      	beq.n	8005004 <std+0x48>
 8004ff6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004ffa:	4294      	cmp	r4, r2
 8004ffc:	d002      	beq.n	8005004 <std+0x48>
 8004ffe:	33d0      	adds	r3, #208	@ 0xd0
 8005000:	429c      	cmp	r4, r3
 8005002:	d105      	bne.n	8005010 <std+0x54>
 8005004:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005008:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800500c:	f000 b972 	b.w	80052f4 <__retarget_lock_init_recursive>
 8005010:	bd10      	pop	{r4, pc}
 8005012:	bf00      	nop
 8005014:	08005181 	.word	0x08005181
 8005018:	080051a3 	.word	0x080051a3
 800501c:	080051db 	.word	0x080051db
 8005020:	080051ff 	.word	0x080051ff
 8005024:	2000032c 	.word	0x2000032c

08005028 <stdio_exit_handler>:
 8005028:	4a02      	ldr	r2, [pc, #8]	@ (8005034 <stdio_exit_handler+0xc>)
 800502a:	4903      	ldr	r1, [pc, #12]	@ (8005038 <stdio_exit_handler+0x10>)
 800502c:	4803      	ldr	r0, [pc, #12]	@ (800503c <stdio_exit_handler+0x14>)
 800502e:	f000 b869 	b.w	8005104 <_fwalk_sglue>
 8005032:	bf00      	nop
 8005034:	2000000c 	.word	0x2000000c
 8005038:	08006c55 	.word	0x08006c55
 800503c:	2000001c 	.word	0x2000001c

08005040 <cleanup_stdio>:
 8005040:	6841      	ldr	r1, [r0, #4]
 8005042:	4b0c      	ldr	r3, [pc, #48]	@ (8005074 <cleanup_stdio+0x34>)
 8005044:	4299      	cmp	r1, r3
 8005046:	b510      	push	{r4, lr}
 8005048:	4604      	mov	r4, r0
 800504a:	d001      	beq.n	8005050 <cleanup_stdio+0x10>
 800504c:	f001 fe02 	bl	8006c54 <_fflush_r>
 8005050:	68a1      	ldr	r1, [r4, #8]
 8005052:	4b09      	ldr	r3, [pc, #36]	@ (8005078 <cleanup_stdio+0x38>)
 8005054:	4299      	cmp	r1, r3
 8005056:	d002      	beq.n	800505e <cleanup_stdio+0x1e>
 8005058:	4620      	mov	r0, r4
 800505a:	f001 fdfb 	bl	8006c54 <_fflush_r>
 800505e:	68e1      	ldr	r1, [r4, #12]
 8005060:	4b06      	ldr	r3, [pc, #24]	@ (800507c <cleanup_stdio+0x3c>)
 8005062:	4299      	cmp	r1, r3
 8005064:	d004      	beq.n	8005070 <cleanup_stdio+0x30>
 8005066:	4620      	mov	r0, r4
 8005068:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800506c:	f001 bdf2 	b.w	8006c54 <_fflush_r>
 8005070:	bd10      	pop	{r4, pc}
 8005072:	bf00      	nop
 8005074:	2000032c 	.word	0x2000032c
 8005078:	20000394 	.word	0x20000394
 800507c:	200003fc 	.word	0x200003fc

08005080 <global_stdio_init.part.0>:
 8005080:	b510      	push	{r4, lr}
 8005082:	4b0b      	ldr	r3, [pc, #44]	@ (80050b0 <global_stdio_init.part.0+0x30>)
 8005084:	4c0b      	ldr	r4, [pc, #44]	@ (80050b4 <global_stdio_init.part.0+0x34>)
 8005086:	4a0c      	ldr	r2, [pc, #48]	@ (80050b8 <global_stdio_init.part.0+0x38>)
 8005088:	601a      	str	r2, [r3, #0]
 800508a:	4620      	mov	r0, r4
 800508c:	2200      	movs	r2, #0
 800508e:	2104      	movs	r1, #4
 8005090:	f7ff ff94 	bl	8004fbc <std>
 8005094:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005098:	2201      	movs	r2, #1
 800509a:	2109      	movs	r1, #9
 800509c:	f7ff ff8e 	bl	8004fbc <std>
 80050a0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80050a4:	2202      	movs	r2, #2
 80050a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80050aa:	2112      	movs	r1, #18
 80050ac:	f7ff bf86 	b.w	8004fbc <std>
 80050b0:	20000464 	.word	0x20000464
 80050b4:	2000032c 	.word	0x2000032c
 80050b8:	08005029 	.word	0x08005029

080050bc <__sfp_lock_acquire>:
 80050bc:	4801      	ldr	r0, [pc, #4]	@ (80050c4 <__sfp_lock_acquire+0x8>)
 80050be:	f000 b91a 	b.w	80052f6 <__retarget_lock_acquire_recursive>
 80050c2:	bf00      	nop
 80050c4:	2000046d 	.word	0x2000046d

080050c8 <__sfp_lock_release>:
 80050c8:	4801      	ldr	r0, [pc, #4]	@ (80050d0 <__sfp_lock_release+0x8>)
 80050ca:	f000 b915 	b.w	80052f8 <__retarget_lock_release_recursive>
 80050ce:	bf00      	nop
 80050d0:	2000046d 	.word	0x2000046d

080050d4 <__sinit>:
 80050d4:	b510      	push	{r4, lr}
 80050d6:	4604      	mov	r4, r0
 80050d8:	f7ff fff0 	bl	80050bc <__sfp_lock_acquire>
 80050dc:	6a23      	ldr	r3, [r4, #32]
 80050de:	b11b      	cbz	r3, 80050e8 <__sinit+0x14>
 80050e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80050e4:	f7ff bff0 	b.w	80050c8 <__sfp_lock_release>
 80050e8:	4b04      	ldr	r3, [pc, #16]	@ (80050fc <__sinit+0x28>)
 80050ea:	6223      	str	r3, [r4, #32]
 80050ec:	4b04      	ldr	r3, [pc, #16]	@ (8005100 <__sinit+0x2c>)
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d1f5      	bne.n	80050e0 <__sinit+0xc>
 80050f4:	f7ff ffc4 	bl	8005080 <global_stdio_init.part.0>
 80050f8:	e7f2      	b.n	80050e0 <__sinit+0xc>
 80050fa:	bf00      	nop
 80050fc:	08005041 	.word	0x08005041
 8005100:	20000464 	.word	0x20000464

08005104 <_fwalk_sglue>:
 8005104:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005108:	4607      	mov	r7, r0
 800510a:	4688      	mov	r8, r1
 800510c:	4614      	mov	r4, r2
 800510e:	2600      	movs	r6, #0
 8005110:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005114:	f1b9 0901 	subs.w	r9, r9, #1
 8005118:	d505      	bpl.n	8005126 <_fwalk_sglue+0x22>
 800511a:	6824      	ldr	r4, [r4, #0]
 800511c:	2c00      	cmp	r4, #0
 800511e:	d1f7      	bne.n	8005110 <_fwalk_sglue+0xc>
 8005120:	4630      	mov	r0, r6
 8005122:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005126:	89ab      	ldrh	r3, [r5, #12]
 8005128:	2b01      	cmp	r3, #1
 800512a:	d907      	bls.n	800513c <_fwalk_sglue+0x38>
 800512c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005130:	3301      	adds	r3, #1
 8005132:	d003      	beq.n	800513c <_fwalk_sglue+0x38>
 8005134:	4629      	mov	r1, r5
 8005136:	4638      	mov	r0, r7
 8005138:	47c0      	blx	r8
 800513a:	4306      	orrs	r6, r0
 800513c:	3568      	adds	r5, #104	@ 0x68
 800513e:	e7e9      	b.n	8005114 <_fwalk_sglue+0x10>

08005140 <siprintf>:
 8005140:	b40e      	push	{r1, r2, r3}
 8005142:	b500      	push	{lr}
 8005144:	b09c      	sub	sp, #112	@ 0x70
 8005146:	ab1d      	add	r3, sp, #116	@ 0x74
 8005148:	9002      	str	r0, [sp, #8]
 800514a:	9006      	str	r0, [sp, #24]
 800514c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005150:	4809      	ldr	r0, [pc, #36]	@ (8005178 <siprintf+0x38>)
 8005152:	9107      	str	r1, [sp, #28]
 8005154:	9104      	str	r1, [sp, #16]
 8005156:	4909      	ldr	r1, [pc, #36]	@ (800517c <siprintf+0x3c>)
 8005158:	f853 2b04 	ldr.w	r2, [r3], #4
 800515c:	9105      	str	r1, [sp, #20]
 800515e:	6800      	ldr	r0, [r0, #0]
 8005160:	9301      	str	r3, [sp, #4]
 8005162:	a902      	add	r1, sp, #8
 8005164:	f001 fbf6 	bl	8006954 <_svfiprintf_r>
 8005168:	9b02      	ldr	r3, [sp, #8]
 800516a:	2200      	movs	r2, #0
 800516c:	701a      	strb	r2, [r3, #0]
 800516e:	b01c      	add	sp, #112	@ 0x70
 8005170:	f85d eb04 	ldr.w	lr, [sp], #4
 8005174:	b003      	add	sp, #12
 8005176:	4770      	bx	lr
 8005178:	20000018 	.word	0x20000018
 800517c:	ffff0208 	.word	0xffff0208

08005180 <__sread>:
 8005180:	b510      	push	{r4, lr}
 8005182:	460c      	mov	r4, r1
 8005184:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005188:	f000 f86c 	bl	8005264 <_read_r>
 800518c:	2800      	cmp	r0, #0
 800518e:	bfab      	itete	ge
 8005190:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005192:	89a3      	ldrhlt	r3, [r4, #12]
 8005194:	181b      	addge	r3, r3, r0
 8005196:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800519a:	bfac      	ite	ge
 800519c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800519e:	81a3      	strhlt	r3, [r4, #12]
 80051a0:	bd10      	pop	{r4, pc}

080051a2 <__swrite>:
 80051a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80051a6:	461f      	mov	r7, r3
 80051a8:	898b      	ldrh	r3, [r1, #12]
 80051aa:	05db      	lsls	r3, r3, #23
 80051ac:	4605      	mov	r5, r0
 80051ae:	460c      	mov	r4, r1
 80051b0:	4616      	mov	r6, r2
 80051b2:	d505      	bpl.n	80051c0 <__swrite+0x1e>
 80051b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80051b8:	2302      	movs	r3, #2
 80051ba:	2200      	movs	r2, #0
 80051bc:	f000 f840 	bl	8005240 <_lseek_r>
 80051c0:	89a3      	ldrh	r3, [r4, #12]
 80051c2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80051c6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80051ca:	81a3      	strh	r3, [r4, #12]
 80051cc:	4632      	mov	r2, r6
 80051ce:	463b      	mov	r3, r7
 80051d0:	4628      	mov	r0, r5
 80051d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80051d6:	f000 b857 	b.w	8005288 <_write_r>

080051da <__sseek>:
 80051da:	b510      	push	{r4, lr}
 80051dc:	460c      	mov	r4, r1
 80051de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80051e2:	f000 f82d 	bl	8005240 <_lseek_r>
 80051e6:	1c43      	adds	r3, r0, #1
 80051e8:	89a3      	ldrh	r3, [r4, #12]
 80051ea:	bf15      	itete	ne
 80051ec:	6560      	strne	r0, [r4, #84]	@ 0x54
 80051ee:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80051f2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80051f6:	81a3      	strheq	r3, [r4, #12]
 80051f8:	bf18      	it	ne
 80051fa:	81a3      	strhne	r3, [r4, #12]
 80051fc:	bd10      	pop	{r4, pc}

080051fe <__sclose>:
 80051fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005202:	f000 b80d 	b.w	8005220 <_close_r>

08005206 <memset>:
 8005206:	4402      	add	r2, r0
 8005208:	4603      	mov	r3, r0
 800520a:	4293      	cmp	r3, r2
 800520c:	d100      	bne.n	8005210 <memset+0xa>
 800520e:	4770      	bx	lr
 8005210:	f803 1b01 	strb.w	r1, [r3], #1
 8005214:	e7f9      	b.n	800520a <memset+0x4>
	...

08005218 <_localeconv_r>:
 8005218:	4800      	ldr	r0, [pc, #0]	@ (800521c <_localeconv_r+0x4>)
 800521a:	4770      	bx	lr
 800521c:	20000158 	.word	0x20000158

08005220 <_close_r>:
 8005220:	b538      	push	{r3, r4, r5, lr}
 8005222:	4d06      	ldr	r5, [pc, #24]	@ (800523c <_close_r+0x1c>)
 8005224:	2300      	movs	r3, #0
 8005226:	4604      	mov	r4, r0
 8005228:	4608      	mov	r0, r1
 800522a:	602b      	str	r3, [r5, #0]
 800522c:	f002 f8b0 	bl	8007390 <_close>
 8005230:	1c43      	adds	r3, r0, #1
 8005232:	d102      	bne.n	800523a <_close_r+0x1a>
 8005234:	682b      	ldr	r3, [r5, #0]
 8005236:	b103      	cbz	r3, 800523a <_close_r+0x1a>
 8005238:	6023      	str	r3, [r4, #0]
 800523a:	bd38      	pop	{r3, r4, r5, pc}
 800523c:	20000468 	.word	0x20000468

08005240 <_lseek_r>:
 8005240:	b538      	push	{r3, r4, r5, lr}
 8005242:	4d07      	ldr	r5, [pc, #28]	@ (8005260 <_lseek_r+0x20>)
 8005244:	4604      	mov	r4, r0
 8005246:	4608      	mov	r0, r1
 8005248:	4611      	mov	r1, r2
 800524a:	2200      	movs	r2, #0
 800524c:	602a      	str	r2, [r5, #0]
 800524e:	461a      	mov	r2, r3
 8005250:	f002 f8c6 	bl	80073e0 <_lseek>
 8005254:	1c43      	adds	r3, r0, #1
 8005256:	d102      	bne.n	800525e <_lseek_r+0x1e>
 8005258:	682b      	ldr	r3, [r5, #0]
 800525a:	b103      	cbz	r3, 800525e <_lseek_r+0x1e>
 800525c:	6023      	str	r3, [r4, #0]
 800525e:	bd38      	pop	{r3, r4, r5, pc}
 8005260:	20000468 	.word	0x20000468

08005264 <_read_r>:
 8005264:	b538      	push	{r3, r4, r5, lr}
 8005266:	4d07      	ldr	r5, [pc, #28]	@ (8005284 <_read_r+0x20>)
 8005268:	4604      	mov	r4, r0
 800526a:	4608      	mov	r0, r1
 800526c:	4611      	mov	r1, r2
 800526e:	2200      	movs	r2, #0
 8005270:	602a      	str	r2, [r5, #0]
 8005272:	461a      	mov	r2, r3
 8005274:	f002 f8bc 	bl	80073f0 <_read>
 8005278:	1c43      	adds	r3, r0, #1
 800527a:	d102      	bne.n	8005282 <_read_r+0x1e>
 800527c:	682b      	ldr	r3, [r5, #0]
 800527e:	b103      	cbz	r3, 8005282 <_read_r+0x1e>
 8005280:	6023      	str	r3, [r4, #0]
 8005282:	bd38      	pop	{r3, r4, r5, pc}
 8005284:	20000468 	.word	0x20000468

08005288 <_write_r>:
 8005288:	b538      	push	{r3, r4, r5, lr}
 800528a:	4d07      	ldr	r5, [pc, #28]	@ (80052a8 <_write_r+0x20>)
 800528c:	4604      	mov	r4, r0
 800528e:	4608      	mov	r0, r1
 8005290:	4611      	mov	r1, r2
 8005292:	2200      	movs	r2, #0
 8005294:	602a      	str	r2, [r5, #0]
 8005296:	461a      	mov	r2, r3
 8005298:	f002 f8c0 	bl	800741c <_write>
 800529c:	1c43      	adds	r3, r0, #1
 800529e:	d102      	bne.n	80052a6 <_write_r+0x1e>
 80052a0:	682b      	ldr	r3, [r5, #0]
 80052a2:	b103      	cbz	r3, 80052a6 <_write_r+0x1e>
 80052a4:	6023      	str	r3, [r4, #0]
 80052a6:	bd38      	pop	{r3, r4, r5, pc}
 80052a8:	20000468 	.word	0x20000468

080052ac <__libc_init_array>:
 80052ac:	b570      	push	{r4, r5, r6, lr}
 80052ae:	4d0d      	ldr	r5, [pc, #52]	@ (80052e4 <__libc_init_array+0x38>)
 80052b0:	4c0d      	ldr	r4, [pc, #52]	@ (80052e8 <__libc_init_array+0x3c>)
 80052b2:	1b64      	subs	r4, r4, r5
 80052b4:	10a4      	asrs	r4, r4, #2
 80052b6:	2600      	movs	r6, #0
 80052b8:	42a6      	cmp	r6, r4
 80052ba:	d109      	bne.n	80052d0 <__libc_init_array+0x24>
 80052bc:	4d0b      	ldr	r5, [pc, #44]	@ (80052ec <__libc_init_array+0x40>)
 80052be:	4c0c      	ldr	r4, [pc, #48]	@ (80052f0 <__libc_init_array+0x44>)
 80052c0:	f002 f8b6 	bl	8007430 <_init>
 80052c4:	1b64      	subs	r4, r4, r5
 80052c6:	10a4      	asrs	r4, r4, #2
 80052c8:	2600      	movs	r6, #0
 80052ca:	42a6      	cmp	r6, r4
 80052cc:	d105      	bne.n	80052da <__libc_init_array+0x2e>
 80052ce:	bd70      	pop	{r4, r5, r6, pc}
 80052d0:	f855 3b04 	ldr.w	r3, [r5], #4
 80052d4:	4798      	blx	r3
 80052d6:	3601      	adds	r6, #1
 80052d8:	e7ee      	b.n	80052b8 <__libc_init_array+0xc>
 80052da:	f855 3b04 	ldr.w	r3, [r5], #4
 80052de:	4798      	blx	r3
 80052e0:	3601      	adds	r6, #1
 80052e2:	e7f2      	b.n	80052ca <__libc_init_array+0x1e>
 80052e4:	08007840 	.word	0x08007840
 80052e8:	08007840 	.word	0x08007840
 80052ec:	08007840 	.word	0x08007840
 80052f0:	08007844 	.word	0x08007844

080052f4 <__retarget_lock_init_recursive>:
 80052f4:	4770      	bx	lr

080052f6 <__retarget_lock_acquire_recursive>:
 80052f6:	4770      	bx	lr

080052f8 <__retarget_lock_release_recursive>:
 80052f8:	4770      	bx	lr

080052fa <quorem>:
 80052fa:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052fe:	6903      	ldr	r3, [r0, #16]
 8005300:	690c      	ldr	r4, [r1, #16]
 8005302:	42a3      	cmp	r3, r4
 8005304:	4607      	mov	r7, r0
 8005306:	db7e      	blt.n	8005406 <quorem+0x10c>
 8005308:	3c01      	subs	r4, #1
 800530a:	f101 0814 	add.w	r8, r1, #20
 800530e:	00a3      	lsls	r3, r4, #2
 8005310:	f100 0514 	add.w	r5, r0, #20
 8005314:	9300      	str	r3, [sp, #0]
 8005316:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800531a:	9301      	str	r3, [sp, #4]
 800531c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005320:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005324:	3301      	adds	r3, #1
 8005326:	429a      	cmp	r2, r3
 8005328:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800532c:	fbb2 f6f3 	udiv	r6, r2, r3
 8005330:	d32e      	bcc.n	8005390 <quorem+0x96>
 8005332:	f04f 0a00 	mov.w	sl, #0
 8005336:	46c4      	mov	ip, r8
 8005338:	46ae      	mov	lr, r5
 800533a:	46d3      	mov	fp, sl
 800533c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005340:	b298      	uxth	r0, r3
 8005342:	fb06 a000 	mla	r0, r6, r0, sl
 8005346:	0c02      	lsrs	r2, r0, #16
 8005348:	0c1b      	lsrs	r3, r3, #16
 800534a:	fb06 2303 	mla	r3, r6, r3, r2
 800534e:	f8de 2000 	ldr.w	r2, [lr]
 8005352:	b280      	uxth	r0, r0
 8005354:	b292      	uxth	r2, r2
 8005356:	1a12      	subs	r2, r2, r0
 8005358:	445a      	add	r2, fp
 800535a:	f8de 0000 	ldr.w	r0, [lr]
 800535e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005362:	b29b      	uxth	r3, r3
 8005364:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005368:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800536c:	b292      	uxth	r2, r2
 800536e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005372:	45e1      	cmp	r9, ip
 8005374:	f84e 2b04 	str.w	r2, [lr], #4
 8005378:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800537c:	d2de      	bcs.n	800533c <quorem+0x42>
 800537e:	9b00      	ldr	r3, [sp, #0]
 8005380:	58eb      	ldr	r3, [r5, r3]
 8005382:	b92b      	cbnz	r3, 8005390 <quorem+0x96>
 8005384:	9b01      	ldr	r3, [sp, #4]
 8005386:	3b04      	subs	r3, #4
 8005388:	429d      	cmp	r5, r3
 800538a:	461a      	mov	r2, r3
 800538c:	d32f      	bcc.n	80053ee <quorem+0xf4>
 800538e:	613c      	str	r4, [r7, #16]
 8005390:	4638      	mov	r0, r7
 8005392:	f001 f97b 	bl	800668c <__mcmp>
 8005396:	2800      	cmp	r0, #0
 8005398:	db25      	blt.n	80053e6 <quorem+0xec>
 800539a:	4629      	mov	r1, r5
 800539c:	2000      	movs	r0, #0
 800539e:	f858 2b04 	ldr.w	r2, [r8], #4
 80053a2:	f8d1 c000 	ldr.w	ip, [r1]
 80053a6:	fa1f fe82 	uxth.w	lr, r2
 80053aa:	fa1f f38c 	uxth.w	r3, ip
 80053ae:	eba3 030e 	sub.w	r3, r3, lr
 80053b2:	4403      	add	r3, r0
 80053b4:	0c12      	lsrs	r2, r2, #16
 80053b6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80053ba:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80053be:	b29b      	uxth	r3, r3
 80053c0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80053c4:	45c1      	cmp	r9, r8
 80053c6:	f841 3b04 	str.w	r3, [r1], #4
 80053ca:	ea4f 4022 	mov.w	r0, r2, asr #16
 80053ce:	d2e6      	bcs.n	800539e <quorem+0xa4>
 80053d0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80053d4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80053d8:	b922      	cbnz	r2, 80053e4 <quorem+0xea>
 80053da:	3b04      	subs	r3, #4
 80053dc:	429d      	cmp	r5, r3
 80053de:	461a      	mov	r2, r3
 80053e0:	d30b      	bcc.n	80053fa <quorem+0x100>
 80053e2:	613c      	str	r4, [r7, #16]
 80053e4:	3601      	adds	r6, #1
 80053e6:	4630      	mov	r0, r6
 80053e8:	b003      	add	sp, #12
 80053ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80053ee:	6812      	ldr	r2, [r2, #0]
 80053f0:	3b04      	subs	r3, #4
 80053f2:	2a00      	cmp	r2, #0
 80053f4:	d1cb      	bne.n	800538e <quorem+0x94>
 80053f6:	3c01      	subs	r4, #1
 80053f8:	e7c6      	b.n	8005388 <quorem+0x8e>
 80053fa:	6812      	ldr	r2, [r2, #0]
 80053fc:	3b04      	subs	r3, #4
 80053fe:	2a00      	cmp	r2, #0
 8005400:	d1ef      	bne.n	80053e2 <quorem+0xe8>
 8005402:	3c01      	subs	r4, #1
 8005404:	e7ea      	b.n	80053dc <quorem+0xe2>
 8005406:	2000      	movs	r0, #0
 8005408:	e7ee      	b.n	80053e8 <quorem+0xee>
 800540a:	0000      	movs	r0, r0
 800540c:	0000      	movs	r0, r0
	...

08005410 <_dtoa_r>:
 8005410:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005414:	69c7      	ldr	r7, [r0, #28]
 8005416:	b099      	sub	sp, #100	@ 0x64
 8005418:	ed8d 0b02 	vstr	d0, [sp, #8]
 800541c:	ec55 4b10 	vmov	r4, r5, d0
 8005420:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8005422:	9109      	str	r1, [sp, #36]	@ 0x24
 8005424:	4683      	mov	fp, r0
 8005426:	920e      	str	r2, [sp, #56]	@ 0x38
 8005428:	9313      	str	r3, [sp, #76]	@ 0x4c
 800542a:	b97f      	cbnz	r7, 800544c <_dtoa_r+0x3c>
 800542c:	2010      	movs	r0, #16
 800542e:	f000 fdfd 	bl	800602c <malloc>
 8005432:	4602      	mov	r2, r0
 8005434:	f8cb 001c 	str.w	r0, [fp, #28]
 8005438:	b920      	cbnz	r0, 8005444 <_dtoa_r+0x34>
 800543a:	4ba7      	ldr	r3, [pc, #668]	@ (80056d8 <_dtoa_r+0x2c8>)
 800543c:	21ef      	movs	r1, #239	@ 0xef
 800543e:	48a7      	ldr	r0, [pc, #668]	@ (80056dc <_dtoa_r+0x2cc>)
 8005440:	f001 fc68 	bl	8006d14 <__assert_func>
 8005444:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005448:	6007      	str	r7, [r0, #0]
 800544a:	60c7      	str	r7, [r0, #12]
 800544c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005450:	6819      	ldr	r1, [r3, #0]
 8005452:	b159      	cbz	r1, 800546c <_dtoa_r+0x5c>
 8005454:	685a      	ldr	r2, [r3, #4]
 8005456:	604a      	str	r2, [r1, #4]
 8005458:	2301      	movs	r3, #1
 800545a:	4093      	lsls	r3, r2
 800545c:	608b      	str	r3, [r1, #8]
 800545e:	4658      	mov	r0, fp
 8005460:	f000 feda 	bl	8006218 <_Bfree>
 8005464:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005468:	2200      	movs	r2, #0
 800546a:	601a      	str	r2, [r3, #0]
 800546c:	1e2b      	subs	r3, r5, #0
 800546e:	bfb9      	ittee	lt
 8005470:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005474:	9303      	strlt	r3, [sp, #12]
 8005476:	2300      	movge	r3, #0
 8005478:	6033      	strge	r3, [r6, #0]
 800547a:	9f03      	ldr	r7, [sp, #12]
 800547c:	4b98      	ldr	r3, [pc, #608]	@ (80056e0 <_dtoa_r+0x2d0>)
 800547e:	bfbc      	itt	lt
 8005480:	2201      	movlt	r2, #1
 8005482:	6032      	strlt	r2, [r6, #0]
 8005484:	43bb      	bics	r3, r7
 8005486:	d112      	bne.n	80054ae <_dtoa_r+0x9e>
 8005488:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800548a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800548e:	6013      	str	r3, [r2, #0]
 8005490:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005494:	4323      	orrs	r3, r4
 8005496:	f000 854d 	beq.w	8005f34 <_dtoa_r+0xb24>
 800549a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800549c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80056f4 <_dtoa_r+0x2e4>
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	f000 854f 	beq.w	8005f44 <_dtoa_r+0xb34>
 80054a6:	f10a 0303 	add.w	r3, sl, #3
 80054aa:	f000 bd49 	b.w	8005f40 <_dtoa_r+0xb30>
 80054ae:	ed9d 7b02 	vldr	d7, [sp, #8]
 80054b2:	2200      	movs	r2, #0
 80054b4:	ec51 0b17 	vmov	r0, r1, d7
 80054b8:	2300      	movs	r3, #0
 80054ba:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80054be:	f7fb fb03 	bl	8000ac8 <__aeabi_dcmpeq>
 80054c2:	4680      	mov	r8, r0
 80054c4:	b158      	cbz	r0, 80054de <_dtoa_r+0xce>
 80054c6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80054c8:	2301      	movs	r3, #1
 80054ca:	6013      	str	r3, [r2, #0]
 80054cc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80054ce:	b113      	cbz	r3, 80054d6 <_dtoa_r+0xc6>
 80054d0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80054d2:	4b84      	ldr	r3, [pc, #528]	@ (80056e4 <_dtoa_r+0x2d4>)
 80054d4:	6013      	str	r3, [r2, #0]
 80054d6:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80056f8 <_dtoa_r+0x2e8>
 80054da:	f000 bd33 	b.w	8005f44 <_dtoa_r+0xb34>
 80054de:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80054e2:	aa16      	add	r2, sp, #88	@ 0x58
 80054e4:	a917      	add	r1, sp, #92	@ 0x5c
 80054e6:	4658      	mov	r0, fp
 80054e8:	f001 f980 	bl	80067ec <__d2b>
 80054ec:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80054f0:	4681      	mov	r9, r0
 80054f2:	2e00      	cmp	r6, #0
 80054f4:	d077      	beq.n	80055e6 <_dtoa_r+0x1d6>
 80054f6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80054f8:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80054fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005500:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005504:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005508:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800550c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005510:	4619      	mov	r1, r3
 8005512:	2200      	movs	r2, #0
 8005514:	4b74      	ldr	r3, [pc, #464]	@ (80056e8 <_dtoa_r+0x2d8>)
 8005516:	f7fa feb7 	bl	8000288 <__aeabi_dsub>
 800551a:	a369      	add	r3, pc, #420	@ (adr r3, 80056c0 <_dtoa_r+0x2b0>)
 800551c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005520:	f7fb f86a 	bl	80005f8 <__aeabi_dmul>
 8005524:	a368      	add	r3, pc, #416	@ (adr r3, 80056c8 <_dtoa_r+0x2b8>)
 8005526:	e9d3 2300 	ldrd	r2, r3, [r3]
 800552a:	f7fa feaf 	bl	800028c <__adddf3>
 800552e:	4604      	mov	r4, r0
 8005530:	4630      	mov	r0, r6
 8005532:	460d      	mov	r5, r1
 8005534:	f7fa fff6 	bl	8000524 <__aeabi_i2d>
 8005538:	a365      	add	r3, pc, #404	@ (adr r3, 80056d0 <_dtoa_r+0x2c0>)
 800553a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800553e:	f7fb f85b 	bl	80005f8 <__aeabi_dmul>
 8005542:	4602      	mov	r2, r0
 8005544:	460b      	mov	r3, r1
 8005546:	4620      	mov	r0, r4
 8005548:	4629      	mov	r1, r5
 800554a:	f7fa fe9f 	bl	800028c <__adddf3>
 800554e:	4604      	mov	r4, r0
 8005550:	460d      	mov	r5, r1
 8005552:	f7fb fb01 	bl	8000b58 <__aeabi_d2iz>
 8005556:	2200      	movs	r2, #0
 8005558:	4607      	mov	r7, r0
 800555a:	2300      	movs	r3, #0
 800555c:	4620      	mov	r0, r4
 800555e:	4629      	mov	r1, r5
 8005560:	f7fb fabc 	bl	8000adc <__aeabi_dcmplt>
 8005564:	b140      	cbz	r0, 8005578 <_dtoa_r+0x168>
 8005566:	4638      	mov	r0, r7
 8005568:	f7fa ffdc 	bl	8000524 <__aeabi_i2d>
 800556c:	4622      	mov	r2, r4
 800556e:	462b      	mov	r3, r5
 8005570:	f7fb faaa 	bl	8000ac8 <__aeabi_dcmpeq>
 8005574:	b900      	cbnz	r0, 8005578 <_dtoa_r+0x168>
 8005576:	3f01      	subs	r7, #1
 8005578:	2f16      	cmp	r7, #22
 800557a:	d851      	bhi.n	8005620 <_dtoa_r+0x210>
 800557c:	4b5b      	ldr	r3, [pc, #364]	@ (80056ec <_dtoa_r+0x2dc>)
 800557e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005582:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005586:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800558a:	f7fb faa7 	bl	8000adc <__aeabi_dcmplt>
 800558e:	2800      	cmp	r0, #0
 8005590:	d048      	beq.n	8005624 <_dtoa_r+0x214>
 8005592:	3f01      	subs	r7, #1
 8005594:	2300      	movs	r3, #0
 8005596:	9312      	str	r3, [sp, #72]	@ 0x48
 8005598:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800559a:	1b9b      	subs	r3, r3, r6
 800559c:	1e5a      	subs	r2, r3, #1
 800559e:	bf44      	itt	mi
 80055a0:	f1c3 0801 	rsbmi	r8, r3, #1
 80055a4:	2300      	movmi	r3, #0
 80055a6:	9208      	str	r2, [sp, #32]
 80055a8:	bf54      	ite	pl
 80055aa:	f04f 0800 	movpl.w	r8, #0
 80055ae:	9308      	strmi	r3, [sp, #32]
 80055b0:	2f00      	cmp	r7, #0
 80055b2:	db39      	blt.n	8005628 <_dtoa_r+0x218>
 80055b4:	9b08      	ldr	r3, [sp, #32]
 80055b6:	970f      	str	r7, [sp, #60]	@ 0x3c
 80055b8:	443b      	add	r3, r7
 80055ba:	9308      	str	r3, [sp, #32]
 80055bc:	2300      	movs	r3, #0
 80055be:	930a      	str	r3, [sp, #40]	@ 0x28
 80055c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80055c2:	2b09      	cmp	r3, #9
 80055c4:	d864      	bhi.n	8005690 <_dtoa_r+0x280>
 80055c6:	2b05      	cmp	r3, #5
 80055c8:	bfc4      	itt	gt
 80055ca:	3b04      	subgt	r3, #4
 80055cc:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80055ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80055d0:	f1a3 0302 	sub.w	r3, r3, #2
 80055d4:	bfcc      	ite	gt
 80055d6:	2400      	movgt	r4, #0
 80055d8:	2401      	movle	r4, #1
 80055da:	2b03      	cmp	r3, #3
 80055dc:	d863      	bhi.n	80056a6 <_dtoa_r+0x296>
 80055de:	e8df f003 	tbb	[pc, r3]
 80055e2:	372a      	.short	0x372a
 80055e4:	5535      	.short	0x5535
 80055e6:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80055ea:	441e      	add	r6, r3
 80055ec:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80055f0:	2b20      	cmp	r3, #32
 80055f2:	bfc1      	itttt	gt
 80055f4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80055f8:	409f      	lslgt	r7, r3
 80055fa:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80055fe:	fa24 f303 	lsrgt.w	r3, r4, r3
 8005602:	bfd6      	itet	le
 8005604:	f1c3 0320 	rsble	r3, r3, #32
 8005608:	ea47 0003 	orrgt.w	r0, r7, r3
 800560c:	fa04 f003 	lslle.w	r0, r4, r3
 8005610:	f7fa ff78 	bl	8000504 <__aeabi_ui2d>
 8005614:	2201      	movs	r2, #1
 8005616:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800561a:	3e01      	subs	r6, #1
 800561c:	9214      	str	r2, [sp, #80]	@ 0x50
 800561e:	e777      	b.n	8005510 <_dtoa_r+0x100>
 8005620:	2301      	movs	r3, #1
 8005622:	e7b8      	b.n	8005596 <_dtoa_r+0x186>
 8005624:	9012      	str	r0, [sp, #72]	@ 0x48
 8005626:	e7b7      	b.n	8005598 <_dtoa_r+0x188>
 8005628:	427b      	negs	r3, r7
 800562a:	930a      	str	r3, [sp, #40]	@ 0x28
 800562c:	2300      	movs	r3, #0
 800562e:	eba8 0807 	sub.w	r8, r8, r7
 8005632:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005634:	e7c4      	b.n	80055c0 <_dtoa_r+0x1b0>
 8005636:	2300      	movs	r3, #0
 8005638:	930b      	str	r3, [sp, #44]	@ 0x2c
 800563a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800563c:	2b00      	cmp	r3, #0
 800563e:	dc35      	bgt.n	80056ac <_dtoa_r+0x29c>
 8005640:	2301      	movs	r3, #1
 8005642:	9300      	str	r3, [sp, #0]
 8005644:	9307      	str	r3, [sp, #28]
 8005646:	461a      	mov	r2, r3
 8005648:	920e      	str	r2, [sp, #56]	@ 0x38
 800564a:	e00b      	b.n	8005664 <_dtoa_r+0x254>
 800564c:	2301      	movs	r3, #1
 800564e:	e7f3      	b.n	8005638 <_dtoa_r+0x228>
 8005650:	2300      	movs	r3, #0
 8005652:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005654:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005656:	18fb      	adds	r3, r7, r3
 8005658:	9300      	str	r3, [sp, #0]
 800565a:	3301      	adds	r3, #1
 800565c:	2b01      	cmp	r3, #1
 800565e:	9307      	str	r3, [sp, #28]
 8005660:	bfb8      	it	lt
 8005662:	2301      	movlt	r3, #1
 8005664:	f8db 001c 	ldr.w	r0, [fp, #28]
 8005668:	2100      	movs	r1, #0
 800566a:	2204      	movs	r2, #4
 800566c:	f102 0514 	add.w	r5, r2, #20
 8005670:	429d      	cmp	r5, r3
 8005672:	d91f      	bls.n	80056b4 <_dtoa_r+0x2a4>
 8005674:	6041      	str	r1, [r0, #4]
 8005676:	4658      	mov	r0, fp
 8005678:	f000 fd8e 	bl	8006198 <_Balloc>
 800567c:	4682      	mov	sl, r0
 800567e:	2800      	cmp	r0, #0
 8005680:	d13c      	bne.n	80056fc <_dtoa_r+0x2ec>
 8005682:	4b1b      	ldr	r3, [pc, #108]	@ (80056f0 <_dtoa_r+0x2e0>)
 8005684:	4602      	mov	r2, r0
 8005686:	f240 11af 	movw	r1, #431	@ 0x1af
 800568a:	e6d8      	b.n	800543e <_dtoa_r+0x2e>
 800568c:	2301      	movs	r3, #1
 800568e:	e7e0      	b.n	8005652 <_dtoa_r+0x242>
 8005690:	2401      	movs	r4, #1
 8005692:	2300      	movs	r3, #0
 8005694:	9309      	str	r3, [sp, #36]	@ 0x24
 8005696:	940b      	str	r4, [sp, #44]	@ 0x2c
 8005698:	f04f 33ff 	mov.w	r3, #4294967295
 800569c:	9300      	str	r3, [sp, #0]
 800569e:	9307      	str	r3, [sp, #28]
 80056a0:	2200      	movs	r2, #0
 80056a2:	2312      	movs	r3, #18
 80056a4:	e7d0      	b.n	8005648 <_dtoa_r+0x238>
 80056a6:	2301      	movs	r3, #1
 80056a8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80056aa:	e7f5      	b.n	8005698 <_dtoa_r+0x288>
 80056ac:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80056ae:	9300      	str	r3, [sp, #0]
 80056b0:	9307      	str	r3, [sp, #28]
 80056b2:	e7d7      	b.n	8005664 <_dtoa_r+0x254>
 80056b4:	3101      	adds	r1, #1
 80056b6:	0052      	lsls	r2, r2, #1
 80056b8:	e7d8      	b.n	800566c <_dtoa_r+0x25c>
 80056ba:	bf00      	nop
 80056bc:	f3af 8000 	nop.w
 80056c0:	636f4361 	.word	0x636f4361
 80056c4:	3fd287a7 	.word	0x3fd287a7
 80056c8:	8b60c8b3 	.word	0x8b60c8b3
 80056cc:	3fc68a28 	.word	0x3fc68a28
 80056d0:	509f79fb 	.word	0x509f79fb
 80056d4:	3fd34413 	.word	0x3fd34413
 80056d8:	08007505 	.word	0x08007505
 80056dc:	0800751c 	.word	0x0800751c
 80056e0:	7ff00000 	.word	0x7ff00000
 80056e4:	080074d5 	.word	0x080074d5
 80056e8:	3ff80000 	.word	0x3ff80000
 80056ec:	08007618 	.word	0x08007618
 80056f0:	08007574 	.word	0x08007574
 80056f4:	08007501 	.word	0x08007501
 80056f8:	080074d4 	.word	0x080074d4
 80056fc:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005700:	6018      	str	r0, [r3, #0]
 8005702:	9b07      	ldr	r3, [sp, #28]
 8005704:	2b0e      	cmp	r3, #14
 8005706:	f200 80a4 	bhi.w	8005852 <_dtoa_r+0x442>
 800570a:	2c00      	cmp	r4, #0
 800570c:	f000 80a1 	beq.w	8005852 <_dtoa_r+0x442>
 8005710:	2f00      	cmp	r7, #0
 8005712:	dd33      	ble.n	800577c <_dtoa_r+0x36c>
 8005714:	4bad      	ldr	r3, [pc, #692]	@ (80059cc <_dtoa_r+0x5bc>)
 8005716:	f007 020f 	and.w	r2, r7, #15
 800571a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800571e:	ed93 7b00 	vldr	d7, [r3]
 8005722:	05f8      	lsls	r0, r7, #23
 8005724:	ed8d 7b04 	vstr	d7, [sp, #16]
 8005728:	ea4f 1427 	mov.w	r4, r7, asr #4
 800572c:	d516      	bpl.n	800575c <_dtoa_r+0x34c>
 800572e:	4ba8      	ldr	r3, [pc, #672]	@ (80059d0 <_dtoa_r+0x5c0>)
 8005730:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005734:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005738:	f7fb f888 	bl	800084c <__aeabi_ddiv>
 800573c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005740:	f004 040f 	and.w	r4, r4, #15
 8005744:	2603      	movs	r6, #3
 8005746:	4da2      	ldr	r5, [pc, #648]	@ (80059d0 <_dtoa_r+0x5c0>)
 8005748:	b954      	cbnz	r4, 8005760 <_dtoa_r+0x350>
 800574a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800574e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005752:	f7fb f87b 	bl	800084c <__aeabi_ddiv>
 8005756:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800575a:	e028      	b.n	80057ae <_dtoa_r+0x39e>
 800575c:	2602      	movs	r6, #2
 800575e:	e7f2      	b.n	8005746 <_dtoa_r+0x336>
 8005760:	07e1      	lsls	r1, r4, #31
 8005762:	d508      	bpl.n	8005776 <_dtoa_r+0x366>
 8005764:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005768:	e9d5 2300 	ldrd	r2, r3, [r5]
 800576c:	f7fa ff44 	bl	80005f8 <__aeabi_dmul>
 8005770:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005774:	3601      	adds	r6, #1
 8005776:	1064      	asrs	r4, r4, #1
 8005778:	3508      	adds	r5, #8
 800577a:	e7e5      	b.n	8005748 <_dtoa_r+0x338>
 800577c:	f000 80d2 	beq.w	8005924 <_dtoa_r+0x514>
 8005780:	427c      	negs	r4, r7
 8005782:	4b92      	ldr	r3, [pc, #584]	@ (80059cc <_dtoa_r+0x5bc>)
 8005784:	4d92      	ldr	r5, [pc, #584]	@ (80059d0 <_dtoa_r+0x5c0>)
 8005786:	f004 020f 	and.w	r2, r4, #15
 800578a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800578e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005792:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005796:	f7fa ff2f 	bl	80005f8 <__aeabi_dmul>
 800579a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800579e:	1124      	asrs	r4, r4, #4
 80057a0:	2300      	movs	r3, #0
 80057a2:	2602      	movs	r6, #2
 80057a4:	2c00      	cmp	r4, #0
 80057a6:	f040 80b2 	bne.w	800590e <_dtoa_r+0x4fe>
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d1d3      	bne.n	8005756 <_dtoa_r+0x346>
 80057ae:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80057b0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	f000 80b7 	beq.w	8005928 <_dtoa_r+0x518>
 80057ba:	4b86      	ldr	r3, [pc, #536]	@ (80059d4 <_dtoa_r+0x5c4>)
 80057bc:	2200      	movs	r2, #0
 80057be:	4620      	mov	r0, r4
 80057c0:	4629      	mov	r1, r5
 80057c2:	f7fb f98b 	bl	8000adc <__aeabi_dcmplt>
 80057c6:	2800      	cmp	r0, #0
 80057c8:	f000 80ae 	beq.w	8005928 <_dtoa_r+0x518>
 80057cc:	9b07      	ldr	r3, [sp, #28]
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	f000 80aa 	beq.w	8005928 <_dtoa_r+0x518>
 80057d4:	9b00      	ldr	r3, [sp, #0]
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	dd37      	ble.n	800584a <_dtoa_r+0x43a>
 80057da:	1e7b      	subs	r3, r7, #1
 80057dc:	9304      	str	r3, [sp, #16]
 80057de:	4620      	mov	r0, r4
 80057e0:	4b7d      	ldr	r3, [pc, #500]	@ (80059d8 <_dtoa_r+0x5c8>)
 80057e2:	2200      	movs	r2, #0
 80057e4:	4629      	mov	r1, r5
 80057e6:	f7fa ff07 	bl	80005f8 <__aeabi_dmul>
 80057ea:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80057ee:	9c00      	ldr	r4, [sp, #0]
 80057f0:	3601      	adds	r6, #1
 80057f2:	4630      	mov	r0, r6
 80057f4:	f7fa fe96 	bl	8000524 <__aeabi_i2d>
 80057f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80057fc:	f7fa fefc 	bl	80005f8 <__aeabi_dmul>
 8005800:	4b76      	ldr	r3, [pc, #472]	@ (80059dc <_dtoa_r+0x5cc>)
 8005802:	2200      	movs	r2, #0
 8005804:	f7fa fd42 	bl	800028c <__adddf3>
 8005808:	4605      	mov	r5, r0
 800580a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800580e:	2c00      	cmp	r4, #0
 8005810:	f040 808d 	bne.w	800592e <_dtoa_r+0x51e>
 8005814:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005818:	4b71      	ldr	r3, [pc, #452]	@ (80059e0 <_dtoa_r+0x5d0>)
 800581a:	2200      	movs	r2, #0
 800581c:	f7fa fd34 	bl	8000288 <__aeabi_dsub>
 8005820:	4602      	mov	r2, r0
 8005822:	460b      	mov	r3, r1
 8005824:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005828:	462a      	mov	r2, r5
 800582a:	4633      	mov	r3, r6
 800582c:	f7fb f974 	bl	8000b18 <__aeabi_dcmpgt>
 8005830:	2800      	cmp	r0, #0
 8005832:	f040 828b 	bne.w	8005d4c <_dtoa_r+0x93c>
 8005836:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800583a:	462a      	mov	r2, r5
 800583c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005840:	f7fb f94c 	bl	8000adc <__aeabi_dcmplt>
 8005844:	2800      	cmp	r0, #0
 8005846:	f040 8128 	bne.w	8005a9a <_dtoa_r+0x68a>
 800584a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800584e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8005852:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8005854:	2b00      	cmp	r3, #0
 8005856:	f2c0 815a 	blt.w	8005b0e <_dtoa_r+0x6fe>
 800585a:	2f0e      	cmp	r7, #14
 800585c:	f300 8157 	bgt.w	8005b0e <_dtoa_r+0x6fe>
 8005860:	4b5a      	ldr	r3, [pc, #360]	@ (80059cc <_dtoa_r+0x5bc>)
 8005862:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005866:	ed93 7b00 	vldr	d7, [r3]
 800586a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800586c:	2b00      	cmp	r3, #0
 800586e:	ed8d 7b00 	vstr	d7, [sp]
 8005872:	da03      	bge.n	800587c <_dtoa_r+0x46c>
 8005874:	9b07      	ldr	r3, [sp, #28]
 8005876:	2b00      	cmp	r3, #0
 8005878:	f340 8101 	ble.w	8005a7e <_dtoa_r+0x66e>
 800587c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005880:	4656      	mov	r6, sl
 8005882:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005886:	4620      	mov	r0, r4
 8005888:	4629      	mov	r1, r5
 800588a:	f7fa ffdf 	bl	800084c <__aeabi_ddiv>
 800588e:	f7fb f963 	bl	8000b58 <__aeabi_d2iz>
 8005892:	4680      	mov	r8, r0
 8005894:	f7fa fe46 	bl	8000524 <__aeabi_i2d>
 8005898:	e9dd 2300 	ldrd	r2, r3, [sp]
 800589c:	f7fa feac 	bl	80005f8 <__aeabi_dmul>
 80058a0:	4602      	mov	r2, r0
 80058a2:	460b      	mov	r3, r1
 80058a4:	4620      	mov	r0, r4
 80058a6:	4629      	mov	r1, r5
 80058a8:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80058ac:	f7fa fcec 	bl	8000288 <__aeabi_dsub>
 80058b0:	f806 4b01 	strb.w	r4, [r6], #1
 80058b4:	9d07      	ldr	r5, [sp, #28]
 80058b6:	eba6 040a 	sub.w	r4, r6, sl
 80058ba:	42a5      	cmp	r5, r4
 80058bc:	4602      	mov	r2, r0
 80058be:	460b      	mov	r3, r1
 80058c0:	f040 8117 	bne.w	8005af2 <_dtoa_r+0x6e2>
 80058c4:	f7fa fce2 	bl	800028c <__adddf3>
 80058c8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80058cc:	4604      	mov	r4, r0
 80058ce:	460d      	mov	r5, r1
 80058d0:	f7fb f922 	bl	8000b18 <__aeabi_dcmpgt>
 80058d4:	2800      	cmp	r0, #0
 80058d6:	f040 80f9 	bne.w	8005acc <_dtoa_r+0x6bc>
 80058da:	e9dd 2300 	ldrd	r2, r3, [sp]
 80058de:	4620      	mov	r0, r4
 80058e0:	4629      	mov	r1, r5
 80058e2:	f7fb f8f1 	bl	8000ac8 <__aeabi_dcmpeq>
 80058e6:	b118      	cbz	r0, 80058f0 <_dtoa_r+0x4e0>
 80058e8:	f018 0f01 	tst.w	r8, #1
 80058ec:	f040 80ee 	bne.w	8005acc <_dtoa_r+0x6bc>
 80058f0:	4649      	mov	r1, r9
 80058f2:	4658      	mov	r0, fp
 80058f4:	f000 fc90 	bl	8006218 <_Bfree>
 80058f8:	2300      	movs	r3, #0
 80058fa:	7033      	strb	r3, [r6, #0]
 80058fc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80058fe:	3701      	adds	r7, #1
 8005900:	601f      	str	r7, [r3, #0]
 8005902:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005904:	2b00      	cmp	r3, #0
 8005906:	f000 831d 	beq.w	8005f44 <_dtoa_r+0xb34>
 800590a:	601e      	str	r6, [r3, #0]
 800590c:	e31a      	b.n	8005f44 <_dtoa_r+0xb34>
 800590e:	07e2      	lsls	r2, r4, #31
 8005910:	d505      	bpl.n	800591e <_dtoa_r+0x50e>
 8005912:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005916:	f7fa fe6f 	bl	80005f8 <__aeabi_dmul>
 800591a:	3601      	adds	r6, #1
 800591c:	2301      	movs	r3, #1
 800591e:	1064      	asrs	r4, r4, #1
 8005920:	3508      	adds	r5, #8
 8005922:	e73f      	b.n	80057a4 <_dtoa_r+0x394>
 8005924:	2602      	movs	r6, #2
 8005926:	e742      	b.n	80057ae <_dtoa_r+0x39e>
 8005928:	9c07      	ldr	r4, [sp, #28]
 800592a:	9704      	str	r7, [sp, #16]
 800592c:	e761      	b.n	80057f2 <_dtoa_r+0x3e2>
 800592e:	4b27      	ldr	r3, [pc, #156]	@ (80059cc <_dtoa_r+0x5bc>)
 8005930:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005932:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005936:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800593a:	4454      	add	r4, sl
 800593c:	2900      	cmp	r1, #0
 800593e:	d053      	beq.n	80059e8 <_dtoa_r+0x5d8>
 8005940:	4928      	ldr	r1, [pc, #160]	@ (80059e4 <_dtoa_r+0x5d4>)
 8005942:	2000      	movs	r0, #0
 8005944:	f7fa ff82 	bl	800084c <__aeabi_ddiv>
 8005948:	4633      	mov	r3, r6
 800594a:	462a      	mov	r2, r5
 800594c:	f7fa fc9c 	bl	8000288 <__aeabi_dsub>
 8005950:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005954:	4656      	mov	r6, sl
 8005956:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800595a:	f7fb f8fd 	bl	8000b58 <__aeabi_d2iz>
 800595e:	4605      	mov	r5, r0
 8005960:	f7fa fde0 	bl	8000524 <__aeabi_i2d>
 8005964:	4602      	mov	r2, r0
 8005966:	460b      	mov	r3, r1
 8005968:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800596c:	f7fa fc8c 	bl	8000288 <__aeabi_dsub>
 8005970:	3530      	adds	r5, #48	@ 0x30
 8005972:	4602      	mov	r2, r0
 8005974:	460b      	mov	r3, r1
 8005976:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800597a:	f806 5b01 	strb.w	r5, [r6], #1
 800597e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005982:	f7fb f8ab 	bl	8000adc <__aeabi_dcmplt>
 8005986:	2800      	cmp	r0, #0
 8005988:	d171      	bne.n	8005a6e <_dtoa_r+0x65e>
 800598a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800598e:	4911      	ldr	r1, [pc, #68]	@ (80059d4 <_dtoa_r+0x5c4>)
 8005990:	2000      	movs	r0, #0
 8005992:	f7fa fc79 	bl	8000288 <__aeabi_dsub>
 8005996:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800599a:	f7fb f89f 	bl	8000adc <__aeabi_dcmplt>
 800599e:	2800      	cmp	r0, #0
 80059a0:	f040 8095 	bne.w	8005ace <_dtoa_r+0x6be>
 80059a4:	42a6      	cmp	r6, r4
 80059a6:	f43f af50 	beq.w	800584a <_dtoa_r+0x43a>
 80059aa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80059ae:	4b0a      	ldr	r3, [pc, #40]	@ (80059d8 <_dtoa_r+0x5c8>)
 80059b0:	2200      	movs	r2, #0
 80059b2:	f7fa fe21 	bl	80005f8 <__aeabi_dmul>
 80059b6:	4b08      	ldr	r3, [pc, #32]	@ (80059d8 <_dtoa_r+0x5c8>)
 80059b8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80059bc:	2200      	movs	r2, #0
 80059be:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80059c2:	f7fa fe19 	bl	80005f8 <__aeabi_dmul>
 80059c6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80059ca:	e7c4      	b.n	8005956 <_dtoa_r+0x546>
 80059cc:	08007618 	.word	0x08007618
 80059d0:	080075f0 	.word	0x080075f0
 80059d4:	3ff00000 	.word	0x3ff00000
 80059d8:	40240000 	.word	0x40240000
 80059dc:	401c0000 	.word	0x401c0000
 80059e0:	40140000 	.word	0x40140000
 80059e4:	3fe00000 	.word	0x3fe00000
 80059e8:	4631      	mov	r1, r6
 80059ea:	4628      	mov	r0, r5
 80059ec:	f7fa fe04 	bl	80005f8 <__aeabi_dmul>
 80059f0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80059f4:	9415      	str	r4, [sp, #84]	@ 0x54
 80059f6:	4656      	mov	r6, sl
 80059f8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80059fc:	f7fb f8ac 	bl	8000b58 <__aeabi_d2iz>
 8005a00:	4605      	mov	r5, r0
 8005a02:	f7fa fd8f 	bl	8000524 <__aeabi_i2d>
 8005a06:	4602      	mov	r2, r0
 8005a08:	460b      	mov	r3, r1
 8005a0a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005a0e:	f7fa fc3b 	bl	8000288 <__aeabi_dsub>
 8005a12:	3530      	adds	r5, #48	@ 0x30
 8005a14:	f806 5b01 	strb.w	r5, [r6], #1
 8005a18:	4602      	mov	r2, r0
 8005a1a:	460b      	mov	r3, r1
 8005a1c:	42a6      	cmp	r6, r4
 8005a1e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005a22:	f04f 0200 	mov.w	r2, #0
 8005a26:	d124      	bne.n	8005a72 <_dtoa_r+0x662>
 8005a28:	4bac      	ldr	r3, [pc, #688]	@ (8005cdc <_dtoa_r+0x8cc>)
 8005a2a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005a2e:	f7fa fc2d 	bl	800028c <__adddf3>
 8005a32:	4602      	mov	r2, r0
 8005a34:	460b      	mov	r3, r1
 8005a36:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005a3a:	f7fb f86d 	bl	8000b18 <__aeabi_dcmpgt>
 8005a3e:	2800      	cmp	r0, #0
 8005a40:	d145      	bne.n	8005ace <_dtoa_r+0x6be>
 8005a42:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005a46:	49a5      	ldr	r1, [pc, #660]	@ (8005cdc <_dtoa_r+0x8cc>)
 8005a48:	2000      	movs	r0, #0
 8005a4a:	f7fa fc1d 	bl	8000288 <__aeabi_dsub>
 8005a4e:	4602      	mov	r2, r0
 8005a50:	460b      	mov	r3, r1
 8005a52:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005a56:	f7fb f841 	bl	8000adc <__aeabi_dcmplt>
 8005a5a:	2800      	cmp	r0, #0
 8005a5c:	f43f aef5 	beq.w	800584a <_dtoa_r+0x43a>
 8005a60:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8005a62:	1e73      	subs	r3, r6, #1
 8005a64:	9315      	str	r3, [sp, #84]	@ 0x54
 8005a66:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005a6a:	2b30      	cmp	r3, #48	@ 0x30
 8005a6c:	d0f8      	beq.n	8005a60 <_dtoa_r+0x650>
 8005a6e:	9f04      	ldr	r7, [sp, #16]
 8005a70:	e73e      	b.n	80058f0 <_dtoa_r+0x4e0>
 8005a72:	4b9b      	ldr	r3, [pc, #620]	@ (8005ce0 <_dtoa_r+0x8d0>)
 8005a74:	f7fa fdc0 	bl	80005f8 <__aeabi_dmul>
 8005a78:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005a7c:	e7bc      	b.n	80059f8 <_dtoa_r+0x5e8>
 8005a7e:	d10c      	bne.n	8005a9a <_dtoa_r+0x68a>
 8005a80:	4b98      	ldr	r3, [pc, #608]	@ (8005ce4 <_dtoa_r+0x8d4>)
 8005a82:	2200      	movs	r2, #0
 8005a84:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005a88:	f7fa fdb6 	bl	80005f8 <__aeabi_dmul>
 8005a8c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005a90:	f7fb f838 	bl	8000b04 <__aeabi_dcmpge>
 8005a94:	2800      	cmp	r0, #0
 8005a96:	f000 8157 	beq.w	8005d48 <_dtoa_r+0x938>
 8005a9a:	2400      	movs	r4, #0
 8005a9c:	4625      	mov	r5, r4
 8005a9e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005aa0:	43db      	mvns	r3, r3
 8005aa2:	9304      	str	r3, [sp, #16]
 8005aa4:	4656      	mov	r6, sl
 8005aa6:	2700      	movs	r7, #0
 8005aa8:	4621      	mov	r1, r4
 8005aaa:	4658      	mov	r0, fp
 8005aac:	f000 fbb4 	bl	8006218 <_Bfree>
 8005ab0:	2d00      	cmp	r5, #0
 8005ab2:	d0dc      	beq.n	8005a6e <_dtoa_r+0x65e>
 8005ab4:	b12f      	cbz	r7, 8005ac2 <_dtoa_r+0x6b2>
 8005ab6:	42af      	cmp	r7, r5
 8005ab8:	d003      	beq.n	8005ac2 <_dtoa_r+0x6b2>
 8005aba:	4639      	mov	r1, r7
 8005abc:	4658      	mov	r0, fp
 8005abe:	f000 fbab 	bl	8006218 <_Bfree>
 8005ac2:	4629      	mov	r1, r5
 8005ac4:	4658      	mov	r0, fp
 8005ac6:	f000 fba7 	bl	8006218 <_Bfree>
 8005aca:	e7d0      	b.n	8005a6e <_dtoa_r+0x65e>
 8005acc:	9704      	str	r7, [sp, #16]
 8005ace:	4633      	mov	r3, r6
 8005ad0:	461e      	mov	r6, r3
 8005ad2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005ad6:	2a39      	cmp	r2, #57	@ 0x39
 8005ad8:	d107      	bne.n	8005aea <_dtoa_r+0x6da>
 8005ada:	459a      	cmp	sl, r3
 8005adc:	d1f8      	bne.n	8005ad0 <_dtoa_r+0x6c0>
 8005ade:	9a04      	ldr	r2, [sp, #16]
 8005ae0:	3201      	adds	r2, #1
 8005ae2:	9204      	str	r2, [sp, #16]
 8005ae4:	2230      	movs	r2, #48	@ 0x30
 8005ae6:	f88a 2000 	strb.w	r2, [sl]
 8005aea:	781a      	ldrb	r2, [r3, #0]
 8005aec:	3201      	adds	r2, #1
 8005aee:	701a      	strb	r2, [r3, #0]
 8005af0:	e7bd      	b.n	8005a6e <_dtoa_r+0x65e>
 8005af2:	4b7b      	ldr	r3, [pc, #492]	@ (8005ce0 <_dtoa_r+0x8d0>)
 8005af4:	2200      	movs	r2, #0
 8005af6:	f7fa fd7f 	bl	80005f8 <__aeabi_dmul>
 8005afa:	2200      	movs	r2, #0
 8005afc:	2300      	movs	r3, #0
 8005afe:	4604      	mov	r4, r0
 8005b00:	460d      	mov	r5, r1
 8005b02:	f7fa ffe1 	bl	8000ac8 <__aeabi_dcmpeq>
 8005b06:	2800      	cmp	r0, #0
 8005b08:	f43f aebb 	beq.w	8005882 <_dtoa_r+0x472>
 8005b0c:	e6f0      	b.n	80058f0 <_dtoa_r+0x4e0>
 8005b0e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005b10:	2a00      	cmp	r2, #0
 8005b12:	f000 80db 	beq.w	8005ccc <_dtoa_r+0x8bc>
 8005b16:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005b18:	2a01      	cmp	r2, #1
 8005b1a:	f300 80bf 	bgt.w	8005c9c <_dtoa_r+0x88c>
 8005b1e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8005b20:	2a00      	cmp	r2, #0
 8005b22:	f000 80b7 	beq.w	8005c94 <_dtoa_r+0x884>
 8005b26:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8005b2a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005b2c:	4646      	mov	r6, r8
 8005b2e:	9a08      	ldr	r2, [sp, #32]
 8005b30:	2101      	movs	r1, #1
 8005b32:	441a      	add	r2, r3
 8005b34:	4658      	mov	r0, fp
 8005b36:	4498      	add	r8, r3
 8005b38:	9208      	str	r2, [sp, #32]
 8005b3a:	f000 fc21 	bl	8006380 <__i2b>
 8005b3e:	4605      	mov	r5, r0
 8005b40:	b15e      	cbz	r6, 8005b5a <_dtoa_r+0x74a>
 8005b42:	9b08      	ldr	r3, [sp, #32]
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	dd08      	ble.n	8005b5a <_dtoa_r+0x74a>
 8005b48:	42b3      	cmp	r3, r6
 8005b4a:	9a08      	ldr	r2, [sp, #32]
 8005b4c:	bfa8      	it	ge
 8005b4e:	4633      	movge	r3, r6
 8005b50:	eba8 0803 	sub.w	r8, r8, r3
 8005b54:	1af6      	subs	r6, r6, r3
 8005b56:	1ad3      	subs	r3, r2, r3
 8005b58:	9308      	str	r3, [sp, #32]
 8005b5a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005b5c:	b1f3      	cbz	r3, 8005b9c <_dtoa_r+0x78c>
 8005b5e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	f000 80b7 	beq.w	8005cd4 <_dtoa_r+0x8c4>
 8005b66:	b18c      	cbz	r4, 8005b8c <_dtoa_r+0x77c>
 8005b68:	4629      	mov	r1, r5
 8005b6a:	4622      	mov	r2, r4
 8005b6c:	4658      	mov	r0, fp
 8005b6e:	f000 fcc7 	bl	8006500 <__pow5mult>
 8005b72:	464a      	mov	r2, r9
 8005b74:	4601      	mov	r1, r0
 8005b76:	4605      	mov	r5, r0
 8005b78:	4658      	mov	r0, fp
 8005b7a:	f000 fc17 	bl	80063ac <__multiply>
 8005b7e:	4649      	mov	r1, r9
 8005b80:	9004      	str	r0, [sp, #16]
 8005b82:	4658      	mov	r0, fp
 8005b84:	f000 fb48 	bl	8006218 <_Bfree>
 8005b88:	9b04      	ldr	r3, [sp, #16]
 8005b8a:	4699      	mov	r9, r3
 8005b8c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005b8e:	1b1a      	subs	r2, r3, r4
 8005b90:	d004      	beq.n	8005b9c <_dtoa_r+0x78c>
 8005b92:	4649      	mov	r1, r9
 8005b94:	4658      	mov	r0, fp
 8005b96:	f000 fcb3 	bl	8006500 <__pow5mult>
 8005b9a:	4681      	mov	r9, r0
 8005b9c:	2101      	movs	r1, #1
 8005b9e:	4658      	mov	r0, fp
 8005ba0:	f000 fbee 	bl	8006380 <__i2b>
 8005ba4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005ba6:	4604      	mov	r4, r0
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	f000 81cf 	beq.w	8005f4c <_dtoa_r+0xb3c>
 8005bae:	461a      	mov	r2, r3
 8005bb0:	4601      	mov	r1, r0
 8005bb2:	4658      	mov	r0, fp
 8005bb4:	f000 fca4 	bl	8006500 <__pow5mult>
 8005bb8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005bba:	2b01      	cmp	r3, #1
 8005bbc:	4604      	mov	r4, r0
 8005bbe:	f300 8095 	bgt.w	8005cec <_dtoa_r+0x8dc>
 8005bc2:	9b02      	ldr	r3, [sp, #8]
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	f040 8087 	bne.w	8005cd8 <_dtoa_r+0x8c8>
 8005bca:	9b03      	ldr	r3, [sp, #12]
 8005bcc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	f040 8089 	bne.w	8005ce8 <_dtoa_r+0x8d8>
 8005bd6:	9b03      	ldr	r3, [sp, #12]
 8005bd8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005bdc:	0d1b      	lsrs	r3, r3, #20
 8005bde:	051b      	lsls	r3, r3, #20
 8005be0:	b12b      	cbz	r3, 8005bee <_dtoa_r+0x7de>
 8005be2:	9b08      	ldr	r3, [sp, #32]
 8005be4:	3301      	adds	r3, #1
 8005be6:	9308      	str	r3, [sp, #32]
 8005be8:	f108 0801 	add.w	r8, r8, #1
 8005bec:	2301      	movs	r3, #1
 8005bee:	930a      	str	r3, [sp, #40]	@ 0x28
 8005bf0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	f000 81b0 	beq.w	8005f58 <_dtoa_r+0xb48>
 8005bf8:	6923      	ldr	r3, [r4, #16]
 8005bfa:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005bfe:	6918      	ldr	r0, [r3, #16]
 8005c00:	f000 fb72 	bl	80062e8 <__hi0bits>
 8005c04:	f1c0 0020 	rsb	r0, r0, #32
 8005c08:	9b08      	ldr	r3, [sp, #32]
 8005c0a:	4418      	add	r0, r3
 8005c0c:	f010 001f 	ands.w	r0, r0, #31
 8005c10:	d077      	beq.n	8005d02 <_dtoa_r+0x8f2>
 8005c12:	f1c0 0320 	rsb	r3, r0, #32
 8005c16:	2b04      	cmp	r3, #4
 8005c18:	dd6b      	ble.n	8005cf2 <_dtoa_r+0x8e2>
 8005c1a:	9b08      	ldr	r3, [sp, #32]
 8005c1c:	f1c0 001c 	rsb	r0, r0, #28
 8005c20:	4403      	add	r3, r0
 8005c22:	4480      	add	r8, r0
 8005c24:	4406      	add	r6, r0
 8005c26:	9308      	str	r3, [sp, #32]
 8005c28:	f1b8 0f00 	cmp.w	r8, #0
 8005c2c:	dd05      	ble.n	8005c3a <_dtoa_r+0x82a>
 8005c2e:	4649      	mov	r1, r9
 8005c30:	4642      	mov	r2, r8
 8005c32:	4658      	mov	r0, fp
 8005c34:	f000 fcbe 	bl	80065b4 <__lshift>
 8005c38:	4681      	mov	r9, r0
 8005c3a:	9b08      	ldr	r3, [sp, #32]
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	dd05      	ble.n	8005c4c <_dtoa_r+0x83c>
 8005c40:	4621      	mov	r1, r4
 8005c42:	461a      	mov	r2, r3
 8005c44:	4658      	mov	r0, fp
 8005c46:	f000 fcb5 	bl	80065b4 <__lshift>
 8005c4a:	4604      	mov	r4, r0
 8005c4c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d059      	beq.n	8005d06 <_dtoa_r+0x8f6>
 8005c52:	4621      	mov	r1, r4
 8005c54:	4648      	mov	r0, r9
 8005c56:	f000 fd19 	bl	800668c <__mcmp>
 8005c5a:	2800      	cmp	r0, #0
 8005c5c:	da53      	bge.n	8005d06 <_dtoa_r+0x8f6>
 8005c5e:	1e7b      	subs	r3, r7, #1
 8005c60:	9304      	str	r3, [sp, #16]
 8005c62:	4649      	mov	r1, r9
 8005c64:	2300      	movs	r3, #0
 8005c66:	220a      	movs	r2, #10
 8005c68:	4658      	mov	r0, fp
 8005c6a:	f000 faf7 	bl	800625c <__multadd>
 8005c6e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005c70:	4681      	mov	r9, r0
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	f000 8172 	beq.w	8005f5c <_dtoa_r+0xb4c>
 8005c78:	2300      	movs	r3, #0
 8005c7a:	4629      	mov	r1, r5
 8005c7c:	220a      	movs	r2, #10
 8005c7e:	4658      	mov	r0, fp
 8005c80:	f000 faec 	bl	800625c <__multadd>
 8005c84:	9b00      	ldr	r3, [sp, #0]
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	4605      	mov	r5, r0
 8005c8a:	dc67      	bgt.n	8005d5c <_dtoa_r+0x94c>
 8005c8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005c8e:	2b02      	cmp	r3, #2
 8005c90:	dc41      	bgt.n	8005d16 <_dtoa_r+0x906>
 8005c92:	e063      	b.n	8005d5c <_dtoa_r+0x94c>
 8005c94:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8005c96:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8005c9a:	e746      	b.n	8005b2a <_dtoa_r+0x71a>
 8005c9c:	9b07      	ldr	r3, [sp, #28]
 8005c9e:	1e5c      	subs	r4, r3, #1
 8005ca0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005ca2:	42a3      	cmp	r3, r4
 8005ca4:	bfbf      	itttt	lt
 8005ca6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8005ca8:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8005caa:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8005cac:	1ae3      	sublt	r3, r4, r3
 8005cae:	bfb4      	ite	lt
 8005cb0:	18d2      	addlt	r2, r2, r3
 8005cb2:	1b1c      	subge	r4, r3, r4
 8005cb4:	9b07      	ldr	r3, [sp, #28]
 8005cb6:	bfbc      	itt	lt
 8005cb8:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8005cba:	2400      	movlt	r4, #0
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	bfb5      	itete	lt
 8005cc0:	eba8 0603 	sublt.w	r6, r8, r3
 8005cc4:	9b07      	ldrge	r3, [sp, #28]
 8005cc6:	2300      	movlt	r3, #0
 8005cc8:	4646      	movge	r6, r8
 8005cca:	e730      	b.n	8005b2e <_dtoa_r+0x71e>
 8005ccc:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005cce:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8005cd0:	4646      	mov	r6, r8
 8005cd2:	e735      	b.n	8005b40 <_dtoa_r+0x730>
 8005cd4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005cd6:	e75c      	b.n	8005b92 <_dtoa_r+0x782>
 8005cd8:	2300      	movs	r3, #0
 8005cda:	e788      	b.n	8005bee <_dtoa_r+0x7de>
 8005cdc:	3fe00000 	.word	0x3fe00000
 8005ce0:	40240000 	.word	0x40240000
 8005ce4:	40140000 	.word	0x40140000
 8005ce8:	9b02      	ldr	r3, [sp, #8]
 8005cea:	e780      	b.n	8005bee <_dtoa_r+0x7de>
 8005cec:	2300      	movs	r3, #0
 8005cee:	930a      	str	r3, [sp, #40]	@ 0x28
 8005cf0:	e782      	b.n	8005bf8 <_dtoa_r+0x7e8>
 8005cf2:	d099      	beq.n	8005c28 <_dtoa_r+0x818>
 8005cf4:	9a08      	ldr	r2, [sp, #32]
 8005cf6:	331c      	adds	r3, #28
 8005cf8:	441a      	add	r2, r3
 8005cfa:	4498      	add	r8, r3
 8005cfc:	441e      	add	r6, r3
 8005cfe:	9208      	str	r2, [sp, #32]
 8005d00:	e792      	b.n	8005c28 <_dtoa_r+0x818>
 8005d02:	4603      	mov	r3, r0
 8005d04:	e7f6      	b.n	8005cf4 <_dtoa_r+0x8e4>
 8005d06:	9b07      	ldr	r3, [sp, #28]
 8005d08:	9704      	str	r7, [sp, #16]
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	dc20      	bgt.n	8005d50 <_dtoa_r+0x940>
 8005d0e:	9300      	str	r3, [sp, #0]
 8005d10:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d12:	2b02      	cmp	r3, #2
 8005d14:	dd1e      	ble.n	8005d54 <_dtoa_r+0x944>
 8005d16:	9b00      	ldr	r3, [sp, #0]
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	f47f aec0 	bne.w	8005a9e <_dtoa_r+0x68e>
 8005d1e:	4621      	mov	r1, r4
 8005d20:	2205      	movs	r2, #5
 8005d22:	4658      	mov	r0, fp
 8005d24:	f000 fa9a 	bl	800625c <__multadd>
 8005d28:	4601      	mov	r1, r0
 8005d2a:	4604      	mov	r4, r0
 8005d2c:	4648      	mov	r0, r9
 8005d2e:	f000 fcad 	bl	800668c <__mcmp>
 8005d32:	2800      	cmp	r0, #0
 8005d34:	f77f aeb3 	ble.w	8005a9e <_dtoa_r+0x68e>
 8005d38:	4656      	mov	r6, sl
 8005d3a:	2331      	movs	r3, #49	@ 0x31
 8005d3c:	f806 3b01 	strb.w	r3, [r6], #1
 8005d40:	9b04      	ldr	r3, [sp, #16]
 8005d42:	3301      	adds	r3, #1
 8005d44:	9304      	str	r3, [sp, #16]
 8005d46:	e6ae      	b.n	8005aa6 <_dtoa_r+0x696>
 8005d48:	9c07      	ldr	r4, [sp, #28]
 8005d4a:	9704      	str	r7, [sp, #16]
 8005d4c:	4625      	mov	r5, r4
 8005d4e:	e7f3      	b.n	8005d38 <_dtoa_r+0x928>
 8005d50:	9b07      	ldr	r3, [sp, #28]
 8005d52:	9300      	str	r3, [sp, #0]
 8005d54:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	f000 8104 	beq.w	8005f64 <_dtoa_r+0xb54>
 8005d5c:	2e00      	cmp	r6, #0
 8005d5e:	dd05      	ble.n	8005d6c <_dtoa_r+0x95c>
 8005d60:	4629      	mov	r1, r5
 8005d62:	4632      	mov	r2, r6
 8005d64:	4658      	mov	r0, fp
 8005d66:	f000 fc25 	bl	80065b4 <__lshift>
 8005d6a:	4605      	mov	r5, r0
 8005d6c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d05a      	beq.n	8005e28 <_dtoa_r+0xa18>
 8005d72:	6869      	ldr	r1, [r5, #4]
 8005d74:	4658      	mov	r0, fp
 8005d76:	f000 fa0f 	bl	8006198 <_Balloc>
 8005d7a:	4606      	mov	r6, r0
 8005d7c:	b928      	cbnz	r0, 8005d8a <_dtoa_r+0x97a>
 8005d7e:	4b84      	ldr	r3, [pc, #528]	@ (8005f90 <_dtoa_r+0xb80>)
 8005d80:	4602      	mov	r2, r0
 8005d82:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8005d86:	f7ff bb5a 	b.w	800543e <_dtoa_r+0x2e>
 8005d8a:	692a      	ldr	r2, [r5, #16]
 8005d8c:	3202      	adds	r2, #2
 8005d8e:	0092      	lsls	r2, r2, #2
 8005d90:	f105 010c 	add.w	r1, r5, #12
 8005d94:	300c      	adds	r0, #12
 8005d96:	f000 ffaf 	bl	8006cf8 <memcpy>
 8005d9a:	2201      	movs	r2, #1
 8005d9c:	4631      	mov	r1, r6
 8005d9e:	4658      	mov	r0, fp
 8005da0:	f000 fc08 	bl	80065b4 <__lshift>
 8005da4:	f10a 0301 	add.w	r3, sl, #1
 8005da8:	9307      	str	r3, [sp, #28]
 8005daa:	9b00      	ldr	r3, [sp, #0]
 8005dac:	4453      	add	r3, sl
 8005dae:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005db0:	9b02      	ldr	r3, [sp, #8]
 8005db2:	f003 0301 	and.w	r3, r3, #1
 8005db6:	462f      	mov	r7, r5
 8005db8:	930a      	str	r3, [sp, #40]	@ 0x28
 8005dba:	4605      	mov	r5, r0
 8005dbc:	9b07      	ldr	r3, [sp, #28]
 8005dbe:	4621      	mov	r1, r4
 8005dc0:	3b01      	subs	r3, #1
 8005dc2:	4648      	mov	r0, r9
 8005dc4:	9300      	str	r3, [sp, #0]
 8005dc6:	f7ff fa98 	bl	80052fa <quorem>
 8005dca:	4639      	mov	r1, r7
 8005dcc:	9002      	str	r0, [sp, #8]
 8005dce:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8005dd2:	4648      	mov	r0, r9
 8005dd4:	f000 fc5a 	bl	800668c <__mcmp>
 8005dd8:	462a      	mov	r2, r5
 8005dda:	9008      	str	r0, [sp, #32]
 8005ddc:	4621      	mov	r1, r4
 8005dde:	4658      	mov	r0, fp
 8005de0:	f000 fc70 	bl	80066c4 <__mdiff>
 8005de4:	68c2      	ldr	r2, [r0, #12]
 8005de6:	4606      	mov	r6, r0
 8005de8:	bb02      	cbnz	r2, 8005e2c <_dtoa_r+0xa1c>
 8005dea:	4601      	mov	r1, r0
 8005dec:	4648      	mov	r0, r9
 8005dee:	f000 fc4d 	bl	800668c <__mcmp>
 8005df2:	4602      	mov	r2, r0
 8005df4:	4631      	mov	r1, r6
 8005df6:	4658      	mov	r0, fp
 8005df8:	920e      	str	r2, [sp, #56]	@ 0x38
 8005dfa:	f000 fa0d 	bl	8006218 <_Bfree>
 8005dfe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e00:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005e02:	9e07      	ldr	r6, [sp, #28]
 8005e04:	ea43 0102 	orr.w	r1, r3, r2
 8005e08:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005e0a:	4319      	orrs	r1, r3
 8005e0c:	d110      	bne.n	8005e30 <_dtoa_r+0xa20>
 8005e0e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005e12:	d029      	beq.n	8005e68 <_dtoa_r+0xa58>
 8005e14:	9b08      	ldr	r3, [sp, #32]
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	dd02      	ble.n	8005e20 <_dtoa_r+0xa10>
 8005e1a:	9b02      	ldr	r3, [sp, #8]
 8005e1c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8005e20:	9b00      	ldr	r3, [sp, #0]
 8005e22:	f883 8000 	strb.w	r8, [r3]
 8005e26:	e63f      	b.n	8005aa8 <_dtoa_r+0x698>
 8005e28:	4628      	mov	r0, r5
 8005e2a:	e7bb      	b.n	8005da4 <_dtoa_r+0x994>
 8005e2c:	2201      	movs	r2, #1
 8005e2e:	e7e1      	b.n	8005df4 <_dtoa_r+0x9e4>
 8005e30:	9b08      	ldr	r3, [sp, #32]
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	db04      	blt.n	8005e40 <_dtoa_r+0xa30>
 8005e36:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005e38:	430b      	orrs	r3, r1
 8005e3a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005e3c:	430b      	orrs	r3, r1
 8005e3e:	d120      	bne.n	8005e82 <_dtoa_r+0xa72>
 8005e40:	2a00      	cmp	r2, #0
 8005e42:	dded      	ble.n	8005e20 <_dtoa_r+0xa10>
 8005e44:	4649      	mov	r1, r9
 8005e46:	2201      	movs	r2, #1
 8005e48:	4658      	mov	r0, fp
 8005e4a:	f000 fbb3 	bl	80065b4 <__lshift>
 8005e4e:	4621      	mov	r1, r4
 8005e50:	4681      	mov	r9, r0
 8005e52:	f000 fc1b 	bl	800668c <__mcmp>
 8005e56:	2800      	cmp	r0, #0
 8005e58:	dc03      	bgt.n	8005e62 <_dtoa_r+0xa52>
 8005e5a:	d1e1      	bne.n	8005e20 <_dtoa_r+0xa10>
 8005e5c:	f018 0f01 	tst.w	r8, #1
 8005e60:	d0de      	beq.n	8005e20 <_dtoa_r+0xa10>
 8005e62:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005e66:	d1d8      	bne.n	8005e1a <_dtoa_r+0xa0a>
 8005e68:	9a00      	ldr	r2, [sp, #0]
 8005e6a:	2339      	movs	r3, #57	@ 0x39
 8005e6c:	7013      	strb	r3, [r2, #0]
 8005e6e:	4633      	mov	r3, r6
 8005e70:	461e      	mov	r6, r3
 8005e72:	3b01      	subs	r3, #1
 8005e74:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8005e78:	2a39      	cmp	r2, #57	@ 0x39
 8005e7a:	d052      	beq.n	8005f22 <_dtoa_r+0xb12>
 8005e7c:	3201      	adds	r2, #1
 8005e7e:	701a      	strb	r2, [r3, #0]
 8005e80:	e612      	b.n	8005aa8 <_dtoa_r+0x698>
 8005e82:	2a00      	cmp	r2, #0
 8005e84:	dd07      	ble.n	8005e96 <_dtoa_r+0xa86>
 8005e86:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005e8a:	d0ed      	beq.n	8005e68 <_dtoa_r+0xa58>
 8005e8c:	9a00      	ldr	r2, [sp, #0]
 8005e8e:	f108 0301 	add.w	r3, r8, #1
 8005e92:	7013      	strb	r3, [r2, #0]
 8005e94:	e608      	b.n	8005aa8 <_dtoa_r+0x698>
 8005e96:	9b07      	ldr	r3, [sp, #28]
 8005e98:	9a07      	ldr	r2, [sp, #28]
 8005e9a:	f803 8c01 	strb.w	r8, [r3, #-1]
 8005e9e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005ea0:	4293      	cmp	r3, r2
 8005ea2:	d028      	beq.n	8005ef6 <_dtoa_r+0xae6>
 8005ea4:	4649      	mov	r1, r9
 8005ea6:	2300      	movs	r3, #0
 8005ea8:	220a      	movs	r2, #10
 8005eaa:	4658      	mov	r0, fp
 8005eac:	f000 f9d6 	bl	800625c <__multadd>
 8005eb0:	42af      	cmp	r7, r5
 8005eb2:	4681      	mov	r9, r0
 8005eb4:	f04f 0300 	mov.w	r3, #0
 8005eb8:	f04f 020a 	mov.w	r2, #10
 8005ebc:	4639      	mov	r1, r7
 8005ebe:	4658      	mov	r0, fp
 8005ec0:	d107      	bne.n	8005ed2 <_dtoa_r+0xac2>
 8005ec2:	f000 f9cb 	bl	800625c <__multadd>
 8005ec6:	4607      	mov	r7, r0
 8005ec8:	4605      	mov	r5, r0
 8005eca:	9b07      	ldr	r3, [sp, #28]
 8005ecc:	3301      	adds	r3, #1
 8005ece:	9307      	str	r3, [sp, #28]
 8005ed0:	e774      	b.n	8005dbc <_dtoa_r+0x9ac>
 8005ed2:	f000 f9c3 	bl	800625c <__multadd>
 8005ed6:	4629      	mov	r1, r5
 8005ed8:	4607      	mov	r7, r0
 8005eda:	2300      	movs	r3, #0
 8005edc:	220a      	movs	r2, #10
 8005ede:	4658      	mov	r0, fp
 8005ee0:	f000 f9bc 	bl	800625c <__multadd>
 8005ee4:	4605      	mov	r5, r0
 8005ee6:	e7f0      	b.n	8005eca <_dtoa_r+0xaba>
 8005ee8:	9b00      	ldr	r3, [sp, #0]
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	bfcc      	ite	gt
 8005eee:	461e      	movgt	r6, r3
 8005ef0:	2601      	movle	r6, #1
 8005ef2:	4456      	add	r6, sl
 8005ef4:	2700      	movs	r7, #0
 8005ef6:	4649      	mov	r1, r9
 8005ef8:	2201      	movs	r2, #1
 8005efa:	4658      	mov	r0, fp
 8005efc:	f000 fb5a 	bl	80065b4 <__lshift>
 8005f00:	4621      	mov	r1, r4
 8005f02:	4681      	mov	r9, r0
 8005f04:	f000 fbc2 	bl	800668c <__mcmp>
 8005f08:	2800      	cmp	r0, #0
 8005f0a:	dcb0      	bgt.n	8005e6e <_dtoa_r+0xa5e>
 8005f0c:	d102      	bne.n	8005f14 <_dtoa_r+0xb04>
 8005f0e:	f018 0f01 	tst.w	r8, #1
 8005f12:	d1ac      	bne.n	8005e6e <_dtoa_r+0xa5e>
 8005f14:	4633      	mov	r3, r6
 8005f16:	461e      	mov	r6, r3
 8005f18:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005f1c:	2a30      	cmp	r2, #48	@ 0x30
 8005f1e:	d0fa      	beq.n	8005f16 <_dtoa_r+0xb06>
 8005f20:	e5c2      	b.n	8005aa8 <_dtoa_r+0x698>
 8005f22:	459a      	cmp	sl, r3
 8005f24:	d1a4      	bne.n	8005e70 <_dtoa_r+0xa60>
 8005f26:	9b04      	ldr	r3, [sp, #16]
 8005f28:	3301      	adds	r3, #1
 8005f2a:	9304      	str	r3, [sp, #16]
 8005f2c:	2331      	movs	r3, #49	@ 0x31
 8005f2e:	f88a 3000 	strb.w	r3, [sl]
 8005f32:	e5b9      	b.n	8005aa8 <_dtoa_r+0x698>
 8005f34:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005f36:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8005f94 <_dtoa_r+0xb84>
 8005f3a:	b11b      	cbz	r3, 8005f44 <_dtoa_r+0xb34>
 8005f3c:	f10a 0308 	add.w	r3, sl, #8
 8005f40:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8005f42:	6013      	str	r3, [r2, #0]
 8005f44:	4650      	mov	r0, sl
 8005f46:	b019      	add	sp, #100	@ 0x64
 8005f48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f4c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f4e:	2b01      	cmp	r3, #1
 8005f50:	f77f ae37 	ble.w	8005bc2 <_dtoa_r+0x7b2>
 8005f54:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005f56:	930a      	str	r3, [sp, #40]	@ 0x28
 8005f58:	2001      	movs	r0, #1
 8005f5a:	e655      	b.n	8005c08 <_dtoa_r+0x7f8>
 8005f5c:	9b00      	ldr	r3, [sp, #0]
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	f77f aed6 	ble.w	8005d10 <_dtoa_r+0x900>
 8005f64:	4656      	mov	r6, sl
 8005f66:	4621      	mov	r1, r4
 8005f68:	4648      	mov	r0, r9
 8005f6a:	f7ff f9c6 	bl	80052fa <quorem>
 8005f6e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8005f72:	f806 8b01 	strb.w	r8, [r6], #1
 8005f76:	9b00      	ldr	r3, [sp, #0]
 8005f78:	eba6 020a 	sub.w	r2, r6, sl
 8005f7c:	4293      	cmp	r3, r2
 8005f7e:	ddb3      	ble.n	8005ee8 <_dtoa_r+0xad8>
 8005f80:	4649      	mov	r1, r9
 8005f82:	2300      	movs	r3, #0
 8005f84:	220a      	movs	r2, #10
 8005f86:	4658      	mov	r0, fp
 8005f88:	f000 f968 	bl	800625c <__multadd>
 8005f8c:	4681      	mov	r9, r0
 8005f8e:	e7ea      	b.n	8005f66 <_dtoa_r+0xb56>
 8005f90:	08007574 	.word	0x08007574
 8005f94:	080074f8 	.word	0x080074f8

08005f98 <_free_r>:
 8005f98:	b538      	push	{r3, r4, r5, lr}
 8005f9a:	4605      	mov	r5, r0
 8005f9c:	2900      	cmp	r1, #0
 8005f9e:	d041      	beq.n	8006024 <_free_r+0x8c>
 8005fa0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005fa4:	1f0c      	subs	r4, r1, #4
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	bfb8      	it	lt
 8005faa:	18e4      	addlt	r4, r4, r3
 8005fac:	f000 f8e8 	bl	8006180 <__malloc_lock>
 8005fb0:	4a1d      	ldr	r2, [pc, #116]	@ (8006028 <_free_r+0x90>)
 8005fb2:	6813      	ldr	r3, [r2, #0]
 8005fb4:	b933      	cbnz	r3, 8005fc4 <_free_r+0x2c>
 8005fb6:	6063      	str	r3, [r4, #4]
 8005fb8:	6014      	str	r4, [r2, #0]
 8005fba:	4628      	mov	r0, r5
 8005fbc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005fc0:	f000 b8e4 	b.w	800618c <__malloc_unlock>
 8005fc4:	42a3      	cmp	r3, r4
 8005fc6:	d908      	bls.n	8005fda <_free_r+0x42>
 8005fc8:	6820      	ldr	r0, [r4, #0]
 8005fca:	1821      	adds	r1, r4, r0
 8005fcc:	428b      	cmp	r3, r1
 8005fce:	bf01      	itttt	eq
 8005fd0:	6819      	ldreq	r1, [r3, #0]
 8005fd2:	685b      	ldreq	r3, [r3, #4]
 8005fd4:	1809      	addeq	r1, r1, r0
 8005fd6:	6021      	streq	r1, [r4, #0]
 8005fd8:	e7ed      	b.n	8005fb6 <_free_r+0x1e>
 8005fda:	461a      	mov	r2, r3
 8005fdc:	685b      	ldr	r3, [r3, #4]
 8005fde:	b10b      	cbz	r3, 8005fe4 <_free_r+0x4c>
 8005fe0:	42a3      	cmp	r3, r4
 8005fe2:	d9fa      	bls.n	8005fda <_free_r+0x42>
 8005fe4:	6811      	ldr	r1, [r2, #0]
 8005fe6:	1850      	adds	r0, r2, r1
 8005fe8:	42a0      	cmp	r0, r4
 8005fea:	d10b      	bne.n	8006004 <_free_r+0x6c>
 8005fec:	6820      	ldr	r0, [r4, #0]
 8005fee:	4401      	add	r1, r0
 8005ff0:	1850      	adds	r0, r2, r1
 8005ff2:	4283      	cmp	r3, r0
 8005ff4:	6011      	str	r1, [r2, #0]
 8005ff6:	d1e0      	bne.n	8005fba <_free_r+0x22>
 8005ff8:	6818      	ldr	r0, [r3, #0]
 8005ffa:	685b      	ldr	r3, [r3, #4]
 8005ffc:	6053      	str	r3, [r2, #4]
 8005ffe:	4408      	add	r0, r1
 8006000:	6010      	str	r0, [r2, #0]
 8006002:	e7da      	b.n	8005fba <_free_r+0x22>
 8006004:	d902      	bls.n	800600c <_free_r+0x74>
 8006006:	230c      	movs	r3, #12
 8006008:	602b      	str	r3, [r5, #0]
 800600a:	e7d6      	b.n	8005fba <_free_r+0x22>
 800600c:	6820      	ldr	r0, [r4, #0]
 800600e:	1821      	adds	r1, r4, r0
 8006010:	428b      	cmp	r3, r1
 8006012:	bf04      	itt	eq
 8006014:	6819      	ldreq	r1, [r3, #0]
 8006016:	685b      	ldreq	r3, [r3, #4]
 8006018:	6063      	str	r3, [r4, #4]
 800601a:	bf04      	itt	eq
 800601c:	1809      	addeq	r1, r1, r0
 800601e:	6021      	streq	r1, [r4, #0]
 8006020:	6054      	str	r4, [r2, #4]
 8006022:	e7ca      	b.n	8005fba <_free_r+0x22>
 8006024:	bd38      	pop	{r3, r4, r5, pc}
 8006026:	bf00      	nop
 8006028:	20000474 	.word	0x20000474

0800602c <malloc>:
 800602c:	4b02      	ldr	r3, [pc, #8]	@ (8006038 <malloc+0xc>)
 800602e:	4601      	mov	r1, r0
 8006030:	6818      	ldr	r0, [r3, #0]
 8006032:	f000 b825 	b.w	8006080 <_malloc_r>
 8006036:	bf00      	nop
 8006038:	20000018 	.word	0x20000018

0800603c <sbrk_aligned>:
 800603c:	b570      	push	{r4, r5, r6, lr}
 800603e:	4e0f      	ldr	r6, [pc, #60]	@ (800607c <sbrk_aligned+0x40>)
 8006040:	460c      	mov	r4, r1
 8006042:	6831      	ldr	r1, [r6, #0]
 8006044:	4605      	mov	r5, r0
 8006046:	b911      	cbnz	r1, 800604e <sbrk_aligned+0x12>
 8006048:	f000 fe46 	bl	8006cd8 <_sbrk_r>
 800604c:	6030      	str	r0, [r6, #0]
 800604e:	4621      	mov	r1, r4
 8006050:	4628      	mov	r0, r5
 8006052:	f000 fe41 	bl	8006cd8 <_sbrk_r>
 8006056:	1c43      	adds	r3, r0, #1
 8006058:	d103      	bne.n	8006062 <sbrk_aligned+0x26>
 800605a:	f04f 34ff 	mov.w	r4, #4294967295
 800605e:	4620      	mov	r0, r4
 8006060:	bd70      	pop	{r4, r5, r6, pc}
 8006062:	1cc4      	adds	r4, r0, #3
 8006064:	f024 0403 	bic.w	r4, r4, #3
 8006068:	42a0      	cmp	r0, r4
 800606a:	d0f8      	beq.n	800605e <sbrk_aligned+0x22>
 800606c:	1a21      	subs	r1, r4, r0
 800606e:	4628      	mov	r0, r5
 8006070:	f000 fe32 	bl	8006cd8 <_sbrk_r>
 8006074:	3001      	adds	r0, #1
 8006076:	d1f2      	bne.n	800605e <sbrk_aligned+0x22>
 8006078:	e7ef      	b.n	800605a <sbrk_aligned+0x1e>
 800607a:	bf00      	nop
 800607c:	20000470 	.word	0x20000470

08006080 <_malloc_r>:
 8006080:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006084:	1ccd      	adds	r5, r1, #3
 8006086:	f025 0503 	bic.w	r5, r5, #3
 800608a:	3508      	adds	r5, #8
 800608c:	2d0c      	cmp	r5, #12
 800608e:	bf38      	it	cc
 8006090:	250c      	movcc	r5, #12
 8006092:	2d00      	cmp	r5, #0
 8006094:	4606      	mov	r6, r0
 8006096:	db01      	blt.n	800609c <_malloc_r+0x1c>
 8006098:	42a9      	cmp	r1, r5
 800609a:	d904      	bls.n	80060a6 <_malloc_r+0x26>
 800609c:	230c      	movs	r3, #12
 800609e:	6033      	str	r3, [r6, #0]
 80060a0:	2000      	movs	r0, #0
 80060a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80060a6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800617c <_malloc_r+0xfc>
 80060aa:	f000 f869 	bl	8006180 <__malloc_lock>
 80060ae:	f8d8 3000 	ldr.w	r3, [r8]
 80060b2:	461c      	mov	r4, r3
 80060b4:	bb44      	cbnz	r4, 8006108 <_malloc_r+0x88>
 80060b6:	4629      	mov	r1, r5
 80060b8:	4630      	mov	r0, r6
 80060ba:	f7ff ffbf 	bl	800603c <sbrk_aligned>
 80060be:	1c43      	adds	r3, r0, #1
 80060c0:	4604      	mov	r4, r0
 80060c2:	d158      	bne.n	8006176 <_malloc_r+0xf6>
 80060c4:	f8d8 4000 	ldr.w	r4, [r8]
 80060c8:	4627      	mov	r7, r4
 80060ca:	2f00      	cmp	r7, #0
 80060cc:	d143      	bne.n	8006156 <_malloc_r+0xd6>
 80060ce:	2c00      	cmp	r4, #0
 80060d0:	d04b      	beq.n	800616a <_malloc_r+0xea>
 80060d2:	6823      	ldr	r3, [r4, #0]
 80060d4:	4639      	mov	r1, r7
 80060d6:	4630      	mov	r0, r6
 80060d8:	eb04 0903 	add.w	r9, r4, r3
 80060dc:	f000 fdfc 	bl	8006cd8 <_sbrk_r>
 80060e0:	4581      	cmp	r9, r0
 80060e2:	d142      	bne.n	800616a <_malloc_r+0xea>
 80060e4:	6821      	ldr	r1, [r4, #0]
 80060e6:	1a6d      	subs	r5, r5, r1
 80060e8:	4629      	mov	r1, r5
 80060ea:	4630      	mov	r0, r6
 80060ec:	f7ff ffa6 	bl	800603c <sbrk_aligned>
 80060f0:	3001      	adds	r0, #1
 80060f2:	d03a      	beq.n	800616a <_malloc_r+0xea>
 80060f4:	6823      	ldr	r3, [r4, #0]
 80060f6:	442b      	add	r3, r5
 80060f8:	6023      	str	r3, [r4, #0]
 80060fa:	f8d8 3000 	ldr.w	r3, [r8]
 80060fe:	685a      	ldr	r2, [r3, #4]
 8006100:	bb62      	cbnz	r2, 800615c <_malloc_r+0xdc>
 8006102:	f8c8 7000 	str.w	r7, [r8]
 8006106:	e00f      	b.n	8006128 <_malloc_r+0xa8>
 8006108:	6822      	ldr	r2, [r4, #0]
 800610a:	1b52      	subs	r2, r2, r5
 800610c:	d420      	bmi.n	8006150 <_malloc_r+0xd0>
 800610e:	2a0b      	cmp	r2, #11
 8006110:	d917      	bls.n	8006142 <_malloc_r+0xc2>
 8006112:	1961      	adds	r1, r4, r5
 8006114:	42a3      	cmp	r3, r4
 8006116:	6025      	str	r5, [r4, #0]
 8006118:	bf18      	it	ne
 800611a:	6059      	strne	r1, [r3, #4]
 800611c:	6863      	ldr	r3, [r4, #4]
 800611e:	bf08      	it	eq
 8006120:	f8c8 1000 	streq.w	r1, [r8]
 8006124:	5162      	str	r2, [r4, r5]
 8006126:	604b      	str	r3, [r1, #4]
 8006128:	4630      	mov	r0, r6
 800612a:	f000 f82f 	bl	800618c <__malloc_unlock>
 800612e:	f104 000b 	add.w	r0, r4, #11
 8006132:	1d23      	adds	r3, r4, #4
 8006134:	f020 0007 	bic.w	r0, r0, #7
 8006138:	1ac2      	subs	r2, r0, r3
 800613a:	bf1c      	itt	ne
 800613c:	1a1b      	subne	r3, r3, r0
 800613e:	50a3      	strne	r3, [r4, r2]
 8006140:	e7af      	b.n	80060a2 <_malloc_r+0x22>
 8006142:	6862      	ldr	r2, [r4, #4]
 8006144:	42a3      	cmp	r3, r4
 8006146:	bf0c      	ite	eq
 8006148:	f8c8 2000 	streq.w	r2, [r8]
 800614c:	605a      	strne	r2, [r3, #4]
 800614e:	e7eb      	b.n	8006128 <_malloc_r+0xa8>
 8006150:	4623      	mov	r3, r4
 8006152:	6864      	ldr	r4, [r4, #4]
 8006154:	e7ae      	b.n	80060b4 <_malloc_r+0x34>
 8006156:	463c      	mov	r4, r7
 8006158:	687f      	ldr	r7, [r7, #4]
 800615a:	e7b6      	b.n	80060ca <_malloc_r+0x4a>
 800615c:	461a      	mov	r2, r3
 800615e:	685b      	ldr	r3, [r3, #4]
 8006160:	42a3      	cmp	r3, r4
 8006162:	d1fb      	bne.n	800615c <_malloc_r+0xdc>
 8006164:	2300      	movs	r3, #0
 8006166:	6053      	str	r3, [r2, #4]
 8006168:	e7de      	b.n	8006128 <_malloc_r+0xa8>
 800616a:	230c      	movs	r3, #12
 800616c:	6033      	str	r3, [r6, #0]
 800616e:	4630      	mov	r0, r6
 8006170:	f000 f80c 	bl	800618c <__malloc_unlock>
 8006174:	e794      	b.n	80060a0 <_malloc_r+0x20>
 8006176:	6005      	str	r5, [r0, #0]
 8006178:	e7d6      	b.n	8006128 <_malloc_r+0xa8>
 800617a:	bf00      	nop
 800617c:	20000474 	.word	0x20000474

08006180 <__malloc_lock>:
 8006180:	4801      	ldr	r0, [pc, #4]	@ (8006188 <__malloc_lock+0x8>)
 8006182:	f7ff b8b8 	b.w	80052f6 <__retarget_lock_acquire_recursive>
 8006186:	bf00      	nop
 8006188:	2000046c 	.word	0x2000046c

0800618c <__malloc_unlock>:
 800618c:	4801      	ldr	r0, [pc, #4]	@ (8006194 <__malloc_unlock+0x8>)
 800618e:	f7ff b8b3 	b.w	80052f8 <__retarget_lock_release_recursive>
 8006192:	bf00      	nop
 8006194:	2000046c 	.word	0x2000046c

08006198 <_Balloc>:
 8006198:	b570      	push	{r4, r5, r6, lr}
 800619a:	69c6      	ldr	r6, [r0, #28]
 800619c:	4604      	mov	r4, r0
 800619e:	460d      	mov	r5, r1
 80061a0:	b976      	cbnz	r6, 80061c0 <_Balloc+0x28>
 80061a2:	2010      	movs	r0, #16
 80061a4:	f7ff ff42 	bl	800602c <malloc>
 80061a8:	4602      	mov	r2, r0
 80061aa:	61e0      	str	r0, [r4, #28]
 80061ac:	b920      	cbnz	r0, 80061b8 <_Balloc+0x20>
 80061ae:	4b18      	ldr	r3, [pc, #96]	@ (8006210 <_Balloc+0x78>)
 80061b0:	4818      	ldr	r0, [pc, #96]	@ (8006214 <_Balloc+0x7c>)
 80061b2:	216b      	movs	r1, #107	@ 0x6b
 80061b4:	f000 fdae 	bl	8006d14 <__assert_func>
 80061b8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80061bc:	6006      	str	r6, [r0, #0]
 80061be:	60c6      	str	r6, [r0, #12]
 80061c0:	69e6      	ldr	r6, [r4, #28]
 80061c2:	68f3      	ldr	r3, [r6, #12]
 80061c4:	b183      	cbz	r3, 80061e8 <_Balloc+0x50>
 80061c6:	69e3      	ldr	r3, [r4, #28]
 80061c8:	68db      	ldr	r3, [r3, #12]
 80061ca:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80061ce:	b9b8      	cbnz	r0, 8006200 <_Balloc+0x68>
 80061d0:	2101      	movs	r1, #1
 80061d2:	fa01 f605 	lsl.w	r6, r1, r5
 80061d6:	1d72      	adds	r2, r6, #5
 80061d8:	0092      	lsls	r2, r2, #2
 80061da:	4620      	mov	r0, r4
 80061dc:	f000 fdb8 	bl	8006d50 <_calloc_r>
 80061e0:	b160      	cbz	r0, 80061fc <_Balloc+0x64>
 80061e2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80061e6:	e00e      	b.n	8006206 <_Balloc+0x6e>
 80061e8:	2221      	movs	r2, #33	@ 0x21
 80061ea:	2104      	movs	r1, #4
 80061ec:	4620      	mov	r0, r4
 80061ee:	f000 fdaf 	bl	8006d50 <_calloc_r>
 80061f2:	69e3      	ldr	r3, [r4, #28]
 80061f4:	60f0      	str	r0, [r6, #12]
 80061f6:	68db      	ldr	r3, [r3, #12]
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d1e4      	bne.n	80061c6 <_Balloc+0x2e>
 80061fc:	2000      	movs	r0, #0
 80061fe:	bd70      	pop	{r4, r5, r6, pc}
 8006200:	6802      	ldr	r2, [r0, #0]
 8006202:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006206:	2300      	movs	r3, #0
 8006208:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800620c:	e7f7      	b.n	80061fe <_Balloc+0x66>
 800620e:	bf00      	nop
 8006210:	08007505 	.word	0x08007505
 8006214:	08007585 	.word	0x08007585

08006218 <_Bfree>:
 8006218:	b570      	push	{r4, r5, r6, lr}
 800621a:	69c6      	ldr	r6, [r0, #28]
 800621c:	4605      	mov	r5, r0
 800621e:	460c      	mov	r4, r1
 8006220:	b976      	cbnz	r6, 8006240 <_Bfree+0x28>
 8006222:	2010      	movs	r0, #16
 8006224:	f7ff ff02 	bl	800602c <malloc>
 8006228:	4602      	mov	r2, r0
 800622a:	61e8      	str	r0, [r5, #28]
 800622c:	b920      	cbnz	r0, 8006238 <_Bfree+0x20>
 800622e:	4b09      	ldr	r3, [pc, #36]	@ (8006254 <_Bfree+0x3c>)
 8006230:	4809      	ldr	r0, [pc, #36]	@ (8006258 <_Bfree+0x40>)
 8006232:	218f      	movs	r1, #143	@ 0x8f
 8006234:	f000 fd6e 	bl	8006d14 <__assert_func>
 8006238:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800623c:	6006      	str	r6, [r0, #0]
 800623e:	60c6      	str	r6, [r0, #12]
 8006240:	b13c      	cbz	r4, 8006252 <_Bfree+0x3a>
 8006242:	69eb      	ldr	r3, [r5, #28]
 8006244:	6862      	ldr	r2, [r4, #4]
 8006246:	68db      	ldr	r3, [r3, #12]
 8006248:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800624c:	6021      	str	r1, [r4, #0]
 800624e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006252:	bd70      	pop	{r4, r5, r6, pc}
 8006254:	08007505 	.word	0x08007505
 8006258:	08007585 	.word	0x08007585

0800625c <__multadd>:
 800625c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006260:	690d      	ldr	r5, [r1, #16]
 8006262:	4607      	mov	r7, r0
 8006264:	460c      	mov	r4, r1
 8006266:	461e      	mov	r6, r3
 8006268:	f101 0c14 	add.w	ip, r1, #20
 800626c:	2000      	movs	r0, #0
 800626e:	f8dc 3000 	ldr.w	r3, [ip]
 8006272:	b299      	uxth	r1, r3
 8006274:	fb02 6101 	mla	r1, r2, r1, r6
 8006278:	0c1e      	lsrs	r6, r3, #16
 800627a:	0c0b      	lsrs	r3, r1, #16
 800627c:	fb02 3306 	mla	r3, r2, r6, r3
 8006280:	b289      	uxth	r1, r1
 8006282:	3001      	adds	r0, #1
 8006284:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006288:	4285      	cmp	r5, r0
 800628a:	f84c 1b04 	str.w	r1, [ip], #4
 800628e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006292:	dcec      	bgt.n	800626e <__multadd+0x12>
 8006294:	b30e      	cbz	r6, 80062da <__multadd+0x7e>
 8006296:	68a3      	ldr	r3, [r4, #8]
 8006298:	42ab      	cmp	r3, r5
 800629a:	dc19      	bgt.n	80062d0 <__multadd+0x74>
 800629c:	6861      	ldr	r1, [r4, #4]
 800629e:	4638      	mov	r0, r7
 80062a0:	3101      	adds	r1, #1
 80062a2:	f7ff ff79 	bl	8006198 <_Balloc>
 80062a6:	4680      	mov	r8, r0
 80062a8:	b928      	cbnz	r0, 80062b6 <__multadd+0x5a>
 80062aa:	4602      	mov	r2, r0
 80062ac:	4b0c      	ldr	r3, [pc, #48]	@ (80062e0 <__multadd+0x84>)
 80062ae:	480d      	ldr	r0, [pc, #52]	@ (80062e4 <__multadd+0x88>)
 80062b0:	21ba      	movs	r1, #186	@ 0xba
 80062b2:	f000 fd2f 	bl	8006d14 <__assert_func>
 80062b6:	6922      	ldr	r2, [r4, #16]
 80062b8:	3202      	adds	r2, #2
 80062ba:	f104 010c 	add.w	r1, r4, #12
 80062be:	0092      	lsls	r2, r2, #2
 80062c0:	300c      	adds	r0, #12
 80062c2:	f000 fd19 	bl	8006cf8 <memcpy>
 80062c6:	4621      	mov	r1, r4
 80062c8:	4638      	mov	r0, r7
 80062ca:	f7ff ffa5 	bl	8006218 <_Bfree>
 80062ce:	4644      	mov	r4, r8
 80062d0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80062d4:	3501      	adds	r5, #1
 80062d6:	615e      	str	r6, [r3, #20]
 80062d8:	6125      	str	r5, [r4, #16]
 80062da:	4620      	mov	r0, r4
 80062dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80062e0:	08007574 	.word	0x08007574
 80062e4:	08007585 	.word	0x08007585

080062e8 <__hi0bits>:
 80062e8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80062ec:	4603      	mov	r3, r0
 80062ee:	bf36      	itet	cc
 80062f0:	0403      	lslcc	r3, r0, #16
 80062f2:	2000      	movcs	r0, #0
 80062f4:	2010      	movcc	r0, #16
 80062f6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80062fa:	bf3c      	itt	cc
 80062fc:	021b      	lslcc	r3, r3, #8
 80062fe:	3008      	addcc	r0, #8
 8006300:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006304:	bf3c      	itt	cc
 8006306:	011b      	lslcc	r3, r3, #4
 8006308:	3004      	addcc	r0, #4
 800630a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800630e:	bf3c      	itt	cc
 8006310:	009b      	lslcc	r3, r3, #2
 8006312:	3002      	addcc	r0, #2
 8006314:	2b00      	cmp	r3, #0
 8006316:	db05      	blt.n	8006324 <__hi0bits+0x3c>
 8006318:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800631c:	f100 0001 	add.w	r0, r0, #1
 8006320:	bf08      	it	eq
 8006322:	2020      	moveq	r0, #32
 8006324:	4770      	bx	lr

08006326 <__lo0bits>:
 8006326:	6803      	ldr	r3, [r0, #0]
 8006328:	4602      	mov	r2, r0
 800632a:	f013 0007 	ands.w	r0, r3, #7
 800632e:	d00b      	beq.n	8006348 <__lo0bits+0x22>
 8006330:	07d9      	lsls	r1, r3, #31
 8006332:	d421      	bmi.n	8006378 <__lo0bits+0x52>
 8006334:	0798      	lsls	r0, r3, #30
 8006336:	bf49      	itett	mi
 8006338:	085b      	lsrmi	r3, r3, #1
 800633a:	089b      	lsrpl	r3, r3, #2
 800633c:	2001      	movmi	r0, #1
 800633e:	6013      	strmi	r3, [r2, #0]
 8006340:	bf5c      	itt	pl
 8006342:	6013      	strpl	r3, [r2, #0]
 8006344:	2002      	movpl	r0, #2
 8006346:	4770      	bx	lr
 8006348:	b299      	uxth	r1, r3
 800634a:	b909      	cbnz	r1, 8006350 <__lo0bits+0x2a>
 800634c:	0c1b      	lsrs	r3, r3, #16
 800634e:	2010      	movs	r0, #16
 8006350:	b2d9      	uxtb	r1, r3
 8006352:	b909      	cbnz	r1, 8006358 <__lo0bits+0x32>
 8006354:	3008      	adds	r0, #8
 8006356:	0a1b      	lsrs	r3, r3, #8
 8006358:	0719      	lsls	r1, r3, #28
 800635a:	bf04      	itt	eq
 800635c:	091b      	lsreq	r3, r3, #4
 800635e:	3004      	addeq	r0, #4
 8006360:	0799      	lsls	r1, r3, #30
 8006362:	bf04      	itt	eq
 8006364:	089b      	lsreq	r3, r3, #2
 8006366:	3002      	addeq	r0, #2
 8006368:	07d9      	lsls	r1, r3, #31
 800636a:	d403      	bmi.n	8006374 <__lo0bits+0x4e>
 800636c:	085b      	lsrs	r3, r3, #1
 800636e:	f100 0001 	add.w	r0, r0, #1
 8006372:	d003      	beq.n	800637c <__lo0bits+0x56>
 8006374:	6013      	str	r3, [r2, #0]
 8006376:	4770      	bx	lr
 8006378:	2000      	movs	r0, #0
 800637a:	4770      	bx	lr
 800637c:	2020      	movs	r0, #32
 800637e:	4770      	bx	lr

08006380 <__i2b>:
 8006380:	b510      	push	{r4, lr}
 8006382:	460c      	mov	r4, r1
 8006384:	2101      	movs	r1, #1
 8006386:	f7ff ff07 	bl	8006198 <_Balloc>
 800638a:	4602      	mov	r2, r0
 800638c:	b928      	cbnz	r0, 800639a <__i2b+0x1a>
 800638e:	4b05      	ldr	r3, [pc, #20]	@ (80063a4 <__i2b+0x24>)
 8006390:	4805      	ldr	r0, [pc, #20]	@ (80063a8 <__i2b+0x28>)
 8006392:	f240 1145 	movw	r1, #325	@ 0x145
 8006396:	f000 fcbd 	bl	8006d14 <__assert_func>
 800639a:	2301      	movs	r3, #1
 800639c:	6144      	str	r4, [r0, #20]
 800639e:	6103      	str	r3, [r0, #16]
 80063a0:	bd10      	pop	{r4, pc}
 80063a2:	bf00      	nop
 80063a4:	08007574 	.word	0x08007574
 80063a8:	08007585 	.word	0x08007585

080063ac <__multiply>:
 80063ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063b0:	4614      	mov	r4, r2
 80063b2:	690a      	ldr	r2, [r1, #16]
 80063b4:	6923      	ldr	r3, [r4, #16]
 80063b6:	429a      	cmp	r2, r3
 80063b8:	bfa8      	it	ge
 80063ba:	4623      	movge	r3, r4
 80063bc:	460f      	mov	r7, r1
 80063be:	bfa4      	itt	ge
 80063c0:	460c      	movge	r4, r1
 80063c2:	461f      	movge	r7, r3
 80063c4:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80063c8:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80063cc:	68a3      	ldr	r3, [r4, #8]
 80063ce:	6861      	ldr	r1, [r4, #4]
 80063d0:	eb0a 0609 	add.w	r6, sl, r9
 80063d4:	42b3      	cmp	r3, r6
 80063d6:	b085      	sub	sp, #20
 80063d8:	bfb8      	it	lt
 80063da:	3101      	addlt	r1, #1
 80063dc:	f7ff fedc 	bl	8006198 <_Balloc>
 80063e0:	b930      	cbnz	r0, 80063f0 <__multiply+0x44>
 80063e2:	4602      	mov	r2, r0
 80063e4:	4b44      	ldr	r3, [pc, #272]	@ (80064f8 <__multiply+0x14c>)
 80063e6:	4845      	ldr	r0, [pc, #276]	@ (80064fc <__multiply+0x150>)
 80063e8:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80063ec:	f000 fc92 	bl	8006d14 <__assert_func>
 80063f0:	f100 0514 	add.w	r5, r0, #20
 80063f4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80063f8:	462b      	mov	r3, r5
 80063fa:	2200      	movs	r2, #0
 80063fc:	4543      	cmp	r3, r8
 80063fe:	d321      	bcc.n	8006444 <__multiply+0x98>
 8006400:	f107 0114 	add.w	r1, r7, #20
 8006404:	f104 0214 	add.w	r2, r4, #20
 8006408:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800640c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8006410:	9302      	str	r3, [sp, #8]
 8006412:	1b13      	subs	r3, r2, r4
 8006414:	3b15      	subs	r3, #21
 8006416:	f023 0303 	bic.w	r3, r3, #3
 800641a:	3304      	adds	r3, #4
 800641c:	f104 0715 	add.w	r7, r4, #21
 8006420:	42ba      	cmp	r2, r7
 8006422:	bf38      	it	cc
 8006424:	2304      	movcc	r3, #4
 8006426:	9301      	str	r3, [sp, #4]
 8006428:	9b02      	ldr	r3, [sp, #8]
 800642a:	9103      	str	r1, [sp, #12]
 800642c:	428b      	cmp	r3, r1
 800642e:	d80c      	bhi.n	800644a <__multiply+0x9e>
 8006430:	2e00      	cmp	r6, #0
 8006432:	dd03      	ble.n	800643c <__multiply+0x90>
 8006434:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006438:	2b00      	cmp	r3, #0
 800643a:	d05b      	beq.n	80064f4 <__multiply+0x148>
 800643c:	6106      	str	r6, [r0, #16]
 800643e:	b005      	add	sp, #20
 8006440:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006444:	f843 2b04 	str.w	r2, [r3], #4
 8006448:	e7d8      	b.n	80063fc <__multiply+0x50>
 800644a:	f8b1 a000 	ldrh.w	sl, [r1]
 800644e:	f1ba 0f00 	cmp.w	sl, #0
 8006452:	d024      	beq.n	800649e <__multiply+0xf2>
 8006454:	f104 0e14 	add.w	lr, r4, #20
 8006458:	46a9      	mov	r9, r5
 800645a:	f04f 0c00 	mov.w	ip, #0
 800645e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8006462:	f8d9 3000 	ldr.w	r3, [r9]
 8006466:	fa1f fb87 	uxth.w	fp, r7
 800646a:	b29b      	uxth	r3, r3
 800646c:	fb0a 330b 	mla	r3, sl, fp, r3
 8006470:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8006474:	f8d9 7000 	ldr.w	r7, [r9]
 8006478:	4463      	add	r3, ip
 800647a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800647e:	fb0a c70b 	mla	r7, sl, fp, ip
 8006482:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8006486:	b29b      	uxth	r3, r3
 8006488:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800648c:	4572      	cmp	r2, lr
 800648e:	f849 3b04 	str.w	r3, [r9], #4
 8006492:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8006496:	d8e2      	bhi.n	800645e <__multiply+0xb2>
 8006498:	9b01      	ldr	r3, [sp, #4]
 800649a:	f845 c003 	str.w	ip, [r5, r3]
 800649e:	9b03      	ldr	r3, [sp, #12]
 80064a0:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80064a4:	3104      	adds	r1, #4
 80064a6:	f1b9 0f00 	cmp.w	r9, #0
 80064aa:	d021      	beq.n	80064f0 <__multiply+0x144>
 80064ac:	682b      	ldr	r3, [r5, #0]
 80064ae:	f104 0c14 	add.w	ip, r4, #20
 80064b2:	46ae      	mov	lr, r5
 80064b4:	f04f 0a00 	mov.w	sl, #0
 80064b8:	f8bc b000 	ldrh.w	fp, [ip]
 80064bc:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80064c0:	fb09 770b 	mla	r7, r9, fp, r7
 80064c4:	4457      	add	r7, sl
 80064c6:	b29b      	uxth	r3, r3
 80064c8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80064cc:	f84e 3b04 	str.w	r3, [lr], #4
 80064d0:	f85c 3b04 	ldr.w	r3, [ip], #4
 80064d4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80064d8:	f8be 3000 	ldrh.w	r3, [lr]
 80064dc:	fb09 330a 	mla	r3, r9, sl, r3
 80064e0:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80064e4:	4562      	cmp	r2, ip
 80064e6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80064ea:	d8e5      	bhi.n	80064b8 <__multiply+0x10c>
 80064ec:	9f01      	ldr	r7, [sp, #4]
 80064ee:	51eb      	str	r3, [r5, r7]
 80064f0:	3504      	adds	r5, #4
 80064f2:	e799      	b.n	8006428 <__multiply+0x7c>
 80064f4:	3e01      	subs	r6, #1
 80064f6:	e79b      	b.n	8006430 <__multiply+0x84>
 80064f8:	08007574 	.word	0x08007574
 80064fc:	08007585 	.word	0x08007585

08006500 <__pow5mult>:
 8006500:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006504:	4615      	mov	r5, r2
 8006506:	f012 0203 	ands.w	r2, r2, #3
 800650a:	4607      	mov	r7, r0
 800650c:	460e      	mov	r6, r1
 800650e:	d007      	beq.n	8006520 <__pow5mult+0x20>
 8006510:	4c25      	ldr	r4, [pc, #148]	@ (80065a8 <__pow5mult+0xa8>)
 8006512:	3a01      	subs	r2, #1
 8006514:	2300      	movs	r3, #0
 8006516:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800651a:	f7ff fe9f 	bl	800625c <__multadd>
 800651e:	4606      	mov	r6, r0
 8006520:	10ad      	asrs	r5, r5, #2
 8006522:	d03d      	beq.n	80065a0 <__pow5mult+0xa0>
 8006524:	69fc      	ldr	r4, [r7, #28]
 8006526:	b97c      	cbnz	r4, 8006548 <__pow5mult+0x48>
 8006528:	2010      	movs	r0, #16
 800652a:	f7ff fd7f 	bl	800602c <malloc>
 800652e:	4602      	mov	r2, r0
 8006530:	61f8      	str	r0, [r7, #28]
 8006532:	b928      	cbnz	r0, 8006540 <__pow5mult+0x40>
 8006534:	4b1d      	ldr	r3, [pc, #116]	@ (80065ac <__pow5mult+0xac>)
 8006536:	481e      	ldr	r0, [pc, #120]	@ (80065b0 <__pow5mult+0xb0>)
 8006538:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800653c:	f000 fbea 	bl	8006d14 <__assert_func>
 8006540:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006544:	6004      	str	r4, [r0, #0]
 8006546:	60c4      	str	r4, [r0, #12]
 8006548:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800654c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006550:	b94c      	cbnz	r4, 8006566 <__pow5mult+0x66>
 8006552:	f240 2171 	movw	r1, #625	@ 0x271
 8006556:	4638      	mov	r0, r7
 8006558:	f7ff ff12 	bl	8006380 <__i2b>
 800655c:	2300      	movs	r3, #0
 800655e:	f8c8 0008 	str.w	r0, [r8, #8]
 8006562:	4604      	mov	r4, r0
 8006564:	6003      	str	r3, [r0, #0]
 8006566:	f04f 0900 	mov.w	r9, #0
 800656a:	07eb      	lsls	r3, r5, #31
 800656c:	d50a      	bpl.n	8006584 <__pow5mult+0x84>
 800656e:	4631      	mov	r1, r6
 8006570:	4622      	mov	r2, r4
 8006572:	4638      	mov	r0, r7
 8006574:	f7ff ff1a 	bl	80063ac <__multiply>
 8006578:	4631      	mov	r1, r6
 800657a:	4680      	mov	r8, r0
 800657c:	4638      	mov	r0, r7
 800657e:	f7ff fe4b 	bl	8006218 <_Bfree>
 8006582:	4646      	mov	r6, r8
 8006584:	106d      	asrs	r5, r5, #1
 8006586:	d00b      	beq.n	80065a0 <__pow5mult+0xa0>
 8006588:	6820      	ldr	r0, [r4, #0]
 800658a:	b938      	cbnz	r0, 800659c <__pow5mult+0x9c>
 800658c:	4622      	mov	r2, r4
 800658e:	4621      	mov	r1, r4
 8006590:	4638      	mov	r0, r7
 8006592:	f7ff ff0b 	bl	80063ac <__multiply>
 8006596:	6020      	str	r0, [r4, #0]
 8006598:	f8c0 9000 	str.w	r9, [r0]
 800659c:	4604      	mov	r4, r0
 800659e:	e7e4      	b.n	800656a <__pow5mult+0x6a>
 80065a0:	4630      	mov	r0, r6
 80065a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80065a6:	bf00      	nop
 80065a8:	080075e0 	.word	0x080075e0
 80065ac:	08007505 	.word	0x08007505
 80065b0:	08007585 	.word	0x08007585

080065b4 <__lshift>:
 80065b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80065b8:	460c      	mov	r4, r1
 80065ba:	6849      	ldr	r1, [r1, #4]
 80065bc:	6923      	ldr	r3, [r4, #16]
 80065be:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80065c2:	68a3      	ldr	r3, [r4, #8]
 80065c4:	4607      	mov	r7, r0
 80065c6:	4691      	mov	r9, r2
 80065c8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80065cc:	f108 0601 	add.w	r6, r8, #1
 80065d0:	42b3      	cmp	r3, r6
 80065d2:	db0b      	blt.n	80065ec <__lshift+0x38>
 80065d4:	4638      	mov	r0, r7
 80065d6:	f7ff fddf 	bl	8006198 <_Balloc>
 80065da:	4605      	mov	r5, r0
 80065dc:	b948      	cbnz	r0, 80065f2 <__lshift+0x3e>
 80065de:	4602      	mov	r2, r0
 80065e0:	4b28      	ldr	r3, [pc, #160]	@ (8006684 <__lshift+0xd0>)
 80065e2:	4829      	ldr	r0, [pc, #164]	@ (8006688 <__lshift+0xd4>)
 80065e4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80065e8:	f000 fb94 	bl	8006d14 <__assert_func>
 80065ec:	3101      	adds	r1, #1
 80065ee:	005b      	lsls	r3, r3, #1
 80065f0:	e7ee      	b.n	80065d0 <__lshift+0x1c>
 80065f2:	2300      	movs	r3, #0
 80065f4:	f100 0114 	add.w	r1, r0, #20
 80065f8:	f100 0210 	add.w	r2, r0, #16
 80065fc:	4618      	mov	r0, r3
 80065fe:	4553      	cmp	r3, sl
 8006600:	db33      	blt.n	800666a <__lshift+0xb6>
 8006602:	6920      	ldr	r0, [r4, #16]
 8006604:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006608:	f104 0314 	add.w	r3, r4, #20
 800660c:	f019 091f 	ands.w	r9, r9, #31
 8006610:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006614:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006618:	d02b      	beq.n	8006672 <__lshift+0xbe>
 800661a:	f1c9 0e20 	rsb	lr, r9, #32
 800661e:	468a      	mov	sl, r1
 8006620:	2200      	movs	r2, #0
 8006622:	6818      	ldr	r0, [r3, #0]
 8006624:	fa00 f009 	lsl.w	r0, r0, r9
 8006628:	4310      	orrs	r0, r2
 800662a:	f84a 0b04 	str.w	r0, [sl], #4
 800662e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006632:	459c      	cmp	ip, r3
 8006634:	fa22 f20e 	lsr.w	r2, r2, lr
 8006638:	d8f3      	bhi.n	8006622 <__lshift+0x6e>
 800663a:	ebac 0304 	sub.w	r3, ip, r4
 800663e:	3b15      	subs	r3, #21
 8006640:	f023 0303 	bic.w	r3, r3, #3
 8006644:	3304      	adds	r3, #4
 8006646:	f104 0015 	add.w	r0, r4, #21
 800664a:	4584      	cmp	ip, r0
 800664c:	bf38      	it	cc
 800664e:	2304      	movcc	r3, #4
 8006650:	50ca      	str	r2, [r1, r3]
 8006652:	b10a      	cbz	r2, 8006658 <__lshift+0xa4>
 8006654:	f108 0602 	add.w	r6, r8, #2
 8006658:	3e01      	subs	r6, #1
 800665a:	4638      	mov	r0, r7
 800665c:	612e      	str	r6, [r5, #16]
 800665e:	4621      	mov	r1, r4
 8006660:	f7ff fdda 	bl	8006218 <_Bfree>
 8006664:	4628      	mov	r0, r5
 8006666:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800666a:	f842 0f04 	str.w	r0, [r2, #4]!
 800666e:	3301      	adds	r3, #1
 8006670:	e7c5      	b.n	80065fe <__lshift+0x4a>
 8006672:	3904      	subs	r1, #4
 8006674:	f853 2b04 	ldr.w	r2, [r3], #4
 8006678:	f841 2f04 	str.w	r2, [r1, #4]!
 800667c:	459c      	cmp	ip, r3
 800667e:	d8f9      	bhi.n	8006674 <__lshift+0xc0>
 8006680:	e7ea      	b.n	8006658 <__lshift+0xa4>
 8006682:	bf00      	nop
 8006684:	08007574 	.word	0x08007574
 8006688:	08007585 	.word	0x08007585

0800668c <__mcmp>:
 800668c:	690a      	ldr	r2, [r1, #16]
 800668e:	4603      	mov	r3, r0
 8006690:	6900      	ldr	r0, [r0, #16]
 8006692:	1a80      	subs	r0, r0, r2
 8006694:	b530      	push	{r4, r5, lr}
 8006696:	d10e      	bne.n	80066b6 <__mcmp+0x2a>
 8006698:	3314      	adds	r3, #20
 800669a:	3114      	adds	r1, #20
 800669c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80066a0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80066a4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80066a8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80066ac:	4295      	cmp	r5, r2
 80066ae:	d003      	beq.n	80066b8 <__mcmp+0x2c>
 80066b0:	d205      	bcs.n	80066be <__mcmp+0x32>
 80066b2:	f04f 30ff 	mov.w	r0, #4294967295
 80066b6:	bd30      	pop	{r4, r5, pc}
 80066b8:	42a3      	cmp	r3, r4
 80066ba:	d3f3      	bcc.n	80066a4 <__mcmp+0x18>
 80066bc:	e7fb      	b.n	80066b6 <__mcmp+0x2a>
 80066be:	2001      	movs	r0, #1
 80066c0:	e7f9      	b.n	80066b6 <__mcmp+0x2a>
	...

080066c4 <__mdiff>:
 80066c4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066c8:	4689      	mov	r9, r1
 80066ca:	4606      	mov	r6, r0
 80066cc:	4611      	mov	r1, r2
 80066ce:	4648      	mov	r0, r9
 80066d0:	4614      	mov	r4, r2
 80066d2:	f7ff ffdb 	bl	800668c <__mcmp>
 80066d6:	1e05      	subs	r5, r0, #0
 80066d8:	d112      	bne.n	8006700 <__mdiff+0x3c>
 80066da:	4629      	mov	r1, r5
 80066dc:	4630      	mov	r0, r6
 80066de:	f7ff fd5b 	bl	8006198 <_Balloc>
 80066e2:	4602      	mov	r2, r0
 80066e4:	b928      	cbnz	r0, 80066f2 <__mdiff+0x2e>
 80066e6:	4b3f      	ldr	r3, [pc, #252]	@ (80067e4 <__mdiff+0x120>)
 80066e8:	f240 2137 	movw	r1, #567	@ 0x237
 80066ec:	483e      	ldr	r0, [pc, #248]	@ (80067e8 <__mdiff+0x124>)
 80066ee:	f000 fb11 	bl	8006d14 <__assert_func>
 80066f2:	2301      	movs	r3, #1
 80066f4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80066f8:	4610      	mov	r0, r2
 80066fa:	b003      	add	sp, #12
 80066fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006700:	bfbc      	itt	lt
 8006702:	464b      	movlt	r3, r9
 8006704:	46a1      	movlt	r9, r4
 8006706:	4630      	mov	r0, r6
 8006708:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800670c:	bfba      	itte	lt
 800670e:	461c      	movlt	r4, r3
 8006710:	2501      	movlt	r5, #1
 8006712:	2500      	movge	r5, #0
 8006714:	f7ff fd40 	bl	8006198 <_Balloc>
 8006718:	4602      	mov	r2, r0
 800671a:	b918      	cbnz	r0, 8006724 <__mdiff+0x60>
 800671c:	4b31      	ldr	r3, [pc, #196]	@ (80067e4 <__mdiff+0x120>)
 800671e:	f240 2145 	movw	r1, #581	@ 0x245
 8006722:	e7e3      	b.n	80066ec <__mdiff+0x28>
 8006724:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006728:	6926      	ldr	r6, [r4, #16]
 800672a:	60c5      	str	r5, [r0, #12]
 800672c:	f109 0310 	add.w	r3, r9, #16
 8006730:	f109 0514 	add.w	r5, r9, #20
 8006734:	f104 0e14 	add.w	lr, r4, #20
 8006738:	f100 0b14 	add.w	fp, r0, #20
 800673c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006740:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006744:	9301      	str	r3, [sp, #4]
 8006746:	46d9      	mov	r9, fp
 8006748:	f04f 0c00 	mov.w	ip, #0
 800674c:	9b01      	ldr	r3, [sp, #4]
 800674e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8006752:	f853 af04 	ldr.w	sl, [r3, #4]!
 8006756:	9301      	str	r3, [sp, #4]
 8006758:	fa1f f38a 	uxth.w	r3, sl
 800675c:	4619      	mov	r1, r3
 800675e:	b283      	uxth	r3, r0
 8006760:	1acb      	subs	r3, r1, r3
 8006762:	0c00      	lsrs	r0, r0, #16
 8006764:	4463      	add	r3, ip
 8006766:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800676a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800676e:	b29b      	uxth	r3, r3
 8006770:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006774:	4576      	cmp	r6, lr
 8006776:	f849 3b04 	str.w	r3, [r9], #4
 800677a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800677e:	d8e5      	bhi.n	800674c <__mdiff+0x88>
 8006780:	1b33      	subs	r3, r6, r4
 8006782:	3b15      	subs	r3, #21
 8006784:	f023 0303 	bic.w	r3, r3, #3
 8006788:	3415      	adds	r4, #21
 800678a:	3304      	adds	r3, #4
 800678c:	42a6      	cmp	r6, r4
 800678e:	bf38      	it	cc
 8006790:	2304      	movcc	r3, #4
 8006792:	441d      	add	r5, r3
 8006794:	445b      	add	r3, fp
 8006796:	461e      	mov	r6, r3
 8006798:	462c      	mov	r4, r5
 800679a:	4544      	cmp	r4, r8
 800679c:	d30e      	bcc.n	80067bc <__mdiff+0xf8>
 800679e:	f108 0103 	add.w	r1, r8, #3
 80067a2:	1b49      	subs	r1, r1, r5
 80067a4:	f021 0103 	bic.w	r1, r1, #3
 80067a8:	3d03      	subs	r5, #3
 80067aa:	45a8      	cmp	r8, r5
 80067ac:	bf38      	it	cc
 80067ae:	2100      	movcc	r1, #0
 80067b0:	440b      	add	r3, r1
 80067b2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80067b6:	b191      	cbz	r1, 80067de <__mdiff+0x11a>
 80067b8:	6117      	str	r7, [r2, #16]
 80067ba:	e79d      	b.n	80066f8 <__mdiff+0x34>
 80067bc:	f854 1b04 	ldr.w	r1, [r4], #4
 80067c0:	46e6      	mov	lr, ip
 80067c2:	0c08      	lsrs	r0, r1, #16
 80067c4:	fa1c fc81 	uxtah	ip, ip, r1
 80067c8:	4471      	add	r1, lr
 80067ca:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80067ce:	b289      	uxth	r1, r1
 80067d0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80067d4:	f846 1b04 	str.w	r1, [r6], #4
 80067d8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80067dc:	e7dd      	b.n	800679a <__mdiff+0xd6>
 80067de:	3f01      	subs	r7, #1
 80067e0:	e7e7      	b.n	80067b2 <__mdiff+0xee>
 80067e2:	bf00      	nop
 80067e4:	08007574 	.word	0x08007574
 80067e8:	08007585 	.word	0x08007585

080067ec <__d2b>:
 80067ec:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80067f0:	460f      	mov	r7, r1
 80067f2:	2101      	movs	r1, #1
 80067f4:	ec59 8b10 	vmov	r8, r9, d0
 80067f8:	4616      	mov	r6, r2
 80067fa:	f7ff fccd 	bl	8006198 <_Balloc>
 80067fe:	4604      	mov	r4, r0
 8006800:	b930      	cbnz	r0, 8006810 <__d2b+0x24>
 8006802:	4602      	mov	r2, r0
 8006804:	4b23      	ldr	r3, [pc, #140]	@ (8006894 <__d2b+0xa8>)
 8006806:	4824      	ldr	r0, [pc, #144]	@ (8006898 <__d2b+0xac>)
 8006808:	f240 310f 	movw	r1, #783	@ 0x30f
 800680c:	f000 fa82 	bl	8006d14 <__assert_func>
 8006810:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006814:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006818:	b10d      	cbz	r5, 800681e <__d2b+0x32>
 800681a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800681e:	9301      	str	r3, [sp, #4]
 8006820:	f1b8 0300 	subs.w	r3, r8, #0
 8006824:	d023      	beq.n	800686e <__d2b+0x82>
 8006826:	4668      	mov	r0, sp
 8006828:	9300      	str	r3, [sp, #0]
 800682a:	f7ff fd7c 	bl	8006326 <__lo0bits>
 800682e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006832:	b1d0      	cbz	r0, 800686a <__d2b+0x7e>
 8006834:	f1c0 0320 	rsb	r3, r0, #32
 8006838:	fa02 f303 	lsl.w	r3, r2, r3
 800683c:	430b      	orrs	r3, r1
 800683e:	40c2      	lsrs	r2, r0
 8006840:	6163      	str	r3, [r4, #20]
 8006842:	9201      	str	r2, [sp, #4]
 8006844:	9b01      	ldr	r3, [sp, #4]
 8006846:	61a3      	str	r3, [r4, #24]
 8006848:	2b00      	cmp	r3, #0
 800684a:	bf0c      	ite	eq
 800684c:	2201      	moveq	r2, #1
 800684e:	2202      	movne	r2, #2
 8006850:	6122      	str	r2, [r4, #16]
 8006852:	b1a5      	cbz	r5, 800687e <__d2b+0x92>
 8006854:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006858:	4405      	add	r5, r0
 800685a:	603d      	str	r5, [r7, #0]
 800685c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006860:	6030      	str	r0, [r6, #0]
 8006862:	4620      	mov	r0, r4
 8006864:	b003      	add	sp, #12
 8006866:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800686a:	6161      	str	r1, [r4, #20]
 800686c:	e7ea      	b.n	8006844 <__d2b+0x58>
 800686e:	a801      	add	r0, sp, #4
 8006870:	f7ff fd59 	bl	8006326 <__lo0bits>
 8006874:	9b01      	ldr	r3, [sp, #4]
 8006876:	6163      	str	r3, [r4, #20]
 8006878:	3020      	adds	r0, #32
 800687a:	2201      	movs	r2, #1
 800687c:	e7e8      	b.n	8006850 <__d2b+0x64>
 800687e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006882:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006886:	6038      	str	r0, [r7, #0]
 8006888:	6918      	ldr	r0, [r3, #16]
 800688a:	f7ff fd2d 	bl	80062e8 <__hi0bits>
 800688e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006892:	e7e5      	b.n	8006860 <__d2b+0x74>
 8006894:	08007574 	.word	0x08007574
 8006898:	08007585 	.word	0x08007585

0800689c <__ssputs_r>:
 800689c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80068a0:	688e      	ldr	r6, [r1, #8]
 80068a2:	461f      	mov	r7, r3
 80068a4:	42be      	cmp	r6, r7
 80068a6:	680b      	ldr	r3, [r1, #0]
 80068a8:	4682      	mov	sl, r0
 80068aa:	460c      	mov	r4, r1
 80068ac:	4690      	mov	r8, r2
 80068ae:	d82d      	bhi.n	800690c <__ssputs_r+0x70>
 80068b0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80068b4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80068b8:	d026      	beq.n	8006908 <__ssputs_r+0x6c>
 80068ba:	6965      	ldr	r5, [r4, #20]
 80068bc:	6909      	ldr	r1, [r1, #16]
 80068be:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80068c2:	eba3 0901 	sub.w	r9, r3, r1
 80068c6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80068ca:	1c7b      	adds	r3, r7, #1
 80068cc:	444b      	add	r3, r9
 80068ce:	106d      	asrs	r5, r5, #1
 80068d0:	429d      	cmp	r5, r3
 80068d2:	bf38      	it	cc
 80068d4:	461d      	movcc	r5, r3
 80068d6:	0553      	lsls	r3, r2, #21
 80068d8:	d527      	bpl.n	800692a <__ssputs_r+0x8e>
 80068da:	4629      	mov	r1, r5
 80068dc:	f7ff fbd0 	bl	8006080 <_malloc_r>
 80068e0:	4606      	mov	r6, r0
 80068e2:	b360      	cbz	r0, 800693e <__ssputs_r+0xa2>
 80068e4:	6921      	ldr	r1, [r4, #16]
 80068e6:	464a      	mov	r2, r9
 80068e8:	f000 fa06 	bl	8006cf8 <memcpy>
 80068ec:	89a3      	ldrh	r3, [r4, #12]
 80068ee:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80068f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80068f6:	81a3      	strh	r3, [r4, #12]
 80068f8:	6126      	str	r6, [r4, #16]
 80068fa:	6165      	str	r5, [r4, #20]
 80068fc:	444e      	add	r6, r9
 80068fe:	eba5 0509 	sub.w	r5, r5, r9
 8006902:	6026      	str	r6, [r4, #0]
 8006904:	60a5      	str	r5, [r4, #8]
 8006906:	463e      	mov	r6, r7
 8006908:	42be      	cmp	r6, r7
 800690a:	d900      	bls.n	800690e <__ssputs_r+0x72>
 800690c:	463e      	mov	r6, r7
 800690e:	6820      	ldr	r0, [r4, #0]
 8006910:	4632      	mov	r2, r6
 8006912:	4641      	mov	r1, r8
 8006914:	f000 f9c6 	bl	8006ca4 <memmove>
 8006918:	68a3      	ldr	r3, [r4, #8]
 800691a:	1b9b      	subs	r3, r3, r6
 800691c:	60a3      	str	r3, [r4, #8]
 800691e:	6823      	ldr	r3, [r4, #0]
 8006920:	4433      	add	r3, r6
 8006922:	6023      	str	r3, [r4, #0]
 8006924:	2000      	movs	r0, #0
 8006926:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800692a:	462a      	mov	r2, r5
 800692c:	f000 fa36 	bl	8006d9c <_realloc_r>
 8006930:	4606      	mov	r6, r0
 8006932:	2800      	cmp	r0, #0
 8006934:	d1e0      	bne.n	80068f8 <__ssputs_r+0x5c>
 8006936:	6921      	ldr	r1, [r4, #16]
 8006938:	4650      	mov	r0, sl
 800693a:	f7ff fb2d 	bl	8005f98 <_free_r>
 800693e:	230c      	movs	r3, #12
 8006940:	f8ca 3000 	str.w	r3, [sl]
 8006944:	89a3      	ldrh	r3, [r4, #12]
 8006946:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800694a:	81a3      	strh	r3, [r4, #12]
 800694c:	f04f 30ff 	mov.w	r0, #4294967295
 8006950:	e7e9      	b.n	8006926 <__ssputs_r+0x8a>
	...

08006954 <_svfiprintf_r>:
 8006954:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006958:	4698      	mov	r8, r3
 800695a:	898b      	ldrh	r3, [r1, #12]
 800695c:	061b      	lsls	r3, r3, #24
 800695e:	b09d      	sub	sp, #116	@ 0x74
 8006960:	4607      	mov	r7, r0
 8006962:	460d      	mov	r5, r1
 8006964:	4614      	mov	r4, r2
 8006966:	d510      	bpl.n	800698a <_svfiprintf_r+0x36>
 8006968:	690b      	ldr	r3, [r1, #16]
 800696a:	b973      	cbnz	r3, 800698a <_svfiprintf_r+0x36>
 800696c:	2140      	movs	r1, #64	@ 0x40
 800696e:	f7ff fb87 	bl	8006080 <_malloc_r>
 8006972:	6028      	str	r0, [r5, #0]
 8006974:	6128      	str	r0, [r5, #16]
 8006976:	b930      	cbnz	r0, 8006986 <_svfiprintf_r+0x32>
 8006978:	230c      	movs	r3, #12
 800697a:	603b      	str	r3, [r7, #0]
 800697c:	f04f 30ff 	mov.w	r0, #4294967295
 8006980:	b01d      	add	sp, #116	@ 0x74
 8006982:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006986:	2340      	movs	r3, #64	@ 0x40
 8006988:	616b      	str	r3, [r5, #20]
 800698a:	2300      	movs	r3, #0
 800698c:	9309      	str	r3, [sp, #36]	@ 0x24
 800698e:	2320      	movs	r3, #32
 8006990:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006994:	f8cd 800c 	str.w	r8, [sp, #12]
 8006998:	2330      	movs	r3, #48	@ 0x30
 800699a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006b38 <_svfiprintf_r+0x1e4>
 800699e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80069a2:	f04f 0901 	mov.w	r9, #1
 80069a6:	4623      	mov	r3, r4
 80069a8:	469a      	mov	sl, r3
 80069aa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80069ae:	b10a      	cbz	r2, 80069b4 <_svfiprintf_r+0x60>
 80069b0:	2a25      	cmp	r2, #37	@ 0x25
 80069b2:	d1f9      	bne.n	80069a8 <_svfiprintf_r+0x54>
 80069b4:	ebba 0b04 	subs.w	fp, sl, r4
 80069b8:	d00b      	beq.n	80069d2 <_svfiprintf_r+0x7e>
 80069ba:	465b      	mov	r3, fp
 80069bc:	4622      	mov	r2, r4
 80069be:	4629      	mov	r1, r5
 80069c0:	4638      	mov	r0, r7
 80069c2:	f7ff ff6b 	bl	800689c <__ssputs_r>
 80069c6:	3001      	adds	r0, #1
 80069c8:	f000 80a7 	beq.w	8006b1a <_svfiprintf_r+0x1c6>
 80069cc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80069ce:	445a      	add	r2, fp
 80069d0:	9209      	str	r2, [sp, #36]	@ 0x24
 80069d2:	f89a 3000 	ldrb.w	r3, [sl]
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	f000 809f 	beq.w	8006b1a <_svfiprintf_r+0x1c6>
 80069dc:	2300      	movs	r3, #0
 80069de:	f04f 32ff 	mov.w	r2, #4294967295
 80069e2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80069e6:	f10a 0a01 	add.w	sl, sl, #1
 80069ea:	9304      	str	r3, [sp, #16]
 80069ec:	9307      	str	r3, [sp, #28]
 80069ee:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80069f2:	931a      	str	r3, [sp, #104]	@ 0x68
 80069f4:	4654      	mov	r4, sl
 80069f6:	2205      	movs	r2, #5
 80069f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80069fc:	484e      	ldr	r0, [pc, #312]	@ (8006b38 <_svfiprintf_r+0x1e4>)
 80069fe:	f7f9 fbe7 	bl	80001d0 <memchr>
 8006a02:	9a04      	ldr	r2, [sp, #16]
 8006a04:	b9d8      	cbnz	r0, 8006a3e <_svfiprintf_r+0xea>
 8006a06:	06d0      	lsls	r0, r2, #27
 8006a08:	bf44      	itt	mi
 8006a0a:	2320      	movmi	r3, #32
 8006a0c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006a10:	0711      	lsls	r1, r2, #28
 8006a12:	bf44      	itt	mi
 8006a14:	232b      	movmi	r3, #43	@ 0x2b
 8006a16:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006a1a:	f89a 3000 	ldrb.w	r3, [sl]
 8006a1e:	2b2a      	cmp	r3, #42	@ 0x2a
 8006a20:	d015      	beq.n	8006a4e <_svfiprintf_r+0xfa>
 8006a22:	9a07      	ldr	r2, [sp, #28]
 8006a24:	4654      	mov	r4, sl
 8006a26:	2000      	movs	r0, #0
 8006a28:	f04f 0c0a 	mov.w	ip, #10
 8006a2c:	4621      	mov	r1, r4
 8006a2e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006a32:	3b30      	subs	r3, #48	@ 0x30
 8006a34:	2b09      	cmp	r3, #9
 8006a36:	d94b      	bls.n	8006ad0 <_svfiprintf_r+0x17c>
 8006a38:	b1b0      	cbz	r0, 8006a68 <_svfiprintf_r+0x114>
 8006a3a:	9207      	str	r2, [sp, #28]
 8006a3c:	e014      	b.n	8006a68 <_svfiprintf_r+0x114>
 8006a3e:	eba0 0308 	sub.w	r3, r0, r8
 8006a42:	fa09 f303 	lsl.w	r3, r9, r3
 8006a46:	4313      	orrs	r3, r2
 8006a48:	9304      	str	r3, [sp, #16]
 8006a4a:	46a2      	mov	sl, r4
 8006a4c:	e7d2      	b.n	80069f4 <_svfiprintf_r+0xa0>
 8006a4e:	9b03      	ldr	r3, [sp, #12]
 8006a50:	1d19      	adds	r1, r3, #4
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	9103      	str	r1, [sp, #12]
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	bfbb      	ittet	lt
 8006a5a:	425b      	neglt	r3, r3
 8006a5c:	f042 0202 	orrlt.w	r2, r2, #2
 8006a60:	9307      	strge	r3, [sp, #28]
 8006a62:	9307      	strlt	r3, [sp, #28]
 8006a64:	bfb8      	it	lt
 8006a66:	9204      	strlt	r2, [sp, #16]
 8006a68:	7823      	ldrb	r3, [r4, #0]
 8006a6a:	2b2e      	cmp	r3, #46	@ 0x2e
 8006a6c:	d10a      	bne.n	8006a84 <_svfiprintf_r+0x130>
 8006a6e:	7863      	ldrb	r3, [r4, #1]
 8006a70:	2b2a      	cmp	r3, #42	@ 0x2a
 8006a72:	d132      	bne.n	8006ada <_svfiprintf_r+0x186>
 8006a74:	9b03      	ldr	r3, [sp, #12]
 8006a76:	1d1a      	adds	r2, r3, #4
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	9203      	str	r2, [sp, #12]
 8006a7c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006a80:	3402      	adds	r4, #2
 8006a82:	9305      	str	r3, [sp, #20]
 8006a84:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006b48 <_svfiprintf_r+0x1f4>
 8006a88:	7821      	ldrb	r1, [r4, #0]
 8006a8a:	2203      	movs	r2, #3
 8006a8c:	4650      	mov	r0, sl
 8006a8e:	f7f9 fb9f 	bl	80001d0 <memchr>
 8006a92:	b138      	cbz	r0, 8006aa4 <_svfiprintf_r+0x150>
 8006a94:	9b04      	ldr	r3, [sp, #16]
 8006a96:	eba0 000a 	sub.w	r0, r0, sl
 8006a9a:	2240      	movs	r2, #64	@ 0x40
 8006a9c:	4082      	lsls	r2, r0
 8006a9e:	4313      	orrs	r3, r2
 8006aa0:	3401      	adds	r4, #1
 8006aa2:	9304      	str	r3, [sp, #16]
 8006aa4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006aa8:	4824      	ldr	r0, [pc, #144]	@ (8006b3c <_svfiprintf_r+0x1e8>)
 8006aaa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006aae:	2206      	movs	r2, #6
 8006ab0:	f7f9 fb8e 	bl	80001d0 <memchr>
 8006ab4:	2800      	cmp	r0, #0
 8006ab6:	d036      	beq.n	8006b26 <_svfiprintf_r+0x1d2>
 8006ab8:	4b21      	ldr	r3, [pc, #132]	@ (8006b40 <_svfiprintf_r+0x1ec>)
 8006aba:	bb1b      	cbnz	r3, 8006b04 <_svfiprintf_r+0x1b0>
 8006abc:	9b03      	ldr	r3, [sp, #12]
 8006abe:	3307      	adds	r3, #7
 8006ac0:	f023 0307 	bic.w	r3, r3, #7
 8006ac4:	3308      	adds	r3, #8
 8006ac6:	9303      	str	r3, [sp, #12]
 8006ac8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006aca:	4433      	add	r3, r6
 8006acc:	9309      	str	r3, [sp, #36]	@ 0x24
 8006ace:	e76a      	b.n	80069a6 <_svfiprintf_r+0x52>
 8006ad0:	fb0c 3202 	mla	r2, ip, r2, r3
 8006ad4:	460c      	mov	r4, r1
 8006ad6:	2001      	movs	r0, #1
 8006ad8:	e7a8      	b.n	8006a2c <_svfiprintf_r+0xd8>
 8006ada:	2300      	movs	r3, #0
 8006adc:	3401      	adds	r4, #1
 8006ade:	9305      	str	r3, [sp, #20]
 8006ae0:	4619      	mov	r1, r3
 8006ae2:	f04f 0c0a 	mov.w	ip, #10
 8006ae6:	4620      	mov	r0, r4
 8006ae8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006aec:	3a30      	subs	r2, #48	@ 0x30
 8006aee:	2a09      	cmp	r2, #9
 8006af0:	d903      	bls.n	8006afa <_svfiprintf_r+0x1a6>
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d0c6      	beq.n	8006a84 <_svfiprintf_r+0x130>
 8006af6:	9105      	str	r1, [sp, #20]
 8006af8:	e7c4      	b.n	8006a84 <_svfiprintf_r+0x130>
 8006afa:	fb0c 2101 	mla	r1, ip, r1, r2
 8006afe:	4604      	mov	r4, r0
 8006b00:	2301      	movs	r3, #1
 8006b02:	e7f0      	b.n	8006ae6 <_svfiprintf_r+0x192>
 8006b04:	ab03      	add	r3, sp, #12
 8006b06:	9300      	str	r3, [sp, #0]
 8006b08:	462a      	mov	r2, r5
 8006b0a:	4b0e      	ldr	r3, [pc, #56]	@ (8006b44 <_svfiprintf_r+0x1f0>)
 8006b0c:	a904      	add	r1, sp, #16
 8006b0e:	4638      	mov	r0, r7
 8006b10:	f7fd fe9c 	bl	800484c <_printf_float>
 8006b14:	1c42      	adds	r2, r0, #1
 8006b16:	4606      	mov	r6, r0
 8006b18:	d1d6      	bne.n	8006ac8 <_svfiprintf_r+0x174>
 8006b1a:	89ab      	ldrh	r3, [r5, #12]
 8006b1c:	065b      	lsls	r3, r3, #25
 8006b1e:	f53f af2d 	bmi.w	800697c <_svfiprintf_r+0x28>
 8006b22:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006b24:	e72c      	b.n	8006980 <_svfiprintf_r+0x2c>
 8006b26:	ab03      	add	r3, sp, #12
 8006b28:	9300      	str	r3, [sp, #0]
 8006b2a:	462a      	mov	r2, r5
 8006b2c:	4b05      	ldr	r3, [pc, #20]	@ (8006b44 <_svfiprintf_r+0x1f0>)
 8006b2e:	a904      	add	r1, sp, #16
 8006b30:	4638      	mov	r0, r7
 8006b32:	f7fe f923 	bl	8004d7c <_printf_i>
 8006b36:	e7ed      	b.n	8006b14 <_svfiprintf_r+0x1c0>
 8006b38:	080076e0 	.word	0x080076e0
 8006b3c:	080076ea 	.word	0x080076ea
 8006b40:	0800484d 	.word	0x0800484d
 8006b44:	0800689d 	.word	0x0800689d
 8006b48:	080076e6 	.word	0x080076e6

08006b4c <__sflush_r>:
 8006b4c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006b50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b54:	0716      	lsls	r6, r2, #28
 8006b56:	4605      	mov	r5, r0
 8006b58:	460c      	mov	r4, r1
 8006b5a:	d454      	bmi.n	8006c06 <__sflush_r+0xba>
 8006b5c:	684b      	ldr	r3, [r1, #4]
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	dc02      	bgt.n	8006b68 <__sflush_r+0x1c>
 8006b62:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	dd48      	ble.n	8006bfa <__sflush_r+0xae>
 8006b68:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006b6a:	2e00      	cmp	r6, #0
 8006b6c:	d045      	beq.n	8006bfa <__sflush_r+0xae>
 8006b6e:	2300      	movs	r3, #0
 8006b70:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006b74:	682f      	ldr	r7, [r5, #0]
 8006b76:	6a21      	ldr	r1, [r4, #32]
 8006b78:	602b      	str	r3, [r5, #0]
 8006b7a:	d030      	beq.n	8006bde <__sflush_r+0x92>
 8006b7c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006b7e:	89a3      	ldrh	r3, [r4, #12]
 8006b80:	0759      	lsls	r1, r3, #29
 8006b82:	d505      	bpl.n	8006b90 <__sflush_r+0x44>
 8006b84:	6863      	ldr	r3, [r4, #4]
 8006b86:	1ad2      	subs	r2, r2, r3
 8006b88:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006b8a:	b10b      	cbz	r3, 8006b90 <__sflush_r+0x44>
 8006b8c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006b8e:	1ad2      	subs	r2, r2, r3
 8006b90:	2300      	movs	r3, #0
 8006b92:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006b94:	6a21      	ldr	r1, [r4, #32]
 8006b96:	4628      	mov	r0, r5
 8006b98:	47b0      	blx	r6
 8006b9a:	1c43      	adds	r3, r0, #1
 8006b9c:	89a3      	ldrh	r3, [r4, #12]
 8006b9e:	d106      	bne.n	8006bae <__sflush_r+0x62>
 8006ba0:	6829      	ldr	r1, [r5, #0]
 8006ba2:	291d      	cmp	r1, #29
 8006ba4:	d82b      	bhi.n	8006bfe <__sflush_r+0xb2>
 8006ba6:	4a2a      	ldr	r2, [pc, #168]	@ (8006c50 <__sflush_r+0x104>)
 8006ba8:	410a      	asrs	r2, r1
 8006baa:	07d6      	lsls	r6, r2, #31
 8006bac:	d427      	bmi.n	8006bfe <__sflush_r+0xb2>
 8006bae:	2200      	movs	r2, #0
 8006bb0:	6062      	str	r2, [r4, #4]
 8006bb2:	04d9      	lsls	r1, r3, #19
 8006bb4:	6922      	ldr	r2, [r4, #16]
 8006bb6:	6022      	str	r2, [r4, #0]
 8006bb8:	d504      	bpl.n	8006bc4 <__sflush_r+0x78>
 8006bba:	1c42      	adds	r2, r0, #1
 8006bbc:	d101      	bne.n	8006bc2 <__sflush_r+0x76>
 8006bbe:	682b      	ldr	r3, [r5, #0]
 8006bc0:	b903      	cbnz	r3, 8006bc4 <__sflush_r+0x78>
 8006bc2:	6560      	str	r0, [r4, #84]	@ 0x54
 8006bc4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006bc6:	602f      	str	r7, [r5, #0]
 8006bc8:	b1b9      	cbz	r1, 8006bfa <__sflush_r+0xae>
 8006bca:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006bce:	4299      	cmp	r1, r3
 8006bd0:	d002      	beq.n	8006bd8 <__sflush_r+0x8c>
 8006bd2:	4628      	mov	r0, r5
 8006bd4:	f7ff f9e0 	bl	8005f98 <_free_r>
 8006bd8:	2300      	movs	r3, #0
 8006bda:	6363      	str	r3, [r4, #52]	@ 0x34
 8006bdc:	e00d      	b.n	8006bfa <__sflush_r+0xae>
 8006bde:	2301      	movs	r3, #1
 8006be0:	4628      	mov	r0, r5
 8006be2:	47b0      	blx	r6
 8006be4:	4602      	mov	r2, r0
 8006be6:	1c50      	adds	r0, r2, #1
 8006be8:	d1c9      	bne.n	8006b7e <__sflush_r+0x32>
 8006bea:	682b      	ldr	r3, [r5, #0]
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d0c6      	beq.n	8006b7e <__sflush_r+0x32>
 8006bf0:	2b1d      	cmp	r3, #29
 8006bf2:	d001      	beq.n	8006bf8 <__sflush_r+0xac>
 8006bf4:	2b16      	cmp	r3, #22
 8006bf6:	d11e      	bne.n	8006c36 <__sflush_r+0xea>
 8006bf8:	602f      	str	r7, [r5, #0]
 8006bfa:	2000      	movs	r0, #0
 8006bfc:	e022      	b.n	8006c44 <__sflush_r+0xf8>
 8006bfe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006c02:	b21b      	sxth	r3, r3
 8006c04:	e01b      	b.n	8006c3e <__sflush_r+0xf2>
 8006c06:	690f      	ldr	r7, [r1, #16]
 8006c08:	2f00      	cmp	r7, #0
 8006c0a:	d0f6      	beq.n	8006bfa <__sflush_r+0xae>
 8006c0c:	0793      	lsls	r3, r2, #30
 8006c0e:	680e      	ldr	r6, [r1, #0]
 8006c10:	bf08      	it	eq
 8006c12:	694b      	ldreq	r3, [r1, #20]
 8006c14:	600f      	str	r7, [r1, #0]
 8006c16:	bf18      	it	ne
 8006c18:	2300      	movne	r3, #0
 8006c1a:	eba6 0807 	sub.w	r8, r6, r7
 8006c1e:	608b      	str	r3, [r1, #8]
 8006c20:	f1b8 0f00 	cmp.w	r8, #0
 8006c24:	dde9      	ble.n	8006bfa <__sflush_r+0xae>
 8006c26:	6a21      	ldr	r1, [r4, #32]
 8006c28:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006c2a:	4643      	mov	r3, r8
 8006c2c:	463a      	mov	r2, r7
 8006c2e:	4628      	mov	r0, r5
 8006c30:	47b0      	blx	r6
 8006c32:	2800      	cmp	r0, #0
 8006c34:	dc08      	bgt.n	8006c48 <__sflush_r+0xfc>
 8006c36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006c3a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006c3e:	81a3      	strh	r3, [r4, #12]
 8006c40:	f04f 30ff 	mov.w	r0, #4294967295
 8006c44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006c48:	4407      	add	r7, r0
 8006c4a:	eba8 0800 	sub.w	r8, r8, r0
 8006c4e:	e7e7      	b.n	8006c20 <__sflush_r+0xd4>
 8006c50:	dfbffffe 	.word	0xdfbffffe

08006c54 <_fflush_r>:
 8006c54:	b538      	push	{r3, r4, r5, lr}
 8006c56:	690b      	ldr	r3, [r1, #16]
 8006c58:	4605      	mov	r5, r0
 8006c5a:	460c      	mov	r4, r1
 8006c5c:	b913      	cbnz	r3, 8006c64 <_fflush_r+0x10>
 8006c5e:	2500      	movs	r5, #0
 8006c60:	4628      	mov	r0, r5
 8006c62:	bd38      	pop	{r3, r4, r5, pc}
 8006c64:	b118      	cbz	r0, 8006c6e <_fflush_r+0x1a>
 8006c66:	6a03      	ldr	r3, [r0, #32]
 8006c68:	b90b      	cbnz	r3, 8006c6e <_fflush_r+0x1a>
 8006c6a:	f7fe fa33 	bl	80050d4 <__sinit>
 8006c6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d0f3      	beq.n	8006c5e <_fflush_r+0xa>
 8006c76:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006c78:	07d0      	lsls	r0, r2, #31
 8006c7a:	d404      	bmi.n	8006c86 <_fflush_r+0x32>
 8006c7c:	0599      	lsls	r1, r3, #22
 8006c7e:	d402      	bmi.n	8006c86 <_fflush_r+0x32>
 8006c80:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006c82:	f7fe fb38 	bl	80052f6 <__retarget_lock_acquire_recursive>
 8006c86:	4628      	mov	r0, r5
 8006c88:	4621      	mov	r1, r4
 8006c8a:	f7ff ff5f 	bl	8006b4c <__sflush_r>
 8006c8e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006c90:	07da      	lsls	r2, r3, #31
 8006c92:	4605      	mov	r5, r0
 8006c94:	d4e4      	bmi.n	8006c60 <_fflush_r+0xc>
 8006c96:	89a3      	ldrh	r3, [r4, #12]
 8006c98:	059b      	lsls	r3, r3, #22
 8006c9a:	d4e1      	bmi.n	8006c60 <_fflush_r+0xc>
 8006c9c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006c9e:	f7fe fb2b 	bl	80052f8 <__retarget_lock_release_recursive>
 8006ca2:	e7dd      	b.n	8006c60 <_fflush_r+0xc>

08006ca4 <memmove>:
 8006ca4:	4288      	cmp	r0, r1
 8006ca6:	b510      	push	{r4, lr}
 8006ca8:	eb01 0402 	add.w	r4, r1, r2
 8006cac:	d902      	bls.n	8006cb4 <memmove+0x10>
 8006cae:	4284      	cmp	r4, r0
 8006cb0:	4623      	mov	r3, r4
 8006cb2:	d807      	bhi.n	8006cc4 <memmove+0x20>
 8006cb4:	1e43      	subs	r3, r0, #1
 8006cb6:	42a1      	cmp	r1, r4
 8006cb8:	d008      	beq.n	8006ccc <memmove+0x28>
 8006cba:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006cbe:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006cc2:	e7f8      	b.n	8006cb6 <memmove+0x12>
 8006cc4:	4402      	add	r2, r0
 8006cc6:	4601      	mov	r1, r0
 8006cc8:	428a      	cmp	r2, r1
 8006cca:	d100      	bne.n	8006cce <memmove+0x2a>
 8006ccc:	bd10      	pop	{r4, pc}
 8006cce:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006cd2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006cd6:	e7f7      	b.n	8006cc8 <memmove+0x24>

08006cd8 <_sbrk_r>:
 8006cd8:	b538      	push	{r3, r4, r5, lr}
 8006cda:	4d06      	ldr	r5, [pc, #24]	@ (8006cf4 <_sbrk_r+0x1c>)
 8006cdc:	2300      	movs	r3, #0
 8006cde:	4604      	mov	r4, r0
 8006ce0:	4608      	mov	r0, r1
 8006ce2:	602b      	str	r3, [r5, #0]
 8006ce4:	f000 fb8c 	bl	8007400 <_sbrk>
 8006ce8:	1c43      	adds	r3, r0, #1
 8006cea:	d102      	bne.n	8006cf2 <_sbrk_r+0x1a>
 8006cec:	682b      	ldr	r3, [r5, #0]
 8006cee:	b103      	cbz	r3, 8006cf2 <_sbrk_r+0x1a>
 8006cf0:	6023      	str	r3, [r4, #0]
 8006cf2:	bd38      	pop	{r3, r4, r5, pc}
 8006cf4:	20000468 	.word	0x20000468

08006cf8 <memcpy>:
 8006cf8:	440a      	add	r2, r1
 8006cfa:	4291      	cmp	r1, r2
 8006cfc:	f100 33ff 	add.w	r3, r0, #4294967295
 8006d00:	d100      	bne.n	8006d04 <memcpy+0xc>
 8006d02:	4770      	bx	lr
 8006d04:	b510      	push	{r4, lr}
 8006d06:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006d0a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006d0e:	4291      	cmp	r1, r2
 8006d10:	d1f9      	bne.n	8006d06 <memcpy+0xe>
 8006d12:	bd10      	pop	{r4, pc}

08006d14 <__assert_func>:
 8006d14:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006d16:	4614      	mov	r4, r2
 8006d18:	461a      	mov	r2, r3
 8006d1a:	4b09      	ldr	r3, [pc, #36]	@ (8006d40 <__assert_func+0x2c>)
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	4605      	mov	r5, r0
 8006d20:	68d8      	ldr	r0, [r3, #12]
 8006d22:	b954      	cbnz	r4, 8006d3a <__assert_func+0x26>
 8006d24:	4b07      	ldr	r3, [pc, #28]	@ (8006d44 <__assert_func+0x30>)
 8006d26:	461c      	mov	r4, r3
 8006d28:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006d2c:	9100      	str	r1, [sp, #0]
 8006d2e:	462b      	mov	r3, r5
 8006d30:	4905      	ldr	r1, [pc, #20]	@ (8006d48 <__assert_func+0x34>)
 8006d32:	f000 f86f 	bl	8006e14 <fiprintf>
 8006d36:	f000 f87f 	bl	8006e38 <abort>
 8006d3a:	4b04      	ldr	r3, [pc, #16]	@ (8006d4c <__assert_func+0x38>)
 8006d3c:	e7f4      	b.n	8006d28 <__assert_func+0x14>
 8006d3e:	bf00      	nop
 8006d40:	20000018 	.word	0x20000018
 8006d44:	08007736 	.word	0x08007736
 8006d48:	08007708 	.word	0x08007708
 8006d4c:	080076fb 	.word	0x080076fb

08006d50 <_calloc_r>:
 8006d50:	b570      	push	{r4, r5, r6, lr}
 8006d52:	fba1 5402 	umull	r5, r4, r1, r2
 8006d56:	b93c      	cbnz	r4, 8006d68 <_calloc_r+0x18>
 8006d58:	4629      	mov	r1, r5
 8006d5a:	f7ff f991 	bl	8006080 <_malloc_r>
 8006d5e:	4606      	mov	r6, r0
 8006d60:	b928      	cbnz	r0, 8006d6e <_calloc_r+0x1e>
 8006d62:	2600      	movs	r6, #0
 8006d64:	4630      	mov	r0, r6
 8006d66:	bd70      	pop	{r4, r5, r6, pc}
 8006d68:	220c      	movs	r2, #12
 8006d6a:	6002      	str	r2, [r0, #0]
 8006d6c:	e7f9      	b.n	8006d62 <_calloc_r+0x12>
 8006d6e:	462a      	mov	r2, r5
 8006d70:	4621      	mov	r1, r4
 8006d72:	f7fe fa48 	bl	8005206 <memset>
 8006d76:	e7f5      	b.n	8006d64 <_calloc_r+0x14>

08006d78 <__ascii_mbtowc>:
 8006d78:	b082      	sub	sp, #8
 8006d7a:	b901      	cbnz	r1, 8006d7e <__ascii_mbtowc+0x6>
 8006d7c:	a901      	add	r1, sp, #4
 8006d7e:	b142      	cbz	r2, 8006d92 <__ascii_mbtowc+0x1a>
 8006d80:	b14b      	cbz	r3, 8006d96 <__ascii_mbtowc+0x1e>
 8006d82:	7813      	ldrb	r3, [r2, #0]
 8006d84:	600b      	str	r3, [r1, #0]
 8006d86:	7812      	ldrb	r2, [r2, #0]
 8006d88:	1e10      	subs	r0, r2, #0
 8006d8a:	bf18      	it	ne
 8006d8c:	2001      	movne	r0, #1
 8006d8e:	b002      	add	sp, #8
 8006d90:	4770      	bx	lr
 8006d92:	4610      	mov	r0, r2
 8006d94:	e7fb      	b.n	8006d8e <__ascii_mbtowc+0x16>
 8006d96:	f06f 0001 	mvn.w	r0, #1
 8006d9a:	e7f8      	b.n	8006d8e <__ascii_mbtowc+0x16>

08006d9c <_realloc_r>:
 8006d9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006da0:	4680      	mov	r8, r0
 8006da2:	4615      	mov	r5, r2
 8006da4:	460c      	mov	r4, r1
 8006da6:	b921      	cbnz	r1, 8006db2 <_realloc_r+0x16>
 8006da8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006dac:	4611      	mov	r1, r2
 8006dae:	f7ff b967 	b.w	8006080 <_malloc_r>
 8006db2:	b92a      	cbnz	r2, 8006dc0 <_realloc_r+0x24>
 8006db4:	f7ff f8f0 	bl	8005f98 <_free_r>
 8006db8:	2400      	movs	r4, #0
 8006dba:	4620      	mov	r0, r4
 8006dbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006dc0:	f000 f841 	bl	8006e46 <_malloc_usable_size_r>
 8006dc4:	4285      	cmp	r5, r0
 8006dc6:	4606      	mov	r6, r0
 8006dc8:	d802      	bhi.n	8006dd0 <_realloc_r+0x34>
 8006dca:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8006dce:	d8f4      	bhi.n	8006dba <_realloc_r+0x1e>
 8006dd0:	4629      	mov	r1, r5
 8006dd2:	4640      	mov	r0, r8
 8006dd4:	f7ff f954 	bl	8006080 <_malloc_r>
 8006dd8:	4607      	mov	r7, r0
 8006dda:	2800      	cmp	r0, #0
 8006ddc:	d0ec      	beq.n	8006db8 <_realloc_r+0x1c>
 8006dde:	42b5      	cmp	r5, r6
 8006de0:	462a      	mov	r2, r5
 8006de2:	4621      	mov	r1, r4
 8006de4:	bf28      	it	cs
 8006de6:	4632      	movcs	r2, r6
 8006de8:	f7ff ff86 	bl	8006cf8 <memcpy>
 8006dec:	4621      	mov	r1, r4
 8006dee:	4640      	mov	r0, r8
 8006df0:	f7ff f8d2 	bl	8005f98 <_free_r>
 8006df4:	463c      	mov	r4, r7
 8006df6:	e7e0      	b.n	8006dba <_realloc_r+0x1e>

08006df8 <__ascii_wctomb>:
 8006df8:	4603      	mov	r3, r0
 8006dfa:	4608      	mov	r0, r1
 8006dfc:	b141      	cbz	r1, 8006e10 <__ascii_wctomb+0x18>
 8006dfe:	2aff      	cmp	r2, #255	@ 0xff
 8006e00:	d904      	bls.n	8006e0c <__ascii_wctomb+0x14>
 8006e02:	228a      	movs	r2, #138	@ 0x8a
 8006e04:	601a      	str	r2, [r3, #0]
 8006e06:	f04f 30ff 	mov.w	r0, #4294967295
 8006e0a:	4770      	bx	lr
 8006e0c:	700a      	strb	r2, [r1, #0]
 8006e0e:	2001      	movs	r0, #1
 8006e10:	4770      	bx	lr
	...

08006e14 <fiprintf>:
 8006e14:	b40e      	push	{r1, r2, r3}
 8006e16:	b503      	push	{r0, r1, lr}
 8006e18:	4601      	mov	r1, r0
 8006e1a:	ab03      	add	r3, sp, #12
 8006e1c:	4805      	ldr	r0, [pc, #20]	@ (8006e34 <fiprintf+0x20>)
 8006e1e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006e22:	6800      	ldr	r0, [r0, #0]
 8006e24:	9301      	str	r3, [sp, #4]
 8006e26:	f000 f83f 	bl	8006ea8 <_vfiprintf_r>
 8006e2a:	b002      	add	sp, #8
 8006e2c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006e30:	b003      	add	sp, #12
 8006e32:	4770      	bx	lr
 8006e34:	20000018 	.word	0x20000018

08006e38 <abort>:
 8006e38:	b508      	push	{r3, lr}
 8006e3a:	2006      	movs	r0, #6
 8006e3c:	f000 fa08 	bl	8007250 <raise>
 8006e40:	2001      	movs	r0, #1
 8006e42:	f000 faf3 	bl	800742c <_exit>

08006e46 <_malloc_usable_size_r>:
 8006e46:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006e4a:	1f18      	subs	r0, r3, #4
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	bfbc      	itt	lt
 8006e50:	580b      	ldrlt	r3, [r1, r0]
 8006e52:	18c0      	addlt	r0, r0, r3
 8006e54:	4770      	bx	lr

08006e56 <__sfputc_r>:
 8006e56:	6893      	ldr	r3, [r2, #8]
 8006e58:	3b01      	subs	r3, #1
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	b410      	push	{r4}
 8006e5e:	6093      	str	r3, [r2, #8]
 8006e60:	da08      	bge.n	8006e74 <__sfputc_r+0x1e>
 8006e62:	6994      	ldr	r4, [r2, #24]
 8006e64:	42a3      	cmp	r3, r4
 8006e66:	db01      	blt.n	8006e6c <__sfputc_r+0x16>
 8006e68:	290a      	cmp	r1, #10
 8006e6a:	d103      	bne.n	8006e74 <__sfputc_r+0x1e>
 8006e6c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006e70:	f000 b932 	b.w	80070d8 <__swbuf_r>
 8006e74:	6813      	ldr	r3, [r2, #0]
 8006e76:	1c58      	adds	r0, r3, #1
 8006e78:	6010      	str	r0, [r2, #0]
 8006e7a:	7019      	strb	r1, [r3, #0]
 8006e7c:	4608      	mov	r0, r1
 8006e7e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006e82:	4770      	bx	lr

08006e84 <__sfputs_r>:
 8006e84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e86:	4606      	mov	r6, r0
 8006e88:	460f      	mov	r7, r1
 8006e8a:	4614      	mov	r4, r2
 8006e8c:	18d5      	adds	r5, r2, r3
 8006e8e:	42ac      	cmp	r4, r5
 8006e90:	d101      	bne.n	8006e96 <__sfputs_r+0x12>
 8006e92:	2000      	movs	r0, #0
 8006e94:	e007      	b.n	8006ea6 <__sfputs_r+0x22>
 8006e96:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006e9a:	463a      	mov	r2, r7
 8006e9c:	4630      	mov	r0, r6
 8006e9e:	f7ff ffda 	bl	8006e56 <__sfputc_r>
 8006ea2:	1c43      	adds	r3, r0, #1
 8006ea4:	d1f3      	bne.n	8006e8e <__sfputs_r+0xa>
 8006ea6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006ea8 <_vfiprintf_r>:
 8006ea8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006eac:	460d      	mov	r5, r1
 8006eae:	b09d      	sub	sp, #116	@ 0x74
 8006eb0:	4614      	mov	r4, r2
 8006eb2:	4698      	mov	r8, r3
 8006eb4:	4606      	mov	r6, r0
 8006eb6:	b118      	cbz	r0, 8006ec0 <_vfiprintf_r+0x18>
 8006eb8:	6a03      	ldr	r3, [r0, #32]
 8006eba:	b90b      	cbnz	r3, 8006ec0 <_vfiprintf_r+0x18>
 8006ebc:	f7fe f90a 	bl	80050d4 <__sinit>
 8006ec0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006ec2:	07d9      	lsls	r1, r3, #31
 8006ec4:	d405      	bmi.n	8006ed2 <_vfiprintf_r+0x2a>
 8006ec6:	89ab      	ldrh	r3, [r5, #12]
 8006ec8:	059a      	lsls	r2, r3, #22
 8006eca:	d402      	bmi.n	8006ed2 <_vfiprintf_r+0x2a>
 8006ecc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006ece:	f7fe fa12 	bl	80052f6 <__retarget_lock_acquire_recursive>
 8006ed2:	89ab      	ldrh	r3, [r5, #12]
 8006ed4:	071b      	lsls	r3, r3, #28
 8006ed6:	d501      	bpl.n	8006edc <_vfiprintf_r+0x34>
 8006ed8:	692b      	ldr	r3, [r5, #16]
 8006eda:	b99b      	cbnz	r3, 8006f04 <_vfiprintf_r+0x5c>
 8006edc:	4629      	mov	r1, r5
 8006ede:	4630      	mov	r0, r6
 8006ee0:	f000 f938 	bl	8007154 <__swsetup_r>
 8006ee4:	b170      	cbz	r0, 8006f04 <_vfiprintf_r+0x5c>
 8006ee6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006ee8:	07dc      	lsls	r4, r3, #31
 8006eea:	d504      	bpl.n	8006ef6 <_vfiprintf_r+0x4e>
 8006eec:	f04f 30ff 	mov.w	r0, #4294967295
 8006ef0:	b01d      	add	sp, #116	@ 0x74
 8006ef2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ef6:	89ab      	ldrh	r3, [r5, #12]
 8006ef8:	0598      	lsls	r0, r3, #22
 8006efa:	d4f7      	bmi.n	8006eec <_vfiprintf_r+0x44>
 8006efc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006efe:	f7fe f9fb 	bl	80052f8 <__retarget_lock_release_recursive>
 8006f02:	e7f3      	b.n	8006eec <_vfiprintf_r+0x44>
 8006f04:	2300      	movs	r3, #0
 8006f06:	9309      	str	r3, [sp, #36]	@ 0x24
 8006f08:	2320      	movs	r3, #32
 8006f0a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006f0e:	f8cd 800c 	str.w	r8, [sp, #12]
 8006f12:	2330      	movs	r3, #48	@ 0x30
 8006f14:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80070c4 <_vfiprintf_r+0x21c>
 8006f18:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006f1c:	f04f 0901 	mov.w	r9, #1
 8006f20:	4623      	mov	r3, r4
 8006f22:	469a      	mov	sl, r3
 8006f24:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006f28:	b10a      	cbz	r2, 8006f2e <_vfiprintf_r+0x86>
 8006f2a:	2a25      	cmp	r2, #37	@ 0x25
 8006f2c:	d1f9      	bne.n	8006f22 <_vfiprintf_r+0x7a>
 8006f2e:	ebba 0b04 	subs.w	fp, sl, r4
 8006f32:	d00b      	beq.n	8006f4c <_vfiprintf_r+0xa4>
 8006f34:	465b      	mov	r3, fp
 8006f36:	4622      	mov	r2, r4
 8006f38:	4629      	mov	r1, r5
 8006f3a:	4630      	mov	r0, r6
 8006f3c:	f7ff ffa2 	bl	8006e84 <__sfputs_r>
 8006f40:	3001      	adds	r0, #1
 8006f42:	f000 80a7 	beq.w	8007094 <_vfiprintf_r+0x1ec>
 8006f46:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006f48:	445a      	add	r2, fp
 8006f4a:	9209      	str	r2, [sp, #36]	@ 0x24
 8006f4c:	f89a 3000 	ldrb.w	r3, [sl]
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	f000 809f 	beq.w	8007094 <_vfiprintf_r+0x1ec>
 8006f56:	2300      	movs	r3, #0
 8006f58:	f04f 32ff 	mov.w	r2, #4294967295
 8006f5c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006f60:	f10a 0a01 	add.w	sl, sl, #1
 8006f64:	9304      	str	r3, [sp, #16]
 8006f66:	9307      	str	r3, [sp, #28]
 8006f68:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006f6c:	931a      	str	r3, [sp, #104]	@ 0x68
 8006f6e:	4654      	mov	r4, sl
 8006f70:	2205      	movs	r2, #5
 8006f72:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006f76:	4853      	ldr	r0, [pc, #332]	@ (80070c4 <_vfiprintf_r+0x21c>)
 8006f78:	f7f9 f92a 	bl	80001d0 <memchr>
 8006f7c:	9a04      	ldr	r2, [sp, #16]
 8006f7e:	b9d8      	cbnz	r0, 8006fb8 <_vfiprintf_r+0x110>
 8006f80:	06d1      	lsls	r1, r2, #27
 8006f82:	bf44      	itt	mi
 8006f84:	2320      	movmi	r3, #32
 8006f86:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006f8a:	0713      	lsls	r3, r2, #28
 8006f8c:	bf44      	itt	mi
 8006f8e:	232b      	movmi	r3, #43	@ 0x2b
 8006f90:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006f94:	f89a 3000 	ldrb.w	r3, [sl]
 8006f98:	2b2a      	cmp	r3, #42	@ 0x2a
 8006f9a:	d015      	beq.n	8006fc8 <_vfiprintf_r+0x120>
 8006f9c:	9a07      	ldr	r2, [sp, #28]
 8006f9e:	4654      	mov	r4, sl
 8006fa0:	2000      	movs	r0, #0
 8006fa2:	f04f 0c0a 	mov.w	ip, #10
 8006fa6:	4621      	mov	r1, r4
 8006fa8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006fac:	3b30      	subs	r3, #48	@ 0x30
 8006fae:	2b09      	cmp	r3, #9
 8006fb0:	d94b      	bls.n	800704a <_vfiprintf_r+0x1a2>
 8006fb2:	b1b0      	cbz	r0, 8006fe2 <_vfiprintf_r+0x13a>
 8006fb4:	9207      	str	r2, [sp, #28]
 8006fb6:	e014      	b.n	8006fe2 <_vfiprintf_r+0x13a>
 8006fb8:	eba0 0308 	sub.w	r3, r0, r8
 8006fbc:	fa09 f303 	lsl.w	r3, r9, r3
 8006fc0:	4313      	orrs	r3, r2
 8006fc2:	9304      	str	r3, [sp, #16]
 8006fc4:	46a2      	mov	sl, r4
 8006fc6:	e7d2      	b.n	8006f6e <_vfiprintf_r+0xc6>
 8006fc8:	9b03      	ldr	r3, [sp, #12]
 8006fca:	1d19      	adds	r1, r3, #4
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	9103      	str	r1, [sp, #12]
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	bfbb      	ittet	lt
 8006fd4:	425b      	neglt	r3, r3
 8006fd6:	f042 0202 	orrlt.w	r2, r2, #2
 8006fda:	9307      	strge	r3, [sp, #28]
 8006fdc:	9307      	strlt	r3, [sp, #28]
 8006fde:	bfb8      	it	lt
 8006fe0:	9204      	strlt	r2, [sp, #16]
 8006fe2:	7823      	ldrb	r3, [r4, #0]
 8006fe4:	2b2e      	cmp	r3, #46	@ 0x2e
 8006fe6:	d10a      	bne.n	8006ffe <_vfiprintf_r+0x156>
 8006fe8:	7863      	ldrb	r3, [r4, #1]
 8006fea:	2b2a      	cmp	r3, #42	@ 0x2a
 8006fec:	d132      	bne.n	8007054 <_vfiprintf_r+0x1ac>
 8006fee:	9b03      	ldr	r3, [sp, #12]
 8006ff0:	1d1a      	adds	r2, r3, #4
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	9203      	str	r2, [sp, #12]
 8006ff6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006ffa:	3402      	adds	r4, #2
 8006ffc:	9305      	str	r3, [sp, #20]
 8006ffe:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80070d4 <_vfiprintf_r+0x22c>
 8007002:	7821      	ldrb	r1, [r4, #0]
 8007004:	2203      	movs	r2, #3
 8007006:	4650      	mov	r0, sl
 8007008:	f7f9 f8e2 	bl	80001d0 <memchr>
 800700c:	b138      	cbz	r0, 800701e <_vfiprintf_r+0x176>
 800700e:	9b04      	ldr	r3, [sp, #16]
 8007010:	eba0 000a 	sub.w	r0, r0, sl
 8007014:	2240      	movs	r2, #64	@ 0x40
 8007016:	4082      	lsls	r2, r0
 8007018:	4313      	orrs	r3, r2
 800701a:	3401      	adds	r4, #1
 800701c:	9304      	str	r3, [sp, #16]
 800701e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007022:	4829      	ldr	r0, [pc, #164]	@ (80070c8 <_vfiprintf_r+0x220>)
 8007024:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007028:	2206      	movs	r2, #6
 800702a:	f7f9 f8d1 	bl	80001d0 <memchr>
 800702e:	2800      	cmp	r0, #0
 8007030:	d03f      	beq.n	80070b2 <_vfiprintf_r+0x20a>
 8007032:	4b26      	ldr	r3, [pc, #152]	@ (80070cc <_vfiprintf_r+0x224>)
 8007034:	bb1b      	cbnz	r3, 800707e <_vfiprintf_r+0x1d6>
 8007036:	9b03      	ldr	r3, [sp, #12]
 8007038:	3307      	adds	r3, #7
 800703a:	f023 0307 	bic.w	r3, r3, #7
 800703e:	3308      	adds	r3, #8
 8007040:	9303      	str	r3, [sp, #12]
 8007042:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007044:	443b      	add	r3, r7
 8007046:	9309      	str	r3, [sp, #36]	@ 0x24
 8007048:	e76a      	b.n	8006f20 <_vfiprintf_r+0x78>
 800704a:	fb0c 3202 	mla	r2, ip, r2, r3
 800704e:	460c      	mov	r4, r1
 8007050:	2001      	movs	r0, #1
 8007052:	e7a8      	b.n	8006fa6 <_vfiprintf_r+0xfe>
 8007054:	2300      	movs	r3, #0
 8007056:	3401      	adds	r4, #1
 8007058:	9305      	str	r3, [sp, #20]
 800705a:	4619      	mov	r1, r3
 800705c:	f04f 0c0a 	mov.w	ip, #10
 8007060:	4620      	mov	r0, r4
 8007062:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007066:	3a30      	subs	r2, #48	@ 0x30
 8007068:	2a09      	cmp	r2, #9
 800706a:	d903      	bls.n	8007074 <_vfiprintf_r+0x1cc>
 800706c:	2b00      	cmp	r3, #0
 800706e:	d0c6      	beq.n	8006ffe <_vfiprintf_r+0x156>
 8007070:	9105      	str	r1, [sp, #20]
 8007072:	e7c4      	b.n	8006ffe <_vfiprintf_r+0x156>
 8007074:	fb0c 2101 	mla	r1, ip, r1, r2
 8007078:	4604      	mov	r4, r0
 800707a:	2301      	movs	r3, #1
 800707c:	e7f0      	b.n	8007060 <_vfiprintf_r+0x1b8>
 800707e:	ab03      	add	r3, sp, #12
 8007080:	9300      	str	r3, [sp, #0]
 8007082:	462a      	mov	r2, r5
 8007084:	4b12      	ldr	r3, [pc, #72]	@ (80070d0 <_vfiprintf_r+0x228>)
 8007086:	a904      	add	r1, sp, #16
 8007088:	4630      	mov	r0, r6
 800708a:	f7fd fbdf 	bl	800484c <_printf_float>
 800708e:	4607      	mov	r7, r0
 8007090:	1c78      	adds	r0, r7, #1
 8007092:	d1d6      	bne.n	8007042 <_vfiprintf_r+0x19a>
 8007094:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007096:	07d9      	lsls	r1, r3, #31
 8007098:	d405      	bmi.n	80070a6 <_vfiprintf_r+0x1fe>
 800709a:	89ab      	ldrh	r3, [r5, #12]
 800709c:	059a      	lsls	r2, r3, #22
 800709e:	d402      	bmi.n	80070a6 <_vfiprintf_r+0x1fe>
 80070a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80070a2:	f7fe f929 	bl	80052f8 <__retarget_lock_release_recursive>
 80070a6:	89ab      	ldrh	r3, [r5, #12]
 80070a8:	065b      	lsls	r3, r3, #25
 80070aa:	f53f af1f 	bmi.w	8006eec <_vfiprintf_r+0x44>
 80070ae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80070b0:	e71e      	b.n	8006ef0 <_vfiprintf_r+0x48>
 80070b2:	ab03      	add	r3, sp, #12
 80070b4:	9300      	str	r3, [sp, #0]
 80070b6:	462a      	mov	r2, r5
 80070b8:	4b05      	ldr	r3, [pc, #20]	@ (80070d0 <_vfiprintf_r+0x228>)
 80070ba:	a904      	add	r1, sp, #16
 80070bc:	4630      	mov	r0, r6
 80070be:	f7fd fe5d 	bl	8004d7c <_printf_i>
 80070c2:	e7e4      	b.n	800708e <_vfiprintf_r+0x1e6>
 80070c4:	080076e0 	.word	0x080076e0
 80070c8:	080076ea 	.word	0x080076ea
 80070cc:	0800484d 	.word	0x0800484d
 80070d0:	08006e85 	.word	0x08006e85
 80070d4:	080076e6 	.word	0x080076e6

080070d8 <__swbuf_r>:
 80070d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070da:	460e      	mov	r6, r1
 80070dc:	4614      	mov	r4, r2
 80070de:	4605      	mov	r5, r0
 80070e0:	b118      	cbz	r0, 80070ea <__swbuf_r+0x12>
 80070e2:	6a03      	ldr	r3, [r0, #32]
 80070e4:	b90b      	cbnz	r3, 80070ea <__swbuf_r+0x12>
 80070e6:	f7fd fff5 	bl	80050d4 <__sinit>
 80070ea:	69a3      	ldr	r3, [r4, #24]
 80070ec:	60a3      	str	r3, [r4, #8]
 80070ee:	89a3      	ldrh	r3, [r4, #12]
 80070f0:	071a      	lsls	r2, r3, #28
 80070f2:	d501      	bpl.n	80070f8 <__swbuf_r+0x20>
 80070f4:	6923      	ldr	r3, [r4, #16]
 80070f6:	b943      	cbnz	r3, 800710a <__swbuf_r+0x32>
 80070f8:	4621      	mov	r1, r4
 80070fa:	4628      	mov	r0, r5
 80070fc:	f000 f82a 	bl	8007154 <__swsetup_r>
 8007100:	b118      	cbz	r0, 800710a <__swbuf_r+0x32>
 8007102:	f04f 37ff 	mov.w	r7, #4294967295
 8007106:	4638      	mov	r0, r7
 8007108:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800710a:	6823      	ldr	r3, [r4, #0]
 800710c:	6922      	ldr	r2, [r4, #16]
 800710e:	1a98      	subs	r0, r3, r2
 8007110:	6963      	ldr	r3, [r4, #20]
 8007112:	b2f6      	uxtb	r6, r6
 8007114:	4283      	cmp	r3, r0
 8007116:	4637      	mov	r7, r6
 8007118:	dc05      	bgt.n	8007126 <__swbuf_r+0x4e>
 800711a:	4621      	mov	r1, r4
 800711c:	4628      	mov	r0, r5
 800711e:	f7ff fd99 	bl	8006c54 <_fflush_r>
 8007122:	2800      	cmp	r0, #0
 8007124:	d1ed      	bne.n	8007102 <__swbuf_r+0x2a>
 8007126:	68a3      	ldr	r3, [r4, #8]
 8007128:	3b01      	subs	r3, #1
 800712a:	60a3      	str	r3, [r4, #8]
 800712c:	6823      	ldr	r3, [r4, #0]
 800712e:	1c5a      	adds	r2, r3, #1
 8007130:	6022      	str	r2, [r4, #0]
 8007132:	701e      	strb	r6, [r3, #0]
 8007134:	6962      	ldr	r2, [r4, #20]
 8007136:	1c43      	adds	r3, r0, #1
 8007138:	429a      	cmp	r2, r3
 800713a:	d004      	beq.n	8007146 <__swbuf_r+0x6e>
 800713c:	89a3      	ldrh	r3, [r4, #12]
 800713e:	07db      	lsls	r3, r3, #31
 8007140:	d5e1      	bpl.n	8007106 <__swbuf_r+0x2e>
 8007142:	2e0a      	cmp	r6, #10
 8007144:	d1df      	bne.n	8007106 <__swbuf_r+0x2e>
 8007146:	4621      	mov	r1, r4
 8007148:	4628      	mov	r0, r5
 800714a:	f7ff fd83 	bl	8006c54 <_fflush_r>
 800714e:	2800      	cmp	r0, #0
 8007150:	d0d9      	beq.n	8007106 <__swbuf_r+0x2e>
 8007152:	e7d6      	b.n	8007102 <__swbuf_r+0x2a>

08007154 <__swsetup_r>:
 8007154:	b538      	push	{r3, r4, r5, lr}
 8007156:	4b29      	ldr	r3, [pc, #164]	@ (80071fc <__swsetup_r+0xa8>)
 8007158:	4605      	mov	r5, r0
 800715a:	6818      	ldr	r0, [r3, #0]
 800715c:	460c      	mov	r4, r1
 800715e:	b118      	cbz	r0, 8007168 <__swsetup_r+0x14>
 8007160:	6a03      	ldr	r3, [r0, #32]
 8007162:	b90b      	cbnz	r3, 8007168 <__swsetup_r+0x14>
 8007164:	f7fd ffb6 	bl	80050d4 <__sinit>
 8007168:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800716c:	0719      	lsls	r1, r3, #28
 800716e:	d422      	bmi.n	80071b6 <__swsetup_r+0x62>
 8007170:	06da      	lsls	r2, r3, #27
 8007172:	d407      	bmi.n	8007184 <__swsetup_r+0x30>
 8007174:	2209      	movs	r2, #9
 8007176:	602a      	str	r2, [r5, #0]
 8007178:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800717c:	81a3      	strh	r3, [r4, #12]
 800717e:	f04f 30ff 	mov.w	r0, #4294967295
 8007182:	e033      	b.n	80071ec <__swsetup_r+0x98>
 8007184:	0758      	lsls	r0, r3, #29
 8007186:	d512      	bpl.n	80071ae <__swsetup_r+0x5a>
 8007188:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800718a:	b141      	cbz	r1, 800719e <__swsetup_r+0x4a>
 800718c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007190:	4299      	cmp	r1, r3
 8007192:	d002      	beq.n	800719a <__swsetup_r+0x46>
 8007194:	4628      	mov	r0, r5
 8007196:	f7fe feff 	bl	8005f98 <_free_r>
 800719a:	2300      	movs	r3, #0
 800719c:	6363      	str	r3, [r4, #52]	@ 0x34
 800719e:	89a3      	ldrh	r3, [r4, #12]
 80071a0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80071a4:	81a3      	strh	r3, [r4, #12]
 80071a6:	2300      	movs	r3, #0
 80071a8:	6063      	str	r3, [r4, #4]
 80071aa:	6923      	ldr	r3, [r4, #16]
 80071ac:	6023      	str	r3, [r4, #0]
 80071ae:	89a3      	ldrh	r3, [r4, #12]
 80071b0:	f043 0308 	orr.w	r3, r3, #8
 80071b4:	81a3      	strh	r3, [r4, #12]
 80071b6:	6923      	ldr	r3, [r4, #16]
 80071b8:	b94b      	cbnz	r3, 80071ce <__swsetup_r+0x7a>
 80071ba:	89a3      	ldrh	r3, [r4, #12]
 80071bc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80071c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80071c4:	d003      	beq.n	80071ce <__swsetup_r+0x7a>
 80071c6:	4621      	mov	r1, r4
 80071c8:	4628      	mov	r0, r5
 80071ca:	f000 f883 	bl	80072d4 <__smakebuf_r>
 80071ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80071d2:	f013 0201 	ands.w	r2, r3, #1
 80071d6:	d00a      	beq.n	80071ee <__swsetup_r+0x9a>
 80071d8:	2200      	movs	r2, #0
 80071da:	60a2      	str	r2, [r4, #8]
 80071dc:	6962      	ldr	r2, [r4, #20]
 80071de:	4252      	negs	r2, r2
 80071e0:	61a2      	str	r2, [r4, #24]
 80071e2:	6922      	ldr	r2, [r4, #16]
 80071e4:	b942      	cbnz	r2, 80071f8 <__swsetup_r+0xa4>
 80071e6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80071ea:	d1c5      	bne.n	8007178 <__swsetup_r+0x24>
 80071ec:	bd38      	pop	{r3, r4, r5, pc}
 80071ee:	0799      	lsls	r1, r3, #30
 80071f0:	bf58      	it	pl
 80071f2:	6962      	ldrpl	r2, [r4, #20]
 80071f4:	60a2      	str	r2, [r4, #8]
 80071f6:	e7f4      	b.n	80071e2 <__swsetup_r+0x8e>
 80071f8:	2000      	movs	r0, #0
 80071fa:	e7f7      	b.n	80071ec <__swsetup_r+0x98>
 80071fc:	20000018 	.word	0x20000018

08007200 <_raise_r>:
 8007200:	291f      	cmp	r1, #31
 8007202:	b538      	push	{r3, r4, r5, lr}
 8007204:	4605      	mov	r5, r0
 8007206:	460c      	mov	r4, r1
 8007208:	d904      	bls.n	8007214 <_raise_r+0x14>
 800720a:	2316      	movs	r3, #22
 800720c:	6003      	str	r3, [r0, #0]
 800720e:	f04f 30ff 	mov.w	r0, #4294967295
 8007212:	bd38      	pop	{r3, r4, r5, pc}
 8007214:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007216:	b112      	cbz	r2, 800721e <_raise_r+0x1e>
 8007218:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800721c:	b94b      	cbnz	r3, 8007232 <_raise_r+0x32>
 800721e:	4628      	mov	r0, r5
 8007220:	f000 f830 	bl	8007284 <_getpid_r>
 8007224:	4622      	mov	r2, r4
 8007226:	4601      	mov	r1, r0
 8007228:	4628      	mov	r0, r5
 800722a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800722e:	f000 b817 	b.w	8007260 <_kill_r>
 8007232:	2b01      	cmp	r3, #1
 8007234:	d00a      	beq.n	800724c <_raise_r+0x4c>
 8007236:	1c59      	adds	r1, r3, #1
 8007238:	d103      	bne.n	8007242 <_raise_r+0x42>
 800723a:	2316      	movs	r3, #22
 800723c:	6003      	str	r3, [r0, #0]
 800723e:	2001      	movs	r0, #1
 8007240:	e7e7      	b.n	8007212 <_raise_r+0x12>
 8007242:	2100      	movs	r1, #0
 8007244:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007248:	4620      	mov	r0, r4
 800724a:	4798      	blx	r3
 800724c:	2000      	movs	r0, #0
 800724e:	e7e0      	b.n	8007212 <_raise_r+0x12>

08007250 <raise>:
 8007250:	4b02      	ldr	r3, [pc, #8]	@ (800725c <raise+0xc>)
 8007252:	4601      	mov	r1, r0
 8007254:	6818      	ldr	r0, [r3, #0]
 8007256:	f7ff bfd3 	b.w	8007200 <_raise_r>
 800725a:	bf00      	nop
 800725c:	20000018 	.word	0x20000018

08007260 <_kill_r>:
 8007260:	b538      	push	{r3, r4, r5, lr}
 8007262:	4d07      	ldr	r5, [pc, #28]	@ (8007280 <_kill_r+0x20>)
 8007264:	2300      	movs	r3, #0
 8007266:	4604      	mov	r4, r0
 8007268:	4608      	mov	r0, r1
 800726a:	4611      	mov	r1, r2
 800726c:	602b      	str	r3, [r5, #0]
 800726e:	f000 f8af 	bl	80073d0 <_kill>
 8007272:	1c43      	adds	r3, r0, #1
 8007274:	d102      	bne.n	800727c <_kill_r+0x1c>
 8007276:	682b      	ldr	r3, [r5, #0]
 8007278:	b103      	cbz	r3, 800727c <_kill_r+0x1c>
 800727a:	6023      	str	r3, [r4, #0]
 800727c:	bd38      	pop	{r3, r4, r5, pc}
 800727e:	bf00      	nop
 8007280:	20000468 	.word	0x20000468

08007284 <_getpid_r>:
 8007284:	f000 b894 	b.w	80073b0 <_getpid>

08007288 <__swhatbuf_r>:
 8007288:	b570      	push	{r4, r5, r6, lr}
 800728a:	460c      	mov	r4, r1
 800728c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007290:	2900      	cmp	r1, #0
 8007292:	b096      	sub	sp, #88	@ 0x58
 8007294:	4615      	mov	r5, r2
 8007296:	461e      	mov	r6, r3
 8007298:	da0d      	bge.n	80072b6 <__swhatbuf_r+0x2e>
 800729a:	89a3      	ldrh	r3, [r4, #12]
 800729c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80072a0:	f04f 0100 	mov.w	r1, #0
 80072a4:	bf14      	ite	ne
 80072a6:	2340      	movne	r3, #64	@ 0x40
 80072a8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80072ac:	2000      	movs	r0, #0
 80072ae:	6031      	str	r1, [r6, #0]
 80072b0:	602b      	str	r3, [r5, #0]
 80072b2:	b016      	add	sp, #88	@ 0x58
 80072b4:	bd70      	pop	{r4, r5, r6, pc}
 80072b6:	466a      	mov	r2, sp
 80072b8:	f000 f848 	bl	800734c <_fstat_r>
 80072bc:	2800      	cmp	r0, #0
 80072be:	dbec      	blt.n	800729a <__swhatbuf_r+0x12>
 80072c0:	9901      	ldr	r1, [sp, #4]
 80072c2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80072c6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80072ca:	4259      	negs	r1, r3
 80072cc:	4159      	adcs	r1, r3
 80072ce:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80072d2:	e7eb      	b.n	80072ac <__swhatbuf_r+0x24>

080072d4 <__smakebuf_r>:
 80072d4:	898b      	ldrh	r3, [r1, #12]
 80072d6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80072d8:	079d      	lsls	r5, r3, #30
 80072da:	4606      	mov	r6, r0
 80072dc:	460c      	mov	r4, r1
 80072de:	d507      	bpl.n	80072f0 <__smakebuf_r+0x1c>
 80072e0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80072e4:	6023      	str	r3, [r4, #0]
 80072e6:	6123      	str	r3, [r4, #16]
 80072e8:	2301      	movs	r3, #1
 80072ea:	6163      	str	r3, [r4, #20]
 80072ec:	b003      	add	sp, #12
 80072ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80072f0:	ab01      	add	r3, sp, #4
 80072f2:	466a      	mov	r2, sp
 80072f4:	f7ff ffc8 	bl	8007288 <__swhatbuf_r>
 80072f8:	9f00      	ldr	r7, [sp, #0]
 80072fa:	4605      	mov	r5, r0
 80072fc:	4639      	mov	r1, r7
 80072fe:	4630      	mov	r0, r6
 8007300:	f7fe febe 	bl	8006080 <_malloc_r>
 8007304:	b948      	cbnz	r0, 800731a <__smakebuf_r+0x46>
 8007306:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800730a:	059a      	lsls	r2, r3, #22
 800730c:	d4ee      	bmi.n	80072ec <__smakebuf_r+0x18>
 800730e:	f023 0303 	bic.w	r3, r3, #3
 8007312:	f043 0302 	orr.w	r3, r3, #2
 8007316:	81a3      	strh	r3, [r4, #12]
 8007318:	e7e2      	b.n	80072e0 <__smakebuf_r+0xc>
 800731a:	89a3      	ldrh	r3, [r4, #12]
 800731c:	6020      	str	r0, [r4, #0]
 800731e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007322:	81a3      	strh	r3, [r4, #12]
 8007324:	9b01      	ldr	r3, [sp, #4]
 8007326:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800732a:	b15b      	cbz	r3, 8007344 <__smakebuf_r+0x70>
 800732c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007330:	4630      	mov	r0, r6
 8007332:	f000 f81d 	bl	8007370 <_isatty_r>
 8007336:	b128      	cbz	r0, 8007344 <__smakebuf_r+0x70>
 8007338:	89a3      	ldrh	r3, [r4, #12]
 800733a:	f023 0303 	bic.w	r3, r3, #3
 800733e:	f043 0301 	orr.w	r3, r3, #1
 8007342:	81a3      	strh	r3, [r4, #12]
 8007344:	89a3      	ldrh	r3, [r4, #12]
 8007346:	431d      	orrs	r5, r3
 8007348:	81a5      	strh	r5, [r4, #12]
 800734a:	e7cf      	b.n	80072ec <__smakebuf_r+0x18>

0800734c <_fstat_r>:
 800734c:	b538      	push	{r3, r4, r5, lr}
 800734e:	4d07      	ldr	r5, [pc, #28]	@ (800736c <_fstat_r+0x20>)
 8007350:	2300      	movs	r3, #0
 8007352:	4604      	mov	r4, r0
 8007354:	4608      	mov	r0, r1
 8007356:	4611      	mov	r1, r2
 8007358:	602b      	str	r3, [r5, #0]
 800735a:	f000 f821 	bl	80073a0 <_fstat>
 800735e:	1c43      	adds	r3, r0, #1
 8007360:	d102      	bne.n	8007368 <_fstat_r+0x1c>
 8007362:	682b      	ldr	r3, [r5, #0]
 8007364:	b103      	cbz	r3, 8007368 <_fstat_r+0x1c>
 8007366:	6023      	str	r3, [r4, #0]
 8007368:	bd38      	pop	{r3, r4, r5, pc}
 800736a:	bf00      	nop
 800736c:	20000468 	.word	0x20000468

08007370 <_isatty_r>:
 8007370:	b538      	push	{r3, r4, r5, lr}
 8007372:	4d06      	ldr	r5, [pc, #24]	@ (800738c <_isatty_r+0x1c>)
 8007374:	2300      	movs	r3, #0
 8007376:	4604      	mov	r4, r0
 8007378:	4608      	mov	r0, r1
 800737a:	602b      	str	r3, [r5, #0]
 800737c:	f000 f820 	bl	80073c0 <_isatty>
 8007380:	1c43      	adds	r3, r0, #1
 8007382:	d102      	bne.n	800738a <_isatty_r+0x1a>
 8007384:	682b      	ldr	r3, [r5, #0]
 8007386:	b103      	cbz	r3, 800738a <_isatty_r+0x1a>
 8007388:	6023      	str	r3, [r4, #0]
 800738a:	bd38      	pop	{r3, r4, r5, pc}
 800738c:	20000468 	.word	0x20000468

08007390 <_close>:
 8007390:	4b02      	ldr	r3, [pc, #8]	@ (800739c <_close+0xc>)
 8007392:	2258      	movs	r2, #88	@ 0x58
 8007394:	601a      	str	r2, [r3, #0]
 8007396:	f04f 30ff 	mov.w	r0, #4294967295
 800739a:	4770      	bx	lr
 800739c:	20000468 	.word	0x20000468

080073a0 <_fstat>:
 80073a0:	4b02      	ldr	r3, [pc, #8]	@ (80073ac <_fstat+0xc>)
 80073a2:	2258      	movs	r2, #88	@ 0x58
 80073a4:	601a      	str	r2, [r3, #0]
 80073a6:	f04f 30ff 	mov.w	r0, #4294967295
 80073aa:	4770      	bx	lr
 80073ac:	20000468 	.word	0x20000468

080073b0 <_getpid>:
 80073b0:	4b02      	ldr	r3, [pc, #8]	@ (80073bc <_getpid+0xc>)
 80073b2:	2258      	movs	r2, #88	@ 0x58
 80073b4:	601a      	str	r2, [r3, #0]
 80073b6:	f04f 30ff 	mov.w	r0, #4294967295
 80073ba:	4770      	bx	lr
 80073bc:	20000468 	.word	0x20000468

080073c0 <_isatty>:
 80073c0:	4b02      	ldr	r3, [pc, #8]	@ (80073cc <_isatty+0xc>)
 80073c2:	2258      	movs	r2, #88	@ 0x58
 80073c4:	601a      	str	r2, [r3, #0]
 80073c6:	2000      	movs	r0, #0
 80073c8:	4770      	bx	lr
 80073ca:	bf00      	nop
 80073cc:	20000468 	.word	0x20000468

080073d0 <_kill>:
 80073d0:	4b02      	ldr	r3, [pc, #8]	@ (80073dc <_kill+0xc>)
 80073d2:	2258      	movs	r2, #88	@ 0x58
 80073d4:	601a      	str	r2, [r3, #0]
 80073d6:	f04f 30ff 	mov.w	r0, #4294967295
 80073da:	4770      	bx	lr
 80073dc:	20000468 	.word	0x20000468

080073e0 <_lseek>:
 80073e0:	4b02      	ldr	r3, [pc, #8]	@ (80073ec <_lseek+0xc>)
 80073e2:	2258      	movs	r2, #88	@ 0x58
 80073e4:	601a      	str	r2, [r3, #0]
 80073e6:	f04f 30ff 	mov.w	r0, #4294967295
 80073ea:	4770      	bx	lr
 80073ec:	20000468 	.word	0x20000468

080073f0 <_read>:
 80073f0:	4b02      	ldr	r3, [pc, #8]	@ (80073fc <_read+0xc>)
 80073f2:	2258      	movs	r2, #88	@ 0x58
 80073f4:	601a      	str	r2, [r3, #0]
 80073f6:	f04f 30ff 	mov.w	r0, #4294967295
 80073fa:	4770      	bx	lr
 80073fc:	20000468 	.word	0x20000468

08007400 <_sbrk>:
 8007400:	4a04      	ldr	r2, [pc, #16]	@ (8007414 <_sbrk+0x14>)
 8007402:	6811      	ldr	r1, [r2, #0]
 8007404:	4603      	mov	r3, r0
 8007406:	b909      	cbnz	r1, 800740c <_sbrk+0xc>
 8007408:	4903      	ldr	r1, [pc, #12]	@ (8007418 <_sbrk+0x18>)
 800740a:	6011      	str	r1, [r2, #0]
 800740c:	6810      	ldr	r0, [r2, #0]
 800740e:	4403      	add	r3, r0
 8007410:	6013      	str	r3, [r2, #0]
 8007412:	4770      	bx	lr
 8007414:	20000478 	.word	0x20000478
 8007418:	20000480 	.word	0x20000480

0800741c <_write>:
 800741c:	4b02      	ldr	r3, [pc, #8]	@ (8007428 <_write+0xc>)
 800741e:	2258      	movs	r2, #88	@ 0x58
 8007420:	601a      	str	r2, [r3, #0]
 8007422:	f04f 30ff 	mov.w	r0, #4294967295
 8007426:	4770      	bx	lr
 8007428:	20000468 	.word	0x20000468

0800742c <_exit>:
 800742c:	e7fe      	b.n	800742c <_exit>
	...

08007430 <_init>:
 8007430:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007432:	bf00      	nop
 8007434:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007436:	bc08      	pop	{r3}
 8007438:	469e      	mov	lr, r3
 800743a:	4770      	bx	lr

0800743c <_fini>:
 800743c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800743e:	bf00      	nop
 8007440:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007442:	bc08      	pop	{r3}
 8007444:	469e      	mov	lr, r3
 8007446:	4770      	bx	lr
