

================================================================
== Vitis HLS Report for 'accelerator_controller'
================================================================
* Date:           Thu Mar  6 16:55:26 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        xor_distributed_hyw
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.929 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        7|      119|  70.000 ns|  1.190 us|    8|  120|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
        |                                                            |                                                 |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                   |
        |                          Instance                          |                      Module                     |   min   |   max   |    min    |    max    | min | max |                      Type                     |
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
        |grp_accelerator_controller_Pipeline_VITIS_LOOP_26_1_fu_106  |accelerator_controller_Pipeline_VITIS_LOOP_26_1  |        4|        4|  40.000 ns|  40.000 ns|    3|    3|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_accelerator_controller_Pipeline_VITIS_LOOP_60_4_fu_120  |accelerator_controller_Pipeline_VITIS_LOOP_60_4  |        5|        9|  50.000 ns|  90.000 ns|    1|    5|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_57_3  |        0|      111|    7 ~ 11|          -|          -|  0 ~ 10|        no|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     49|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    6|     281|    502|    0|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     49|    -|
|Register         |        -|    -|      17|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    6|     298|    600|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------+-------------------------------------------------+---------+----+-----+-----+-----+
    |                          Instance                          |                      Module                     | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------------------------------+-------------------------------------------------+---------+----+-----+-----+-----+
    |grp_accelerator_controller_Pipeline_VITIS_LOOP_26_1_fu_106  |accelerator_controller_Pipeline_VITIS_LOOP_26_1  |        0|   0|  102|  216|    0|
    |grp_accelerator_controller_Pipeline_VITIS_LOOP_60_4_fu_120  |accelerator_controller_Pipeline_VITIS_LOOP_60_4  |        0|   6|  136|  244|    0|
    |control_s_axi_U                                             |control_s_axi                                    |        0|   0|   43|   42|    0|
    +------------------------------------------------------------+-------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                       |                                                 |        0|   6|  281|  502|    0|
    +------------------------------------------------------------+-------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |i_2_fu_171_p2                    |         +|   0|  0|  12|           4|           1|
    |ap_block_state5_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |cmp_i_i58_fu_156_p2              |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln57_fu_165_p2              |      icmp|   0|  0|  12|           4|           4|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  49|          25|           7|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  31|          6|    1|          6|
    |data_out_write  |   9|          2|    1|          2|
    |i_fu_72         |   9|          2|    4|          8|
    +----------------+----+-----------+-----+-----------+
    |Total           |  49|         10|    6|         16|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------+---+----+-----+-----------+
    |                                   Name                                  | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                |  5|   0|    5|          0|
    |cmp_i_i58_reg_242                                                        |  1|   0|    1|          0|
    |grp_accelerator_controller_Pipeline_VITIS_LOOP_26_1_fu_106_ap_start_reg  |  1|   0|    1|          0|
    |grp_accelerator_controller_Pipeline_VITIS_LOOP_60_4_fu_120_ap_start_reg  |  1|   0|    1|          0|
    |i_2_reg_251                                                              |  4|   0|    4|          0|
    |i_fu_72                                                                  |  4|   0|    4|          0|
    |icmp_ln57_reg_247                                                        |  1|   0|    1|          0|
    +-------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                    | 17|   0|   17|          0|
    +-------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-----------------------+-----+-----+------------+------------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|                 control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|                 control|        scalar|
|s_axi_control_AWADDR   |   in|    5|       s_axi|                 control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|                 control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|                 control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|                 control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|                 control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|                 control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|                 control|        scalar|
|s_axi_control_ARADDR   |   in|    5|       s_axi|                 control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|                 control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|                 control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|                 control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|                 control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|                 control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|                 control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|                 control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  accelerator_controller|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  accelerator_controller|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  accelerator_controller|  return value|
|w1_address0            |  out|    2|   ap_memory|                      w1|         array|
|w1_ce0                 |  out|    1|   ap_memory|                      w1|         array|
|w1_q0                  |   in|   16|   ap_memory|                      w1|         array|
|w1_address1            |  out|    2|   ap_memory|                      w1|         array|
|w1_ce1                 |  out|    1|   ap_memory|                      w1|         array|
|w1_q1                  |   in|   16|   ap_memory|                      w1|         array|
|bias_1_address0        |  out|    1|   ap_memory|                  bias_1|         array|
|bias_1_ce0             |  out|    1|   ap_memory|                  bias_1|         array|
|bias_1_q0              |   in|   16|   ap_memory|                  bias_1|         array|
|training               |   in|   16|     ap_none|                training|        scalar|
|data_out_din           |  out|   64|     ap_fifo|                data_out|       pointer|
|data_out_full_n        |   in|    1|     ap_fifo|                data_out|       pointer|
|data_out_write         |  out|    1|     ap_fifo|                data_out|       pointer|
|data_in                |   in|   64|     ap_none|                 data_in|       pointer|
+-----------------------+-----+-----+------------+------------------------+--------------+

