<stg><name>gaussian</name>


<trans_list>

<trans id="44" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="45" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="48" from="4" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="5" op_0_bw="32">
<![CDATA[
entry:0 %idx = alloca i32 1

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="5" op_0_bw="32">
<![CDATA[
entry:1 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="5" op_0_bw="32">
<![CDATA[
entry:2 %indvars_iv1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvars_iv1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:3 %spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln5"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:8 %store_ln10 = store i5 17, i5 %indvars_iv1

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:9 %store_ln10 = store i5 2, i5 %j

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:10 %store_ln10 = store i5 1, i5 %idx

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
entry:11 %br_ln10 = br void %for.body4.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.body4.lr.ph:0 %j_1 = load i5 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body4.lr.ph:1 %icmp_ln10 = icmp_eq  i5 %j_1, i5 19

]]></Node>
<StgValue><ssdm name="icmp_ln10"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body4.lr.ph:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body4.lr.ph:3 %br_ln10 = br i1 %icmp_ln10, void %for.body4.lr.ph.split, void %for.end26

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.body4.lr.ph.split:0 %idx_load = load i5 %idx

]]></Node>
<StgValue><ssdm name="idx_load"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.body4.lr.ph.split:1 %indvars_iv1_load = load i5 %indvars_iv1

]]></Node>
<StgValue><ssdm name="indvars_iv1_load"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="5">
<![CDATA[
for.body4.lr.ph.split:2 %zext_ln10 = zext i5 %idx_load

]]></Node>
<StgValue><ssdm name="zext_ln10"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body4.lr.ph.split:8 %c_addr = getelementptr i32 %c, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="c_addr"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="5">
<![CDATA[
for.body4.lr.ph.split:9 %c_load = load i5 %c_addr

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="9" op_0_bw="5">
<![CDATA[
for.body4.lr.ph.split:10 %zext_ln10_1 = zext i5 %indvars_iv1_load

]]></Node>
<StgValue><ssdm name="zext_ln10_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body4.lr.ph.split:11 %mul_ln10 = mul i9 %zext_ln10_1, i9 19

]]></Node>
<StgValue><ssdm name="mul_ln10"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body4.lr.ph.split:13 %add_ln10 = add i5 %j_1, i5 1

]]></Node>
<StgValue><ssdm name="add_ln10"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body4.lr.ph.split:14 %add_ln10_1 = add i5 %idx_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln10_1"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body4.lr.ph.split:15 %add_ln10_2 = add i5 %indvars_iv1_load, i5 31

]]></Node>
<StgValue><ssdm name="add_ln10_2"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body4.lr.ph.split:16 %store_ln10 = store i5 %add_ln10_2, i5 %indvars_iv1

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body4.lr.ph.split:17 %store_ln10 = store i5 %add_ln10, i5 %j

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body4.lr.ph.split:18 %store_ln10 = store i5 %add_ln10_1, i5 %idx

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0">
<![CDATA[
for.end26:0 %ret_ln26 = ret

]]></Node>
<StgValue><ssdm name="ret_ln26"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
for.body4.lr.ph.split:3 %tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %idx_load, i4 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
for.body4.lr.ph.split:4 %tmp_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %idx_load, i2 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="9" op_0_bw="7">
<![CDATA[
for.body4.lr.ph.split:5 %zext_ln18 = zext i7 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln18"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body4.lr.ph.split:6 %add_ln18 = add i9 %tmp, i9 %zext_ln18

]]></Node>
<StgValue><ssdm name="add_ln18"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="5">
<![CDATA[
for.body4.lr.ph.split:9 %c_load = load i5 %c_addr

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="9" op_3_bw="32" op_4_bw="9" op_5_bw="32">
<![CDATA[
for.body4.lr.ph.split:12 %call_ln10 = call void @gaussian_Pipeline_VITIS_LOOP_10_2_VITIS_LOOP_14_3, i5 %j_1, i9 %mul_ln10, i32 %A, i9 %add_ln18, i32 %c_load

]]></Node>
<StgValue><ssdm name="call_ln10"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body4.lr.ph.split:7 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="9" op_3_bw="32" op_4_bw="9" op_5_bw="32">
<![CDATA[
for.body4.lr.ph.split:12 %call_ln10 = call void @gaussian_Pipeline_VITIS_LOOP_10_2_VITIS_LOOP_14_3, i5 %j_1, i9 %mul_ln10, i32 %A, i9 %add_ln18, i32 %c_load

]]></Node>
<StgValue><ssdm name="call_ln10"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
for.body4.lr.ph.split:19 %br_ln10 = br void %for.body4.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="49" name="c" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="c"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="50" name="A" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="A"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="52" from="StgValue_51" to="idx" fromId="51" toId="5">
</dataflow>
<dataflow id="53" from="StgValue_51" to="j" fromId="51" toId="6">
</dataflow>
<dataflow id="54" from="StgValue_51" to="indvars_iv1" fromId="51" toId="7">
</dataflow>
<dataflow id="56" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln5" fromId="55" toId="8">
</dataflow>
<dataflow id="58" from="empty_1" to="spectopmodule_ln5" fromId="57" toId="8">
</dataflow>
<dataflow id="60" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="59" toId="9">
</dataflow>
<dataflow id="61" from="c" to="specinterface_ln0" fromId="49" toId="9">
</dataflow>
<dataflow id="63" from="empty" to="specinterface_ln0" fromId="62" toId="9">
</dataflow>
<dataflow id="65" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="9">
</dataflow>
<dataflow id="66" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="9">
</dataflow>
<dataflow id="68" from="empty_0" to="specinterface_ln0" fromId="67" toId="9">
</dataflow>
<dataflow id="70" from="StgValue_69" to="specinterface_ln0" fromId="69" toId="9">
</dataflow>
<dataflow id="71" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="9">
</dataflow>
<dataflow id="72" from="empty_0" to="specinterface_ln0" fromId="67" toId="9">
</dataflow>
<dataflow id="73" from="empty_0" to="specinterface_ln0" fromId="67" toId="9">
</dataflow>
<dataflow id="74" from="empty_0" to="specinterface_ln0" fromId="67" toId="9">
</dataflow>
<dataflow id="75" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="9">
</dataflow>
<dataflow id="76" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="9">
</dataflow>
<dataflow id="77" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="9">
</dataflow>
<dataflow id="78" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="9">
</dataflow>
<dataflow id="79" from="empty_0" to="specinterface_ln0" fromId="67" toId="9">
</dataflow>
<dataflow id="80" from="empty_0" to="specinterface_ln0" fromId="67" toId="9">
</dataflow>
<dataflow id="81" from="StgValue_69" to="specinterface_ln0" fromId="69" toId="9">
</dataflow>
<dataflow id="82" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="9">
</dataflow>
<dataflow id="84" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="83" toId="10">
</dataflow>
<dataflow id="85" from="c" to="specbitsmap_ln0" fromId="49" toId="10">
</dataflow>
<dataflow id="86" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="59" toId="11">
</dataflow>
<dataflow id="87" from="A" to="specinterface_ln0" fromId="50" toId="11">
</dataflow>
<dataflow id="88" from="empty" to="specinterface_ln0" fromId="62" toId="11">
</dataflow>
<dataflow id="89" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="11">
</dataflow>
<dataflow id="90" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="11">
</dataflow>
<dataflow id="91" from="empty_0" to="specinterface_ln0" fromId="67" toId="11">
</dataflow>
<dataflow id="92" from="StgValue_69" to="specinterface_ln0" fromId="69" toId="11">
</dataflow>
<dataflow id="93" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="11">
</dataflow>
<dataflow id="94" from="empty_0" to="specinterface_ln0" fromId="67" toId="11">
</dataflow>
<dataflow id="95" from="empty_0" to="specinterface_ln0" fromId="67" toId="11">
</dataflow>
<dataflow id="96" from="empty_0" to="specinterface_ln0" fromId="67" toId="11">
</dataflow>
<dataflow id="97" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="11">
</dataflow>
<dataflow id="98" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="11">
</dataflow>
<dataflow id="99" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="11">
</dataflow>
<dataflow id="100" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="11">
</dataflow>
<dataflow id="101" from="empty_0" to="specinterface_ln0" fromId="67" toId="11">
</dataflow>
<dataflow id="102" from="empty_0" to="specinterface_ln0" fromId="67" toId="11">
</dataflow>
<dataflow id="103" from="StgValue_69" to="specinterface_ln0" fromId="69" toId="11">
</dataflow>
<dataflow id="104" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="11">
</dataflow>
<dataflow id="105" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="83" toId="12">
</dataflow>
<dataflow id="106" from="A" to="specbitsmap_ln0" fromId="50" toId="12">
</dataflow>
<dataflow id="108" from="StgValue_107" to="store_ln10" fromId="107" toId="13">
</dataflow>
<dataflow id="109" from="indvars_iv1" to="store_ln10" fromId="7" toId="13">
</dataflow>
<dataflow id="111" from="StgValue_110" to="store_ln10" fromId="110" toId="14">
</dataflow>
<dataflow id="112" from="j" to="store_ln10" fromId="6" toId="14">
</dataflow>
<dataflow id="114" from="StgValue_113" to="store_ln10" fromId="113" toId="15">
</dataflow>
<dataflow id="115" from="idx" to="store_ln10" fromId="5" toId="15">
</dataflow>
<dataflow id="116" from="j" to="j_1" fromId="6" toId="17">
</dataflow>
<dataflow id="117" from="j_1" to="icmp_ln10" fromId="17" toId="18">
</dataflow>
<dataflow id="119" from="StgValue_118" to="icmp_ln10" fromId="118" toId="18">
</dataflow>
<dataflow id="121" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="120" toId="19">
</dataflow>
<dataflow id="123" from="StgValue_122" to="empty" fromId="122" toId="19">
</dataflow>
<dataflow id="124" from="StgValue_122" to="empty" fromId="122" toId="19">
</dataflow>
<dataflow id="125" from="StgValue_122" to="empty" fromId="122" toId="19">
</dataflow>
<dataflow id="126" from="icmp_ln10" to="br_ln10" fromId="18" toId="20">
</dataflow>
<dataflow id="127" from="idx" to="idx_load" fromId="5" toId="21">
</dataflow>
<dataflow id="128" from="indvars_iv1" to="indvars_iv1_load" fromId="7" toId="22">
</dataflow>
<dataflow id="129" from="idx_load" to="zext_ln10" fromId="21" toId="23">
</dataflow>
<dataflow id="130" from="c" to="c_addr" fromId="49" toId="24">
</dataflow>
<dataflow id="132" from="StgValue_131" to="c_addr" fromId="131" toId="24">
</dataflow>
<dataflow id="133" from="zext_ln10" to="c_addr" fromId="23" toId="24">
</dataflow>
<dataflow id="134" from="c_addr" to="c_load" fromId="24" toId="25">
</dataflow>
<dataflow id="135" from="indvars_iv1_load" to="zext_ln10_1" fromId="22" toId="26">
</dataflow>
<dataflow id="136" from="zext_ln10_1" to="mul_ln10" fromId="26" toId="27">
</dataflow>
<dataflow id="138" from="StgValue_137" to="mul_ln10" fromId="137" toId="27">
</dataflow>
<dataflow id="139" from="j_1" to="add_ln10" fromId="17" toId="28">
</dataflow>
<dataflow id="140" from="StgValue_113" to="add_ln10" fromId="113" toId="28">
</dataflow>
<dataflow id="141" from="idx_load" to="add_ln10_1" fromId="21" toId="29">
</dataflow>
<dataflow id="142" from="StgValue_113" to="add_ln10_1" fromId="113" toId="29">
</dataflow>
<dataflow id="143" from="indvars_iv1_load" to="add_ln10_2" fromId="22" toId="30">
</dataflow>
<dataflow id="145" from="StgValue_144" to="add_ln10_2" fromId="144" toId="30">
</dataflow>
<dataflow id="146" from="add_ln10_2" to="store_ln10" fromId="30" toId="31">
</dataflow>
<dataflow id="147" from="indvars_iv1" to="store_ln10" fromId="7" toId="31">
</dataflow>
<dataflow id="148" from="add_ln10" to="store_ln10" fromId="28" toId="32">
</dataflow>
<dataflow id="149" from="j" to="store_ln10" fromId="6" toId="32">
</dataflow>
<dataflow id="150" from="add_ln10_1" to="store_ln10" fromId="29" toId="33">
</dataflow>
<dataflow id="151" from="idx" to="store_ln10" fromId="5" toId="33">
</dataflow>
<dataflow id="153" from="_ssdm_op_BitConcatenate.i9.i5.i4" to="tmp" fromId="152" toId="35">
</dataflow>
<dataflow id="154" from="idx_load" to="tmp" fromId="21" toId="35">
</dataflow>
<dataflow id="156" from="StgValue_155" to="tmp" fromId="155" toId="35">
</dataflow>
<dataflow id="158" from="_ssdm_op_BitConcatenate.i7.i5.i2" to="tmp_1" fromId="157" toId="36">
</dataflow>
<dataflow id="159" from="idx_load" to="tmp_1" fromId="21" toId="36">
</dataflow>
<dataflow id="161" from="StgValue_160" to="tmp_1" fromId="160" toId="36">
</dataflow>
<dataflow id="162" from="tmp_1" to="zext_ln18" fromId="36" toId="37">
</dataflow>
<dataflow id="163" from="tmp" to="add_ln18" fromId="35" toId="38">
</dataflow>
<dataflow id="164" from="zext_ln18" to="add_ln18" fromId="37" toId="38">
</dataflow>
<dataflow id="165" from="c_addr" to="c_load" fromId="24" toId="39">
</dataflow>
<dataflow id="167" from="gaussian_Pipeline_VITIS_LOOP_10_2_VITIS_LOOP_14_3" to="call_ln10" fromId="166" toId="40">
</dataflow>
<dataflow id="168" from="j_1" to="call_ln10" fromId="17" toId="40">
</dataflow>
<dataflow id="169" from="mul_ln10" to="call_ln10" fromId="27" toId="40">
</dataflow>
<dataflow id="170" from="A" to="call_ln10" fromId="50" toId="40">
</dataflow>
<dataflow id="171" from="add_ln18" to="call_ln10" fromId="38" toId="40">
</dataflow>
<dataflow id="172" from="c_load" to="call_ln10" fromId="39" toId="40">
</dataflow>
<dataflow id="174" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="173" toId="41">
</dataflow>
<dataflow id="176" from="empty_3" to="specloopname_ln0" fromId="175" toId="41">
</dataflow>
<dataflow id="177" from="gaussian_Pipeline_VITIS_LOOP_10_2_VITIS_LOOP_14_3" to="call_ln10" fromId="166" toId="42">
</dataflow>
<dataflow id="178" from="j_1" to="call_ln10" fromId="17" toId="42">
</dataflow>
<dataflow id="179" from="mul_ln10" to="call_ln10" fromId="27" toId="42">
</dataflow>
<dataflow id="180" from="A" to="call_ln10" fromId="50" toId="42">
</dataflow>
<dataflow id="181" from="add_ln18" to="call_ln10" fromId="38" toId="42">
</dataflow>
<dataflow id="182" from="c_load" to="call_ln10" fromId="39" toId="42">
</dataflow>
<dataflow id="183" from="icmp_ln10" to="StgValue_2" fromId="18" toId="2">
</dataflow>
</dataflows>


</stg>
