Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto e4bc14e90914403981635cf50d8ef2e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot parity_tb_behav xil_defaultlib.parity_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.parity_gen
Compiling module xil_defaultlib.parity_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot parity_tb_behav
