/********************************************************************
 * Copyright (C) 2013-2014 Texas Instruments Incorporated.
 * 
 *  Redistribution and use in source and binary forms, with or without 
 *  modification, are permitted provided that the following conditions 
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright 
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the 
 *    documentation and/or other materials provided with the   
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
*/
#ifndef CSLR_CONTROL_INTR_DMA_H
#define CSLR_CONTROL_INTR_DMA_H

#ifdef __cplusplus
extern "C"
{
#endif
#include <ti/csl/cslr.h>
#include <ti/csl/tistdtypes.h>


/**************************************************************************
* Register Overlay Structure for __ALL__
**************************************************************************/
typedef struct {
    volatile Uint32 EVE1_IRQ[4];
    volatile Uint32 EVE2_IRQ[4];
    volatile Uint32 EVE3_IRQ[4];
    volatile Uint32 EVE4_IRQ[4];
    volatile Uint32 IPU1_IRQ[29];
    volatile Uint32 IPU2_IRQ[29];
    volatile Uint32 PRUSS1_IRQ[16];
    volatile Uint32 PRUSS2_IRQ[16];
    volatile Uint32 DSP1_IRQ[32];
    volatile Uint32 DSP2_IRQ[32];
    volatile Uint32 MPU_IRQ[76];
    volatile Uint32 DMA_SYSTEM_DREQ[64];
    volatile Uint32 DMA_EDMA_DREQ[32];
    volatile Uint32 DMA_DSP1_DREQ[10];
    volatile Uint32 DMA_DSP2_DREQ[10];
    volatile Uint32 CRYPTO_DMA_DREQ_30_31;
    volatile Uint32 OVS_DMARQ_IO_MUX;
    volatile Uint32 OVS_IRQ_IO_MUX;
} CSL_control_intr_dmaRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

/* EVE1_IRQ */
#define CSL_CONTROL_INTR_DMA_EVE1_IRQ(i)                        (0x0U + ((i) * (0x4U)))

/* EVE2_IRQ */
#define CSL_CONTROL_INTR_DMA_EVE2_IRQ(i)                        (0x10U + ((i) * (0x4U)))

/* EVE3_IRQ */
#define CSL_CONTROL_INTR_DMA_EVE3_IRQ(i)                        (0x20U + ((i) * (0x4U)))

/* EVE4_IRQ */
#define CSL_CONTROL_INTR_DMA_EVE4_IRQ(i)                        (0x30U + ((i) * (0x4U)))

/* IPU1_IRQ */
#define CSL_CONTROL_INTR_DMA_IPU1_IRQ(i)                        (0x40U + ((i) * (0x4U)))

/* IPU2_IRQ */
#define CSL_CONTROL_INTR_DMA_IPU2_IRQ(i)                        (0xB4U + ((i) * (0x4U)))

/* PRUSS1_IRQ */
#define CSL_CONTROL_INTR_DMA_PRUSS1_IRQ(i)                      (0x128U + ((i) * (0x4U)))

/* PRUSS2_IRQ */
#define CSL_CONTROL_INTR_DMA_PRUSS2_IRQ(i)                      (0x168U + ((i) * (0x4U)))

/* DSP1_IRQ */
#define CSL_CONTROL_INTR_DMA_DSP1_IRQ(i)                        (0x1A8U + ((i) * (0x4U)))

/* DSP2_IRQ */
#define CSL_CONTROL_INTR_DMA_DSP2_IRQ(i)                        (0x228U + ((i) * (0x4U)))

/* MPU_IRQ */
#define CSL_CONTROL_INTR_DMA_MPU_IRQ(i)                         (0x2A8U + ((i) * (0x4U)))

/* DMA_SYSTEM_DREQ */
#define CSL_CONTROL_INTR_DMA_DMA_SYSTEM_DREQ(i)                 (0x3D8U + ((i) * (0x4U)))

/* DMA_EDMA_DREQ */
#define CSL_CONTROL_INTR_DMA_DMA_EDMA_DREQ(i)                   (0x4D8U + ((i) * (0x4U)))

/* DMA_DSP1_DREQ */
#define CSL_CONTROL_INTR_DMA_DMA_DSP1_DREQ(i)                   (0x558U + ((i) * (0x4U)))

/* DMA_DSP2_DREQ */
#define CSL_CONTROL_INTR_DMA_DMA_DSP2_DREQ(i)                   (0x580U + ((i) * (0x4U)))

/* CRYPTO_DMA_DREQ_30_31 */
#define CSL_CONTROL_INTR_DMA_CRYPTO_DMA_DREQ_30_31              (0x5A8U)

/* OVS_DMARQ_IO_MUX */
#define CSL_CONTROL_INTR_DMA_OVS_DMARQ_IO_MUX                   (0x5ACU)

/* OVS_IRQ_IO_MUX */
#define CSL_CONTROL_INTR_DMA_OVS_IRQ_IO_MUX                     (0x5B0U)


/**************************************************************************
* Field Definition Macros
**************************************************************************/

/* EVE1_IRQ */

#define CSL_CONTROL_INTR_DMA_EVE1_IRQ_EVE1_IRQ_0_MASK           (0x000001FFU)
#define CSL_CONTROL_INTR_DMA_EVE1_IRQ_EVE1_IRQ_0_SHIFT          (0U)
#define CSL_CONTROL_INTR_DMA_EVE1_IRQ_EVE1_IRQ_0_RESETVAL       (0x00000001U)
#define CSL_CONTROL_INTR_DMA_EVE1_IRQ_EVE1_IRQ_0_MAX            (0x000001ffU)

#define CSL_CONTROL_INTR_DMA_EVE1_IRQ_EVE1_IRQ_1_MASK           (0x01FF0000U)
#define CSL_CONTROL_INTR_DMA_EVE1_IRQ_EVE1_IRQ_1_SHIFT          (16U)
#define CSL_CONTROL_INTR_DMA_EVE1_IRQ_EVE1_IRQ_1_RESETVAL       (0x00000002U)
#define CSL_CONTROL_INTR_DMA_EVE1_IRQ_EVE1_IRQ_1_MAX            (0x000001ffU)

#define CSL_CONTROL_INTR_DMA_EVE1_IRQ_RESETVAL                  (0x00020001U)

/* EVE2_IRQ */

#define CSL_CONTROL_INTR_DMA_EVE2_IRQ_EVE2_IRQ_0_MASK           (0x000001FFU)
#define CSL_CONTROL_INTR_DMA_EVE2_IRQ_EVE2_IRQ_0_SHIFT          (0U)
#define CSL_CONTROL_INTR_DMA_EVE2_IRQ_EVE2_IRQ_0_RESETVAL       (0x00000001U)
#define CSL_CONTROL_INTR_DMA_EVE2_IRQ_EVE2_IRQ_0_MAX            (0x000001ffU)

#define CSL_CONTROL_INTR_DMA_EVE2_IRQ_EVE2_IRQ_1_MASK           (0x01FF0000U)
#define CSL_CONTROL_INTR_DMA_EVE2_IRQ_EVE2_IRQ_1_SHIFT          (16U)
#define CSL_CONTROL_INTR_DMA_EVE2_IRQ_EVE2_IRQ_1_RESETVAL       (0x00000002U)
#define CSL_CONTROL_INTR_DMA_EVE2_IRQ_EVE2_IRQ_1_MAX            (0x000001ffU)

#define CSL_CONTROL_INTR_DMA_EVE2_IRQ_RESETVAL                  (0x00020001U)

/* EVE3_IRQ */

#define CSL_CONTROL_INTR_DMA_EVE3_IRQ_EVE3_IRQ_0_MASK           (0x000001FFU)
#define CSL_CONTROL_INTR_DMA_EVE3_IRQ_EVE3_IRQ_0_SHIFT          (0U)
#define CSL_CONTROL_INTR_DMA_EVE3_IRQ_EVE3_IRQ_0_RESETVAL       (0x00000001U)
#define CSL_CONTROL_INTR_DMA_EVE3_IRQ_EVE3_IRQ_0_MAX            (0x000001ffU)

#define CSL_CONTROL_INTR_DMA_EVE3_IRQ_EVE3_IRQ_1_MASK           (0x01FF0000U)
#define CSL_CONTROL_INTR_DMA_EVE3_IRQ_EVE3_IRQ_1_SHIFT          (16U)
#define CSL_CONTROL_INTR_DMA_EVE3_IRQ_EVE3_IRQ_1_RESETVAL       (0x00000002U)
#define CSL_CONTROL_INTR_DMA_EVE3_IRQ_EVE3_IRQ_1_MAX            (0x000001ffU)

#define CSL_CONTROL_INTR_DMA_EVE3_IRQ_RESETVAL                  (0x00020001U)

/* EVE4_IRQ */

#define CSL_CONTROL_INTR_DMA_EVE4_IRQ_EVE4_IRQ_0_MASK           (0x000001FFU)
#define CSL_CONTROL_INTR_DMA_EVE4_IRQ_EVE4_IRQ_0_SHIFT          (0U)
#define CSL_CONTROL_INTR_DMA_EVE4_IRQ_EVE4_IRQ_0_RESETVAL       (0x00000001U)
#define CSL_CONTROL_INTR_DMA_EVE4_IRQ_EVE4_IRQ_0_MAX            (0x000001ffU)

#define CSL_CONTROL_INTR_DMA_EVE4_IRQ_EVE4_IRQ_1_MASK           (0x01FF0000U)
#define CSL_CONTROL_INTR_DMA_EVE4_IRQ_EVE4_IRQ_1_SHIFT          (16U)
#define CSL_CONTROL_INTR_DMA_EVE4_IRQ_EVE4_IRQ_1_RESETVAL       (0x00000002U)
#define CSL_CONTROL_INTR_DMA_EVE4_IRQ_EVE4_IRQ_1_MAX            (0x000001ffU)

#define CSL_CONTROL_INTR_DMA_EVE4_IRQ_RESETVAL                  (0x00020001U)

/* IPU1_IRQ */

#define CSL_CONTROL_INTR_DMA_IPU1_IRQ_IPU1_IRQ_23_MASK          (0x000001FFU)
#define CSL_CONTROL_INTR_DMA_IPU1_IRQ_IPU1_IRQ_23_SHIFT         (0U)
#define CSL_CONTROL_INTR_DMA_IPU1_IRQ_IPU1_IRQ_23_RESETVAL      (0x00000014U)
#define CSL_CONTROL_INTR_DMA_IPU1_IRQ_IPU1_IRQ_23_MAX           (0x000001ffU)

#define CSL_CONTROL_INTR_DMA_IPU1_IRQ_IPU1_IRQ_24_MASK          (0x01FF0000U)
#define CSL_CONTROL_INTR_DMA_IPU1_IRQ_IPU1_IRQ_24_SHIFT         (16U)
#define CSL_CONTROL_INTR_DMA_IPU1_IRQ_IPU1_IRQ_24_RESETVAL      (0x00000030U)
#define CSL_CONTROL_INTR_DMA_IPU1_IRQ_IPU1_IRQ_24_MAX           (0x000001ffU)

#define CSL_CONTROL_INTR_DMA_IPU1_IRQ_RESETVAL                  (0x00300014U)

/* IPU2_IRQ */

#define CSL_CONTROL_INTR_DMA_IPU2_IRQ_IPU2_IRQ_23_MASK          (0x000001FFU)
#define CSL_CONTROL_INTR_DMA_IPU2_IRQ_IPU2_IRQ_23_SHIFT         (0U)
#define CSL_CONTROL_INTR_DMA_IPU2_IRQ_IPU2_IRQ_23_RESETVAL      (0x00000014U)
#define CSL_CONTROL_INTR_DMA_IPU2_IRQ_IPU2_IRQ_23_MAX           (0x000001ffU)

#define CSL_CONTROL_INTR_DMA_IPU2_IRQ_IPU2_IRQ_24_MASK          (0x01FF0000U)
#define CSL_CONTROL_INTR_DMA_IPU2_IRQ_IPU2_IRQ_24_SHIFT         (16U)
#define CSL_CONTROL_INTR_DMA_IPU2_IRQ_IPU2_IRQ_24_RESETVAL      (0x00000030U)
#define CSL_CONTROL_INTR_DMA_IPU2_IRQ_IPU2_IRQ_24_MAX           (0x000001ffU)

#define CSL_CONTROL_INTR_DMA_IPU2_IRQ_RESETVAL                  (0x00300014U)

/* PRUSS1_IRQ */

#define CSL_CONTROL_INTR_DMA_PRUSS1_IRQ_PRUSS1_IRQ_32_MASK      (0x000001FFU)
#define CSL_CONTROL_INTR_DMA_PRUSS1_IRQ_PRUSS1_IRQ_32_SHIFT     (0U)
#define CSL_CONTROL_INTR_DMA_PRUSS1_IRQ_PRUSS1_IRQ_32_RESETVAL  (0x00000001U)
#define CSL_CONTROL_INTR_DMA_PRUSS1_IRQ_PRUSS1_IRQ_32_MAX       (0x000001ffU)

#define CSL_CONTROL_INTR_DMA_PRUSS1_IRQ_PRUSS1_IRQ_33_MASK      (0x01FF0000U)
#define CSL_CONTROL_INTR_DMA_PRUSS1_IRQ_PRUSS1_IRQ_33_SHIFT     (16U)
#define CSL_CONTROL_INTR_DMA_PRUSS1_IRQ_PRUSS1_IRQ_33_RESETVAL  (0x00000002U)
#define CSL_CONTROL_INTR_DMA_PRUSS1_IRQ_PRUSS1_IRQ_33_MAX       (0x000001ffU)

#define CSL_CONTROL_INTR_DMA_PRUSS1_IRQ_RESETVAL                (0x00020001U)

/* PRUSS2_IRQ */

#define CSL_CONTROL_INTR_DMA_PRUSS2_IRQ_PRUSS2_IRQ_32_MASK      (0x000001FFU)
#define CSL_CONTROL_INTR_DMA_PRUSS2_IRQ_PRUSS2_IRQ_32_SHIFT     (0U)
#define CSL_CONTROL_INTR_DMA_PRUSS2_IRQ_PRUSS2_IRQ_32_RESETVAL  (0x00000001U)
#define CSL_CONTROL_INTR_DMA_PRUSS2_IRQ_PRUSS2_IRQ_32_MAX       (0x000001ffU)

#define CSL_CONTROL_INTR_DMA_PRUSS2_IRQ_PRUSS2_IRQ_33_MASK      (0x01FF0000U)
#define CSL_CONTROL_INTR_DMA_PRUSS2_IRQ_PRUSS2_IRQ_33_SHIFT     (16U)
#define CSL_CONTROL_INTR_DMA_PRUSS2_IRQ_PRUSS2_IRQ_33_RESETVAL  (0x00000002U)
#define CSL_CONTROL_INTR_DMA_PRUSS2_IRQ_PRUSS2_IRQ_33_MAX       (0x000001ffU)

#define CSL_CONTROL_INTR_DMA_PRUSS2_IRQ_RESETVAL                (0x00020001U)

/* DSP1_IRQ */

#define CSL_CONTROL_INTR_DMA_DSP1_IRQ_DSP1_IRQ_32_MASK          (0x000001FFU)
#define CSL_CONTROL_INTR_DMA_DSP1_IRQ_DSP1_IRQ_32_SHIFT         (0U)
#define CSL_CONTROL_INTR_DMA_DSP1_IRQ_DSP1_IRQ_32_RESETVAL      (0x00000001U)
#define CSL_CONTROL_INTR_DMA_DSP1_IRQ_DSP1_IRQ_32_MAX           (0x000001ffU)

#define CSL_CONTROL_INTR_DMA_DSP1_IRQ_DSP1_IRQ_33_MASK          (0x01FF0000U)
#define CSL_CONTROL_INTR_DMA_DSP1_IRQ_DSP1_IRQ_33_SHIFT         (16U)
#define CSL_CONTROL_INTR_DMA_DSP1_IRQ_DSP1_IRQ_33_RESETVAL      (0x00000002U)
#define CSL_CONTROL_INTR_DMA_DSP1_IRQ_DSP1_IRQ_33_MAX           (0x000001ffU)

#define CSL_CONTROL_INTR_DMA_DSP1_IRQ_RESETVAL                  (0x00020001U)

/* DSP2_IRQ */

#define CSL_CONTROL_INTR_DMA_DSP2_IRQ_DSP2_IRQ_32_MASK          (0x000001FFU)
#define CSL_CONTROL_INTR_DMA_DSP2_IRQ_DSP2_IRQ_32_SHIFT         (0U)
#define CSL_CONTROL_INTR_DMA_DSP2_IRQ_DSP2_IRQ_32_RESETVAL      (0x00000001U)
#define CSL_CONTROL_INTR_DMA_DSP2_IRQ_DSP2_IRQ_32_MAX           (0x000001ffU)

#define CSL_CONTROL_INTR_DMA_DSP2_IRQ_DSP2_IRQ_33_MASK          (0x01FF0000U)
#define CSL_CONTROL_INTR_DMA_DSP2_IRQ_DSP2_IRQ_33_SHIFT         (16U)
#define CSL_CONTROL_INTR_DMA_DSP2_IRQ_DSP2_IRQ_33_RESETVAL      (0x00000002U)
#define CSL_CONTROL_INTR_DMA_DSP2_IRQ_DSP2_IRQ_33_MAX           (0x000001ffU)

#define CSL_CONTROL_INTR_DMA_DSP2_IRQ_RESETVAL                  (0x00020001U)

/* MPU_IRQ */

#define CSL_CONTROL_INTR_DMA_MPU_IRQ_MPU_IRQ_4_MASK             (0x000001FFU)
#define CSL_CONTROL_INTR_DMA_MPU_IRQ_MPU_IRQ_4_SHIFT            (0U)
#define CSL_CONTROL_INTR_DMA_MPU_IRQ_MPU_IRQ_4_RESETVAL         (0x00000001U)
#define CSL_CONTROL_INTR_DMA_MPU_IRQ_MPU_IRQ_4_MAX              (0x000001ffU)

#define CSL_CONTROL_INTR_DMA_MPU_IRQ_MPU_IRQ_7_MASK             (0x01FF0000U)
#define CSL_CONTROL_INTR_DMA_MPU_IRQ_MPU_IRQ_7_SHIFT            (16U)
#define CSL_CONTROL_INTR_DMA_MPU_IRQ_MPU_IRQ_7_RESETVAL         (0x00000002U)
#define CSL_CONTROL_INTR_DMA_MPU_IRQ_MPU_IRQ_7_MAX              (0x000001ffU)

#define CSL_CONTROL_INTR_DMA_MPU_IRQ_RESETVAL                   (0x00020001U)

/* DMA_SYSTEM_DREQ */

#define CSL_CONTROL_INTR_DMA_DMA_SYSTEM_DREQ_DMA_SYSTEM_DREQ_0_IRQ_0_MASK  (0x000000FFU)
#define CSL_CONTROL_INTR_DMA_DMA_SYSTEM_DREQ_DMA_SYSTEM_DREQ_0_IRQ_0_SHIFT  (0U)
#define CSL_CONTROL_INTR_DMA_DMA_SYSTEM_DREQ_DMA_SYSTEM_DREQ_0_IRQ_0_RESETVAL  (0x00000001U)
#define CSL_CONTROL_INTR_DMA_DMA_SYSTEM_DREQ_DMA_SYSTEM_DREQ_0_IRQ_0_MAX  (0x000000ffU)

#define CSL_CONTROL_INTR_DMA_DMA_SYSTEM_DREQ_DMA_SYSTEM_DREQ_1_IRQ_1_MASK  (0x00FF0000U)
#define CSL_CONTROL_INTR_DMA_DMA_SYSTEM_DREQ_DMA_SYSTEM_DREQ_1_IRQ_1_SHIFT  (16U)
#define CSL_CONTROL_INTR_DMA_DMA_SYSTEM_DREQ_DMA_SYSTEM_DREQ_1_IRQ_1_RESETVAL  (0x00000002U)
#define CSL_CONTROL_INTR_DMA_DMA_SYSTEM_DREQ_DMA_SYSTEM_DREQ_1_IRQ_1_MAX  (0x000000ffU)

#define CSL_CONTROL_INTR_DMA_DMA_SYSTEM_DREQ_RESETVAL           (0x00020001U)

/* DMA_EDMA_DREQ */

#define CSL_CONTROL_INTR_DMA_DMA_EDMA_DREQ_DMA_EDMA_DREQ_0_IRQ_0_MASK  (0x000000FFU)
#define CSL_CONTROL_INTR_DMA_DMA_EDMA_DREQ_DMA_EDMA_DREQ_0_IRQ_0_SHIFT  (0U)
#define CSL_CONTROL_INTR_DMA_DMA_EDMA_DREQ_DMA_EDMA_DREQ_0_IRQ_0_RESETVAL  (0x00000001U)
#define CSL_CONTROL_INTR_DMA_DMA_EDMA_DREQ_DMA_EDMA_DREQ_0_IRQ_0_MAX  (0x000000ffU)

#define CSL_CONTROL_INTR_DMA_DMA_EDMA_DREQ_DMA_EDMA_DREQ_1_IRQ_1_MASK  (0x00FF0000U)
#define CSL_CONTROL_INTR_DMA_DMA_EDMA_DREQ_DMA_EDMA_DREQ_1_IRQ_1_SHIFT  (16U)
#define CSL_CONTROL_INTR_DMA_DMA_EDMA_DREQ_DMA_EDMA_DREQ_1_IRQ_1_RESETVAL  (0x00000002U)
#define CSL_CONTROL_INTR_DMA_DMA_EDMA_DREQ_DMA_EDMA_DREQ_1_IRQ_1_MAX  (0x000000ffU)

#define CSL_CONTROL_INTR_DMA_DMA_EDMA_DREQ_RESETVAL             (0x00020001U)

/* DMA_DSP1_DREQ */

#define CSL_CONTROL_INTR_DMA_DMA_DSP1_DREQ_DMA_DSP1_DREQ_0_IRQ_0_MASK  (0x000000FFU)
#define CSL_CONTROL_INTR_DMA_DMA_DSP1_DREQ_DMA_DSP1_DREQ_0_IRQ_0_SHIFT  (0U)
#define CSL_CONTROL_INTR_DMA_DMA_DSP1_DREQ_DMA_DSP1_DREQ_0_IRQ_0_RESETVAL  (0x00000080U)
#define CSL_CONTROL_INTR_DMA_DMA_DSP1_DREQ_DMA_DSP1_DREQ_0_IRQ_0_MAX  (0x000000ffU)

#define CSL_CONTROL_INTR_DMA_DMA_DSP1_DREQ_DMA_DSP1_DREQ_1_IRQ_1_MASK  (0x00FF0000U)
#define CSL_CONTROL_INTR_DMA_DMA_DSP1_DREQ_DMA_DSP1_DREQ_1_IRQ_1_SHIFT  (16U)
#define CSL_CONTROL_INTR_DMA_DMA_DSP1_DREQ_DMA_DSP1_DREQ_1_IRQ_1_RESETVAL  (0x00000081U)
#define CSL_CONTROL_INTR_DMA_DMA_DSP1_DREQ_DMA_DSP1_DREQ_1_IRQ_1_MAX  (0x000000ffU)

#define CSL_CONTROL_INTR_DMA_DMA_DSP1_DREQ_RESETVAL             (0x00810080U)

/* DMA_DSP2_DREQ */

#define CSL_CONTROL_INTR_DMA_DMA_DSP2_DREQ_DMA_DSP2_DREQ_0_IRQ_0_MASK  (0x000000FFU)
#define CSL_CONTROL_INTR_DMA_DMA_DSP2_DREQ_DMA_DSP2_DREQ_0_IRQ_0_SHIFT  (0U)
#define CSL_CONTROL_INTR_DMA_DMA_DSP2_DREQ_DMA_DSP2_DREQ_0_IRQ_0_RESETVAL  (0x00000080U)
#define CSL_CONTROL_INTR_DMA_DMA_DSP2_DREQ_DMA_DSP2_DREQ_0_IRQ_0_MAX  (0x000000ffU)

#define CSL_CONTROL_INTR_DMA_DMA_DSP2_DREQ_DMA_DSP2_DREQ_1_IRQ_1_MASK  (0x00FF0000U)
#define CSL_CONTROL_INTR_DMA_DMA_DSP2_DREQ_DMA_DSP2_DREQ_1_IRQ_1_SHIFT  (16U)
#define CSL_CONTROL_INTR_DMA_DMA_DSP2_DREQ_DMA_DSP2_DREQ_1_IRQ_1_RESETVAL  (0x00000081U)
#define CSL_CONTROL_INTR_DMA_DMA_DSP2_DREQ_DMA_DSP2_DREQ_1_IRQ_1_MAX  (0x000000ffU)

#define CSL_CONTROL_INTR_DMA_DMA_DSP2_DREQ_RESETVAL             (0x00810080U)

/* CRYPTO_DMA_DREQ_30_31 */

#define CSL_CONTROL_INTR_DMA_CRYPTO_DMA_DREQ_30_31_CRYPTO_DMA_DREQ_30_DMA_30_MASK  (0x00000003U)
#define CSL_CONTROL_INTR_DMA_CRYPTO_DMA_DREQ_30_31_CRYPTO_DMA_DREQ_30_DMA_30_SHIFT  (0U)
#define CSL_CONTROL_INTR_DMA_CRYPTO_DMA_DREQ_30_31_CRYPTO_DMA_DREQ_30_DMA_30_RESETVAL  (0x00000003U)
#define CSL_CONTROL_INTR_DMA_CRYPTO_DMA_DREQ_30_31_CRYPTO_DMA_DREQ_30_DMA_30_MAX  (0x00000003U)

#define CSL_CONTROL_INTR_DMA_CRYPTO_DMA_DREQ_30_31_CRYPTO_DMA_DREQ_31_DMA_31_MASK  (0x00030000U)
#define CSL_CONTROL_INTR_DMA_CRYPTO_DMA_DREQ_30_31_CRYPTO_DMA_DREQ_31_DMA_31_SHIFT  (16U)
#define CSL_CONTROL_INTR_DMA_CRYPTO_DMA_DREQ_30_31_CRYPTO_DMA_DREQ_31_DMA_31_RESETVAL  (0x00000002U)
#define CSL_CONTROL_INTR_DMA_CRYPTO_DMA_DREQ_30_31_CRYPTO_DMA_DREQ_31_DMA_31_MAX  (0x00000003U)

#define CSL_CONTROL_INTR_DMA_CRYPTO_DMA_DREQ_30_31_RESETVAL     (0x00020003U)

/* OVS_DMARQ_IO_MUX */

#define CSL_CONTROL_INTR_DMA_OVS_DMARQ_IO_MUX_OVS_DMARQ_IO_MUX_1_MASK  (0x000000FFU)
#define CSL_CONTROL_INTR_DMA_OVS_DMARQ_IO_MUX_OVS_DMARQ_IO_MUX_1_SHIFT  (0U)
#define CSL_CONTROL_INTR_DMA_OVS_DMARQ_IO_MUX_OVS_DMARQ_IO_MUX_1_RESETVAL  (0x00000000U)
#define CSL_CONTROL_INTR_DMA_OVS_DMARQ_IO_MUX_OVS_DMARQ_IO_MUX_1_MAX  (0x000000ffU)

#define CSL_CONTROL_INTR_DMA_OVS_DMARQ_IO_MUX_OVS_DMARQ_IO_MUX_2_MASK  (0x0000FF00U)
#define CSL_CONTROL_INTR_DMA_OVS_DMARQ_IO_MUX_OVS_DMARQ_IO_MUX_2_SHIFT  (8U)
#define CSL_CONTROL_INTR_DMA_OVS_DMARQ_IO_MUX_OVS_DMARQ_IO_MUX_2_RESETVAL  (0x00000000U)
#define CSL_CONTROL_INTR_DMA_OVS_DMARQ_IO_MUX_OVS_DMARQ_IO_MUX_2_MAX  (0x000000ffU)

#define CSL_CONTROL_INTR_DMA_OVS_DMARQ_IO_MUX_RESETVAL          (0x00000000U)

/* OVS_IRQ_IO_MUX */

#define CSL_CONTROL_INTR_DMA_OVS_IRQ_IO_MUX_OVS_IRQ_IO_MUX_1_MASK  (0x000001FFU)
#define CSL_CONTROL_INTR_DMA_OVS_IRQ_IO_MUX_OVS_IRQ_IO_MUX_1_SHIFT  (0U)
#define CSL_CONTROL_INTR_DMA_OVS_IRQ_IO_MUX_OVS_IRQ_IO_MUX_1_RESETVAL  (0x00000000U)
#define CSL_CONTROL_INTR_DMA_OVS_IRQ_IO_MUX_OVS_IRQ_IO_MUX_1_MAX  (0x000001ffU)

#define CSL_CONTROL_INTR_DMA_OVS_IRQ_IO_MUX_OVS_IRQ_IO_MUX_2_MASK  (0x0003FE00U)
#define CSL_CONTROL_INTR_DMA_OVS_IRQ_IO_MUX_OVS_IRQ_IO_MUX_2_SHIFT  (9U)
#define CSL_CONTROL_INTR_DMA_OVS_IRQ_IO_MUX_OVS_IRQ_IO_MUX_2_RESETVAL  (0x00000000U)
#define CSL_CONTROL_INTR_DMA_OVS_IRQ_IO_MUX_OVS_IRQ_IO_MUX_2_MAX  (0x000001ffU)

#define CSL_CONTROL_INTR_DMA_OVS_IRQ_IO_MUX_RESETVAL            (0x00000000U)

#ifdef __cplusplus
}
#endif
#endif
