// Seed: 3145264934
module module_0 (
    output supply0 id_0,
    output wor id_1
);
  assign id_1 = {id_3, id_3};
  module_2(
      id_1, id_0, id_0, id_1
  );
endmodule
module module_1 (
    output supply0 id_0
);
  assign id_0 = 1'h0 - 1;
  initial id_0 = 1;
  wire id_2;
  assign id_2 = id_2;
  tri0 id_3, id_4 = 1, id_5;
  module_0(
      id_0, id_0
  );
  wire id_6, id_7;
endmodule
module module_2 (
    output supply1 id_0,
    output supply1 id_1,
    output wor id_2,
    output tri id_3
);
  assign id_2 = 1'd0;
endmodule
