Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto fba1294dcb254721a12d33815d948ea9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tester_full_behav xil_defaultlib.mips_tester_full xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 7 for port 'addr' [/home/mierli/Lab8_v2/Lab8_v2.srcs/sources_1/imports/starter/top.sv:38]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 6 for port 'addr' [/home/mierli/Lab8_v2/Lab8_v2.srcs/sources_1/imports/starter/top.sv:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder_default
Compiling module xil_defaultlib.addsub
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.logical
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.rom_module(Nloc=128,Dbits=32,ini...
Compiling module xil_defaultlib.ram_module(Nloc=64,Dbits=32,init...
Compiling module xil_defaultlib.top(imem_init="full_imem.mem",dm...
Compiling module xil_defaultlib.selfcheck
Compiling module xil_defaultlib.mips_tester_full
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_tester_full_behav
