# digitalsystemdesignproject
This VHDL project is created for Digital System Design class at Ko√ß University
