# do scripts/test.tcl
# ==== CSCE611 regfile LabTest Script ===============================================
# 
# TIP: you can run this test again without re-starting modelsim using the command
# do scripts/test.tcl
# 
# ------ Compile Verilog Files --------------------------------------------------
# Model Technology ModelSim - Intel FPGA Edition vlog 2019.2 Compiler 2019.04 Apr 17 2019
# ** Error (suppressible): (vlog-12110) The -novopt option has no effect on this product. -novopt option is now deprecated and will be removed in future releases.
# Errors: 1, Warnings: 0
# ** Error: /home/maheedhar/intelFPGA_pro/19.3/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./scripts/test.tcl line 8
# /home/maheedhar/intelFPGA_pro/19.3/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -novopt *.sv"
do ../test_laptop.tcl
# ==== CSCE611 RI Lab Test Script ===============================================
# 
# TIP: you can run this test again without re-starting modelsim using the command
# do scripts/test.tcl
# 
# ------ Compile Verilog Files --------------------------------------------------
# Model Technology ModelSim - Intel FPGA Edition vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 20:27:22 on Dec 07,2019
# vlog -reportprogress 300 CSCE611_lab_regfile.sv alu.sv cnt6.sv hexdriver.sv regfile.sv rpncalc.sv stack.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module cnt6
# -- Compiling module hexdriver
# -- Compiling module regfile
# -- Compiling module rpncalc
# -- Compiling module stack
# -- Compiling module CSCE611_regfile_testbench
# 
# Top level modules:
# 	CSCE611_lab_regfile
# 	cnt6
# 	CSCE611_regfile_testbench
# End time: 20:27:22 on Dec 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ------ Load Design ------------------------------------------------------------
# vsim work.CSCE611_regfile_testbench 
# Start time: 20:27:22 on Dec 07,2019
# Loading sv_std.std
# Loading work.CSCE611_regfile_testbench
# Loading work.rpncalc
# Loading work.stack
# Loading work.regfile
# Loading work.alu
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'stackregs'.  Expected 9, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /CSCE611_regfile_testbench/rpn/dStack/stackregs File: stack.sv Line: 8
# ** Warning: (vsim-3722) stack.sv(8): [TFMPC] - Missing connection for port 'rst'.
# ------ Setup Waves ------------------------------------------------------------
# ------ Simulate ---------------------------------------------------------------
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_compat.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_nis.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnsl.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
# current bd00000000xxxx
# current 8f00000000xxxx
# current 87000200020000
# current 8f000000020000
# current 87000400040002
# current 8f000000040002
# current 87000a000a0004
# current 8f0000000a0004
# current 8b000000040002
# current 8f000000040002
# current 8d000000000000
# current 8f000000060000
# Error Top 0002
# Top Expected 0006
# current 87000400040006
# Error Next 0002
# Next Expected 0006
# current 8f000000040006
# Error Next 0002
# Next Expected 0006
# current 8e000000000000
# current 8f0000fffe0000
# Error Top 0002
# Top Expected fffe
# current 8700030003fffe
# Error Next 0002
# Next Expected fffe
# current 8f00000003fffe
# Error Next 0002
# Next Expected fffe
# current 9b000000000000
# current 8f0000fff00000
# Error Top 0000
# Top Expected fff0
# current 8700020002fff0
# Error Next 0000
# Next Expected fff0
# current 8f00000002fff0
# Error Next 0000
# Next Expected fff0
# current 9d000000000000
# current 8f0000fffc0000
# Error Top 0000
# Top Expected fffc
# current 8700080008fffc
# Error Next 0000
# Next Expected fffc
# current 8f00000008fffc
# Error Next 0000
# Next Expected fffc
# current 97000000000000
# current 8f0000ffe00000
# Error Top 0000
# Top Expected ffe0
# current 8700050005ffe0
# Error Next 0000
# Next Expected ffe0
# current 8f00000005ffe0
# Error Next 0000
# Next Expected ffe0
# current 9e000000000000
# current 8f000000000000
# current 87000100010000
# current 8f000000010000
# current a7000000000000
# current 8f000000000000
# current 87000100010000
# current 8f000000010000
# current ab000000010000
# current 8f000000010000
# current 87000100010001
# current 8f000000010001
# current ad000000000000
# current 8f000000010000
# current 87000000000001
# current 8f000000000001
# current ae000000000000
# current 8f0000fffe0000
# current 8b000000000000
# current 8f000000000000
# current 87000600060000
# current 8f000000060000
# current 87000900090006
# current 8f000000090006
# current c7000000000009
# current 8f000000000009
# current 8b000000090006
# ** Note: $stop    : testbench.sv(64)
#    Time: 5 ns  Iteration: 0  Instance: /CSCE611_regfile_testbench
# Break in Module CSCE611_regfile_testbench at testbench.sv line 64
# .main_pane.transcript.interior.cs.body.t
# .main_pane.wave.interior.cs.body.pw.wf
# 0 ps
# 5250 ps
# ------ Done -------------------------------------------------------------------
# Design compiled and simulated successfully! (hint: this does not mean
# your design is functionally correct, only that it is syntactically 
# valid Verilog).
# 
# HINT: you can run the simulation again without restarting modelsim using the
# following command:
# 
# do ./scripts/test.tcl
# End time: 20:30:33 on Dec 07,2019, Elapsed time: 0:03:11
# Errors: 0, Warnings: 12
