#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x136ea7510 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x136e9a290 .scope module, "tb_e2e_gemm_random" "tb_e2e_gemm_random" 3 5;
 .timescale -9 -12;
P_0x136ea7110 .param/l "ARRAY_SIZE" 0 3 7, +C4<00000000000000000000000000000100>;
P_0x136ea7150 .param/l "CLK" 0 3 6, +C4<00000000000000000000000000001010>;
P_0x136ea7190 .param/l "OP_HALT" 1 3 58, C4<11111111>;
P_0x136ea71d0 .param/l "OP_TENSOR" 1 3 57, C4<00000001>;
P_0x136ea7210 .param/l "SRAM_WIDTH" 0 3 8, +C4<00000000000000000000000100000000>;
v0x6000007cec70_0 .net "axi_araddr", 39 0, L_0x600001e91260;  1 drivers
v0x6000007ced00_0 .net "axi_arlen", 7 0, L_0x600001e912d0;  1 drivers
v0x6000007ced90_0 .var "axi_arready", 0 0;
v0x6000007cee20_0 .net "axi_arvalid", 0 0, L_0x600001e913b0;  1 drivers
v0x6000007ceeb0_0 .net "axi_awaddr", 39 0, L_0x600001e90fc0;  1 drivers
v0x6000007cef40_0 .net "axi_awlen", 7 0, L_0x600001e91030;  1 drivers
v0x6000007cefd0_0 .var "axi_awready", 0 0;
v0x6000007cf060_0 .net "axi_awvalid", 0 0, L_0x600001e910a0;  1 drivers
L_0x13809a968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000007cf0f0_0 .net "axi_bready", 0 0, L_0x13809a968;  1 drivers
v0x6000007cf180_0 .var "axi_bresp", 1 0;
v0x6000007cf210_0 .var "axi_bvalid", 0 0;
v0x6000007cf2a0_0 .var "axi_rdata", 255 0;
v0x6000007cf330_0 .var "axi_rlast", 0 0;
v0x6000007cf3c0_0 .net "axi_rready", 0 0, L_0x600001e91420;  1 drivers
v0x6000007cf450_0 .var "axi_rvalid", 0 0;
v0x6000007cf4e0_0 .net "axi_wdata", 255 0, L_0x600001e91110;  1 drivers
v0x6000007cf570_0 .net "axi_wlast", 0 0, L_0x600001e91180;  1 drivers
v0x6000007cf600_0 .var "axi_wready", 0 0;
v0x6000007cf690_0 .net "axi_wvalid", 0 0, L_0x600001e911f0;  1 drivers
v0x6000007cf720_0 .var "clk", 0 0;
v0x6000007cf7b0_0 .var/i "errors", 31 0;
v0x6000007cf840_0 .var "global_sync_in", 0 0;
v0x6000007cf8d0_0 .var/i "i", 31 0;
v0x6000007cf960_0 .var "noc_rx_addr", 19 0;
v0x6000007cf9f0_0 .var "noc_rx_data", 255 0;
v0x6000007cfa80_0 .var "noc_rx_is_instr", 0 0;
v0x6000007cfb10_0 .net "noc_rx_ready", 0 0, L_0x600000486e40;  1 drivers
v0x6000007cfba0_0 .var "noc_rx_valid", 0 0;
L_0x13809a9f8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000007cfc30_0 .net "noc_tx_addr", 19 0, L_0x13809a9f8;  1 drivers
L_0x13809a9b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000007cfcc0_0 .net "noc_tx_data", 255 0, L_0x13809a9b0;  1 drivers
v0x6000007cfd50_0 .var "noc_tx_ready", 0 0;
L_0x13809aa40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000007cfde0_0 .net "noc_tx_valid", 0 0, L_0x13809aa40;  1 drivers
v0x6000007cfe70_0 .var "row0", 255 0;
v0x6000007cff00_0 .var "row1", 255 0;
v0x6000007c0000_0 .var "row2", 255 0;
v0x6000007c0090_0 .var "row3", 255 0;
v0x6000007c0120_0 .var "rst_n", 0 0;
v0x6000007c01b0_0 .var "sync_grant", 0 0;
v0x6000007c0240_0 .net "sync_request", 0 0, L_0x600001e9d180;  1 drivers
v0x6000007c02d0_0 .net "tpc_busy", 0 0, L_0x600001e9d340;  1 drivers
v0x6000007c0360_0 .net "tpc_done", 0 0, L_0x600001e9d1f0;  1 drivers
v0x6000007c03f0_0 .net "tpc_error", 0 0, L_0x600001e9d110;  1 drivers
v0x6000007c0480_0 .var "tpc_start", 0 0;
v0x6000007c0510_0 .var "tpc_start_pc", 19 0;
E_0x6000020d2380 .event negedge, v0x6000007a8090_0;
S_0x136e6b240 .scope module, "dut" "tensor_processing_cluster" 3 41, 4 15 0, S_0x136e9a290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x137010c00 .param/l "ACC_WIDTH" 0 4 19, +C4<00000000000000000000000000100000>;
P_0x137010c40 .param/l "ARRAY_SIZE" 0 4 17, +C4<00000000000000000000000000000100>;
P_0x137010c80 .param/l "DATA_WIDTH" 0 4 18, +C4<00000000000000000000000000001000>;
P_0x137010cc0 .param/l "EXT_ADDR_W" 0 4 32, +C4<00000000000000000000000000101000>;
P_0x137010d00 .param/l "EXT_DATA_W" 0 4 33, +C4<00000000000000000000000100000000>;
P_0x137010d40 .param/l "MXU_COMPUTE" 1 4 250, C4<010>;
P_0x137010d80 .param/l "MXU_DONE" 1 4 252, C4<100>;
P_0x137010dc0 .param/l "MXU_DRAIN" 1 4 251, C4<011>;
P_0x137010e00 .param/l "MXU_IDLE" 1 4 248, C4<000>;
P_0x137010e40 .param/l "MXU_LOAD_W" 1 4 249, C4<001>;
P_0x137010e80 .param/l "SRAM_ADDR_W" 0 4 29, +C4<00000000000000000000000000010100>;
P_0x137010ec0 .param/l "SRAM_BANKS" 0 4 26, +C4<00000000000000000000000000000100>;
P_0x137010f00 .param/l "SRAM_DEPTH" 0 4 27, +C4<00000000000000000000000100000000>;
P_0x137010f40 .param/l "SRAM_WIDTH" 0 4 28, +C4<00000000000000000000000100000000>;
P_0x137010f80 .param/l "TPC_ID" 0 4 36, +C4<00000000000000000000000000000000>;
P_0x137010fc0 .param/l "VPU_DATA_W" 0 4 23, +C4<00000000000000000000000000010000>;
P_0x137011000 .param/l "VPU_LANES" 0 4 22, +C4<00000000000000000000000000010000>;
L_0x600001e9e0d0 .functor BUFZ 1, v0x6000007cc3f0_0, C4<0>, C4<0>, C4<0>;
L_0x600001e908c0 .functor OR 1, L_0x600000483ca0, L_0x600000483e80, C4<0>, C4<0>;
L_0x600001e90930 .functor AND 1, L_0x600001e90850, L_0x600001e908c0, C4<1>, C4<1>;
L_0x600001e909a0 .functor BUFZ 1, v0x6000007cd440_0, C4<0>, C4<0>, C4<0>;
L_0x600001e90a10 .functor BUFZ 1, v0x6000007ccf30_0, C4<0>, C4<0>, C4<0>;
L_0x600001e915e0 .functor AND 1, v0x6000007cfba0_0, L_0x600000486e40, C4<1>, C4<1>;
L_0x600001e91650 .functor AND 1, L_0x600001e915e0, L_0x600000486ee0, C4<1>, C4<1>;
v0x6000007ca370_0 .net *"_ivl_24", 19 0, L_0x6000004835c0;  1 drivers
L_0x13809a530 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000007ca400_0 .net *"_ivl_27", 3 0, L_0x13809a530;  1 drivers
v0x6000007ca490_0 .net *"_ivl_28", 19 0, L_0x600000483660;  1 drivers
L_0x13809a578 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000007ca520_0 .net *"_ivl_31", 14 0, L_0x13809a578;  1 drivers
L_0x13809a5c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000007ca5b0_0 .net/2u *"_ivl_34", 2 0, L_0x13809a5c0;  1 drivers
v0x6000007ca640_0 .net *"_ivl_38", 19 0, L_0x600000483840;  1 drivers
L_0x13809a608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000007ca6d0_0 .net *"_ivl_41", 3 0, L_0x13809a608;  1 drivers
v0x6000007ca760_0 .net *"_ivl_42", 19 0, L_0x6000004838e0;  1 drivers
L_0x13809a650 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000007ca7f0_0 .net *"_ivl_45", 3 0, L_0x13809a650;  1 drivers
L_0x13809a698 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000007ca880_0 .net/2u *"_ivl_48", 2 0, L_0x13809a698;  1 drivers
v0x6000007ca910_0 .net *"_ivl_52", 19 0, L_0x600000483ac0;  1 drivers
L_0x13809a6e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000007ca9a0_0 .net *"_ivl_55", 3 0, L_0x13809a6e0;  1 drivers
v0x6000007caa30_0 .net *"_ivl_56", 19 0, L_0x600000483b60;  1 drivers
L_0x13809a728 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000007caac0_0 .net *"_ivl_59", 3 0, L_0x13809a728;  1 drivers
L_0x13809a770 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x6000007cab50_0 .net *"_ivl_63", 127 0, L_0x13809a770;  1 drivers
v0x6000007cabe0_0 .net *"_ivl_65", 127 0, L_0x600000483d40;  1 drivers
L_0x13809a7b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000007cac70_0 .net/2u *"_ivl_68", 2 0, L_0x13809a7b8;  1 drivers
v0x6000007cad00_0 .net *"_ivl_70", 0 0, L_0x600000483ca0;  1 drivers
L_0x13809a800 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x6000007cad90_0 .net/2u *"_ivl_72", 2 0, L_0x13809a800;  1 drivers
v0x6000007cae20_0 .net *"_ivl_74", 0 0, L_0x600000483e80;  1 drivers
v0x6000007caeb0_0 .net *"_ivl_77", 0 0, L_0x600001e908c0;  1 drivers
v0x6000007caf40_0 .net *"_ivl_87", 0 0, L_0x600001e915e0;  1 drivers
v0x6000007cafd0_0 .net *"_ivl_89", 0 0, L_0x600000486ee0;  1 drivers
v0x6000007cb060_0 .var "act_data_d", 31 0;
v0x6000007cb0f0_0 .var "act_valid_d", 0 0;
v0x6000007cb180_0 .var "act_valid_d2", 0 0;
v0x6000007cb210_0 .net "axi_araddr", 39 0, L_0x600001e91260;  alias, 1 drivers
v0x6000007cb2a0_0 .net "axi_arlen", 7 0, L_0x600001e912d0;  alias, 1 drivers
v0x6000007cb330_0 .net "axi_arready", 0 0, v0x6000007ced90_0;  1 drivers
v0x6000007cb3c0_0 .net "axi_arvalid", 0 0, L_0x600001e913b0;  alias, 1 drivers
v0x6000007cb450_0 .net "axi_awaddr", 39 0, L_0x600001e90fc0;  alias, 1 drivers
v0x6000007cb4e0_0 .net "axi_awlen", 7 0, L_0x600001e91030;  alias, 1 drivers
v0x6000007cb570_0 .net "axi_awready", 0 0, v0x6000007cefd0_0;  1 drivers
v0x6000007cb600_0 .net "axi_awvalid", 0 0, L_0x600001e910a0;  alias, 1 drivers
v0x6000007cb690_0 .net "axi_bready", 0 0, L_0x13809a968;  alias, 1 drivers
v0x6000007cb720_0 .net "axi_bresp", 1 0, v0x6000007cf180_0;  1 drivers
v0x6000007cb7b0_0 .net "axi_bvalid", 0 0, v0x6000007cf210_0;  1 drivers
v0x6000007cb840_0 .net "axi_rdata", 255 0, v0x6000007cf2a0_0;  1 drivers
v0x6000007cb8d0_0 .net "axi_rlast", 0 0, v0x6000007cf330_0;  1 drivers
v0x6000007cb960_0 .net "axi_rready", 0 0, L_0x600001e91420;  alias, 1 drivers
v0x6000007cb9f0_0 .net "axi_rvalid", 0 0, v0x6000007cf450_0;  1 drivers
v0x6000007cba80_0 .net "axi_wdata", 255 0, L_0x600001e91110;  alias, 1 drivers
v0x6000007cbb10_0 .net "axi_wlast", 0 0, L_0x600001e91180;  alias, 1 drivers
v0x6000007cbba0_0 .net "axi_wready", 0 0, v0x6000007cf600_0;  1 drivers
v0x6000007cbc30_0 .net "axi_wvalid", 0 0, L_0x600001e911f0;  alias, 1 drivers
v0x6000007cbcc0_0 .net "clk", 0 0, v0x6000007cf720_0;  1 drivers
v0x6000007cbd50_0 .net "dma_lcp_done", 0 0, L_0x600001e90d90;  1 drivers
v0x6000007cbde0_0 .net "dma_lcp_ready", 0 0, L_0x600000485f40;  1 drivers
v0x6000007cbe70_0 .net "dma_sram_addr", 19 0, v0x6000007a8e10_0;  1 drivers
v0x6000007cbf00_0 .net "dma_sram_rdata", 255 0, L_0x600001e91570;  1 drivers
v0x6000007cc000_0 .net "dma_sram_re", 0 0, L_0x600001e90f50;  1 drivers
v0x6000007cc090_0 .net "dma_sram_ready", 0 0, L_0x600000486da0;  1 drivers
v0x6000007cc120_0 .net "dma_sram_wdata", 255 0, L_0x600001e90e70;  1 drivers
v0x6000007cc1b0_0 .net "dma_sram_we", 0 0, L_0x600001e90ee0;  1 drivers
v0x6000007cc240_0 .net "global_sync_in", 0 0, v0x6000007cf840_0;  1 drivers
v0x6000007cc2d0 .array "instr_mem", 4095 0, 127 0;
v0x6000007cc360_0 .var "instr_rdata_reg", 127 0;
v0x6000007cc3f0_0 .var "instr_valid_reg", 0 0;
v0x6000007cc480_0 .net "lcp_dma_cmd", 127 0, v0x6000007aa910_0;  1 drivers
v0x6000007cc510_0 .net "lcp_dma_valid", 0 0, L_0x600001e9d420;  1 drivers
v0x6000007cc5a0_0 .net "lcp_imem_addr", 19 0, L_0x600001e9dea0;  1 drivers
v0x6000007cc630_0 .net "lcp_imem_data", 127 0, v0x6000007cc360_0;  1 drivers
v0x6000007cc6c0_0 .net "lcp_imem_re", 0 0, L_0x600001e9df10;  1 drivers
v0x6000007cc750_0 .net "lcp_imem_valid", 0 0, L_0x600001e9e0d0;  1 drivers
v0x6000007cc7e0_0 .net "lcp_mxu_cmd", 127 0, v0x6000007ab600_0;  1 drivers
v0x6000007cc870_0 .net "lcp_mxu_valid", 0 0, L_0x600001e9d6c0;  1 drivers
v0x6000007cc900_0 .net "lcp_vpu_cmd", 127 0, v0x6000007ac240_0;  1 drivers
v0x6000007cc990_0 .net "lcp_vpu_valid", 0 0, L_0x600001e9d500;  1 drivers
v0x6000007cca20_0 .net "mxu_a_addr", 19 0, L_0x600000483980;  1 drivers
v0x6000007ccab0_0 .net "mxu_a_rdata", 255 0, L_0x600001e91490;  1 drivers
v0x6000007ccb40_0 .net "mxu_a_re", 0 0, L_0x600000483a20;  1 drivers
v0x6000007ccbd0_0 .net "mxu_a_ready", 0 0, L_0x600000486c60;  1 drivers
v0x6000007ccc60_0 .net "mxu_cfg_k", 15 0, L_0x60000048d900;  1 drivers
v0x6000007cccf0_0 .net "mxu_cfg_m", 15 0, L_0x60000048d7c0;  1 drivers
v0x6000007ccd80_0 .net "mxu_cfg_n", 15 0, L_0x60000048d860;  1 drivers
v0x6000007cce10_0 .var "mxu_col_cnt", 4 0;
v0x6000007ccea0_0 .var "mxu_cycle_cnt", 15 0;
v0x6000007ccf30_0 .var "mxu_done_reg", 0 0;
v0x6000007ccfc0_0 .net "mxu_dst_addr", 15 0, L_0x60000048d5e0;  1 drivers
v0x6000007cd050_0 .net "mxu_lcp_done", 0 0, L_0x600001e90a10;  1 drivers
v0x6000007cd0e0_0 .net "mxu_lcp_ready", 0 0, L_0x600001e909a0;  1 drivers
v0x6000007cd170_0 .net "mxu_o_addr", 19 0, L_0x600000483c00;  1 drivers
v0x6000007cd200_0 .net "mxu_o_ready", 0 0, L_0x600000486d00;  1 drivers
v0x6000007cd290_0 .net "mxu_o_wdata", 255 0, L_0x600000483de0;  1 drivers
v0x6000007cd320_0 .net "mxu_o_we", 0 0, L_0x600001e90930;  1 drivers
v0x6000007cd3b0_0 .var "mxu_out_cnt", 15 0;
v0x6000007cd440_0 .var "mxu_ready_reg", 0 0;
v0x6000007cd4d0_0 .net "mxu_src0_addr", 15 0, L_0x60000048d680;  1 drivers
v0x6000007cd560_0 .net "mxu_src1_addr", 15 0, L_0x60000048d720;  1 drivers
v0x6000007cd5f0_0 .var "mxu_start_array", 0 0;
v0x6000007cd680_0 .var "mxu_start_array_d", 0 0;
v0x6000007cd710_0 .var "mxu_state", 2 0;
v0x6000007cd7a0_0 .net "mxu_subop", 7 0, L_0x60000048d540;  1 drivers
v0x6000007cd830_0 .net "mxu_w_addr", 19 0, L_0x600000483700;  1 drivers
v0x6000007cd8c0_0 .net "mxu_w_rdata", 255 0, v0x6000007b78d0_0;  1 drivers
v0x6000007cd950_0 .net "mxu_w_re", 0 0, L_0x6000004837a0;  1 drivers
v0x6000007cd9e0_0 .net "mxu_w_ready", 0 0, L_0x600000486b20;  1 drivers
v0x6000007cda70_0 .net "noc_data_write", 0 0, L_0x600001e91650;  1 drivers
v0x6000007cdb00_0 .net "noc_rx_addr", 19 0, v0x6000007cf960_0;  1 drivers
v0x6000007cdb90_0 .net "noc_rx_data", 255 0, v0x6000007cf9f0_0;  1 drivers
v0x6000007cdc20_0 .net "noc_rx_is_instr", 0 0, v0x6000007cfa80_0;  1 drivers
v0x6000007cdcb0_0 .net "noc_rx_ready", 0 0, L_0x600000486e40;  alias, 1 drivers
v0x6000007cdd40_0 .net "noc_rx_valid", 0 0, v0x6000007cfba0_0;  1 drivers
v0x6000007cddd0_0 .net "noc_tx_addr", 19 0, L_0x13809a9f8;  alias, 1 drivers
v0x6000007cde60_0 .net "noc_tx_data", 255 0, L_0x13809a9b0;  alias, 1 drivers
v0x6000007cdef0_0 .net "noc_tx_ready", 0 0, v0x6000007cfd50_0;  1 drivers
v0x6000007cdf80_0 .net "noc_tx_valid", 0 0, L_0x13809aa40;  alias, 1 drivers
v0x6000007ce010_0 .net "rst_n", 0 0, v0x6000007c0120_0;  1 drivers
v0x6000007ce0a0_0 .net "sync_grant", 0 0, v0x6000007c01b0_0;  1 drivers
v0x6000007ce130_0 .net "sync_request", 0 0, L_0x600001e9d180;  alias, 1 drivers
v0x6000007ce1c0_0 .net "systolic_busy", 0 0, L_0x600001e90770;  1 drivers
v0x6000007ce250_0 .net "systolic_done", 0 0, L_0x6000004830c0;  1 drivers
v0x6000007ce2e0_0 .net "systolic_result", 127 0, L_0x600000482c60;  1 drivers
v0x6000007ce370_0 .net "systolic_result_valid", 0 0, L_0x600001e90850;  1 drivers
v0x6000007ce400_0 .net "tpc_busy", 0 0, L_0x600001e9d340;  alias, 1 drivers
v0x6000007ce490_0 .net "tpc_done", 0 0, L_0x600001e9d1f0;  alias, 1 drivers
v0x6000007ce520_0 .net "tpc_error", 0 0, L_0x600001e9d110;  alias, 1 drivers
v0x6000007ce5b0_0 .net "tpc_start", 0 0, v0x6000007c0480_0;  1 drivers
v0x6000007ce640_0 .net "tpc_start_pc", 19 0, v0x6000007c0510_0;  1 drivers
v0x6000007ce6d0_0 .net "vpu_lcp_done", 0 0, L_0x600001e90b60;  1 drivers
v0x6000007ce760_0 .net "vpu_lcp_ready", 0 0, L_0x600000485a40;  1 drivers
v0x6000007ce7f0_0 .net "vpu_sram_addr", 19 0, v0x6000007c9710_0;  1 drivers
v0x6000007ce880_0 .net "vpu_sram_rdata", 255 0, L_0x600001e91500;  1 drivers
v0x6000007ce910_0 .net "vpu_sram_re", 0 0, L_0x600001e90d20;  1 drivers
v0x6000007ce9a0_0 .net "vpu_sram_ready", 0 0, L_0x600000486bc0;  1 drivers
v0x6000007cea30_0 .net "vpu_sram_wdata", 255 0, L_0x600001e90c40;  1 drivers
v0x6000007ceac0_0 .net "vpu_sram_we", 0 0, L_0x600001e90cb0;  1 drivers
v0x6000007ceb50_0 .var "weight_load_col_d", 1 0;
v0x6000007cebe0_0 .var "weight_load_en_d", 0 0;
L_0x60000048d540 .part v0x6000007ab600_0, 112, 8;
L_0x60000048d5e0 .part v0x6000007ab600_0, 96, 16;
L_0x60000048d680 .part v0x6000007ab600_0, 80, 16;
L_0x60000048d720 .part v0x6000007ab600_0, 64, 16;
L_0x60000048d7c0 .part v0x6000007ab600_0, 48, 16;
L_0x60000048d860 .part v0x6000007ab600_0, 32, 16;
L_0x60000048d900 .part v0x6000007ab600_0, 16, 16;
L_0x600000483520 .part v0x6000007b78d0_0, 0, 32;
L_0x6000004835c0 .concat [ 16 4 0 0], L_0x60000048d720, L_0x13809a530;
L_0x600000483660 .concat [ 5 15 0 0], v0x6000007cce10_0, L_0x13809a578;
L_0x600000483700 .arith/sum 20, L_0x6000004835c0, L_0x600000483660;
L_0x6000004837a0 .cmp/eq 3, v0x6000007cd710_0, L_0x13809a5c0;
L_0x600000483840 .concat [ 16 4 0 0], L_0x60000048d680, L_0x13809a608;
L_0x6000004838e0 .concat [ 16 4 0 0], v0x6000007ccea0_0, L_0x13809a650;
L_0x600000483980 .arith/sum 20, L_0x600000483840, L_0x6000004838e0;
L_0x600000483a20 .cmp/eq 3, v0x6000007cd710_0, L_0x13809a698;
L_0x600000483ac0 .concat [ 16 4 0 0], L_0x60000048d5e0, L_0x13809a6e0;
L_0x600000483b60 .concat [ 16 4 0 0], v0x6000007cd3b0_0, L_0x13809a728;
L_0x600000483c00 .arith/sum 20, L_0x600000483ac0, L_0x600000483b60;
L_0x600000483d40 .part L_0x600000482c60, 0, 128;
L_0x600000483de0 .concat [ 128 128 0 0], L_0x600000483d40, L_0x13809a770;
L_0x600000483ca0 .cmp/eq 3, v0x6000007cd710_0, L_0x13809a7b8;
L_0x600000483e80 .cmp/eq 3, v0x6000007cd710_0, L_0x13809a800;
L_0x600000486e40 .reduce/nor L_0x600001e9d340;
L_0x600000486ee0 .reduce/nor v0x6000007cfa80_0;
S_0x136e950a0 .scope module, "dma_inst" "dma_engine" 4 431, 5 14 0, S_0x136e6b240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x13701f600 .param/l "BYTES_PER_WORD" 1 5 101, +C4<00000000000000000000000000100000>;
P_0x13701f640 .param/l "DATA_WIDTH" 0 5 17, +C4<00000000000000000000000100000000>;
P_0x13701f680 .param/l "DMA_LOAD" 1 5 98, C4<00000001>;
P_0x13701f6c0 .param/l "DMA_STORE" 1 5 99, C4<00000010>;
P_0x13701f700 .param/l "EXT_ADDR_W" 0 5 15, +C4<00000000000000000000000000101000>;
P_0x13701f740 .param/l "INT_ADDR_W" 0 5 16, +C4<00000000000000000000000000010100>;
P_0x13701f780 .param/l "MAX_BURST" 0 5 18, +C4<00000000000000000000000000010000>;
P_0x13701f7c0 .param/l "S_DECODE" 1 5 108, C4<0001>;
P_0x13701f800 .param/l "S_DONE" 1 5 123, C4<1100>;
P_0x13701f840 .param/l "S_IDLE" 1 5 107, C4<0000>;
P_0x13701f880 .param/l "S_LOAD_ADDR" 1 5 110, C4<0010>;
P_0x13701f8c0 .param/l "S_LOAD_DATA" 1 5 111, C4<0011>;
P_0x13701f900 .param/l "S_LOAD_WRITE" 1 5 112, C4<0100>;
P_0x13701f940 .param/l "S_NEXT_COL" 1 5 121, C4<1010>;
P_0x13701f980 .param/l "S_NEXT_ROW" 1 5 122, C4<1011>;
P_0x13701f9c0 .param/l "S_STORE_ADDR" 1 5 117, C4<0111>;
P_0x13701fa00 .param/l "S_STORE_CAP" 1 5 116, C4<1101>;
P_0x13701fa40 .param/l "S_STORE_DATA" 1 5 118, C4<1000>;
P_0x13701fa80 .param/l "S_STORE_REQ" 1 5 114, C4<0101>;
P_0x13701fac0 .param/l "S_STORE_RESP" 1 5 119, C4<1001>;
P_0x13701fb00 .param/l "S_STORE_WAIT" 1 5 115, C4<0110>;
L_0x600001e90d90 .functor BUFZ 1, v0x6000007a8510_0, C4<0>, C4<0>, C4<0>;
L_0x600001e90e70 .functor BUFZ 256, v0x6000007a9170_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600001e90ee0 .functor BUFZ 1, v0x6000007a9290_0, C4<0>, C4<0>, C4<0>;
L_0x600001e90f50 .functor BUFZ 1, v0x6000007a8fc0_0, C4<0>, C4<0>, C4<0>;
L_0x600001e90fc0 .functor BUFZ 40, v0x600000797450_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600001e91030 .functor BUFZ 8, v0x600000797570_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600001e910a0 .functor BUFZ 1, v0x600000797720_0, C4<0>, C4<0>, C4<0>;
L_0x600001e91110 .functor BUFZ 256, v0x600000797cc0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600001e91180 .functor BUFZ 1, v0x600000797de0_0, C4<0>, C4<0>, C4<0>;
L_0x600001e911f0 .functor BUFZ 1, v0x6000007906c0_0, C4<0>, C4<0>, C4<0>;
L_0x600001e91260 .functor BUFZ 40, v0x600000797060_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600001e912d0 .functor BUFZ 8, v0x600000797180_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600001e913b0 .functor BUFZ 1, v0x600000797330_0, C4<0>, C4<0>, C4<0>;
L_0x600001e91420 .functor BUFZ 1, v0x600000797b10_0, C4<0>, C4<0>, C4<0>;
L_0x13809a920 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600000796f40_0 .net/2u *"_ivl_14", 3 0, L_0x13809a920;  1 drivers
v0x600000796fd0_0 .net "axi_araddr", 39 0, L_0x600001e91260;  alias, 1 drivers
v0x600000797060_0 .var "axi_araddr_reg", 39 0;
v0x6000007970f0_0 .net "axi_arlen", 7 0, L_0x600001e912d0;  alias, 1 drivers
v0x600000797180_0 .var "axi_arlen_reg", 7 0;
v0x600000797210_0 .net "axi_arready", 0 0, v0x6000007ced90_0;  alias, 1 drivers
v0x6000007972a0_0 .net "axi_arvalid", 0 0, L_0x600001e913b0;  alias, 1 drivers
v0x600000797330_0 .var "axi_arvalid_reg", 0 0;
v0x6000007973c0_0 .net "axi_awaddr", 39 0, L_0x600001e90fc0;  alias, 1 drivers
v0x600000797450_0 .var "axi_awaddr_reg", 39 0;
v0x6000007974e0_0 .net "axi_awlen", 7 0, L_0x600001e91030;  alias, 1 drivers
v0x600000797570_0 .var "axi_awlen_reg", 7 0;
v0x600000797600_0 .net "axi_awready", 0 0, v0x6000007cefd0_0;  alias, 1 drivers
v0x600000797690_0 .net "axi_awvalid", 0 0, L_0x600001e910a0;  alias, 1 drivers
v0x600000797720_0 .var "axi_awvalid_reg", 0 0;
v0x6000007977b0_0 .net "axi_bready", 0 0, L_0x13809a968;  alias, 1 drivers
v0x600000797840_0 .net "axi_bresp", 1 0, v0x6000007cf180_0;  alias, 1 drivers
v0x6000007978d0_0 .net "axi_bvalid", 0 0, v0x6000007cf210_0;  alias, 1 drivers
v0x600000797960_0 .net "axi_rdata", 255 0, v0x6000007cf2a0_0;  alias, 1 drivers
v0x6000007979f0_0 .net "axi_rlast", 0 0, v0x6000007cf330_0;  alias, 1 drivers
v0x600000797a80_0 .net "axi_rready", 0 0, L_0x600001e91420;  alias, 1 drivers
v0x600000797b10_0 .var "axi_rready_reg", 0 0;
v0x600000797ba0_0 .net "axi_rvalid", 0 0, v0x6000007cf450_0;  alias, 1 drivers
v0x600000797c30_0 .net "axi_wdata", 255 0, L_0x600001e91110;  alias, 1 drivers
v0x600000797cc0_0 .var "axi_wdata_reg", 255 0;
v0x600000797d50_0 .net "axi_wlast", 0 0, L_0x600001e91180;  alias, 1 drivers
v0x600000797de0_0 .var "axi_wlast_reg", 0 0;
v0x600000797e70_0 .net "axi_wready", 0 0, v0x6000007cf600_0;  alias, 1 drivers
v0x600000797f00_0 .net "axi_wvalid", 0 0, L_0x600001e911f0;  alias, 1 drivers
v0x6000007906c0_0 .var "axi_wvalid_reg", 0 0;
v0x600000790630_0 .net "cfg_cols", 11 0, L_0x600000485d60;  1 drivers
v0x6000007a8000_0 .net "cfg_rows", 11 0, L_0x600000485cc0;  1 drivers
v0x6000007a8090_0 .net "clk", 0 0, v0x6000007cf720_0;  alias, 1 drivers
v0x6000007a8120_0 .net "cmd", 127 0, v0x6000007aa910_0;  alias, 1 drivers
v0x6000007a81b0_0 .net "cmd_done", 0 0, L_0x600001e90d90;  alias, 1 drivers
v0x6000007a8240_0 .net "cmd_ready", 0 0, L_0x600000485f40;  alias, 1 drivers
v0x6000007a82d0_0 .net "cmd_valid", 0 0, L_0x600001e9d420;  alias, 1 drivers
v0x6000007a8360_0 .var "col_count", 11 0;
v0x6000007a83f0_0 .var "cols_cfg", 11 0;
v0x6000007a8480_0 .var "data_buf", 255 0;
v0x6000007a8510_0 .var "done_reg", 0 0;
v0x6000007a85a0_0 .net "ext_addr", 39 0, L_0x600000485b80;  1 drivers
v0x6000007a8630_0 .var "ext_base", 39 0;
v0x6000007a86c0_0 .var "ext_ptr", 39 0;
v0x6000007a8750_0 .net "ext_stride", 11 0, L_0x600000485e00;  1 drivers
v0x6000007a87e0_0 .var "ext_stride_cfg", 11 0;
v0x6000007a8870_0 .net "int_addr", 19 0, L_0x600000485c20;  1 drivers
v0x6000007a8900_0 .var "int_base", 19 0;
v0x6000007a8990_0 .var "int_ptr", 19 0;
v0x6000007a8a20_0 .net "int_stride", 11 0, L_0x600000485ea0;  1 drivers
v0x6000007a8ab0_0 .var "int_stride_cfg", 11 0;
v0x6000007a8b40_0 .var "op_type", 7 0;
v0x6000007a8bd0_0 .var "row_count", 11 0;
v0x6000007a8c60_0 .var "rows_cfg", 11 0;
v0x6000007a8cf0_0 .net "rst_n", 0 0, v0x6000007c0120_0;  alias, 1 drivers
v0x6000007a8d80_0 .net "sram_addr", 19 0, v0x6000007a8e10_0;  alias, 1 drivers
v0x6000007a8e10_0 .var "sram_addr_reg", 19 0;
v0x6000007a8ea0_0 .net "sram_rdata", 255 0, L_0x600001e91570;  alias, 1 drivers
v0x6000007a8f30_0 .net "sram_re", 0 0, L_0x600001e90f50;  alias, 1 drivers
v0x6000007a8fc0_0 .var "sram_re_reg", 0 0;
v0x6000007a9050_0 .net "sram_ready", 0 0, L_0x600000486da0;  alias, 1 drivers
v0x6000007a90e0_0 .net "sram_wdata", 255 0, L_0x600001e90e70;  alias, 1 drivers
v0x6000007a9170_0 .var "sram_wdata_reg", 255 0;
v0x6000007a9200_0 .net "sram_we", 0 0, L_0x600001e90ee0;  alias, 1 drivers
v0x6000007a9290_0 .var "sram_we_reg", 0 0;
v0x6000007a9320_0 .var "state", 3 0;
v0x6000007a93b0_0 .net "subop", 7 0, L_0x600000485ae0;  1 drivers
E_0x6000020d2d40/0 .event negedge, v0x6000007a8cf0_0;
E_0x6000020d2d40/1 .event posedge, v0x6000007a8090_0;
E_0x6000020d2d40 .event/or E_0x6000020d2d40/0, E_0x6000020d2d40/1;
L_0x600000485ae0 .part v0x6000007aa910_0, 112, 8;
L_0x600000485b80 .part v0x6000007aa910_0, 72, 40;
L_0x600000485c20 .part v0x6000007aa910_0, 52, 20;
L_0x600000485cc0 .part v0x6000007aa910_0, 40, 12;
L_0x600000485d60 .part v0x6000007aa910_0, 28, 12;
L_0x600000485e00 .part v0x6000007aa910_0, 16, 12;
L_0x600000485ea0 .part v0x6000007aa910_0, 4, 12;
L_0x600000485f40 .cmp/eq 4, v0x6000007a9320_0, L_0x13809a920;
S_0x136e6ae00 .scope module, "lcp_inst" "local_cmd_processor" 4 193, 6 12 0, S_0x136e6b240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x13700f400 .param/l "INSTR_DEPTH" 0 6 14, +C4<00000000000000000001000000000000>;
P_0x13700f440 .param/l "INSTR_WIDTH" 0 6 13, +C4<00000000000000000000000010000000>;
P_0x13700f480 .param/l "MAX_LOOP_NEST" 0 6 15, +C4<00000000000000000000000000000100>;
P_0x13700f4c0 .param/l "OP_BARRIER" 1 6 87, C4<00000111>;
P_0x13700f500 .param/l "OP_DMA" 1 6 83, C4<00000011>;
P_0x13700f540 .param/l "OP_ENDLOOP" 1 6 86, C4<00000110>;
P_0x13700f580 .param/l "OP_HALT" 1 6 88, C4<11111111>;
P_0x13700f5c0 .param/l "OP_LOOP" 1 6 85, C4<00000101>;
P_0x13700f600 .param/l "OP_NOP" 1 6 80, C4<00000000>;
P_0x13700f640 .param/l "OP_SYNC" 1 6 84, C4<00000100>;
P_0x13700f680 .param/l "OP_TENSOR" 1 6 81, C4<00000001>;
P_0x13700f6c0 .param/l "OP_VECTOR" 1 6 82, C4<00000010>;
P_0x13700f700 .param/l "SRAM_ADDR_W" 0 6 16, +C4<00000000000000000000000000010100>;
P_0x13700f740 .param/l "SYNC_ALL" 1 6 94, C4<11111111>;
P_0x13700f780 .param/l "SYNC_DMA" 1 6 93, C4<00000011>;
P_0x13700f7c0 .param/l "SYNC_MXU" 1 6 91, C4<00000001>;
P_0x13700f800 .param/l "SYNC_VPU" 1 6 92, C4<00000010>;
P_0x13700f840 .param/l "S_BARRIER" 1 6 107, C4<0111>;
P_0x13700f880 .param/l "S_CHECK_DEP" 1 6 104, C4<0100>;
P_0x13700f8c0 .param/l "S_DECODE" 1 6 103, C4<0011>;
P_0x13700f900 .param/l "S_ERROR" 1 6 109, C4<1001>;
P_0x13700f940 .param/l "S_FETCH" 1 6 101, C4<0001>;
P_0x13700f980 .param/l "S_FETCH_WAIT" 1 6 102, C4<0010>;
P_0x13700f9c0 .param/l "S_HALTED" 1 6 108, C4<1000>;
P_0x13700fa00 .param/l "S_IDLE" 1 6 100, C4<0000>;
P_0x13700fa40 .param/l "S_ISSUE" 1 6 105, C4<0101>;
P_0x13700fa80 .param/l "S_WAIT_SYNC" 1 6 106, C4<0110>;
L_0x600001e9e1b0 .functor AND 1, L_0x60000048cb40, L_0x60000048cc80, C4<1>, C4<1>;
L_0x600001e9de30 .functor AND 1, L_0x600001e9e1b0, L_0x60000048c820, C4<1>, C4<1>;
L_0x600001e9dea0 .functor BUFZ 20, v0x6000007aaf40_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x600001e9df10 .functor BUFZ 1, v0x6000007ab0f0_0, C4<0>, C4<0>, C4<0>;
L_0x600001e9d6c0 .functor BUFZ 1, v0x6000007ab840_0, C4<0>, C4<0>, C4<0>;
L_0x600001e9d500 .functor BUFZ 1, v0x6000007ac480_0, C4<0>, C4<0>, C4<0>;
L_0x600001e9d420 .functor BUFZ 1, v0x6000007aab50_0, C4<0>, C4<0>, C4<0>;
L_0x600001e9d2d0 .functor AND 1, L_0x60000048d2c0, L_0x60000048d360, C4<1>, C4<1>;
L_0x600001e9d340 .functor AND 1, L_0x600001e9d2d0, L_0x60000048d400, C4<1>, C4<1>;
L_0x600001e9d1f0 .functor BUFZ 1, v0x6000007aac70_0, C4<0>, C4<0>, C4<0>;
L_0x600001e9d110 .functor BUFZ 1, v0x6000007aad90_0, C4<0>, C4<0>, C4<0>;
L_0x600001e9d180 .functor BUFZ 1, v0x6000007ac090_0, C4<0>, C4<0>, C4<0>;
L_0x138098010 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000007a94d0_0 .net *"_ivl_11", 23 0, L_0x138098010;  1 drivers
L_0x138098058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000007a9560_0 .net/2u *"_ivl_12", 31 0, L_0x138098058;  1 drivers
v0x6000007a95f0_0 .net *"_ivl_14", 0 0, L_0x60000048cb40;  1 drivers
v0x6000007a9680_0 .net *"_ivl_16", 31 0, L_0x60000048cbe0;  1 drivers
L_0x1380980a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000007a9710_0 .net *"_ivl_19", 23 0, L_0x1380980a0;  1 drivers
L_0x1380980e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000007a97a0_0 .net/2u *"_ivl_20", 31 0, L_0x1380980e8;  1 drivers
v0x6000007a9830_0 .net *"_ivl_22", 0 0, L_0x60000048cc80;  1 drivers
v0x6000007a98c0_0 .net *"_ivl_25", 0 0, L_0x600001e9e1b0;  1 drivers
v0x6000007a9950_0 .net *"_ivl_26", 31 0, L_0x60000048cd20;  1 drivers
L_0x138098130 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000007a99e0_0 .net *"_ivl_29", 23 0, L_0x138098130;  1 drivers
L_0x138098178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000007a9a70_0 .net/2u *"_ivl_30", 31 0, L_0x138098178;  1 drivers
v0x6000007a9b00_0 .net *"_ivl_32", 0 0, L_0x60000048c820;  1 drivers
v0x6000007a9b90_0 .net *"_ivl_36", 31 0, L_0x60000048c640;  1 drivers
L_0x1380981c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000007a9c20_0 .net *"_ivl_39", 23 0, L_0x1380981c0;  1 drivers
L_0x138098208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000007a9cb0_0 .net/2u *"_ivl_40", 31 0, L_0x138098208;  1 drivers
v0x6000007a9d40_0 .net *"_ivl_44", 31 0, L_0x60000048c500;  1 drivers
L_0x138098250 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000007a9dd0_0 .net *"_ivl_47", 23 0, L_0x138098250;  1 drivers
L_0x138098298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000007a9e60_0 .net/2u *"_ivl_48", 31 0, L_0x138098298;  1 drivers
v0x6000007a9ef0_0 .net *"_ivl_52", 31 0, L_0x60000048d180;  1 drivers
L_0x1380982e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000007a9f80_0 .net *"_ivl_55", 23 0, L_0x1380982e0;  1 drivers
L_0x138098328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000007aa010_0 .net/2u *"_ivl_56", 31 0, L_0x138098328;  1 drivers
L_0x138098370 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000007aa0a0_0 .net/2u *"_ivl_76", 3 0, L_0x138098370;  1 drivers
v0x6000007aa130_0 .net *"_ivl_78", 0 0, L_0x60000048d2c0;  1 drivers
v0x6000007aa1c0_0 .net *"_ivl_8", 31 0, L_0x60000048caa0;  1 drivers
L_0x1380983b8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x6000007aa250_0 .net/2u *"_ivl_80", 3 0, L_0x1380983b8;  1 drivers
v0x6000007aa2e0_0 .net *"_ivl_82", 0 0, L_0x60000048d360;  1 drivers
v0x6000007aa370_0 .net *"_ivl_85", 0 0, L_0x600001e9d2d0;  1 drivers
L_0x138098400 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x6000007aa400_0 .net/2u *"_ivl_86", 3 0, L_0x138098400;  1 drivers
v0x6000007aa490_0 .net *"_ivl_88", 0 0, L_0x60000048d400;  1 drivers
v0x6000007aa520_0 .net "all_done", 0 0, L_0x600001e9de30;  1 drivers
v0x6000007aa5b0_0 .net "busy", 0 0, L_0x600001e9d340;  alias, 1 drivers
v0x6000007aa640_0 .net "clk", 0 0, v0x6000007cf720_0;  alias, 1 drivers
v0x6000007aa6d0_0 .var "decoded_opcode", 7 0;
v0x6000007aa760_0 .var "decoded_subop", 7 0;
v0x6000007aa7f0_0 .net "dma_clear", 0 0, L_0x60000048d220;  1 drivers
v0x6000007aa880_0 .net "dma_cmd", 127 0, v0x6000007aa910_0;  alias, 1 drivers
v0x6000007aa910_0 .var "dma_cmd_reg", 127 0;
v0x6000007aa9a0_0 .net "dma_done", 0 0, L_0x600001e90d90;  alias, 1 drivers
v0x6000007aaa30_0 .net "dma_ready", 0 0, L_0x600000485f40;  alias, 1 drivers
v0x6000007aaac0_0 .net "dma_valid", 0 0, L_0x600001e9d420;  alias, 1 drivers
v0x6000007aab50_0 .var "dma_valid_reg", 0 0;
v0x6000007aabe0_0 .net "done", 0 0, L_0x600001e9d1f0;  alias, 1 drivers
v0x6000007aac70_0 .var "done_reg", 0 0;
v0x6000007aad00_0 .net "error", 0 0, L_0x600001e9d110;  alias, 1 drivers
v0x6000007aad90_0 .var "error_reg", 0 0;
v0x6000007aae20_0 .net "global_sync_in", 0 0, v0x6000007cf840_0;  alias, 1 drivers
v0x6000007aaeb0_0 .net "imem_addr", 19 0, L_0x600001e9dea0;  alias, 1 drivers
v0x6000007aaf40_0 .var "imem_addr_reg", 19 0;
v0x6000007aafd0_0 .net "imem_data", 127 0, v0x6000007cc360_0;  alias, 1 drivers
v0x6000007ab060_0 .net "imem_re", 0 0, L_0x600001e9df10;  alias, 1 drivers
v0x6000007ab0f0_0 .var "imem_re_reg", 0 0;
v0x6000007ab180_0 .net "imem_valid", 0 0, L_0x600001e9e0d0;  alias, 1 drivers
v0x6000007ab210_0 .var "instr_reg", 127 0;
v0x6000007ab2a0_0 .net "loop_count", 15 0, L_0x60000048c960;  1 drivers
v0x6000007ab330 .array "loop_counter", 3 0, 15 0;
v0x6000007ab3c0_0 .var "loop_sp", 1 0;
v0x6000007ab450 .array "loop_start_addr", 3 0, 19 0;
v0x6000007ab4e0_0 .net "mxu_clear", 0 0, L_0x60000048c5a0;  1 drivers
v0x6000007ab570_0 .net "mxu_cmd", 127 0, v0x6000007ab600_0;  alias, 1 drivers
v0x6000007ab600_0 .var "mxu_cmd_reg", 127 0;
v0x6000007ab690_0 .net "mxu_done", 0 0, L_0x600001e90a10;  alias, 1 drivers
v0x6000007ab720_0 .net "mxu_ready", 0 0, L_0x600001e909a0;  alias, 1 drivers
v0x6000007ab7b0_0 .net "mxu_valid", 0 0, L_0x600001e9d6c0;  alias, 1 drivers
v0x6000007ab840_0 .var "mxu_valid_reg", 0 0;
v0x6000007ab8d0_0 .net "opcode", 7 0, L_0x60000048cf00;  1 drivers
v0x6000007ab960_0 .var "pc", 19 0;
v0x6000007ab9f0_0 .var "pending_dma", 7 0;
v0x6000007aba80_0 .var "pending_mxu", 7 0;
v0x6000007abb10_0 .var "pending_vpu", 7 0;
v0x6000007abba0_0 .net "rst_n", 0 0, v0x6000007c0120_0;  alias, 1 drivers
v0x6000007abc30_0 .net "start", 0 0, v0x6000007c0480_0;  alias, 1 drivers
v0x6000007abcc0_0 .net "start_pc", 19 0, v0x6000007c0510_0;  alias, 1 drivers
v0x6000007abd50_0 .var "state", 3 0;
v0x6000007abde0_0 .net "subop", 7 0, L_0x60000048d040;  1 drivers
v0x6000007abe70_0 .net "sync_grant", 0 0, v0x6000007c01b0_0;  alias, 1 drivers
v0x6000007abf00_0 .net "sync_mask", 7 0, L_0x60000048ca00;  1 drivers
v0x6000007ac000_0 .net "sync_request", 0 0, L_0x600001e9d180;  alias, 1 drivers
v0x6000007ac090_0 .var "sync_request_reg", 0 0;
v0x6000007ac120_0 .net "vpu_clear", 0 0, L_0x60000048d0e0;  1 drivers
v0x6000007ac1b0_0 .net "vpu_cmd", 127 0, v0x6000007ac240_0;  alias, 1 drivers
v0x6000007ac240_0 .var "vpu_cmd_reg", 127 0;
v0x6000007ac2d0_0 .net "vpu_done", 0 0, L_0x600001e90b60;  alias, 1 drivers
v0x6000007ac360_0 .net "vpu_ready", 0 0, L_0x600000485a40;  alias, 1 drivers
v0x6000007ac3f0_0 .net "vpu_valid", 0 0, L_0x600001e9d500;  alias, 1 drivers
v0x6000007ac480_0 .var "vpu_valid_reg", 0 0;
L_0x60000048cf00 .part v0x6000007cc360_0, 120, 8;
L_0x60000048d040 .part v0x6000007cc360_0, 112, 8;
L_0x60000048c960 .part v0x6000007cc360_0, 32, 16;
L_0x60000048ca00 .part v0x6000007cc360_0, 104, 8;
L_0x60000048caa0 .concat [ 8 24 0 0], v0x6000007aba80_0, L_0x138098010;
L_0x60000048cb40 .cmp/eq 32, L_0x60000048caa0, L_0x138098058;
L_0x60000048cbe0 .concat [ 8 24 0 0], v0x6000007abb10_0, L_0x1380980a0;
L_0x60000048cc80 .cmp/eq 32, L_0x60000048cbe0, L_0x1380980e8;
L_0x60000048cd20 .concat [ 8 24 0 0], v0x6000007ab9f0_0, L_0x138098130;
L_0x60000048c820 .cmp/eq 32, L_0x60000048cd20, L_0x138098178;
L_0x60000048c640 .concat [ 8 24 0 0], v0x6000007aba80_0, L_0x1380981c0;
L_0x60000048c5a0 .cmp/eq 32, L_0x60000048c640, L_0x138098208;
L_0x60000048c500 .concat [ 8 24 0 0], v0x6000007abb10_0, L_0x138098250;
L_0x60000048d0e0 .cmp/eq 32, L_0x60000048c500, L_0x138098298;
L_0x60000048d180 .concat [ 8 24 0 0], v0x6000007ab9f0_0, L_0x1380982e0;
L_0x60000048d220 .cmp/eq 32, L_0x60000048d180, L_0x138098328;
L_0x60000048d2c0 .cmp/ne 4, v0x6000007abd50_0, L_0x138098370;
L_0x60000048d360 .cmp/ne 4, v0x6000007abd50_0, L_0x1380983b8;
L_0x60000048d400 .cmp/ne 4, v0x6000007abd50_0, L_0x138098400;
S_0x136e6a9c0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 212, 6 212 0, S_0x136e6ae00;
 .timescale 0 0;
v0x6000007a9440_0 .var/i "i", 31 0;
S_0x136e90850 .scope module, "mxu_array" "systolic_array" 4 296, 7 13 0, S_0x136e6b240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x136e8e200 .param/l "ACC_WIDTH" 0 7 16, +C4<00000000000000000000000000100000>;
P_0x136e8e240 .param/l "ARRAY_SIZE" 0 7 14, +C4<00000000000000000000000000000100>;
P_0x136e8e280 .param/l "DATA_WIDTH" 0 7 15, +C4<00000000000000000000000000001000>;
P_0x136e8e2c0 .param/l "S_COMPUTE" 1 7 51, C4<010>;
P_0x136e8e300 .param/l "S_DONE" 1 7 53, C4<100>;
P_0x136e8e340 .param/l "S_DRAIN" 1 7 52, C4<011>;
P_0x136e8e380 .param/l "S_IDLE" 1 7 49, C4<000>;
P_0x136e8e3c0 .param/l "S_LOAD" 1 7 50, C4<001>;
L_0x600001e90540 .functor OR 1, L_0x600000482d00, L_0x600000482da0, C4<0>, C4<0>;
L_0x600001e905b0 .functor AND 1, L_0x600000482e40, v0x6000007cd680_0, C4<1>, C4<1>;
L_0x600001e90620 .functor AND 1, L_0x600001e905b0, L_0x600000482ee0, C4<1>, C4<1>;
L_0x600001e90690 .functor OR 1, L_0x600001e90540, L_0x600001e90620, C4<0>, C4<0>;
L_0x600001e90700 .functor BUFZ 1, L_0x600001e90690, C4<0>, C4<0>, C4<0>;
L_0x600001e90770 .functor AND 1, L_0x600000482f80, L_0x600000483020, C4<1>, C4<1>;
L_0x600001e907e0 .functor AND 1, L_0x600000483200, L_0x6000004832a0, C4<1>, C4<1>;
L_0x600001e90850 .functor AND 1, L_0x600001e907e0, L_0x600000483480, C4<1>, C4<1>;
v0x6000007b2d00_0 .net *"_ivl_101", 0 0, L_0x600000483480;  1 drivers
L_0x13809a188 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000007b2d90_0 .net/2u *"_ivl_37", 2 0, L_0x13809a188;  1 drivers
v0x6000007b2e20_0 .net *"_ivl_39", 0 0, L_0x600000482d00;  1 drivers
L_0x13809a1d0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x6000007b2eb0_0 .net/2u *"_ivl_41", 2 0, L_0x13809a1d0;  1 drivers
v0x6000007b2f40_0 .net *"_ivl_43", 0 0, L_0x600000482da0;  1 drivers
v0x6000007b2fd0_0 .net *"_ivl_46", 0 0, L_0x600001e90540;  1 drivers
L_0x13809a218 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000007b3060_0 .net/2u *"_ivl_47", 2 0, L_0x13809a218;  1 drivers
v0x6000007b30f0_0 .net *"_ivl_49", 0 0, L_0x600000482e40;  1 drivers
v0x6000007b3180_0 .net *"_ivl_52", 0 0, L_0x600001e905b0;  1 drivers
v0x6000007b3210_0 .net *"_ivl_54", 0 0, L_0x600000482ee0;  1 drivers
v0x6000007b32a0_0 .net *"_ivl_56", 0 0, L_0x600001e90620;  1 drivers
L_0x13809a260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000007b3330_0 .net/2u *"_ivl_61", 2 0, L_0x13809a260;  1 drivers
v0x6000007b33c0_0 .net *"_ivl_63", 0 0, L_0x600000482f80;  1 drivers
L_0x13809a2a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x6000007b3450_0 .net/2u *"_ivl_65", 2 0, L_0x13809a2a8;  1 drivers
v0x6000007b34e0_0 .net *"_ivl_67", 0 0, L_0x600000483020;  1 drivers
L_0x13809a2f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x6000007b3570_0 .net/2u *"_ivl_71", 2 0, L_0x13809a2f0;  1 drivers
L_0x13809a338 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000007b3600_0 .net/2u *"_ivl_75", 2 0, L_0x13809a338;  1 drivers
L_0x13809a3c8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x6000007b3690_0 .net/2u *"_ivl_81", 2 0, L_0x13809a3c8;  1 drivers
v0x6000007b3720_0 .net *"_ivl_83", 0 0, L_0x600000483200;  1 drivers
v0x6000007b37b0_0 .net *"_ivl_85", 0 0, L_0x6000004832a0;  1 drivers
v0x6000007b3840_0 .net *"_ivl_88", 0 0, L_0x600001e907e0;  1 drivers
v0x6000007b38d0_0 .net *"_ivl_89", 31 0, L_0x600000483340;  1 drivers
L_0x13809a410 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000007b3960_0 .net *"_ivl_92", 15 0, L_0x13809a410;  1 drivers
L_0x13809aa88 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000007b39f0_0 .net *"_ivl_93", 31 0, L_0x13809aa88;  1 drivers
L_0x13809a458 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x6000007b3a80_0 .net/2u *"_ivl_97", 31 0, L_0x13809a458;  1 drivers
v0x6000007b3b10_0 .net *"_ivl_99", 31 0, L_0x6000004833e0;  1 drivers
v0x6000007b3ba0_0 .net "act_data", 31 0, v0x6000007cb060_0;  1 drivers
v0x6000007b3c30 .array "act_h", 19 0;
v0x6000007b3c30_0 .net v0x6000007b3c30 0, 7 0, L_0x600001e9cfc0; 1 drivers
v0x6000007b3c30_1 .net v0x6000007b3c30 1, 7 0, v0x6000007ad5f0_0; 1 drivers
v0x6000007b3c30_2 .net v0x6000007b3c30 2, 7 0, v0x6000007aeb50_0; 1 drivers
v0x6000007b3c30_3 .net v0x6000007b3c30 3, 7 0, v0x6000007a0120_0; 1 drivers
v0x6000007b3c30_4 .net v0x6000007b3c30 4, 7 0, v0x6000007a1680_0; 1 drivers
v0x6000007b3c30_5 .net v0x6000007b3c30 5, 7 0, L_0x600001e9ce70; 1 drivers
v0x6000007b3c30_6 .net v0x6000007b3c30 6, 7 0, v0x6000007a2be0_0; 1 drivers
v0x6000007b3c30_7 .net v0x6000007b3c30 7, 7 0, v0x6000007a41b0_0; 1 drivers
v0x6000007b3c30_8 .net v0x6000007b3c30 8, 7 0, v0x6000007a5710_0; 1 drivers
v0x6000007b3c30_9 .net v0x6000007b3c30 9, 7 0, v0x6000007a6c70_0; 1 drivers
v0x6000007b3c30_10 .net v0x6000007b3c30 10, 7 0, L_0x600001e9cee0; 1 drivers
v0x6000007b3c30_11 .net v0x6000007b3c30 11, 7 0, v0x6000007b8240_0; 1 drivers
v0x6000007b3c30_12 .net v0x6000007b3c30 12, 7 0, v0x6000007b97a0_0; 1 drivers
v0x6000007b3c30_13 .net v0x6000007b3c30 13, 7 0, v0x6000007bad00_0; 1 drivers
v0x6000007b3c30_14 .net v0x6000007b3c30 14, 7 0, v0x6000007bc2d0_0; 1 drivers
v0x6000007b3c30_15 .net v0x6000007b3c30 15, 7 0, L_0x600001e9cd90; 1 drivers
v0x6000007b3c30_16 .net v0x6000007b3c30 16, 7 0, v0x6000007bd830_0; 1 drivers
v0x6000007b3c30_17 .net v0x6000007b3c30 17, 7 0, v0x6000007bed90_0; 1 drivers
v0x6000007b3c30_18 .net v0x6000007b3c30 18, 7 0, v0x6000007b0360_0; 1 drivers
v0x6000007b3c30_19 .net v0x6000007b3c30 19, 7 0, v0x6000007b18c0_0; 1 drivers
v0x6000007b3cc0_0 .net "act_ready", 0 0, L_0x600000483160;  1 drivers
v0x6000007b3d50_0 .net "act_valid", 0 0, v0x6000007cb180_0;  1 drivers
v0x6000007b3de0_0 .net "busy", 0 0, L_0x600001e90770;  alias, 1 drivers
v0x6000007b3e70_0 .net "cfg_k_tiles", 15 0, L_0x60000048d900;  alias, 1 drivers
L_0x13809a4a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000007b3f00_0 .net "clear_acc", 0 0, L_0x13809a4a0;  1 drivers
v0x6000007b4000_0 .net "clk", 0 0, v0x6000007cf720_0;  alias, 1 drivers
v0x6000007b4090_0 .var "cycle_count", 15 0;
v0x6000007b4120_0 .var "cycle_count_next", 15 0;
v0x6000007ac510_5 .array/port v0x6000007ac510, 5;
v0x6000007b41b0 .array "deskew_output", 3 0;
v0x6000007b41b0_0 .net v0x6000007b41b0 0, 31 0, v0x6000007ac510_5; 1 drivers
v0x6000007ac630_3 .array/port v0x6000007ac630, 3;
v0x6000007b41b0_1 .net v0x6000007b41b0 1, 31 0, v0x6000007ac630_3; 1 drivers
v0x6000007ac750_1 .array/port v0x6000007ac750, 1;
v0x6000007b41b0_2 .net v0x6000007b41b0 2, 31 0, v0x6000007ac750_1; 1 drivers
v0x6000007b41b0_3 .net v0x6000007b41b0 3, 31 0, L_0x600001e90310; 1 drivers
v0x6000007b4240_0 .net "done", 0 0, L_0x6000004830c0;  alias, 1 drivers
L_0x13809a380 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000007b42d0_0 .net "drain_delay", 15 0, L_0x13809a380;  1 drivers
v0x6000007b4360_0 .net "pe_enable", 0 0, L_0x600001e90690;  1 drivers
v0x6000007b43f0 .array "psum_bottom", 3 0;
v0x6000007b43f0_0 .net v0x6000007b43f0 0, 31 0, L_0x600001e90000; 1 drivers
v0x6000007b43f0_1 .net v0x6000007b43f0 1, 31 0, L_0x600001e900e0; 1 drivers
v0x6000007b43f0_2 .net v0x6000007b43f0 2, 31 0, L_0x600001e901c0; 1 drivers
v0x6000007b43f0_3 .net v0x6000007b43f0 3, 31 0, L_0x600001e902a0; 1 drivers
L_0x138098568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000007b4480 .array "psum_v", 19 0;
v0x6000007b4480_0 .net v0x6000007b4480 0, 31 0, L_0x138098568; 1 drivers
L_0x1380985b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000007b4480_1 .net v0x6000007b4480 1, 31 0, L_0x1380985b0; 1 drivers
L_0x1380985f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000007b4480_2 .net v0x6000007b4480 2, 31 0, L_0x1380985f8; 1 drivers
L_0x138098640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000007b4480_3 .net v0x6000007b4480 3, 31 0, L_0x138098640; 1 drivers
v0x6000007b4480_4 .net v0x6000007b4480 4, 31 0, v0x6000007adb00_0; 1 drivers
v0x6000007b4480_5 .net v0x6000007b4480 5, 31 0, v0x6000007af060_0; 1 drivers
v0x6000007b4480_6 .net v0x6000007b4480 6, 31 0, v0x6000007a0630_0; 1 drivers
v0x6000007b4480_7 .net v0x6000007b4480 7, 31 0, v0x6000007a1b90_0; 1 drivers
v0x6000007b4480_8 .net v0x6000007b4480 8, 31 0, v0x6000007a30f0_0; 1 drivers
v0x6000007b4480_9 .net v0x6000007b4480 9, 31 0, v0x6000007a46c0_0; 1 drivers
v0x6000007b4480_10 .net v0x6000007b4480 10, 31 0, v0x6000007a5c20_0; 1 drivers
v0x6000007b4480_11 .net v0x6000007b4480 11, 31 0, v0x6000007a7180_0; 1 drivers
v0x6000007b4480_12 .net v0x6000007b4480 12, 31 0, v0x6000007b8750_0; 1 drivers
v0x6000007b4480_13 .net v0x6000007b4480 13, 31 0, v0x6000007b9cb0_0; 1 drivers
v0x6000007b4480_14 .net v0x6000007b4480 14, 31 0, v0x6000007bb210_0; 1 drivers
v0x6000007b4480_15 .net v0x6000007b4480 15, 31 0, v0x6000007bc7e0_0; 1 drivers
v0x6000007b4480_16 .net v0x6000007b4480 16, 31 0, v0x6000007bdd40_0; 1 drivers
v0x6000007b4480_17 .net v0x6000007b4480 17, 31 0, v0x6000007bf2a0_0; 1 drivers
v0x6000007b4480_18 .net v0x6000007b4480 18, 31 0, v0x6000007b0870_0; 1 drivers
v0x6000007b4480_19 .net v0x6000007b4480 19, 31 0, v0x6000007b1dd0_0; 1 drivers
v0x6000007b4510_0 .net "result_data", 127 0, L_0x600000482c60;  alias, 1 drivers
L_0x13809a4e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000007b45a0_0 .net "result_ready", 0 0, L_0x13809a4e8;  1 drivers
v0x6000007b4630_0 .net "result_valid", 0 0, L_0x600001e90850;  alias, 1 drivers
v0x6000007b46c0_0 .net "rst_n", 0 0, v0x6000007c0120_0;  alias, 1 drivers
v0x6000007b4750_0 .net "skew_enable", 0 0, L_0x600001e90700;  1 drivers
v0x6000007b47e0 .array "skew_input", 3 0;
v0x6000007b47e0_0 .net v0x6000007b47e0 0, 7 0, L_0x60000048da40; 1 drivers
v0x6000007b47e0_1 .net v0x6000007b47e0 1, 7 0, L_0x60000048db80; 1 drivers
v0x6000007b47e0_2 .net v0x6000007b47e0 2, 7 0, L_0x60000048dcc0; 1 drivers
v0x6000007b47e0_3 .net v0x6000007b47e0 3, 7 0, L_0x60000048de00; 1 drivers
v0x6000007b4870 .array "skew_output", 3 0;
v0x6000007b4870_0 .net v0x6000007b4870 0, 7 0, v0x6000007ac870_0; 1 drivers
v0x6000007b4870_1 .net v0x6000007b4870 1, 7 0, v0x6000007acb40_0; 1 drivers
v0x6000007b4870_2 .net v0x6000007b4870 2, 7 0, v0x6000007ace10_0; 1 drivers
v0x6000007b4870_3 .net v0x6000007b4870 3, 7 0, v0x6000007ad0e0_0; 1 drivers
v0x6000007b4900_0 .net "start", 0 0, v0x6000007cd680_0;  1 drivers
v0x6000007b4990_0 .var "state", 2 0;
v0x6000007b4a20_0 .var "state_next", 2 0;
v0x6000007b4ab0_0 .net "weight_load_col", 1 0, v0x6000007ceb50_0;  1 drivers
v0x6000007b4b40_0 .net "weight_load_data", 31 0, L_0x600000483520;  1 drivers
v0x6000007b4bd0_0 .net "weight_load_en", 0 0, v0x6000007cebe0_0;  1 drivers
E_0x6000020d3640/0 .event anyedge, v0x6000007b4990_0, v0x6000007b4090_0, v0x6000007b4900_0, v0x6000007b4bd0_0;
E_0x6000020d3640/1 .event anyedge, v0x6000007b3e70_0, v0x6000007b42d0_0;
E_0x6000020d3640 .event/or E_0x6000020d3640/0, E_0x6000020d3640/1;
L_0x60000048d9a0 .part v0x6000007cb060_0, 0, 8;
L_0x138098448 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x60000048da40 .functor MUXZ 8, L_0x138098448, L_0x60000048d9a0, v0x6000007cb180_0, C4<>;
L_0x60000048dae0 .part v0x6000007cb060_0, 8, 8;
L_0x138098490 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x60000048db80 .functor MUXZ 8, L_0x138098490, L_0x60000048dae0, v0x6000007cb180_0, C4<>;
L_0x60000048dc20 .part v0x6000007cb060_0, 16, 8;
L_0x1380984d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x60000048dcc0 .functor MUXZ 8, L_0x1380984d8, L_0x60000048dc20, v0x6000007cb180_0, C4<>;
L_0x60000048dd60 .part v0x6000007cb060_0, 24, 8;
L_0x138098520 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x60000048de00 .functor MUXZ 8, L_0x138098520, L_0x60000048dd60, v0x6000007cb180_0, C4<>;
L_0x60000048dfe0 .part L_0x600000483520, 0, 8;
L_0x60000048e800 .part L_0x600000483520, 0, 8;
L_0x60000048f020 .part L_0x600000483520, 0, 8;
L_0x60000048f840 .part L_0x600000483520, 0, 8;
L_0x60000048ba20 .part L_0x600000483520, 8, 8;
L_0x60000048b3e0 .part L_0x600000483520, 8, 8;
L_0x60000048ac60 .part L_0x600000483520, 8, 8;
L_0x600000489d60 .part L_0x600000483520, 8, 8;
L_0x600000489680 .part L_0x600000483520, 16, 8;
L_0x600000488d20 .part L_0x600000483520, 16, 8;
L_0x60000048a300 .part L_0x600000483520, 16, 8;
L_0x600000480500 .part L_0x600000483520, 16, 8;
L_0x600000480d20 .part L_0x600000483520, 24, 8;
L_0x600000481540 .part L_0x600000483520, 24, 8;
L_0x600000481d60 .part L_0x600000483520, 24, 8;
L_0x600000482580 .part L_0x600000483520, 24, 8;
L_0x600000482c60 .concat8 [ 32 32 32 32], L_0x600001e90380, L_0x600001e903f0, L_0x600001e90460, L_0x600001e904d0;
L_0x600000482d00 .cmp/eq 3, v0x6000007b4990_0, L_0x13809a188;
L_0x600000482da0 .cmp/eq 3, v0x6000007b4990_0, L_0x13809a1d0;
L_0x600000482e40 .cmp/eq 3, v0x6000007b4990_0, L_0x13809a218;
L_0x600000482ee0 .reduce/nor v0x6000007cebe0_0;
L_0x600000482f80 .cmp/ne 3, v0x6000007b4990_0, L_0x13809a260;
L_0x600000483020 .cmp/ne 3, v0x6000007b4990_0, L_0x13809a2a8;
L_0x6000004830c0 .cmp/eq 3, v0x6000007b4990_0, L_0x13809a2f0;
L_0x600000483160 .cmp/eq 3, v0x6000007b4990_0, L_0x13809a338;
L_0x600000483200 .cmp/eq 3, v0x6000007b4990_0, L_0x13809a3c8;
L_0x6000004832a0 .cmp/ge 16, v0x6000007b4090_0, L_0x13809a380;
L_0x600000483340 .concat [ 16 16 0 0], v0x6000007b4090_0, L_0x13809a410;
L_0x6000004833e0 .arith/sum 32, L_0x13809aa88, L_0x13809a458;
L_0x600000483480 .cmp/gt 32, L_0x6000004833e0, L_0x600000483340;
S_0x136e89560 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 7 248, 7 248 0, S_0x136e90850;
 .timescale 0 0;
P_0x600001b92080 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000110>;
P_0x600001b920c0 .param/l "col" 1 7 248, +C4<00>;
L_0x600001e90000 .functor BUFZ 32, v0x6000007bdd40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x136e86f10 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x136e89560;
 .timescale 0 0;
v0x6000007ac510 .array "delay_stages", 5 0, 31 0;
v0x6000007ac5a0_0 .var/i "i", 31 0;
S_0x136e848c0 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 7 248, 7 248 0, S_0x136e90850;
 .timescale 0 0;
P_0x600001b92100 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000100>;
P_0x600001b92140 .param/l "col" 1 7 248, +C4<01>;
L_0x600001e900e0 .functor BUFZ 32, v0x6000007bf2a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x136e82270 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x136e848c0;
 .timescale 0 0;
v0x6000007ac630 .array "delay_stages", 3 0, 31 0;
v0x6000007ac6c0_0 .var/i "i", 31 0;
S_0x136e7fc20 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 7 248, 7 248 0, S_0x136e90850;
 .timescale 0 0;
P_0x600001b92180 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000010>;
P_0x600001b921c0 .param/l "col" 1 7 248, +C4<010>;
L_0x600001e901c0 .functor BUFZ 32, v0x6000007b0870_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x136e7d5d0 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x136e7fc20;
 .timescale 0 0;
v0x6000007ac750 .array "delay_stages", 1 0, 31 0;
v0x6000007ac7e0_0 .var/i "i", 31 0;
S_0x136e7af80 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 7 248, 7 248 0, S_0x136e90850;
 .timescale 0 0;
P_0x600001b92200 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000000>;
P_0x600001b92240 .param/l "col" 1 7 248, +C4<011>;
L_0x600001e902a0 .functor BUFZ 32, v0x6000007b1dd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x136e78930 .scope generate, "col_no_delay" "col_no_delay" 7 253, 7 253 0, S_0x136e7af80;
 .timescale 0 0;
L_0x600001e90310 .functor BUFZ 32, L_0x600001e902a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x136e762e0 .scope generate, "gen_skew[0]" "gen_skew[0]" 7 142, 7 142 0, S_0x136e90850;
 .timescale 0 0;
P_0x6000020d38c0 .param/l "row" 1 7 142, +C4<00>;
v0x6000007ac900_0 .net *"_ivl_1", 7 0, L_0x60000048d9a0;  1 drivers
v0x6000007ac990_0 .net/2u *"_ivl_2", 7 0, L_0x138098448;  1 drivers
S_0x136e73c90 .scope generate, "row0_skew" "row0_skew" 7 146, 7 146 0, S_0x136e762e0;
 .timescale 0 0;
v0x6000007ac870_0 .var "out_reg", 7 0;
S_0x136e71640 .scope generate, "gen_skew[1]" "gen_skew[1]" 7 142, 7 142 0, S_0x136e90850;
 .timescale 0 0;
P_0x6000020d3940 .param/l "row" 1 7 142, +C4<01>;
v0x6000007acbd0_0 .net *"_ivl_1", 7 0, L_0x60000048dae0;  1 drivers
v0x6000007acc60_0 .net/2u *"_ivl_2", 7 0, L_0x138098490;  1 drivers
S_0x136e6eff0 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x136e71640;
 .timescale 0 0;
v0x6000007aca20 .array "delay_stages", 0 0, 7 0;
v0x6000007acab0_0 .var/i "i", 31 0;
v0x6000007acb40_0 .var "out_reg", 7 0;
S_0x136e6c9a0 .scope generate, "gen_skew[2]" "gen_skew[2]" 7 142, 7 142 0, S_0x136e90850;
 .timescale 0 0;
P_0x6000020d39c0 .param/l "row" 1 7 142, +C4<010>;
v0x6000007acea0_0 .net *"_ivl_1", 7 0, L_0x60000048dc20;  1 drivers
v0x6000007acf30_0 .net/2u *"_ivl_2", 7 0, L_0x1380984d8;  1 drivers
S_0x136e1cd60 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x136e6c9a0;
 .timescale 0 0;
v0x6000007accf0 .array "delay_stages", 1 0, 7 0;
v0x6000007acd80_0 .var/i "i", 31 0;
v0x6000007ace10_0 .var "out_reg", 7 0;
S_0x136e1ced0 .scope generate, "gen_skew[3]" "gen_skew[3]" 7 142, 7 142 0, S_0x136e90850;
 .timescale 0 0;
P_0x6000020d3a40 .param/l "row" 1 7 142, +C4<011>;
v0x6000007ad170_0 .net *"_ivl_1", 7 0, L_0x60000048dd60;  1 drivers
v0x6000007ad200_0 .net/2u *"_ivl_2", 7 0, L_0x138098520;  1 drivers
S_0x136e20760 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x136e1ced0;
 .timescale 0 0;
v0x6000007acfc0 .array "delay_stages", 2 0, 7 0;
v0x6000007ad050_0 .var/i "i", 31 0;
v0x6000007ad0e0_0 .var "out_reg", 7 0;
S_0x136e208d0 .scope generate, "pe_row[0]" "pe_row[0]" 7 213, 7 213 0, S_0x136e90850;
 .timescale 0 0;
P_0x6000020d3880 .param/l "row" 1 7 213, +C4<00>;
S_0x136e0baa0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x136e208d0;
 .timescale 0 0;
P_0x6000020d3b00 .param/l "col" 1 7 214, +C4<00>;
L_0x600001e9ce00 .functor AND 1, v0x6000007cebe0_0, L_0x60000048df40, C4<1>, C4<1>;
L_0x600001e9ccb0 .functor AND 1, L_0x60000048e120, v0x6000007cd680_0, C4<1>, C4<1>;
L_0x600001e9cd20 .functor OR 1, L_0x60000048e080, L_0x600001e9ccb0, C4<0>, C4<0>;
L_0x600001e9cbd0 .functor AND 1, L_0x13809a4a0, L_0x600001e9cd20, C4<1>, C4<1>;
L_0x600001e9cc40 .functor AND 1, L_0x600001e9cbd0, L_0x60000048e260, C4<1>, C4<1>;
v0x6000007addd0_0 .net *"_ivl_0", 2 0, L_0x60000048dea0;  1 drivers
L_0x138098718 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000007ade60_0 .net/2u *"_ivl_11", 2 0, L_0x138098718;  1 drivers
v0x6000007adef0_0 .net *"_ivl_13", 0 0, L_0x60000048e080;  1 drivers
L_0x138098760 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000007adf80_0 .net/2u *"_ivl_15", 2 0, L_0x138098760;  1 drivers
v0x6000007ae010_0 .net *"_ivl_17", 0 0, L_0x60000048e120;  1 drivers
v0x6000007ae0a0_0 .net *"_ivl_20", 0 0, L_0x600001e9ccb0;  1 drivers
v0x6000007ae130_0 .net *"_ivl_22", 0 0, L_0x600001e9cd20;  1 drivers
v0x6000007ae1c0_0 .net *"_ivl_24", 0 0, L_0x600001e9cbd0;  1 drivers
v0x6000007ae250_0 .net *"_ivl_25", 31 0, L_0x60000048e1c0;  1 drivers
L_0x1380987a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000007ae2e0_0 .net *"_ivl_28", 15 0, L_0x1380987a8;  1 drivers
L_0x1380987f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000007ae370_0 .net/2u *"_ivl_29", 31 0, L_0x1380987f0;  1 drivers
L_0x138098688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000007ae400_0 .net *"_ivl_3", 0 0, L_0x138098688;  1 drivers
v0x6000007ae490_0 .net *"_ivl_31", 0 0, L_0x60000048e260;  1 drivers
L_0x1380986d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000007ae520_0 .net/2u *"_ivl_4", 2 0, L_0x1380986d0;  1 drivers
v0x6000007ae5b0_0 .net *"_ivl_6", 0 0, L_0x60000048df40;  1 drivers
v0x6000007ae640_0 .net "do_clear", 0 0, L_0x600001e9cc40;  1 drivers
v0x6000007ae6d0_0 .net "load_weight", 0 0, L_0x600001e9ce00;  1 drivers
v0x6000007ae760_0 .net "weight_in", 7 0, L_0x60000048dfe0;  1 drivers
L_0x60000048dea0 .concat [ 2 1 0 0], v0x6000007ceb50_0, L_0x138098688;
L_0x60000048df40 .cmp/eq 3, L_0x60000048dea0, L_0x1380986d0;
L_0x60000048e080 .cmp/eq 3, v0x6000007b4990_0, L_0x138098718;
L_0x60000048e120 .cmp/eq 3, v0x6000007b4990_0, L_0x138098760;
L_0x60000048e1c0 .concat [ 16 16 0 0], v0x6000007b4090_0, L_0x1380987a8;
L_0x60000048e260 .cmp/eq 32, L_0x60000048e1c0, L_0x1380987f0;
S_0x136e0bc10 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x136e0baa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001b92300 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001b92340 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000007ad290_0 .net *"_ivl_11", 0 0, L_0x60000048e4e0;  1 drivers
v0x6000007ad320_0 .net *"_ivl_12", 15 0, L_0x60000048e580;  1 drivers
v0x6000007ad3b0_0 .net/s *"_ivl_4", 15 0, L_0x60000048e300;  1 drivers
v0x6000007ad440_0 .net/s *"_ivl_6", 15 0, L_0x60000048e3a0;  1 drivers
v0x6000007ad4d0_0 .net/s "a_signed", 7 0, v0x6000007ad680_0;  1 drivers
v0x6000007ad560_0 .net "act_in", 7 0, L_0x600001e9cfc0;  alias, 1 drivers
v0x6000007ad5f0_0 .var "act_out", 7 0;
v0x6000007ad680_0 .var "act_reg", 7 0;
v0x6000007ad710_0 .net "clear_acc", 0 0, L_0x600001e9cc40;  alias, 1 drivers
v0x6000007ad7a0_0 .net "clk", 0 0, v0x6000007cf720_0;  alias, 1 drivers
v0x6000007ad830_0 .net "enable", 0 0, L_0x600001e90690;  alias, 1 drivers
v0x6000007ad8c0_0 .net "load_weight", 0 0, L_0x600001e9ce00;  alias, 1 drivers
v0x6000007ad950_0 .net/s "product", 15 0, L_0x60000048e440;  1 drivers
v0x6000007ad9e0_0 .net/s "product_ext", 31 0, L_0x60000048e620;  1 drivers
v0x6000007ada70_0 .net "psum_in", 31 0, L_0x138098568;  alias, 1 drivers
v0x6000007adb00_0 .var "psum_out", 31 0;
v0x6000007adb90_0 .net "rst_n", 0 0, v0x6000007c0120_0;  alias, 1 drivers
v0x6000007adc20_0 .net/s "w_signed", 7 0, v0x6000007add40_0;  1 drivers
v0x6000007adcb0_0 .net "weight_in", 7 0, L_0x60000048dfe0;  alias, 1 drivers
v0x6000007add40_0 .var "weight_reg", 7 0;
L_0x60000048e300 .extend/s 16, v0x6000007ad680_0;
L_0x60000048e3a0 .extend/s 16, v0x6000007add40_0;
L_0x60000048e440 .arith/mult 16, L_0x60000048e300, L_0x60000048e3a0;
L_0x60000048e4e0 .part L_0x60000048e440, 15, 1;
LS_0x60000048e580_0_0 .concat [ 1 1 1 1], L_0x60000048e4e0, L_0x60000048e4e0, L_0x60000048e4e0, L_0x60000048e4e0;
LS_0x60000048e580_0_4 .concat [ 1 1 1 1], L_0x60000048e4e0, L_0x60000048e4e0, L_0x60000048e4e0, L_0x60000048e4e0;
LS_0x60000048e580_0_8 .concat [ 1 1 1 1], L_0x60000048e4e0, L_0x60000048e4e0, L_0x60000048e4e0, L_0x60000048e4e0;
LS_0x60000048e580_0_12 .concat [ 1 1 1 1], L_0x60000048e4e0, L_0x60000048e4e0, L_0x60000048e4e0, L_0x60000048e4e0;
L_0x60000048e580 .concat [ 4 4 4 4], LS_0x60000048e580_0_0, LS_0x60000048e580_0_4, LS_0x60000048e580_0_8, LS_0x60000048e580_0_12;
L_0x60000048e620 .concat [ 16 16 0 0], L_0x60000048e440, L_0x60000048e580;
S_0x136e19c40 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x136e208d0;
 .timescale 0 0;
P_0x6000020d3c80 .param/l "col" 1 7 214, +C4<01>;
L_0x600001e9ca10 .functor AND 1, v0x6000007cebe0_0, L_0x60000048e760, C4<1>, C4<1>;
L_0x600001e9ca80 .functor AND 1, L_0x60000048e940, v0x6000007cd680_0, C4<1>, C4<1>;
L_0x600001e9c930 .functor OR 1, L_0x60000048e8a0, L_0x600001e9ca80, C4<0>, C4<0>;
L_0x600001e9c9a0 .functor AND 1, L_0x13809a4a0, L_0x600001e9c930, C4<1>, C4<1>;
L_0x600001e9c850 .functor AND 1, L_0x600001e9c9a0, L_0x60000048ea80, C4<1>, C4<1>;
v0x6000007af330_0 .net *"_ivl_0", 2 0, L_0x60000048e6c0;  1 drivers
L_0x1380988c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000007af3c0_0 .net/2u *"_ivl_11", 2 0, L_0x1380988c8;  1 drivers
v0x6000007af450_0 .net *"_ivl_13", 0 0, L_0x60000048e8a0;  1 drivers
L_0x138098910 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000007af4e0_0 .net/2u *"_ivl_15", 2 0, L_0x138098910;  1 drivers
v0x6000007af570_0 .net *"_ivl_17", 0 0, L_0x60000048e940;  1 drivers
v0x6000007af600_0 .net *"_ivl_20", 0 0, L_0x600001e9ca80;  1 drivers
v0x6000007af690_0 .net *"_ivl_22", 0 0, L_0x600001e9c930;  1 drivers
v0x6000007af720_0 .net *"_ivl_24", 0 0, L_0x600001e9c9a0;  1 drivers
v0x6000007af7b0_0 .net *"_ivl_25", 31 0, L_0x60000048e9e0;  1 drivers
L_0x138098958 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000007af840_0 .net *"_ivl_28", 15 0, L_0x138098958;  1 drivers
L_0x1380989a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000007af8d0_0 .net/2u *"_ivl_29", 31 0, L_0x1380989a0;  1 drivers
L_0x138098838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000007af960_0 .net *"_ivl_3", 0 0, L_0x138098838;  1 drivers
v0x6000007af9f0_0 .net *"_ivl_31", 0 0, L_0x60000048ea80;  1 drivers
L_0x138098880 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000007afa80_0 .net/2u *"_ivl_4", 2 0, L_0x138098880;  1 drivers
v0x6000007afb10_0 .net *"_ivl_6", 0 0, L_0x60000048e760;  1 drivers
v0x6000007afba0_0 .net "do_clear", 0 0, L_0x600001e9c850;  1 drivers
v0x6000007afc30_0 .net "load_weight", 0 0, L_0x600001e9ca10;  1 drivers
v0x6000007afcc0_0 .net "weight_in", 7 0, L_0x60000048e800;  1 drivers
L_0x60000048e6c0 .concat [ 2 1 0 0], v0x6000007ceb50_0, L_0x138098838;
L_0x60000048e760 .cmp/eq 3, L_0x60000048e6c0, L_0x138098880;
L_0x60000048e8a0 .cmp/eq 3, v0x6000007b4990_0, L_0x1380988c8;
L_0x60000048e940 .cmp/eq 3, v0x6000007b4990_0, L_0x138098910;
L_0x60000048e9e0 .concat [ 16 16 0 0], v0x6000007b4090_0, L_0x138098958;
L_0x60000048ea80 .cmp/eq 32, L_0x60000048e9e0, L_0x1380989a0;
S_0x136e19db0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x136e19c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001b92380 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001b923c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000007ae7f0_0 .net *"_ivl_11", 0 0, L_0x60000048ed00;  1 drivers
v0x6000007ae880_0 .net *"_ivl_12", 15 0, L_0x60000048eda0;  1 drivers
v0x6000007ae910_0 .net/s *"_ivl_4", 15 0, L_0x60000048eb20;  1 drivers
v0x6000007ae9a0_0 .net/s *"_ivl_6", 15 0, L_0x60000048ebc0;  1 drivers
v0x6000007aea30_0 .net/s "a_signed", 7 0, v0x6000007aebe0_0;  1 drivers
v0x6000007aeac0_0 .net "act_in", 7 0, v0x6000007ad5f0_0;  alias, 1 drivers
v0x6000007aeb50_0 .var "act_out", 7 0;
v0x6000007aebe0_0 .var "act_reg", 7 0;
v0x6000007aec70_0 .net "clear_acc", 0 0, L_0x600001e9c850;  alias, 1 drivers
v0x6000007aed00_0 .net "clk", 0 0, v0x6000007cf720_0;  alias, 1 drivers
v0x6000007aed90_0 .net "enable", 0 0, L_0x600001e90690;  alias, 1 drivers
v0x6000007aee20_0 .net "load_weight", 0 0, L_0x600001e9ca10;  alias, 1 drivers
v0x6000007aeeb0_0 .net/s "product", 15 0, L_0x60000048ec60;  1 drivers
v0x6000007aef40_0 .net/s "product_ext", 31 0, L_0x60000048ee40;  1 drivers
v0x6000007aefd0_0 .net "psum_in", 31 0, L_0x1380985b0;  alias, 1 drivers
v0x6000007af060_0 .var "psum_out", 31 0;
v0x6000007af0f0_0 .net "rst_n", 0 0, v0x6000007c0120_0;  alias, 1 drivers
v0x6000007af180_0 .net/s "w_signed", 7 0, v0x6000007af2a0_0;  1 drivers
v0x6000007af210_0 .net "weight_in", 7 0, L_0x60000048e800;  alias, 1 drivers
v0x6000007af2a0_0 .var "weight_reg", 7 0;
L_0x60000048eb20 .extend/s 16, v0x6000007aebe0_0;
L_0x60000048ebc0 .extend/s 16, v0x6000007af2a0_0;
L_0x60000048ec60 .arith/mult 16, L_0x60000048eb20, L_0x60000048ebc0;
L_0x60000048ed00 .part L_0x60000048ec60, 15, 1;
LS_0x60000048eda0_0_0 .concat [ 1 1 1 1], L_0x60000048ed00, L_0x60000048ed00, L_0x60000048ed00, L_0x60000048ed00;
LS_0x60000048eda0_0_4 .concat [ 1 1 1 1], L_0x60000048ed00, L_0x60000048ed00, L_0x60000048ed00, L_0x60000048ed00;
LS_0x60000048eda0_0_8 .concat [ 1 1 1 1], L_0x60000048ed00, L_0x60000048ed00, L_0x60000048ed00, L_0x60000048ed00;
LS_0x60000048eda0_0_12 .concat [ 1 1 1 1], L_0x60000048ed00, L_0x60000048ed00, L_0x60000048ed00, L_0x60000048ed00;
L_0x60000048eda0 .concat [ 4 4 4 4], LS_0x60000048eda0_0_0, LS_0x60000048eda0_0_4, LS_0x60000048eda0_0_8, LS_0x60000048eda0_0_12;
L_0x60000048ee40 .concat [ 16 16 0 0], L_0x60000048ec60, L_0x60000048eda0;
S_0x136e1c0a0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x136e208d0;
 .timescale 0 0;
P_0x6000020d3d80 .param/l "col" 1 7 214, +C4<010>;
L_0x600001e9d8f0 .functor AND 1, v0x6000007cebe0_0, L_0x60000048ef80, C4<1>, C4<1>;
L_0x600001e9d880 .functor AND 1, L_0x60000048f160, v0x6000007cd680_0, C4<1>, C4<1>;
L_0x600001e9d810 .functor OR 1, L_0x60000048f0c0, L_0x600001e9d880, C4<0>, C4<0>;
L_0x600001e9c2a0 .functor AND 1, L_0x13809a4a0, L_0x600001e9d810, C4<1>, C4<1>;
L_0x600001e9c1c0 .functor AND 1, L_0x600001e9c2a0, L_0x60000048f2a0, C4<1>, C4<1>;
v0x6000007a0900_0 .net *"_ivl_0", 3 0, L_0x60000048eee0;  1 drivers
L_0x138098a78 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000007a0990_0 .net/2u *"_ivl_11", 2 0, L_0x138098a78;  1 drivers
v0x6000007a0a20_0 .net *"_ivl_13", 0 0, L_0x60000048f0c0;  1 drivers
L_0x138098ac0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000007a0ab0_0 .net/2u *"_ivl_15", 2 0, L_0x138098ac0;  1 drivers
v0x6000007a0b40_0 .net *"_ivl_17", 0 0, L_0x60000048f160;  1 drivers
v0x6000007a0bd0_0 .net *"_ivl_20", 0 0, L_0x600001e9d880;  1 drivers
v0x6000007a0c60_0 .net *"_ivl_22", 0 0, L_0x600001e9d810;  1 drivers
v0x6000007a0cf0_0 .net *"_ivl_24", 0 0, L_0x600001e9c2a0;  1 drivers
v0x6000007a0d80_0 .net *"_ivl_25", 31 0, L_0x60000048f200;  1 drivers
L_0x138098b08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000007a0e10_0 .net *"_ivl_28", 15 0, L_0x138098b08;  1 drivers
L_0x138098b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000007a0ea0_0 .net/2u *"_ivl_29", 31 0, L_0x138098b50;  1 drivers
L_0x1380989e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000007a0f30_0 .net *"_ivl_3", 1 0, L_0x1380989e8;  1 drivers
v0x6000007a0fc0_0 .net *"_ivl_31", 0 0, L_0x60000048f2a0;  1 drivers
L_0x138098a30 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000007a1050_0 .net/2u *"_ivl_4", 3 0, L_0x138098a30;  1 drivers
v0x6000007a10e0_0 .net *"_ivl_6", 0 0, L_0x60000048ef80;  1 drivers
v0x6000007a1170_0 .net "do_clear", 0 0, L_0x600001e9c1c0;  1 drivers
v0x6000007a1200_0 .net "load_weight", 0 0, L_0x600001e9d8f0;  1 drivers
v0x6000007a1290_0 .net "weight_in", 7 0, L_0x60000048f020;  1 drivers
L_0x60000048eee0 .concat [ 2 2 0 0], v0x6000007ceb50_0, L_0x1380989e8;
L_0x60000048ef80 .cmp/eq 4, L_0x60000048eee0, L_0x138098a30;
L_0x60000048f0c0 .cmp/eq 3, v0x6000007b4990_0, L_0x138098a78;
L_0x60000048f160 .cmp/eq 3, v0x6000007b4990_0, L_0x138098ac0;
L_0x60000048f200 .concat [ 16 16 0 0], v0x6000007b4090_0, L_0x138098b08;
L_0x60000048f2a0 .cmp/eq 32, L_0x60000048f200, L_0x138098b50;
S_0x136e1c210 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x136e1c0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001b92400 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001b92440 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000007afd50_0 .net *"_ivl_11", 0 0, L_0x60000048f520;  1 drivers
v0x6000007afde0_0 .net *"_ivl_12", 15 0, L_0x60000048f5c0;  1 drivers
v0x6000007afe70_0 .net/s *"_ivl_4", 15 0, L_0x60000048f340;  1 drivers
v0x6000007aff00_0 .net/s *"_ivl_6", 15 0, L_0x60000048f3e0;  1 drivers
v0x6000007a0000_0 .net/s "a_signed", 7 0, v0x6000007a01b0_0;  1 drivers
v0x6000007a0090_0 .net "act_in", 7 0, v0x6000007aeb50_0;  alias, 1 drivers
v0x6000007a0120_0 .var "act_out", 7 0;
v0x6000007a01b0_0 .var "act_reg", 7 0;
v0x6000007a0240_0 .net "clear_acc", 0 0, L_0x600001e9c1c0;  alias, 1 drivers
v0x6000007a02d0_0 .net "clk", 0 0, v0x6000007cf720_0;  alias, 1 drivers
v0x6000007a0360_0 .net "enable", 0 0, L_0x600001e90690;  alias, 1 drivers
v0x6000007a03f0_0 .net "load_weight", 0 0, L_0x600001e9d8f0;  alias, 1 drivers
v0x6000007a0480_0 .net/s "product", 15 0, L_0x60000048f480;  1 drivers
v0x6000007a0510_0 .net/s "product_ext", 31 0, L_0x60000048f660;  1 drivers
v0x6000007a05a0_0 .net "psum_in", 31 0, L_0x1380985f8;  alias, 1 drivers
v0x6000007a0630_0 .var "psum_out", 31 0;
v0x6000007a06c0_0 .net "rst_n", 0 0, v0x6000007c0120_0;  alias, 1 drivers
v0x6000007a0750_0 .net/s "w_signed", 7 0, v0x6000007a0870_0;  1 drivers
v0x6000007a07e0_0 .net "weight_in", 7 0, L_0x60000048f020;  alias, 1 drivers
v0x6000007a0870_0 .var "weight_reg", 7 0;
L_0x60000048f340 .extend/s 16, v0x6000007a01b0_0;
L_0x60000048f3e0 .extend/s 16, v0x6000007a0870_0;
L_0x60000048f480 .arith/mult 16, L_0x60000048f340, L_0x60000048f3e0;
L_0x60000048f520 .part L_0x60000048f480, 15, 1;
LS_0x60000048f5c0_0_0 .concat [ 1 1 1 1], L_0x60000048f520, L_0x60000048f520, L_0x60000048f520, L_0x60000048f520;
LS_0x60000048f5c0_0_4 .concat [ 1 1 1 1], L_0x60000048f520, L_0x60000048f520, L_0x60000048f520, L_0x60000048f520;
LS_0x60000048f5c0_0_8 .concat [ 1 1 1 1], L_0x60000048f520, L_0x60000048f520, L_0x60000048f520, L_0x60000048f520;
LS_0x60000048f5c0_0_12 .concat [ 1 1 1 1], L_0x60000048f520, L_0x60000048f520, L_0x60000048f520, L_0x60000048f520;
L_0x60000048f5c0 .concat [ 4 4 4 4], LS_0x60000048f5c0_0_0, LS_0x60000048f5c0_0_4, LS_0x60000048f5c0_0_8, LS_0x60000048f5c0_0_12;
L_0x60000048f660 .concat [ 16 16 0 0], L_0x60000048f480, L_0x60000048f5c0;
S_0x136e0ff40 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x136e208d0;
 .timescale 0 0;
P_0x6000020d3c40 .param/l "col" 1 7 214, +C4<011>;
L_0x600001e9e300 .functor AND 1, v0x6000007cebe0_0, L_0x60000048f7a0, C4<1>, C4<1>;
L_0x600001e9e370 .functor AND 1, L_0x60000048f980, v0x6000007cd680_0, C4<1>, C4<1>;
L_0x600001e9e3e0 .functor OR 1, L_0x60000048f8e0, L_0x600001e9e370, C4<0>, C4<0>;
L_0x600001e9e450 .functor AND 1, L_0x13809a4a0, L_0x600001e9e3e0, C4<1>, C4<1>;
L_0x600001e9e4c0 .functor AND 1, L_0x600001e9e450, L_0x60000048fac0, C4<1>, C4<1>;
v0x6000007a1e60_0 .net *"_ivl_0", 3 0, L_0x60000048f700;  1 drivers
L_0x138098c28 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000007a1ef0_0 .net/2u *"_ivl_11", 2 0, L_0x138098c28;  1 drivers
v0x6000007a1f80_0 .net *"_ivl_13", 0 0, L_0x60000048f8e0;  1 drivers
L_0x138098c70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000007a2010_0 .net/2u *"_ivl_15", 2 0, L_0x138098c70;  1 drivers
v0x6000007a20a0_0 .net *"_ivl_17", 0 0, L_0x60000048f980;  1 drivers
v0x6000007a2130_0 .net *"_ivl_20", 0 0, L_0x600001e9e370;  1 drivers
v0x6000007a21c0_0 .net *"_ivl_22", 0 0, L_0x600001e9e3e0;  1 drivers
v0x6000007a2250_0 .net *"_ivl_24", 0 0, L_0x600001e9e450;  1 drivers
v0x6000007a22e0_0 .net *"_ivl_25", 31 0, L_0x60000048fa20;  1 drivers
L_0x138098cb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000007a2370_0 .net *"_ivl_28", 15 0, L_0x138098cb8;  1 drivers
L_0x138098d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000007a2400_0 .net/2u *"_ivl_29", 31 0, L_0x138098d00;  1 drivers
L_0x138098b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000007a2490_0 .net *"_ivl_3", 1 0, L_0x138098b98;  1 drivers
v0x6000007a2520_0 .net *"_ivl_31", 0 0, L_0x60000048fac0;  1 drivers
L_0x138098be0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000007a25b0_0 .net/2u *"_ivl_4", 3 0, L_0x138098be0;  1 drivers
v0x6000007a2640_0 .net *"_ivl_6", 0 0, L_0x60000048f7a0;  1 drivers
v0x6000007a26d0_0 .net "do_clear", 0 0, L_0x600001e9e4c0;  1 drivers
v0x6000007a2760_0 .net "load_weight", 0 0, L_0x600001e9e300;  1 drivers
v0x6000007a27f0_0 .net "weight_in", 7 0, L_0x60000048f840;  1 drivers
L_0x60000048f700 .concat [ 2 2 0 0], v0x6000007ceb50_0, L_0x138098b98;
L_0x60000048f7a0 .cmp/eq 4, L_0x60000048f700, L_0x138098be0;
L_0x60000048f8e0 .cmp/eq 3, v0x6000007b4990_0, L_0x138098c28;
L_0x60000048f980 .cmp/eq 3, v0x6000007b4990_0, L_0x138098c70;
L_0x60000048fa20 .concat [ 16 16 0 0], v0x6000007b4090_0, L_0x138098cb8;
L_0x60000048fac0 .cmp/eq 32, L_0x60000048fa20, L_0x138098d00;
S_0x136e100b0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x136e0ff40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001b92580 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001b925c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000007a1320_0 .net *"_ivl_11", 0 0, L_0x60000048fd40;  1 drivers
v0x6000007a13b0_0 .net *"_ivl_12", 15 0, L_0x60000048fde0;  1 drivers
v0x6000007a1440_0 .net/s *"_ivl_4", 15 0, L_0x60000048fb60;  1 drivers
v0x6000007a14d0_0 .net/s *"_ivl_6", 15 0, L_0x60000048fc00;  1 drivers
v0x6000007a1560_0 .net/s "a_signed", 7 0, v0x6000007a1710_0;  1 drivers
v0x6000007a15f0_0 .net "act_in", 7 0, v0x6000007a0120_0;  alias, 1 drivers
v0x6000007a1680_0 .var "act_out", 7 0;
v0x6000007a1710_0 .var "act_reg", 7 0;
v0x6000007a17a0_0 .net "clear_acc", 0 0, L_0x600001e9e4c0;  alias, 1 drivers
v0x6000007a1830_0 .net "clk", 0 0, v0x6000007cf720_0;  alias, 1 drivers
v0x6000007a18c0_0 .net "enable", 0 0, L_0x600001e90690;  alias, 1 drivers
v0x6000007a1950_0 .net "load_weight", 0 0, L_0x600001e9e300;  alias, 1 drivers
v0x6000007a19e0_0 .net/s "product", 15 0, L_0x60000048fca0;  1 drivers
v0x6000007a1a70_0 .net/s "product_ext", 31 0, L_0x60000048fe80;  1 drivers
v0x6000007a1b00_0 .net "psum_in", 31 0, L_0x138098640;  alias, 1 drivers
v0x6000007a1b90_0 .var "psum_out", 31 0;
v0x6000007a1c20_0 .net "rst_n", 0 0, v0x6000007c0120_0;  alias, 1 drivers
v0x6000007a1cb0_0 .net/s "w_signed", 7 0, v0x6000007a1dd0_0;  1 drivers
v0x6000007a1d40_0 .net "weight_in", 7 0, L_0x60000048f840;  alias, 1 drivers
v0x6000007a1dd0_0 .var "weight_reg", 7 0;
L_0x60000048fb60 .extend/s 16, v0x6000007a1710_0;
L_0x60000048fc00 .extend/s 16, v0x6000007a1dd0_0;
L_0x60000048fca0 .arith/mult 16, L_0x60000048fb60, L_0x60000048fc00;
L_0x60000048fd40 .part L_0x60000048fca0, 15, 1;
LS_0x60000048fde0_0_0 .concat [ 1 1 1 1], L_0x60000048fd40, L_0x60000048fd40, L_0x60000048fd40, L_0x60000048fd40;
LS_0x60000048fde0_0_4 .concat [ 1 1 1 1], L_0x60000048fd40, L_0x60000048fd40, L_0x60000048fd40, L_0x60000048fd40;
LS_0x60000048fde0_0_8 .concat [ 1 1 1 1], L_0x60000048fd40, L_0x60000048fd40, L_0x60000048fd40, L_0x60000048fd40;
LS_0x60000048fde0_0_12 .concat [ 1 1 1 1], L_0x60000048fd40, L_0x60000048fd40, L_0x60000048fd40, L_0x60000048fd40;
L_0x60000048fde0 .concat [ 4 4 4 4], LS_0x60000048fde0_0_0, LS_0x60000048fde0_0_4, LS_0x60000048fde0_0_8, LS_0x60000048fde0_0_12;
L_0x60000048fe80 .concat [ 16 16 0 0], L_0x60000048fca0, L_0x60000048fde0;
S_0x136e04b10 .scope generate, "pe_row[1]" "pe_row[1]" 7 213, 7 213 0, S_0x136e90850;
 .timescale 0 0;
P_0x6000020d3f40 .param/l "row" 1 7 213, +C4<01>;
S_0x136e04c80 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x136e04b10;
 .timescale 0 0;
P_0x6000020d3fc0 .param/l "col" 1 7 214, +C4<00>;
L_0x600001e9e610 .functor AND 1, v0x6000007cebe0_0, L_0x60000048bb60, C4<1>, C4<1>;
L_0x600001e9e6f0 .functor AND 1, L_0x60000048be80, v0x6000007cd680_0, C4<1>, C4<1>;
L_0x600001e9e760 .functor OR 1, L_0x60000048b7a0, L_0x600001e9e6f0, C4<0>, C4<0>;
L_0x600001e9e7d0 .functor AND 1, L_0x13809a4a0, L_0x600001e9e760, C4<1>, C4<1>;
L_0x600001e9e840 .functor AND 1, L_0x600001e9e7d0, L_0x60000048bd40, C4<1>, C4<1>;
v0x6000007a33c0_0 .net *"_ivl_0", 2 0, L_0x60000048ff20;  1 drivers
L_0x138098dd8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000007a3450_0 .net/2u *"_ivl_11", 2 0, L_0x138098dd8;  1 drivers
v0x6000007a34e0_0 .net *"_ivl_13", 0 0, L_0x60000048b7a0;  1 drivers
L_0x138098e20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000007a3570_0 .net/2u *"_ivl_15", 2 0, L_0x138098e20;  1 drivers
v0x6000007a3600_0 .net *"_ivl_17", 0 0, L_0x60000048be80;  1 drivers
v0x6000007a3690_0 .net *"_ivl_20", 0 0, L_0x600001e9e6f0;  1 drivers
v0x6000007a3720_0 .net *"_ivl_22", 0 0, L_0x600001e9e760;  1 drivers
v0x6000007a37b0_0 .net *"_ivl_24", 0 0, L_0x600001e9e7d0;  1 drivers
v0x6000007a3840_0 .net *"_ivl_25", 31 0, L_0x60000048b660;  1 drivers
L_0x138098e68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000007a38d0_0 .net *"_ivl_28", 15 0, L_0x138098e68;  1 drivers
L_0x138098eb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000007a3960_0 .net/2u *"_ivl_29", 31 0, L_0x138098eb0;  1 drivers
L_0x138098d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000007a39f0_0 .net *"_ivl_3", 0 0, L_0x138098d48;  1 drivers
v0x6000007a3a80_0 .net *"_ivl_31", 0 0, L_0x60000048bd40;  1 drivers
L_0x138098d90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000007a3b10_0 .net/2u *"_ivl_4", 2 0, L_0x138098d90;  1 drivers
v0x6000007a3ba0_0 .net *"_ivl_6", 0 0, L_0x60000048bb60;  1 drivers
v0x6000007a3c30_0 .net "do_clear", 0 0, L_0x600001e9e840;  1 drivers
v0x6000007a3cc0_0 .net "load_weight", 0 0, L_0x600001e9e610;  1 drivers
v0x6000007a3d50_0 .net "weight_in", 7 0, L_0x60000048ba20;  1 drivers
L_0x60000048ff20 .concat [ 2 1 0 0], v0x6000007ceb50_0, L_0x138098d48;
L_0x60000048bb60 .cmp/eq 3, L_0x60000048ff20, L_0x138098d90;
L_0x60000048b7a0 .cmp/eq 3, v0x6000007b4990_0, L_0x138098dd8;
L_0x60000048be80 .cmp/eq 3, v0x6000007b4990_0, L_0x138098e20;
L_0x60000048b660 .concat [ 16 16 0 0], v0x6000007b4090_0, L_0x138098e68;
L_0x60000048bd40 .cmp/eq 32, L_0x60000048b660, L_0x138098eb0;
S_0x136e16100 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x136e04c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001b92600 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001b92640 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000007a2880_0 .net *"_ivl_11", 0 0, L_0x60000048bac0;  1 drivers
v0x6000007a2910_0 .net *"_ivl_12", 15 0, L_0x60000048b2a0;  1 drivers
v0x6000007a29a0_0 .net/s *"_ivl_4", 15 0, L_0x60000048b520;  1 drivers
v0x6000007a2a30_0 .net/s *"_ivl_6", 15 0, L_0x60000048bc00;  1 drivers
v0x6000007a2ac0_0 .net/s "a_signed", 7 0, v0x6000007a2c70_0;  1 drivers
v0x6000007a2b50_0 .net "act_in", 7 0, L_0x600001e9ce70;  alias, 1 drivers
v0x6000007a2be0_0 .var "act_out", 7 0;
v0x6000007a2c70_0 .var "act_reg", 7 0;
v0x6000007a2d00_0 .net "clear_acc", 0 0, L_0x600001e9e840;  alias, 1 drivers
v0x6000007a2d90_0 .net "clk", 0 0, v0x6000007cf720_0;  alias, 1 drivers
v0x6000007a2e20_0 .net "enable", 0 0, L_0x600001e90690;  alias, 1 drivers
v0x6000007a2eb0_0 .net "load_weight", 0 0, L_0x600001e9e610;  alias, 1 drivers
v0x6000007a2f40_0 .net/s "product", 15 0, L_0x60000048b200;  1 drivers
v0x6000007a2fd0_0 .net/s "product_ext", 31 0, L_0x60000048b980;  1 drivers
v0x6000007a3060_0 .net "psum_in", 31 0, v0x6000007adb00_0;  alias, 1 drivers
v0x6000007a30f0_0 .var "psum_out", 31 0;
v0x6000007a3180_0 .net "rst_n", 0 0, v0x6000007c0120_0;  alias, 1 drivers
v0x6000007a3210_0 .net/s "w_signed", 7 0, v0x6000007a3330_0;  1 drivers
v0x6000007a32a0_0 .net "weight_in", 7 0, L_0x60000048ba20;  alias, 1 drivers
v0x6000007a3330_0 .var "weight_reg", 7 0;
L_0x60000048b520 .extend/s 16, v0x6000007a2c70_0;
L_0x60000048bc00 .extend/s 16, v0x6000007a3330_0;
L_0x60000048b200 .arith/mult 16, L_0x60000048b520, L_0x60000048bc00;
L_0x60000048bac0 .part L_0x60000048b200, 15, 1;
LS_0x60000048b2a0_0_0 .concat [ 1 1 1 1], L_0x60000048bac0, L_0x60000048bac0, L_0x60000048bac0, L_0x60000048bac0;
LS_0x60000048b2a0_0_4 .concat [ 1 1 1 1], L_0x60000048bac0, L_0x60000048bac0, L_0x60000048bac0, L_0x60000048bac0;
LS_0x60000048b2a0_0_8 .concat [ 1 1 1 1], L_0x60000048bac0, L_0x60000048bac0, L_0x60000048bac0, L_0x60000048bac0;
LS_0x60000048b2a0_0_12 .concat [ 1 1 1 1], L_0x60000048bac0, L_0x60000048bac0, L_0x60000048bac0, L_0x60000048bac0;
L_0x60000048b2a0 .concat [ 4 4 4 4], LS_0x60000048b2a0_0_0, LS_0x60000048b2a0_0_4, LS_0x60000048b2a0_0_8, LS_0x60000048b2a0_0_12;
L_0x60000048b980 .concat [ 16 16 0 0], L_0x60000048b200, L_0x60000048b2a0;
S_0x136e16270 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x136e04b10;
 .timescale 0 0;
P_0x6000020d4040 .param/l "col" 1 7 214, +C4<01>;
L_0x600001e9e990 .functor AND 1, v0x6000007cebe0_0, L_0x60000048b840, C4<1>, C4<1>;
L_0x600001e9ea00 .functor AND 1, L_0x60000048b480, v0x6000007cd680_0, C4<1>, C4<1>;
L_0x600001e9ea70 .functor OR 1, L_0x60000048b700, L_0x600001e9ea00, C4<0>, C4<0>;
L_0x600001e9eae0 .functor AND 1, L_0x13809a4a0, L_0x600001e9ea70, C4<1>, C4<1>;
L_0x600001e9eb50 .functor AND 1, L_0x600001e9eae0, L_0x60000048b0c0, C4<1>, C4<1>;
v0x6000007a4990_0 .net *"_ivl_0", 2 0, L_0x60000048b340;  1 drivers
L_0x138098f88 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000007a4a20_0 .net/2u *"_ivl_11", 2 0, L_0x138098f88;  1 drivers
v0x6000007a4ab0_0 .net *"_ivl_13", 0 0, L_0x60000048b700;  1 drivers
L_0x138098fd0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000007a4b40_0 .net/2u *"_ivl_15", 2 0, L_0x138098fd0;  1 drivers
v0x6000007a4bd0_0 .net *"_ivl_17", 0 0, L_0x60000048b480;  1 drivers
v0x6000007a4c60_0 .net *"_ivl_20", 0 0, L_0x600001e9ea00;  1 drivers
v0x6000007a4cf0_0 .net *"_ivl_22", 0 0, L_0x600001e9ea70;  1 drivers
v0x6000007a4d80_0 .net *"_ivl_24", 0 0, L_0x600001e9eae0;  1 drivers
v0x6000007a4e10_0 .net *"_ivl_25", 31 0, L_0x60000048b5c0;  1 drivers
L_0x138099018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000007a4ea0_0 .net *"_ivl_28", 15 0, L_0x138099018;  1 drivers
L_0x138099060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000007a4f30_0 .net/2u *"_ivl_29", 31 0, L_0x138099060;  1 drivers
L_0x138098ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000007a4fc0_0 .net *"_ivl_3", 0 0, L_0x138098ef8;  1 drivers
v0x6000007a5050_0 .net *"_ivl_31", 0 0, L_0x60000048b0c0;  1 drivers
L_0x138098f40 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000007a50e0_0 .net/2u *"_ivl_4", 2 0, L_0x138098f40;  1 drivers
v0x6000007a5170_0 .net *"_ivl_6", 0 0, L_0x60000048b840;  1 drivers
v0x6000007a5200_0 .net "do_clear", 0 0, L_0x600001e9eb50;  1 drivers
v0x6000007a5290_0 .net "load_weight", 0 0, L_0x600001e9e990;  1 drivers
v0x6000007a5320_0 .net "weight_in", 7 0, L_0x60000048b3e0;  1 drivers
L_0x60000048b340 .concat [ 2 1 0 0], v0x6000007ceb50_0, L_0x138098ef8;
L_0x60000048b840 .cmp/eq 3, L_0x60000048b340, L_0x138098f40;
L_0x60000048b700 .cmp/eq 3, v0x6000007b4990_0, L_0x138098f88;
L_0x60000048b480 .cmp/eq 3, v0x6000007b4990_0, L_0x138098fd0;
L_0x60000048b5c0 .concat [ 16 16 0 0], v0x6000007b4090_0, L_0x138099018;
L_0x60000048b0c0 .cmp/eq 32, L_0x60000048b5c0, L_0x138099060;
S_0x136e97310 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x136e16270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001b92680 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001b926c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000007a3de0_0 .net *"_ivl_11", 0 0, L_0x60000048ae40;  1 drivers
v0x6000007a3e70_0 .net *"_ivl_12", 15 0, L_0x60000048aee0;  1 drivers
v0x6000007a3f00_0 .net/s *"_ivl_4", 15 0, L_0x60000048b160;  1 drivers
v0x6000007a4000_0 .net/s *"_ivl_6", 15 0, L_0x60000048af80;  1 drivers
v0x6000007a4090_0 .net/s "a_signed", 7 0, v0x6000007a4240_0;  1 drivers
v0x6000007a4120_0 .net "act_in", 7 0, v0x6000007a2be0_0;  alias, 1 drivers
v0x6000007a41b0_0 .var "act_out", 7 0;
v0x6000007a4240_0 .var "act_reg", 7 0;
v0x6000007a42d0_0 .net "clear_acc", 0 0, L_0x600001e9eb50;  alias, 1 drivers
v0x6000007a4360_0 .net "clk", 0 0, v0x6000007cf720_0;  alias, 1 drivers
v0x6000007a43f0_0 .net "enable", 0 0, L_0x600001e90690;  alias, 1 drivers
v0x6000007a4480_0 .net "load_weight", 0 0, L_0x600001e9e990;  alias, 1 drivers
v0x6000007a4510_0 .net/s "product", 15 0, L_0x60000048b020;  1 drivers
v0x6000007a45a0_0 .net/s "product_ext", 31 0, L_0x60000048ad00;  1 drivers
v0x6000007a4630_0 .net "psum_in", 31 0, v0x6000007af060_0;  alias, 1 drivers
v0x6000007a46c0_0 .var "psum_out", 31 0;
v0x6000007a4750_0 .net "rst_n", 0 0, v0x6000007c0120_0;  alias, 1 drivers
v0x6000007a47e0_0 .net/s "w_signed", 7 0, v0x6000007a4900_0;  1 drivers
v0x6000007a4870_0 .net "weight_in", 7 0, L_0x60000048b3e0;  alias, 1 drivers
v0x6000007a4900_0 .var "weight_reg", 7 0;
L_0x60000048b160 .extend/s 16, v0x6000007a4240_0;
L_0x60000048af80 .extend/s 16, v0x6000007a4900_0;
L_0x60000048b020 .arith/mult 16, L_0x60000048b160, L_0x60000048af80;
L_0x60000048ae40 .part L_0x60000048b020, 15, 1;
LS_0x60000048aee0_0_0 .concat [ 1 1 1 1], L_0x60000048ae40, L_0x60000048ae40, L_0x60000048ae40, L_0x60000048ae40;
LS_0x60000048aee0_0_4 .concat [ 1 1 1 1], L_0x60000048ae40, L_0x60000048ae40, L_0x60000048ae40, L_0x60000048ae40;
LS_0x60000048aee0_0_8 .concat [ 1 1 1 1], L_0x60000048ae40, L_0x60000048ae40, L_0x60000048ae40, L_0x60000048ae40;
LS_0x60000048aee0_0_12 .concat [ 1 1 1 1], L_0x60000048ae40, L_0x60000048ae40, L_0x60000048ae40, L_0x60000048ae40;
L_0x60000048aee0 .concat [ 4 4 4 4], LS_0x60000048aee0_0_0, LS_0x60000048aee0_0_4, LS_0x60000048aee0_0_8, LS_0x60000048aee0_0_12;
L_0x60000048ad00 .concat [ 16 16 0 0], L_0x60000048b020, L_0x60000048aee0;
S_0x136e97480 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x136e04b10;
 .timescale 0 0;
P_0x6000020d4140 .param/l "col" 1 7 214, +C4<010>;
L_0x600001e9eca0 .functor AND 1, v0x6000007cebe0_0, L_0x60000048abc0, C4<1>, C4<1>;
L_0x600001e9e680 .functor AND 1, L_0x60000048ab20, v0x6000007cd680_0, C4<1>, C4<1>;
L_0x600001e9ed10 .functor OR 1, L_0x60000048aa80, L_0x600001e9e680, C4<0>, C4<0>;
L_0x600001e9ed80 .functor AND 1, L_0x13809a4a0, L_0x600001e9ed10, C4<1>, C4<1>;
L_0x600001e9edf0 .functor AND 1, L_0x600001e9ed80, L_0x60000048a9e0, C4<1>, C4<1>;
v0x6000007a5ef0_0 .net *"_ivl_0", 3 0, L_0x60000048ada0;  1 drivers
L_0x138099138 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000007a5f80_0 .net/2u *"_ivl_11", 2 0, L_0x138099138;  1 drivers
v0x6000007a6010_0 .net *"_ivl_13", 0 0, L_0x60000048aa80;  1 drivers
L_0x138099180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000007a60a0_0 .net/2u *"_ivl_15", 2 0, L_0x138099180;  1 drivers
v0x6000007a6130_0 .net *"_ivl_17", 0 0, L_0x60000048ab20;  1 drivers
v0x6000007a61c0_0 .net *"_ivl_20", 0 0, L_0x600001e9e680;  1 drivers
v0x6000007a6250_0 .net *"_ivl_22", 0 0, L_0x600001e9ed10;  1 drivers
v0x6000007a62e0_0 .net *"_ivl_24", 0 0, L_0x600001e9ed80;  1 drivers
v0x6000007a6370_0 .net *"_ivl_25", 31 0, L_0x60000048a940;  1 drivers
L_0x1380991c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000007a6400_0 .net *"_ivl_28", 15 0, L_0x1380991c8;  1 drivers
L_0x138099210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000007a6490_0 .net/2u *"_ivl_29", 31 0, L_0x138099210;  1 drivers
L_0x1380990a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000007a6520_0 .net *"_ivl_3", 1 0, L_0x1380990a8;  1 drivers
v0x6000007a65b0_0 .net *"_ivl_31", 0 0, L_0x60000048a9e0;  1 drivers
L_0x1380990f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000007a6640_0 .net/2u *"_ivl_4", 3 0, L_0x1380990f0;  1 drivers
v0x6000007a66d0_0 .net *"_ivl_6", 0 0, L_0x60000048abc0;  1 drivers
v0x6000007a6760_0 .net "do_clear", 0 0, L_0x600001e9edf0;  1 drivers
v0x6000007a67f0_0 .net "load_weight", 0 0, L_0x600001e9eca0;  1 drivers
v0x6000007a6880_0 .net "weight_in", 7 0, L_0x60000048ac60;  1 drivers
L_0x60000048ada0 .concat [ 2 2 0 0], v0x6000007ceb50_0, L_0x1380990a8;
L_0x60000048abc0 .cmp/eq 4, L_0x60000048ada0, L_0x1380990f0;
L_0x60000048aa80 .cmp/eq 3, v0x6000007b4990_0, L_0x138099138;
L_0x60000048ab20 .cmp/eq 3, v0x6000007b4990_0, L_0x138099180;
L_0x60000048a940 .concat [ 16 16 0 0], v0x6000007b4090_0, L_0x1380991c8;
L_0x60000048a9e0 .cmp/eq 32, L_0x60000048a940, L_0x138099210;
S_0x136e91950 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x136e97480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001b92780 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001b927c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000007a53b0_0 .net *"_ivl_11", 0 0, L_0x60000048a1c0;  1 drivers
v0x6000007a5440_0 .net *"_ivl_12", 15 0, L_0x600000489fe0;  1 drivers
v0x6000007a54d0_0 .net/s *"_ivl_4", 15 0, L_0x60000048a620;  1 drivers
v0x6000007a5560_0 .net/s *"_ivl_6", 15 0, L_0x60000048a6c0;  1 drivers
v0x6000007a55f0_0 .net/s "a_signed", 7 0, v0x6000007a57a0_0;  1 drivers
v0x6000007a5680_0 .net "act_in", 7 0, v0x6000007a41b0_0;  alias, 1 drivers
v0x6000007a5710_0 .var "act_out", 7 0;
v0x6000007a57a0_0 .var "act_reg", 7 0;
v0x6000007a5830_0 .net "clear_acc", 0 0, L_0x600001e9edf0;  alias, 1 drivers
v0x6000007a58c0_0 .net "clk", 0 0, v0x6000007cf720_0;  alias, 1 drivers
v0x6000007a5950_0 .net "enable", 0 0, L_0x600001e90690;  alias, 1 drivers
v0x6000007a59e0_0 .net "load_weight", 0 0, L_0x600001e9eca0;  alias, 1 drivers
v0x6000007a5a70_0 .net/s "product", 15 0, L_0x60000048a120;  1 drivers
v0x6000007a5b00_0 .net/s "product_ext", 31 0, L_0x60000048a080;  1 drivers
v0x6000007a5b90_0 .net "psum_in", 31 0, v0x6000007a0630_0;  alias, 1 drivers
v0x6000007a5c20_0 .var "psum_out", 31 0;
v0x6000007a5cb0_0 .net "rst_n", 0 0, v0x6000007c0120_0;  alias, 1 drivers
v0x6000007a5d40_0 .net/s "w_signed", 7 0, v0x6000007a5e60_0;  1 drivers
v0x6000007a5dd0_0 .net "weight_in", 7 0, L_0x60000048ac60;  alias, 1 drivers
v0x6000007a5e60_0 .var "weight_reg", 7 0;
L_0x60000048a620 .extend/s 16, v0x6000007a57a0_0;
L_0x60000048a6c0 .extend/s 16, v0x6000007a5e60_0;
L_0x60000048a120 .arith/mult 16, L_0x60000048a620, L_0x60000048a6c0;
L_0x60000048a1c0 .part L_0x60000048a120, 15, 1;
LS_0x600000489fe0_0_0 .concat [ 1 1 1 1], L_0x60000048a1c0, L_0x60000048a1c0, L_0x60000048a1c0, L_0x60000048a1c0;
LS_0x600000489fe0_0_4 .concat [ 1 1 1 1], L_0x60000048a1c0, L_0x60000048a1c0, L_0x60000048a1c0, L_0x60000048a1c0;
LS_0x600000489fe0_0_8 .concat [ 1 1 1 1], L_0x60000048a1c0, L_0x60000048a1c0, L_0x60000048a1c0, L_0x60000048a1c0;
LS_0x600000489fe0_0_12 .concat [ 1 1 1 1], L_0x60000048a1c0, L_0x60000048a1c0, L_0x60000048a1c0, L_0x60000048a1c0;
L_0x600000489fe0 .concat [ 4 4 4 4], LS_0x600000489fe0_0_0, LS_0x600000489fe0_0_4, LS_0x600000489fe0_0_8, LS_0x600000489fe0_0_12;
L_0x60000048a080 .concat [ 16 16 0 0], L_0x60000048a120, L_0x600000489fe0;
S_0x136e91ac0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x136e04b10;
 .timescale 0 0;
P_0x6000020d4240 .param/l "col" 1 7 214, +C4<011>;
L_0x600001e9ef40 .functor AND 1, v0x6000007cebe0_0, L_0x600000489f40, C4<1>, C4<1>;
L_0x600001e9efb0 .functor AND 1, L_0x600000489c20, v0x6000007cd680_0, C4<1>, C4<1>;
L_0x600001e9f020 .functor OR 1, L_0x600000489e00, L_0x600001e9efb0, C4<0>, C4<0>;
L_0x600001e9f090 .functor AND 1, L_0x13809a4a0, L_0x600001e9f020, C4<1>, C4<1>;
L_0x600001e9f100 .functor AND 1, L_0x600001e9f090, L_0x600000489ae0, C4<1>, C4<1>;
v0x6000007a7450_0 .net *"_ivl_0", 3 0, L_0x600000489ea0;  1 drivers
L_0x1380992e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000007a74e0_0 .net/2u *"_ivl_11", 2 0, L_0x1380992e8;  1 drivers
v0x6000007a7570_0 .net *"_ivl_13", 0 0, L_0x600000489e00;  1 drivers
L_0x138099330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000007a7600_0 .net/2u *"_ivl_15", 2 0, L_0x138099330;  1 drivers
v0x6000007a7690_0 .net *"_ivl_17", 0 0, L_0x600000489c20;  1 drivers
v0x6000007a7720_0 .net *"_ivl_20", 0 0, L_0x600001e9efb0;  1 drivers
v0x6000007a77b0_0 .net *"_ivl_22", 0 0, L_0x600001e9f020;  1 drivers
v0x6000007a7840_0 .net *"_ivl_24", 0 0, L_0x600001e9f090;  1 drivers
v0x6000007a78d0_0 .net *"_ivl_25", 31 0, L_0x600000489cc0;  1 drivers
L_0x138099378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000007a7960_0 .net *"_ivl_28", 15 0, L_0x138099378;  1 drivers
L_0x1380993c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000007a79f0_0 .net/2u *"_ivl_29", 31 0, L_0x1380993c0;  1 drivers
L_0x138099258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000007a7a80_0 .net *"_ivl_3", 1 0, L_0x138099258;  1 drivers
v0x6000007a7b10_0 .net *"_ivl_31", 0 0, L_0x600000489ae0;  1 drivers
L_0x1380992a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000007a7ba0_0 .net/2u *"_ivl_4", 3 0, L_0x1380992a0;  1 drivers
v0x6000007a7c30_0 .net *"_ivl_6", 0 0, L_0x600000489f40;  1 drivers
v0x6000007a7cc0_0 .net "do_clear", 0 0, L_0x600001e9f100;  1 drivers
v0x6000007a7d50_0 .net "load_weight", 0 0, L_0x600001e9ef40;  1 drivers
v0x6000007a7de0_0 .net "weight_in", 7 0, L_0x600000489d60;  1 drivers
L_0x600000489ea0 .concat [ 2 2 0 0], v0x6000007ceb50_0, L_0x138099258;
L_0x600000489f40 .cmp/eq 4, L_0x600000489ea0, L_0x1380992a0;
L_0x600000489e00 .cmp/eq 3, v0x6000007b4990_0, L_0x1380992e8;
L_0x600000489c20 .cmp/eq 3, v0x6000007b4990_0, L_0x138099330;
L_0x600000489cc0 .concat [ 16 16 0 0], v0x6000007b4090_0, L_0x138099378;
L_0x600000489ae0 .cmp/eq 32, L_0x600000489cc0, L_0x1380993c0;
S_0x136e8f300 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x136e91ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001b92480 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001b924c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000007a6910_0 .net *"_ivl_11", 0 0, L_0x600000489860;  1 drivers
v0x6000007a69a0_0 .net *"_ivl_12", 15 0, L_0x600000489900;  1 drivers
v0x6000007a6a30_0 .net/s *"_ivl_4", 15 0, L_0x600000489b80;  1 drivers
v0x6000007a6ac0_0 .net/s *"_ivl_6", 15 0, L_0x6000004899a0;  1 drivers
v0x6000007a6b50_0 .net/s "a_signed", 7 0, v0x6000007a6d00_0;  1 drivers
v0x6000007a6be0_0 .net "act_in", 7 0, v0x6000007a5710_0;  alias, 1 drivers
v0x6000007a6c70_0 .var "act_out", 7 0;
v0x6000007a6d00_0 .var "act_reg", 7 0;
v0x6000007a6d90_0 .net "clear_acc", 0 0, L_0x600001e9f100;  alias, 1 drivers
v0x6000007a6e20_0 .net "clk", 0 0, v0x6000007cf720_0;  alias, 1 drivers
v0x6000007a6eb0_0 .net "enable", 0 0, L_0x600001e90690;  alias, 1 drivers
v0x6000007a6f40_0 .net "load_weight", 0 0, L_0x600001e9ef40;  alias, 1 drivers
v0x6000007a6fd0_0 .net/s "product", 15 0, L_0x600000489a40;  1 drivers
v0x6000007a7060_0 .net/s "product_ext", 31 0, L_0x600000489720;  1 drivers
v0x6000007a70f0_0 .net "psum_in", 31 0, v0x6000007a1b90_0;  alias, 1 drivers
v0x6000007a7180_0 .var "psum_out", 31 0;
v0x6000007a7210_0 .net "rst_n", 0 0, v0x6000007c0120_0;  alias, 1 drivers
v0x6000007a72a0_0 .net/s "w_signed", 7 0, v0x6000007a73c0_0;  1 drivers
v0x6000007a7330_0 .net "weight_in", 7 0, L_0x600000489d60;  alias, 1 drivers
v0x6000007a73c0_0 .var "weight_reg", 7 0;
L_0x600000489b80 .extend/s 16, v0x6000007a6d00_0;
L_0x6000004899a0 .extend/s 16, v0x6000007a73c0_0;
L_0x600000489a40 .arith/mult 16, L_0x600000489b80, L_0x6000004899a0;
L_0x600000489860 .part L_0x600000489a40, 15, 1;
LS_0x600000489900_0_0 .concat [ 1 1 1 1], L_0x600000489860, L_0x600000489860, L_0x600000489860, L_0x600000489860;
LS_0x600000489900_0_4 .concat [ 1 1 1 1], L_0x600000489860, L_0x600000489860, L_0x600000489860, L_0x600000489860;
LS_0x600000489900_0_8 .concat [ 1 1 1 1], L_0x600000489860, L_0x600000489860, L_0x600000489860, L_0x600000489860;
LS_0x600000489900_0_12 .concat [ 1 1 1 1], L_0x600000489860, L_0x600000489860, L_0x600000489860, L_0x600000489860;
L_0x600000489900 .concat [ 4 4 4 4], LS_0x600000489900_0_0, LS_0x600000489900_0_4, LS_0x600000489900_0_8, LS_0x600000489900_0_12;
L_0x600000489720 .concat [ 16 16 0 0], L_0x600000489a40, L_0x600000489900;
S_0x136e8f470 .scope generate, "pe_row[2]" "pe_row[2]" 7 213, 7 213 0, S_0x136e90850;
 .timescale 0 0;
P_0x6000020d4340 .param/l "row" 1 7 213, +C4<010>;
S_0x136e8ccb0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x136e8f470;
 .timescale 0 0;
P_0x6000020d43c0 .param/l "col" 1 7 214, +C4<00>;
L_0x600001e9f250 .functor AND 1, v0x6000007cebe0_0, L_0x6000004895e0, C4<1>, C4<1>;
L_0x600001e9f2c0 .functor AND 1, L_0x600000489540, v0x6000007cd680_0, C4<1>, C4<1>;
L_0x600001e9f330 .functor OR 1, L_0x6000004894a0, L_0x600001e9f2c0, C4<0>, C4<0>;
L_0x600001e9f3a0 .functor AND 1, L_0x13809a4a0, L_0x600001e9f330, C4<1>, C4<1>;
L_0x600001e9f410 .functor AND 1, L_0x600001e9f3a0, L_0x600000489400, C4<1>, C4<1>;
v0x6000007b8a20_0 .net *"_ivl_0", 2 0, L_0x6000004897c0;  1 drivers
L_0x138099498 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000007b8ab0_0 .net/2u *"_ivl_11", 2 0, L_0x138099498;  1 drivers
v0x6000007b8b40_0 .net *"_ivl_13", 0 0, L_0x6000004894a0;  1 drivers
L_0x1380994e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000007b8bd0_0 .net/2u *"_ivl_15", 2 0, L_0x1380994e0;  1 drivers
v0x6000007b8c60_0 .net *"_ivl_17", 0 0, L_0x600000489540;  1 drivers
v0x6000007b8cf0_0 .net *"_ivl_20", 0 0, L_0x600001e9f2c0;  1 drivers
v0x6000007b8d80_0 .net *"_ivl_22", 0 0, L_0x600001e9f330;  1 drivers
v0x6000007b8e10_0 .net *"_ivl_24", 0 0, L_0x600001e9f3a0;  1 drivers
v0x6000007b8ea0_0 .net *"_ivl_25", 31 0, L_0x600000489360;  1 drivers
L_0x138099528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000007b8f30_0 .net *"_ivl_28", 15 0, L_0x138099528;  1 drivers
L_0x138099570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000007b8fc0_0 .net/2u *"_ivl_29", 31 0, L_0x138099570;  1 drivers
L_0x138099408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000007b9050_0 .net *"_ivl_3", 0 0, L_0x138099408;  1 drivers
v0x6000007b90e0_0 .net *"_ivl_31", 0 0, L_0x600000489400;  1 drivers
L_0x138099450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000007b9170_0 .net/2u *"_ivl_4", 2 0, L_0x138099450;  1 drivers
v0x6000007b9200_0 .net *"_ivl_6", 0 0, L_0x6000004895e0;  1 drivers
v0x6000007b9290_0 .net "do_clear", 0 0, L_0x600001e9f410;  1 drivers
v0x6000007b9320_0 .net "load_weight", 0 0, L_0x600001e9f250;  1 drivers
v0x6000007b93b0_0 .net "weight_in", 7 0, L_0x600000489680;  1 drivers
L_0x6000004897c0 .concat [ 2 1 0 0], v0x6000007ceb50_0, L_0x138099408;
L_0x6000004895e0 .cmp/eq 3, L_0x6000004897c0, L_0x138099450;
L_0x6000004894a0 .cmp/eq 3, v0x6000007b4990_0, L_0x138099498;
L_0x600000489540 .cmp/eq 3, v0x6000007b4990_0, L_0x1380994e0;
L_0x600000489360 .concat [ 16 16 0 0], v0x6000007b4090_0, L_0x138099528;
L_0x600000489400 .cmp/eq 32, L_0x600000489360, L_0x138099570;
S_0x136e8ce20 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x136e8ccb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001b92800 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001b92840 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000007a7e70_0 .net *"_ivl_11", 0 0, L_0x600000489180;  1 drivers
v0x6000007a7f00_0 .net *"_ivl_12", 15 0, L_0x600000488fa0;  1 drivers
v0x6000007b8000_0 .net/s *"_ivl_4", 15 0, L_0x600000489220;  1 drivers
v0x6000007b8090_0 .net/s *"_ivl_6", 15 0, L_0x6000004892c0;  1 drivers
v0x6000007b8120_0 .net/s "a_signed", 7 0, v0x6000007b82d0_0;  1 drivers
v0x6000007b81b0_0 .net "act_in", 7 0, L_0x600001e9cee0;  alias, 1 drivers
v0x6000007b8240_0 .var "act_out", 7 0;
v0x6000007b82d0_0 .var "act_reg", 7 0;
v0x6000007b8360_0 .net "clear_acc", 0 0, L_0x600001e9f410;  alias, 1 drivers
v0x6000007b83f0_0 .net "clk", 0 0, v0x6000007cf720_0;  alias, 1 drivers
v0x6000007b8480_0 .net "enable", 0 0, L_0x600001e90690;  alias, 1 drivers
v0x6000007b8510_0 .net "load_weight", 0 0, L_0x600001e9f250;  alias, 1 drivers
v0x6000007b85a0_0 .net/s "product", 15 0, L_0x6000004890e0;  1 drivers
v0x6000007b8630_0 .net/s "product_ext", 31 0, L_0x600000489040;  1 drivers
v0x6000007b86c0_0 .net "psum_in", 31 0, v0x6000007a30f0_0;  alias, 1 drivers
v0x6000007b8750_0 .var "psum_out", 31 0;
v0x6000007b87e0_0 .net "rst_n", 0 0, v0x6000007c0120_0;  alias, 1 drivers
v0x6000007b8870_0 .net/s "w_signed", 7 0, v0x6000007b8990_0;  1 drivers
v0x6000007b8900_0 .net "weight_in", 7 0, L_0x600000489680;  alias, 1 drivers
v0x6000007b8990_0 .var "weight_reg", 7 0;
L_0x600000489220 .extend/s 16, v0x6000007b82d0_0;
L_0x6000004892c0 .extend/s 16, v0x6000007b8990_0;
L_0x6000004890e0 .arith/mult 16, L_0x600000489220, L_0x6000004892c0;
L_0x600000489180 .part L_0x6000004890e0, 15, 1;
LS_0x600000488fa0_0_0 .concat [ 1 1 1 1], L_0x600000489180, L_0x600000489180, L_0x600000489180, L_0x600000489180;
LS_0x600000488fa0_0_4 .concat [ 1 1 1 1], L_0x600000489180, L_0x600000489180, L_0x600000489180, L_0x600000489180;
LS_0x600000488fa0_0_8 .concat [ 1 1 1 1], L_0x600000489180, L_0x600000489180, L_0x600000489180, L_0x600000489180;
LS_0x600000488fa0_0_12 .concat [ 1 1 1 1], L_0x600000489180, L_0x600000489180, L_0x600000489180, L_0x600000489180;
L_0x600000488fa0 .concat [ 4 4 4 4], LS_0x600000488fa0_0_0, LS_0x600000488fa0_0_4, LS_0x600000488fa0_0_8, LS_0x600000488fa0_0_12;
L_0x600000489040 .concat [ 16 16 0 0], L_0x6000004890e0, L_0x600000488fa0;
S_0x136e8a660 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x136e8f470;
 .timescale 0 0;
P_0x6000020d44c0 .param/l "col" 1 7 214, +C4<01>;
L_0x600001e9f560 .functor AND 1, v0x6000007cebe0_0, L_0x600000488f00, C4<1>, C4<1>;
L_0x600001e9f5d0 .functor AND 1, L_0x600000488be0, v0x6000007cd680_0, C4<1>, C4<1>;
L_0x600001e9f640 .functor OR 1, L_0x600000488dc0, L_0x600001e9f5d0, C4<0>, C4<0>;
L_0x600001e9f6b0 .functor AND 1, L_0x13809a4a0, L_0x600001e9f640, C4<1>, C4<1>;
L_0x600001e9f720 .functor AND 1, L_0x600001e9f6b0, L_0x600000488aa0, C4<1>, C4<1>;
v0x6000007b9f80_0 .net *"_ivl_0", 2 0, L_0x600000488e60;  1 drivers
L_0x138099648 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000007ba010_0 .net/2u *"_ivl_11", 2 0, L_0x138099648;  1 drivers
v0x6000007ba0a0_0 .net *"_ivl_13", 0 0, L_0x600000488dc0;  1 drivers
L_0x138099690 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000007ba130_0 .net/2u *"_ivl_15", 2 0, L_0x138099690;  1 drivers
v0x6000007ba1c0_0 .net *"_ivl_17", 0 0, L_0x600000488be0;  1 drivers
v0x6000007ba250_0 .net *"_ivl_20", 0 0, L_0x600001e9f5d0;  1 drivers
v0x6000007ba2e0_0 .net *"_ivl_22", 0 0, L_0x600001e9f640;  1 drivers
v0x6000007ba370_0 .net *"_ivl_24", 0 0, L_0x600001e9f6b0;  1 drivers
v0x6000007ba400_0 .net *"_ivl_25", 31 0, L_0x600000488c80;  1 drivers
L_0x1380996d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000007ba490_0 .net *"_ivl_28", 15 0, L_0x1380996d8;  1 drivers
L_0x138099720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000007ba520_0 .net/2u *"_ivl_29", 31 0, L_0x138099720;  1 drivers
L_0x1380995b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000007ba5b0_0 .net *"_ivl_3", 0 0, L_0x1380995b8;  1 drivers
v0x6000007ba640_0 .net *"_ivl_31", 0 0, L_0x600000488aa0;  1 drivers
L_0x138099600 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000007ba6d0_0 .net/2u *"_ivl_4", 2 0, L_0x138099600;  1 drivers
v0x6000007ba760_0 .net *"_ivl_6", 0 0, L_0x600000488f00;  1 drivers
v0x6000007ba7f0_0 .net "do_clear", 0 0, L_0x600001e9f720;  1 drivers
v0x6000007ba880_0 .net "load_weight", 0 0, L_0x600001e9f560;  1 drivers
v0x6000007ba910_0 .net "weight_in", 7 0, L_0x600000488d20;  1 drivers
L_0x600000488e60 .concat [ 2 1 0 0], v0x6000007ceb50_0, L_0x1380995b8;
L_0x600000488f00 .cmp/eq 3, L_0x600000488e60, L_0x138099600;
L_0x600000488dc0 .cmp/eq 3, v0x6000007b4990_0, L_0x138099648;
L_0x600000488be0 .cmp/eq 3, v0x6000007b4990_0, L_0x138099690;
L_0x600000488c80 .concat [ 16 16 0 0], v0x6000007b4090_0, L_0x1380996d8;
L_0x600000488aa0 .cmp/eq 32, L_0x600000488c80, L_0x138099720;
S_0x136e8a7d0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x136e8a660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001b92500 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001b92540 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000007b9440_0 .net *"_ivl_11", 0 0, L_0x60000048a4e0;  1 drivers
v0x6000007b94d0_0 .net *"_ivl_12", 15 0, L_0x60000048a580;  1 drivers
v0x6000007b9560_0 .net/s *"_ivl_4", 15 0, L_0x600000488b40;  1 drivers
v0x6000007b95f0_0 .net/s *"_ivl_6", 15 0, L_0x600000488960;  1 drivers
v0x6000007b9680_0 .net/s "a_signed", 7 0, v0x6000007b9830_0;  1 drivers
v0x6000007b9710_0 .net "act_in", 7 0, v0x6000007b8240_0;  alias, 1 drivers
v0x6000007b97a0_0 .var "act_out", 7 0;
v0x6000007b9830_0 .var "act_reg", 7 0;
v0x6000007b98c0_0 .net "clear_acc", 0 0, L_0x600001e9f720;  alias, 1 drivers
v0x6000007b9950_0 .net "clk", 0 0, v0x6000007cf720_0;  alias, 1 drivers
v0x6000007b99e0_0 .net "enable", 0 0, L_0x600001e90690;  alias, 1 drivers
v0x6000007b9a70_0 .net "load_weight", 0 0, L_0x600001e9f560;  alias, 1 drivers
v0x6000007b9b00_0 .net/s "product", 15 0, L_0x600000488a00;  1 drivers
v0x6000007b9b90_0 .net/s "product_ext", 31 0, L_0x60000048a3a0;  1 drivers
v0x6000007b9c20_0 .net "psum_in", 31 0, v0x6000007a46c0_0;  alias, 1 drivers
v0x6000007b9cb0_0 .var "psum_out", 31 0;
v0x6000007b9d40_0 .net "rst_n", 0 0, v0x6000007c0120_0;  alias, 1 drivers
v0x6000007b9dd0_0 .net/s "w_signed", 7 0, v0x6000007b9ef0_0;  1 drivers
v0x6000007b9e60_0 .net "weight_in", 7 0, L_0x600000488d20;  alias, 1 drivers
v0x6000007b9ef0_0 .var "weight_reg", 7 0;
L_0x600000488b40 .extend/s 16, v0x6000007b9830_0;
L_0x600000488960 .extend/s 16, v0x6000007b9ef0_0;
L_0x600000488a00 .arith/mult 16, L_0x600000488b40, L_0x600000488960;
L_0x60000048a4e0 .part L_0x600000488a00, 15, 1;
LS_0x60000048a580_0_0 .concat [ 1 1 1 1], L_0x60000048a4e0, L_0x60000048a4e0, L_0x60000048a4e0, L_0x60000048a4e0;
LS_0x60000048a580_0_4 .concat [ 1 1 1 1], L_0x60000048a4e0, L_0x60000048a4e0, L_0x60000048a4e0, L_0x60000048a4e0;
LS_0x60000048a580_0_8 .concat [ 1 1 1 1], L_0x60000048a4e0, L_0x60000048a4e0, L_0x60000048a4e0, L_0x60000048a4e0;
LS_0x60000048a580_0_12 .concat [ 1 1 1 1], L_0x60000048a4e0, L_0x60000048a4e0, L_0x60000048a4e0, L_0x60000048a4e0;
L_0x60000048a580 .concat [ 4 4 4 4], LS_0x60000048a580_0_0, LS_0x60000048a580_0_4, LS_0x60000048a580_0_8, LS_0x60000048a580_0_12;
L_0x60000048a3a0 .concat [ 16 16 0 0], L_0x600000488a00, L_0x60000048a580;
S_0x136e88010 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x136e8f470;
 .timescale 0 0;
P_0x6000020d45c0 .param/l "col" 1 7 214, +C4<010>;
L_0x600001e9f870 .functor AND 1, v0x6000007cebe0_0, L_0x60000048a260, C4<1>, C4<1>;
L_0x600001e9f8e0 .functor AND 1, L_0x600000488820, v0x6000007cd680_0, C4<1>, C4<1>;
L_0x600001e9f950 .functor OR 1, L_0x6000004886e0, L_0x600001e9f8e0, C4<0>, C4<0>;
L_0x600001e9f9c0 .functor AND 1, L_0x13809a4a0, L_0x600001e9f950, C4<1>, C4<1>;
L_0x600001e9fa30 .functor AND 1, L_0x600001e9f9c0, L_0x60000048b8e0, C4<1>, C4<1>;
v0x6000007bb4e0_0 .net *"_ivl_0", 3 0, L_0x60000048a440;  1 drivers
L_0x1380997f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000007bb570_0 .net/2u *"_ivl_11", 2 0, L_0x1380997f8;  1 drivers
v0x6000007bb600_0 .net *"_ivl_13", 0 0, L_0x6000004886e0;  1 drivers
L_0x138099840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000007bb690_0 .net/2u *"_ivl_15", 2 0, L_0x138099840;  1 drivers
v0x6000007bb720_0 .net *"_ivl_17", 0 0, L_0x600000488820;  1 drivers
v0x6000007bb7b0_0 .net *"_ivl_20", 0 0, L_0x600001e9f8e0;  1 drivers
v0x6000007bb840_0 .net *"_ivl_22", 0 0, L_0x600001e9f950;  1 drivers
v0x6000007bb8d0_0 .net *"_ivl_24", 0 0, L_0x600001e9f9c0;  1 drivers
v0x6000007bb960_0 .net *"_ivl_25", 31 0, L_0x6000004888c0;  1 drivers
L_0x138099888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000007bb9f0_0 .net *"_ivl_28", 15 0, L_0x138099888;  1 drivers
L_0x1380998d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000007bba80_0 .net/2u *"_ivl_29", 31 0, L_0x1380998d0;  1 drivers
L_0x138099768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000007bbb10_0 .net *"_ivl_3", 1 0, L_0x138099768;  1 drivers
v0x6000007bbba0_0 .net *"_ivl_31", 0 0, L_0x60000048b8e0;  1 drivers
L_0x1380997b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000007bbc30_0 .net/2u *"_ivl_4", 3 0, L_0x1380997b0;  1 drivers
v0x6000007bbcc0_0 .net *"_ivl_6", 0 0, L_0x60000048a260;  1 drivers
v0x6000007bbd50_0 .net "do_clear", 0 0, L_0x600001e9fa30;  1 drivers
v0x6000007bbde0_0 .net "load_weight", 0 0, L_0x600001e9f870;  1 drivers
v0x6000007bbe70_0 .net "weight_in", 7 0, L_0x60000048a300;  1 drivers
L_0x60000048a440 .concat [ 2 2 0 0], v0x6000007ceb50_0, L_0x138099768;
L_0x60000048a260 .cmp/eq 4, L_0x60000048a440, L_0x1380997b0;
L_0x6000004886e0 .cmp/eq 3, v0x6000007b4990_0, L_0x1380997f8;
L_0x600000488820 .cmp/eq 3, v0x6000007b4990_0, L_0x138099840;
L_0x6000004888c0 .concat [ 16 16 0 0], v0x6000007b4090_0, L_0x138099888;
L_0x60000048b8e0 .cmp/eq 32, L_0x6000004888c0, L_0x1380998d0;
S_0x136e88180 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x136e88010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001b92700 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001b92740 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000007ba9a0_0 .net *"_ivl_11", 0 0, L_0x6000004801e0;  1 drivers
v0x6000007baa30_0 .net *"_ivl_12", 15 0, L_0x600000480280;  1 drivers
v0x6000007baac0_0 .net/s *"_ivl_4", 15 0, L_0x600000480000;  1 drivers
v0x6000007bab50_0 .net/s *"_ivl_6", 15 0, L_0x6000004800a0;  1 drivers
v0x6000007babe0_0 .net/s "a_signed", 7 0, v0x6000007bad90_0;  1 drivers
v0x6000007bac70_0 .net "act_in", 7 0, v0x6000007b97a0_0;  alias, 1 drivers
v0x6000007bad00_0 .var "act_out", 7 0;
v0x6000007bad90_0 .var "act_reg", 7 0;
v0x6000007bae20_0 .net "clear_acc", 0 0, L_0x600001e9fa30;  alias, 1 drivers
v0x6000007baeb0_0 .net "clk", 0 0, v0x6000007cf720_0;  alias, 1 drivers
v0x6000007baf40_0 .net "enable", 0 0, L_0x600001e90690;  alias, 1 drivers
v0x6000007bafd0_0 .net "load_weight", 0 0, L_0x600001e9f870;  alias, 1 drivers
v0x6000007bb060_0 .net/s "product", 15 0, L_0x600000480140;  1 drivers
v0x6000007bb0f0_0 .net/s "product_ext", 31 0, L_0x600000480320;  1 drivers
v0x6000007bb180_0 .net "psum_in", 31 0, v0x6000007a5c20_0;  alias, 1 drivers
v0x6000007bb210_0 .var "psum_out", 31 0;
v0x6000007bb2a0_0 .net "rst_n", 0 0, v0x6000007c0120_0;  alias, 1 drivers
v0x6000007bb330_0 .net/s "w_signed", 7 0, v0x6000007bb450_0;  1 drivers
v0x6000007bb3c0_0 .net "weight_in", 7 0, L_0x60000048a300;  alias, 1 drivers
v0x6000007bb450_0 .var "weight_reg", 7 0;
L_0x600000480000 .extend/s 16, v0x6000007bad90_0;
L_0x6000004800a0 .extend/s 16, v0x6000007bb450_0;
L_0x600000480140 .arith/mult 16, L_0x600000480000, L_0x6000004800a0;
L_0x6000004801e0 .part L_0x600000480140, 15, 1;
LS_0x600000480280_0_0 .concat [ 1 1 1 1], L_0x6000004801e0, L_0x6000004801e0, L_0x6000004801e0, L_0x6000004801e0;
LS_0x600000480280_0_4 .concat [ 1 1 1 1], L_0x6000004801e0, L_0x6000004801e0, L_0x6000004801e0, L_0x6000004801e0;
LS_0x600000480280_0_8 .concat [ 1 1 1 1], L_0x6000004801e0, L_0x6000004801e0, L_0x6000004801e0, L_0x6000004801e0;
LS_0x600000480280_0_12 .concat [ 1 1 1 1], L_0x6000004801e0, L_0x6000004801e0, L_0x6000004801e0, L_0x6000004801e0;
L_0x600000480280 .concat [ 4 4 4 4], LS_0x600000480280_0_0, LS_0x600000480280_0_4, LS_0x600000480280_0_8, LS_0x600000480280_0_12;
L_0x600000480320 .concat [ 16 16 0 0], L_0x600000480140, L_0x600000480280;
S_0x136e859c0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x136e8f470;
 .timescale 0 0;
P_0x6000020d46c0 .param/l "col" 1 7 214, +C4<011>;
L_0x600001e9fb80 .functor AND 1, v0x6000007cebe0_0, L_0x600000480460, C4<1>, C4<1>;
L_0x600001e9fbf0 .functor AND 1, L_0x600000480640, v0x6000007cd680_0, C4<1>, C4<1>;
L_0x600001e9fc60 .functor OR 1, L_0x6000004805a0, L_0x600001e9fbf0, C4<0>, C4<0>;
L_0x600001e9fcd0 .functor AND 1, L_0x13809a4a0, L_0x600001e9fc60, C4<1>, C4<1>;
L_0x600001e9fd40 .functor AND 1, L_0x600001e9fcd0, L_0x600000480780, C4<1>, C4<1>;
v0x6000007bcab0_0 .net *"_ivl_0", 3 0, L_0x6000004803c0;  1 drivers
L_0x1380999a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000007bcb40_0 .net/2u *"_ivl_11", 2 0, L_0x1380999a8;  1 drivers
v0x6000007bcbd0_0 .net *"_ivl_13", 0 0, L_0x6000004805a0;  1 drivers
L_0x1380999f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000007bcc60_0 .net/2u *"_ivl_15", 2 0, L_0x1380999f0;  1 drivers
v0x6000007bccf0_0 .net *"_ivl_17", 0 0, L_0x600000480640;  1 drivers
v0x6000007bcd80_0 .net *"_ivl_20", 0 0, L_0x600001e9fbf0;  1 drivers
v0x6000007bce10_0 .net *"_ivl_22", 0 0, L_0x600001e9fc60;  1 drivers
v0x6000007bcea0_0 .net *"_ivl_24", 0 0, L_0x600001e9fcd0;  1 drivers
v0x6000007bcf30_0 .net *"_ivl_25", 31 0, L_0x6000004806e0;  1 drivers
L_0x138099a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000007bcfc0_0 .net *"_ivl_28", 15 0, L_0x138099a38;  1 drivers
L_0x138099a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000007bd050_0 .net/2u *"_ivl_29", 31 0, L_0x138099a80;  1 drivers
L_0x138099918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000007bd0e0_0 .net *"_ivl_3", 1 0, L_0x138099918;  1 drivers
v0x6000007bd170_0 .net *"_ivl_31", 0 0, L_0x600000480780;  1 drivers
L_0x138099960 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000007bd200_0 .net/2u *"_ivl_4", 3 0, L_0x138099960;  1 drivers
v0x6000007bd290_0 .net *"_ivl_6", 0 0, L_0x600000480460;  1 drivers
v0x6000007bd320_0 .net "do_clear", 0 0, L_0x600001e9fd40;  1 drivers
v0x6000007bd3b0_0 .net "load_weight", 0 0, L_0x600001e9fb80;  1 drivers
v0x6000007bd440_0 .net "weight_in", 7 0, L_0x600000480500;  1 drivers
L_0x6000004803c0 .concat [ 2 2 0 0], v0x6000007ceb50_0, L_0x138099918;
L_0x600000480460 .cmp/eq 4, L_0x6000004803c0, L_0x138099960;
L_0x6000004805a0 .cmp/eq 3, v0x6000007b4990_0, L_0x1380999a8;
L_0x600000480640 .cmp/eq 3, v0x6000007b4990_0, L_0x1380999f0;
L_0x6000004806e0 .concat [ 16 16 0 0], v0x6000007b4090_0, L_0x138099a38;
L_0x600000480780 .cmp/eq 32, L_0x6000004806e0, L_0x138099a80;
S_0x136e85b30 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x136e859c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001b92880 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001b928c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000007bbf00_0 .net *"_ivl_11", 0 0, L_0x600000480a00;  1 drivers
v0x6000007bc000_0 .net *"_ivl_12", 15 0, L_0x600000480aa0;  1 drivers
v0x6000007bc090_0 .net/s *"_ivl_4", 15 0, L_0x600000480820;  1 drivers
v0x6000007bc120_0 .net/s *"_ivl_6", 15 0, L_0x6000004808c0;  1 drivers
v0x6000007bc1b0_0 .net/s "a_signed", 7 0, v0x6000007bc360_0;  1 drivers
v0x6000007bc240_0 .net "act_in", 7 0, v0x6000007bad00_0;  alias, 1 drivers
v0x6000007bc2d0_0 .var "act_out", 7 0;
v0x6000007bc360_0 .var "act_reg", 7 0;
v0x6000007bc3f0_0 .net "clear_acc", 0 0, L_0x600001e9fd40;  alias, 1 drivers
v0x6000007bc480_0 .net "clk", 0 0, v0x6000007cf720_0;  alias, 1 drivers
v0x6000007bc510_0 .net "enable", 0 0, L_0x600001e90690;  alias, 1 drivers
v0x6000007bc5a0_0 .net "load_weight", 0 0, L_0x600001e9fb80;  alias, 1 drivers
v0x6000007bc630_0 .net/s "product", 15 0, L_0x600000480960;  1 drivers
v0x6000007bc6c0_0 .net/s "product_ext", 31 0, L_0x600000480b40;  1 drivers
v0x6000007bc750_0 .net "psum_in", 31 0, v0x6000007a7180_0;  alias, 1 drivers
v0x6000007bc7e0_0 .var "psum_out", 31 0;
v0x6000007bc870_0 .net "rst_n", 0 0, v0x6000007c0120_0;  alias, 1 drivers
v0x6000007bc900_0 .net/s "w_signed", 7 0, v0x6000007bca20_0;  1 drivers
v0x6000007bc990_0 .net "weight_in", 7 0, L_0x600000480500;  alias, 1 drivers
v0x6000007bca20_0 .var "weight_reg", 7 0;
L_0x600000480820 .extend/s 16, v0x6000007bc360_0;
L_0x6000004808c0 .extend/s 16, v0x6000007bca20_0;
L_0x600000480960 .arith/mult 16, L_0x600000480820, L_0x6000004808c0;
L_0x600000480a00 .part L_0x600000480960, 15, 1;
LS_0x600000480aa0_0_0 .concat [ 1 1 1 1], L_0x600000480a00, L_0x600000480a00, L_0x600000480a00, L_0x600000480a00;
LS_0x600000480aa0_0_4 .concat [ 1 1 1 1], L_0x600000480a00, L_0x600000480a00, L_0x600000480a00, L_0x600000480a00;
LS_0x600000480aa0_0_8 .concat [ 1 1 1 1], L_0x600000480a00, L_0x600000480a00, L_0x600000480a00, L_0x600000480a00;
LS_0x600000480aa0_0_12 .concat [ 1 1 1 1], L_0x600000480a00, L_0x600000480a00, L_0x600000480a00, L_0x600000480a00;
L_0x600000480aa0 .concat [ 4 4 4 4], LS_0x600000480aa0_0_0, LS_0x600000480aa0_0_4, LS_0x600000480aa0_0_8, LS_0x600000480aa0_0_12;
L_0x600000480b40 .concat [ 16 16 0 0], L_0x600000480960, L_0x600000480aa0;
S_0x136e83370 .scope generate, "pe_row[3]" "pe_row[3]" 7 213, 7 213 0, S_0x136e90850;
 .timescale 0 0;
P_0x6000020d47c0 .param/l "row" 1 7 213, +C4<011>;
S_0x136e834e0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x136e83370;
 .timescale 0 0;
P_0x6000020d4840 .param/l "col" 1 7 214, +C4<00>;
L_0x600001e9fe90 .functor AND 1, v0x6000007cebe0_0, L_0x600000480c80, C4<1>, C4<1>;
L_0x600001e9ff00 .functor AND 1, L_0x600000480e60, v0x6000007cd680_0, C4<1>, C4<1>;
L_0x600001e9ff70 .functor OR 1, L_0x600000480dc0, L_0x600001e9ff00, C4<0>, C4<0>;
L_0x600001e9bcd0 .functor AND 1, L_0x13809a4a0, L_0x600001e9ff70, C4<1>, C4<1>;
L_0x600001e9b870 .functor AND 1, L_0x600001e9bcd0, L_0x600000480fa0, C4<1>, C4<1>;
v0x6000007be010_0 .net *"_ivl_0", 2 0, L_0x600000480be0;  1 drivers
L_0x138099b58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000007be0a0_0 .net/2u *"_ivl_11", 2 0, L_0x138099b58;  1 drivers
v0x6000007be130_0 .net *"_ivl_13", 0 0, L_0x600000480dc0;  1 drivers
L_0x138099ba0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000007be1c0_0 .net/2u *"_ivl_15", 2 0, L_0x138099ba0;  1 drivers
v0x6000007be250_0 .net *"_ivl_17", 0 0, L_0x600000480e60;  1 drivers
v0x6000007be2e0_0 .net *"_ivl_20", 0 0, L_0x600001e9ff00;  1 drivers
v0x6000007be370_0 .net *"_ivl_22", 0 0, L_0x600001e9ff70;  1 drivers
v0x6000007be400_0 .net *"_ivl_24", 0 0, L_0x600001e9bcd0;  1 drivers
v0x6000007be490_0 .net *"_ivl_25", 31 0, L_0x600000480f00;  1 drivers
L_0x138099be8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000007be520_0 .net *"_ivl_28", 15 0, L_0x138099be8;  1 drivers
L_0x138099c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000007be5b0_0 .net/2u *"_ivl_29", 31 0, L_0x138099c30;  1 drivers
L_0x138099ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000007be640_0 .net *"_ivl_3", 0 0, L_0x138099ac8;  1 drivers
v0x6000007be6d0_0 .net *"_ivl_31", 0 0, L_0x600000480fa0;  1 drivers
L_0x138099b10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000007be760_0 .net/2u *"_ivl_4", 2 0, L_0x138099b10;  1 drivers
v0x6000007be7f0_0 .net *"_ivl_6", 0 0, L_0x600000480c80;  1 drivers
v0x6000007be880_0 .net "do_clear", 0 0, L_0x600001e9b870;  1 drivers
v0x6000007be910_0 .net "load_weight", 0 0, L_0x600001e9fe90;  1 drivers
v0x6000007be9a0_0 .net "weight_in", 7 0, L_0x600000480d20;  1 drivers
L_0x600000480be0 .concat [ 2 1 0 0], v0x6000007ceb50_0, L_0x138099ac8;
L_0x600000480c80 .cmp/eq 3, L_0x600000480be0, L_0x138099b10;
L_0x600000480dc0 .cmp/eq 3, v0x6000007b4990_0, L_0x138099b58;
L_0x600000480e60 .cmp/eq 3, v0x6000007b4990_0, L_0x138099ba0;
L_0x600000480f00 .concat [ 16 16 0 0], v0x6000007b4090_0, L_0x138099be8;
L_0x600000480fa0 .cmp/eq 32, L_0x600000480f00, L_0x138099c30;
S_0x136e80d20 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x136e834e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001b92900 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001b92940 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000007bd4d0_0 .net *"_ivl_11", 0 0, L_0x600000481220;  1 drivers
v0x6000007bd560_0 .net *"_ivl_12", 15 0, L_0x6000004812c0;  1 drivers
v0x6000007bd5f0_0 .net/s *"_ivl_4", 15 0, L_0x600000481040;  1 drivers
v0x6000007bd680_0 .net/s *"_ivl_6", 15 0, L_0x6000004810e0;  1 drivers
v0x6000007bd710_0 .net/s "a_signed", 7 0, v0x6000007bd8c0_0;  1 drivers
v0x6000007bd7a0_0 .net "act_in", 7 0, L_0x600001e9cd90;  alias, 1 drivers
v0x6000007bd830_0 .var "act_out", 7 0;
v0x6000007bd8c0_0 .var "act_reg", 7 0;
v0x6000007bd950_0 .net "clear_acc", 0 0, L_0x600001e9b870;  alias, 1 drivers
v0x6000007bd9e0_0 .net "clk", 0 0, v0x6000007cf720_0;  alias, 1 drivers
v0x6000007bda70_0 .net "enable", 0 0, L_0x600001e90690;  alias, 1 drivers
v0x6000007bdb00_0 .net "load_weight", 0 0, L_0x600001e9fe90;  alias, 1 drivers
v0x6000007bdb90_0 .net/s "product", 15 0, L_0x600000481180;  1 drivers
v0x6000007bdc20_0 .net/s "product_ext", 31 0, L_0x600000481360;  1 drivers
v0x6000007bdcb0_0 .net "psum_in", 31 0, v0x6000007b8750_0;  alias, 1 drivers
v0x6000007bdd40_0 .var "psum_out", 31 0;
v0x6000007bddd0_0 .net "rst_n", 0 0, v0x6000007c0120_0;  alias, 1 drivers
v0x6000007bde60_0 .net/s "w_signed", 7 0, v0x6000007bdf80_0;  1 drivers
v0x6000007bdef0_0 .net "weight_in", 7 0, L_0x600000480d20;  alias, 1 drivers
v0x6000007bdf80_0 .var "weight_reg", 7 0;
L_0x600000481040 .extend/s 16, v0x6000007bd8c0_0;
L_0x6000004810e0 .extend/s 16, v0x6000007bdf80_0;
L_0x600000481180 .arith/mult 16, L_0x600000481040, L_0x6000004810e0;
L_0x600000481220 .part L_0x600000481180, 15, 1;
LS_0x6000004812c0_0_0 .concat [ 1 1 1 1], L_0x600000481220, L_0x600000481220, L_0x600000481220, L_0x600000481220;
LS_0x6000004812c0_0_4 .concat [ 1 1 1 1], L_0x600000481220, L_0x600000481220, L_0x600000481220, L_0x600000481220;
LS_0x6000004812c0_0_8 .concat [ 1 1 1 1], L_0x600000481220, L_0x600000481220, L_0x600000481220, L_0x600000481220;
LS_0x6000004812c0_0_12 .concat [ 1 1 1 1], L_0x600000481220, L_0x600000481220, L_0x600000481220, L_0x600000481220;
L_0x6000004812c0 .concat [ 4 4 4 4], LS_0x6000004812c0_0_0, LS_0x6000004812c0_0_4, LS_0x6000004812c0_0_8, LS_0x6000004812c0_0_12;
L_0x600000481360 .concat [ 16 16 0 0], L_0x600000481180, L_0x6000004812c0;
S_0x136e80e90 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x136e83370;
 .timescale 0 0;
P_0x6000020d4940 .param/l "col" 1 7 214, +C4<01>;
L_0x600001e9ab50 .functor AND 1, v0x6000007cebe0_0, L_0x6000004814a0, C4<1>, C4<1>;
L_0x600001e9a6f0 .functor AND 1, L_0x600000481680, v0x6000007cd680_0, C4<1>, C4<1>;
L_0x600001e9a290 .functor OR 1, L_0x6000004815e0, L_0x600001e9a6f0, C4<0>, C4<0>;
L_0x600001e99e30 .functor AND 1, L_0x13809a4a0, L_0x600001e9a290, C4<1>, C4<1>;
L_0x600001e999d0 .functor AND 1, L_0x600001e99e30, L_0x6000004817c0, C4<1>, C4<1>;
v0x6000007bf570_0 .net *"_ivl_0", 2 0, L_0x600000481400;  1 drivers
L_0x138099d08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000007bf600_0 .net/2u *"_ivl_11", 2 0, L_0x138099d08;  1 drivers
v0x6000007bf690_0 .net *"_ivl_13", 0 0, L_0x6000004815e0;  1 drivers
L_0x138099d50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000007bf720_0 .net/2u *"_ivl_15", 2 0, L_0x138099d50;  1 drivers
v0x6000007bf7b0_0 .net *"_ivl_17", 0 0, L_0x600000481680;  1 drivers
v0x6000007bf840_0 .net *"_ivl_20", 0 0, L_0x600001e9a6f0;  1 drivers
v0x6000007bf8d0_0 .net *"_ivl_22", 0 0, L_0x600001e9a290;  1 drivers
v0x6000007bf960_0 .net *"_ivl_24", 0 0, L_0x600001e99e30;  1 drivers
v0x6000007bf9f0_0 .net *"_ivl_25", 31 0, L_0x600000481720;  1 drivers
L_0x138099d98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000007bfa80_0 .net *"_ivl_28", 15 0, L_0x138099d98;  1 drivers
L_0x138099de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000007bfb10_0 .net/2u *"_ivl_29", 31 0, L_0x138099de0;  1 drivers
L_0x138099c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000007bfba0_0 .net *"_ivl_3", 0 0, L_0x138099c78;  1 drivers
v0x6000007bfc30_0 .net *"_ivl_31", 0 0, L_0x6000004817c0;  1 drivers
L_0x138099cc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000007bfcc0_0 .net/2u *"_ivl_4", 2 0, L_0x138099cc0;  1 drivers
v0x6000007bfd50_0 .net *"_ivl_6", 0 0, L_0x6000004814a0;  1 drivers
v0x6000007bfde0_0 .net "do_clear", 0 0, L_0x600001e999d0;  1 drivers
v0x6000007bfe70_0 .net "load_weight", 0 0, L_0x600001e9ab50;  1 drivers
v0x6000007bff00_0 .net "weight_in", 7 0, L_0x600000481540;  1 drivers
L_0x600000481400 .concat [ 2 1 0 0], v0x6000007ceb50_0, L_0x138099c78;
L_0x6000004814a0 .cmp/eq 3, L_0x600000481400, L_0x138099cc0;
L_0x6000004815e0 .cmp/eq 3, v0x6000007b4990_0, L_0x138099d08;
L_0x600000481680 .cmp/eq 3, v0x6000007b4990_0, L_0x138099d50;
L_0x600000481720 .concat [ 16 16 0 0], v0x6000007b4090_0, L_0x138099d98;
L_0x6000004817c0 .cmp/eq 32, L_0x600000481720, L_0x138099de0;
S_0x136e7e6d0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x136e80e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001b92980 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001b929c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000007bea30_0 .net *"_ivl_11", 0 0, L_0x600000481a40;  1 drivers
v0x6000007beac0_0 .net *"_ivl_12", 15 0, L_0x600000481ae0;  1 drivers
v0x6000007beb50_0 .net/s *"_ivl_4", 15 0, L_0x600000481860;  1 drivers
v0x6000007bebe0_0 .net/s *"_ivl_6", 15 0, L_0x600000481900;  1 drivers
v0x6000007bec70_0 .net/s "a_signed", 7 0, v0x6000007bee20_0;  1 drivers
v0x6000007bed00_0 .net "act_in", 7 0, v0x6000007bd830_0;  alias, 1 drivers
v0x6000007bed90_0 .var "act_out", 7 0;
v0x6000007bee20_0 .var "act_reg", 7 0;
v0x6000007beeb0_0 .net "clear_acc", 0 0, L_0x600001e999d0;  alias, 1 drivers
v0x6000007bef40_0 .net "clk", 0 0, v0x6000007cf720_0;  alias, 1 drivers
v0x6000007befd0_0 .net "enable", 0 0, L_0x600001e90690;  alias, 1 drivers
v0x6000007bf060_0 .net "load_weight", 0 0, L_0x600001e9ab50;  alias, 1 drivers
v0x6000007bf0f0_0 .net/s "product", 15 0, L_0x6000004819a0;  1 drivers
v0x6000007bf180_0 .net/s "product_ext", 31 0, L_0x600000481b80;  1 drivers
v0x6000007bf210_0 .net "psum_in", 31 0, v0x6000007b9cb0_0;  alias, 1 drivers
v0x6000007bf2a0_0 .var "psum_out", 31 0;
v0x6000007bf330_0 .net "rst_n", 0 0, v0x6000007c0120_0;  alias, 1 drivers
v0x6000007bf3c0_0 .net/s "w_signed", 7 0, v0x6000007bf4e0_0;  1 drivers
v0x6000007bf450_0 .net "weight_in", 7 0, L_0x600000481540;  alias, 1 drivers
v0x6000007bf4e0_0 .var "weight_reg", 7 0;
L_0x600000481860 .extend/s 16, v0x6000007bee20_0;
L_0x600000481900 .extend/s 16, v0x6000007bf4e0_0;
L_0x6000004819a0 .arith/mult 16, L_0x600000481860, L_0x600000481900;
L_0x600000481a40 .part L_0x6000004819a0, 15, 1;
LS_0x600000481ae0_0_0 .concat [ 1 1 1 1], L_0x600000481a40, L_0x600000481a40, L_0x600000481a40, L_0x600000481a40;
LS_0x600000481ae0_0_4 .concat [ 1 1 1 1], L_0x600000481a40, L_0x600000481a40, L_0x600000481a40, L_0x600000481a40;
LS_0x600000481ae0_0_8 .concat [ 1 1 1 1], L_0x600000481a40, L_0x600000481a40, L_0x600000481a40, L_0x600000481a40;
LS_0x600000481ae0_0_12 .concat [ 1 1 1 1], L_0x600000481a40, L_0x600000481a40, L_0x600000481a40, L_0x600000481a40;
L_0x600000481ae0 .concat [ 4 4 4 4], LS_0x600000481ae0_0_0, LS_0x600000481ae0_0_4, LS_0x600000481ae0_0_8, LS_0x600000481ae0_0_12;
L_0x600000481b80 .concat [ 16 16 0 0], L_0x6000004819a0, L_0x600000481ae0;
S_0x136e7e840 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x136e83370;
 .timescale 0 0;
P_0x6000020d4a40 .param/l "col" 1 7 214, +C4<010>;
L_0x600001e98cb0 .functor AND 1, v0x6000007cebe0_0, L_0x600000481cc0, C4<1>, C4<1>;
L_0x600001e98850 .functor AND 1, L_0x600000481ea0, v0x6000007cd680_0, C4<1>, C4<1>;
L_0x600001e983f0 .functor OR 1, L_0x600000481e00, L_0x600001e98850, C4<0>, C4<0>;
L_0x600001e9be20 .functor AND 1, L_0x13809a4a0, L_0x600001e983f0, C4<1>, C4<1>;
L_0x600001e9bdb0 .functor AND 1, L_0x600001e9be20, L_0x600000481fe0, C4<1>, C4<1>;
v0x6000007b0b40_0 .net *"_ivl_0", 3 0, L_0x600000481c20;  1 drivers
L_0x138099eb8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000007b0bd0_0 .net/2u *"_ivl_11", 2 0, L_0x138099eb8;  1 drivers
v0x6000007b0c60_0 .net *"_ivl_13", 0 0, L_0x600000481e00;  1 drivers
L_0x138099f00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000007b0cf0_0 .net/2u *"_ivl_15", 2 0, L_0x138099f00;  1 drivers
v0x6000007b0d80_0 .net *"_ivl_17", 0 0, L_0x600000481ea0;  1 drivers
v0x6000007b0e10_0 .net *"_ivl_20", 0 0, L_0x600001e98850;  1 drivers
v0x6000007b0ea0_0 .net *"_ivl_22", 0 0, L_0x600001e983f0;  1 drivers
v0x6000007b0f30_0 .net *"_ivl_24", 0 0, L_0x600001e9be20;  1 drivers
v0x6000007b0fc0_0 .net *"_ivl_25", 31 0, L_0x600000481f40;  1 drivers
L_0x138099f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000007b1050_0 .net *"_ivl_28", 15 0, L_0x138099f48;  1 drivers
L_0x138099f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000007b10e0_0 .net/2u *"_ivl_29", 31 0, L_0x138099f90;  1 drivers
L_0x138099e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000007b1170_0 .net *"_ivl_3", 1 0, L_0x138099e28;  1 drivers
v0x6000007b1200_0 .net *"_ivl_31", 0 0, L_0x600000481fe0;  1 drivers
L_0x138099e70 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000007b1290_0 .net/2u *"_ivl_4", 3 0, L_0x138099e70;  1 drivers
v0x6000007b1320_0 .net *"_ivl_6", 0 0, L_0x600000481cc0;  1 drivers
v0x6000007b13b0_0 .net "do_clear", 0 0, L_0x600001e9bdb0;  1 drivers
v0x6000007b1440_0 .net "load_weight", 0 0, L_0x600001e98cb0;  1 drivers
v0x6000007b14d0_0 .net "weight_in", 7 0, L_0x600000481d60;  1 drivers
L_0x600000481c20 .concat [ 2 2 0 0], v0x6000007ceb50_0, L_0x138099e28;
L_0x600000481cc0 .cmp/eq 4, L_0x600000481c20, L_0x138099e70;
L_0x600000481e00 .cmp/eq 3, v0x6000007b4990_0, L_0x138099eb8;
L_0x600000481ea0 .cmp/eq 3, v0x6000007b4990_0, L_0x138099f00;
L_0x600000481f40 .concat [ 16 16 0 0], v0x6000007b4090_0, L_0x138099f48;
L_0x600000481fe0 .cmp/eq 32, L_0x600000481f40, L_0x138099f90;
S_0x136e7c080 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x136e7e840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001b92a00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001b92a40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000007b0000_0 .net *"_ivl_11", 0 0, L_0x600000482260;  1 drivers
v0x6000007b0090_0 .net *"_ivl_12", 15 0, L_0x600000482300;  1 drivers
v0x6000007b0120_0 .net/s *"_ivl_4", 15 0, L_0x600000482080;  1 drivers
v0x6000007b01b0_0 .net/s *"_ivl_6", 15 0, L_0x600000482120;  1 drivers
v0x6000007b0240_0 .net/s "a_signed", 7 0, v0x6000007b03f0_0;  1 drivers
v0x6000007b02d0_0 .net "act_in", 7 0, v0x6000007bed90_0;  alias, 1 drivers
v0x6000007b0360_0 .var "act_out", 7 0;
v0x6000007b03f0_0 .var "act_reg", 7 0;
v0x6000007b0480_0 .net "clear_acc", 0 0, L_0x600001e9bdb0;  alias, 1 drivers
v0x6000007b0510_0 .net "clk", 0 0, v0x6000007cf720_0;  alias, 1 drivers
v0x6000007b05a0_0 .net "enable", 0 0, L_0x600001e90690;  alias, 1 drivers
v0x6000007b0630_0 .net "load_weight", 0 0, L_0x600001e98cb0;  alias, 1 drivers
v0x6000007b06c0_0 .net/s "product", 15 0, L_0x6000004821c0;  1 drivers
v0x6000007b0750_0 .net/s "product_ext", 31 0, L_0x6000004823a0;  1 drivers
v0x6000007b07e0_0 .net "psum_in", 31 0, v0x6000007bb210_0;  alias, 1 drivers
v0x6000007b0870_0 .var "psum_out", 31 0;
v0x6000007b0900_0 .net "rst_n", 0 0, v0x6000007c0120_0;  alias, 1 drivers
v0x6000007b0990_0 .net/s "w_signed", 7 0, v0x6000007b0ab0_0;  1 drivers
v0x6000007b0a20_0 .net "weight_in", 7 0, L_0x600000481d60;  alias, 1 drivers
v0x6000007b0ab0_0 .var "weight_reg", 7 0;
L_0x600000482080 .extend/s 16, v0x6000007b03f0_0;
L_0x600000482120 .extend/s 16, v0x6000007b0ab0_0;
L_0x6000004821c0 .arith/mult 16, L_0x600000482080, L_0x600000482120;
L_0x600000482260 .part L_0x6000004821c0, 15, 1;
LS_0x600000482300_0_0 .concat [ 1 1 1 1], L_0x600000482260, L_0x600000482260, L_0x600000482260, L_0x600000482260;
LS_0x600000482300_0_4 .concat [ 1 1 1 1], L_0x600000482260, L_0x600000482260, L_0x600000482260, L_0x600000482260;
LS_0x600000482300_0_8 .concat [ 1 1 1 1], L_0x600000482260, L_0x600000482260, L_0x600000482260, L_0x600000482260;
LS_0x600000482300_0_12 .concat [ 1 1 1 1], L_0x600000482260, L_0x600000482260, L_0x600000482260, L_0x600000482260;
L_0x600000482300 .concat [ 4 4 4 4], LS_0x600000482300_0_0, LS_0x600000482300_0_4, LS_0x600000482300_0_8, LS_0x600000482300_0_12;
L_0x6000004823a0 .concat [ 16 16 0 0], L_0x6000004821c0, L_0x600000482300;
S_0x136e7c1f0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x136e83370;
 .timescale 0 0;
P_0x6000020d4b40 .param/l "col" 1 7 214, +C4<011>;
L_0x600001e87b10 .functor AND 1, v0x6000007cebe0_0, L_0x6000004824e0, C4<1>, C4<1>;
L_0x600001e876b0 .functor AND 1, L_0x6000004826c0, v0x6000007cd680_0, C4<1>, C4<1>;
L_0x600001e87640 .functor OR 1, L_0x600000482620, L_0x600001e876b0, C4<0>, C4<0>;
L_0x600001e875d0 .functor AND 1, L_0x13809a4a0, L_0x600001e87640, C4<1>, C4<1>;
L_0x600001e87560 .functor AND 1, L_0x600001e875d0, L_0x600000482800, C4<1>, C4<1>;
v0x6000007b20a0_0 .net *"_ivl_0", 3 0, L_0x600000482440;  1 drivers
L_0x13809a068 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000007b2130_0 .net/2u *"_ivl_11", 2 0, L_0x13809a068;  1 drivers
v0x6000007b21c0_0 .net *"_ivl_13", 0 0, L_0x600000482620;  1 drivers
L_0x13809a0b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000007b2250_0 .net/2u *"_ivl_15", 2 0, L_0x13809a0b0;  1 drivers
v0x6000007b22e0_0 .net *"_ivl_17", 0 0, L_0x6000004826c0;  1 drivers
v0x6000007b2370_0 .net *"_ivl_20", 0 0, L_0x600001e876b0;  1 drivers
v0x6000007b2400_0 .net *"_ivl_22", 0 0, L_0x600001e87640;  1 drivers
v0x6000007b2490_0 .net *"_ivl_24", 0 0, L_0x600001e875d0;  1 drivers
v0x6000007b2520_0 .net *"_ivl_25", 31 0, L_0x600000482760;  1 drivers
L_0x13809a0f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000007b25b0_0 .net *"_ivl_28", 15 0, L_0x13809a0f8;  1 drivers
L_0x13809a140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000007b2640_0 .net/2u *"_ivl_29", 31 0, L_0x13809a140;  1 drivers
L_0x138099fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000007b26d0_0 .net *"_ivl_3", 1 0, L_0x138099fd8;  1 drivers
v0x6000007b2760_0 .net *"_ivl_31", 0 0, L_0x600000482800;  1 drivers
L_0x13809a020 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000007b27f0_0 .net/2u *"_ivl_4", 3 0, L_0x13809a020;  1 drivers
v0x6000007b2880_0 .net *"_ivl_6", 0 0, L_0x6000004824e0;  1 drivers
v0x6000007b2910_0 .net "do_clear", 0 0, L_0x600001e87560;  1 drivers
v0x6000007b29a0_0 .net "load_weight", 0 0, L_0x600001e87b10;  1 drivers
v0x6000007b2a30_0 .net "weight_in", 7 0, L_0x600000482580;  1 drivers
L_0x600000482440 .concat [ 2 2 0 0], v0x6000007ceb50_0, L_0x138099fd8;
L_0x6000004824e0 .cmp/eq 4, L_0x600000482440, L_0x13809a020;
L_0x600000482620 .cmp/eq 3, v0x6000007b4990_0, L_0x13809a068;
L_0x6000004826c0 .cmp/eq 3, v0x6000007b4990_0, L_0x13809a0b0;
L_0x600000482760 .concat [ 16 16 0 0], v0x6000007b4090_0, L_0x13809a0f8;
L_0x600000482800 .cmp/eq 32, L_0x600000482760, L_0x13809a140;
S_0x136e74d90 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x136e7c1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001b92a80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001b92ac0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000007b1560_0 .net *"_ivl_11", 0 0, L_0x600000482a80;  1 drivers
v0x6000007b15f0_0 .net *"_ivl_12", 15 0, L_0x600000482b20;  1 drivers
v0x6000007b1680_0 .net/s *"_ivl_4", 15 0, L_0x6000004828a0;  1 drivers
v0x6000007b1710_0 .net/s *"_ivl_6", 15 0, L_0x600000482940;  1 drivers
v0x6000007b17a0_0 .net/s "a_signed", 7 0, v0x6000007b1950_0;  1 drivers
v0x6000007b1830_0 .net "act_in", 7 0, v0x6000007b0360_0;  alias, 1 drivers
v0x6000007b18c0_0 .var "act_out", 7 0;
v0x6000007b1950_0 .var "act_reg", 7 0;
v0x6000007b19e0_0 .net "clear_acc", 0 0, L_0x600001e87560;  alias, 1 drivers
v0x6000007b1a70_0 .net "clk", 0 0, v0x6000007cf720_0;  alias, 1 drivers
v0x6000007b1b00_0 .net "enable", 0 0, L_0x600001e90690;  alias, 1 drivers
v0x6000007b1b90_0 .net "load_weight", 0 0, L_0x600001e87b10;  alias, 1 drivers
v0x6000007b1c20_0 .net/s "product", 15 0, L_0x6000004829e0;  1 drivers
v0x6000007b1cb0_0 .net/s "product_ext", 31 0, L_0x600000482bc0;  1 drivers
v0x6000007b1d40_0 .net "psum_in", 31 0, v0x6000007bc7e0_0;  alias, 1 drivers
v0x6000007b1dd0_0 .var "psum_out", 31 0;
v0x6000007b1e60_0 .net "rst_n", 0 0, v0x6000007c0120_0;  alias, 1 drivers
v0x6000007b1ef0_0 .net/s "w_signed", 7 0, v0x6000007b2010_0;  1 drivers
v0x6000007b1f80_0 .net "weight_in", 7 0, L_0x600000482580;  alias, 1 drivers
v0x6000007b2010_0 .var "weight_reg", 7 0;
L_0x6000004828a0 .extend/s 16, v0x6000007b1950_0;
L_0x600000482940 .extend/s 16, v0x6000007b2010_0;
L_0x6000004829e0 .arith/mult 16, L_0x6000004828a0, L_0x600000482940;
L_0x600000482a80 .part L_0x6000004829e0, 15, 1;
LS_0x600000482b20_0_0 .concat [ 1 1 1 1], L_0x600000482a80, L_0x600000482a80, L_0x600000482a80, L_0x600000482a80;
LS_0x600000482b20_0_4 .concat [ 1 1 1 1], L_0x600000482a80, L_0x600000482a80, L_0x600000482a80, L_0x600000482a80;
LS_0x600000482b20_0_8 .concat [ 1 1 1 1], L_0x600000482a80, L_0x600000482a80, L_0x600000482a80, L_0x600000482a80;
LS_0x600000482b20_0_12 .concat [ 1 1 1 1], L_0x600000482a80, L_0x600000482a80, L_0x600000482a80, L_0x600000482a80;
L_0x600000482b20 .concat [ 4 4 4 4], LS_0x600000482b20_0_0, LS_0x600000482b20_0_4, LS_0x600000482b20_0_8, LS_0x600000482b20_0_12;
L_0x600000482bc0 .concat [ 16 16 0 0], L_0x6000004829e0, L_0x600000482b20;
S_0x136e74f00 .scope generate, "wire_col0[0]" "wire_col0[0]" 7 198, 7 198 0, S_0x136e90850;
 .timescale 0 0;
P_0x6000020d4c40 .param/l "row" 1 7 198, +C4<00>;
L_0x600001e9cfc0 .functor BUFZ 8, v0x6000007ac870_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x136e72740 .scope generate, "wire_col0[1]" "wire_col0[1]" 7 198, 7 198 0, S_0x136e90850;
 .timescale 0 0;
P_0x6000020d4cc0 .param/l "row" 1 7 198, +C4<01>;
L_0x600001e9ce70 .functor BUFZ 8, v0x6000007acb40_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x136e728b0 .scope generate, "wire_col0[2]" "wire_col0[2]" 7 198, 7 198 0, S_0x136e90850;
 .timescale 0 0;
P_0x6000020d4d40 .param/l "row" 1 7 198, +C4<010>;
L_0x600001e9cee0 .functor BUFZ 8, v0x6000007ace10_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x136e700f0 .scope generate, "wire_col0[3]" "wire_col0[3]" 7 198, 7 198 0, S_0x136e90850;
 .timescale 0 0;
P_0x6000020d4dc0 .param/l "row" 1 7 198, +C4<011>;
L_0x600001e9cd90 .functor BUFZ 8, v0x6000007ad0e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x136e70260 .scope generate, "wire_output[0]" "wire_output[0]" 7 279, 7 279 0, S_0x136e90850;
 .timescale 0 0;
P_0x6000020d4e40 .param/l "col" 1 7 279, +C4<00>;
L_0x600001e90380 .functor BUFZ 32, v0x6000007ac510_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000007b2ac0_0 .net *"_ivl_2", 31 0, L_0x600001e90380;  1 drivers
S_0x136e6daa0 .scope generate, "wire_output[1]" "wire_output[1]" 7 279, 7 279 0, S_0x136e90850;
 .timescale 0 0;
P_0x6000020d4ec0 .param/l "col" 1 7 279, +C4<01>;
L_0x600001e903f0 .functor BUFZ 32, v0x6000007ac630_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000007b2b50_0 .net *"_ivl_2", 31 0, L_0x600001e903f0;  1 drivers
S_0x136e6dc10 .scope generate, "wire_output[2]" "wire_output[2]" 7 279, 7 279 0, S_0x136e90850;
 .timescale 0 0;
P_0x6000020d4f40 .param/l "col" 1 7 279, +C4<010>;
L_0x600001e90460 .functor BUFZ 32, v0x6000007ac750_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000007b2be0_0 .net *"_ivl_2", 31 0, L_0x600001e90460;  1 drivers
S_0x136ea6540 .scope generate, "wire_output[3]" "wire_output[3]" 7 279, 7 279 0, S_0x136e90850;
 .timescale 0 0;
P_0x6000020d4fc0 .param/l "col" 1 7 279, +C4<011>;
L_0x600001e904d0 .functor BUFZ 32, L_0x600001e90310, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000007b2c70_0 .net *"_ivl_2", 31 0, L_0x600001e904d0;  1 drivers
S_0x136ea66b0 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 7 206, 7 206 0, S_0x136e90850;
 .timescale 0 0;
P_0x6000020d5040 .param/l "col" 1 7 206, +C4<00>;
S_0x136e99a20 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 7 206, 7 206 0, S_0x136e90850;
 .timescale 0 0;
P_0x6000020d50c0 .param/l "col" 1 7 206, +C4<01>;
S_0x136e99b90 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 7 206, 7 206 0, S_0x136e90850;
 .timescale 0 0;
P_0x6000020d5140 .param/l "col" 1 7 206, +C4<010>;
S_0x136e99d00 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 7 206, 7 206 0, S_0x136e90850;
 .timescale 0 0;
P_0x6000020d51c0 .param/l "col" 1 7 206, +C4<011>;
S_0x136e69180 .scope module, "sram_inst" "sram_subsystem" 4 480, 9 11 0, S_0x136e6b240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x136e692f0 .param/l "ADDR_WIDTH" 0 9 15, +C4<00000000000000000000000000010100>;
P_0x136e69330 .param/l "BANK_BITS" 1 9 69, +C4<00000000000000000000000000000010>;
P_0x136e69370 .param/l "BANK_DEPTH" 0 9 13, +C4<00000000000000000000000100000000>;
P_0x136e693b0 .param/l "DATA_WIDTH" 0 9 14, +C4<00000000000000000000000100000000>;
P_0x136e693f0 .param/l "NUM_BANKS" 0 9 12, +C4<00000000000000000000000000000100>;
P_0x136e69430 .param/l "WORD_BITS" 1 9 70, +C4<00000000000000000000000000001000>;
L_0x600001e91490 .functor BUFZ 256, v0x6000007b73c0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600001e91500 .functor BUFZ 256, v0x6000007b7f00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600001e91570 .functor BUFZ 256, v0x6000007b6d00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x6000007b62e0_0 .var/i "b", 31 0;
v0x6000007b6370 .array "bank_addr", 3 0, 7 0;
v0x6000007b6400_0 .net "bank_dma", 1 0, L_0x600000486760;  1 drivers
v0x6000007b6490_0 .var "bank_dma_d", 1 0;
v0x6000007b6520_0 .net "bank_mxu_a", 1 0, L_0x600000486580;  1 drivers
v0x6000007b65b0_0 .var "bank_mxu_a_d", 1 0;
v0x6000007b6640_0 .net "bank_mxu_o", 1 0, L_0x600000486620;  1 drivers
v0x6000007b66d0_0 .net "bank_mxu_w", 1 0, L_0x6000004864e0;  1 drivers
v0x6000007b6760_0 .var "bank_mxu_w_d", 1 0;
v0x6000007b67f0 .array "bank_rdata", 3 0;
v0x6000007b67f0_0 .net v0x6000007b67f0 0, 255 0, v0x6000007b4f30_0; 1 drivers
v0x6000007b67f0_1 .net v0x6000007b67f0 1, 255 0, v0x6000007b5440_0; 1 drivers
v0x6000007b67f0_2 .net v0x6000007b67f0 2, 255 0, v0x6000007b5950_0; 1 drivers
v0x6000007b67f0_3 .net v0x6000007b67f0 3, 255 0, v0x6000007b5e60_0; 1 drivers
v0x6000007b6880_0 .var "bank_re", 3 0;
v0x6000007b6910_0 .net "bank_vpu", 1 0, L_0x6000004866c0;  1 drivers
v0x6000007b69a0_0 .var "bank_vpu_d", 1 0;
v0x6000007b6a30 .array "bank_wdata", 3 0, 255 0;
v0x6000007b6ac0_0 .var "bank_we", 3 0;
v0x6000007b6b50_0 .net "clk", 0 0, v0x6000007cf720_0;  alias, 1 drivers
v0x6000007b6be0_0 .net "dma_addr", 19 0, v0x6000007a8e10_0;  alias, 1 drivers
v0x6000007b6c70_0 .net "dma_rdata", 255 0, L_0x600001e91570;  alias, 1 drivers
v0x6000007b6d00_0 .var "dma_rdata_reg", 255 0;
v0x6000007b6d90_0 .net "dma_re", 0 0, L_0x600001e90f50;  alias, 1 drivers
v0x6000007b6e20_0 .net "dma_ready", 0 0, L_0x600000486da0;  alias, 1 drivers
v0x6000007b6eb0_0 .net "dma_wdata", 255 0, L_0x600001e90e70;  alias, 1 drivers
v0x6000007b6f40_0 .net "dma_we", 0 0, L_0x600001e90ee0;  alias, 1 drivers
v0x6000007b6fd0_0 .var "grant_dma", 3 0;
v0x6000007b7060_0 .var "grant_mxu_a", 3 0;
v0x6000007b70f0_0 .var "grant_mxu_o", 3 0;
v0x6000007b7180_0 .var "grant_mxu_w", 3 0;
v0x6000007b7210_0 .var "grant_vpu", 3 0;
v0x6000007b72a0_0 .net "mxu_a_addr", 19 0, L_0x600000483980;  alias, 1 drivers
v0x6000007b7330_0 .net "mxu_a_rdata", 255 0, L_0x600001e91490;  alias, 1 drivers
v0x6000007b73c0_0 .var "mxu_a_rdata_reg", 255 0;
v0x6000007b7450_0 .net "mxu_a_re", 0 0, L_0x600000483a20;  alias, 1 drivers
v0x6000007b74e0_0 .net "mxu_a_ready", 0 0, L_0x600000486c60;  alias, 1 drivers
v0x6000007b7570_0 .net "mxu_o_addr", 19 0, L_0x600000483c00;  alias, 1 drivers
v0x6000007b7600_0 .net "mxu_o_ready", 0 0, L_0x600000486d00;  alias, 1 drivers
v0x6000007b7690_0 .net "mxu_o_wdata", 255 0, L_0x600000483de0;  alias, 1 drivers
v0x6000007b7720_0 .net "mxu_o_we", 0 0, L_0x600001e90930;  alias, 1 drivers
v0x6000007b77b0_0 .net "mxu_w_addr", 19 0, L_0x600000483700;  alias, 1 drivers
v0x6000007b7840_0 .net "mxu_w_rdata", 255 0, v0x6000007b78d0_0;  alias, 1 drivers
v0x6000007b78d0_0 .var "mxu_w_rdata_reg", 255 0;
v0x6000007b7960_0 .net "mxu_w_re", 0 0, L_0x6000004837a0;  alias, 1 drivers
v0x6000007b79f0_0 .net "mxu_w_ready", 0 0, L_0x600000486b20;  alias, 1 drivers
v0x6000007b7a80_0 .var "req_dma", 3 0;
v0x6000007b7b10_0 .var "req_mxu_a", 3 0;
v0x6000007b7ba0_0 .var "req_mxu_o", 3 0;
v0x6000007b7c30_0 .var "req_mxu_w", 3 0;
v0x6000007b7cc0_0 .var "req_vpu", 3 0;
v0x6000007b7d50_0 .net "rst_n", 0 0, v0x6000007c0120_0;  alias, 1 drivers
v0x6000007b7de0_0 .net "vpu_addr", 19 0, v0x6000007c9710_0;  alias, 1 drivers
v0x6000007b7e70_0 .net "vpu_rdata", 255 0, L_0x600001e91500;  alias, 1 drivers
v0x6000007b7f00_0 .var "vpu_rdata_reg", 255 0;
v0x6000007c8000_0 .net "vpu_re", 0 0, L_0x600001e90d20;  alias, 1 drivers
v0x6000007c8090_0 .net "vpu_ready", 0 0, L_0x600000486bc0;  alias, 1 drivers
v0x6000007c8120_0 .net "vpu_wdata", 255 0, L_0x600001e90c40;  alias, 1 drivers
v0x6000007c81b0_0 .net "vpu_we", 0 0, L_0x600001e90cb0;  alias, 1 drivers
v0x6000007c8240_0 .net "word_dma", 7 0, L_0x600000486a80;  1 drivers
v0x6000007c82d0_0 .net "word_mxu_a", 7 0, L_0x6000004868a0;  1 drivers
v0x6000007c8360_0 .net "word_mxu_o", 7 0, L_0x600000486940;  1 drivers
v0x6000007c83f0_0 .net "word_mxu_w", 7 0, L_0x600000486800;  1 drivers
v0x6000007c8480_0 .net "word_vpu", 7 0, L_0x6000004869e0;  1 drivers
E_0x6000020d59c0/0 .event anyedge, v0x6000007b6760_0, v0x6000007b4f30_0, v0x6000007b5440_0, v0x6000007b5950_0;
E_0x6000020d59c0/1 .event anyedge, v0x6000007b5e60_0, v0x6000007b65b0_0, v0x6000007b69a0_0, v0x6000007b6490_0;
E_0x6000020d59c0 .event/or E_0x6000020d59c0/0, E_0x6000020d59c0/1;
E_0x6000020d5a40/0 .event anyedge, v0x6000007b7c30_0, v0x6000007b7b10_0, v0x6000007b7ba0_0, v0x6000007b7cc0_0;
E_0x6000020d5a40/1 .event anyedge, v0x6000007b7a80_0, v0x6000007b7180_0, v0x6000007c83f0_0, v0x6000007b7060_0;
E_0x6000020d5a40/2 .event anyedge, v0x6000007c82d0_0, v0x6000007b70f0_0, v0x6000007c8360_0, v0x6000007b7690_0;
E_0x6000020d5a40/3 .event anyedge, v0x6000007b7210_0, v0x6000007c8480_0, v0x6000007c8120_0, v0x6000007c81b0_0;
E_0x6000020d5a40/4 .event anyedge, v0x6000007c8000_0, v0x6000007b6fd0_0, v0x6000007c8240_0, v0x6000007a90e0_0;
E_0x6000020d5a40/5 .event anyedge, v0x6000007a9200_0, v0x6000007a8f30_0;
E_0x6000020d5a40 .event/or E_0x6000020d5a40/0, E_0x6000020d5a40/1, E_0x6000020d5a40/2, E_0x6000020d5a40/3, E_0x6000020d5a40/4, E_0x6000020d5a40/5;
E_0x6000020d5a80/0 .event anyedge, v0x6000007b7960_0, v0x6000007b66d0_0, v0x6000007b7450_0, v0x6000007b6520_0;
E_0x6000020d5a80/1 .event anyedge, v0x6000007b7720_0, v0x6000007b6640_0, v0x6000007c81b0_0, v0x6000007c8000_0;
E_0x6000020d5a80/2 .event anyedge, v0x6000007b6910_0, v0x6000007a9200_0, v0x6000007a8f30_0, v0x6000007b6400_0;
E_0x6000020d5a80 .event/or E_0x6000020d5a80/0, E_0x6000020d5a80/1, E_0x6000020d5a80/2;
L_0x600000485fe0 .part v0x6000007b6ac0_0, 0, 1;
L_0x600000486080 .part v0x6000007b6880_0, 0, 1;
L_0x600000486120 .part v0x6000007b6ac0_0, 1, 1;
L_0x6000004861c0 .part v0x6000007b6880_0, 1, 1;
L_0x600000486260 .part v0x6000007b6ac0_0, 2, 1;
L_0x600000486300 .part v0x6000007b6880_0, 2, 1;
L_0x6000004863a0 .part v0x6000007b6ac0_0, 3, 1;
L_0x600000486440 .part v0x6000007b6880_0, 3, 1;
L_0x6000004864e0 .ufunc/vec4 TD_tb_e2e_gemm_random.dut.sram_inst.get_bank, 2, L_0x600000483700 (v0x6000007b60a0_0) S_0x136e9aae0;
L_0x600000486580 .ufunc/vec4 TD_tb_e2e_gemm_random.dut.sram_inst.get_bank, 2, L_0x600000483980 (v0x6000007b60a0_0) S_0x136e9aae0;
L_0x600000486620 .ufunc/vec4 TD_tb_e2e_gemm_random.dut.sram_inst.get_bank, 2, L_0x600000483c00 (v0x6000007b60a0_0) S_0x136e9aae0;
L_0x6000004866c0 .ufunc/vec4 TD_tb_e2e_gemm_random.dut.sram_inst.get_bank, 2, v0x6000007c9710_0 (v0x6000007b60a0_0) S_0x136e9aae0;
L_0x600000486760 .ufunc/vec4 TD_tb_e2e_gemm_random.dut.sram_inst.get_bank, 2, v0x6000007a8e10_0 (v0x6000007b60a0_0) S_0x136e9aae0;
L_0x600000486800 .ufunc/vec4 TD_tb_e2e_gemm_random.dut.sram_inst.get_word, 8, L_0x600000483700 (v0x6000007b61c0_0) S_0x136e9ac50;
L_0x6000004868a0 .ufunc/vec4 TD_tb_e2e_gemm_random.dut.sram_inst.get_word, 8, L_0x600000483980 (v0x6000007b61c0_0) S_0x136e9ac50;
L_0x600000486940 .ufunc/vec4 TD_tb_e2e_gemm_random.dut.sram_inst.get_word, 8, L_0x600000483c00 (v0x6000007b61c0_0) S_0x136e9ac50;
L_0x6000004869e0 .ufunc/vec4 TD_tb_e2e_gemm_random.dut.sram_inst.get_word, 8, v0x6000007c9710_0 (v0x6000007b61c0_0) S_0x136e9ac50;
L_0x600000486a80 .ufunc/vec4 TD_tb_e2e_gemm_random.dut.sram_inst.get_word, 8, v0x6000007a8e10_0 (v0x6000007b61c0_0) S_0x136e9ac50;
L_0x600000486b20 .part/v v0x6000007b7180_0, L_0x6000004864e0, 1;
L_0x600000486c60 .part/v v0x6000007b7060_0, L_0x600000486580, 1;
L_0x600000486d00 .part/v v0x6000007b70f0_0, L_0x600000486620, 1;
L_0x600000486bc0 .part/v v0x6000007b7210_0, L_0x6000004866c0, 1;
L_0x600000486da0 .part/v v0x6000007b6fd0_0, L_0x600000486760, 1;
S_0x136e6a2a0 .scope generate, "bank_gen[0]" "bank_gen[0]" 9 184, 9 184 0, S_0x136e69180;
 .timescale 0 0;
P_0x6000020d5ac0 .param/l "i" 1 9 184, +C4<00>;
S_0x136e6a410 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x136e6a2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600001b91f80 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600001b91fc0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x6000007b6370_0 .array/port v0x6000007b6370, 0;
v0x6000007b4cf0_0 .net "addr", 7 0, v0x6000007b6370_0;  1 drivers
v0x6000007b4d80_0 .net "clk", 0 0, v0x6000007cf720_0;  alias, 1 drivers
v0x6000007b4e10_0 .var/i "i", 31 0;
v0x6000007b4ea0 .array "mem", 255 0, 255 0;
v0x6000007b4f30_0 .var "rdata", 255 0;
v0x6000007b4fc0_0 .net "re", 0 0, L_0x600000486080;  1 drivers
v0x6000007b6a30_0 .array/port v0x6000007b6a30, 0;
v0x6000007b5050_0 .net "wdata", 255 0, v0x6000007b6a30_0;  1 drivers
v0x6000007b50e0_0 .net "we", 0 0, L_0x600000485fe0;  1 drivers
E_0x6000020d5bc0 .event posedge, v0x6000007a8090_0;
S_0x136ea0490 .scope generate, "bank_gen[1]" "bank_gen[1]" 9 184, 9 184 0, S_0x136e69180;
 .timescale 0 0;
P_0x6000020d5c40 .param/l "i" 1 9 184, +C4<01>;
S_0x136ea0600 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x136ea0490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600001b92b00 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600001b92b40 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x6000007b6370_1 .array/port v0x6000007b6370, 1;
v0x6000007b5200_0 .net "addr", 7 0, v0x6000007b6370_1;  1 drivers
v0x6000007b5290_0 .net "clk", 0 0, v0x6000007cf720_0;  alias, 1 drivers
v0x6000007b5320_0 .var/i "i", 31 0;
v0x6000007b53b0 .array "mem", 255 0, 255 0;
v0x6000007b5440_0 .var "rdata", 255 0;
v0x6000007b54d0_0 .net "re", 0 0, L_0x6000004861c0;  1 drivers
v0x6000007b6a30_1 .array/port v0x6000007b6a30, 1;
v0x6000007b5560_0 .net "wdata", 255 0, v0x6000007b6a30_1;  1 drivers
v0x6000007b55f0_0 .net "we", 0 0, L_0x600000486120;  1 drivers
S_0x136ea0770 .scope generate, "bank_gen[2]" "bank_gen[2]" 9 184, 9 184 0, S_0x136e69180;
 .timescale 0 0;
P_0x6000020d5d80 .param/l "i" 1 9 184, +C4<010>;
S_0x136e9a690 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x136ea0770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600001b92b80 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600001b92bc0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x6000007b6370_2 .array/port v0x6000007b6370, 2;
v0x6000007b5710_0 .net "addr", 7 0, v0x6000007b6370_2;  1 drivers
v0x6000007b57a0_0 .net "clk", 0 0, v0x6000007cf720_0;  alias, 1 drivers
v0x6000007b5830_0 .var/i "i", 31 0;
v0x6000007b58c0 .array "mem", 255 0, 255 0;
v0x6000007b5950_0 .var "rdata", 255 0;
v0x6000007b59e0_0 .net "re", 0 0, L_0x600000486300;  1 drivers
v0x6000007b6a30_2 .array/port v0x6000007b6a30, 2;
v0x6000007b5a70_0 .net "wdata", 255 0, v0x6000007b6a30_2;  1 drivers
v0x6000007b5b00_0 .net "we", 0 0, L_0x600000486260;  1 drivers
S_0x136e9a800 .scope generate, "bank_gen[3]" "bank_gen[3]" 9 184, 9 184 0, S_0x136e69180;
 .timescale 0 0;
P_0x6000020d5ec0 .param/l "i" 1 9 184, +C4<011>;
S_0x136e9a970 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x136e9a800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600001b92c00 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600001b92c40 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x6000007b6370_3 .array/port v0x6000007b6370, 3;
v0x6000007b5c20_0 .net "addr", 7 0, v0x6000007b6370_3;  1 drivers
v0x6000007b5cb0_0 .net "clk", 0 0, v0x6000007cf720_0;  alias, 1 drivers
v0x6000007b5d40_0 .var/i "i", 31 0;
v0x6000007b5dd0 .array "mem", 255 0, 255 0;
v0x6000007b5e60_0 .var "rdata", 255 0;
v0x6000007b5ef0_0 .net "re", 0 0, L_0x600000486440;  1 drivers
v0x6000007b6a30_3 .array/port v0x6000007b6a30, 3;
v0x6000007b5f80_0 .net "wdata", 255 0, v0x6000007b6a30_3;  1 drivers
v0x6000007b6010_0 .net "we", 0 0, L_0x6000004863a0;  1 drivers
S_0x136e9aae0 .scope function.vec4.s2, "get_bank" "get_bank" 9 73, 9 73 0, S_0x136e69180;
 .timescale 0 0;
v0x6000007b60a0_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x136e9aae0
TD_tb_e2e_gemm_random.dut.sram_inst.get_bank ;
    %load/vec4 v0x6000007b60a0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x6000007b60a0_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x136e9ac50 .scope function.vec4.s8, "get_word" "get_word" 9 81, 9 81 0, S_0x136e69180;
 .timescale 0 0;
v0x6000007b61c0_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x136e9ac50
TD_tb_e2e_gemm_random.dut.sram_inst.get_word ;
    %load/vec4 v0x6000007b61c0_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x136e9afc0 .scope module, "vpu_inst" "vector_unit" 4 407, 10 17 0, S_0x136e6b240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x137010000 .param/l "DATA_WIDTH" 0 10 19, +C4<00000000000000000000000000010000>;
P_0x137010040 .param/l "LANES" 0 10 18, +C4<00000000000000000000000000010000>;
P_0x137010080 .param/l "REDUCE_STAGES" 1 10 201, +C4<00000000000000000000000000000100>;
P_0x1370100c0 .param/l "SRAM_ADDR_W" 0 10 21, +C4<00000000000000000000000000010100>;
P_0x137010100 .param/l "S_DECODE" 1 10 112, C4<001>;
P_0x137010140 .param/l "S_DONE" 1 10 117, C4<110>;
P_0x137010180 .param/l "S_EXECUTE" 1 10 113, C4<010>;
P_0x1370101c0 .param/l "S_IDLE" 1 10 111, C4<000>;
P_0x137010200 .param/l "S_MEM_WAIT" 1 10 114, C4<011>;
P_0x137010240 .param/l "S_REDUCE" 1 10 115, C4<100>;
P_0x137010280 .param/l "S_WRITEBACK" 1 10 116, C4<101>;
P_0x1370102c0 .param/l "VOP_ADD" 1 10 78, C4<00000001>;
P_0x137010300 .param/l "VOP_BCAST" 1 10 92, C4<00110010>;
P_0x137010340 .param/l "VOP_GELU" 1 10 83, C4<00010001>;
P_0x137010380 .param/l "VOP_LOAD" 1 10 90, C4<00110000>;
P_0x1370103c0 .param/l "VOP_MADD" 1 10 81, C4<00000100>;
P_0x137010400 .param/l "VOP_MAX" 1 10 88, C4<00100001>;
P_0x137010440 .param/l "VOP_MIN" 1 10 89, C4<00100010>;
P_0x137010480 .param/l "VOP_MOV" 1 10 93, C4<00110011>;
P_0x1370104c0 .param/l "VOP_MUL" 1 10 80, C4<00000011>;
P_0x137010500 .param/l "VOP_RELU" 1 10 82, C4<00010000>;
P_0x137010540 .param/l "VOP_SIGMOID" 1 10 85, C4<00010011>;
P_0x137010580 .param/l "VOP_SILU" 1 10 84, C4<00010010>;
P_0x1370105c0 .param/l "VOP_STORE" 1 10 91, C4<00110001>;
P_0x137010600 .param/l "VOP_SUB" 1 10 79, C4<00000010>;
P_0x137010640 .param/l "VOP_SUM" 1 10 87, C4<00100000>;
P_0x137010680 .param/l "VOP_TANH" 1 10 86, C4<00010100>;
P_0x1370106c0 .param/l "VOP_ZERO" 1 10 94, C4<00110100>;
P_0x137010700 .param/l "VREG_COUNT" 0 10 20, +C4<00000000000000000000000000100000>;
L_0x600001e90a80 .functor BUFZ 256, L_0x6000004857c0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600001e90af0 .functor BUFZ 256, L_0x600000485900, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600001e90b60 .functor BUFZ 1, v0x6000007c8ea0_0, C4<0>, C4<0>, C4<0>;
L_0x600001e90c40 .functor BUFZ 256, v0x6000007c9a70_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600001e90cb0 .functor BUFZ 1, v0x6000007c9b90_0, C4<0>, C4<0>, C4<0>;
L_0x600001e90d20 .functor BUFZ 1, v0x6000007c98c0_0, C4<0>, C4<0>, C4<0>;
v0x6000007c8510_0 .net *"_ivl_48", 255 0, L_0x6000004857c0;  1 drivers
v0x6000007c85a0_0 .net *"_ivl_50", 6 0, L_0x600000485860;  1 drivers
L_0x13809a848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000007c8630_0 .net *"_ivl_53", 1 0, L_0x13809a848;  1 drivers
v0x6000007c86c0_0 .net *"_ivl_56", 255 0, L_0x600000485900;  1 drivers
v0x6000007c8750_0 .net *"_ivl_58", 6 0, L_0x6000004859a0;  1 drivers
L_0x13809a890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000007c87e0_0 .net *"_ivl_61", 1 0, L_0x13809a890;  1 drivers
L_0x13809a8d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000007c8870_0 .net/2u *"_ivl_64", 2 0, L_0x13809a8d8;  1 drivers
v0x6000007c8900_0 .var "addr_reg", 19 0;
v0x6000007c8990_0 .var "alu_result", 255 0;
v0x6000007c8a20_0 .net "clk", 0 0, v0x6000007cf720_0;  alias, 1 drivers
v0x6000007c8ab0_0 .net "cmd", 127 0, v0x6000007ac240_0;  alias, 1 drivers
v0x6000007c8b40_0 .net "cmd_done", 0 0, L_0x600001e90b60;  alias, 1 drivers
v0x6000007c8bd0_0 .net "cmd_ready", 0 0, L_0x600000485a40;  alias, 1 drivers
v0x6000007c8c60_0 .var "cmd_reg", 127 0;
v0x6000007c8cf0_0 .net "cmd_valid", 0 0, L_0x600001e9d500;  alias, 1 drivers
v0x6000007c8d80_0 .net "count", 15 0, L_0x600000485720;  1 drivers
v0x6000007c8e10_0 .var "count_reg", 15 0;
v0x6000007c8ea0_0 .var "done_reg", 0 0;
v0x6000007c8f30_0 .var "elem_count", 15 0;
v0x6000007c8fc0_0 .net "imm", 15 0, L_0x6000004855e0;  1 drivers
v0x6000007c9050_0 .var "imm_reg", 15 0;
v0x6000007c90e0_0 .var/i "lane", 31 0;
v0x6000007c9170 .array "lane_a", 15 0;
v0x6000007c9170_0 .net v0x6000007c9170 0, 15 0, L_0x600000483f20; 1 drivers
v0x6000007c9170_1 .net v0x6000007c9170 1, 15 0, L_0x600000484000; 1 drivers
v0x6000007c9170_2 .net v0x6000007c9170 2, 15 0, L_0x600000484140; 1 drivers
v0x6000007c9170_3 .net v0x6000007c9170 3, 15 0, L_0x600000484280; 1 drivers
v0x6000007c9170_4 .net v0x6000007c9170 4, 15 0, L_0x6000004843c0; 1 drivers
v0x6000007c9170_5 .net v0x6000007c9170 5, 15 0, L_0x600000484500; 1 drivers
v0x6000007c9170_6 .net v0x6000007c9170 6, 15 0, L_0x600000484640; 1 drivers
v0x6000007c9170_7 .net v0x6000007c9170 7, 15 0, L_0x600000484780; 1 drivers
v0x6000007c9170_8 .net v0x6000007c9170 8, 15 0, L_0x6000004848c0; 1 drivers
v0x6000007c9170_9 .net v0x6000007c9170 9, 15 0, L_0x600000484a00; 1 drivers
v0x6000007c9170_10 .net v0x6000007c9170 10, 15 0, L_0x600000484be0; 1 drivers
v0x6000007c9170_11 .net v0x6000007c9170 11, 15 0, L_0x600000484c80; 1 drivers
v0x6000007c9170_12 .net v0x6000007c9170 12, 15 0, L_0x600000484dc0; 1 drivers
v0x6000007c9170_13 .net v0x6000007c9170 13, 15 0, L_0x600000484f00; 1 drivers
v0x6000007c9170_14 .net v0x6000007c9170 14, 15 0, L_0x600000485040; 1 drivers
v0x6000007c9170_15 .net v0x6000007c9170 15, 15 0, L_0x600000485180; 1 drivers
v0x6000007c9200 .array "lane_b", 15 0;
v0x6000007c9200_0 .net v0x6000007c9200 0, 15 0, L_0x600000488640; 1 drivers
v0x6000007c9200_1 .net v0x6000007c9200 1, 15 0, L_0x6000004840a0; 1 drivers
v0x6000007c9200_2 .net v0x6000007c9200 2, 15 0, L_0x6000004841e0; 1 drivers
v0x6000007c9200_3 .net v0x6000007c9200 3, 15 0, L_0x600000484320; 1 drivers
v0x6000007c9200_4 .net v0x6000007c9200 4, 15 0, L_0x600000484460; 1 drivers
v0x6000007c9200_5 .net v0x6000007c9200 5, 15 0, L_0x6000004845a0; 1 drivers
v0x6000007c9200_6 .net v0x6000007c9200 6, 15 0, L_0x6000004846e0; 1 drivers
v0x6000007c9200_7 .net v0x6000007c9200 7, 15 0, L_0x600000484820; 1 drivers
v0x6000007c9200_8 .net v0x6000007c9200 8, 15 0, L_0x600000484960; 1 drivers
v0x6000007c9200_9 .net v0x6000007c9200 9, 15 0, L_0x600000484b40; 1 drivers
v0x6000007c9200_10 .net v0x6000007c9200 10, 15 0, L_0x600000484aa0; 1 drivers
v0x6000007c9200_11 .net v0x6000007c9200 11, 15 0, L_0x600000484d20; 1 drivers
v0x6000007c9200_12 .net v0x6000007c9200 12, 15 0, L_0x600000484e60; 1 drivers
v0x6000007c9200_13 .net v0x6000007c9200 13, 15 0, L_0x600000484fa0; 1 drivers
v0x6000007c9200_14 .net v0x6000007c9200 14, 15 0, L_0x6000004850e0; 1 drivers
v0x6000007c9200_15 .net v0x6000007c9200 15, 15 0, L_0x600000485220; 1 drivers
v0x6000007c9290 .array "lane_result", 15 0, 15 0;
v0x6000007c9320_0 .net "mem_addr", 19 0, L_0x600000485680;  1 drivers
v0x6000007c93b0_0 .var "mem_addr_reg", 19 0;
v0x6000007c9440_0 .net "opcode", 7 0, L_0x6000004852c0;  1 drivers
v0x6000007c94d0_0 .var "reduce_result", 15 0;
v0x6000007c9560 .array "reduce_tree", 79 0, 15 0;
v0x6000007c95f0_0 .net "rst_n", 0 0, v0x6000007c0120_0;  alias, 1 drivers
v0x6000007c9680_0 .net "sram_addr", 19 0, v0x6000007c9710_0;  alias, 1 drivers
v0x6000007c9710_0 .var "sram_addr_reg", 19 0;
v0x6000007c97a0_0 .net "sram_rdata", 255 0, L_0x600001e91500;  alias, 1 drivers
v0x6000007c9830_0 .net "sram_re", 0 0, L_0x600001e90d20;  alias, 1 drivers
v0x6000007c98c0_0 .var "sram_re_reg", 0 0;
v0x6000007c9950_0 .net "sram_ready", 0 0, L_0x600000486bc0;  alias, 1 drivers
v0x6000007c99e0_0 .net "sram_wdata", 255 0, L_0x600001e90c40;  alias, 1 drivers
v0x6000007c9a70_0 .var "sram_wdata_reg", 255 0;
v0x6000007c9b00_0 .net "sram_we", 0 0, L_0x600001e90cb0;  alias, 1 drivers
v0x6000007c9b90_0 .var "sram_we_reg", 0 0;
v0x6000007c9c20_0 .var/i "stage", 31 0;
v0x6000007c9cb0_0 .var "state", 2 0;
v0x6000007c9d40_0 .net "subop", 7 0, L_0x600000485360;  1 drivers
v0x6000007c9dd0_0 .var "subop_reg", 7 0;
v0x6000007c9e60_0 .net "vd", 4 0, L_0x600000485400;  1 drivers
v0x6000007c9ef0_0 .var "vd_reg", 4 0;
v0x6000007c9f80 .array "vrf", 31 0, 255 0;
v0x6000007ca010_0 .net "vs1", 4 0, L_0x6000004854a0;  1 drivers
v0x6000007ca0a0_0 .net "vs1_data", 255 0, L_0x600001e90a80;  1 drivers
v0x6000007ca130_0 .var "vs1_reg", 4 0;
v0x6000007ca1c0_0 .net "vs2", 4 0, L_0x600000485540;  1 drivers
v0x6000007ca250_0 .net "vs2_data", 255 0, L_0x600001e90af0;  1 drivers
v0x6000007ca2e0_0 .var "vs2_reg", 4 0;
E_0x6000020d67c0/0 .event anyedge, v0x6000007c9170_0, v0x6000007c9170_1, v0x6000007c9170_2, v0x6000007c9170_3;
E_0x6000020d67c0/1 .event anyedge, v0x6000007c9170_4, v0x6000007c9170_5, v0x6000007c9170_6, v0x6000007c9170_7;
E_0x6000020d67c0/2 .event anyedge, v0x6000007c9170_8, v0x6000007c9170_9, v0x6000007c9170_10, v0x6000007c9170_11;
E_0x6000020d67c0/3 .event anyedge, v0x6000007c9170_12, v0x6000007c9170_13, v0x6000007c9170_14, v0x6000007c9170_15;
v0x6000007c9560_0 .array/port v0x6000007c9560, 0;
v0x6000007c9560_1 .array/port v0x6000007c9560, 1;
v0x6000007c9560_2 .array/port v0x6000007c9560, 2;
E_0x6000020d67c0/4 .event anyedge, v0x6000007c9dd0_0, v0x6000007c9560_0, v0x6000007c9560_1, v0x6000007c9560_2;
v0x6000007c9560_3 .array/port v0x6000007c9560, 3;
v0x6000007c9560_4 .array/port v0x6000007c9560, 4;
v0x6000007c9560_5 .array/port v0x6000007c9560, 5;
v0x6000007c9560_6 .array/port v0x6000007c9560, 6;
E_0x6000020d67c0/5 .event anyedge, v0x6000007c9560_3, v0x6000007c9560_4, v0x6000007c9560_5, v0x6000007c9560_6;
v0x6000007c9560_7 .array/port v0x6000007c9560, 7;
v0x6000007c9560_8 .array/port v0x6000007c9560, 8;
v0x6000007c9560_9 .array/port v0x6000007c9560, 9;
v0x6000007c9560_10 .array/port v0x6000007c9560, 10;
E_0x6000020d67c0/6 .event anyedge, v0x6000007c9560_7, v0x6000007c9560_8, v0x6000007c9560_9, v0x6000007c9560_10;
v0x6000007c9560_11 .array/port v0x6000007c9560, 11;
v0x6000007c9560_12 .array/port v0x6000007c9560, 12;
v0x6000007c9560_13 .array/port v0x6000007c9560, 13;
v0x6000007c9560_14 .array/port v0x6000007c9560, 14;
E_0x6000020d67c0/7 .event anyedge, v0x6000007c9560_11, v0x6000007c9560_12, v0x6000007c9560_13, v0x6000007c9560_14;
v0x6000007c9560_15 .array/port v0x6000007c9560, 15;
v0x6000007c9560_16 .array/port v0x6000007c9560, 16;
v0x6000007c9560_17 .array/port v0x6000007c9560, 17;
v0x6000007c9560_18 .array/port v0x6000007c9560, 18;
E_0x6000020d67c0/8 .event anyedge, v0x6000007c9560_15, v0x6000007c9560_16, v0x6000007c9560_17, v0x6000007c9560_18;
v0x6000007c9560_19 .array/port v0x6000007c9560, 19;
v0x6000007c9560_20 .array/port v0x6000007c9560, 20;
v0x6000007c9560_21 .array/port v0x6000007c9560, 21;
v0x6000007c9560_22 .array/port v0x6000007c9560, 22;
E_0x6000020d67c0/9 .event anyedge, v0x6000007c9560_19, v0x6000007c9560_20, v0x6000007c9560_21, v0x6000007c9560_22;
v0x6000007c9560_23 .array/port v0x6000007c9560, 23;
v0x6000007c9560_24 .array/port v0x6000007c9560, 24;
v0x6000007c9560_25 .array/port v0x6000007c9560, 25;
v0x6000007c9560_26 .array/port v0x6000007c9560, 26;
E_0x6000020d67c0/10 .event anyedge, v0x6000007c9560_23, v0x6000007c9560_24, v0x6000007c9560_25, v0x6000007c9560_26;
v0x6000007c9560_27 .array/port v0x6000007c9560, 27;
v0x6000007c9560_28 .array/port v0x6000007c9560, 28;
v0x6000007c9560_29 .array/port v0x6000007c9560, 29;
v0x6000007c9560_30 .array/port v0x6000007c9560, 30;
E_0x6000020d67c0/11 .event anyedge, v0x6000007c9560_27, v0x6000007c9560_28, v0x6000007c9560_29, v0x6000007c9560_30;
v0x6000007c9560_31 .array/port v0x6000007c9560, 31;
v0x6000007c9560_32 .array/port v0x6000007c9560, 32;
v0x6000007c9560_33 .array/port v0x6000007c9560, 33;
v0x6000007c9560_34 .array/port v0x6000007c9560, 34;
E_0x6000020d67c0/12 .event anyedge, v0x6000007c9560_31, v0x6000007c9560_32, v0x6000007c9560_33, v0x6000007c9560_34;
v0x6000007c9560_35 .array/port v0x6000007c9560, 35;
v0x6000007c9560_36 .array/port v0x6000007c9560, 36;
v0x6000007c9560_37 .array/port v0x6000007c9560, 37;
v0x6000007c9560_38 .array/port v0x6000007c9560, 38;
E_0x6000020d67c0/13 .event anyedge, v0x6000007c9560_35, v0x6000007c9560_36, v0x6000007c9560_37, v0x6000007c9560_38;
v0x6000007c9560_39 .array/port v0x6000007c9560, 39;
v0x6000007c9560_40 .array/port v0x6000007c9560, 40;
v0x6000007c9560_41 .array/port v0x6000007c9560, 41;
v0x6000007c9560_42 .array/port v0x6000007c9560, 42;
E_0x6000020d67c0/14 .event anyedge, v0x6000007c9560_39, v0x6000007c9560_40, v0x6000007c9560_41, v0x6000007c9560_42;
v0x6000007c9560_43 .array/port v0x6000007c9560, 43;
v0x6000007c9560_44 .array/port v0x6000007c9560, 44;
v0x6000007c9560_45 .array/port v0x6000007c9560, 45;
v0x6000007c9560_46 .array/port v0x6000007c9560, 46;
E_0x6000020d67c0/15 .event anyedge, v0x6000007c9560_43, v0x6000007c9560_44, v0x6000007c9560_45, v0x6000007c9560_46;
v0x6000007c9560_47 .array/port v0x6000007c9560, 47;
v0x6000007c9560_48 .array/port v0x6000007c9560, 48;
v0x6000007c9560_49 .array/port v0x6000007c9560, 49;
v0x6000007c9560_50 .array/port v0x6000007c9560, 50;
E_0x6000020d67c0/16 .event anyedge, v0x6000007c9560_47, v0x6000007c9560_48, v0x6000007c9560_49, v0x6000007c9560_50;
v0x6000007c9560_51 .array/port v0x6000007c9560, 51;
v0x6000007c9560_52 .array/port v0x6000007c9560, 52;
v0x6000007c9560_53 .array/port v0x6000007c9560, 53;
v0x6000007c9560_54 .array/port v0x6000007c9560, 54;
E_0x6000020d67c0/17 .event anyedge, v0x6000007c9560_51, v0x6000007c9560_52, v0x6000007c9560_53, v0x6000007c9560_54;
v0x6000007c9560_55 .array/port v0x6000007c9560, 55;
v0x6000007c9560_56 .array/port v0x6000007c9560, 56;
v0x6000007c9560_57 .array/port v0x6000007c9560, 57;
v0x6000007c9560_58 .array/port v0x6000007c9560, 58;
E_0x6000020d67c0/18 .event anyedge, v0x6000007c9560_55, v0x6000007c9560_56, v0x6000007c9560_57, v0x6000007c9560_58;
v0x6000007c9560_59 .array/port v0x6000007c9560, 59;
v0x6000007c9560_60 .array/port v0x6000007c9560, 60;
v0x6000007c9560_61 .array/port v0x6000007c9560, 61;
v0x6000007c9560_62 .array/port v0x6000007c9560, 62;
E_0x6000020d67c0/19 .event anyedge, v0x6000007c9560_59, v0x6000007c9560_60, v0x6000007c9560_61, v0x6000007c9560_62;
v0x6000007c9560_63 .array/port v0x6000007c9560, 63;
v0x6000007c9560_64 .array/port v0x6000007c9560, 64;
v0x6000007c9560_65 .array/port v0x6000007c9560, 65;
v0x6000007c9560_66 .array/port v0x6000007c9560, 66;
E_0x6000020d67c0/20 .event anyedge, v0x6000007c9560_63, v0x6000007c9560_64, v0x6000007c9560_65, v0x6000007c9560_66;
v0x6000007c9560_67 .array/port v0x6000007c9560, 67;
v0x6000007c9560_68 .array/port v0x6000007c9560, 68;
v0x6000007c9560_69 .array/port v0x6000007c9560, 69;
v0x6000007c9560_70 .array/port v0x6000007c9560, 70;
E_0x6000020d67c0/21 .event anyedge, v0x6000007c9560_67, v0x6000007c9560_68, v0x6000007c9560_69, v0x6000007c9560_70;
v0x6000007c9560_71 .array/port v0x6000007c9560, 71;
v0x6000007c9560_72 .array/port v0x6000007c9560, 72;
v0x6000007c9560_73 .array/port v0x6000007c9560, 73;
v0x6000007c9560_74 .array/port v0x6000007c9560, 74;
E_0x6000020d67c0/22 .event anyedge, v0x6000007c9560_71, v0x6000007c9560_72, v0x6000007c9560_73, v0x6000007c9560_74;
v0x6000007c9560_75 .array/port v0x6000007c9560, 75;
v0x6000007c9560_76 .array/port v0x6000007c9560, 76;
v0x6000007c9560_77 .array/port v0x6000007c9560, 77;
v0x6000007c9560_78 .array/port v0x6000007c9560, 78;
E_0x6000020d67c0/23 .event anyedge, v0x6000007c9560_75, v0x6000007c9560_76, v0x6000007c9560_77, v0x6000007c9560_78;
v0x6000007c9560_79 .array/port v0x6000007c9560, 79;
E_0x6000020d67c0/24 .event anyedge, v0x6000007c9560_79;
E_0x6000020d67c0 .event/or E_0x6000020d67c0/0, E_0x6000020d67c0/1, E_0x6000020d67c0/2, E_0x6000020d67c0/3, E_0x6000020d67c0/4, E_0x6000020d67c0/5, E_0x6000020d67c0/6, E_0x6000020d67c0/7, E_0x6000020d67c0/8, E_0x6000020d67c0/9, E_0x6000020d67c0/10, E_0x6000020d67c0/11, E_0x6000020d67c0/12, E_0x6000020d67c0/13, E_0x6000020d67c0/14, E_0x6000020d67c0/15, E_0x6000020d67c0/16, E_0x6000020d67c0/17, E_0x6000020d67c0/18, E_0x6000020d67c0/19, E_0x6000020d67c0/20, E_0x6000020d67c0/21, E_0x6000020d67c0/22, E_0x6000020d67c0/23, E_0x6000020d67c0/24;
L_0x600000483f20 .part L_0x600001e90a80, 0, 16;
L_0x600000488640 .part L_0x600001e90af0, 0, 16;
L_0x600000484000 .part L_0x600001e90a80, 16, 16;
L_0x6000004840a0 .part L_0x600001e90af0, 16, 16;
L_0x600000484140 .part L_0x600001e90a80, 32, 16;
L_0x6000004841e0 .part L_0x600001e90af0, 32, 16;
L_0x600000484280 .part L_0x600001e90a80, 48, 16;
L_0x600000484320 .part L_0x600001e90af0, 48, 16;
L_0x6000004843c0 .part L_0x600001e90a80, 64, 16;
L_0x600000484460 .part L_0x600001e90af0, 64, 16;
L_0x600000484500 .part L_0x600001e90a80, 80, 16;
L_0x6000004845a0 .part L_0x600001e90af0, 80, 16;
L_0x600000484640 .part L_0x600001e90a80, 96, 16;
L_0x6000004846e0 .part L_0x600001e90af0, 96, 16;
L_0x600000484780 .part L_0x600001e90a80, 112, 16;
L_0x600000484820 .part L_0x600001e90af0, 112, 16;
L_0x6000004848c0 .part L_0x600001e90a80, 128, 16;
L_0x600000484960 .part L_0x600001e90af0, 128, 16;
L_0x600000484a00 .part L_0x600001e90a80, 144, 16;
L_0x600000484b40 .part L_0x600001e90af0, 144, 16;
L_0x600000484be0 .part L_0x600001e90a80, 160, 16;
L_0x600000484aa0 .part L_0x600001e90af0, 160, 16;
L_0x600000484c80 .part L_0x600001e90a80, 176, 16;
L_0x600000484d20 .part L_0x600001e90af0, 176, 16;
L_0x600000484dc0 .part L_0x600001e90a80, 192, 16;
L_0x600000484e60 .part L_0x600001e90af0, 192, 16;
L_0x600000484f00 .part L_0x600001e90a80, 208, 16;
L_0x600000484fa0 .part L_0x600001e90af0, 208, 16;
L_0x600000485040 .part L_0x600001e90a80, 224, 16;
L_0x6000004850e0 .part L_0x600001e90af0, 224, 16;
L_0x600000485180 .part L_0x600001e90a80, 240, 16;
L_0x600000485220 .part L_0x600001e90af0, 240, 16;
L_0x6000004852c0 .part v0x6000007ac240_0, 120, 8;
L_0x600000485360 .part v0x6000007ac240_0, 112, 8;
L_0x600000485400 .part v0x6000007ac240_0, 107, 5;
L_0x6000004854a0 .part v0x6000007ac240_0, 102, 5;
L_0x600000485540 .part v0x6000007ac240_0, 97, 5;
L_0x6000004855e0 .part v0x6000007ac240_0, 32, 16;
L_0x600000485680 .part v0x6000007ac240_0, 76, 20;
L_0x600000485720 .part v0x6000007ac240_0, 48, 16;
L_0x6000004857c0 .array/port v0x6000007c9f80, L_0x600000485860;
L_0x600000485860 .concat [ 5 2 0 0], v0x6000007ca130_0, L_0x13809a848;
L_0x600000485900 .array/port v0x6000007c9f80, L_0x6000004859a0;
L_0x6000004859a0 .concat [ 5 2 0 0], v0x6000007ca2e0_0, L_0x13809a890;
L_0x600000485a40 .cmp/eq 3, v0x6000007c9cb0_0, L_0x13809a8d8;
S_0x136e9b440 .scope generate, "lane_extract[0]" "lane_extract[0]" 10 137, 10 137 0, S_0x136e9afc0;
 .timescale 0 0;
P_0x6000020d6800 .param/l "i" 1 10 137, +C4<00>;
v0x6000007c9290_0 .array/port v0x6000007c9290, 0;
v0x6000007c9290_1 .array/port v0x6000007c9290, 1;
v0x6000007c9290_2 .array/port v0x6000007c9290, 2;
v0x6000007c9290_3 .array/port v0x6000007c9290, 3;
E_0x6000020d6880/0 .event anyedge, v0x6000007c9290_0, v0x6000007c9290_1, v0x6000007c9290_2, v0x6000007c9290_3;
v0x6000007c9290_4 .array/port v0x6000007c9290, 4;
v0x6000007c9290_5 .array/port v0x6000007c9290, 5;
v0x6000007c9290_6 .array/port v0x6000007c9290, 6;
v0x6000007c9290_7 .array/port v0x6000007c9290, 7;
E_0x6000020d6880/1 .event anyedge, v0x6000007c9290_4, v0x6000007c9290_5, v0x6000007c9290_6, v0x6000007c9290_7;
v0x6000007c9290_8 .array/port v0x6000007c9290, 8;
v0x6000007c9290_9 .array/port v0x6000007c9290, 9;
v0x6000007c9290_10 .array/port v0x6000007c9290, 10;
v0x6000007c9290_11 .array/port v0x6000007c9290, 11;
E_0x6000020d6880/2 .event anyedge, v0x6000007c9290_8, v0x6000007c9290_9, v0x6000007c9290_10, v0x6000007c9290_11;
v0x6000007c9290_12 .array/port v0x6000007c9290, 12;
v0x6000007c9290_13 .array/port v0x6000007c9290, 13;
v0x6000007c9290_14 .array/port v0x6000007c9290, 14;
v0x6000007c9290_15 .array/port v0x6000007c9290, 15;
E_0x6000020d6880/3 .event anyedge, v0x6000007c9290_12, v0x6000007c9290_13, v0x6000007c9290_14, v0x6000007c9290_15;
E_0x6000020d6880 .event/or E_0x6000020d6880/0, E_0x6000020d6880/1, E_0x6000020d6880/2, E_0x6000020d6880/3;
E_0x6000020d68c0/0 .event anyedge, v0x6000007c9dd0_0, v0x6000007c9170_0, v0x6000007c9170_1, v0x6000007c9170_2;
E_0x6000020d68c0/1 .event anyedge, v0x6000007c9170_3, v0x6000007c9170_4, v0x6000007c9170_5, v0x6000007c9170_6;
E_0x6000020d68c0/2 .event anyedge, v0x6000007c9170_7, v0x6000007c9170_8, v0x6000007c9170_9, v0x6000007c9170_10;
E_0x6000020d68c0/3 .event anyedge, v0x6000007c9170_11, v0x6000007c9170_12, v0x6000007c9170_13, v0x6000007c9170_14;
E_0x6000020d68c0/4 .event anyedge, v0x6000007c9170_15, v0x6000007c9200_0, v0x6000007c9200_1, v0x6000007c9200_2;
E_0x6000020d68c0/5 .event anyedge, v0x6000007c9200_3, v0x6000007c9200_4, v0x6000007c9200_5, v0x6000007c9200_6;
E_0x6000020d68c0/6 .event anyedge, v0x6000007c9200_7, v0x6000007c9200_8, v0x6000007c9200_9, v0x6000007c9200_10;
E_0x6000020d68c0/7 .event anyedge, v0x6000007c9200_11, v0x6000007c9200_12, v0x6000007c9200_13, v0x6000007c9200_14;
E_0x6000020d68c0/8 .event anyedge, v0x6000007c9200_15, v0x6000007c9050_0;
E_0x6000020d68c0 .event/or E_0x6000020d68c0/0, E_0x6000020d68c0/1, E_0x6000020d68c0/2, E_0x6000020d68c0/3, E_0x6000020d68c0/4, E_0x6000020d68c0/5, E_0x6000020d68c0/6, E_0x6000020d68c0/7, E_0x6000020d68c0/8;
S_0x136e9b5b0 .scope generate, "lane_extract[1]" "lane_extract[1]" 10 137, 10 137 0, S_0x136e9afc0;
 .timescale 0 0;
P_0x6000020d6900 .param/l "i" 1 10 137, +C4<01>;
S_0x136e9b720 .scope generate, "lane_extract[2]" "lane_extract[2]" 10 137, 10 137 0, S_0x136e9afc0;
 .timescale 0 0;
P_0x6000020d6980 .param/l "i" 1 10 137, +C4<010>;
S_0x136e9b890 .scope generate, "lane_extract[3]" "lane_extract[3]" 10 137, 10 137 0, S_0x136e9afc0;
 .timescale 0 0;
P_0x6000020d6a00 .param/l "i" 1 10 137, +C4<011>;
S_0x136e9ba00 .scope generate, "lane_extract[4]" "lane_extract[4]" 10 137, 10 137 0, S_0x136e9afc0;
 .timescale 0 0;
P_0x6000020d6ac0 .param/l "i" 1 10 137, +C4<0100>;
S_0x136e9bb70 .scope generate, "lane_extract[5]" "lane_extract[5]" 10 137, 10 137 0, S_0x136e9afc0;
 .timescale 0 0;
P_0x6000020d6b40 .param/l "i" 1 10 137, +C4<0101>;
S_0x136e9bce0 .scope generate, "lane_extract[6]" "lane_extract[6]" 10 137, 10 137 0, S_0x136e9afc0;
 .timescale 0 0;
P_0x6000020d6bc0 .param/l "i" 1 10 137, +C4<0110>;
S_0x136e9be50 .scope generate, "lane_extract[7]" "lane_extract[7]" 10 137, 10 137 0, S_0x136e9afc0;
 .timescale 0 0;
P_0x6000020d6c40 .param/l "i" 1 10 137, +C4<0111>;
S_0x136e9bfc0 .scope generate, "lane_extract[8]" "lane_extract[8]" 10 137, 10 137 0, S_0x136e9afc0;
 .timescale 0 0;
P_0x6000020d6a80 .param/l "i" 1 10 137, +C4<01000>;
S_0x136e9c130 .scope generate, "lane_extract[9]" "lane_extract[9]" 10 137, 10 137 0, S_0x136e9afc0;
 .timescale 0 0;
P_0x6000020d6d00 .param/l "i" 1 10 137, +C4<01001>;
S_0x136e9c2a0 .scope generate, "lane_extract[10]" "lane_extract[10]" 10 137, 10 137 0, S_0x136e9afc0;
 .timescale 0 0;
P_0x6000020d6d80 .param/l "i" 1 10 137, +C4<01010>;
S_0x136e9c410 .scope generate, "lane_extract[11]" "lane_extract[11]" 10 137, 10 137 0, S_0x136e9afc0;
 .timescale 0 0;
P_0x6000020d6e00 .param/l "i" 1 10 137, +C4<01011>;
S_0x136e9c580 .scope generate, "lane_extract[12]" "lane_extract[12]" 10 137, 10 137 0, S_0x136e9afc0;
 .timescale 0 0;
P_0x6000020d6e80 .param/l "i" 1 10 137, +C4<01100>;
S_0x136e9c6f0 .scope generate, "lane_extract[13]" "lane_extract[13]" 10 137, 10 137 0, S_0x136e9afc0;
 .timescale 0 0;
P_0x6000020d6f00 .param/l "i" 1 10 137, +C4<01101>;
S_0x136e9c860 .scope generate, "lane_extract[14]" "lane_extract[14]" 10 137, 10 137 0, S_0x136e9afc0;
 .timescale 0 0;
P_0x6000020d6f80 .param/l "i" 1 10 137, +C4<01110>;
S_0x136e9c9d0 .scope generate, "lane_extract[15]" "lane_extract[15]" 10 137, 10 137 0, S_0x136e9afc0;
 .timescale 0 0;
P_0x6000020d7000 .param/l "i" 1 10 137, +C4<01111>;
    .scope S_0x136e6ae00;
T_2 ;
    %wait E_0x6000020d2d40;
    %load/vec4 v0x6000007abba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000007aba80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000007abb10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000007ab9f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x6000007ab690_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x6000007aba80_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x6000007aba80_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x6000007aba80_0, 0;
T_2.2 ;
    %load/vec4 v0x6000007ac2d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x6000007abb10_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0x6000007abb10_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x6000007abb10_0, 0;
T_2.5 ;
    %load/vec4 v0x6000007aa9a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x6000007ab9f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x6000007ab9f0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x6000007ab9f0_0, 0;
T_2.8 ;
    %load/vec4 v0x6000007ab840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x6000007ab720_0;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %load/vec4 v0x6000007aba80_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000007aba80_0, 0;
T_2.11 ;
    %load/vec4 v0x6000007ac480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x6000007ac360_0;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %load/vec4 v0x6000007abb10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000007abb10_0, 0;
T_2.14 ;
    %load/vec4 v0x6000007aab50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.19, 9;
    %load/vec4 v0x6000007aaa30_0;
    %and;
T_2.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %load/vec4 v0x6000007ab9f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000007ab9f0_0, 0;
T_2.17 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x136e6ae00;
T_3 ;
    %wait E_0x6000020d2d40;
    %load/vec4 v0x6000007abba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000007abd50_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000007ab960_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000007ab210_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000007ab3c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000007aaf40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000007ab0f0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000007ab600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000007ab840_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000007ac240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000007ac480_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000007aa910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000007aab50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000007aac70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000007aad90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000007ac090_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000007aa6d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000007aa760_0, 0;
    %fork t_1, S_0x136e6a9c0;
    %jmp t_0;
    .scope S_0x136e6a9c0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000007a9440_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x6000007a9440_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x6000007a9440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000007ab450, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x6000007a9440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000007ab330, 0, 4;
    %load/vec4 v0x6000007a9440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000007a9440_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x136e6ae00;
t_0 %join;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x6000007ab840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x6000007ab720_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000007ab840_0, 0;
T_3.4 ;
    %load/vec4 v0x6000007ac480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.9, 9;
    %load/vec4 v0x6000007ac360_0;
    %and;
T_3.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000007ac480_0, 0;
T_3.7 ;
    %load/vec4 v0x6000007aab50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.12, 9;
    %load/vec4 v0x6000007aaa30_0;
    %and;
T_3.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000007aab50_0, 0;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000007aac70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000007ab0f0_0, 0;
    %load/vec4 v0x6000007abd50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000007abd50_0, 0;
    %jmp T_3.24;
T_3.13 ;
    %load/vec4 v0x6000007abc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.25, 8;
    %load/vec4 v0x6000007abcc0_0;
    %assign/vec4 v0x6000007ab960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000007ab3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000007aad90_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000007abd50_0, 0;
T_3.25 ;
    %jmp T_3.24;
T_3.14 ;
    %load/vec4 v0x6000007ab960_0;
    %assign/vec4 v0x6000007aaf40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000007ab0f0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000007abd50_0, 0;
    %jmp T_3.24;
T_3.15 ;
    %load/vec4 v0x6000007ab180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.27, 8;
    %load/vec4 v0x6000007aafd0_0;
    %assign/vec4 v0x6000007ab210_0, 0;
    %load/vec4 v0x6000007aafd0_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x6000007aa6d0_0, 0;
    %load/vec4 v0x6000007aafd0_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x6000007aa760_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x6000007abd50_0, 0;
T_3.27 ;
    %jmp T_3.24;
T_3.16 ;
    %load/vec4 v0x6000007aa6d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000007aad90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000007abd50_0, 0;
    %jmp T_3.39;
T_3.29 ;
    %load/vec4 v0x6000007ab960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000007ab960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000007abd50_0, 0;
    %jmp T_3.39;
T_3.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000007abd50_0, 0;
    %jmp T_3.39;
T_3.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000007abd50_0, 0;
    %jmp T_3.39;
T_3.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000007abd50_0, 0;
    %jmp T_3.39;
T_3.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x6000007abd50_0, 0;
    %jmp T_3.39;
T_3.34 ;
    %load/vec4 v0x6000007ab3c0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_3.40, 5;
    %load/vec4 v0x6000007ab960_0;
    %addi 1, 0, 20;
    %load/vec4 v0x6000007ab3c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000007ab450, 0, 4;
    %load/vec4 v0x6000007ab210_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x6000007ab3c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000007ab330, 0, 4;
    %load/vec4 v0x6000007ab3c0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x6000007ab3c0_0, 0;
    %load/vec4 v0x6000007ab960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000007ab960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000007abd50_0, 0;
    %jmp T_3.41;
T_3.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000007aad90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000007abd50_0, 0;
T_3.41 ;
    %jmp T_3.39;
T_3.35 ;
    %load/vec4 v0x6000007ab3c0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.42, 5;
    %load/vec4 v0x6000007ab3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000007ab330, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.44, 5;
    %load/vec4 v0x6000007ab3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000007ab330, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x6000007ab3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000007ab330, 0, 4;
    %load/vec4 v0x6000007ab3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000007ab450, 4;
    %assign/vec4 v0x6000007ab960_0, 0;
    %jmp T_3.45;
T_3.44 ;
    %load/vec4 v0x6000007ab3c0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x6000007ab3c0_0, 0;
    %load/vec4 v0x6000007ab960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000007ab960_0, 0;
T_3.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000007abd50_0, 0;
    %jmp T_3.43;
T_3.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000007aad90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000007abd50_0, 0;
T_3.43 ;
    %jmp T_3.39;
T_3.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000007ac090_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x6000007abd50_0, 0;
    %jmp T_3.39;
T_3.37 ;
    %load/vec4 v0x6000007aa520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000007aac70_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x6000007abd50_0, 0;
T_3.46 ;
    %jmp T_3.39;
T_3.39 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.17 ;
    %load/vec4 v0x6000007aa520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000007abd50_0, 0;
T_3.48 ;
    %jmp T_3.24;
T_3.18 ;
    %load/vec4 v0x6000007aa6d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %load/vec4 v0x6000007ab960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000007ab960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000007abd50_0, 0;
    %jmp T_3.54;
T_3.50 ;
    %load/vec4 v0x6000007ab210_0;
    %assign/vec4 v0x6000007ab600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000007ab840_0, 0;
    %load/vec4 v0x6000007ab720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.55, 8;
    %load/vec4 v0x6000007ab960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000007ab960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000007abd50_0, 0;
T_3.55 ;
    %jmp T_3.54;
T_3.51 ;
    %load/vec4 v0x6000007ab210_0;
    %assign/vec4 v0x6000007ac240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000007ac480_0, 0;
    %load/vec4 v0x6000007ac360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.57, 8;
    %load/vec4 v0x6000007ab960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000007ab960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000007abd50_0, 0;
T_3.57 ;
    %jmp T_3.54;
T_3.52 ;
    %load/vec4 v0x6000007ab210_0;
    %assign/vec4 v0x6000007aa910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000007aab50_0, 0;
    %load/vec4 v0x6000007aaa30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.59, 8;
    %load/vec4 v0x6000007ab960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000007ab960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000007abd50_0, 0;
T_3.59 ;
    %jmp T_3.54;
T_3.54 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.19 ;
    %load/vec4 v0x6000007aa760_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.64, 6;
    %load/vec4 v0x6000007ab960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000007ab960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000007abd50_0, 0;
    %jmp T_3.66;
T_3.61 ;
    %load/vec4 v0x6000007ab4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.67, 8;
    %load/vec4 v0x6000007ab960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000007ab960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000007abd50_0, 0;
T_3.67 ;
    %jmp T_3.66;
T_3.62 ;
    %load/vec4 v0x6000007ac120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.69, 8;
    %load/vec4 v0x6000007ab960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000007ab960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000007abd50_0, 0;
T_3.69 ;
    %jmp T_3.66;
T_3.63 ;
    %load/vec4 v0x6000007aa7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.71, 8;
    %load/vec4 v0x6000007ab960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000007ab960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000007abd50_0, 0;
T_3.71 ;
    %jmp T_3.66;
T_3.64 ;
    %load/vec4 v0x6000007aa520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.73, 8;
    %load/vec4 v0x6000007ab960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000007ab960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000007abd50_0, 0;
T_3.73 ;
    %jmp T_3.66;
T_3.66 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.20 ;
    %load/vec4 v0x6000007abe70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000007ac090_0, 0;
    %load/vec4 v0x6000007ab960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000007ab960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000007abd50_0, 0;
T_3.75 ;
    %jmp T_3.24;
T_3.21 ;
    %load/vec4 v0x6000007abc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.77, 8;
    %load/vec4 v0x6000007abcc0_0;
    %assign/vec4 v0x6000007ab960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000007ab3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000007aac70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000007abd50_0, 0;
T_3.77 ;
    %jmp T_3.24;
T_3.22 ;
    %load/vec4 v0x6000007abc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000007aad90_0, 0;
    %load/vec4 v0x6000007abcc0_0;
    %assign/vec4 v0x6000007ab960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000007ab3c0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000007abd50_0, 0;
T_3.79 ;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x136e73c90;
T_4 ;
    %wait E_0x6000020d2d40;
    %load/vec4 v0x6000007b46c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000007ac870_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x6000007b4750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007b47e0, 4;
    %assign/vec4 v0x6000007ac870_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x136e6eff0;
T_5 ;
    %wait E_0x6000020d2d40;
    %load/vec4 v0x6000007b46c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000007acab0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x6000007acab0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x6000007acab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000007aca20, 0, 4;
    %load/vec4 v0x6000007acab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000007acab0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000007acb40_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x6000007b4750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007b47e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000007aca20, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000007acab0_0, 0, 32;
T_5.6 ;
    %load/vec4 v0x6000007acab0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.7, 5;
    %load/vec4 v0x6000007acab0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000007aca20, 4;
    %ix/getv/s 3, v0x6000007acab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000007aca20, 0, 4;
    %load/vec4 v0x6000007acab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000007acab0_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007aca20, 4;
    %assign/vec4 v0x6000007acb40_0, 0;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x136e1cd60;
T_6 ;
    %wait E_0x6000020d2d40;
    %load/vec4 v0x6000007b46c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000007acd80_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x6000007acd80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x6000007acd80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000007accf0, 0, 4;
    %load/vec4 v0x6000007acd80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000007acd80_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000007ace10_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x6000007b4750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007b47e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000007accf0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000007acd80_0, 0, 32;
T_6.6 ;
    %load/vec4 v0x6000007acd80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.7, 5;
    %load/vec4 v0x6000007acd80_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000007accf0, 4;
    %ix/getv/s 3, v0x6000007acd80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000007accf0, 0, 4;
    %load/vec4 v0x6000007acd80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000007acd80_0, 0, 32;
    %jmp T_6.6;
T_6.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007accf0, 4;
    %assign/vec4 v0x6000007ace10_0, 0;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x136e20760;
T_7 ;
    %wait E_0x6000020d2d40;
    %load/vec4 v0x6000007b46c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000007ad050_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x6000007ad050_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x6000007ad050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000007acfc0, 0, 4;
    %load/vec4 v0x6000007ad050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000007ad050_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000007ad0e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x6000007b4750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007b47e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000007acfc0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000007ad050_0, 0, 32;
T_7.6 ;
    %load/vec4 v0x6000007ad050_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.7, 5;
    %load/vec4 v0x6000007ad050_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000007acfc0, 4;
    %ix/getv/s 3, v0x6000007ad050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000007acfc0, 0, 4;
    %load/vec4 v0x6000007ad050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000007ad050_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007acfc0, 4;
    %assign/vec4 v0x6000007ad0e0_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x136e0bc10;
T_8 ;
    %wait E_0x6000020d2d40;
    %load/vec4 v0x6000007adb90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000007add40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000007ad680_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000007ad5f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000007adb00_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x6000007ad8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x6000007adcb0_0;
    %assign/vec4 v0x6000007add40_0, 0;
T_8.2 ;
    %load/vec4 v0x6000007ad830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x6000007ad560_0;
    %assign/vec4 v0x6000007ad680_0, 0;
    %load/vec4 v0x6000007ad680_0;
    %assign/vec4 v0x6000007ad5f0_0, 0;
    %load/vec4 v0x6000007ad710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x6000007ad9e0_0;
    %assign/vec4 v0x6000007adb00_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x6000007ada70_0;
    %load/vec4 v0x6000007ad9e0_0;
    %add;
    %assign/vec4 v0x6000007adb00_0, 0;
T_8.7 ;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x136e19db0;
T_9 ;
    %wait E_0x6000020d2d40;
    %load/vec4 v0x6000007af0f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000007af2a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000007aebe0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000007aeb50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000007af060_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x6000007aee20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x6000007af210_0;
    %assign/vec4 v0x6000007af2a0_0, 0;
T_9.2 ;
    %load/vec4 v0x6000007aed90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x6000007aeac0_0;
    %assign/vec4 v0x6000007aebe0_0, 0;
    %load/vec4 v0x6000007aebe0_0;
    %assign/vec4 v0x6000007aeb50_0, 0;
    %load/vec4 v0x6000007aec70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x6000007aef40_0;
    %assign/vec4 v0x6000007af060_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x6000007aefd0_0;
    %load/vec4 v0x6000007aef40_0;
    %add;
    %assign/vec4 v0x6000007af060_0, 0;
T_9.7 ;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x136e1c210;
T_10 ;
    %wait E_0x6000020d2d40;
    %load/vec4 v0x6000007a06c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000007a0870_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000007a01b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000007a0120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000007a0630_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x6000007a03f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x6000007a07e0_0;
    %assign/vec4 v0x6000007a0870_0, 0;
T_10.2 ;
    %load/vec4 v0x6000007a0360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x6000007a0090_0;
    %assign/vec4 v0x6000007a01b0_0, 0;
    %load/vec4 v0x6000007a01b0_0;
    %assign/vec4 v0x6000007a0120_0, 0;
    %load/vec4 v0x6000007a0240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x6000007a0510_0;
    %assign/vec4 v0x6000007a0630_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x6000007a05a0_0;
    %load/vec4 v0x6000007a0510_0;
    %add;
    %assign/vec4 v0x6000007a0630_0, 0;
T_10.7 ;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x136e100b0;
T_11 ;
    %wait E_0x6000020d2d40;
    %load/vec4 v0x6000007a1c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000007a1dd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000007a1710_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000007a1680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000007a1b90_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x6000007a1950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x6000007a1d40_0;
    %assign/vec4 v0x6000007a1dd0_0, 0;
T_11.2 ;
    %load/vec4 v0x6000007a18c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x6000007a15f0_0;
    %assign/vec4 v0x6000007a1710_0, 0;
    %load/vec4 v0x6000007a1710_0;
    %assign/vec4 v0x6000007a1680_0, 0;
    %load/vec4 v0x6000007a17a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x6000007a1a70_0;
    %assign/vec4 v0x6000007a1b90_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x6000007a1b00_0;
    %load/vec4 v0x6000007a1a70_0;
    %add;
    %assign/vec4 v0x6000007a1b90_0, 0;
T_11.7 ;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x136e16100;
T_12 ;
    %wait E_0x6000020d2d40;
    %load/vec4 v0x6000007a3180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000007a3330_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000007a2c70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000007a2be0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000007a30f0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x6000007a2eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x6000007a32a0_0;
    %assign/vec4 v0x6000007a3330_0, 0;
T_12.2 ;
    %load/vec4 v0x6000007a2e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x6000007a2b50_0;
    %assign/vec4 v0x6000007a2c70_0, 0;
    %load/vec4 v0x6000007a2c70_0;
    %assign/vec4 v0x6000007a2be0_0, 0;
    %load/vec4 v0x6000007a2d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x6000007a2fd0_0;
    %assign/vec4 v0x6000007a30f0_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x6000007a3060_0;
    %load/vec4 v0x6000007a2fd0_0;
    %add;
    %assign/vec4 v0x6000007a30f0_0, 0;
T_12.7 ;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x136e97310;
T_13 ;
    %wait E_0x6000020d2d40;
    %load/vec4 v0x6000007a4750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000007a4900_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000007a4240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000007a41b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000007a46c0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x6000007a4480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x6000007a4870_0;
    %assign/vec4 v0x6000007a4900_0, 0;
T_13.2 ;
    %load/vec4 v0x6000007a43f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x6000007a4120_0;
    %assign/vec4 v0x6000007a4240_0, 0;
    %load/vec4 v0x6000007a4240_0;
    %assign/vec4 v0x6000007a41b0_0, 0;
    %load/vec4 v0x6000007a42d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x6000007a45a0_0;
    %assign/vec4 v0x6000007a46c0_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x6000007a4630_0;
    %load/vec4 v0x6000007a45a0_0;
    %add;
    %assign/vec4 v0x6000007a46c0_0, 0;
T_13.7 ;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x136e91950;
T_14 ;
    %wait E_0x6000020d2d40;
    %load/vec4 v0x6000007a5cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000007a5e60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000007a57a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000007a5710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000007a5c20_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x6000007a59e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x6000007a5dd0_0;
    %assign/vec4 v0x6000007a5e60_0, 0;
T_14.2 ;
    %load/vec4 v0x6000007a5950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x6000007a5680_0;
    %assign/vec4 v0x6000007a57a0_0, 0;
    %load/vec4 v0x6000007a57a0_0;
    %assign/vec4 v0x6000007a5710_0, 0;
    %load/vec4 v0x6000007a5830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x6000007a5b00_0;
    %assign/vec4 v0x6000007a5c20_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x6000007a5b90_0;
    %load/vec4 v0x6000007a5b00_0;
    %add;
    %assign/vec4 v0x6000007a5c20_0, 0;
T_14.7 ;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x136e8f300;
T_15 ;
    %wait E_0x6000020d2d40;
    %load/vec4 v0x6000007a7210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000007a73c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000007a6d00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000007a6c70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000007a7180_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x6000007a6f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x6000007a7330_0;
    %assign/vec4 v0x6000007a73c0_0, 0;
T_15.2 ;
    %load/vec4 v0x6000007a6eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x6000007a6be0_0;
    %assign/vec4 v0x6000007a6d00_0, 0;
    %load/vec4 v0x6000007a6d00_0;
    %assign/vec4 v0x6000007a6c70_0, 0;
    %load/vec4 v0x6000007a6d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x6000007a7060_0;
    %assign/vec4 v0x6000007a7180_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x6000007a70f0_0;
    %load/vec4 v0x6000007a7060_0;
    %add;
    %assign/vec4 v0x6000007a7180_0, 0;
T_15.7 ;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x136e8ce20;
T_16 ;
    %wait E_0x6000020d2d40;
    %load/vec4 v0x6000007b87e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000007b8990_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000007b82d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000007b8240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000007b8750_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x6000007b8510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x6000007b8900_0;
    %assign/vec4 v0x6000007b8990_0, 0;
T_16.2 ;
    %load/vec4 v0x6000007b8480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x6000007b81b0_0;
    %assign/vec4 v0x6000007b82d0_0, 0;
    %load/vec4 v0x6000007b82d0_0;
    %assign/vec4 v0x6000007b8240_0, 0;
    %load/vec4 v0x6000007b8360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x6000007b8630_0;
    %assign/vec4 v0x6000007b8750_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x6000007b86c0_0;
    %load/vec4 v0x6000007b8630_0;
    %add;
    %assign/vec4 v0x6000007b8750_0, 0;
T_16.7 ;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x136e8a7d0;
T_17 ;
    %wait E_0x6000020d2d40;
    %load/vec4 v0x6000007b9d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000007b9ef0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000007b9830_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000007b97a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000007b9cb0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x6000007b9a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x6000007b9e60_0;
    %assign/vec4 v0x6000007b9ef0_0, 0;
T_17.2 ;
    %load/vec4 v0x6000007b99e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x6000007b9710_0;
    %assign/vec4 v0x6000007b9830_0, 0;
    %load/vec4 v0x6000007b9830_0;
    %assign/vec4 v0x6000007b97a0_0, 0;
    %load/vec4 v0x6000007b98c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x6000007b9b90_0;
    %assign/vec4 v0x6000007b9cb0_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x6000007b9c20_0;
    %load/vec4 v0x6000007b9b90_0;
    %add;
    %assign/vec4 v0x6000007b9cb0_0, 0;
T_17.7 ;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x136e88180;
T_18 ;
    %wait E_0x6000020d2d40;
    %load/vec4 v0x6000007bb2a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000007bb450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000007bad90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000007bad00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000007bb210_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x6000007bafd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x6000007bb3c0_0;
    %assign/vec4 v0x6000007bb450_0, 0;
T_18.2 ;
    %load/vec4 v0x6000007baf40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x6000007bac70_0;
    %assign/vec4 v0x6000007bad90_0, 0;
    %load/vec4 v0x6000007bad90_0;
    %assign/vec4 v0x6000007bad00_0, 0;
    %load/vec4 v0x6000007bae20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x6000007bb0f0_0;
    %assign/vec4 v0x6000007bb210_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x6000007bb180_0;
    %load/vec4 v0x6000007bb0f0_0;
    %add;
    %assign/vec4 v0x6000007bb210_0, 0;
T_18.7 ;
T_18.4 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x136e85b30;
T_19 ;
    %wait E_0x6000020d2d40;
    %load/vec4 v0x6000007bc870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000007bca20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000007bc360_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000007bc2d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000007bc7e0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x6000007bc5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x6000007bc990_0;
    %assign/vec4 v0x6000007bca20_0, 0;
T_19.2 ;
    %load/vec4 v0x6000007bc510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x6000007bc240_0;
    %assign/vec4 v0x6000007bc360_0, 0;
    %load/vec4 v0x6000007bc360_0;
    %assign/vec4 v0x6000007bc2d0_0, 0;
    %load/vec4 v0x6000007bc3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x6000007bc6c0_0;
    %assign/vec4 v0x6000007bc7e0_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x6000007bc750_0;
    %load/vec4 v0x6000007bc6c0_0;
    %add;
    %assign/vec4 v0x6000007bc7e0_0, 0;
T_19.7 ;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x136e80d20;
T_20 ;
    %wait E_0x6000020d2d40;
    %load/vec4 v0x6000007bddd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000007bdf80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000007bd8c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000007bd830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000007bdd40_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x6000007bdb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x6000007bdef0_0;
    %assign/vec4 v0x6000007bdf80_0, 0;
T_20.2 ;
    %load/vec4 v0x6000007bda70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x6000007bd7a0_0;
    %assign/vec4 v0x6000007bd8c0_0, 0;
    %load/vec4 v0x6000007bd8c0_0;
    %assign/vec4 v0x6000007bd830_0, 0;
    %load/vec4 v0x6000007bd950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x6000007bdc20_0;
    %assign/vec4 v0x6000007bdd40_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x6000007bdcb0_0;
    %load/vec4 v0x6000007bdc20_0;
    %add;
    %assign/vec4 v0x6000007bdd40_0, 0;
T_20.7 ;
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x136e7e6d0;
T_21 ;
    %wait E_0x6000020d2d40;
    %load/vec4 v0x6000007bf330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000007bf4e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000007bee20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000007bed90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000007bf2a0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x6000007bf060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x6000007bf450_0;
    %assign/vec4 v0x6000007bf4e0_0, 0;
T_21.2 ;
    %load/vec4 v0x6000007befd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x6000007bed00_0;
    %assign/vec4 v0x6000007bee20_0, 0;
    %load/vec4 v0x6000007bee20_0;
    %assign/vec4 v0x6000007bed90_0, 0;
    %load/vec4 v0x6000007beeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x6000007bf180_0;
    %assign/vec4 v0x6000007bf2a0_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0x6000007bf210_0;
    %load/vec4 v0x6000007bf180_0;
    %add;
    %assign/vec4 v0x6000007bf2a0_0, 0;
T_21.7 ;
T_21.4 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x136e7c080;
T_22 ;
    %wait E_0x6000020d2d40;
    %load/vec4 v0x6000007b0900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000007b0ab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000007b03f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000007b0360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000007b0870_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x6000007b0630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x6000007b0a20_0;
    %assign/vec4 v0x6000007b0ab0_0, 0;
T_22.2 ;
    %load/vec4 v0x6000007b05a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x6000007b02d0_0;
    %assign/vec4 v0x6000007b03f0_0, 0;
    %load/vec4 v0x6000007b03f0_0;
    %assign/vec4 v0x6000007b0360_0, 0;
    %load/vec4 v0x6000007b0480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x6000007b0750_0;
    %assign/vec4 v0x6000007b0870_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x6000007b07e0_0;
    %load/vec4 v0x6000007b0750_0;
    %add;
    %assign/vec4 v0x6000007b0870_0, 0;
T_22.7 ;
T_22.4 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x136e74d90;
T_23 ;
    %wait E_0x6000020d2d40;
    %load/vec4 v0x6000007b1e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000007b2010_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000007b1950_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000007b18c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000007b1dd0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x6000007b1b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x6000007b1f80_0;
    %assign/vec4 v0x6000007b2010_0, 0;
T_23.2 ;
    %load/vec4 v0x6000007b1b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x6000007b1830_0;
    %assign/vec4 v0x6000007b1950_0, 0;
    %load/vec4 v0x6000007b1950_0;
    %assign/vec4 v0x6000007b18c0_0, 0;
    %load/vec4 v0x6000007b19e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x6000007b1cb0_0;
    %assign/vec4 v0x6000007b1dd0_0, 0;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x6000007b1d40_0;
    %load/vec4 v0x6000007b1cb0_0;
    %add;
    %assign/vec4 v0x6000007b1dd0_0, 0;
T_23.7 ;
T_23.4 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x136e86f10;
T_24 ;
    %wait E_0x6000020d2d40;
    %load/vec4 v0x6000007b46c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000007ac5a0_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x6000007ac5a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000007ac5a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000007ac510, 0, 4;
    %load/vec4 v0x6000007ac5a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000007ac5a0_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x6000007b4360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007b43f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000007ac510, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000007ac5a0_0, 0, 32;
T_24.6 ;
    %load/vec4 v0x6000007ac5a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.7, 5;
    %load/vec4 v0x6000007ac5a0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000007ac510, 4;
    %ix/getv/s 3, v0x6000007ac5a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000007ac510, 0, 4;
    %load/vec4 v0x6000007ac5a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000007ac5a0_0, 0, 32;
    %jmp T_24.6;
T_24.7 ;
T_24.4 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x136e82270;
T_25 ;
    %wait E_0x6000020d2d40;
    %load/vec4 v0x6000007b46c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000007ac6c0_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x6000007ac6c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000007ac6c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000007ac630, 0, 4;
    %load/vec4 v0x6000007ac6c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000007ac6c0_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x6000007b4360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007b43f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000007ac630, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000007ac6c0_0, 0, 32;
T_25.6 ;
    %load/vec4 v0x6000007ac6c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.7, 5;
    %load/vec4 v0x6000007ac6c0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000007ac630, 4;
    %ix/getv/s 3, v0x6000007ac6c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000007ac630, 0, 4;
    %load/vec4 v0x6000007ac6c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000007ac6c0_0, 0, 32;
    %jmp T_25.6;
T_25.7 ;
T_25.4 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x136e7d5d0;
T_26 ;
    %wait E_0x6000020d2d40;
    %load/vec4 v0x6000007b46c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000007ac7e0_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x6000007ac7e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000007ac7e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000007ac750, 0, 4;
    %load/vec4 v0x6000007ac7e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000007ac7e0_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x6000007b4360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007b43f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000007ac750, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000007ac7e0_0, 0, 32;
T_26.6 ;
    %load/vec4 v0x6000007ac7e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.7, 5;
    %load/vec4 v0x6000007ac7e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000007ac750, 4;
    %ix/getv/s 3, v0x6000007ac7e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000007ac750, 0, 4;
    %load/vec4 v0x6000007ac7e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000007ac7e0_0, 0, 32;
    %jmp T_26.6;
T_26.7 ;
T_26.4 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x136e90850;
T_27 ;
    %wait E_0x6000020d2d40;
    %load/vec4 v0x6000007b46c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000007b4990_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000007b4090_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x6000007b4a20_0;
    %assign/vec4 v0x6000007b4990_0, 0;
    %load/vec4 v0x6000007b4120_0;
    %assign/vec4 v0x6000007b4090_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x136e90850;
T_28 ;
    %wait E_0x6000020d3640;
    %load/vec4 v0x6000007b4990_0;
    %store/vec4 v0x6000007b4a20_0, 0, 3;
    %load/vec4 v0x6000007b4090_0;
    %store/vec4 v0x6000007b4120_0, 0, 16;
    %load/vec4 v0x6000007b4990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %jmp T_28.5;
T_28.0 ;
    %load/vec4 v0x6000007b4900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %load/vec4 v0x6000007b4bd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_28.9, 8;
T_28.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_28.9, 8;
 ; End of false expr.
    %blend;
T_28.9;
    %store/vec4 v0x6000007b4a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000007b4120_0, 0, 16;
T_28.6 ;
    %jmp T_28.5;
T_28.1 ;
    %load/vec4 v0x6000007b4bd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x6000007b4a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000007b4120_0, 0, 16;
T_28.10 ;
    %jmp T_28.5;
T_28.2 ;
    %load/vec4 v0x6000007b4090_0;
    %addi 1, 0, 16;
    %store/vec4 v0x6000007b4120_0, 0, 16;
    %load/vec4 v0x6000007b3e70_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x6000007b4090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x6000007b4a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000007b4120_0, 0, 16;
T_28.12 ;
    %jmp T_28.5;
T_28.3 ;
    %load/vec4 v0x6000007b4090_0;
    %addi 1, 0, 16;
    %store/vec4 v0x6000007b4120_0, 0, 16;
    %load/vec4 v0x6000007b42d0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x6000007b4090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x6000007b4a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000007b4120_0, 0, 16;
T_28.14 ;
    %jmp T_28.5;
T_28.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6000007b4a20_0, 0, 3;
    %jmp T_28.5;
T_28.5 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x136e9b440;
T_29 ;
    %wait E_0x6000020d68c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %load/vec4 v0x6000007c9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_29.9;
T_29.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9200, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_29.9;
T_29.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9200, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_29.9;
T_29.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9200, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_29.9;
T_29.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.11, 8;
T_29.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %jmp/0 T_29.11, 8;
 ; End of false expr.
    %blend;
T_29.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_29.9;
T_29.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.13, 8;
T_29.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %jmp/0 T_29.13, 8;
 ; End of false expr.
    %blend;
T_29.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_29.9;
T_29.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_29.9;
T_29.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_29.9;
T_29.7 ;
    %load/vec4 v0x6000007c9050_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_29.9;
T_29.9 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x136e9b440;
T_30 ;
    %wait E_0x6000020d6880;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9290, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000007c8990_0, 4, 16;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x136e9b5b0;
T_31 ;
    %wait E_0x6000020d68c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %load/vec4 v0x6000007c9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_31.9;
T_31.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9200, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_31.9;
T_31.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9200, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_31.9;
T_31.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9200, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_31.9;
T_31.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.11, 8;
T_31.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %jmp/0 T_31.11, 8;
 ; End of false expr.
    %blend;
T_31.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_31.9;
T_31.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.13, 8;
T_31.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %jmp/0 T_31.13, 8;
 ; End of false expr.
    %blend;
T_31.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_31.9;
T_31.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_31.9;
T_31.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_31.9;
T_31.7 ;
    %load/vec4 v0x6000007c9050_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_31.9;
T_31.9 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x136e9b5b0;
T_32 ;
    %wait E_0x6000020d6880;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9290, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000007c8990_0, 4, 16;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x136e9b720;
T_33 ;
    %wait E_0x6000020d68c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %load/vec4 v0x6000007c9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_33.9;
T_33.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9200, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_33.9;
T_33.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9200, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_33.9;
T_33.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9200, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_33.9;
T_33.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.11, 8;
T_33.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %jmp/0 T_33.11, 8;
 ; End of false expr.
    %blend;
T_33.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_33.9;
T_33.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.13, 8;
T_33.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %jmp/0 T_33.13, 8;
 ; End of false expr.
    %blend;
T_33.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_33.9;
T_33.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_33.9;
T_33.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_33.9;
T_33.7 ;
    %load/vec4 v0x6000007c9050_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_33.9;
T_33.9 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x136e9b720;
T_34 ;
    %wait E_0x6000020d6880;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9290, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000007c8990_0, 4, 16;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x136e9b890;
T_35 ;
    %wait E_0x6000020d68c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %load/vec4 v0x6000007c9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_35.9;
T_35.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9200, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_35.9;
T_35.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9200, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_35.9;
T_35.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9200, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_35.9;
T_35.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.11, 8;
T_35.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %jmp/0 T_35.11, 8;
 ; End of false expr.
    %blend;
T_35.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_35.9;
T_35.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.13, 8;
T_35.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %jmp/0 T_35.13, 8;
 ; End of false expr.
    %blend;
T_35.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_35.9;
T_35.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_35.9;
T_35.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_35.9;
T_35.7 ;
    %load/vec4 v0x6000007c9050_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_35.9;
T_35.9 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x136e9b890;
T_36 ;
    %wait E_0x6000020d6880;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9290, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000007c8990_0, 4, 16;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x136e9ba00;
T_37 ;
    %wait E_0x6000020d68c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %load/vec4 v0x6000007c9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_37.9;
T_37.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9200, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_37.9;
T_37.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9200, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_37.9;
T_37.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9200, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_37.9;
T_37.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.11, 8;
T_37.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %jmp/0 T_37.11, 8;
 ; End of false expr.
    %blend;
T_37.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_37.9;
T_37.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.13, 8;
T_37.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %jmp/0 T_37.13, 8;
 ; End of false expr.
    %blend;
T_37.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_37.9;
T_37.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_37.9;
T_37.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_37.9;
T_37.7 ;
    %load/vec4 v0x6000007c9050_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_37.9;
T_37.9 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x136e9ba00;
T_38 ;
    %wait E_0x6000020d6880;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9290, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000007c8990_0, 4, 16;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x136e9bb70;
T_39 ;
    %wait E_0x6000020d68c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %load/vec4 v0x6000007c9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_39.9;
T_39.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9200, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_39.9;
T_39.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9200, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_39.9;
T_39.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9200, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_39.9;
T_39.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.11, 8;
T_39.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %jmp/0 T_39.11, 8;
 ; End of false expr.
    %blend;
T_39.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_39.9;
T_39.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.13, 8;
T_39.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %jmp/0 T_39.13, 8;
 ; End of false expr.
    %blend;
T_39.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_39.9;
T_39.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_39.9;
T_39.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_39.9;
T_39.7 ;
    %load/vec4 v0x6000007c9050_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_39.9;
T_39.9 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x136e9bb70;
T_40 ;
    %wait E_0x6000020d6880;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9290, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000007c8990_0, 4, 16;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x136e9bce0;
T_41 ;
    %wait E_0x6000020d68c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %load/vec4 v0x6000007c9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_41.9;
T_41.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9200, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_41.9;
T_41.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9200, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_41.9;
T_41.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9200, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_41.9;
T_41.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.11, 8;
T_41.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %jmp/0 T_41.11, 8;
 ; End of false expr.
    %blend;
T_41.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_41.9;
T_41.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.13, 8;
T_41.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %jmp/0 T_41.13, 8;
 ; End of false expr.
    %blend;
T_41.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_41.9;
T_41.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_41.9;
T_41.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_41.9;
T_41.7 ;
    %load/vec4 v0x6000007c9050_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_41.9;
T_41.9 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x136e9bce0;
T_42 ;
    %wait E_0x6000020d6880;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9290, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000007c8990_0, 4, 16;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x136e9be50;
T_43 ;
    %wait E_0x6000020d68c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %load/vec4 v0x6000007c9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_43.9;
T_43.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9200, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_43.9;
T_43.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9200, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_43.9;
T_43.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9200, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_43.9;
T_43.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.11, 8;
T_43.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %jmp/0 T_43.11, 8;
 ; End of false expr.
    %blend;
T_43.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_43.9;
T_43.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.13, 8;
T_43.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %jmp/0 T_43.13, 8;
 ; End of false expr.
    %blend;
T_43.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_43.9;
T_43.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_43.9;
T_43.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_43.9;
T_43.7 ;
    %load/vec4 v0x6000007c9050_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_43.9;
T_43.9 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x136e9be50;
T_44 ;
    %wait E_0x6000020d6880;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9290, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000007c8990_0, 4, 16;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x136e9bfc0;
T_45 ;
    %wait E_0x6000020d68c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %load/vec4 v0x6000007c9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_45.9;
T_45.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9200, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_45.9;
T_45.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9200, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_45.9;
T_45.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9200, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_45.9;
T_45.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.11, 8;
T_45.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %jmp/0 T_45.11, 8;
 ; End of false expr.
    %blend;
T_45.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_45.9;
T_45.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.13, 8;
T_45.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %jmp/0 T_45.13, 8;
 ; End of false expr.
    %blend;
T_45.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_45.9;
T_45.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_45.9;
T_45.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_45.9;
T_45.7 ;
    %load/vec4 v0x6000007c9050_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_45.9;
T_45.9 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x136e9bfc0;
T_46 ;
    %wait E_0x6000020d6880;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9290, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000007c8990_0, 4, 16;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x136e9c130;
T_47 ;
    %wait E_0x6000020d68c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %load/vec4 v0x6000007c9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_47.9;
T_47.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9200, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_47.9;
T_47.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9200, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_47.9;
T_47.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9200, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_47.9;
T_47.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.11, 8;
T_47.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %jmp/0 T_47.11, 8;
 ; End of false expr.
    %blend;
T_47.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_47.9;
T_47.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.13, 8;
T_47.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %jmp/0 T_47.13, 8;
 ; End of false expr.
    %blend;
T_47.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_47.9;
T_47.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_47.9;
T_47.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_47.9;
T_47.7 ;
    %load/vec4 v0x6000007c9050_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_47.9;
T_47.9 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x136e9c130;
T_48 ;
    %wait E_0x6000020d6880;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9290, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000007c8990_0, 4, 16;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x136e9c2a0;
T_49 ;
    %wait E_0x6000020d68c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %load/vec4 v0x6000007c9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_49.9;
T_49.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9200, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_49.9;
T_49.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9200, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_49.9;
T_49.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9200, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_49.9;
T_49.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.11, 8;
T_49.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %jmp/0 T_49.11, 8;
 ; End of false expr.
    %blend;
T_49.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_49.9;
T_49.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.13, 8;
T_49.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %jmp/0 T_49.13, 8;
 ; End of false expr.
    %blend;
T_49.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_49.9;
T_49.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_49.9;
T_49.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_49.9;
T_49.7 ;
    %load/vec4 v0x6000007c9050_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_49.9;
T_49.9 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x136e9c2a0;
T_50 ;
    %wait E_0x6000020d6880;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9290, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000007c8990_0, 4, 16;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x136e9c410;
T_51 ;
    %wait E_0x6000020d68c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %load/vec4 v0x6000007c9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_51.9;
T_51.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9200, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_51.9;
T_51.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9200, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_51.9;
T_51.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9200, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_51.9;
T_51.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.11, 8;
T_51.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %jmp/0 T_51.11, 8;
 ; End of false expr.
    %blend;
T_51.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_51.9;
T_51.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.13, 8;
T_51.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %jmp/0 T_51.13, 8;
 ; End of false expr.
    %blend;
T_51.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_51.9;
T_51.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_51.9;
T_51.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_51.9;
T_51.7 ;
    %load/vec4 v0x6000007c9050_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_51.9;
T_51.9 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x136e9c410;
T_52 ;
    %wait E_0x6000020d6880;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9290, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000007c8990_0, 4, 16;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x136e9c580;
T_53 ;
    %wait E_0x6000020d68c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %load/vec4 v0x6000007c9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_53.9;
T_53.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9200, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_53.9;
T_53.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9200, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_53.9;
T_53.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9200, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_53.9;
T_53.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.11, 8;
T_53.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %jmp/0 T_53.11, 8;
 ; End of false expr.
    %blend;
T_53.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_53.9;
T_53.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.13, 8;
T_53.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %jmp/0 T_53.13, 8;
 ; End of false expr.
    %blend;
T_53.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_53.9;
T_53.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_53.9;
T_53.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_53.9;
T_53.7 ;
    %load/vec4 v0x6000007c9050_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_53.9;
T_53.9 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x136e9c580;
T_54 ;
    %wait E_0x6000020d6880;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9290, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000007c8990_0, 4, 16;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x136e9c6f0;
T_55 ;
    %wait E_0x6000020d68c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %load/vec4 v0x6000007c9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_55.9;
T_55.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9200, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_55.9;
T_55.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9200, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_55.9;
T_55.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9200, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_55.9;
T_55.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.11, 8;
T_55.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %jmp/0 T_55.11, 8;
 ; End of false expr.
    %blend;
T_55.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_55.9;
T_55.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.13, 8;
T_55.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %jmp/0 T_55.13, 8;
 ; End of false expr.
    %blend;
T_55.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_55.9;
T_55.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_55.9;
T_55.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_55.9;
T_55.7 ;
    %load/vec4 v0x6000007c9050_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_55.9;
T_55.9 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x136e9c6f0;
T_56 ;
    %wait E_0x6000020d6880;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9290, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000007c8990_0, 4, 16;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x136e9c860;
T_57 ;
    %wait E_0x6000020d68c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %load/vec4 v0x6000007c9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_57.9;
T_57.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9200, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_57.9;
T_57.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9200, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_57.9;
T_57.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9200, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_57.9;
T_57.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.11, 8;
T_57.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %jmp/0 T_57.11, 8;
 ; End of false expr.
    %blend;
T_57.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_57.9;
T_57.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.13, 8;
T_57.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %jmp/0 T_57.13, 8;
 ; End of false expr.
    %blend;
T_57.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_57.9;
T_57.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_57.9;
T_57.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_57.9;
T_57.7 ;
    %load/vec4 v0x6000007c9050_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_57.9;
T_57.9 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x136e9c860;
T_58 ;
    %wait E_0x6000020d6880;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9290, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000007c8990_0, 4, 16;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x136e9c9d0;
T_59 ;
    %wait E_0x6000020d68c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %load/vec4 v0x6000007c9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_59.9;
T_59.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9200, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_59.9;
T_59.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9200, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_59.9;
T_59.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9200, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_59.9;
T_59.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.11, 8;
T_59.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %jmp/0 T_59.11, 8;
 ; End of false expr.
    %blend;
T_59.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_59.9;
T_59.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.13, 8;
T_59.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %jmp/0 T_59.13, 8;
 ; End of false expr.
    %blend;
T_59.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_59.9;
T_59.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_59.9;
T_59.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_59.9;
T_59.7 ;
    %load/vec4 v0x6000007c9050_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007c9290, 4, 0;
    %jmp T_59.9;
T_59.9 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x136e9c9d0;
T_60 ;
    %wait E_0x6000020d6880;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9290, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000007c8990_0, 4, 16;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x136e9afc0;
T_61 ;
    %wait E_0x6000020d67c0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000007c90e0_0, 0, 32;
T_61.0 ;
    %load/vec4 v0x6000007c90e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_61.1, 5;
    %ix/getv/s 4, v0x6000007c90e0_0;
    %load/vec4a v0x6000007c9170, 4;
    %ix/getv/s 4, v0x6000007c90e0_0;
    %store/vec4a v0x6000007c9560, 4, 0;
    %load/vec4 v0x6000007c90e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000007c90e0_0, 0, 32;
    %jmp T_61.0;
T_61.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000007c9c20_0, 0, 32;
T_61.2 ;
    %load/vec4 v0x6000007c9c20_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_61.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000007c90e0_0, 0, 32;
T_61.4 ;
    %load/vec4 v0x6000007c90e0_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x6000007c9c20_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_61.5, 5;
    %load/vec4 v0x6000007c9dd0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_61.8, 6;
    %load/vec4 v0x6000007c9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000007c90e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000007c9560, 4;
    %load/vec4 v0x6000007c9c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000007c90e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000007c9560, 4, 0;
    %jmp T_61.10;
T_61.6 ;
    %load/vec4 v0x6000007c9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000007c90e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000007c9560, 4;
    %load/vec4 v0x6000007c9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000007c90e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000007c9560, 4;
    %add;
    %load/vec4 v0x6000007c9c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000007c90e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000007c9560, 4, 0;
    %jmp T_61.10;
T_61.7 ;
    %load/vec4 v0x6000007c9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000007c90e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000007c9560, 4;
    %load/vec4 v0x6000007c9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000007c90e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000007c9560, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.11, 8;
    %load/vec4 v0x6000007c9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000007c90e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000007c9560, 4;
    %jmp/1 T_61.12, 8;
T_61.11 ; End of true expr.
    %load/vec4 v0x6000007c9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000007c90e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000007c9560, 4;
    %jmp/0 T_61.12, 8;
 ; End of false expr.
    %blend;
T_61.12;
    %load/vec4 v0x6000007c9c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000007c90e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000007c9560, 4, 0;
    %jmp T_61.10;
T_61.8 ;
    %load/vec4 v0x6000007c9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000007c90e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000007c9560, 4;
    %load/vec4 v0x6000007c9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000007c90e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000007c9560, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.13, 8;
    %load/vec4 v0x6000007c9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000007c90e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000007c9560, 4;
    %jmp/1 T_61.14, 8;
T_61.13 ; End of true expr.
    %load/vec4 v0x6000007c9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000007c90e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000007c9560, 4;
    %jmp/0 T_61.14, 8;
 ; End of false expr.
    %blend;
T_61.14;
    %load/vec4 v0x6000007c9c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000007c90e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000007c9560, 4, 0;
    %jmp T_61.10;
T_61.10 ;
    %pop/vec4 1;
    %load/vec4 v0x6000007c90e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000007c90e0_0, 0, 32;
    %jmp T_61.4;
T_61.5 ;
    %load/vec4 v0x6000007c9c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000007c9c20_0, 0, 32;
    %jmp T_61.2;
T_61.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007c9560, 4;
    %store/vec4 v0x6000007c94d0_0, 0, 16;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x136e9afc0;
T_62 ;
    %wait E_0x6000020d2d40;
    %load/vec4 v0x6000007c95f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000007c9cb0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000007c8c60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000007c8f30_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000007c8900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000007c9b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000007c98c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000007c8ea0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000007c9dd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000007c9ef0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000007ca130_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000007ca2e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000007c9050_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000007c93b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000007c8e10_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000007c9b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000007c98c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000007c8ea0_0, 0;
    %load/vec4 v0x6000007c9cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_62.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_62.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_62.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_62.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_62.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000007c9cb0_0, 0;
    %jmp T_62.10;
T_62.2 ;
    %load/vec4 v0x6000007c8cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.11, 8;
    %load/vec4 v0x6000007c8ab0_0;
    %assign/vec4 v0x6000007c8c60_0, 0;
    %load/vec4 v0x6000007c9d40_0;
    %assign/vec4 v0x6000007c9dd0_0, 0;
    %load/vec4 v0x6000007c9e60_0;
    %assign/vec4 v0x6000007c9ef0_0, 0;
    %load/vec4 v0x6000007ca010_0;
    %assign/vec4 v0x6000007ca130_0, 0;
    %load/vec4 v0x6000007ca1c0_0;
    %assign/vec4 v0x6000007ca2e0_0, 0;
    %load/vec4 v0x6000007c8fc0_0;
    %assign/vec4 v0x6000007c9050_0, 0;
    %load/vec4 v0x6000007c9320_0;
    %assign/vec4 v0x6000007c93b0_0, 0;
    %load/vec4 v0x6000007c8d80_0;
    %assign/vec4 v0x6000007c8e10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x6000007c9cb0_0, 0;
T_62.11 ;
    %jmp T_62.10;
T_62.3 ;
    %load/vec4 v0x6000007c8e10_0;
    %assign/vec4 v0x6000007c8f30_0, 0;
    %load/vec4 v0x6000007c93b0_0;
    %assign/vec4 v0x6000007c8900_0, 0;
    %load/vec4 v0x6000007c9dd0_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_62.13, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_62.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_62.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_62.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_62.17, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x6000007c9cb0_0, 0;
    %jmp T_62.19;
T_62.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000007c98c0_0, 0;
    %load/vec4 v0x6000007c93b0_0;
    %assign/vec4 v0x6000007c9710_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000007c9cb0_0, 0;
    %jmp T_62.19;
T_62.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000007c9b90_0, 0;
    %load/vec4 v0x6000007c93b0_0;
    %assign/vec4 v0x6000007c9710_0, 0;
    %load/vec4 v0x6000007ca0a0_0;
    %assign/vec4 v0x6000007c9a70_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000007c9cb0_0, 0;
    %jmp T_62.19;
T_62.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000007c9cb0_0, 0;
    %jmp T_62.19;
T_62.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000007c9cb0_0, 0;
    %jmp T_62.19;
T_62.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000007c9cb0_0, 0;
    %jmp T_62.19;
T_62.19 ;
    %pop/vec4 1;
    %jmp T_62.10;
T_62.4 ;
    %load/vec4 v0x6000007c8990_0;
    %load/vec4 v0x6000007c9ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000007c9f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000007c9cb0_0, 0;
    %jmp T_62.10;
T_62.5 ;
    %load/vec4 v0x6000007c9950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.20, 8;
    %load/vec4 v0x6000007c9dd0_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_62.22, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x6000007c9cb0_0, 0;
    %jmp T_62.23;
T_62.22 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000007c9cb0_0, 0;
T_62.23 ;
T_62.20 ;
    %jmp T_62.10;
T_62.6 ;
    %load/vec4 v0x6000007c97a0_0;
    %load/vec4 v0x6000007c9ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000007c9f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000007c9cb0_0, 0;
    %jmp T_62.10;
T_62.7 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x6000007c94d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000007c9ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000007c9f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000007c9cb0_0, 0;
    %jmp T_62.10;
T_62.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000007c8ea0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000007c9cb0_0, 0;
    %jmp T_62.10;
T_62.10 ;
    %pop/vec4 1;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x136e950a0;
T_63 ;
    %wait E_0x6000020d2d40;
    %load/vec4 v0x6000007a8cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000007a9320_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000007a8b40_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000007a8bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000007a8360_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000007a8c60_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000007a83f0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000007a87e0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000007a8ab0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000007a8630_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000007a86c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000007a8900_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000007a8990_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x6000007a8480_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000007a8e10_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x6000007a9170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000007a9290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000007a8fc0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600000797450_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600000797060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000797570_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000797180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000797720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000797330_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600000797cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000797de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000007906c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000797b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000007a8510_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000007a9290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000007a8fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000007a8510_0, 0;
    %load/vec4 v0x6000007a9320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_63.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_63.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_63.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_63.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_63.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_63.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_63.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_63.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_63.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_63.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_63.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000007a9320_0, 0;
    %jmp T_63.17;
T_63.2 ;
    %load/vec4 v0x6000007a82d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.18, 8;
    %load/vec4 v0x6000007a93b0_0;
    %assign/vec4 v0x6000007a8b40_0, 0;
    %load/vec4 v0x6000007a85a0_0;
    %assign/vec4 v0x6000007a8630_0, 0;
    %load/vec4 v0x6000007a8870_0;
    %assign/vec4 v0x6000007a8900_0, 0;
    %load/vec4 v0x6000007a8000_0;
    %assign/vec4 v0x6000007a8c60_0, 0;
    %load/vec4 v0x600000790630_0;
    %assign/vec4 v0x6000007a83f0_0, 0;
    %load/vec4 v0x6000007a8750_0;
    %assign/vec4 v0x6000007a87e0_0, 0;
    %load/vec4 v0x6000007a8a20_0;
    %assign/vec4 v0x6000007a8ab0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000007a9320_0, 0;
T_63.18 ;
    %jmp T_63.17;
T_63.3 ;
    %load/vec4 v0x6000007a8630_0;
    %assign/vec4 v0x6000007a86c0_0, 0;
    %load/vec4 v0x6000007a8900_0;
    %assign/vec4 v0x6000007a8990_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000007a8bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000007a8360_0, 0;
    %load/vec4 v0x6000007a8b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.21, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x6000007a9320_0, 0;
    %jmp T_63.23;
T_63.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000007a9320_0, 0;
    %jmp T_63.23;
T_63.21 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000007a9320_0, 0;
    %jmp T_63.23;
T_63.23 ;
    %pop/vec4 1;
    %jmp T_63.17;
T_63.4 ;
    %load/vec4 v0x6000007a86c0_0;
    %assign/vec4 v0x600000797060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000797180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000797330_0, 0;
    %load/vec4 v0x600000797210_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.26, 9;
    %load/vec4 v0x600000797330_0;
    %and;
T_63.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000797330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000797b10_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x6000007a9320_0, 0;
T_63.24 ;
    %jmp T_63.17;
T_63.5 ;
    %load/vec4 v0x600000797ba0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.29, 9;
    %load/vec4 v0x600000797b10_0;
    %and;
T_63.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.27, 8;
    %load/vec4 v0x600000797960_0;
    %assign/vec4 v0x6000007a8480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000797b10_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000007a9320_0, 0;
T_63.27 ;
    %jmp T_63.17;
T_63.6 ;
    %load/vec4 v0x6000007a8990_0;
    %assign/vec4 v0x6000007a8e10_0, 0;
    %load/vec4 v0x6000007a8480_0;
    %assign/vec4 v0x6000007a9170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000007a9290_0, 0;
    %load/vec4 v0x6000007a9050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.30, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x6000007a9320_0, 0;
T_63.30 ;
    %jmp T_63.17;
T_63.7 ;
    %load/vec4 v0x6000007a8990_0;
    %assign/vec4 v0x6000007a8e10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000007a8fc0_0, 0;
    %load/vec4 v0x6000007a9050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.32, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x6000007a9320_0, 0;
T_63.32 ;
    %jmp T_63.17;
T_63.8 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x6000007a9320_0, 0;
    %jmp T_63.17;
T_63.9 ;
    %load/vec4 v0x6000007a8ea0_0;
    %assign/vec4 v0x6000007a8480_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x6000007a9320_0, 0;
    %jmp T_63.17;
T_63.10 ;
    %load/vec4 v0x6000007a86c0_0;
    %assign/vec4 v0x600000797450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000797570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000797720_0, 0;
    %load/vec4 v0x600000797600_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.36, 9;
    %load/vec4 v0x600000797720_0;
    %and;
T_63.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.34, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000797720_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x6000007a9320_0, 0;
T_63.34 ;
    %jmp T_63.17;
T_63.11 ;
    %load/vec4 v0x6000007a8480_0;
    %assign/vec4 v0x600000797cc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000797de0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000007906c0_0, 0;
    %load/vec4 v0x600000797e70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.39, 9;
    %load/vec4 v0x6000007906c0_0;
    %and;
T_63.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000007906c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000797de0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000007a9320_0, 0;
T_63.37 ;
    %jmp T_63.17;
T_63.12 ;
    %load/vec4 v0x6000007978d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.40, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x6000007a9320_0, 0;
T_63.40 ;
    %jmp T_63.17;
T_63.13 ;
    %load/vec4 v0x6000007a8360_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x6000007a8360_0, 0;
    %load/vec4 v0x6000007a86c0_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x6000007a86c0_0, 0;
    %load/vec4 v0x6000007a8990_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x6000007a8990_0, 0;
    %load/vec4 v0x6000007a83f0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x6000007a8360_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.42, 5;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x6000007a9320_0, 0;
    %jmp T_63.43;
T_63.42 ;
    %load/vec4 v0x6000007a8b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.45, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x6000007a9320_0, 0;
    %jmp T_63.47;
T_63.44 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000007a9320_0, 0;
    %jmp T_63.47;
T_63.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000007a9320_0, 0;
    %jmp T_63.47;
T_63.47 ;
    %pop/vec4 1;
T_63.43 ;
    %jmp T_63.17;
T_63.14 ;
    %load/vec4 v0x6000007a8bd0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x6000007a8bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000007a8360_0, 0;
    %load/vec4 v0x6000007a8c60_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x6000007a8bd0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.48, 5;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x6000007a9320_0, 0;
    %jmp T_63.49;
T_63.48 ;
    %load/vec4 v0x6000007a8630_0;
    %load/vec4 v0x6000007a8bd0_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x6000007a87e0_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x6000007a86c0_0, 0;
    %load/vec4 v0x6000007a8900_0;
    %load/vec4 v0x6000007a8bd0_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x6000007a8ab0_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x6000007a8990_0, 0;
    %load/vec4 v0x6000007a8b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.51, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x6000007a9320_0, 0;
    %jmp T_63.53;
T_63.50 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000007a9320_0, 0;
    %jmp T_63.53;
T_63.51 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000007a9320_0, 0;
    %jmp T_63.53;
T_63.53 ;
    %pop/vec4 1;
T_63.49 ;
    %jmp T_63.17;
T_63.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000007a8510_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000007a9320_0, 0;
    %jmp T_63.17;
T_63.17 ;
    %pop/vec4 1;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x136e6a410;
T_64 ;
    %wait E_0x6000020d5bc0;
    %load/vec4 v0x6000007b50e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %load/vec4 v0x6000007b5050_0;
    %load/vec4 v0x6000007b4cf0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000007b4ea0, 0, 4;
T_64.0 ;
    %load/vec4 v0x6000007b4fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0x6000007b4cf0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000007b4ea0, 4;
    %assign/vec4 v0x6000007b4f30_0, 0;
T_64.2 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x136e6a410;
T_65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000007b4e10_0, 0, 32;
T_65.0 ;
    %load/vec4 v0x6000007b4e10_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_65.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000007b4e10_0;
    %store/vec4a v0x6000007b4ea0, 4, 0;
    %load/vec4 v0x6000007b4e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000007b4e10_0, 0, 32;
    %jmp T_65.0;
T_65.1 ;
    %end;
    .thread T_65;
    .scope S_0x136ea0600;
T_66 ;
    %wait E_0x6000020d5bc0;
    %load/vec4 v0x6000007b55f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x6000007b5560_0;
    %load/vec4 v0x6000007b5200_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000007b53b0, 0, 4;
T_66.0 ;
    %load/vec4 v0x6000007b54d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0x6000007b5200_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000007b53b0, 4;
    %assign/vec4 v0x6000007b5440_0, 0;
T_66.2 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x136ea0600;
T_67 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000007b5320_0, 0, 32;
T_67.0 ;
    %load/vec4 v0x6000007b5320_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_67.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000007b5320_0;
    %store/vec4a v0x6000007b53b0, 4, 0;
    %load/vec4 v0x6000007b5320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000007b5320_0, 0, 32;
    %jmp T_67.0;
T_67.1 ;
    %end;
    .thread T_67;
    .scope S_0x136e9a690;
T_68 ;
    %wait E_0x6000020d5bc0;
    %load/vec4 v0x6000007b5b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0x6000007b5a70_0;
    %load/vec4 v0x6000007b5710_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000007b58c0, 0, 4;
T_68.0 ;
    %load/vec4 v0x6000007b59e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x6000007b5710_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000007b58c0, 4;
    %assign/vec4 v0x6000007b5950_0, 0;
T_68.2 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x136e9a690;
T_69 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000007b5830_0, 0, 32;
T_69.0 ;
    %load/vec4 v0x6000007b5830_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_69.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000007b5830_0;
    %store/vec4a v0x6000007b58c0, 4, 0;
    %load/vec4 v0x6000007b5830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000007b5830_0, 0, 32;
    %jmp T_69.0;
T_69.1 ;
    %end;
    .thread T_69;
    .scope S_0x136e9a970;
T_70 ;
    %wait E_0x6000020d5bc0;
    %load/vec4 v0x6000007b6010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x6000007b5f80_0;
    %load/vec4 v0x6000007b5c20_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000007b5dd0, 0, 4;
T_70.0 ;
    %load/vec4 v0x6000007b5ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x6000007b5c20_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000007b5dd0, 4;
    %assign/vec4 v0x6000007b5e60_0, 0;
T_70.2 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x136e9a970;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000007b5d40_0, 0, 32;
T_71.0 ;
    %load/vec4 v0x6000007b5d40_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_71.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000007b5d40_0;
    %store/vec4a v0x6000007b5dd0, 4, 0;
    %load/vec4 v0x6000007b5d40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000007b5d40_0, 0, 32;
    %jmp T_71.0;
T_71.1 ;
    %end;
    .thread T_71;
    .scope S_0x136e69180;
T_72 ;
    %wait E_0x6000020d5a80;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000007b62e0_0, 0, 32;
T_72.0 ;
    %load/vec4 v0x6000007b62e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_72.1, 5;
    %load/vec4 v0x6000007b7960_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.2, 8;
    %load/vec4 v0x6000007b66d0_0;
    %pad/u 32;
    %load/vec4 v0x6000007b62e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.2;
    %ix/getv/s 4, v0x6000007b62e0_0;
    %store/vec4 v0x6000007b7c30_0, 4, 1;
    %load/vec4 v0x6000007b7450_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.3, 8;
    %load/vec4 v0x6000007b6520_0;
    %pad/u 32;
    %load/vec4 v0x6000007b62e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.3;
    %ix/getv/s 4, v0x6000007b62e0_0;
    %store/vec4 v0x6000007b7b10_0, 4, 1;
    %load/vec4 v0x6000007b7720_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.4, 8;
    %load/vec4 v0x6000007b6640_0;
    %pad/u 32;
    %load/vec4 v0x6000007b62e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.4;
    %ix/getv/s 4, v0x6000007b62e0_0;
    %store/vec4 v0x6000007b7ba0_0, 4, 1;
    %load/vec4 v0x6000007c81b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.6, 8;
    %load/vec4 v0x6000007c8000_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.6;
    %flag_get/vec4 8;
    %jmp/0 T_72.5, 8;
    %load/vec4 v0x6000007b6910_0;
    %pad/u 32;
    %load/vec4 v0x6000007b62e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.5;
    %ix/getv/s 4, v0x6000007b62e0_0;
    %store/vec4 v0x6000007b7cc0_0, 4, 1;
    %load/vec4 v0x6000007b6f40_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.8, 8;
    %load/vec4 v0x6000007b6d90_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.8;
    %flag_get/vec4 8;
    %jmp/0 T_72.7, 8;
    %load/vec4 v0x6000007b6400_0;
    %pad/u 32;
    %load/vec4 v0x6000007b62e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.7;
    %ix/getv/s 4, v0x6000007b62e0_0;
    %store/vec4 v0x6000007b7a80_0, 4, 1;
    %load/vec4 v0x6000007b62e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000007b62e0_0, 0, 32;
    %jmp T_72.0;
T_72.1 ;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x136e69180;
T_73 ;
    %wait E_0x6000020d5a40;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000007b62e0_0, 0, 32;
T_73.0 ;
    %load/vec4 v0x6000007b62e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_73.1, 5;
    %load/vec4 v0x6000007b7c30_0;
    %load/vec4 v0x6000007b62e0_0;
    %part/s 1;
    %ix/getv/s 4, v0x6000007b62e0_0;
    %store/vec4 v0x6000007b7180_0, 4, 1;
    %load/vec4 v0x6000007b7b10_0;
    %load/vec4 v0x6000007b62e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.2, 8;
    %load/vec4 v0x6000007b7c30_0;
    %load/vec4 v0x6000007b62e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.2;
    %ix/getv/s 4, v0x6000007b62e0_0;
    %store/vec4 v0x6000007b7060_0, 4, 1;
    %load/vec4 v0x6000007b7ba0_0;
    %load/vec4 v0x6000007b62e0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.4, 9;
    %load/vec4 v0x6000007b7c30_0;
    %load/vec4 v0x6000007b62e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.3, 8;
    %load/vec4 v0x6000007b7b10_0;
    %load/vec4 v0x6000007b62e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.3;
    %ix/getv/s 4, v0x6000007b62e0_0;
    %store/vec4 v0x6000007b70f0_0, 4, 1;
    %load/vec4 v0x6000007b7cc0_0;
    %load/vec4 v0x6000007b62e0_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.7, 10;
    %load/vec4 v0x6000007b7c30_0;
    %load/vec4 v0x6000007b62e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.6, 9;
    %load/vec4 v0x6000007b7b10_0;
    %load/vec4 v0x6000007b62e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.5, 8;
    %load/vec4 v0x6000007b7ba0_0;
    %load/vec4 v0x6000007b62e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.5;
    %ix/getv/s 4, v0x6000007b62e0_0;
    %store/vec4 v0x6000007b7210_0, 4, 1;
    %load/vec4 v0x6000007b7a80_0;
    %load/vec4 v0x6000007b62e0_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_73.11, 11;
    %load/vec4 v0x6000007b7c30_0;
    %load/vec4 v0x6000007b62e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.10, 10;
    %load/vec4 v0x6000007b7b10_0;
    %load/vec4 v0x6000007b62e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.9, 9;
    %load/vec4 v0x6000007b7ba0_0;
    %load/vec4 v0x6000007b62e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.8, 8;
    %load/vec4 v0x6000007b7cc0_0;
    %load/vec4 v0x6000007b62e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.8;
    %ix/getv/s 4, v0x6000007b62e0_0;
    %store/vec4 v0x6000007b6fd0_0, 4, 1;
    %load/vec4 v0x6000007b7180_0;
    %load/vec4 v0x6000007b62e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.12, 8;
    %load/vec4 v0x6000007c83f0_0;
    %ix/getv/s 4, v0x6000007b62e0_0;
    %store/vec4a v0x6000007b6370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000007b62e0_0;
    %store/vec4a v0x6000007b6a30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000007b62e0_0;
    %store/vec4 v0x6000007b6ac0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000007b62e0_0;
    %store/vec4 v0x6000007b6880_0, 4, 1;
    %jmp T_73.13;
T_73.12 ;
    %load/vec4 v0x6000007b7060_0;
    %load/vec4 v0x6000007b62e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.14, 8;
    %load/vec4 v0x6000007c82d0_0;
    %ix/getv/s 4, v0x6000007b62e0_0;
    %store/vec4a v0x6000007b6370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000007b62e0_0;
    %store/vec4a v0x6000007b6a30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000007b62e0_0;
    %store/vec4 v0x6000007b6ac0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000007b62e0_0;
    %store/vec4 v0x6000007b6880_0, 4, 1;
    %jmp T_73.15;
T_73.14 ;
    %load/vec4 v0x6000007b70f0_0;
    %load/vec4 v0x6000007b62e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.16, 8;
    %load/vec4 v0x6000007c8360_0;
    %ix/getv/s 4, v0x6000007b62e0_0;
    %store/vec4a v0x6000007b6370, 4, 0;
    %load/vec4 v0x6000007b7690_0;
    %ix/getv/s 4, v0x6000007b62e0_0;
    %store/vec4a v0x6000007b6a30, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000007b62e0_0;
    %store/vec4 v0x6000007b6ac0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000007b62e0_0;
    %store/vec4 v0x6000007b6880_0, 4, 1;
    %jmp T_73.17;
T_73.16 ;
    %load/vec4 v0x6000007b7210_0;
    %load/vec4 v0x6000007b62e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.18, 8;
    %load/vec4 v0x6000007c8480_0;
    %ix/getv/s 4, v0x6000007b62e0_0;
    %store/vec4a v0x6000007b6370, 4, 0;
    %load/vec4 v0x6000007c8120_0;
    %ix/getv/s 4, v0x6000007b62e0_0;
    %store/vec4a v0x6000007b6a30, 4, 0;
    %load/vec4 v0x6000007c81b0_0;
    %ix/getv/s 4, v0x6000007b62e0_0;
    %store/vec4 v0x6000007b6ac0_0, 4, 1;
    %load/vec4 v0x6000007c8000_0;
    %ix/getv/s 4, v0x6000007b62e0_0;
    %store/vec4 v0x6000007b6880_0, 4, 1;
    %jmp T_73.19;
T_73.18 ;
    %load/vec4 v0x6000007b6fd0_0;
    %load/vec4 v0x6000007b62e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.20, 8;
    %load/vec4 v0x6000007c8240_0;
    %ix/getv/s 4, v0x6000007b62e0_0;
    %store/vec4a v0x6000007b6370, 4, 0;
    %load/vec4 v0x6000007b6eb0_0;
    %ix/getv/s 4, v0x6000007b62e0_0;
    %store/vec4a v0x6000007b6a30, 4, 0;
    %load/vec4 v0x6000007b6f40_0;
    %ix/getv/s 4, v0x6000007b62e0_0;
    %store/vec4 v0x6000007b6ac0_0, 4, 1;
    %load/vec4 v0x6000007b6d90_0;
    %ix/getv/s 4, v0x6000007b62e0_0;
    %store/vec4 v0x6000007b6880_0, 4, 1;
    %jmp T_73.21;
T_73.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x6000007b62e0_0;
    %store/vec4a v0x6000007b6370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000007b62e0_0;
    %store/vec4a v0x6000007b6a30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000007b62e0_0;
    %store/vec4 v0x6000007b6ac0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000007b62e0_0;
    %store/vec4 v0x6000007b6880_0, 4, 1;
T_73.21 ;
T_73.19 ;
T_73.17 ;
T_73.15 ;
T_73.13 ;
    %load/vec4 v0x6000007b62e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000007b62e0_0, 0, 32;
    %jmp T_73.0;
T_73.1 ;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x136e69180;
T_74 ;
    %wait E_0x6000020d5bc0;
    %load/vec4 v0x6000007b66d0_0;
    %assign/vec4 v0x6000007b6760_0, 0;
    %load/vec4 v0x6000007b6520_0;
    %assign/vec4 v0x6000007b65b0_0, 0;
    %load/vec4 v0x6000007b6910_0;
    %assign/vec4 v0x6000007b69a0_0, 0;
    %load/vec4 v0x6000007b6400_0;
    %assign/vec4 v0x6000007b6490_0, 0;
    %jmp T_74;
    .thread T_74;
    .scope S_0x136e69180;
T_75 ;
    %wait E_0x6000020d59c0;
    %load/vec4 v0x6000007b6760_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000007b67f0, 4;
    %store/vec4 v0x6000007b78d0_0, 0, 256;
    %load/vec4 v0x6000007b65b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000007b67f0, 4;
    %store/vec4 v0x6000007b73c0_0, 0, 256;
    %load/vec4 v0x6000007b69a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000007b67f0, 4;
    %store/vec4 v0x6000007b7f00_0, 0, 256;
    %load/vec4 v0x6000007b6490_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000007b67f0, 4;
    %store/vec4 v0x6000007b6d00_0, 0, 256;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x136e6b240;
T_76 ;
    %wait E_0x6000020d2d40;
    %load/vec4 v0x6000007ce010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000007cc360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000007cc3f0_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x6000007cc6c0_0;
    %assign/vec4 v0x6000007cc3f0_0, 0;
    %load/vec4 v0x6000007cc6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0x6000007cc5a0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x6000007cc2d0, 4;
    %assign/vec4 v0x6000007cc360_0, 0;
T_76.2 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x136e6b240;
T_77 ;
    %wait E_0x6000020d5bc0;
    %load/vec4 v0x6000007cdd40_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_77.3, 10;
    %load/vec4 v0x6000007cdcb0_0;
    %and;
T_77.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.2, 9;
    %load/vec4 v0x6000007cdc20_0;
    %and;
T_77.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %load/vec4 v0x6000007cdb90_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x6000007cdb00_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000007cc2d0, 0, 4;
T_77.0 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x136e6b240;
T_78 ;
    %wait E_0x6000020d2d40;
    %load/vec4 v0x6000007ce010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000007cebe0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000007ceb50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000007cb0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000007cb180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000007cd680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000007cb060_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x6000007cd710_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x6000007cebe0_0, 0;
    %load/vec4 v0x6000007cce10_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x6000007ceb50_0, 0;
    %load/vec4 v0x6000007cd710_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x6000007cb0f0_0, 0;
    %load/vec4 v0x6000007cb0f0_0;
    %assign/vec4 v0x6000007cb180_0, 0;
    %load/vec4 v0x6000007cd5f0_0;
    %assign/vec4 v0x6000007cd680_0, 0;
    %load/vec4 v0x6000007ccab0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x6000007cb060_0, 0;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x136e6b240;
T_79 ;
    %wait E_0x6000020d2d40;
    %load/vec4 v0x6000007ce010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000007cd710_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000007ccea0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000007cd3b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000007cce10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000007cd5f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000007cd440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000007ccf30_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000007cd5f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000007ccf30_0, 0;
    %load/vec4 v0x6000007ce370_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_79.5, 10;
    %load/vec4 v0x6000007cd200_0;
    %and;
T_79.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_79.4, 9;
    %load/vec4 v0x6000007cd710_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_79.6, 4;
    %load/vec4 v0x6000007cd710_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_79.6;
    %and;
T_79.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0x6000007cd3b0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x6000007cd3b0_0, 0;
T_79.2 ;
    %load/vec4 v0x6000007cd710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_79.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_79.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_79.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_79.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_79.11, 6;
    %jmp T_79.12;
T_79.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000007cd440_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000007cd3b0_0, 0;
    %load/vec4 v0x6000007cc870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000007cd440_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000007cce10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x6000007cd710_0, 0;
T_79.13 ;
    %jmp T_79.12;
T_79.8 ;
    %load/vec4 v0x6000007cd9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.15, 8;
    %load/vec4 v0x6000007cce10_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x6000007cce10_0, 0;
    %load/vec4 v0x6000007cce10_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000007cd5f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000007ccea0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x6000007cd710_0, 0;
T_79.17 ;
T_79.15 ;
    %jmp T_79.12;
T_79.9 ;
    %load/vec4 v0x6000007ccbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.19, 8;
    %load/vec4 v0x6000007ccea0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x6000007ccea0_0, 0;
T_79.19 ;
    %load/vec4 v0x6000007ce250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000007cd710_0, 0;
T_79.21 ;
    %jmp T_79.12;
T_79.10 ;
    %load/vec4 v0x6000007cd3b0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000007cd710_0, 0;
T_79.23 ;
    %jmp T_79.12;
T_79.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000007ccf30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000007cd710_0, 0;
    %jmp T_79.12;
T_79.12 ;
    %pop/vec4 1;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x136e9a290;
T_80 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000007cf720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000007c0120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000007c0480_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x6000007c0510_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000007cf840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000007c01b0_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x6000007cf9f0_0, 0, 256;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x6000007cf960_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000007cfba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000007cfa80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000007cfd50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000007cefd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000007ced90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000007cf600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000007cf210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000007cf450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000007cf330_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000007cf180_0, 0, 2;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x6000007cf2a0_0, 0, 256;
    %end;
    .thread T_80, $init;
    .scope S_0x136e9a290;
T_81 ;
    %delay 5000, 0;
    %load/vec4 v0x6000007cf720_0;
    %inv;
    %store/vec4 v0x6000007cf720_0, 0, 1;
    %jmp T_81;
    .thread T_81;
    .scope S_0x136e9a290;
T_82 ;
    %vpi_call/w 3 75 "$display", "\000" {0 0 0};
    %vpi_call/w 3 76 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 77 "$display", "\342\225\221         Random 4\303\2274 GEMM Test                               \342\225\221" {0 0 0};
    %vpi_call/w 3 78 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 79 "$display", "A = [[1,2,3,4], [5,6,7,8], [2,3,1,4], [1,1,2,2]]" {0 0 0};
    %vpi_call/w 3 80 "$display", "B = [[1,0,2,1], [0,1,1,2], [2,1,0,1], [1,2,1,0]]" {0 0 0};
    %pushi/vec4 16908289, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007b4ea0, 4, 0;
    %pushi/vec4 33620224, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007b53b0, 4, 0;
    %pushi/vec4 16777474, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007b58c0, 4, 0;
    %pushi/vec4 66049, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007b5dd0, 4, 0;
    %pushi/vec4 67305985, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007b4ea0, 4, 0;
    %pushi/vec4 134678021, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007b53b0, 4, 0;
    %pushi/vec4 67175170, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007b58c0, 4, 0;
    %pushi/vec4 33685761, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007b5dd0, 4, 0;
    %pushi/vec4 2155876352, 0, 39;
    %concati/vec4 2147483648, 0, 36;
    %concati/vec4 2147516416, 0, 34;
    %concati/vec4 262144, 0, 19;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007cc2d0, 4, 0;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007cc2d0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000007c0120_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000007c0120_0, 0, 1;
    %delay 50000, 0;
    %wait E_0x6000020d2380;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000007c0480_0, 0, 1;
    %wait E_0x6000020d5bc0;
    %wait E_0x6000020d5bc0;
    %wait E_0x6000020d2380;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000007c0480_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000007cf8d0_0, 0, 32;
T_82.0 ;
    %load/vec4 v0x6000007cf8d0_0;
    %cmpi/s 50, 0, 32;
    %jmp/0xz T_82.1, 5;
    %wait E_0x6000020d5bc0;
    %load/vec4 v0x6000007c0360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %pushi/vec4 999, 0, 32;
    %store/vec4 v0x6000007cf8d0_0, 0, 32;
T_82.2 ;
    %load/vec4 v0x6000007cf8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000007cf8d0_0, 0, 32;
    %jmp T_82.0;
T_82.1 ;
    %delay 50000, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007b4ea0, 4;
    %store/vec4 v0x6000007cfe70_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007b53b0, 4;
    %store/vec4 v0x6000007cff00_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007b58c0, 4;
    %store/vec4 v0x6000007c0000_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007b5dd0, 4;
    %store/vec4 v0x6000007c0090_0, 0, 256;
    %vpi_call/w 3 116 "$display", "\000" {0 0 0};
    %vpi_call/w 3 117 "$display", "Results (C = A \303\227 B):" {0 0 0};
    %load/vec4 v0x6000007cfe70_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x6000007cfe70_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x6000007cfe70_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x6000007cfe70_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 118 "$display", "  Row 0: [%0d, %0d, %0d, %0d] expected [11, 13, 8, 8]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x6000007cff00_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x6000007cff00_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x6000007cff00_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x6000007cff00_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 120 "$display", "  Row 1: [%0d, %0d, %0d, %0d] expected [27, 29, 24, 24]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x6000007c0000_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x6000007c0000_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x6000007c0000_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x6000007c0000_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 122 "$display", "  Row 2: [%0d, %0d, %0d, %0d] expected [8, 12, 11, 9]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x6000007c0090_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x6000007c0090_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x6000007c0090_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x6000007c0090_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 124 "$display", "  Row 3: [%0d, %0d, %0d, %0d] expected [7, 7, 5, 5]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000007cf7b0_0, 0, 32;
    %load/vec4 v0x6000007cfe70_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 11, 0, 32;
    %jmp/1 T_82.8, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000007cfe70_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 13, 0, 32;
    %flag_or 4, 8;
T_82.8;
    %jmp/1 T_82.7, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000007cfe70_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 8, 0, 32;
    %flag_or 4, 8;
T_82.7;
    %jmp/1 T_82.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000007cfe70_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 8, 0, 32;
    %flag_or 4, 8;
T_82.6;
    %jmp/0xz  T_82.4, 4;
    %load/vec4 v0x6000007cf7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000007cf7b0_0, 0, 32;
T_82.4 ;
    %load/vec4 v0x6000007cff00_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 27, 0, 32;
    %jmp/1 T_82.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000007cff00_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 29, 0, 32;
    %flag_or 4, 8;
T_82.13;
    %jmp/1 T_82.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000007cff00_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 24, 0, 32;
    %flag_or 4, 8;
T_82.12;
    %jmp/1 T_82.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000007cff00_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 24, 0, 32;
    %flag_or 4, 8;
T_82.11;
    %jmp/0xz  T_82.9, 4;
    %load/vec4 v0x6000007cf7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000007cf7b0_0, 0, 32;
T_82.9 ;
    %load/vec4 v0x6000007c0000_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 8, 0, 32;
    %jmp/1 T_82.18, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000007c0000_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 12, 0, 32;
    %flag_or 4, 8;
T_82.18;
    %jmp/1 T_82.17, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000007c0000_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 11, 0, 32;
    %flag_or 4, 8;
T_82.17;
    %jmp/1 T_82.16, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000007c0000_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 9, 0, 32;
    %flag_or 4, 8;
T_82.16;
    %jmp/0xz  T_82.14, 4;
    %load/vec4 v0x6000007cf7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000007cf7b0_0, 0, 32;
T_82.14 ;
    %load/vec4 v0x6000007c0090_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 7, 0, 32;
    %jmp/1 T_82.23, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000007c0090_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 7, 0, 32;
    %flag_or 4, 8;
T_82.23;
    %jmp/1 T_82.22, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000007c0090_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 5, 0, 32;
    %flag_or 4, 8;
T_82.22;
    %jmp/1 T_82.21, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000007c0090_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 5, 0, 32;
    %flag_or 4, 8;
T_82.21;
    %jmp/0xz  T_82.19, 4;
    %load/vec4 v0x6000007cf7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000007cf7b0_0, 0, 32;
T_82.19 ;
    %vpi_call/w 3 133 "$display", "\000" {0 0 0};
    %load/vec4 v0x6000007cf7b0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_82.24, 4;
    %vpi_call/w 3 134 "$display", ">>> RANDOM GEMM TEST PASSED! <<<" {0 0 0};
    %jmp T_82.25;
T_82.24 ;
    %vpi_call/w 3 135 "$display", ">>> RANDOM GEMM TEST FAILED (%0d row errors) <<<", v0x6000007cf7b0_0 {0 0 0};
T_82.25 ;
    %vpi_call/w 3 136 "$finish" {0 0 0};
    %end;
    .thread T_82;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_e2e_gemm_random.v";
    "rtl/top/tensor_processing_cluster.v";
    "rtl/core/dma_engine.v";
    "rtl/control/local_cmd_processor.v";
    "rtl/core/systolic_array.v";
    "rtl/core/mac_pe.v";
    "rtl/memory/sram_subsystem.v";
    "rtl/core/vector_unit.v";
