Running: /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /DIST/home/peters/cam_repo/System_V1/FIFO_ASYNCH_embedded/fifo_asynch_test_isim_par.exe -prj /DIST/home/peters/cam_repo/System_V1/FIFO_ASYNCH_embedded/fifo_asynch_test_par.prj work.fifo_asynch_test 
ISim O.87xd (signature 0x8ddf5b5d)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "/DIST/home/peters/cam_repo/System_V1/FIFO_ASYNCH_embedded/netgen/par/FIFO_asynch_tl_timesim.vhd" into library work
Parsing VHDL file "/DIST/home/peters/cam_repo/System_V1/FIFO_ASYNCH_embedded/fifo_asynch_test.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 162312 KB
Fuse CPU Usage: 3050 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package textio
Compiling package vital_timing
Compiling package vcomponents
Compiling package vital_primitives
Compiling package vpackage
Compiling package std_logic_arith
Compiling package std_logic_signed
Compiling package std_logic_textio
Compiling architecture x_aramb36_internal_v of entity X_ARAMB36_INTERNAL [\X_ARAMB36_INTERNAL("SIMPLE_DUAL...]
Compiling architecture x_ramb18sdp_v of entity X_RAMB18SDP [\X_RAMB18SDP(true,"*",true,true,...]
Compiling architecture x_obuf_v of entity X_OBUF [\X_OBUF(true,true,"DONT_CARE",12...]
Compiling architecture x_buf_v of entity X_BUF [\X_BUF(true,true,"UNPLACED",(0,0...]
Compiling architecture x_ff_v of entity X_FF [\X_FF(true,true,true,"UNPLACED",...]
Compiling architecture x_lut6_v of entity X_LUT6 [\X_LUT6(true,true,"UNPLACED",(0,...]
Compiling architecture x_mux2_v of entity X_MUX2 [\X_MUX2(true,true,"UNPLACED",(0,...]
Compiling architecture x_ff_v of entity X_FF [\X_FF(true,false,true,"UNPLACED"...]
Compiling architecture x_ckbuf_v of entity X_CKBUF [\X_CKBUF(true,true,"UNPLACED",(0...]
Compiling architecture x_one_v of entity X_ONE [\X_ONE("UNPLACED")(1,8)\]
Compiling architecture x_zero_v of entity X_ZERO [\X_ZERO("UNPLACED")(1,8)\]
Compiling architecture x_roc_v of entity X_ROC [\X_ROC("UNPLACED",100000,"*")(1,...]
Compiling architecture x_toc_v of entity X_TOC [\X_TOC("UNPLACED",0,"*")(1,8,1,1...]
Compiling architecture structure of entity FIFO_asynch_tl [fifo_asynch_tl_default]
Compiling architecture behavior of entity fifo_asynch_test
Time Resolution for simulation is 1ps.
Waiting for 16 sub-compilation(s) to finish...
Compiled 330 VHDL Units
Built simulation executable /DIST/home/peters/cam_repo/System_V1/FIFO_ASYNCH_embedded/fifo_asynch_test_isim_par.exe
Fuse Memory Usage: 276232 KB
Fuse CPU Usage: 4250 ms
GCC CPU Usage: 16750 ms
