// Seed: 3798702889
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  tri0 id_12 = -1;
  assign id_3 = id_9 ? -1 : id_6 <= -1;
  logic id_13;
endmodule
module module_1 #(
    parameter id_7 = 32'd11
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire _id_7;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_4,
      id_9,
      id_8,
      id_10,
      id_11,
      id_8,
      id_2,
      id_11,
      id_11
  );
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout tri0 id_2;
  input wire id_1;
  assign id_2 = -1 - -1 ? 1 : 1;
  logic [-1 : id_7] id_13;
  ;
  logic id_14;
endmodule
