// Seed: 2987179497
module module_0 (
    input wor id_0,
    output supply0 id_1,
    input wand id_2,
    output tri id_3,
    input wire id_4,
    output wire id_5,
    input supply0 id_6,
    output supply0 id_7
);
  logic id_9;
  wire  id_10 = id_9;
endmodule
module module_1 (
    output tri id_0,
    input wire id_1,
    input wand id_2,
    input tri0 id_3,
    input wor id_4,
    input supply1 id_5,
    input uwire id_6,
    input uwire id_7,
    input wire id_8,
    input wor id_9,
    input tri id_10,
    input wire id_11,
    input supply0 id_12,
    output wand id_13,
    output tri id_14,
    input supply1 id_15,
    output wire id_16,
    input wor id_17,
    output tri1 id_18,
    input supply0 id_19,
    output tri1 id_20,
    input uwire id_21,
    input wire id_22,
    input wire id_23,
    output tri1 id_24,
    input uwire id_25,
    input tri1 id_26,
    output supply1 id_27,
    input wire id_28
);
  assign id_18 = 1;
  module_0 modCall_1 (
      id_8,
      id_16,
      id_26,
      id_20,
      id_26,
      id_16,
      id_3,
      id_24
  );
  assign modCall_1.id_4 = 0;
endmodule
