Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date             : Thu Aug 31 20:00:21 2023
| Host             : DESKTOP-TDOE7A4 running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.527        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.429        |
| Device Static (W)        | 0.098        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 82.6         |
| Junction Temperature (C) | 27.4         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.003 |        6 |       --- |             --- |
| Slice Logic    |     0.108 |    23408 |       --- |             --- |
|   LUT as Logic |     0.099 |    13753 |     63400 |           21.69 |
|   CARRY4       |     0.008 |     1570 |     15850 |            9.91 |
|   F7/F8 Muxes  |    <0.001 |      220 |     63400 |            0.35 |
|   Register     |    <0.001 |     3206 |    126800 |            2.53 |
|   BUFG         |    <0.001 |        2 |        32 |            6.25 |
|   Others       |     0.000 |     2000 |       --- |             --- |
| Signals        |     0.127 |    25688 |       --- |             --- |
| Block RAM      |     0.001 |      0.5 |       135 |            0.37 |
| PLL            |     0.106 |        1 |         6 |           16.67 |
| DSPs           |     0.069 |      141 |       240 |           58.75 |
| I/O            |     0.015 |       31 |       210 |           14.76 |
| Static Power   |     0.098 |          |           |                 |
| Total          |     0.527 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.333 |       0.317 |      0.016 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.073 |       0.055 |      0.018 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.008 |       0.004 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+-----------+-----------------+
| Clock       | Domain    | Constraint (ns) |
+-------------+-----------+-----------------+
| clk_fb      | clk_fb    |            10.0 |
| clk_mac     | clk_mac   |            20.0 |
| clk_phy     | clk_phy   |            20.0 |
| sys_clk_pin | CLK100MHZ |            10.0 |
+-------------+-----------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------+-----------+
| Name                                         | Power (W) |
+----------------------------------------------+-----------+
| top                                          |     0.429 |
|   mac_inst                                   |     0.003 |
|     eth_tx_inst                              |     0.002 |
|       crc32_inst                             |     0.002 |
|   step                                       |     0.302 |
|     inst                                     |     0.302 |
|       dadd_64ns_64ns_64_1_full_dsp_1_U26     |     0.013 |
|       dadd_64ns_64ns_64_1_full_dsp_1_U27     |     0.007 |
|       dadd_64ns_64ns_64_1_full_dsp_1_U28     |     0.014 |
|       dadd_64ns_64ns_64_1_full_dsp_1_U30     |     0.020 |
|       dadddsub_64ns_64ns_64_1_full_dsp_1_U25 |     0.021 |
|       dadddsub_64ns_64ns_64_1_full_dsp_1_U29 |     0.006 |
|       ddiv_64ns_64ns_64_1_no_dsp_1_U41       |     0.083 |
|       dmul_64ns_64ns_64_1_max_dsp_1_U31      |     0.011 |
|       dmul_64ns_64ns_64_1_max_dsp_1_U32      |     0.008 |
|       dmul_64ns_64ns_64_1_max_dsp_1_U33      |     0.009 |
|       dmul_64ns_64ns_64_1_max_dsp_1_U34      |     0.010 |
|       dmul_64ns_64ns_64_1_max_dsp_1_U35      |     0.012 |
|       dmul_64ns_64ns_64_1_max_dsp_1_U36      |     0.011 |
|       dmul_64ns_64ns_64_1_max_dsp_1_U37      |     0.008 |
|       dmul_64ns_64ns_64_1_max_dsp_1_U38      |     0.009 |
|       dmul_64ns_64ns_64_1_max_dsp_1_U39      |     0.009 |
|       dmul_64ns_64ns_64_1_max_dsp_1_U40      |     0.012 |
|       grp_sin_or_cos_float_s_fu_892          |     0.029 |
|       sitodp_32ns_64_1_no_dsp_1_U46          |     0.005 |
+----------------------------------------------+-----------+


