TimeQuest Timing Analyzer report for CAMstreamVGA
Tue May 21 09:34:53 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'
 13. Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[5]'
 14. Slow 1200mV 85C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'
 15. Slow 1200mV 85C Model Setup: 'GPIO1_D[8]'
 16. Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[4]'
 17. Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[1]'
 18. Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[2]'
 19. Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[0]'
 20. Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[3]'
 21. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 22. Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[5]'
 23. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 24. Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[1]'
 25. Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[2]'
 26. Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[3]'
 27. Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[0]'
 28. Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[4]'
 29. Slow 1200mV 85C Model Hold: 'GPIO1_D[8]'
 30. Slow 1200mV 85C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'
 31. Slow 1200mV 85C Model Hold: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'
 32. Slow 1200mV 85C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'
 33. Slow 1200mV 85C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'
 34. Slow 1200mV 85C Model Minimum Pulse Width: 'GPIO1_D[8]'
 35. Slow 1200mV 85C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'
 36. Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[5]'
 37. Slow 1200mV 85C Model Minimum Pulse Width: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'
 38. Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[0]'
 39. Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[1]'
 40. Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[2]'
 41. Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[3]'
 42. Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[4]'
 43. Slow 1200mV 85C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'
 44. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 45. Setup Times
 46. Hold Times
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Propagation Delay
 50. Minimum Propagation Delay
 51. Slow 1200mV 85C Model Metastability Report
 52. Slow 1200mV 0C Model Fmax Summary
 53. Slow 1200mV 0C Model Setup Summary
 54. Slow 1200mV 0C Model Hold Summary
 55. Slow 1200mV 0C Model Recovery Summary
 56. Slow 1200mV 0C Model Removal Summary
 57. Slow 1200mV 0C Model Minimum Pulse Width Summary
 58. Slow 1200mV 0C Model Setup: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'
 59. Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[5]'
 60. Slow 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'
 61. Slow 1200mV 0C Model Setup: 'GPIO1_D[8]'
 62. Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[4]'
 63. Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[1]'
 64. Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[2]'
 65. Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[0]'
 66. Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[3]'
 67. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 68. Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[5]'
 69. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 70. Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[1]'
 71. Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[2]'
 72. Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[4]'
 73. Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[3]'
 74. Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[0]'
 75. Slow 1200mV 0C Model Hold: 'GPIO1_D[8]'
 76. Slow 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'
 77. Slow 1200mV 0C Model Hold: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'
 78. Slow 1200mV 0C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'
 79. Slow 1200mV 0C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'
 80. Slow 1200mV 0C Model Minimum Pulse Width: 'GPIO1_D[8]'
 81. Slow 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'
 82. Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[5]'
 83. Slow 1200mV 0C Model Minimum Pulse Width: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'
 84. Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[0]'
 85. Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[1]'
 86. Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[2]'
 87. Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[3]'
 88. Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[4]'
 89. Slow 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'
 90. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 91. Setup Times
 92. Hold Times
 93. Clock to Output Times
 94. Minimum Clock to Output Times
 95. Propagation Delay
 96. Minimum Propagation Delay
 97. Slow 1200mV 0C Model Metastability Report
 98. Fast 1200mV 0C Model Setup Summary
 99. Fast 1200mV 0C Model Hold Summary
100. Fast 1200mV 0C Model Recovery Summary
101. Fast 1200mV 0C Model Removal Summary
102. Fast 1200mV 0C Model Minimum Pulse Width Summary
103. Fast 1200mV 0C Model Setup: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'
104. Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[5]'
105. Fast 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'
106. Fast 1200mV 0C Model Setup: 'GPIO1_D[8]'
107. Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[4]'
108. Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[1]'
109. Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[2]'
110. Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[0]'
111. Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[3]'
112. Fast 1200mV 0C Model Setup: 'CLOCK_50'
113. Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[5]'
114. Fast 1200mV 0C Model Hold: 'CLOCK_50'
115. Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[3]'
116. Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[0]'
117. Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[2]'
118. Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[1]'
119. Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[4]'
120. Fast 1200mV 0C Model Hold: 'GPIO1_D[8]'
121. Fast 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'
122. Fast 1200mV 0C Model Hold: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'
123. Fast 1200mV 0C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'
124. Fast 1200mV 0C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'
125. Fast 1200mV 0C Model Minimum Pulse Width: 'GPIO1_D[8]'
126. Fast 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'
127. Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[5]'
128. Fast 1200mV 0C Model Minimum Pulse Width: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'
129. Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[0]'
130. Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[1]'
131. Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[2]'
132. Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[3]'
133. Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[4]'
134. Fast 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'
135. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
136. Setup Times
137. Hold Times
138. Clock to Output Times
139. Minimum Clock to Output Times
140. Propagation Delay
141. Minimum Propagation Delay
142. Fast 1200mV 0C Model Metastability Report
143. Multicorner Timing Analysis Summary
144. Setup Times
145. Hold Times
146. Clock to Output Times
147. Minimum Clock to Output Times
148. Propagation Delay
149. Minimum Propagation Delay
150. Board Trace Model Assignments
151. Input Transition Times
152. Slow Corner Signal Integrity Metrics
153. Fast Corner Signal Integrity Metrics
154. Setup Transfers
155. Hold Transfers
156. Recovery Transfers
157. Removal Transfers
158. Report TCCS
159. Report RSKM
160. Unconstrained Paths
161. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; CAMstreamVGA                                       ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------+-----------+---------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+
; Clock Name                                          ; Type      ; Period  ; Frequency  ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                ; Targets                                                 ;
+-----------------------------------------------------+-----------+---------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] }                ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 640.000 ; 1.56 MHz   ; 0.000 ; 320.000 ; 50.00      ; 64        ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0] ; { CLK_24M|altpll_component|auto_generated|pll1|clk[0] } ;
; CLOCK_50                                            ; Base      ; 10.000  ; 100.0 MHz  ; 0.000 ; 5.000   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { CLOCK_50 }                                            ;
; div800k:DIV800|Qaux[0]                              ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { div800k:DIV800|Qaux[0] }                              ;
; div800k:DIV800|Qaux[1]                              ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { div800k:DIV800|Qaux[1] }                              ;
; div800k:DIV800|Qaux[2]                              ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { div800k:DIV800|Qaux[2] }                              ;
; div800k:DIV800|Qaux[3]                              ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { div800k:DIV800|Qaux[3] }                              ;
; div800k:DIV800|Qaux[4]                              ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { div800k:DIV800|Qaux[4] }                              ;
; div800k:DIV800|Qaux[5]                              ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { div800k:DIV800|Qaux[5] }                              ;
; GPIO1_D[8]                                          ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { GPIO1_D[8] }                                          ;
; SCCBdrive:SCCBdriver|C_E                            ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { SCCBdrive:SCCBdriver|C_E }                            ;
; SCCBdrive:SCCBdriver|clk400data                     ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { SCCBdrive:SCCBdriver|clk400data }                     ;
+-----------------------------------------------------+-----------+---------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                             ;
+------------+-----------------+---------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                      ; Note                                                          ;
+------------+-----------------+---------------------------------+---------------------------------------------------------------+
; 213.4 MHz  ; 213.4 MHz       ; div800k:DIV800|Qaux[5]          ;                                                               ;
; 262.47 MHz ; 250.0 MHz       ; GPIO1_D[8]                      ; limit due to minimum period restriction (max I/O toggle rate) ;
; 361.79 MHz ; 361.79 MHz      ; SCCBdrive:SCCBdriver|clk400data ;                                                               ;
+------------+-----------------+---------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                           ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -2.419 ; -9.597        ;
; div800k:DIV800|Qaux[5]               ; -1.843 ; -5.633        ;
; SCCBdrive:SCCBdriver|clk400data      ; -1.764 ; -18.009       ;
; GPIO1_D[8]                           ; -1.405 ; -6.661        ;
; div800k:DIV800|Qaux[4]               ; -0.013 ; -0.013        ;
; div800k:DIV800|Qaux[1]               ; 0.065  ; 0.000         ;
; div800k:DIV800|Qaux[2]               ; 0.101  ; 0.000         ;
; div800k:DIV800|Qaux[0]               ; 0.205  ; 0.000         ;
; div800k:DIV800|Qaux[3]               ; 0.207  ; 0.000         ;
; CLOCK_50                             ; 0.230  ; 0.000         ;
+--------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                            ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; div800k:DIV800|Qaux[5]               ; -0.320 ; -0.405        ;
; CLOCK_50                             ; -0.111 ; -0.111        ;
; div800k:DIV800|Qaux[1]               ; -0.007 ; -0.007        ;
; div800k:DIV800|Qaux[2]               ; 0.017  ; 0.000         ;
; div800k:DIV800|Qaux[3]               ; 0.019  ; 0.000         ;
; div800k:DIV800|Qaux[0]               ; 0.023  ; 0.000         ;
; div800k:DIV800|Qaux[4]               ; 0.038  ; 0.000         ;
; GPIO1_D[8]                           ; 0.359  ; 0.000         ;
; SCCBdrive:SCCBdriver|clk400data      ; 0.372  ; 0.000         ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 2.814  ; 0.000         ;
+--------------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                   ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; SCCBdrive:SCCBdriver|clk400data ; -1.632 ; -6.362        ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                   ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; SCCBdrive:SCCBdriver|clk400data ; 0.276 ; 0.000         ;
+---------------------------------+-------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary             ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; GPIO1_D[8]                           ; -3.000 ; -21.102       ;
; SCCBdrive:SCCBdriver|clk400data      ; -1.000 ; -55.000       ;
; div800k:DIV800|Qaux[5]               ; -1.000 ; -8.000        ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -1.000 ; -4.000        ;
; div800k:DIV800|Qaux[0]               ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[1]               ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[2]               ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[3]               ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[4]               ; -1.000 ; -1.000        ;
; SCCBdrive:SCCBdriver|C_E             ; 0.472  ; 0.000         ;
; CLOCK_50                             ; 4.704  ; 0.000         ;
+--------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'                                                                                                  ;
+--------+-------------------------------+------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                      ; Launch Clock ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; -2.419 ; CAPdrive:CAPdriver|QaddReg[2] ; CAPdrive:CAPdriver|Chewed[0] ; GPIO1_D[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.047     ; 0.857      ;
; -2.416 ; CAPdrive:CAPdriver|QaddReg[4] ; CAPdrive:CAPdriver|Chewed[2] ; GPIO1_D[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.047     ; 0.854      ;
; -2.388 ; CAPdrive:CAPdriver|QaddReg[3] ; CAPdrive:CAPdriver|Chewed[1] ; GPIO1_D[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.047     ; 0.826      ;
; -2.374 ; CAPdrive:CAPdriver|QaddReg[5] ; CAPdrive:CAPdriver|Chewed[3] ; GPIO1_D[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.047     ; 0.812      ;
+--------+-------------------------------+------------------------------+--------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[5]'                                                                                                                          ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; -1.843 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -1.318     ; 1.020      ;
; -1.798 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -1.318     ; 0.975      ;
; -1.713 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.002     ; 2.206      ;
; -1.672 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -1.380     ; 1.287      ;
; -1.642 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -1.318     ; 0.819      ;
; -0.738 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.123     ; 1.110      ;
; -0.735 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.123     ; 1.107      ;
; -0.407 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.066     ; 1.336      ;
; -0.375 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.061     ; 1.309      ;
; -0.248 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.061     ; 1.182      ;
; -0.229 ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.110     ; 1.114      ;
; -0.174 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.061     ; 1.108      ;
; -0.009 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.061     ; 0.943      ;
; -0.005 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.129      ; 1.629      ;
; -0.003 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.129      ; 1.627      ;
; 0.005  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.976      ; 1.466      ;
; 0.132  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.129      ; 1.492      ;
; 0.186  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 0.500        ; 2.425      ; 2.943      ;
; 0.218  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 0.500        ; 2.484      ; 2.960      ;
; 0.275  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.061     ; 0.659      ;
; 0.297  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.061     ; 0.637      ;
; 0.668  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 1.000        ; 2.484      ; 3.010      ;
; 0.861  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 1.000        ; 2.425      ; 2.768      ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                          ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.764 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.932     ; 0.827      ;
; -1.678 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.932     ; 0.741      ;
; -0.616 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.549      ;
; -0.490 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.423      ;
; -0.489 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.422      ;
; -0.464 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.397      ;
; -0.431 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.060     ; 1.366      ;
; -0.428 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.060     ; 1.363      ;
; -0.428 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.060     ; 1.363      ;
; -0.427 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.060     ; 1.362      ;
; -0.426 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.060     ; 1.361      ;
; -0.421 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.060     ; 1.356      ;
; -0.418 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.060     ; 1.353      ;
; -0.416 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.060     ; 1.351      ;
; -0.414 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.060     ; 1.349      ;
; -0.413 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.060     ; 1.348      ;
; -0.408 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.060     ; 1.343      ;
; -0.408 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.060     ; 1.343      ;
; -0.407 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.060     ; 1.342      ;
; -0.364 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.297      ;
; -0.360 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.293      ;
; -0.359 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.292      ;
; -0.359 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.292      ;
; -0.358 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.291      ;
; -0.358 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.291      ;
; -0.357 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.290      ;
; -0.357 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.290      ;
; -0.357 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.290      ;
; -0.356 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.289      ;
; -0.353 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.286      ;
; -0.350 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.283      ;
; -0.349 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.282      ;
; -0.348 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.281      ;
; -0.347 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.280      ;
; -0.344 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.277      ;
; -0.337 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.270      ;
; -0.218 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.151      ;
; -0.210 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.143      ;
; -0.209 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.142      ;
; -0.179 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.126      ; 1.300      ;
; -0.178 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.126      ; 1.299      ;
; -0.176 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.109      ;
; -0.175 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.108      ;
; -0.174 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.126      ; 1.295      ;
; -0.166 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.099      ;
; -0.164 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.126      ; 1.285      ;
; -0.164 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.126      ; 1.285      ;
; -0.163 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.126      ; 1.284      ;
; -0.162 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.126      ; 1.283      ;
; -0.161 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.126      ; 1.282      ;
; -0.157 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.126      ; 1.278      ;
; -0.156 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.126      ; 1.277      ;
; -0.153 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.084      ;
; -0.147 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.126      ; 1.268      ;
; -0.147 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.126      ; 1.268      ;
; -0.142 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.075      ;
; -0.141 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.074      ;
; -0.123 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.057      ;
; -0.116 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.049      ;
; -0.062 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.995      ;
; -0.062 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.995      ;
; -0.061 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.994      ;
; -0.061 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.994      ;
; -0.060 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.993      ;
; -0.059 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.992      ;
; -0.058 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.991      ;
; -0.056 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.989      ;
; -0.055 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 0.989      ;
; -0.054 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.987      ;
; -0.054 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.987      ;
; -0.053 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 0.987      ;
; -0.050 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.983      ;
; -0.050 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.983      ;
; -0.044 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.977      ;
; -0.039 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.972      ;
; -0.039 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.972      ;
; -0.037 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.970      ;
; -0.034 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.126      ; 1.155      ;
; -0.032 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.126      ; 1.153      ;
; -0.030 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.126      ; 1.151      ;
; -0.029 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.126      ; 1.150      ;
; -0.028 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 0.962      ;
; -0.027 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 0.961      ;
; -0.026 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.959      ;
; -0.026 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.126      ; 1.147      ;
; -0.024 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.126      ; 1.145      ;
; -0.022 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.126      ; 1.143      ;
; -0.020 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.126      ; 1.141      ;
; -0.012 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.126      ; 1.133      ;
; -0.010 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.126      ; 1.131      ;
; -0.007 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.126      ; 1.128      ;
; -0.007 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.126      ; 1.128      ;
; 0.002  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.931      ;
; 0.003  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 0.931      ;
; 0.004  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 0.930      ;
; 0.004  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 0.930      ;
; 0.004  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 0.930      ;
; 0.004  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 0.930      ;
; 0.006  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 0.928      ;
; 0.017  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.126      ; 1.104      ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'GPIO1_D[8]'                                                                                                                  ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.405 ; CAPdrive:CAPdriver|QinReg[0]         ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.210      ; 2.110      ;
; -1.405 ; CAPdrive:CAPdriver|QinReg[0]         ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.210      ; 2.110      ;
; -1.405 ; CAPdrive:CAPdriver|QinReg[0]         ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.210      ; 2.110      ;
; -1.320 ; CAPdrive:CAPdriver|QaddReg[0]        ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 2.254      ;
; -1.320 ; CAPdrive:CAPdriver|QaddReg[0]        ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 2.254      ;
; -1.320 ; CAPdrive:CAPdriver|QaddReg[0]        ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 2.254      ;
; -1.298 ; CAPdrive:CAPdriver|takeTurn          ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.210      ; 2.003      ;
; -1.298 ; CAPdrive:CAPdriver|takeTurn          ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.210      ; 2.003      ;
; -1.298 ; CAPdrive:CAPdriver|takeTurn          ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.210      ; 2.003      ;
; -1.080 ; CAPdrive:CAPdriver|QinReg[0]         ; CAPdrive:CAPdriver|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.210      ; 1.785      ;
; -1.024 ; CAPdrive:CAPdriver|QaddReg[1]        ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 1.958      ;
; -1.024 ; CAPdrive:CAPdriver|QaddReg[1]        ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 1.958      ;
; -1.024 ; CAPdrive:CAPdriver|QaddReg[1]        ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 1.958      ;
; -1.005 ; CAPdrive:CAPdriver|QaddReg[2]        ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 1.939      ;
; -1.005 ; CAPdrive:CAPdriver|QaddReg[2]        ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 1.939      ;
; -1.005 ; CAPdrive:CAPdriver|QaddReg[2]        ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 1.939      ;
; -0.995 ; CAPdrive:CAPdriver|QaddReg[0]        ; CAPdrive:CAPdriver|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 1.929      ;
; -0.973 ; CAPdrive:CAPdriver|takeTurn          ; CAPdrive:CAPdriver|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.210      ; 1.678      ;
; -0.925 ; CAPdrive:CAPdriver|QinReg[4]         ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.210      ; 1.630      ;
; -0.925 ; CAPdrive:CAPdriver|QinReg[4]         ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.210      ; 1.630      ;
; -0.925 ; CAPdrive:CAPdriver|QinReg[4]         ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.210      ; 1.630      ;
; -0.906 ; CAPdrive:CAPdriver|QinReg[1]         ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.210      ; 1.611      ;
; -0.906 ; CAPdrive:CAPdriver|QinReg[1]         ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.210      ; 1.611      ;
; -0.906 ; CAPdrive:CAPdriver|QinReg[1]         ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.210      ; 1.611      ;
; -0.867 ; CAPdrive:CAPdriver|QinReg[2]         ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.210      ; 1.572      ;
; -0.867 ; CAPdrive:CAPdriver|QinReg[2]         ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.210      ; 1.572      ;
; -0.867 ; CAPdrive:CAPdriver|QinReg[2]         ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.210      ; 1.572      ;
; -0.741 ; CAPdrive:CAPdriver|QinReg[0]         ; CAPdrive:CAPdriver|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.210      ; 1.446      ;
; -0.708 ; CAPdrive:CAPdriver|QaddReg[3]        ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 1.642      ;
; -0.707 ; CAPdrive:CAPdriver|QaddReg[3]        ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 1.641      ;
; -0.699 ; CAPdrive:CAPdriver|QaddReg[1]        ; CAPdrive:CAPdriver|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 1.633      ;
; -0.697 ; CAPdrive:CAPdriver|QaddReg[2]        ; CAPdrive:CAPdriver|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 1.631      ;
; -0.691 ; CAPdrive:CAPdriver|QaddReg[3]        ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 1.625      ;
; -0.677 ; CAPdrive:CAPdriver|QinReg[7]         ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.210      ; 1.382      ;
; -0.674 ; CAPdrive:CAPdriver|QaddReg[1]        ; CAPdrive:CAPdriver|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 1.608      ;
; -0.656 ; CAPdrive:CAPdriver|QaddReg[0]        ; CAPdrive:CAPdriver|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 1.590      ;
; -0.654 ; CAPdrive:CAPdriver|takeTurn          ; CAPdrive:CAPdriver|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.210      ; 1.359      ;
; -0.648 ; CAPdrive:CAPdriver|QinReg[7]         ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.210      ; 1.353      ;
; -0.625 ; CAPdrive:CAPdriver|QinReg[4]         ; CAPdrive:CAPdriver|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.210      ; 1.330      ;
; -0.606 ; CAPdrive:CAPdriver|QinReg[4]         ; CAPdrive:CAPdriver|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.210      ; 1.311      ;
; -0.600 ; CAPdrive:CAPdriver|QinReg[4]         ; CAPdrive:CAPdriver|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.210      ; 1.305      ;
; -0.581 ; CAPdrive:CAPdriver|QinReg[5]         ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.210      ; 1.286      ;
; -0.581 ; CAPdrive:CAPdriver|QinReg[5]         ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.210      ; 1.286      ;
; -0.581 ; CAPdrive:CAPdriver|QinReg[5]         ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.210      ; 1.286      ;
; -0.581 ; CAPdrive:CAPdriver|QinReg[1]         ; CAPdrive:CAPdriver|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.210      ; 1.286      ;
; -0.566 ; CAPdrive:CAPdriver|QinReg[3]         ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.210      ; 1.271      ;
; -0.565 ; CAPdrive:CAPdriver|QinReg[3]         ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.210      ; 1.270      ;
; -0.559 ; CAPdrive:CAPdriver|QinReg[2]         ; CAPdrive:CAPdriver|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.210      ; 1.264      ;
; -0.556 ; CAPdrive:CAPdriver|QinReg[1]         ; CAPdrive:CAPdriver|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.210      ; 1.261      ;
; -0.549 ; CAPdrive:CAPdriver|QinReg[3]         ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.210      ; 1.254      ;
; -0.518 ; CAPdrive:CAPdriver|QinReg[7]         ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.210      ; 1.223      ;
; -0.517 ; CAPdrive:CAPdriver|QaddReg[4]        ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 1.451      ;
; -0.515 ; CAPdrive:CAPdriver|QaddReg[4]        ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 1.449      ;
; -0.464 ; CAPdrive:CAPdriver|QinReg[6]         ; CAPdrive:CAPdriver|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.210      ; 1.169      ;
; -0.457 ; CAPdrive:CAPdriver|takeTurn          ; CAPdrive:CAPdriver|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.210      ; 1.162      ;
; -0.322 ; CAPdrive:CAPdriver|QinReg[0]         ; CAPdrive:CAPdriver|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.210      ; 1.027      ;
; -0.309 ; CAPdrive:CAPdriver|QinReg[5]         ; CAPdrive:CAPdriver|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.210      ; 1.014      ;
; -0.263 ; CAPdrive:CAPdriver|QinReg[6]         ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.210      ; 0.968      ;
; -0.263 ; CAPdrive:CAPdriver|QinReg[6]         ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.210      ; 0.968      ;
; -0.263 ; CAPdrive:CAPdriver|QinReg[6]         ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.210      ; 0.968      ;
; -0.256 ; CAPdrive:CAPdriver|QinReg[5]         ; CAPdrive:CAPdriver|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.210      ; 0.961      ;
; 0.247  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qt    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[0] ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 0.687      ;
; 0.248  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[0] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 0.686      ;
; 0.275  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qt    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qt    ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 0.659      ;
; 0.275  ; CAPdrive:CAPdriver|takeTurn          ; CAPdrive:CAPdriver|takeTurn          ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 0.659      ;
; 0.275  ; CAPdrive:CAPdriver|QaddReg[0]        ; CAPdrive:CAPdriver|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 0.659      ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[4]'                                                                                               ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; -0.013 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 0.500        ; 1.106      ; 1.823      ;
; 0.494  ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 1.000        ; 1.106      ; 1.816      ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[1]'                                                                                              ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.065 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 0.500        ; 0.911      ; 1.560      ;
; 0.579 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 1.000        ; 0.911      ; 1.546      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[2]'                                                                                              ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.101 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 0.500        ; 1.127      ; 1.740      ;
; 0.646 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 1.000        ; 1.127      ; 1.695      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[0]'                                                                                              ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.205 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 0.500        ; 0.746      ; 1.255      ;
; 0.742 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 1.000        ; 0.746      ; 1.218      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[3]'                                                                                              ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.207 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 0.500        ; 0.746      ; 1.253      ;
; 0.747 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 1.000        ; 0.746      ; 1.213      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                 ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; 0.230 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 0.500        ; 2.588      ; 3.052      ;
; 0.696 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 1.000        ; 2.588      ; 3.086      ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[5]'                                                                                                                           ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; -0.320 ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 0.000        ; 2.544      ; 2.590      ;
; -0.085 ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 0.000        ; 2.606      ; 2.897      ;
; 0.261  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.318      ; 1.256      ;
; 0.319  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; -0.500       ; 2.544      ; 2.729      ;
; 0.359  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.061      ; 0.577      ;
; 0.367  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; -0.500       ; 2.606      ; 2.849      ;
; 0.478  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.318      ; 1.473      ;
; 0.499  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.318      ; 1.494      ;
; 0.502  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.153      ; 1.332      ;
; 0.600  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.061      ; 0.818      ;
; 0.737  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.061      ; 0.955      ;
; 0.744  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.110      ; 1.011      ;
; 0.843  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.061      ; 1.061      ;
; 0.888  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.066      ; 1.111      ;
; 0.943  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.061      ; 1.161      ;
; 1.336  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.002      ; 1.015      ;
; 1.337  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.002      ; 1.016      ;
; 2.172  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; -1.188     ; 1.141      ;
; 2.174  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -1.129     ; 0.722      ;
; 2.287  ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.123      ; 2.087      ;
; 2.306  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -1.129     ; 0.854      ;
; 2.359  ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -1.129     ; 0.907      ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                   ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; -0.111 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 0.000        ; 2.681      ; 2.946      ;
; 0.365  ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; -0.500       ; 2.681      ; 2.922      ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[1]'                                                                                                ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; -0.007 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 0.000        ; 0.967      ; 1.316      ;
; 0.533  ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; -0.500       ; 0.967      ; 1.356      ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[2]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.017 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 0.000        ; 1.192      ; 1.565      ;
; 0.554 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; -0.500       ; 1.192      ; 1.602      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[3]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.019 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 0.000        ; 0.795      ; 1.170      ;
; 0.558 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; -0.500       ; 0.795      ; 1.209      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[0]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.023 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 0.000        ; 0.795      ; 1.174      ;
; 0.561 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; -0.500       ; 0.795      ; 1.212      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[4]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.038 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 0.000        ; 1.170      ; 1.574      ;
; 0.579 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; -0.500       ; 1.170      ; 1.615      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'GPIO1_D[8]'                                                                                                                  ;
+-------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.359 ; CAPdrive:CAPdriver|QaddReg[0]        ; CAPdrive:CAPdriver|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 0.577      ;
; 0.362 ; CAPdrive:CAPdriver|takeTurn          ; CAPdrive:CAPdriver|takeTurn          ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qt    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qt    ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 0.580      ;
; 0.374 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[0] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qt    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[0] ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 0.592      ;
; 0.864 ; CAPdrive:CAPdriver|QinReg[5]         ; CAPdrive:CAPdriver|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.333      ; 0.874      ;
; 0.870 ; CAPdrive:CAPdriver|QinReg[6]         ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.333      ; 0.880      ;
; 0.870 ; CAPdrive:CAPdriver|QinReg[6]         ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.333      ; 0.880      ;
; 0.873 ; CAPdrive:CAPdriver|QinReg[6]         ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.333      ; 0.883      ;
; 0.909 ; CAPdrive:CAPdriver|QinReg[5]         ; CAPdrive:CAPdriver|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.333      ; 0.919      ;
; 0.922 ; CAPdrive:CAPdriver|QinReg[0]         ; CAPdrive:CAPdriver|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.333      ; 0.932      ;
; 0.981 ; CAPdrive:CAPdriver|takeTurn          ; CAPdrive:CAPdriver|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.333      ; 0.991      ;
; 0.987 ; CAPdrive:CAPdriver|QaddReg[4]        ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 1.205      ;
; 0.990 ; CAPdrive:CAPdriver|QaddReg[4]        ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 1.208      ;
; 1.034 ; CAPdrive:CAPdriver|QinReg[6]         ; CAPdrive:CAPdriver|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.333      ; 1.044      ;
; 1.046 ; CAPdrive:CAPdriver|QinReg[2]         ; CAPdrive:CAPdriver|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.333      ; 1.056      ;
; 1.046 ; CAPdrive:CAPdriver|QinReg[1]         ; CAPdrive:CAPdriver|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.333      ; 1.056      ;
; 1.054 ; CAPdrive:CAPdriver|QinReg[3]         ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.333      ; 1.064      ;
; 1.068 ; CAPdrive:CAPdriver|QinReg[3]         ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.333      ; 1.078      ;
; 1.068 ; CAPdrive:CAPdriver|QinReg[3]         ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.333      ; 1.078      ;
; 1.070 ; CAPdrive:CAPdriver|QaddReg[1]        ; CAPdrive:CAPdriver|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 1.288      ;
; 1.079 ; CAPdrive:CAPdriver|QinReg[7]         ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.333      ; 1.089      ;
; 1.080 ; CAPdrive:CAPdriver|QinReg[4]         ; CAPdrive:CAPdriver|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.333      ; 1.090      ;
; 1.090 ; CAPdrive:CAPdriver|QaddReg[2]        ; CAPdrive:CAPdriver|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 1.308      ;
; 1.095 ; CAPdrive:CAPdriver|QaddReg[3]        ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 1.313      ;
; 1.099 ; CAPdrive:CAPdriver|takeTurn          ; CAPdrive:CAPdriver|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.333      ; 1.109      ;
; 1.102 ; CAPdrive:CAPdriver|takeTurn          ; CAPdrive:CAPdriver|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.333      ; 1.112      ;
; 1.109 ; CAPdrive:CAPdriver|QaddReg[3]        ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 1.327      ;
; 1.109 ; CAPdrive:CAPdriver|QaddReg[3]        ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 1.327      ;
; 1.112 ; CAPdrive:CAPdriver|takeTurn          ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.333      ; 1.122      ;
; 1.118 ; CAPdrive:CAPdriver|QinReg[4]         ; CAPdrive:CAPdriver|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.333      ; 1.128      ;
; 1.126 ; CAPdrive:CAPdriver|QinReg[4]         ; CAPdrive:CAPdriver|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.333      ; 1.136      ;
; 1.126 ; CAPdrive:CAPdriver|takeTurn          ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.333      ; 1.136      ;
; 1.126 ; CAPdrive:CAPdriver|takeTurn          ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.333      ; 1.136      ;
; 1.140 ; CAPdrive:CAPdriver|QaddReg[0]        ; CAPdrive:CAPdriver|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 1.358      ;
; 1.165 ; CAPdrive:CAPdriver|QinReg[1]         ; CAPdrive:CAPdriver|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.333      ; 1.175      ;
; 1.169 ; CAPdrive:CAPdriver|QinReg[5]         ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.333      ; 1.179      ;
; 1.169 ; CAPdrive:CAPdriver|QinReg[5]         ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.333      ; 1.179      ;
; 1.172 ; CAPdrive:CAPdriver|QinReg[5]         ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.333      ; 1.182      ;
; 1.176 ; CAPdrive:CAPdriver|QinReg[7]         ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.333      ; 1.186      ;
; 1.176 ; CAPdrive:CAPdriver|QinReg[7]         ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.333      ; 1.186      ;
; 1.189 ; CAPdrive:CAPdriver|QaddReg[1]        ; CAPdrive:CAPdriver|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 1.407      ;
; 1.257 ; CAPdrive:CAPdriver|QinReg[0]         ; CAPdrive:CAPdriver|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.333      ; 1.267      ;
; 1.347 ; CAPdrive:CAPdriver|QinReg[2]         ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.333      ; 1.357      ;
; 1.347 ; CAPdrive:CAPdriver|QinReg[2]         ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.333      ; 1.357      ;
; 1.350 ; CAPdrive:CAPdriver|QinReg[2]         ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.333      ; 1.360      ;
; 1.377 ; CAPdrive:CAPdriver|QaddReg[0]        ; CAPdrive:CAPdriver|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 1.595      ;
; 1.385 ; CAPdrive:CAPdriver|QinReg[4]         ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.333      ; 1.395      ;
; 1.385 ; CAPdrive:CAPdriver|QinReg[4]         ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.333      ; 1.395      ;
; 1.388 ; CAPdrive:CAPdriver|QinReg[4]         ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.333      ; 1.398      ;
; 1.391 ; CAPdrive:CAPdriver|QaddReg[2]        ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 1.609      ;
; 1.391 ; CAPdrive:CAPdriver|QaddReg[2]        ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 1.609      ;
; 1.394 ; CAPdrive:CAPdriver|QaddReg[2]        ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 1.612      ;
; 1.470 ; CAPdrive:CAPdriver|QinReg[1]         ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.333      ; 1.480      ;
; 1.470 ; CAPdrive:CAPdriver|QinReg[1]         ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.333      ; 1.480      ;
; 1.473 ; CAPdrive:CAPdriver|QinReg[1]         ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.333      ; 1.483      ;
; 1.494 ; CAPdrive:CAPdriver|QinReg[0]         ; CAPdrive:CAPdriver|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.333      ; 1.504      ;
; 1.494 ; CAPdrive:CAPdriver|QaddReg[1]        ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 1.712      ;
; 1.494 ; CAPdrive:CAPdriver|QaddReg[1]        ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 1.712      ;
; 1.497 ; CAPdrive:CAPdriver|QaddReg[1]        ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 1.715      ;
; 1.682 ; CAPdrive:CAPdriver|QaddReg[0]        ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 1.900      ;
; 1.682 ; CAPdrive:CAPdriver|QaddReg[0]        ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 1.900      ;
; 1.685 ; CAPdrive:CAPdriver|QaddReg[0]        ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 1.903      ;
; 1.799 ; CAPdrive:CAPdriver|QinReg[0]         ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.333      ; 1.809      ;
; 1.799 ; CAPdrive:CAPdriver|QinReg[0]         ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.333      ; 1.809      ;
; 1.802 ; CAPdrive:CAPdriver|QinReg[0]         ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.333      ; 1.812      ;
+-------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                          ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.372 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.591      ;
; 0.373 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.594      ;
; 0.376 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.594      ;
; 0.385 ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.038      ; 0.580      ;
; 0.413 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.374      ; 0.964      ;
; 0.416 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.374      ; 0.967      ;
; 0.420 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.374      ; 0.971      ;
; 0.421 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.640      ;
; 0.421 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.374      ; 0.972      ;
; 0.422 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.374      ; 0.973      ;
; 0.422 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.374      ; 0.973      ;
; 0.423 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.374      ; 0.974      ;
; 0.424 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.374      ; 0.975      ;
; 0.431 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.374      ; 0.982      ;
; 0.433 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.374      ; 0.984      ;
; 0.433 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.374      ; 0.984      ;
; 0.433 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.374      ; 0.984      ;
; 0.435 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.374      ; 0.986      ;
; 0.435 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.374      ; 0.986      ;
; 0.442 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.374      ; 0.993      ;
; 0.478 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.697      ;
; 0.478 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.697      ;
; 0.479 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.698      ;
; 0.479 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.698      ;
; 0.479 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.698      ;
; 0.480 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.699      ;
; 0.480 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.698      ;
; 0.480 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.699      ;
; 0.497 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.374      ; 1.048      ;
; 0.509 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.728      ;
; 0.513 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.732      ;
; 0.523 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.374      ; 1.074      ;
; 0.528 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.374      ; 1.079      ;
; 0.529 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.374      ; 1.080      ;
; 0.530 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.374      ; 1.081      ;
; 0.531 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.374      ; 1.082      ;
; 0.532 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.374      ; 1.083      ;
; 0.533 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.374      ; 1.084      ;
; 0.534 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.753      ;
; 0.534 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.753      ;
; 0.538 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.374      ; 1.089      ;
; 0.541 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.374      ; 1.092      ;
; 0.547 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.374      ; 1.098      ;
; 0.547 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.374      ; 1.098      ;
; 0.552 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.771      ;
; 0.553 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.772      ;
; 0.554 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.773      ;
; 0.555 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.773      ;
; 0.555 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.773      ;
; 0.555 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.773      ;
; 0.555 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.773      ;
; 0.555 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.774      ;
; 0.555 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.774      ;
; 0.556 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.774      ;
; 0.556 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.774      ;
; 0.615 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.834      ;
; 0.619 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.838      ;
; 0.629 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.848      ;
; 0.639 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.858      ;
; 0.644 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.862      ;
; 0.646 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.865      ;
; 0.646 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.864      ;
; 0.647 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.866      ;
; 0.648 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.866      ;
; 0.648 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.866      ;
; 0.649 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.867      ;
; 0.653 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.871      ;
; 0.654 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.872      ;
; 0.654 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.872      ;
; 0.654 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.872      ;
; 0.654 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.872      ;
; 0.654 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.872      ;
; 0.686 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.904      ;
; 0.687 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.905      ;
; 0.691 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.909      ;
; 0.717 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.935      ;
; 0.719 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.937      ;
; 0.757 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.976      ;
; 0.766 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.985      ;
; 0.767 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.986      ;
; 0.769 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.988      ;
; 0.776 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.060      ; 0.993      ;
; 0.777 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.996      ;
; 0.842 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.061      ;
; 0.842 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.061      ;
; 0.842 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 1.060      ;
; 0.844 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.063      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'                                                                                                  ;
+-------+-------------------------------+------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                      ; Launch Clock ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; 2.814 ; CAPdrive:CAPdriver|QaddReg[5] ; CAPdrive:CAPdriver|Chewed[3] ; GPIO1_D[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; -1.772     ; 0.729      ;
; 2.826 ; CAPdrive:CAPdriver|QaddReg[3] ; CAPdrive:CAPdriver|Chewed[1] ; GPIO1_D[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; -1.772     ; 0.741      ;
; 2.851 ; CAPdrive:CAPdriver|QaddReg[4] ; CAPdrive:CAPdriver|Chewed[2] ; GPIO1_D[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; -1.772     ; 0.766      ;
; 2.853 ; CAPdrive:CAPdriver|QaddReg[2] ; CAPdrive:CAPdriver|Chewed[0] ; GPIO1_D[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; -1.772     ; 0.768      ;
+-------+-------------------------------+------------------------------+--------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                           ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.632 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; -0.678     ; 1.449      ;
; -0.320 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.126      ; 1.941      ;
; -0.320 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.126      ; 1.941      ;
; -0.320 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.126      ; 1.941      ;
; -0.320 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.126      ; 1.941      ;
; -0.320 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.126      ; 1.941      ;
; -0.320 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.126      ; 1.941      ;
; -0.320 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.126      ; 1.941      ;
; -0.320 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.126      ; 1.941      ;
; -0.320 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.126      ; 1.941      ;
; -0.320 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.126      ; 1.941      ;
; -0.320 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.126      ; 1.941      ;
; -0.320 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.126      ; 1.941      ;
; -0.320 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.126      ; 1.941      ;
; -0.057 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.124      ; 1.676      ;
; -0.057 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.124      ; 1.676      ;
; -0.057 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.124      ; 1.676      ;
; -0.057 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.124      ; 1.676      ;
; -0.057 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.124      ; 1.676      ;
; -0.057 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.124      ; 1.676      ;
; -0.057 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.124      ; 1.676      ;
; -0.057 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.124      ; 1.676      ;
; -0.057 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.124      ; 1.676      ;
; -0.057 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.124      ; 1.676      ;
; 0.170  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.124      ; 1.449      ;
; 0.170  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.124      ; 1.449      ;
; 0.170  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.124      ; 1.449      ;
; 0.170  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.124      ; 1.449      ;
; 0.170  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.124      ; 1.449      ;
; 0.170  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.124      ; 1.449      ;
; 0.170  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.124      ; 1.449      ;
; 0.170  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.124      ; 1.449      ;
; 0.170  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.124      ; 1.449      ;
; 0.170  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.124      ; 1.449      ;
; 0.170  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.124      ; 1.449      ;
; 0.170  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.124      ; 1.449      ;
; 0.170  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.124      ; 1.449      ;
; 0.170  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.124      ; 1.449      ;
; 0.170  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.124      ; 1.449      ;
; 0.179  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.124      ; 1.440      ;
; 0.179  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.124      ; 1.440      ;
; 0.179  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.124      ; 1.440      ;
; 0.179  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.124      ; 1.440      ;
; 0.179  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.124      ; 1.440      ;
; 0.179  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.124      ; 1.440      ;
; 0.179  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.124      ; 1.440      ;
; 0.179  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.124      ; 1.440      ;
; 0.179  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.124      ; 1.440      ;
; 0.179  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.124      ; 1.440      ;
; 0.179  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.124      ; 1.440      ;
; 0.179  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.124      ; 1.440      ;
; 0.179  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.124      ; 1.440      ;
; 0.179  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.124      ; 1.440      ;
; 0.179  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.124      ; 1.440      ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                           ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.276 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.331      ; 1.284      ;
; 0.276 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.331      ; 1.284      ;
; 0.276 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.331      ; 1.284      ;
; 0.276 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.331      ; 1.284      ;
; 0.276 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.331      ; 1.284      ;
; 0.276 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.331      ; 1.284      ;
; 0.276 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.331      ; 1.284      ;
; 0.276 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.331      ; 1.284      ;
; 0.276 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.331      ; 1.284      ;
; 0.276 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.331      ; 1.284      ;
; 0.276 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.331      ; 1.284      ;
; 0.276 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.331      ; 1.284      ;
; 0.276 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.331      ; 1.284      ;
; 0.276 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.331      ; 1.284      ;
; 0.276 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.331      ; 1.284      ;
; 0.292 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.332      ; 1.301      ;
; 0.292 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.332      ; 1.301      ;
; 0.292 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.332      ; 1.301      ;
; 0.292 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.332      ; 1.301      ;
; 0.292 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.332      ; 1.301      ;
; 0.292 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.332      ; 1.301      ;
; 0.292 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.332      ; 1.301      ;
; 0.292 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.332      ; 1.301      ;
; 0.292 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.332      ; 1.301      ;
; 0.292 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.332      ; 1.301      ;
; 0.292 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.332      ; 1.301      ;
; 0.292 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.332      ; 1.301      ;
; 0.292 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.332      ; 1.301      ;
; 0.292 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.332      ; 1.301      ;
; 0.292 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.332      ; 1.301      ;
; 0.522 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.332      ; 1.531      ;
; 0.522 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.332      ; 1.531      ;
; 0.522 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.332      ; 1.531      ;
; 0.522 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.332      ; 1.531      ;
; 0.522 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.332      ; 1.531      ;
; 0.522 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.332      ; 1.531      ;
; 0.522 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.332      ; 1.531      ;
; 0.522 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.332      ; 1.531      ;
; 0.522 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.332      ; 1.531      ;
; 0.522 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.332      ; 1.531      ;
; 0.771 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.334      ; 1.782      ;
; 0.771 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.334      ; 1.782      ;
; 0.771 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.334      ; 1.782      ;
; 0.771 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.334      ; 1.782      ;
; 0.771 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.334      ; 1.782      ;
; 0.771 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.334      ; 1.782      ;
; 0.771 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.334      ; 1.782      ;
; 0.771 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.334      ; 1.782      ;
; 0.771 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.334      ; 1.782      ;
; 0.771 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.334      ; 1.782      ;
; 0.771 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.334      ; 1.782      ;
; 0.771 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.334      ; 1.782      ;
; 0.771 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.334      ; 1.782      ;
; 2.169 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; -0.545     ; 1.301      ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'GPIO1_D[8]'                                                                    ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[4]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[5]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[5]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[6]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[7]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qt    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|takeTurn          ;
; -0.017 ; 0.199        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[0]        ;
; -0.017 ; 0.199        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[1]        ;
; -0.017 ; 0.199        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[2]        ;
; -0.017 ; 0.199        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[3]        ;
; -0.017 ; 0.199        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[4]        ;
; -0.017 ; 0.199        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[5]        ;
; 0.030  ; 0.214        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[0]         ;
; 0.030  ; 0.214        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[1]         ;
; 0.030  ; 0.214        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[2]         ;
; 0.030  ; 0.214        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[3]         ;
; 0.030  ; 0.214        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[4]         ;
; 0.030  ; 0.214        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[5]         ;
; 0.030  ; 0.214        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[6]         ;
; 0.030  ; 0.214        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[7]         ;
; 0.030  ; 0.214        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|takeTurn          ;
; 0.082  ; 0.266        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[0] ;
; 0.082  ; 0.266        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;
; 0.082  ; 0.266        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qt    ;
; 0.209  ; 0.209        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|dPCLK|combout              ;
; 0.214  ; 0.214        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|dPCLK~clkctrl|inclk[0]     ;
; 0.214  ; 0.214        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|dPCLK~clkctrl|outclk       ;
; 0.218  ; 0.218        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdriver|dPCLK|datad                ;
; 0.223  ; 0.223        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QaddReg[0]|clk             ;
; 0.223  ; 0.223        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QaddReg[1]|clk             ;
; 0.223  ; 0.223        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QaddReg[2]|clk             ;
; 0.223  ; 0.223        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QaddReg[3]|clk             ;
; 0.223  ; 0.223        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QaddReg[4]|clk             ;
; 0.223  ; 0.223        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QaddReg[5]|clk             ;
; 0.223  ; 0.223        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[0]|clk              ;
; 0.223  ; 0.223        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[1]|clk              ;
; 0.223  ; 0.223        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[2]|clk              ;
; 0.223  ; 0.223        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[3]|clk              ;
; 0.223  ; 0.223        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[4]|clk              ;
; 0.223  ; 0.223        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[5]|clk              ;
; 0.223  ; 0.223        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[6]|clk              ;
; 0.223  ; 0.223        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[7]|clk              ;
; 0.223  ; 0.223        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|takeTurn|clk               ;
; 0.241  ; 0.241        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|inclk[0]     ;
; 0.241  ; 0.241        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|o                   ;
; 0.244  ; 0.244        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdriver|DEPHASE|Qd[0]|clk          ;
; 0.244  ; 0.244        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdriver|DEPHASE|Qd[1]|clk          ;
; 0.244  ; 0.244        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdriver|DEPHASE|Qt|clk             ;
; 0.250  ; 0.250        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|outclk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|i                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|i                   ;
; 0.516  ; 0.732        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[0] ;
; 0.516  ; 0.732        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;
; 0.516  ; 0.732        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qt    ;
; 0.567  ; 0.783        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[0]         ;
; 0.567  ; 0.783        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[1]         ;
; 0.567  ; 0.783        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[2]         ;
; 0.567  ; 0.783        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[3]         ;
; 0.567  ; 0.783        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[4]         ;
; 0.567  ; 0.783        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[5]         ;
; 0.567  ; 0.783        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[6]         ;
; 0.567  ; 0.783        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[7]         ;
; 0.567  ; 0.783        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|takeTurn          ;
; 0.615  ; 0.799        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[0]        ;
; 0.615  ; 0.799        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[1]        ;
; 0.615  ; 0.799        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[2]        ;
; 0.615  ; 0.799        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[3]        ;
; 0.615  ; 0.799        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[4]        ;
; 0.615  ; 0.799        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[5]        ;
; 0.750  ; 0.750        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|outclk       ;
; 0.756  ; 0.756        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdriver|DEPHASE|Qd[0]|clk          ;
; 0.756  ; 0.756        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdriver|DEPHASE|Qd[1]|clk          ;
; 0.756  ; 0.756        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdriver|DEPHASE|Qt|clk             ;
; 0.759  ; 0.759        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|inclk[0]     ;
; 0.759  ; 0.759        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|o                   ;
; 0.777  ; 0.777        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QaddReg[0]|clk             ;
; 0.777  ; 0.777        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QaddReg[1]|clk             ;
; 0.777  ; 0.777        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QaddReg[2]|clk             ;
; 0.777  ; 0.777        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QaddReg[3]|clk             ;
; 0.777  ; 0.777        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QaddReg[4]|clk             ;
; 0.777  ; 0.777        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QaddReg[5]|clk             ;
; 0.777  ; 0.777        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[0]|clk              ;
; 0.777  ; 0.777        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[1]|clk              ;
; 0.777  ; 0.777        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[2]|clk              ;
; 0.777  ; 0.777        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[3]|clk              ;
; 0.777  ; 0.777        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[4]|clk              ;
; 0.777  ; 0.777        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[5]|clk              ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'                                                                       ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.194  ; 0.410        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[5]'                                                               ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.223  ; 0.439        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.236  ; 0.452        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; 0.236  ; 0.452        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; 0.277  ; 0.461        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; 0.283  ; 0.467        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; 0.283  ; 0.467        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; 0.283  ; 0.467        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; 0.283  ; 0.467        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; 0.313  ; 0.529        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; 0.313  ; 0.529        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; 0.313  ; 0.529        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; 0.313  ; 0.529        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; 0.363  ; 0.547        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; 0.363  ; 0.547        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; 0.376  ; 0.560        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|eInd|clk             ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400|clk           ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|EE|clk               ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400data|clk       ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|C_Esync|clk          ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|LIVE|clk             ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q0|clk               ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q1|clk               ;
; 0.451  ; 0.451        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|inclk[0] ;
; 0.451  ; 0.451        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]|q                ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|inclk[0] ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|outclk   ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|C_Esync|clk          ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|LIVE|clk             ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q0|clk               ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q1|clk               ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|EE|clk               ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400data|clk       ;
; 0.559  ; 0.559        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400|clk           ;
; 0.567  ; 0.567        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|eInd|clk             ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'                                                                        ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[3]             ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[0]             ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[1]             ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[2]             ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[3]             ;
; 0.327  ; 0.543        ; 0.216          ; High Pulse Width ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[0]             ;
; 0.327  ; 0.543        ; 0.216          ; High Pulse Width ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[1]             ;
; 0.327  ; 0.543        ; 0.216          ; High Pulse Width ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[2]             ;
; 0.327  ; 0.543        ; 0.216          ; High Pulse Width ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[3]             ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|Chewed[0]|clk                  ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|Chewed[1]|clk                  ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|Chewed[2]|clk                  ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|Chewed[3]|clk                  ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|DEPHASE|Qd[1]~clkctrl|inclk[0] ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|DEPHASE|Qd[1]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|DEPHASE|Qd[1]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|DEPHASE|Qd[1]|q                ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|DEPHASE|Qd[1]~clkctrl|inclk[0] ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|DEPHASE|Qd[1]~clkctrl|outclk   ;
; 0.567  ; 0.567        ; 0.000          ; High Pulse Width ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|Chewed[0]|clk                  ;
; 0.567  ; 0.567        ; 0.000          ; High Pulse Width ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|Chewed[1]|clk                  ;
; 0.567  ; 0.567        ; 0.000          ; High Pulse Width ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|Chewed[2]|clk                  ;
; 0.567  ; 0.567        ; 0.000          ; High Pulse Width ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|Chewed[3]|clk                  ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[0]'                                                      ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.338  ; 0.554        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.419  ; 0.419        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[1]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[0]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[0]|q       ;
; 0.578  ; 0.578        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[1]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[1]'                                                      ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[2]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[1]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[1]|q       ;
; 0.571  ; 0.571        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[2]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[2]'                                                      ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.298  ; 0.514        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.299  ; 0.483        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[3]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[2]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[2]|q       ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[3]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[3]'                                                      ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.338  ; 0.554        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.419  ; 0.419        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[4]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[3]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[3]|q       ;
; 0.578  ; 0.578        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[4]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[4]'                                                      ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.286  ; 0.470        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.310  ; 0.526        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[5]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[4]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[4]|q       ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[5]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'                                                         ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                     ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; 0.472 ; 0.472        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
; 0.494 ; 0.494        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.502 ; 0.502        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.523 ; 0.523        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                            ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                        ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; 4.704 ; 4.888        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
; 4.825 ; 4.825        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.825 ; 4.825        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.839 ; 4.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 4.860 ; 4.860        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.865 ; 4.865        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|Qaux[0]|clk                                            ;
; 4.895 ; 5.111        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.134 ; 5.134        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|Qaux[0]|clk                                            ;
; 5.140 ; 5.140        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.161 ; 5.161        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 5.173 ; 5.173        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.173 ; 5.173        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 6.000 ; 10.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                      ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+-------------+------------+--------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+-------+------------+-----------------+
; GPIO1_D[*]  ; GPIO1_D[8] ; 0.381  ; 0.981 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[0] ; GPIO1_D[8] ; 0.381  ; 0.981 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[1] ; GPIO1_D[8] ; 0.116  ; 0.682 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[2] ; GPIO1_D[8] ; 0.352  ; 0.924 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[3] ; GPIO1_D[8] ; 0.292  ; 0.826 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[4] ; GPIO1_D[8] ; -0.073 ; 0.475 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[5] ; GPIO1_D[8] ; 0.242  ; 0.795 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[6] ; GPIO1_D[8] ; 0.287  ; 0.827 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[7] ; GPIO1_D[8] ; 0.259  ; 0.782 ; Rise       ; GPIO1_D[8]      ;
+-------------+------------+--------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+-------------+------------+-------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+--------+------------+-----------------+
; GPIO1_D[*]  ; GPIO1_D[8] ; 0.524 ; -0.003 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[0] ; GPIO1_D[8] ; 0.077 ; -0.511 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[1] ; GPIO1_D[8] ; 0.332 ; -0.223 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[2] ; GPIO1_D[8] ; 0.105 ; -0.456 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[3] ; GPIO1_D[8] ; 0.163 ; -0.361 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[4] ; GPIO1_D[8] ; 0.524 ; -0.003 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[5] ; GPIO1_D[8] ; 0.211 ; -0.331 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[6] ; GPIO1_D[8] ; 0.167 ; -0.363 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[7] ; GPIO1_D[8] ; 0.195 ; -0.319 ; Rise       ; GPIO1_D[8]      ;
+-------------+------------+-------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                 ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 6.215 ; 6.252 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  GPIO0_D[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 6.215 ; 6.252 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; VGA_B[*]    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 6.726 ; 6.764 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_B[0]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 6.726 ; 6.764 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_B[1]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 6.238 ; 6.290 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_B[2]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 6.452 ; 6.494 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_B[3]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 5.948 ; 6.007 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; VGA_G[*]    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 6.455 ; 6.508 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_G[0]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 6.455 ; 6.508 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_G[1]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 6.067 ; 6.110 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_G[2]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 6.433 ; 6.478 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_G[3]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 6.261 ; 6.319 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; VGA_R[*]    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 6.494 ; 6.583 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_R[0]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 6.494 ; 6.583 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_R[1]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 6.199 ; 6.238 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_R[2]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 6.172 ; 6.228 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_R[3]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 5.968 ; 6.027 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; GPIO0_D[*]  ; CLOCK_50                             ; 3.693 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ; 3.693 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                             ;       ; 3.675 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ;       ; 3.675 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ;       ; 6.762 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ;       ; 6.762 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ; 6.815 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ; 6.815 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 7.781 ; 7.875 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 7.781 ; 7.875 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 7.315 ; 7.323 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 7.315 ; 7.323 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; div800k:DIV800|Qaux[5]               ; 8.032 ; 8.190 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  GPIO0_D[0] ; div800k:DIV800|Qaux[5]               ; 8.032 ; 8.190 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
; LEDG[*]     ; div800k:DIV800|Qaux[5]               ; 6.267 ; 6.367 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  LEDG[0]    ; div800k:DIV800|Qaux[5]               ; 6.267 ; 6.367 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                         ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 6.042 ; 6.076 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  GPIO0_D[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 6.042 ; 6.076 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; VGA_B[*]    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 5.789 ; 5.846 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_B[0]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 6.537 ; 6.573 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_B[1]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 6.068 ; 6.118 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_B[2]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 6.273 ; 6.313 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_B[3]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 5.789 ; 5.846 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; VGA_G[*]    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 5.904 ; 5.944 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_G[0]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 6.277 ; 6.327 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_G[1]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 5.904 ; 5.944 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_G[2]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 6.255 ; 6.298 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_G[3]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 6.090 ; 6.145 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; VGA_R[*]    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 5.809 ; 5.866 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_R[0]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 6.314 ; 6.398 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_R[1]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 6.030 ; 6.067 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_R[2]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 6.004 ; 6.058 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_R[3]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 5.809 ; 5.866 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; GPIO0_D[*]  ; CLOCK_50                             ; 3.262 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ; 3.262 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                             ;       ; 3.242 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ;       ; 3.242 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ;       ; 6.575 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ;       ; 6.575 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ; 6.629 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ; 6.629 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 7.546 ; 7.634 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 7.546 ; 7.634 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 7.058 ; 7.075 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 7.058 ; 7.075 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; div800k:DIV800|Qaux[5]               ; 7.771 ; 7.910 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  GPIO0_D[0] ; div800k:DIV800|Qaux[5]               ; 7.771 ; 7.910 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
; LEDG[*]     ; div800k:DIV800|Qaux[5]               ; 6.096 ; 6.192 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  LEDG[0]    ; div800k:DIV800|Qaux[5]               ; 6.096 ; 6.192 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+


+-----------------------------------------------------+
; Propagation Delay                                   ;
+-------------+-------------+-------+----+----+-------+
; Input Port  ; Output Port ; RR    ; RF ; FR ; FF    ;
+-------------+-------------+-------+----+----+-------+
; GPIO1_D[9]  ; VGA_HS      ; 6.172 ;    ;    ; 6.714 ;
; GPIO1_D[10] ; LEDG[1]     ; 6.590 ;    ;    ; 7.215 ;
; GPIO1_D[10] ; VGA_VS      ; 6.004 ;    ;    ; 6.538 ;
; SW[1]       ; GPIO0_D[2]  ; 8.317 ;    ;    ; 8.820 ;
+-------------+-------------+-------+----+----+-------+


+-----------------------------------------------------+
; Minimum Propagation Delay                           ;
+-------------+-------------+-------+----+----+-------+
; Input Port  ; Output Port ; RR    ; RF ; FR ; FF    ;
+-------------+-------------+-------+----+----+-------+
; GPIO1_D[9]  ; VGA_HS      ; 6.032 ;    ;    ; 6.563 ;
; GPIO1_D[10] ; LEDG[1]     ; 6.433 ;    ;    ; 7.044 ;
; GPIO1_D[10] ; VGA_VS      ; 5.870 ;    ;    ; 6.393 ;
; SW[1]       ; GPIO0_D[2]  ; 8.077 ;    ;    ; 8.553 ;
+-------------+-------------+-------+----+----+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                              ;
+------------+-----------------+---------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                      ; Note                                                          ;
+------------+-----------------+---------------------------------+---------------------------------------------------------------+
; 234.85 MHz ; 234.85 MHz      ; div800k:DIV800|Qaux[5]          ;                                                               ;
; 293.26 MHz ; 250.0 MHz       ; GPIO1_D[8]                      ; limit due to minimum period restriction (max I/O toggle rate) ;
; 404.37 MHz ; 404.37 MHz      ; SCCBdrive:SCCBdriver|clk400data ;                                                               ;
+------------+-----------------+---------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                            ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -2.192 ; -8.697        ;
; div800k:DIV800|Qaux[5]               ; -1.629 ; -4.674        ;
; SCCBdrive:SCCBdriver|clk400data      ; -1.473 ; -10.367       ;
; GPIO1_D[8]                           ; -1.205 ; -5.622        ;
; div800k:DIV800|Qaux[4]               ; 0.065  ; 0.000         ;
; div800k:DIV800|Qaux[1]               ; 0.135  ; 0.000         ;
; div800k:DIV800|Qaux[2]               ; 0.172  ; 0.000         ;
; div800k:DIV800|Qaux[0]               ; 0.237  ; 0.000         ;
; div800k:DIV800|Qaux[3]               ; 0.240  ; 0.000         ;
; CLOCK_50                             ; 0.302  ; 0.000         ;
+--------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                             ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; div800k:DIV800|Qaux[5]               ; -0.250 ; -0.299        ;
; CLOCK_50                             ; -0.176 ; -0.176        ;
; div800k:DIV800|Qaux[1]               ; -0.035 ; -0.035        ;
; div800k:DIV800|Qaux[2]               ; -0.005 ; -0.005        ;
; div800k:DIV800|Qaux[4]               ; 0.004  ; 0.000         ;
; div800k:DIV800|Qaux[3]               ; 0.007  ; 0.000         ;
; div800k:DIV800|Qaux[0]               ; 0.011  ; 0.000         ;
; GPIO1_D[8]                           ; 0.313  ; 0.000         ;
; SCCBdrive:SCCBdriver|clk400data      ; 0.338  ; 0.000         ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 2.670  ; 0.000         ;
+--------------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                    ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; SCCBdrive:SCCBdriver|clk400data ; -1.405 ; -4.646        ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                    ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; SCCBdrive:SCCBdriver|clk400data ; 0.321 ; 0.000         ;
+---------------------------------+-------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary              ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; GPIO1_D[8]                           ; -3.000 ; -21.000       ;
; SCCBdrive:SCCBdriver|clk400data      ; -1.000 ; -55.000       ;
; div800k:DIV800|Qaux[5]               ; -1.000 ; -8.000        ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -1.000 ; -4.000        ;
; div800k:DIV800|Qaux[0]               ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[1]               ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[2]               ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[3]               ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[4]               ; -1.000 ; -1.000        ;
; SCCBdrive:SCCBdriver|C_E             ; 0.482  ; 0.000         ;
; CLOCK_50                             ; 4.648  ; 0.000         ;
+--------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'                                                                                                   ;
+--------+-------------------------------+------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                      ; Launch Clock ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; -2.192 ; CAPdrive:CAPdriver|QaddReg[2] ; CAPdrive:CAPdriver|Chewed[0] ; GPIO1_D[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -1.915     ; 0.762      ;
; -2.190 ; CAPdrive:CAPdriver|QaddReg[4] ; CAPdrive:CAPdriver|Chewed[2] ; GPIO1_D[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -1.915     ; 0.760      ;
; -2.165 ; CAPdrive:CAPdriver|QaddReg[3] ; CAPdrive:CAPdriver|Chewed[1] ; GPIO1_D[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -1.915     ; 0.735      ;
; -2.150 ; CAPdrive:CAPdriver|QaddReg[5] ; CAPdrive:CAPdriver|Chewed[3] ; GPIO1_D[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -1.915     ; 0.720      ;
+--------+-------------------------------+------------------------------+--------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[5]'                                                                                                                           ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; -1.629 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -1.205     ; 0.919      ;
; -1.581 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -1.205     ; 0.871      ;
; -1.512 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.010     ; 1.997      ;
; -1.447 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -1.205     ; 0.737      ;
; -1.396 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -1.250     ; 1.141      ;
; -0.594 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.099     ; 0.990      ;
; -0.591 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.099     ; 0.987      ;
; -0.261 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.057     ; 1.199      ;
; -0.234 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.054     ; 1.175      ;
; -0.120 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.054     ; 1.061      ;
; -0.114 ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.100     ; 1.009      ;
; -0.043 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.054     ; 0.984      ;
; 0.064  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.037      ; 1.468      ;
; 0.066  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.037      ; 1.466      ;
; 0.103  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.054     ; 0.838      ;
; 0.131  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.945      ; 1.309      ;
; 0.198  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.037      ; 1.334      ;
; 0.223  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 0.500        ; 2.231      ; 2.683      ;
; 0.275  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 0.500        ; 2.187      ; 2.597      ;
; 0.358  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.054     ; 0.583      ;
; 0.379  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.054     ; 0.562      ;
; 0.670  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 1.000        ; 2.231      ; 2.736      ;
; 0.829  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 1.000        ; 2.187      ; 2.543      ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                           ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.473 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.730     ; 0.738      ;
; -1.401 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.730     ; 0.666      ;
; -0.430 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.371      ;
; -0.342 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.283      ;
; -0.325 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.266      ;
; -0.295 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.236      ;
; -0.271 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.212      ;
; -0.271 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.212      ;
; -0.270 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.211      ;
; -0.269 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.210      ;
; -0.268 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.209      ;
; -0.265 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.206      ;
; -0.261 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.202      ;
; -0.260 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.201      ;
; -0.257 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.198      ;
; -0.255 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.196      ;
; -0.254 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.195      ;
; -0.254 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.195      ;
; -0.253 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.194      ;
; -0.216 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.157      ;
; -0.214 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.155      ;
; -0.213 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.154      ;
; -0.212 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.153      ;
; -0.208 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.149      ;
; -0.207 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.148      ;
; -0.206 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.147      ;
; -0.205 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.146      ;
; -0.205 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.146      ;
; -0.200 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.141      ;
; -0.199 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.140      ;
; -0.198 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.139      ;
; -0.197 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.138      ;
; -0.197 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.138      ;
; -0.196 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.137      ;
; -0.186 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.127      ;
; -0.177 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.118      ;
; -0.080 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.021      ;
; -0.072 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.013      ;
; -0.071 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.012      ;
; -0.049 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.990      ;
; -0.045 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.116      ; 1.156      ;
; -0.044 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.985      ;
; -0.044 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.116      ; 1.155      ;
; -0.041 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.982      ;
; -0.040 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.116      ; 1.151      ;
; -0.037 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.116      ; 1.148      ;
; -0.035 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.116      ; 1.146      ;
; -0.034 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.116      ; 1.145      ;
; -0.033 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.116      ; 1.144      ;
; -0.033 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.116      ; 1.144      ;
; -0.031 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.116      ; 1.142      ;
; -0.030 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.116      ; 1.141      ;
; -0.026 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.966      ;
; -0.025 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.116      ; 1.136      ;
; -0.025 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.116      ; 1.136      ;
; -0.011 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.952      ;
; -0.010 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.951      ;
; 0.008  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.933      ;
; 0.011  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.930      ;
; 0.038  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.903      ;
; 0.041  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.900      ;
; 0.042  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.899      ;
; 0.043  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.898      ;
; 0.044  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.897      ;
; 0.045  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.896      ;
; 0.045  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.896      ;
; 0.048  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.893      ;
; 0.050  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.891      ;
; 0.051  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.890      ;
; 0.052  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.889      ;
; 0.055  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.886      ;
; 0.061  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.880      ;
; 0.065  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.876      ;
; 0.067  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.874      ;
; 0.078  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.862      ;
; 0.078  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.862      ;
; 0.079  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.861      ;
; 0.088  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.853      ;
; 0.089  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.852      ;
; 0.091  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.849      ;
; 0.092  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.116      ; 1.019      ;
; 0.095  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.116      ; 1.016      ;
; 0.096  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.116      ; 1.015      ;
; 0.097  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.116      ; 1.014      ;
; 0.097  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.116      ; 1.014      ;
; 0.098  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.116      ; 1.013      ;
; 0.100  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.116      ; 1.011      ;
; 0.100  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.116      ; 1.011      ;
; 0.104  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.116      ; 1.007      ;
; 0.106  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.116      ; 1.005      ;
; 0.114  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.116      ; 0.997      ;
; 0.115  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.116      ; 0.996      ;
; 0.117  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.824      ;
; 0.117  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.824      ;
; 0.118  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.823      ;
; 0.119  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.822      ;
; 0.119  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.822      ;
; 0.119  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.822      ;
; 0.120  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.821      ;
; 0.137  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.116      ; 0.974      ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'GPIO1_D[8]'                                                                                                                   ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.205 ; CAPdrive:CAPdriver|QinReg[0]         ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.189      ; 1.889      ;
; -1.205 ; CAPdrive:CAPdriver|QinReg[0]         ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.189      ; 1.889      ;
; -1.198 ; CAPdrive:CAPdriver|QinReg[0]         ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.189      ; 1.882      ;
; -1.104 ; CAPdrive:CAPdriver|takeTurn          ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.189      ; 1.788      ;
; -1.104 ; CAPdrive:CAPdriver|takeTurn          ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.189      ; 1.788      ;
; -1.097 ; CAPdrive:CAPdriver|takeTurn          ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.189      ; 1.781      ;
; -1.071 ; CAPdrive:CAPdriver|QaddReg[0]        ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.054     ; 2.012      ;
; -1.071 ; CAPdrive:CAPdriver|QaddReg[0]        ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.054     ; 2.012      ;
; -1.064 ; CAPdrive:CAPdriver|QaddReg[0]        ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.054     ; 2.005      ;
; -0.916 ; CAPdrive:CAPdriver|QinReg[0]         ; CAPdrive:CAPdriver|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.189      ; 1.600      ;
; -0.815 ; CAPdrive:CAPdriver|takeTurn          ; CAPdrive:CAPdriver|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.189      ; 1.499      ;
; -0.806 ; CAPdrive:CAPdriver|QaddReg[1]        ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.054     ; 1.747      ;
; -0.806 ; CAPdrive:CAPdriver|QaddReg[1]        ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.054     ; 1.747      ;
; -0.799 ; CAPdrive:CAPdriver|QaddReg[1]        ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.054     ; 1.740      ;
; -0.790 ; CAPdrive:CAPdriver|QaddReg[2]        ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.054     ; 1.731      ;
; -0.790 ; CAPdrive:CAPdriver|QaddReg[2]        ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.054     ; 1.731      ;
; -0.783 ; CAPdrive:CAPdriver|QaddReg[2]        ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.054     ; 1.724      ;
; -0.782 ; CAPdrive:CAPdriver|QaddReg[0]        ; CAPdrive:CAPdriver|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.054     ; 1.723      ;
; -0.771 ; CAPdrive:CAPdriver|QinReg[4]         ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.189      ; 1.455      ;
; -0.771 ; CAPdrive:CAPdriver|QinReg[4]         ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.189      ; 1.455      ;
; -0.764 ; CAPdrive:CAPdriver|QinReg[4]         ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.189      ; 1.448      ;
; -0.753 ; CAPdrive:CAPdriver|QinReg[1]         ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.189      ; 1.437      ;
; -0.753 ; CAPdrive:CAPdriver|QinReg[1]         ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.189      ; 1.437      ;
; -0.746 ; CAPdrive:CAPdriver|QinReg[1]         ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.189      ; 1.430      ;
; -0.718 ; CAPdrive:CAPdriver|QinReg[2]         ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.189      ; 1.402      ;
; -0.718 ; CAPdrive:CAPdriver|QinReg[2]         ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.189      ; 1.402      ;
; -0.711 ; CAPdrive:CAPdriver|QinReg[2]         ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.189      ; 1.395      ;
; -0.608 ; CAPdrive:CAPdriver|QinReg[0]         ; CAPdrive:CAPdriver|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.189      ; 1.292      ;
; -0.536 ; CAPdrive:CAPdriver|QinReg[7]         ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.189      ; 1.220      ;
; -0.523 ; CAPdrive:CAPdriver|takeTurn          ; CAPdrive:CAPdriver|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.189      ; 1.207      ;
; -0.518 ; CAPdrive:CAPdriver|QaddReg[3]        ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.054     ; 1.459      ;
; -0.518 ; CAPdrive:CAPdriver|QaddReg[3]        ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.054     ; 1.459      ;
; -0.517 ; CAPdrive:CAPdriver|QaddReg[1]        ; CAPdrive:CAPdriver|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.054     ; 1.458      ;
; -0.510 ; CAPdrive:CAPdriver|QinReg[7]         ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.189      ; 1.194      ;
; -0.509 ; CAPdrive:CAPdriver|QaddReg[2]        ; CAPdrive:CAPdriver|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.054     ; 1.450      ;
; -0.504 ; CAPdrive:CAPdriver|QaddReg[3]        ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.054     ; 1.445      ;
; -0.490 ; CAPdrive:CAPdriver|QinReg[4]         ; CAPdrive:CAPdriver|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.189      ; 1.174      ;
; -0.486 ; CAPdrive:CAPdriver|QaddReg[1]        ; CAPdrive:CAPdriver|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.054     ; 1.427      ;
; -0.482 ; CAPdrive:CAPdriver|QinReg[4]         ; CAPdrive:CAPdriver|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.189      ; 1.166      ;
; -0.482 ; CAPdrive:CAPdriver|QinReg[4]         ; CAPdrive:CAPdriver|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.189      ; 1.166      ;
; -0.474 ; CAPdrive:CAPdriver|QaddReg[0]        ; CAPdrive:CAPdriver|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.054     ; 1.415      ;
; -0.464 ; CAPdrive:CAPdriver|QinReg[1]         ; CAPdrive:CAPdriver|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.189      ; 1.148      ;
; -0.463 ; CAPdrive:CAPdriver|QinReg[5]         ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.189      ; 1.147      ;
; -0.463 ; CAPdrive:CAPdriver|QinReg[5]         ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.189      ; 1.147      ;
; -0.456 ; CAPdrive:CAPdriver|QinReg[5]         ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.189      ; 1.140      ;
; -0.443 ; CAPdrive:CAPdriver|QinReg[3]         ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.189      ; 1.127      ;
; -0.443 ; CAPdrive:CAPdriver|QinReg[3]         ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.189      ; 1.127      ;
; -0.437 ; CAPdrive:CAPdriver|QinReg[2]         ; CAPdrive:CAPdriver|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.189      ; 1.121      ;
; -0.433 ; CAPdrive:CAPdriver|QinReg[1]         ; CAPdrive:CAPdriver|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.189      ; 1.117      ;
; -0.429 ; CAPdrive:CAPdriver|QinReg[3]         ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.189      ; 1.113      ;
; -0.401 ; CAPdrive:CAPdriver|QinReg[7]         ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.189      ; 1.085      ;
; -0.356 ; CAPdrive:CAPdriver|QinReg[6]         ; CAPdrive:CAPdriver|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.189      ; 1.040      ;
; -0.352 ; CAPdrive:CAPdriver|QaddReg[4]        ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.054     ; 1.293      ;
; -0.350 ; CAPdrive:CAPdriver|QaddReg[4]        ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.054     ; 1.291      ;
; -0.344 ; CAPdrive:CAPdriver|takeTurn          ; CAPdrive:CAPdriver|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.189      ; 1.028      ;
; -0.233 ; CAPdrive:CAPdriver|QinReg[0]         ; CAPdrive:CAPdriver|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.189      ; 0.917      ;
; -0.222 ; CAPdrive:CAPdriver|QinReg[5]         ; CAPdrive:CAPdriver|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.189      ; 0.906      ;
; -0.180 ; CAPdrive:CAPdriver|QinReg[6]         ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.189      ; 0.864      ;
; -0.180 ; CAPdrive:CAPdriver|QinReg[6]         ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.189      ; 0.864      ;
; -0.174 ; CAPdrive:CAPdriver|QinReg[5]         ; CAPdrive:CAPdriver|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.189      ; 0.858      ;
; -0.173 ; CAPdrive:CAPdriver|QinReg[6]         ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.189      ; 0.857      ;
; 0.332  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qt    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[0] ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.054     ; 0.609      ;
; 0.333  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[0] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.054     ; 0.608      ;
; 0.357  ; CAPdrive:CAPdriver|takeTurn          ; CAPdrive:CAPdriver|takeTurn          ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.055     ; 0.583      ;
; 0.358  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qt    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qt    ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.054     ; 0.583      ;
; 0.358  ; CAPdrive:CAPdriver|QaddReg[0]        ; CAPdrive:CAPdriver|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.054     ; 0.583      ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[4]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.065 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 0.500        ; 1.018      ; 1.638      ;
; 0.578 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 1.000        ; 1.018      ; 1.625      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[1]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.135 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 0.500        ; 0.839      ; 1.399      ;
; 0.655 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 1.000        ; 0.839      ; 1.379      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[2]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.172 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 0.500        ; 1.038      ; 1.561      ;
; 0.703 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 1.000        ; 1.038      ; 1.530      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[0]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.237 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 0.500        ; 0.677      ; 1.135      ;
; 0.776 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 1.000        ; 0.677      ; 1.096      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[3]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.240 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 0.500        ; 0.677      ; 1.132      ;
; 0.780 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 1.000        ; 0.677      ; 1.092      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                  ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; 0.302 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 0.500        ; 2.394      ; 2.767      ;
; 0.799 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 1.000        ; 2.394      ; 2.770      ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[5]'                                                                                                                            ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; -0.250 ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 0.000        ; 2.294      ; 2.378      ;
; -0.049 ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 0.000        ; 2.339      ; 2.634      ;
; 0.264  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.205      ; 1.133      ;
; 0.280  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; -0.500       ; 2.294      ; 2.408      ;
; 0.313  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.054      ; 0.511      ;
; 0.399  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; -0.500       ; 2.339      ; 2.582      ;
; 0.444  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.103      ; 1.211      ;
; 0.490  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.205      ; 1.359      ;
; 0.501  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.205      ; 1.370      ;
; 0.542  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.054      ; 0.740      ;
; 0.660  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.100      ; 0.904      ;
; 0.670  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.054      ; 0.868      ;
; 0.763  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.054      ; 0.961      ;
; 0.803  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.057      ; 1.004      ;
; 0.851  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.054      ; 1.049      ;
; 1.258  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.010      ; 0.932      ;
; 1.258  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.010      ; 0.932      ;
; 1.980  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; -1.081     ; 1.043      ;
; 2.018  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -1.037     ; 0.645      ;
; 2.131  ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.099      ; 1.894      ;
; 2.137  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -1.037     ; 0.764      ;
; 2.187  ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -1.037     ; 0.814      ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                    ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; -0.176 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 0.000        ; 2.477      ; 2.645      ;
; 0.328  ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; -0.500       ; 2.477      ; 2.649      ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[1]'                                                                                                 ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; -0.035 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 0.000        ; 0.890      ; 1.179      ;
; 0.502  ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; -0.500       ; 0.890      ; 1.216      ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[2]'                                                                                                 ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; -0.005 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 0.000        ; 1.097      ; 1.416      ;
; 0.517  ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; -0.500       ; 1.097      ; 1.438      ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[4]'                                                                                                ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.004 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 0.000        ; 1.076      ; 1.414      ;
; 0.538 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; -0.500       ; 1.076      ; 1.448      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[3]'                                                                                                ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.007 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 0.000        ; 0.721      ; 1.052      ;
; 0.547 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; -0.500       ; 0.721      ; 1.092      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[0]'                                                                                                ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.011 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 0.000        ; 0.721      ; 1.056      ;
; 0.549 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; -0.500       ; 0.721      ; 1.094      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'GPIO1_D[8]'                                                                                                                   ;
+-------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.313 ; CAPdrive:CAPdriver|QaddReg[0]        ; CAPdrive:CAPdriver|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.054      ; 0.511      ;
; 0.320 ; CAPdrive:CAPdriver|takeTurn          ; CAPdrive:CAPdriver|takeTurn          ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.055      ; 0.519      ;
; 0.321 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qt    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qt    ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.054      ; 0.519      ;
; 0.340 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[0] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qt    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[0] ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.054      ; 0.538      ;
; 0.820 ; CAPdrive:CAPdriver|QinReg[5]         ; CAPdrive:CAPdriver|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.299      ; 0.783      ;
; 0.826 ; CAPdrive:CAPdriver|QinReg[6]         ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.299      ; 0.789      ;
; 0.826 ; CAPdrive:CAPdriver|QinReg[6]         ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.299      ; 0.789      ;
; 0.832 ; CAPdrive:CAPdriver|QinReg[6]         ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.299      ; 0.795      ;
; 0.880 ; CAPdrive:CAPdriver|QinReg[5]         ; CAPdrive:CAPdriver|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.299      ; 0.843      ;
; 0.886 ; CAPdrive:CAPdriver|QaddReg[4]        ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.054      ; 1.084      ;
; 0.892 ; CAPdrive:CAPdriver|QinReg[0]         ; CAPdrive:CAPdriver|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.299      ; 0.855      ;
; 0.895 ; CAPdrive:CAPdriver|QaddReg[4]        ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.054      ; 1.093      ;
; 0.936 ; CAPdrive:CAPdriver|takeTurn          ; CAPdrive:CAPdriver|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.299      ; 0.899      ;
; 0.964 ; CAPdrive:CAPdriver|QaddReg[1]        ; CAPdrive:CAPdriver|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.054      ; 1.162      ;
; 0.981 ; CAPdrive:CAPdriver|QaddReg[3]        ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.054      ; 1.179      ;
; 0.982 ; CAPdrive:CAPdriver|QaddReg[2]        ; CAPdrive:CAPdriver|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.054      ; 1.180      ;
; 0.987 ; CAPdrive:CAPdriver|QinReg[2]         ; CAPdrive:CAPdriver|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.299      ; 0.950      ;
; 0.987 ; CAPdrive:CAPdriver|QinReg[1]         ; CAPdrive:CAPdriver|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.299      ; 0.950      ;
; 0.992 ; CAPdrive:CAPdriver|QinReg[3]         ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.299      ; 0.955      ;
; 0.993 ; CAPdrive:CAPdriver|QinReg[6]         ; CAPdrive:CAPdriver|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.299      ; 0.956      ;
; 0.994 ; CAPdrive:CAPdriver|QaddReg[3]        ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.054      ; 1.192      ;
; 0.998 ; CAPdrive:CAPdriver|QaddReg[3]        ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.054      ; 1.196      ;
; 1.005 ; CAPdrive:CAPdriver|QinReg[3]         ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.299      ; 0.968      ;
; 1.009 ; CAPdrive:CAPdriver|QinReg[3]         ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.299      ; 0.972      ;
; 1.017 ; CAPdrive:CAPdriver|QinReg[4]         ; CAPdrive:CAPdriver|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.299      ; 0.980      ;
; 1.024 ; CAPdrive:CAPdriver|QinReg[7]         ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.299      ; 0.987      ;
; 1.030 ; CAPdrive:CAPdriver|QaddReg[0]        ; CAPdrive:CAPdriver|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.054      ; 1.228      ;
; 1.041 ; CAPdrive:CAPdriver|takeTurn          ; CAPdrive:CAPdriver|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.299      ; 1.004      ;
; 1.043 ; CAPdrive:CAPdriver|takeTurn          ; CAPdrive:CAPdriver|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.299      ; 1.006      ;
; 1.051 ; CAPdrive:CAPdriver|takeTurn          ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.299      ; 1.014      ;
; 1.064 ; CAPdrive:CAPdriver|takeTurn          ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.299      ; 1.027      ;
; 1.067 ; CAPdrive:CAPdriver|QinReg[4]         ; CAPdrive:CAPdriver|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.299      ; 1.030      ;
; 1.068 ; CAPdrive:CAPdriver|takeTurn          ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.299      ; 1.031      ;
; 1.073 ; CAPdrive:CAPdriver|QaddReg[1]        ; CAPdrive:CAPdriver|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.054      ; 1.271      ;
; 1.076 ; CAPdrive:CAPdriver|QinReg[4]         ; CAPdrive:CAPdriver|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.299      ; 1.039      ;
; 1.096 ; CAPdrive:CAPdriver|QinReg[1]         ; CAPdrive:CAPdriver|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.299      ; 1.059      ;
; 1.099 ; CAPdrive:CAPdriver|QinReg[5]         ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.299      ; 1.062      ;
; 1.099 ; CAPdrive:CAPdriver|QinReg[5]         ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.299      ; 1.062      ;
; 1.105 ; CAPdrive:CAPdriver|QinReg[5]         ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.299      ; 1.068      ;
; 1.117 ; CAPdrive:CAPdriver|QinReg[7]         ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.299      ; 1.080      ;
; 1.117 ; CAPdrive:CAPdriver|QinReg[7]         ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.299      ; 1.080      ;
; 1.186 ; CAPdrive:CAPdriver|QinReg[0]         ; CAPdrive:CAPdriver|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.299      ; 1.149      ;
; 1.235 ; CAPdrive:CAPdriver|QaddReg[0]        ; CAPdrive:CAPdriver|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.054      ; 1.433      ;
; 1.251 ; CAPdrive:CAPdriver|QaddReg[2]        ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.054      ; 1.449      ;
; 1.251 ; CAPdrive:CAPdriver|QaddReg[2]        ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.054      ; 1.449      ;
; 1.256 ; CAPdrive:CAPdriver|QinReg[2]         ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.299      ; 1.219      ;
; 1.256 ; CAPdrive:CAPdriver|QinReg[2]         ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.299      ; 1.219      ;
; 1.260 ; CAPdrive:CAPdriver|QaddReg[2]        ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.054      ; 1.458      ;
; 1.265 ; CAPdrive:CAPdriver|QinReg[2]         ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.299      ; 1.228      ;
; 1.296 ; CAPdrive:CAPdriver|QinReg[4]         ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.299      ; 1.259      ;
; 1.296 ; CAPdrive:CAPdriver|QinReg[4]         ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.299      ; 1.259      ;
; 1.305 ; CAPdrive:CAPdriver|QinReg[4]         ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.299      ; 1.268      ;
; 1.352 ; CAPdrive:CAPdriver|QaddReg[1]        ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.054      ; 1.550      ;
; 1.352 ; CAPdrive:CAPdriver|QaddReg[1]        ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.054      ; 1.550      ;
; 1.361 ; CAPdrive:CAPdriver|QaddReg[1]        ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.054      ; 1.559      ;
; 1.375 ; CAPdrive:CAPdriver|QinReg[1]         ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.299      ; 1.338      ;
; 1.375 ; CAPdrive:CAPdriver|QinReg[1]         ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.299      ; 1.338      ;
; 1.384 ; CAPdrive:CAPdriver|QinReg[1]         ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.299      ; 1.347      ;
; 1.391 ; CAPdrive:CAPdriver|QinReg[0]         ; CAPdrive:CAPdriver|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.299      ; 1.354      ;
; 1.514 ; CAPdrive:CAPdriver|QaddReg[0]        ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.054      ; 1.712      ;
; 1.514 ; CAPdrive:CAPdriver|QaddReg[0]        ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.054      ; 1.712      ;
; 1.523 ; CAPdrive:CAPdriver|QaddReg[0]        ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.054      ; 1.721      ;
; 1.670 ; CAPdrive:CAPdriver|QinReg[0]         ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.299      ; 1.633      ;
; 1.670 ; CAPdrive:CAPdriver|QinReg[0]         ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.299      ; 1.633      ;
; 1.679 ; CAPdrive:CAPdriver|QinReg[0]         ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.299      ; 1.642      ;
+-------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                           ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.338 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.537      ;
; 0.339 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.537      ;
; 0.339 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.034      ; 0.519      ;
; 0.362 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.340      ; 0.866      ;
; 0.363 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.340      ; 0.867      ;
; 0.369 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.340      ; 0.873      ;
; 0.369 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.340      ; 0.873      ;
; 0.369 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.340      ; 0.873      ;
; 0.370 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.340      ; 0.874      ;
; 0.377 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.340      ; 0.881      ;
; 0.377 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.340      ; 0.881      ;
; 0.378 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.340      ; 0.882      ;
; 0.378 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.340      ; 0.882      ;
; 0.379 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.340      ; 0.883      ;
; 0.380 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.340      ; 0.884      ;
; 0.380 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.340      ; 0.884      ;
; 0.381 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.340      ; 0.885      ;
; 0.383 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.581      ;
; 0.405 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.340      ; 0.909      ;
; 0.433 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.631      ;
; 0.433 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.631      ;
; 0.433 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.631      ;
; 0.433 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.631      ;
; 0.433 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.631      ;
; 0.434 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.632      ;
; 0.434 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.632      ;
; 0.434 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.632      ;
; 0.451 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.340      ; 0.955      ;
; 0.472 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.340      ; 0.976      ;
; 0.475 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.673      ;
; 0.475 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.673      ;
; 0.476 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.340      ; 0.980      ;
; 0.477 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.340      ; 0.981      ;
; 0.479 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.340      ; 0.983      ;
; 0.480 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.340      ; 0.984      ;
; 0.480 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.340      ; 0.984      ;
; 0.481 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.340      ; 0.985      ;
; 0.486 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.340      ; 0.990      ;
; 0.489 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.340      ; 0.993      ;
; 0.492 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.690      ;
; 0.493 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.691      ;
; 0.493 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.340      ; 0.997      ;
; 0.494 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.340      ; 0.998      ;
; 0.496 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.695      ;
; 0.497 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.696      ;
; 0.499 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.697      ;
; 0.499 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.698      ;
; 0.500 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.698      ;
; 0.500 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.698      ;
; 0.500 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.698      ;
; 0.500 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.698      ;
; 0.501 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.699      ;
; 0.501 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.699      ;
; 0.565 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.763      ;
; 0.568 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.766      ;
; 0.577 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.775      ;
; 0.580 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.778      ;
; 0.583 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.781      ;
; 0.586 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.784      ;
; 0.587 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.785      ;
; 0.588 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.786      ;
; 0.591 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.789      ;
; 0.592 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.790      ;
; 0.593 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.791      ;
; 0.594 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.792      ;
; 0.595 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.793      ;
; 0.595 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.793      ;
; 0.596 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.794      ;
; 0.596 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.794      ;
; 0.597 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.795      ;
; 0.624 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.822      ;
; 0.625 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.823      ;
; 0.625 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.823      ;
; 0.654 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.852      ;
; 0.656 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.854      ;
; 0.669 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.867      ;
; 0.678 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.876      ;
; 0.685 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.883      ;
; 0.687 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.885      ;
; 0.694 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.892      ;
; 0.714 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.912      ;
; 0.750 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.948      ;
; 0.756 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.954      ;
; 0.764 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.962      ;
; 0.765 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.963      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'                                                                                                   ;
+-------+-------------------------------+------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                      ; Launch Clock ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; 2.670 ; CAPdrive:CAPdriver|QaddReg[5] ; CAPdrive:CAPdriver|Chewed[3] ; GPIO1_D[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; -1.672     ; 0.672      ;
; 2.678 ; CAPdrive:CAPdriver|QaddReg[3] ; CAPdrive:CAPdriver|Chewed[1] ; GPIO1_D[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; -1.672     ; 0.680      ;
; 2.699 ; CAPdrive:CAPdriver|QaddReg[4] ; CAPdrive:CAPdriver|Chewed[2] ; GPIO1_D[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; -1.672     ; 0.701      ;
; 2.700 ; CAPdrive:CAPdriver|QaddReg[2] ; CAPdrive:CAPdriver|Chewed[0] ; GPIO1_D[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; -1.672     ; 0.702      ;
+-------+-------------------------------+------------------------------+--------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                            ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.405 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; -0.616     ; 1.284      ;
; -0.247 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.997      ; 1.739      ;
; -0.247 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.997      ; 1.739      ;
; -0.247 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.997      ; 1.739      ;
; -0.247 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.997      ; 1.739      ;
; -0.247 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.997      ; 1.739      ;
; -0.247 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.997      ; 1.739      ;
; -0.247 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.997      ; 1.739      ;
; -0.247 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.997      ; 1.739      ;
; -0.247 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.997      ; 1.739      ;
; -0.247 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.997      ; 1.739      ;
; -0.247 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.997      ; 1.739      ;
; -0.247 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.997      ; 1.739      ;
; -0.247 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.997      ; 1.739      ;
; -0.003 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.997      ; 1.495      ;
; -0.003 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.997      ; 1.495      ;
; -0.003 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.997      ; 1.495      ;
; -0.003 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.997      ; 1.495      ;
; -0.003 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.997      ; 1.495      ;
; -0.003 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.997      ; 1.495      ;
; -0.003 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.997      ; 1.495      ;
; -0.003 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.997      ; 1.495      ;
; -0.003 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.997      ; 1.495      ;
; -0.003 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.997      ; 1.495      ;
; 0.208  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.997      ; 1.284      ;
; 0.208  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.997      ; 1.284      ;
; 0.208  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.997      ; 1.284      ;
; 0.208  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.997      ; 1.284      ;
; 0.208  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.997      ; 1.284      ;
; 0.208  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.997      ; 1.284      ;
; 0.208  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.997      ; 1.284      ;
; 0.208  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.997      ; 1.284      ;
; 0.208  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.997      ; 1.284      ;
; 0.208  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.997      ; 1.284      ;
; 0.208  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.997      ; 1.284      ;
; 0.208  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.997      ; 1.284      ;
; 0.208  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.997      ; 1.284      ;
; 0.208  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.997      ; 1.284      ;
; 0.208  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.997      ; 1.284      ;
; 0.212  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.997      ; 1.280      ;
; 0.212  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.997      ; 1.280      ;
; 0.212  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.997      ; 1.280      ;
; 0.212  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.997      ; 1.280      ;
; 0.212  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.997      ; 1.280      ;
; 0.212  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.997      ; 1.280      ;
; 0.212  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.997      ; 1.280      ;
; 0.212  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.997      ; 1.280      ;
; 0.212  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.997      ; 1.280      ;
; 0.212  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.997      ; 1.280      ;
; 0.212  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.997      ; 1.280      ;
; 0.212  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.997      ; 1.280      ;
; 0.212  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.997      ; 1.280      ;
; 0.212  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.997      ; 1.280      ;
; 0.212  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.997      ; 1.280      ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                            ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.321 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.186      ; 1.171      ;
; 0.321 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.186      ; 1.171      ;
; 0.321 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.186      ; 1.171      ;
; 0.321 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.186      ; 1.171      ;
; 0.321 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.186      ; 1.171      ;
; 0.321 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.186      ; 1.171      ;
; 0.321 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.186      ; 1.171      ;
; 0.321 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.186      ; 1.171      ;
; 0.321 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.186      ; 1.171      ;
; 0.321 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.186      ; 1.171      ;
; 0.321 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.186      ; 1.171      ;
; 0.321 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.186      ; 1.171      ;
; 0.321 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.186      ; 1.171      ;
; 0.321 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.186      ; 1.171      ;
; 0.321 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.186      ; 1.171      ;
; 0.337 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.186      ; 1.187      ;
; 0.337 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.186      ; 1.187      ;
; 0.337 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.186      ; 1.187      ;
; 0.337 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.186      ; 1.187      ;
; 0.337 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.186      ; 1.187      ;
; 0.337 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.186      ; 1.187      ;
; 0.337 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.186      ; 1.187      ;
; 0.337 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.186      ; 1.187      ;
; 0.337 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.186      ; 1.187      ;
; 0.337 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.186      ; 1.187      ;
; 0.337 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.186      ; 1.187      ;
; 0.337 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.186      ; 1.187      ;
; 0.337 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.186      ; 1.187      ;
; 0.337 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.186      ; 1.187      ;
; 0.337 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.186      ; 1.187      ;
; 0.545 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.186      ; 1.395      ;
; 0.545 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.186      ; 1.395      ;
; 0.545 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.186      ; 1.395      ;
; 0.545 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.186      ; 1.395      ;
; 0.545 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.186      ; 1.395      ;
; 0.545 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.186      ; 1.395      ;
; 0.545 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.186      ; 1.395      ;
; 0.545 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.186      ; 1.395      ;
; 0.545 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.186      ; 1.395      ;
; 0.545 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.186      ; 1.395      ;
; 0.776 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.187      ; 1.627      ;
; 0.776 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.187      ; 1.627      ;
; 0.776 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.187      ; 1.627      ;
; 0.776 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.187      ; 1.627      ;
; 0.776 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.187      ; 1.627      ;
; 0.776 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.187      ; 1.627      ;
; 0.776 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.187      ; 1.627      ;
; 0.776 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.187      ; 1.627      ;
; 0.776 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.187      ; 1.627      ;
; 0.776 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.187      ; 1.627      ;
; 0.776 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.187      ; 1.627      ;
; 0.776 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.187      ; 1.627      ;
; 0.776 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.187      ; 1.627      ;
; 2.018 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; -0.495     ; 1.187      ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'GPIO1_D[8]'                                                                     ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[4]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[5]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[5]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[6]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[7]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qt    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|takeTurn          ;
; 0.016  ; 0.232        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[0]        ;
; 0.016  ; 0.232        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[1]        ;
; 0.016  ; 0.232        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[2]        ;
; 0.016  ; 0.232        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[3]        ;
; 0.016  ; 0.232        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[4]        ;
; 0.016  ; 0.232        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[5]        ;
; 0.058  ; 0.242        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[0]         ;
; 0.058  ; 0.242        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[1]         ;
; 0.058  ; 0.242        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[2]         ;
; 0.058  ; 0.242        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[3]         ;
; 0.058  ; 0.242        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[4]         ;
; 0.058  ; 0.242        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[5]         ;
; 0.058  ; 0.242        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[6]         ;
; 0.058  ; 0.242        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[7]         ;
; 0.058  ; 0.242        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|takeTurn          ;
; 0.080  ; 0.264        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[0] ;
; 0.080  ; 0.264        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;
; 0.080  ; 0.264        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qt    ;
; 0.240  ; 0.240        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdriver|DEPHASE|Qd[0]|clk          ;
; 0.240  ; 0.240        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdriver|DEPHASE|Qd[1]|clk          ;
; 0.240  ; 0.240        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdriver|DEPHASE|Qt|clk             ;
; 0.241  ; 0.241        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|inclk[0]     ;
; 0.241  ; 0.241        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|o                   ;
; 0.243  ; 0.243        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|outclk       ;
; 0.249  ; 0.249        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|dPCLK|combout              ;
; 0.249  ; 0.249        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|dPCLK~clkctrl|inclk[0]     ;
; 0.249  ; 0.249        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|dPCLK~clkctrl|outclk       ;
; 0.256  ; 0.256        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QaddReg[0]|clk             ;
; 0.256  ; 0.256        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QaddReg[1]|clk             ;
; 0.256  ; 0.256        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QaddReg[2]|clk             ;
; 0.256  ; 0.256        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QaddReg[3]|clk             ;
; 0.256  ; 0.256        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QaddReg[4]|clk             ;
; 0.256  ; 0.256        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QaddReg[5]|clk             ;
; 0.256  ; 0.256        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[0]|clk              ;
; 0.256  ; 0.256        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[1]|clk              ;
; 0.256  ; 0.256        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[2]|clk              ;
; 0.256  ; 0.256        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[3]|clk              ;
; 0.256  ; 0.256        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[4]|clk              ;
; 0.256  ; 0.256        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[5]|clk              ;
; 0.256  ; 0.256        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[6]|clk              ;
; 0.256  ; 0.256        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[7]|clk              ;
; 0.256  ; 0.256        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|takeTurn|clk               ;
; 0.259  ; 0.259        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdriver|dPCLK|datad                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|i                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|i                   ;
; 0.519  ; 0.735        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[0] ;
; 0.519  ; 0.735        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;
; 0.519  ; 0.735        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qt    ;
; 0.541  ; 0.757        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[0]         ;
; 0.541  ; 0.757        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[1]         ;
; 0.541  ; 0.757        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[2]         ;
; 0.541  ; 0.757        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[3]         ;
; 0.541  ; 0.757        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[4]         ;
; 0.541  ; 0.757        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[5]         ;
; 0.541  ; 0.757        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[6]         ;
; 0.541  ; 0.757        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[7]         ;
; 0.541  ; 0.757        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|takeTurn          ;
; 0.582  ; 0.766        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[0]        ;
; 0.582  ; 0.766        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[1]        ;
; 0.582  ; 0.766        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[2]        ;
; 0.582  ; 0.766        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[3]        ;
; 0.582  ; 0.766        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[4]        ;
; 0.582  ; 0.766        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[5]        ;
; 0.740  ; 0.740        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdriver|dPCLK|datad                ;
; 0.742  ; 0.742        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QaddReg[0]|clk             ;
; 0.742  ; 0.742        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QaddReg[1]|clk             ;
; 0.742  ; 0.742        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QaddReg[2]|clk             ;
; 0.742  ; 0.742        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QaddReg[3]|clk             ;
; 0.742  ; 0.742        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QaddReg[4]|clk             ;
; 0.742  ; 0.742        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QaddReg[5]|clk             ;
; 0.742  ; 0.742        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[0]|clk              ;
; 0.742  ; 0.742        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[1]|clk              ;
; 0.742  ; 0.742        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[2]|clk              ;
; 0.742  ; 0.742        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[3]|clk              ;
; 0.742  ; 0.742        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[4]|clk              ;
; 0.742  ; 0.742        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[5]|clk              ;
; 0.742  ; 0.742        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[6]|clk              ;
; 0.742  ; 0.742        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[7]|clk              ;
; 0.742  ; 0.742        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|takeTurn|clk               ;
; 0.750  ; 0.750        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|dPCLK|combout              ;
; 0.750  ; 0.750        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|dPCLK~clkctrl|inclk[0]     ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'                                                                        ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.176  ; 0.392        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.292  ; 0.508        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ;
; 0.293  ; 0.509        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; 0.293  ; 0.509        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; 0.293  ; 0.509        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; 0.293  ; 0.509        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; 0.293  ; 0.509        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; 0.293  ; 0.509        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; 0.293  ; 0.509        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; 0.293  ; 0.509        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; 0.293  ; 0.509        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; 0.293  ; 0.509        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; 0.293  ; 0.509        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; 0.293  ; 0.509        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; 0.293  ; 0.509        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; 0.293  ; 0.509        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; 0.293  ; 0.509        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; 0.293  ; 0.509        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; 0.293  ; 0.509        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; 0.293  ; 0.509        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; 0.293  ; 0.509        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; 0.293  ; 0.509        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; 0.293  ; 0.509        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; 0.293  ; 0.509        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; 0.293  ; 0.509        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; 0.293  ; 0.509        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; 0.293  ; 0.509        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; 0.293  ; 0.509        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; 0.293  ; 0.509        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; 0.293  ; 0.509        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; 0.293  ; 0.509        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
; 0.293  ; 0.509        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ;
; 0.294  ; 0.510        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; 0.294  ; 0.510        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; 0.294  ; 0.510        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; 0.294  ; 0.510        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; 0.294  ; 0.510        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; 0.294  ; 0.510        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; 0.294  ; 0.510        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; 0.294  ; 0.510        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; 0.294  ; 0.510        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; 0.294  ; 0.510        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; 0.297  ; 0.513        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; 0.297  ; 0.513        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; 0.297  ; 0.513        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[5]'                                                                ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.253  ; 0.469        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; 0.253  ; 0.469        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; 0.262  ; 0.478        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.272  ; 0.488        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; 0.295  ; 0.479        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; 0.295  ; 0.479        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; 0.295  ; 0.479        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; 0.295  ; 0.479        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; 0.304  ; 0.520        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; 0.304  ; 0.520        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; 0.304  ; 0.520        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; 0.304  ; 0.520        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; 0.327  ; 0.511        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; 0.338  ; 0.522        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.346  ; 0.530        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; 0.346  ; 0.530        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|C_Esync|clk          ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|EE|clk               ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|LIVE|clk             ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q0|clk               ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q1|clk               ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400data|clk       ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|inclk[0] ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|outclk   ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|eInd|clk             ;
; 0.487  ; 0.487        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]|q                ;
; 0.512  ; 0.512        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400|clk           ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|eInd|clk             ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|inclk[0] ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|outclk   ;
; 0.544  ; 0.544        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|C_Esync|clk          ;
; 0.544  ; 0.544        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|LIVE|clk             ;
; 0.544  ; 0.544        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q0|clk               ;
; 0.544  ; 0.544        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q1|clk               ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|EE|clk               ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400data|clk       ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'                                                                         ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[3]             ;
; 0.299  ; 0.515        ; 0.216          ; High Pulse Width ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[0]             ;
; 0.299  ; 0.483        ; 0.184          ; Low Pulse Width  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[0]             ;
; 0.299  ; 0.515        ; 0.216          ; High Pulse Width ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[1]             ;
; 0.299  ; 0.483        ; 0.184          ; Low Pulse Width  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[1]             ;
; 0.299  ; 0.515        ; 0.216          ; High Pulse Width ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[2]             ;
; 0.299  ; 0.483        ; 0.184          ; Low Pulse Width  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[2]             ;
; 0.299  ; 0.515        ; 0.216          ; High Pulse Width ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[3]             ;
; 0.299  ; 0.483        ; 0.184          ; Low Pulse Width  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[3]             ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|Chewed[0]|clk                  ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|Chewed[1]|clk                  ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|Chewed[2]|clk                  ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|Chewed[3]|clk                  ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|DEPHASE|Qd[1]~clkctrl|inclk[0] ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|DEPHASE|Qd[1]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|DEPHASE|Qd[1]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|DEPHASE|Qd[1]|q                ;
; 0.526  ; 0.526        ; 0.000          ; High Pulse Width ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|DEPHASE|Qd[1]~clkctrl|inclk[0] ;
; 0.526  ; 0.526        ; 0.000          ; High Pulse Width ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|DEPHASE|Qd[1]~clkctrl|outclk   ;
; 0.539  ; 0.539        ; 0.000          ; High Pulse Width ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|Chewed[0]|clk                  ;
; 0.539  ; 0.539        ; 0.000          ; High Pulse Width ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|Chewed[1]|clk                  ;
; 0.539  ; 0.539        ; 0.000          ; High Pulse Width ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|Chewed[2]|clk                  ;
; 0.539  ; 0.539        ; 0.000          ; High Pulse Width ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|Chewed[3]|clk                  ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[0]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.432  ; 0.432        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[1]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[0]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[0]|q       ;
; 0.566  ; 0.566        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[1]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[1]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.297  ; 0.513        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.301  ; 0.485        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[2]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[1]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[1]|q       ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[2]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[2]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.485  ; 0.485        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[3]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[2]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[2]|q       ;
; 0.514  ; 0.514        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[3]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[3]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.432  ; 0.432        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[4]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[3]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[3]|q       ;
; 0.566  ; 0.566        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[4]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[4]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.290  ; 0.506        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.308  ; 0.492        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[5]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[4]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[4]|q       ;
; 0.530  ; 0.530        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[5]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'                                                          ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                     ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; 0.482 ; 0.482        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
; 0.489 ; 0.489        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.507 ; 0.507        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.513 ; 0.513        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                        ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; 4.648 ; 4.832        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
; 4.785 ; 4.785        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.785 ; 4.785        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.808 ; 4.808        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|Qaux[0]|clk                                            ;
; 4.839 ; 4.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 4.860 ; 4.860        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.950 ; 5.166        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.139 ; 5.139        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.161 ; 5.161        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 5.190 ; 5.190        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|Qaux[0]|clk                                            ;
; 5.212 ; 5.212        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.212 ; 5.212        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 6.000 ; 10.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                      ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+-------------+------------+--------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+-------+------------+-----------------+
; GPIO1_D[*]  ; GPIO1_D[8] ; 0.253  ; 0.754 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[0] ; GPIO1_D[8] ; 0.253  ; 0.754 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[1] ; GPIO1_D[8] ; 0.003  ; 0.495 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[2] ; GPIO1_D[8] ; 0.219  ; 0.728 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[3] ; GPIO1_D[8] ; 0.166  ; 0.615 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[4] ; GPIO1_D[8] ; -0.166 ; 0.290 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[5] ; GPIO1_D[8] ; 0.128  ; 0.582 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[6] ; GPIO1_D[8] ; 0.157  ; 0.628 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[7] ; GPIO1_D[8] ; 0.134  ; 0.602 ; Rise       ; GPIO1_D[8]      ;
+-------------+------------+--------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+-------------+------------+-------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+--------+------------+-----------------+
; GPIO1_D[*]  ; GPIO1_D[8] ; 0.565 ; 0.123  ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[0] ; GPIO1_D[8] ; 0.151 ; -0.339 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[1] ; GPIO1_D[8] ; 0.392 ; -0.089 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[2] ; GPIO1_D[8] ; 0.185 ; -0.314 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[3] ; GPIO1_D[8] ; 0.236 ; -0.205 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[4] ; GPIO1_D[8] ; 0.565 ; 0.123  ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[5] ; GPIO1_D[8] ; 0.272 ; -0.173 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[6] ; GPIO1_D[8] ; 0.244 ; -0.217 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[7] ; GPIO1_D[8] ; 0.266 ; -0.192 ; Rise       ; GPIO1_D[8]      ;
+-------------+------------+-------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                 ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 5.835 ; 5.825 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  GPIO0_D[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 5.835 ; 5.825 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; VGA_B[*]    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 6.306 ; 6.288 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_B[0]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 6.306 ; 6.288 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_B[1]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 5.852 ; 5.860 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_B[2]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 6.052 ; 6.050 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_B[3]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 5.594 ; 5.607 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; VGA_G[*]    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 6.060 ; 6.063 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_G[0]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 6.060 ; 6.063 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_G[1]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 5.706 ; 5.704 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_G[2]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 6.036 ; 6.040 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_G[3]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 5.880 ; 5.883 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; VGA_R[*]    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 6.090 ; 6.116 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_R[0]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 6.090 ; 6.116 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_R[1]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 5.820 ; 5.818 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_R[2]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 5.791 ; 5.815 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_R[3]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 5.614 ; 5.627 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; GPIO0_D[*]  ; CLOCK_50                             ; 3.684 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ; 3.684 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                             ;       ; 3.601 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ;       ; 3.601 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ;       ; 6.328 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ;       ; 6.328 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ; 6.361 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ; 6.361 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 7.302 ; 7.247 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 7.302 ; 7.247 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 6.868 ; 6.784 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 6.868 ; 6.784 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; div800k:DIV800|Qaux[5]               ; 7.580 ; 7.596 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  GPIO0_D[0] ; div800k:DIV800|Qaux[5]               ; 7.580 ; 7.596 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
; LEDG[*]     ; div800k:DIV800|Qaux[5]               ; 5.902 ; 5.956 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  LEDG[0]    ; div800k:DIV800|Qaux[5]               ; 5.902 ; 5.956 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                         ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 5.680 ; 5.669 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  GPIO0_D[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 5.680 ; 5.669 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; VGA_B[*]    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 5.451 ; 5.463 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_B[0]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 6.136 ; 6.118 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_B[1]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 5.700 ; 5.707 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_B[2]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 5.892 ; 5.889 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_B[3]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 5.451 ; 5.463 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; VGA_G[*]    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 5.559 ; 5.557 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_G[0]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 5.900 ; 5.902 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_G[1]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 5.559 ; 5.557 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_G[2]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 5.876 ; 5.880 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_G[3]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 5.727 ; 5.729 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; VGA_R[*]    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 5.471 ; 5.483 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_R[0]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 5.928 ; 5.953 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_R[1]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 5.668 ; 5.665 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_R[2]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 5.641 ; 5.664 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_R[3]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 5.471 ; 5.483 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; GPIO0_D[*]  ; CLOCK_50                             ; 3.299 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ; 3.299 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                             ;       ; 3.219 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ;       ; 3.219 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ;       ; 6.158 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ;       ; 6.158 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ; 6.192 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ; 6.192 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 7.087 ; 7.034 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 7.087 ; 7.034 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 6.638 ; 6.564 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 6.638 ; 6.564 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; div800k:DIV800|Qaux[5]               ; 7.338 ; 7.346 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  GPIO0_D[0] ; div800k:DIV800|Qaux[5]               ; 7.338 ; 7.346 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
; LEDG[*]     ; div800k:DIV800|Qaux[5]               ; 5.747 ; 5.798 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  LEDG[0]    ; div800k:DIV800|Qaux[5]               ; 5.747 ; 5.798 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+


+-----------------------------------------------------+
; Propagation Delay                                   ;
+-------------+-------------+-------+----+----+-------+
; Input Port  ; Output Port ; RR    ; RF ; FR ; FF    ;
+-------------+-------------+-------+----+----+-------+
; GPIO1_D[9]  ; VGA_HS      ; 5.742 ;    ;    ; 6.219 ;
; GPIO1_D[10] ; LEDG[1]     ; 6.136 ;    ;    ; 6.652 ;
; GPIO1_D[10] ; VGA_VS      ; 5.591 ;    ;    ; 6.045 ;
; SW[1]       ; GPIO0_D[2]  ; 7.731 ;    ;    ; 8.066 ;
+-------------+-------------+-------+----+----+-------+


+-----------------------------------------------------+
; Minimum Propagation Delay                           ;
+-------------+-------------+-------+----+----+-------+
; Input Port  ; Output Port ; RR    ; RF ; FR ; FF    ;
+-------------+-------------+-------+----+----+-------+
; GPIO1_D[9]  ; VGA_HS      ; 5.623 ;    ;    ; 6.090 ;
; GPIO1_D[10] ; LEDG[1]     ; 6.001 ;    ;    ; 6.505 ;
; GPIO1_D[10] ; VGA_VS      ; 5.478 ;    ;    ; 5.923 ;
; SW[1]       ; GPIO0_D[2]  ; 7.517 ;    ;    ; 7.834 ;
+-------------+-------------+-------+----+----+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                            ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -1.541 ; -6.119        ;
; div800k:DIV800|Qaux[5]               ; -0.829 ; -2.098        ;
; SCCBdrive:SCCBdriver|clk400data      ; -0.604 ; -0.604        ;
; GPIO1_D[8]                           ; -0.288 ; -0.969        ;
; div800k:DIV800|Qaux[4]               ; 0.226  ; 0.000         ;
; div800k:DIV800|Qaux[1]               ; 0.251  ; 0.000         ;
; div800k:DIV800|Qaux[2]               ; 0.291  ; 0.000         ;
; div800k:DIV800|Qaux[0]               ; 0.360  ; 0.000         ;
; div800k:DIV800|Qaux[3]               ; 0.366  ; 0.000         ;
; CLOCK_50                             ; 0.372  ; 0.000         ;
+--------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                             ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; div800k:DIV800|Qaux[5]               ; -0.195 ; -0.309        ;
; CLOCK_50                             ; -0.114 ; -0.114        ;
; div800k:DIV800|Qaux[3]               ; -0.011 ; -0.011        ;
; div800k:DIV800|Qaux[0]               ; -0.006 ; -0.006        ;
; div800k:DIV800|Qaux[2]               ; -0.006 ; -0.006        ;
; div800k:DIV800|Qaux[1]               ; 0.004  ; 0.000         ;
; div800k:DIV800|Qaux[4]               ; 0.005  ; 0.000         ;
; GPIO1_D[8]                           ; 0.188  ; 0.000         ;
; SCCBdrive:SCCBdriver|clk400data      ; 0.188  ; 0.000         ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 2.150  ; 0.000         ;
+--------------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                    ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; SCCBdrive:SCCBdriver|clk400data ; -0.695 ; -0.695        ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                    ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; SCCBdrive:SCCBdriver|clk400data ; 0.265 ; 0.000         ;
+---------------------------------+-------+---------------+


+---------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary              ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; GPIO1_D[8]                           ; -3.000 ; -29.677       ;
; SCCBdrive:SCCBdriver|clk400data      ; -1.000 ; -55.000       ;
; div800k:DIV800|Qaux[5]               ; -1.000 ; -8.000        ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -1.000 ; -4.000        ;
; div800k:DIV800|Qaux[0]               ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[1]               ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[2]               ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[3]               ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[4]               ; -1.000 ; -1.000        ;
; SCCBdrive:SCCBdriver|C_E             ; 0.473  ; 0.000         ;
; CLOCK_50                             ; 4.516  ; 0.000         ;
+--------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'                                                                                                   ;
+--------+-------------------------------+------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                      ; Launch Clock ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; -1.541 ; CAPdrive:CAPdriver|QaddReg[2] ; CAPdrive:CAPdriver|Chewed[0] ; GPIO1_D[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -1.545     ; 0.473      ;
; -1.540 ; CAPdrive:CAPdriver|QaddReg[4] ; CAPdrive:CAPdriver|Chewed[2] ; GPIO1_D[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -1.545     ; 0.472      ;
; -1.523 ; CAPdrive:CAPdriver|QaddReg[3] ; CAPdrive:CAPdriver|Chewed[1] ; GPIO1_D[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -1.545     ; 0.455      ;
; -1.515 ; CAPdrive:CAPdriver|QaddReg[5] ; CAPdrive:CAPdriver|Chewed[3] ; GPIO1_D[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -1.545     ; 0.447      ;
+--------+-------------------------------+------------------------------+--------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[5]'                                                                                                                           ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; -0.829 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.758     ; 0.558      ;
; -0.806 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.758     ; 0.535      ;
; -0.730 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.049      ; 1.266      ;
; -0.708 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.758     ; 0.437      ;
; -0.589 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.848     ; 0.728      ;
; -0.270 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.126     ; 0.631      ;
; -0.269 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.126     ; 0.630      ;
; 0.150  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.479      ; 0.816      ;
; 0.179  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.647      ; 0.955      ;
; 0.179  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.647      ; 0.955      ;
; 0.219  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.040     ; 0.728      ;
; 0.228  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.403      ; 1.777      ;
; 0.252  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.036     ; 0.699      ;
; 0.318  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.036     ; 0.633      ;
; 0.329  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.647      ; 0.805      ;
; 0.337  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.036     ; 0.614      ;
; 0.337  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.060     ; 0.590      ;
; 0.419  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.488      ; 1.661      ;
; 0.436  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.036     ; 0.515      ;
; 0.592  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.036     ; 0.359      ;
; 0.601  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.036     ; 0.350      ;
; 0.859  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 1.000        ; 1.488      ; 1.721      ;
; 0.930  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 1.000        ; 1.403      ; 1.575      ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                           ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.604 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.145     ; 0.446      ;
; -0.556 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.145     ; 0.398      ;
; 0.054  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.897      ;
; 0.150  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.801      ;
; 0.164  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.034     ; 0.789      ;
; 0.165  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.034     ; 0.788      ;
; 0.166  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.034     ; 0.787      ;
; 0.168  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.783      ;
; 0.168  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.034     ; 0.785      ;
; 0.168  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.034     ; 0.785      ;
; 0.172  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.034     ; 0.781      ;
; 0.175  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.034     ; 0.778      ;
; 0.177  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.034     ; 0.776      ;
; 0.178  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.034     ; 0.775      ;
; 0.178  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.773      ;
; 0.179  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.034     ; 0.774      ;
; 0.185  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.034     ; 0.768      ;
; 0.186  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.034     ; 0.767      ;
; 0.186  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.034     ; 0.767      ;
; 0.217  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.734      ;
; 0.217  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.734      ;
; 0.218  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.733      ;
; 0.218  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.733      ;
; 0.219  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.732      ;
; 0.219  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.732      ;
; 0.220  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.731      ;
; 0.220  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.731      ;
; 0.221  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.730      ;
; 0.221  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.730      ;
; 0.222  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.729      ;
; 0.226  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.725      ;
; 0.227  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.724      ;
; 0.229  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.722      ;
; 0.231  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.720      ;
; 0.236  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.715      ;
; 0.240  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.711      ;
; 0.302  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.649      ;
; 0.311  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.640      ;
; 0.313  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.638      ;
; 0.326  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.623      ;
; 0.332  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.075      ; 0.730      ;
; 0.334  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.617      ;
; 0.334  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.617      ;
; 0.335  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.075      ; 0.727      ;
; 0.337  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.075      ; 0.725      ;
; 0.338  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.075      ; 0.724      ;
; 0.340  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.075      ; 0.722      ;
; 0.341  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.075      ; 0.721      ;
; 0.342  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.609      ;
; 0.344  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.075      ; 0.718      ;
; 0.344  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.075      ; 0.718      ;
; 0.345  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.075      ; 0.717      ;
; 0.347  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.075      ; 0.715      ;
; 0.348  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.075      ; 0.714      ;
; 0.348  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.075      ; 0.714      ;
; 0.353  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.598      ;
; 0.353  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.598      ;
; 0.365  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.586      ;
; 0.367  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.584      ;
; 0.381  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.570      ;
; 0.384  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.567      ;
; 0.385  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.566      ;
; 0.385  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.566      ;
; 0.388  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.563      ;
; 0.389  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.562      ;
; 0.391  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.560      ;
; 0.393  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.558      ;
; 0.393  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.558      ;
; 0.394  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.557      ;
; 0.397  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.554      ;
; 0.401  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.550      ;
; 0.402  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.549      ;
; 0.404  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.075      ; 0.658      ;
; 0.405  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.075      ; 0.657      ;
; 0.406  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.075      ; 0.656      ;
; 0.407  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.544      ;
; 0.407  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.075      ; 0.655      ;
; 0.407  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.075      ; 0.655      ;
; 0.409  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.542      ;
; 0.411  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.075      ; 0.651      ;
; 0.414  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.075      ; 0.648      ;
; 0.417  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.075      ; 0.645      ;
; 0.420  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.531      ;
; 0.421  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.530      ;
; 0.422  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.529      ;
; 0.424  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.527      ;
; 0.425  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.526      ;
; 0.425  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.526      ;
; 0.425  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.075      ; 0.637      ;
; 0.426  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.075      ; 0.636      ;
; 0.429  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.075      ; 0.633      ;
; 0.438  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.513      ;
; 0.439  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.512      ;
; 0.439  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.512      ;
; 0.441  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.510      ;
; 0.441  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.510      ;
; 0.441  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.075      ; 0.621      ;
; 0.442  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.509      ;
; 0.442  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.509      ;
; 0.443  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.075      ; 0.619      ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'GPIO1_D[8]'                                                                                                                   ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.288 ; CAPdrive:CAPdriver|QaddReg[0]        ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.035     ; 1.240      ;
; -0.287 ; CAPdrive:CAPdriver|QaddReg[0]        ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.035     ; 1.239      ;
; -0.287 ; CAPdrive:CAPdriver|QaddReg[0]        ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.035     ; 1.239      ;
; -0.127 ; CAPdrive:CAPdriver|QaddReg[1]        ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.035     ; 1.079      ;
; -0.126 ; CAPdrive:CAPdriver|QaddReg[1]        ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.035     ; 1.078      ;
; -0.126 ; CAPdrive:CAPdriver|QaddReg[1]        ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.035     ; 1.078      ;
; -0.116 ; CAPdrive:CAPdriver|QaddReg[2]        ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.035     ; 1.068      ;
; -0.115 ; CAPdrive:CAPdriver|QaddReg[2]        ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.035     ; 1.067      ;
; -0.115 ; CAPdrive:CAPdriver|QaddReg[2]        ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.035     ; 1.067      ;
; -0.107 ; CAPdrive:CAPdriver|QaddReg[0]        ; CAPdrive:CAPdriver|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.035     ; 1.059      ;
; -0.086 ; CAPdrive:CAPdriver|QinReg[0]         ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.583      ; 1.156      ;
; -0.085 ; CAPdrive:CAPdriver|QinReg[0]         ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.583      ; 1.155      ;
; -0.085 ; CAPdrive:CAPdriver|QinReg[0]         ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.583      ; 1.155      ;
; -0.030 ; CAPdrive:CAPdriver|takeTurn          ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.583      ; 1.100      ;
; -0.029 ; CAPdrive:CAPdriver|takeTurn          ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.583      ; 1.099      ;
; -0.029 ; CAPdrive:CAPdriver|takeTurn          ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.583      ; 1.099      ;
; 0.047  ; CAPdrive:CAPdriver|QaddReg[3]        ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.035     ; 0.905      ;
; 0.048  ; CAPdrive:CAPdriver|QaddReg[3]        ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.035     ; 0.904      ;
; 0.053  ; CAPdrive:CAPdriver|QaddReg[2]        ; CAPdrive:CAPdriver|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.035     ; 0.899      ;
; 0.054  ; CAPdrive:CAPdriver|QaddReg[1]        ; CAPdrive:CAPdriver|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.035     ; 0.898      ;
; 0.055  ; CAPdrive:CAPdriver|QaddReg[3]        ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.035     ; 0.897      ;
; 0.065  ; CAPdrive:CAPdriver|QaddReg[1]        ; CAPdrive:CAPdriver|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.035     ; 0.887      ;
; 0.078  ; CAPdrive:CAPdriver|QaddReg[0]        ; CAPdrive:CAPdriver|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.035     ; 0.874      ;
; 0.095  ; CAPdrive:CAPdriver|QinReg[0]         ; CAPdrive:CAPdriver|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.583      ; 0.975      ;
; 0.151  ; CAPdrive:CAPdriver|takeTurn          ; CAPdrive:CAPdriver|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.583      ; 0.919      ;
; 0.157  ; CAPdrive:CAPdriver|QaddReg[4]        ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.035     ; 0.795      ;
; 0.161  ; CAPdrive:CAPdriver|QaddReg[4]        ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.035     ; 0.791      ;
; 0.172  ; CAPdrive:CAPdriver|QinReg[4]         ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.583      ; 0.898      ;
; 0.173  ; CAPdrive:CAPdriver|QinReg[4]         ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.583      ; 0.897      ;
; 0.173  ; CAPdrive:CAPdriver|QinReg[4]         ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.583      ; 0.897      ;
; 0.182  ; CAPdrive:CAPdriver|QinReg[1]         ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.583      ; 0.888      ;
; 0.183  ; CAPdrive:CAPdriver|QinReg[1]         ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.583      ; 0.887      ;
; 0.183  ; CAPdrive:CAPdriver|QinReg[1]         ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.583      ; 0.887      ;
; 0.203  ; CAPdrive:CAPdriver|QinReg[2]         ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.583      ; 0.867      ;
; 0.204  ; CAPdrive:CAPdriver|QinReg[2]         ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.583      ; 0.866      ;
; 0.204  ; CAPdrive:CAPdriver|QinReg[2]         ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.583      ; 0.866      ;
; 0.280  ; CAPdrive:CAPdriver|QinReg[0]         ; CAPdrive:CAPdriver|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.583      ; 0.790      ;
; 0.296  ; CAPdrive:CAPdriver|QinReg[7]         ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.583      ; 0.774      ;
; 0.314  ; CAPdrive:CAPdriver|QinReg[7]         ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.583      ; 0.756      ;
; 0.324  ; CAPdrive:CAPdriver|takeTurn          ; CAPdrive:CAPdriver|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.583      ; 0.746      ;
; 0.330  ; CAPdrive:CAPdriver|QinReg[4]         ; CAPdrive:CAPdriver|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.583      ; 0.740      ;
; 0.338  ; CAPdrive:CAPdriver|QinReg[4]         ; CAPdrive:CAPdriver|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.583      ; 0.732      ;
; 0.353  ; CAPdrive:CAPdriver|QinReg[4]         ; CAPdrive:CAPdriver|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.583      ; 0.717      ;
; 0.363  ; CAPdrive:CAPdriver|QinReg[5]         ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.583      ; 0.707      ;
; 0.363  ; CAPdrive:CAPdriver|QinReg[1]         ; CAPdrive:CAPdriver|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.583      ; 0.707      ;
; 0.364  ; CAPdrive:CAPdriver|QinReg[5]         ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.583      ; 0.706      ;
; 0.364  ; CAPdrive:CAPdriver|QinReg[5]         ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.583      ; 0.706      ;
; 0.367  ; CAPdrive:CAPdriver|QinReg[3]         ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.583      ; 0.703      ;
; 0.368  ; CAPdrive:CAPdriver|QinReg[3]         ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.583      ; 0.702      ;
; 0.372  ; CAPdrive:CAPdriver|QinReg[2]         ; CAPdrive:CAPdriver|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.583      ; 0.698      ;
; 0.374  ; CAPdrive:CAPdriver|QinReg[1]         ; CAPdrive:CAPdriver|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.583      ; 0.696      ;
; 0.375  ; CAPdrive:CAPdriver|QinReg[3]         ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.583      ; 0.695      ;
; 0.390  ; CAPdrive:CAPdriver|QinReg[7]         ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.583      ; 0.680      ;
; 0.417  ; CAPdrive:CAPdriver|QinReg[6]         ; CAPdrive:CAPdriver|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.583      ; 0.653      ;
; 0.427  ; CAPdrive:CAPdriver|takeTurn          ; CAPdrive:CAPdriver|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.583      ; 0.643      ;
; 0.497  ; CAPdrive:CAPdriver|QinReg[0]         ; CAPdrive:CAPdriver|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.583      ; 0.573      ;
; 0.503  ; CAPdrive:CAPdriver|QinReg[5]         ; CAPdrive:CAPdriver|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.583      ; 0.567      ;
; 0.538  ; CAPdrive:CAPdriver|QinReg[6]         ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.583      ; 0.532      ;
; 0.539  ; CAPdrive:CAPdriver|QinReg[6]         ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.583      ; 0.531      ;
; 0.539  ; CAPdrive:CAPdriver|QinReg[6]         ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.583      ; 0.531      ;
; 0.544  ; CAPdrive:CAPdriver|QinReg[5]         ; CAPdrive:CAPdriver|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.583      ; 0.526      ;
; 0.579  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qt    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[0] ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.035     ; 0.373      ;
; 0.581  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[0] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.035     ; 0.371      ;
; 0.591  ; CAPdrive:CAPdriver|takeTurn          ; CAPdrive:CAPdriver|takeTurn          ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.037     ; 0.359      ;
; 0.593  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qt    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qt    ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.035     ; 0.359      ;
; 0.593  ; CAPdrive:CAPdriver|QaddReg[0]        ; CAPdrive:CAPdriver|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.035     ; 0.359      ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[4]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.226 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 0.500        ; 0.618      ; 0.994      ;
; 0.729 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 1.000        ; 0.618      ; 0.991      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[1]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.251 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 0.500        ; 0.496      ; 0.857      ;
; 0.757 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 1.000        ; 0.496      ; 0.851      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[2]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.291 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 0.500        ; 0.619      ; 0.940      ;
; 0.820 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 1.000        ; 0.619      ; 0.911      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[0]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.360 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 0.500        ; 0.416      ; 0.668      ;
; 0.879 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 1.000        ; 0.416      ; 0.649      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[3]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.366 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 0.500        ; 0.416      ; 0.662      ;
; 0.883 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 1.000        ; 0.416      ; 0.645      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                  ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; 0.372 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 0.500        ; 1.512      ; 1.732      ;
; 0.863 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 1.000        ; 1.512      ; 1.741      ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[5]'                                                                                                                            ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; -0.195 ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 0.000        ; 1.472      ; 1.476      ;
; -0.114 ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 0.000        ; 1.562      ; 1.657      ;
; 0.187  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.036      ; 0.307      ;
; 0.307  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.758      ; 0.669      ;
; 0.322  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.036      ; 0.442      ;
; 0.328  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.562      ; 1.599      ;
; 0.389  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.036      ; 0.509      ;
; 0.404  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.060      ; 0.548      ;
; 0.440  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.036      ; 0.560      ;
; 0.441  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.758      ; 0.803      ;
; 0.454  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.758      ; 0.816      ;
; 0.471  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.040      ; 0.595      ;
; 0.483  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.472      ; 1.654      ;
; 0.493  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.036      ; 0.613      ;
; 0.549  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.579      ; 0.732      ;
; 0.977  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -0.049     ; 0.532      ;
; 0.978  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -0.049     ; 0.533      ;
; 1.258  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; -0.732     ; 0.610      ;
; 1.373  ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.126      ; 1.103      ;
; 1.432  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -0.647     ; 0.389      ;
; 1.504  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -0.647     ; 0.461      ;
; 1.523  ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -0.647     ; 0.480      ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                    ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; -0.114 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 0.000        ; 1.568      ; 1.663      ;
; 0.385  ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; -0.500       ; 1.568      ; 1.662      ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[3]'                                                                                                 ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; -0.011 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 0.000        ; 0.444      ; 0.622      ;
; 0.505  ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; -0.500       ; 0.444      ; 0.638      ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[0]'                                                                                                 ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; -0.006 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 0.000        ; 0.444      ; 0.627      ;
; 0.511  ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; -0.500       ; 0.444      ; 0.644      ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[2]'                                                                                                 ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; -0.006 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 0.000        ; 0.655      ; 0.838      ;
; 0.514  ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; -0.500       ; 0.655      ; 0.858      ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[1]'                                                                                                ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.004 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 0.000        ; 0.527      ; 0.720      ;
; 0.523 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; -0.500       ; 0.527      ; 0.739      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[4]'                                                                                                ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.005 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 0.000        ; 0.654      ; 0.858      ;
; 0.524 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; -0.500       ; 0.654      ; 0.877      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'GPIO1_D[8]'                                                                                                                   ;
+-------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.188 ; CAPdrive:CAPdriver|QaddReg[0]        ; CAPdrive:CAPdriver|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.035      ; 0.307      ;
; 0.193 ; CAPdrive:CAPdriver|takeTurn          ; CAPdrive:CAPdriver|takeTurn          ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[0] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.035      ; 0.313      ;
; 0.195 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qt    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qt    ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qt    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[0] ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.035      ; 0.314      ;
; 0.199 ; CAPdrive:CAPdriver|QinReg[5]         ; CAPdrive:CAPdriver|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.660      ; 0.463      ;
; 0.203 ; CAPdrive:CAPdriver|QinReg[6]         ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.660      ; 0.467      ;
; 0.203 ; CAPdrive:CAPdriver|QinReg[6]         ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.660      ; 0.467      ;
; 0.204 ; CAPdrive:CAPdriver|QinReg[6]         ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.660      ; 0.468      ;
; 0.217 ; CAPdrive:CAPdriver|QinReg[5]         ; CAPdrive:CAPdriver|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.660      ; 0.481      ;
; 0.225 ; CAPdrive:CAPdriver|QinReg[0]         ; CAPdrive:CAPdriver|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.660      ; 0.489      ;
; 0.258 ; CAPdrive:CAPdriver|takeTurn          ; CAPdrive:CAPdriver|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.660      ; 0.522      ;
; 0.286 ; CAPdrive:CAPdriver|QinReg[6]         ; CAPdrive:CAPdriver|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.660      ; 0.550      ;
; 0.301 ; CAPdrive:CAPdriver|QinReg[1]         ; CAPdrive:CAPdriver|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.660      ; 0.565      ;
; 0.302 ; CAPdrive:CAPdriver|QinReg[2]         ; CAPdrive:CAPdriver|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.660      ; 0.566      ;
; 0.305 ; CAPdrive:CAPdriver|QinReg[3]         ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.660      ; 0.569      ;
; 0.309 ; CAPdrive:CAPdriver|QinReg[7]         ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.660      ; 0.573      ;
; 0.311 ; CAPdrive:CAPdriver|QinReg[3]         ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.660      ; 0.575      ;
; 0.315 ; CAPdrive:CAPdriver|QinReg[3]         ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.660      ; 0.579      ;
; 0.321 ; CAPdrive:CAPdriver|QinReg[4]         ; CAPdrive:CAPdriver|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.660      ; 0.585      ;
; 0.330 ; CAPdrive:CAPdriver|takeTurn          ; CAPdrive:CAPdriver|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.660      ; 0.594      ;
; 0.335 ; CAPdrive:CAPdriver|takeTurn          ; CAPdrive:CAPdriver|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.660      ; 0.599      ;
; 0.337 ; CAPdrive:CAPdriver|QinReg[4]         ; CAPdrive:CAPdriver|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.660      ; 0.601      ;
; 0.338 ; CAPdrive:CAPdriver|takeTurn          ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.660      ; 0.602      ;
; 0.341 ; CAPdrive:CAPdriver|QinReg[4]         ; CAPdrive:CAPdriver|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.660      ; 0.605      ;
; 0.344 ; CAPdrive:CAPdriver|takeTurn          ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.660      ; 0.608      ;
; 0.348 ; CAPdrive:CAPdriver|takeTurn          ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.660      ; 0.612      ;
; 0.356 ; CAPdrive:CAPdriver|QinReg[1]         ; CAPdrive:CAPdriver|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.660      ; 0.620      ;
; 0.359 ; CAPdrive:CAPdriver|QinReg[5]         ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.660      ; 0.623      ;
; 0.359 ; CAPdrive:CAPdriver|QinReg[5]         ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.660      ; 0.623      ;
; 0.360 ; CAPdrive:CAPdriver|QinReg[7]         ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.660      ; 0.624      ;
; 0.360 ; CAPdrive:CAPdriver|QinReg[5]         ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.660      ; 0.624      ;
; 0.362 ; CAPdrive:CAPdriver|QinReg[7]         ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.660      ; 0.626      ;
; 0.411 ; CAPdrive:CAPdriver|QinReg[0]         ; CAPdrive:CAPdriver|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.660      ; 0.675      ;
; 0.460 ; CAPdrive:CAPdriver|QinReg[2]         ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.660      ; 0.724      ;
; 0.460 ; CAPdrive:CAPdriver|QinReg[2]         ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.660      ; 0.724      ;
; 0.461 ; CAPdrive:CAPdriver|QinReg[2]         ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.660      ; 0.725      ;
; 0.481 ; CAPdrive:CAPdriver|QinReg[4]         ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.660      ; 0.745      ;
; 0.481 ; CAPdrive:CAPdriver|QinReg[4]         ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.660      ; 0.745      ;
; 0.482 ; CAPdrive:CAPdriver|QinReg[4]         ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.660      ; 0.746      ;
; 0.516 ; CAPdrive:CAPdriver|QinReg[1]         ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.660      ; 0.780      ;
; 0.516 ; CAPdrive:CAPdriver|QinReg[1]         ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.660      ; 0.780      ;
; 0.517 ; CAPdrive:CAPdriver|QinReg[1]         ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.660      ; 0.781      ;
; 0.533 ; CAPdrive:CAPdriver|QaddReg[4]        ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.035      ; 0.652      ;
; 0.534 ; CAPdrive:CAPdriver|QaddReg[4]        ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.035      ; 0.653      ;
; 0.540 ; CAPdrive:CAPdriver|QinReg[0]         ; CAPdrive:CAPdriver|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.660      ; 0.804      ;
; 0.575 ; CAPdrive:CAPdriver|QaddReg[1]        ; CAPdrive:CAPdriver|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.035      ; 0.694      ;
; 0.588 ; CAPdrive:CAPdriver|QaddReg[2]        ; CAPdrive:CAPdriver|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.035      ; 0.707      ;
; 0.589 ; CAPdrive:CAPdriver|QaddReg[3]        ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.035      ; 0.708      ;
; 0.595 ; CAPdrive:CAPdriver|QaddReg[3]        ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.035      ; 0.714      ;
; 0.599 ; CAPdrive:CAPdriver|QaddReg[3]        ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.035      ; 0.718      ;
; 0.608 ; CAPdrive:CAPdriver|QaddReg[0]        ; CAPdrive:CAPdriver|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.035      ; 0.727      ;
; 0.630 ; CAPdrive:CAPdriver|QaddReg[1]        ; CAPdrive:CAPdriver|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.035      ; 0.749      ;
; 0.700 ; CAPdrive:CAPdriver|QinReg[0]         ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.660      ; 0.964      ;
; 0.700 ; CAPdrive:CAPdriver|QinReg[0]         ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.660      ; 0.964      ;
; 0.701 ; CAPdrive:CAPdriver|QinReg[0]         ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.660      ; 0.965      ;
; 0.737 ; CAPdrive:CAPdriver|QaddReg[0]        ; CAPdrive:CAPdriver|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.035      ; 0.856      ;
; 0.746 ; CAPdrive:CAPdriver|QaddReg[2]        ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.035      ; 0.865      ;
; 0.746 ; CAPdrive:CAPdriver|QaddReg[2]        ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.035      ; 0.865      ;
; 0.747 ; CAPdrive:CAPdriver|QaddReg[2]        ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.035      ; 0.866      ;
; 0.790 ; CAPdrive:CAPdriver|QaddReg[1]        ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.035      ; 0.909      ;
; 0.790 ; CAPdrive:CAPdriver|QaddReg[1]        ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.035      ; 0.909      ;
; 0.791 ; CAPdrive:CAPdriver|QaddReg[1]        ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.035      ; 0.910      ;
; 0.897 ; CAPdrive:CAPdriver|QaddReg[0]        ; CAPdrive:CAPdriver|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.035      ; 1.016      ;
; 0.897 ; CAPdrive:CAPdriver|QaddReg[0]        ; CAPdrive:CAPdriver|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.035      ; 1.016      ;
; 0.898 ; CAPdrive:CAPdriver|QaddReg[0]        ; CAPdrive:CAPdriver|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.035      ; 1.017      ;
+-------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                           ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.188 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.219      ; 0.511      ;
; 0.193 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.315      ;
; 0.197 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.219      ; 0.520      ;
; 0.198 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.219      ; 0.521      ;
; 0.200 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.219      ; 0.523      ;
; 0.203 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.219      ; 0.526      ;
; 0.205 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.219      ; 0.528      ;
; 0.205 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.219      ; 0.528      ;
; 0.207 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.219      ; 0.530      ;
; 0.207 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.219      ; 0.530      ;
; 0.208 ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.022      ; 0.314      ;
; 0.210 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.219      ; 0.533      ;
; 0.213 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.219      ; 0.536      ;
; 0.214 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.219      ; 0.537      ;
; 0.214 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.219      ; 0.537      ;
; 0.215 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.219      ; 0.538      ;
; 0.216 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.219      ; 0.539      ;
; 0.223 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.343      ;
; 0.248 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.219      ; 0.571      ;
; 0.253 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.374      ;
; 0.255 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.375      ;
; 0.256 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.376      ;
; 0.260 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.380      ;
; 0.261 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.219      ; 0.584      ;
; 0.262 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.382      ;
; 0.266 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.219      ; 0.589      ;
; 0.267 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.219      ; 0.590      ;
; 0.268 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.219      ; 0.591      ;
; 0.269 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.219      ; 0.592      ;
; 0.269 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.219      ; 0.592      ;
; 0.269 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.219      ; 0.592      ;
; 0.270 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.219      ; 0.593      ;
; 0.271 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.391      ;
; 0.272 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.219      ; 0.595      ;
; 0.272 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.219      ; 0.595      ;
; 0.273 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.393      ;
; 0.273 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.219      ; 0.596      ;
; 0.294 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.418      ;
; 0.321 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.441      ;
; 0.322 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.442      ;
; 0.333 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.453      ;
; 0.333 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.453      ;
; 0.335 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.455      ;
; 0.340 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.460      ;
; 0.341 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.461      ;
; 0.342 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.462      ;
; 0.343 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.463      ;
; 0.344 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.464      ;
; 0.346 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.466      ;
; 0.347 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.467      ;
; 0.349 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.469      ;
; 0.349 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.469      ;
; 0.350 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.470      ;
; 0.350 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.470      ;
; 0.352 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.472      ;
; 0.359 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.479      ;
; 0.361 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.481      ;
; 0.361 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.481      ;
; 0.373 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.493      ;
; 0.374 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.494      ;
; 0.402 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.522      ;
; 0.406 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.526      ;
; 0.408 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.034      ; 0.526      ;
; 0.408 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.528      ;
; 0.410 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.530      ;
; 0.416 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.536      ;
; 0.443 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.563      ;
; 0.448 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.568      ;
; 0.453 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.573      ;
; 0.455 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.575      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'                                                                                                   ;
+-------+-------------------------------+------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                      ; Launch Clock ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; 2.150 ; CAPdrive:CAPdriver|QaddReg[5] ; CAPdrive:CAPdriver|Chewed[3] ; GPIO1_D[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; -1.383     ; 0.381      ;
; 2.157 ; CAPdrive:CAPdriver|QaddReg[3] ; CAPdrive:CAPdriver|Chewed[1] ; GPIO1_D[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; -1.383     ; 0.388      ;
; 2.170 ; CAPdrive:CAPdriver|QaddReg[4] ; CAPdrive:CAPdriver|Chewed[2] ; GPIO1_D[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; -1.383     ; 0.401      ;
; 2.170 ; CAPdrive:CAPdriver|QaddReg[2] ; CAPdrive:CAPdriver|Chewed[0] ; GPIO1_D[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; -1.383     ; 0.401      ;
+-------+-------------------------------+------------------------------+--------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                            ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.695 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; -0.364     ; 0.818      ;
; 0.073  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.708      ; 1.122      ;
; 0.073  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.708      ; 1.122      ;
; 0.073  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.708      ; 1.122      ;
; 0.073  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.708      ; 1.122      ;
; 0.073  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.708      ; 1.122      ;
; 0.073  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.708      ; 1.122      ;
; 0.073  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.708      ; 1.122      ;
; 0.073  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.708      ; 1.122      ;
; 0.073  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.708      ; 1.122      ;
; 0.073  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.708      ; 1.122      ;
; 0.073  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.708      ; 1.122      ;
; 0.073  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.708      ; 1.122      ;
; 0.073  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.708      ; 1.122      ;
; 0.232  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.706      ; 0.961      ;
; 0.232  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.706      ; 0.961      ;
; 0.232  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.706      ; 0.961      ;
; 0.232  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.706      ; 0.961      ;
; 0.232  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.706      ; 0.961      ;
; 0.232  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.706      ; 0.961      ;
; 0.232  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.706      ; 0.961      ;
; 0.232  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.706      ; 0.961      ;
; 0.232  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.706      ; 0.961      ;
; 0.232  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.706      ; 0.961      ;
; 0.375  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.706      ; 0.818      ;
; 0.375  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.706      ; 0.818      ;
; 0.375  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.706      ; 0.818      ;
; 0.375  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.706      ; 0.818      ;
; 0.375  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.706      ; 0.818      ;
; 0.375  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.706      ; 0.818      ;
; 0.375  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.706      ; 0.818      ;
; 0.375  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.706      ; 0.818      ;
; 0.375  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.706      ; 0.818      ;
; 0.375  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.706      ; 0.818      ;
; 0.375  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.706      ; 0.818      ;
; 0.375  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.706      ; 0.818      ;
; 0.375  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.706      ; 0.818      ;
; 0.375  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.706      ; 0.818      ;
; 0.375  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.706      ; 0.818      ;
; 0.377  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.706      ; 0.816      ;
; 0.377  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.706      ; 0.816      ;
; 0.377  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.706      ; 0.816      ;
; 0.377  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.706      ; 0.816      ;
; 0.377  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.706      ; 0.816      ;
; 0.377  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.706      ; 0.816      ;
; 0.377  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.706      ; 0.816      ;
; 0.377  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.706      ; 0.816      ;
; 0.377  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.706      ; 0.816      ;
; 0.377  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.706      ; 0.816      ;
; 0.377  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.706      ; 0.816      ;
; 0.377  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.706      ; 0.816      ;
; 0.377  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.706      ; 0.816      ;
; 0.377  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.706      ; 0.816      ;
; 0.377  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.706      ; 0.816      ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                            ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.265 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.826      ; 0.695      ;
; 0.265 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.826      ; 0.695      ;
; 0.265 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.826      ; 0.695      ;
; 0.265 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.826      ; 0.695      ;
; 0.265 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.826      ; 0.695      ;
; 0.265 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.826      ; 0.695      ;
; 0.265 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.826      ; 0.695      ;
; 0.265 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.826      ; 0.695      ;
; 0.265 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.826      ; 0.695      ;
; 0.265 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.826      ; 0.695      ;
; 0.265 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.826      ; 0.695      ;
; 0.265 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.826      ; 0.695      ;
; 0.265 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.826      ; 0.695      ;
; 0.265 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.826      ; 0.695      ;
; 0.265 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.826      ; 0.695      ;
; 0.271 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.826      ; 0.701      ;
; 0.271 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.826      ; 0.701      ;
; 0.271 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.826      ; 0.701      ;
; 0.271 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.826      ; 0.701      ;
; 0.271 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.826      ; 0.701      ;
; 0.271 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.826      ; 0.701      ;
; 0.271 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.826      ; 0.701      ;
; 0.271 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.826      ; 0.701      ;
; 0.271 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.826      ; 0.701      ;
; 0.271 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.826      ; 0.701      ;
; 0.271 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.826      ; 0.701      ;
; 0.271 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.826      ; 0.701      ;
; 0.271 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.826      ; 0.701      ;
; 0.271 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.826      ; 0.701      ;
; 0.271 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.826      ; 0.701      ;
; 0.392 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.826      ; 0.822      ;
; 0.392 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.826      ; 0.822      ;
; 0.392 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.826      ; 0.822      ;
; 0.392 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.826      ; 0.822      ;
; 0.392 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.826      ; 0.822      ;
; 0.392 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.826      ; 0.822      ;
; 0.392 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.826      ; 0.822      ;
; 0.392 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.826      ; 0.822      ;
; 0.392 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.826      ; 0.822      ;
; 0.392 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.826      ; 0.822      ;
; 0.530 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.828      ; 0.962      ;
; 0.530 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.828      ; 0.962      ;
; 0.530 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.828      ; 0.962      ;
; 0.530 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.828      ; 0.962      ;
; 0.530 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.828      ; 0.962      ;
; 0.530 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.828      ; 0.962      ;
; 0.530 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.828      ; 0.962      ;
; 0.530 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.828      ; 0.962      ;
; 0.530 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.828      ; 0.962      ;
; 0.530 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.828      ; 0.962      ;
; 0.530 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.828      ; 0.962      ;
; 0.530 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.828      ; 0.962      ;
; 0.530 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.828      ; 0.962      ;
; 1.386 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; -0.289     ; 0.701      ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'GPIO1_D[8]'                                                                     ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[4]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[5]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[5]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[6]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[7]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qt    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|takeTurn          ;
; -0.357 ; -0.141       ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[0]        ;
; -0.357 ; -0.141       ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[1]        ;
; -0.357 ; -0.141       ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[2]        ;
; -0.357 ; -0.141       ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[3]        ;
; -0.357 ; -0.141       ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[4]        ;
; -0.357 ; -0.141       ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[5]        ;
; -0.316 ; -0.132       ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[0]         ;
; -0.316 ; -0.132       ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[1]         ;
; -0.316 ; -0.132       ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[2]         ;
; -0.316 ; -0.132       ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[3]         ;
; -0.316 ; -0.132       ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[4]         ;
; -0.316 ; -0.132       ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[5]         ;
; -0.316 ; -0.132       ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[6]         ;
; -0.316 ; -0.132       ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[7]         ;
; -0.316 ; -0.132       ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|takeTurn          ;
; -0.235 ; -0.051       ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[0] ;
; -0.235 ; -0.051       ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;
; -0.235 ; -0.051       ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qt    ;
; -0.156 ; -0.156       ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|dPCLK|combout              ;
; -0.150 ; -0.150       ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdriver|dPCLK|datad                ;
; -0.146 ; -0.146       ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|dPCLK~clkctrl|inclk[0]     ;
; -0.146 ; -0.146       ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|dPCLK~clkctrl|outclk       ;
; -0.137 ; -0.137       ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QaddReg[0]|clk             ;
; -0.137 ; -0.137       ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QaddReg[1]|clk             ;
; -0.137 ; -0.137       ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QaddReg[2]|clk             ;
; -0.137 ; -0.137       ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QaddReg[3]|clk             ;
; -0.137 ; -0.137       ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QaddReg[4]|clk             ;
; -0.137 ; -0.137       ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QaddReg[5]|clk             ;
; -0.137 ; -0.137       ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[0]|clk              ;
; -0.137 ; -0.137       ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[1]|clk              ;
; -0.137 ; -0.137       ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[2]|clk              ;
; -0.137 ; -0.137       ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[3]|clk              ;
; -0.137 ; -0.137       ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[4]|clk              ;
; -0.137 ; -0.137       ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[5]|clk              ;
; -0.137 ; -0.137       ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[6]|clk              ;
; -0.137 ; -0.137       ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[7]|clk              ;
; -0.137 ; -0.137       ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|takeTurn|clk               ;
; -0.061 ; -0.061       ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|inclk[0]     ;
; -0.061 ; -0.061       ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|o                   ;
; -0.055 ; -0.055       ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdriver|DEPHASE|Qd[0]|clk          ;
; -0.055 ; -0.055       ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdriver|DEPHASE|Qd[1]|clk          ;
; -0.055 ; -0.055       ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdriver|DEPHASE|Qt|clk             ;
; -0.046 ; -0.046       ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|outclk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|i                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|i                   ;
; 0.832  ; 1.048        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[0] ;
; 0.832  ; 1.048        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;
; 0.832  ; 1.048        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qt    ;
; 0.910  ; 1.126        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[0]         ;
; 0.910  ; 1.126        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[1]         ;
; 0.910  ; 1.126        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[2]         ;
; 0.910  ; 1.126        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[3]         ;
; 0.910  ; 1.126        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[4]         ;
; 0.910  ; 1.126        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[5]         ;
; 0.910  ; 1.126        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[6]         ;
; 0.910  ; 1.126        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[7]         ;
; 0.910  ; 1.126        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|takeTurn          ;
; 0.954  ; 1.138        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[0]        ;
; 0.954  ; 1.138        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[1]        ;
; 0.954  ; 1.138        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[2]        ;
; 0.954  ; 1.138        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[3]        ;
; 0.954  ; 1.138        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[4]        ;
; 0.954  ; 1.138        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[5]        ;
; 1.046  ; 1.046        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|outclk       ;
; 1.054  ; 1.054        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdriver|DEPHASE|Qd[0]|clk          ;
; 1.054  ; 1.054        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdriver|DEPHASE|Qd[1]|clk          ;
; 1.054  ; 1.054        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdriver|DEPHASE|Qt|clk             ;
; 1.061  ; 1.061        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|inclk[0]     ;
; 1.061  ; 1.061        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|o                   ;
; 1.132  ; 1.132        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QaddReg[0]|clk             ;
; 1.132  ; 1.132        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QaddReg[1]|clk             ;
; 1.132  ; 1.132        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QaddReg[2]|clk             ;
; 1.132  ; 1.132        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QaddReg[3]|clk             ;
; 1.132  ; 1.132        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QaddReg[4]|clk             ;
; 1.132  ; 1.132        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QaddReg[5]|clk             ;
; 1.132  ; 1.132        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[0]|clk              ;
; 1.132  ; 1.132        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[1]|clk              ;
; 1.132  ; 1.132        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[2]|clk              ;
; 1.132  ; 1.132        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[3]|clk              ;
; 1.132  ; 1.132        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[4]|clk              ;
; 1.132  ; 1.132        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[5]|clk              ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'                                                                       ;
+--------+--------------+----------------+-----------------+---------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                           ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+-----------------+---------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.221  ; 0.405        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; 0.221  ; 0.405        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; 0.221  ; 0.405        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; 0.221  ; 0.405        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; 0.221  ; 0.405        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; 0.221  ; 0.405        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ;
; 0.221  ; 0.405        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ;
; 0.221  ; 0.405        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ;
; 0.221  ; 0.405        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ;
; 0.221  ; 0.405        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ;
; 0.221  ; 0.405        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ;
; 0.221  ; 0.405        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ;
; 0.221  ; 0.405        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
+--------+--------------+----------------+-----------------+---------------------------------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[5]'                                                                ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.151  ; 0.335        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; 0.204  ; 0.420        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; 0.204  ; 0.420        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; 0.216  ; 0.432        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.245  ; 0.429        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; 0.245  ; 0.429        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; 0.245  ; 0.429        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; 0.245  ; 0.429        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; 0.331  ; 0.331        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400|clk           ;
; 0.351  ; 0.567        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; 0.351  ; 0.567        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; 0.351  ; 0.567        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; 0.351  ; 0.567        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; 0.382  ; 0.566        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.394  ; 0.578        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; 0.394  ; 0.578        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|C_Esync|clk          ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|EE|clk               ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|LIVE|clk             ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q0|clk               ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q1|clk               ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400data|clk       ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|inclk[0] ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|outclk   ;
; 0.437  ; 0.437        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|eInd|clk             ;
; 0.441  ; 0.657        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]|q                ;
; 0.560  ; 0.560        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|eInd|clk             ;
; 0.565  ; 0.565        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|inclk[0] ;
; 0.565  ; 0.565        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|outclk   ;
; 0.572  ; 0.572        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|EE|clk               ;
; 0.572  ; 0.572        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400data|clk       ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|C_Esync|clk          ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|LIVE|clk             ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q0|clk               ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q1|clk               ;
; 0.663  ; 0.663        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400|clk           ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'                                                                         ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[3]             ;
; 0.256  ; 0.440        ; 0.184          ; Low Pulse Width  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[0]             ;
; 0.256  ; 0.440        ; 0.184          ; Low Pulse Width  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[1]             ;
; 0.256  ; 0.440        ; 0.184          ; Low Pulse Width  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[2]             ;
; 0.256  ; 0.440        ; 0.184          ; Low Pulse Width  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[3]             ;
; 0.340  ; 0.556        ; 0.216          ; High Pulse Width ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[0]             ;
; 0.340  ; 0.556        ; 0.216          ; High Pulse Width ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[1]             ;
; 0.340  ; 0.556        ; 0.216          ; High Pulse Width ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[2]             ;
; 0.340  ; 0.556        ; 0.216          ; High Pulse Width ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[3]             ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|Chewed[0]|clk                  ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|Chewed[1]|clk                  ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|Chewed[2]|clk                  ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|Chewed[3]|clk                  ;
; 0.474  ; 0.474        ; 0.000          ; Low Pulse Width  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|DEPHASE|Qd[1]~clkctrl|inclk[0] ;
; 0.474  ; 0.474        ; 0.000          ; Low Pulse Width  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|DEPHASE|Qd[1]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|DEPHASE|Qd[1]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|DEPHASE|Qd[1]|q                ;
; 0.525  ; 0.525        ; 0.000          ; High Pulse Width ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|DEPHASE|Qd[1]~clkctrl|inclk[0] ;
; 0.525  ; 0.525        ; 0.000          ; High Pulse Width ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|DEPHASE|Qd[1]~clkctrl|outclk   ;
; 0.562  ; 0.562        ; 0.000          ; High Pulse Width ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|Chewed[0]|clk                  ;
; 0.562  ; 0.562        ; 0.000          ; High Pulse Width ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|Chewed[1]|clk                  ;
; 0.562  ; 0.562        ; 0.000          ; High Pulse Width ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|Chewed[2]|clk                  ;
; 0.562  ; 0.562        ; 0.000          ; High Pulse Width ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|Chewed[3]|clk                  ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[0]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.323  ; 0.539        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[1]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[0]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[0]|q       ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[1]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[1]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.261  ; 0.445        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.334  ; 0.550        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[2]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[1]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[1]|q       ;
; 0.556  ; 0.556        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[2]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[2]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[3]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[2]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[2]|q       ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[3]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[3]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.322  ; 0.538        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[4]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[3]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[3]|q       ;
; 0.544  ; 0.544        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[4]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[4]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.261  ; 0.445        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.335  ; 0.551        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[5]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[4]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[4]|q       ;
; 0.557  ; 0.557        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[5]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'                                                          ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                     ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; 0.473 ; 0.473        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
; 0.495 ; 0.495        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.503 ; 0.503        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.525 ; 0.525        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                        ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; 4.516 ; 4.700        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
; 4.585 ; 4.585        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.585 ; 4.585        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.618 ; 4.618        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 4.628 ; 4.628        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.694 ; 4.694        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|Qaux[0]|clk                                            ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.082 ; 5.298        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
; 5.302 ; 5.302        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|Qaux[0]|clk                                            ;
; 5.371 ; 5.371        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.382 ; 5.382        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 5.412 ; 5.412        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.412 ; 5.412        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 6.000 ; 10.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                      ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+-------------+------------+--------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+-------+------------+-----------------+
; GPIO1_D[*]  ; GPIO1_D[8] ; 0.251  ; 1.062 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[0] ; GPIO1_D[8] ; 0.251  ; 1.062 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[1] ; GPIO1_D[8] ; 0.079  ; 0.869 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[2] ; GPIO1_D[8] ; 0.225  ; 1.032 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[3] ; GPIO1_D[8] ; 0.173  ; 0.973 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[4] ; GPIO1_D[8] ; -0.012 ; 0.772 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[5] ; GPIO1_D[8] ; 0.153  ; 0.941 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[6] ; GPIO1_D[8] ; 0.173  ; 0.958 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[7] ; GPIO1_D[8] ; 0.165  ; 0.952 ; Rise       ; GPIO1_D[8]      ;
+-------------+------------+--------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+-------------+------------+-------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+--------+------------+-----------------+
; GPIO1_D[*]  ; GPIO1_D[8] ; 0.264 ; -0.504 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[0] ; GPIO1_D[8] ; 0.006 ; -0.795 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[1] ; GPIO1_D[8] ; 0.172 ; -0.609 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[2] ; GPIO1_D[8] ; 0.032 ; -0.766 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[3] ; GPIO1_D[8] ; 0.081 ; -0.709 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[4] ; GPIO1_D[8] ; 0.264 ; -0.504 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[5] ; GPIO1_D[8] ; 0.100 ; -0.678 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[6] ; GPIO1_D[8] ; 0.082 ; -0.695 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[7] ; GPIO1_D[8] ; 0.089 ; -0.688 ; Rise       ; GPIO1_D[8]      ;
+-------------+------------+-------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                 ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 3.711 ; 3.821 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  GPIO0_D[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 3.711 ; 3.821 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; VGA_B[*]    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 4.026 ; 4.141 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_B[0]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 4.026 ; 4.141 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_B[1]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 3.729 ; 3.827 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_B[2]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 3.852 ; 3.981 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_B[3]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 3.566 ; 3.653 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; VGA_G[*]    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 3.878 ; 3.985 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_G[0]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 3.878 ; 3.985 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_G[1]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 3.623 ; 3.709 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_G[2]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 3.842 ; 3.966 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_G[3]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 3.748 ; 3.853 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; VGA_R[*]    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 3.884 ; 3.998 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_R[0]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 3.884 ; 3.998 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_R[1]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 3.704 ; 3.791 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_R[2]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 3.690 ; 3.805 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_R[3]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 3.586 ; 3.673 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; GPIO0_D[*]  ; CLOCK_50                             ; 2.265 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ; 2.265 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                             ;       ; 2.375 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ;       ; 2.375 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ;       ; 4.154 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ;       ; 4.154 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ; 4.193 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ; 4.193 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 4.657 ; 4.813 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 4.657 ; 4.813 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 4.357 ; 4.384 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 4.357 ; 4.384 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; div800k:DIV800|Qaux[5]               ; 4.677 ; 4.918 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  GPIO0_D[0] ; div800k:DIV800|Qaux[5]               ; 4.677 ; 4.918 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
; LEDG[*]     ; div800k:DIV800|Qaux[5]               ; 3.777 ; 3.901 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  LEDG[0]    ; div800k:DIV800|Qaux[5]               ; 3.777 ; 3.901 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                         ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 3.614 ; 3.718 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  GPIO0_D[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 3.614 ; 3.718 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; VGA_B[*]    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 3.476 ; 3.559 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_B[0]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 3.918 ; 4.028 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_B[1]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 3.632 ; 3.725 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_B[2]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 3.751 ; 3.874 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_B[3]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 3.476 ; 3.559 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; VGA_G[*]    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 3.530 ; 3.612 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_G[0]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 3.775 ; 3.878 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_G[1]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 3.530 ; 3.612 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_G[2]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 3.740 ; 3.859 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_G[3]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 3.651 ; 3.751 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; VGA_R[*]    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 3.496 ; 3.579 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_R[0]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 3.782 ; 3.890 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_R[1]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 3.607 ; 3.691 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_R[2]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 3.595 ; 3.704 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_R[3]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 3.496 ; 3.579 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; GPIO0_D[*]  ; CLOCK_50                             ; 2.007 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ; 2.007 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                             ;       ; 2.112 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ;       ; 2.112 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ;       ; 4.045 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ;       ; 4.045 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ; 4.081 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ; 4.081 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 4.522 ; 4.672 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 4.522 ; 4.672 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 4.207 ; 4.238 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 4.207 ; 4.238 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; div800k:DIV800|Qaux[5]               ; 4.533 ; 4.757 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  GPIO0_D[0] ; div800k:DIV800|Qaux[5]               ; 4.533 ; 4.757 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
; LEDG[*]     ; div800k:DIV800|Qaux[5]               ; 3.679 ; 3.798 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  LEDG[0]    ; div800k:DIV800|Qaux[5]               ; 3.679 ; 3.798 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+


+-----------------------------------------------------+
; Propagation Delay                                   ;
+-------------+-------------+-------+----+----+-------+
; Input Port  ; Output Port ; RR    ; RF ; FR ; FF    ;
+-------------+-------------+-------+----+----+-------+
; GPIO1_D[9]  ; VGA_HS      ; 3.676 ;    ;    ; 4.473 ;
; GPIO1_D[10] ; LEDG[1]     ; 3.920 ;    ;    ; 4.751 ;
; GPIO1_D[10] ; VGA_VS      ; 3.552 ;    ;    ; 4.321 ;
; SW[1]       ; GPIO0_D[2]  ; 4.945 ;    ;    ; 5.712 ;
+-------------+-------------+-------+----+----+-------+


+-----------------------------------------------------+
; Minimum Propagation Delay                           ;
+-------------+-------------+-------+----+----+-------+
; Input Port  ; Output Port ; RR    ; RF ; FR ; FF    ;
+-------------+-------------+-------+----+----+-------+
; GPIO1_D[9]  ; VGA_HS      ; 3.595 ;    ;    ; 4.382 ;
; GPIO1_D[10] ; LEDG[1]     ; 3.830 ;    ;    ; 4.649 ;
; GPIO1_D[10] ; VGA_VS      ; 3.477 ;    ;    ; 4.236 ;
; SW[1]       ; GPIO0_D[2]  ; 4.807 ;    ;    ; 5.551 ;
+-------------+-------------+-------+----+----+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                 ;
+---------------------------------------+---------+--------+----------+---------+---------------------+
; Clock                                 ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack                      ; -2.419  ; -0.320 ; -1.632   ; 0.265   ; -3.000              ;
;  CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -2.419  ; 2.150  ; N/A      ; N/A     ; -1.000              ;
;  CLOCK_50                             ; 0.230   ; -0.176 ; N/A      ; N/A     ; 4.516               ;
;  GPIO1_D[8]                           ; -1.405  ; 0.188  ; N/A      ; N/A     ; -3.000              ;
;  SCCBdrive:SCCBdriver|C_E             ; N/A     ; N/A    ; N/A      ; N/A     ; 0.472               ;
;  SCCBdrive:SCCBdriver|clk400data      ; -1.764  ; 0.188  ; -1.632   ; 0.265   ; -1.000              ;
;  div800k:DIV800|Qaux[0]               ; 0.205   ; -0.006 ; N/A      ; N/A     ; -1.000              ;
;  div800k:DIV800|Qaux[1]               ; 0.065   ; -0.035 ; N/A      ; N/A     ; -1.000              ;
;  div800k:DIV800|Qaux[2]               ; 0.101   ; -0.006 ; N/A      ; N/A     ; -1.000              ;
;  div800k:DIV800|Qaux[3]               ; 0.207   ; -0.011 ; N/A      ; N/A     ; -1.000              ;
;  div800k:DIV800|Qaux[4]               ; -0.013  ; 0.004  ; N/A      ; N/A     ; -1.000              ;
;  div800k:DIV800|Qaux[5]               ; -1.843  ; -0.320 ; N/A      ; N/A     ; -1.000              ;
; Design-wide TNS                       ; -39.913 ; -0.523 ; -6.362   ; 0.0     ; -101.677            ;
;  CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -9.597  ; 0.000  ; N/A      ; N/A     ; -4.000              ;
;  CLOCK_50                             ; 0.000   ; -0.176 ; N/A      ; N/A     ; 0.000               ;
;  GPIO1_D[8]                           ; -6.661  ; 0.000  ; N/A      ; N/A     ; -29.677             ;
;  SCCBdrive:SCCBdriver|C_E             ; N/A     ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  SCCBdrive:SCCBdriver|clk400data      ; -18.009 ; 0.000  ; -6.362   ; 0.000   ; -55.000             ;
;  div800k:DIV800|Qaux[0]               ; 0.000   ; -0.006 ; N/A      ; N/A     ; -1.000              ;
;  div800k:DIV800|Qaux[1]               ; 0.000   ; -0.035 ; N/A      ; N/A     ; -1.000              ;
;  div800k:DIV800|Qaux[2]               ; 0.000   ; -0.006 ; N/A      ; N/A     ; -1.000              ;
;  div800k:DIV800|Qaux[3]               ; 0.000   ; -0.011 ; N/A      ; N/A     ; -1.000              ;
;  div800k:DIV800|Qaux[4]               ; -0.013  ; 0.000  ; N/A      ; N/A     ; -1.000              ;
;  div800k:DIV800|Qaux[5]               ; -5.633  ; -0.405 ; N/A      ; N/A     ; -8.000              ;
+---------------------------------------+---------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+-------------+------------+--------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+-------+------------+-----------------+
; GPIO1_D[*]  ; GPIO1_D[8] ; 0.381  ; 1.062 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[0] ; GPIO1_D[8] ; 0.381  ; 1.062 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[1] ; GPIO1_D[8] ; 0.116  ; 0.869 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[2] ; GPIO1_D[8] ; 0.352  ; 1.032 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[3] ; GPIO1_D[8] ; 0.292  ; 0.973 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[4] ; GPIO1_D[8] ; -0.012 ; 0.772 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[5] ; GPIO1_D[8] ; 0.242  ; 0.941 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[6] ; GPIO1_D[8] ; 0.287  ; 0.958 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[7] ; GPIO1_D[8] ; 0.259  ; 0.952 ; Rise       ; GPIO1_D[8]      ;
+-------------+------------+--------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+-------------+------------+-------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+--------+------------+-----------------+
; GPIO1_D[*]  ; GPIO1_D[8] ; 0.565 ; 0.123  ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[0] ; GPIO1_D[8] ; 0.151 ; -0.339 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[1] ; GPIO1_D[8] ; 0.392 ; -0.089 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[2] ; GPIO1_D[8] ; 0.185 ; -0.314 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[3] ; GPIO1_D[8] ; 0.236 ; -0.205 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[4] ; GPIO1_D[8] ; 0.565 ; 0.123  ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[5] ; GPIO1_D[8] ; 0.272 ; -0.173 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[6] ; GPIO1_D[8] ; 0.244 ; -0.217 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[7] ; GPIO1_D[8] ; 0.266 ; -0.192 ; Rise       ; GPIO1_D[8]      ;
+-------------+------------+-------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                 ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 6.215 ; 6.252 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  GPIO0_D[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 6.215 ; 6.252 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; VGA_B[*]    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 6.726 ; 6.764 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_B[0]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 6.726 ; 6.764 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_B[1]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 6.238 ; 6.290 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_B[2]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 6.452 ; 6.494 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_B[3]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 5.948 ; 6.007 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; VGA_G[*]    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 6.455 ; 6.508 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_G[0]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 6.455 ; 6.508 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_G[1]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 6.067 ; 6.110 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_G[2]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 6.433 ; 6.478 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_G[3]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 6.261 ; 6.319 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; VGA_R[*]    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 6.494 ; 6.583 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_R[0]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 6.494 ; 6.583 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_R[1]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 6.199 ; 6.238 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_R[2]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 6.172 ; 6.228 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_R[3]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 5.968 ; 6.027 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; GPIO0_D[*]  ; CLOCK_50                             ; 3.693 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ; 3.693 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                             ;       ; 3.675 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ;       ; 3.675 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ;       ; 6.762 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ;       ; 6.762 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ; 6.815 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ; 6.815 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 7.781 ; 7.875 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 7.781 ; 7.875 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 7.315 ; 7.323 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 7.315 ; 7.323 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; div800k:DIV800|Qaux[5]               ; 8.032 ; 8.190 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  GPIO0_D[0] ; div800k:DIV800|Qaux[5]               ; 8.032 ; 8.190 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
; LEDG[*]     ; div800k:DIV800|Qaux[5]               ; 6.267 ; 6.367 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  LEDG[0]    ; div800k:DIV800|Qaux[5]               ; 6.267 ; 6.367 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                         ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 3.614 ; 3.718 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  GPIO0_D[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 3.614 ; 3.718 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; VGA_B[*]    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 3.476 ; 3.559 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_B[0]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 3.918 ; 4.028 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_B[1]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 3.632 ; 3.725 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_B[2]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 3.751 ; 3.874 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_B[3]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 3.476 ; 3.559 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; VGA_G[*]    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 3.530 ; 3.612 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_G[0]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 3.775 ; 3.878 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_G[1]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 3.530 ; 3.612 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_G[2]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 3.740 ; 3.859 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_G[3]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 3.651 ; 3.751 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; VGA_R[*]    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 3.496 ; 3.579 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_R[0]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 3.782 ; 3.890 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_R[1]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 3.607 ; 3.691 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_R[2]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 3.595 ; 3.704 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_R[3]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 3.496 ; 3.579 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; GPIO0_D[*]  ; CLOCK_50                             ; 2.007 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ; 2.007 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                             ;       ; 2.112 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ;       ; 2.112 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ;       ; 4.045 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ;       ; 4.045 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ; 4.081 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ; 4.081 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 4.522 ; 4.672 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 4.522 ; 4.672 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 4.207 ; 4.238 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 4.207 ; 4.238 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; div800k:DIV800|Qaux[5]               ; 4.533 ; 4.757 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  GPIO0_D[0] ; div800k:DIV800|Qaux[5]               ; 4.533 ; 4.757 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
; LEDG[*]     ; div800k:DIV800|Qaux[5]               ; 3.679 ; 3.798 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  LEDG[0]    ; div800k:DIV800|Qaux[5]               ; 3.679 ; 3.798 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+


+-----------------------------------------------------+
; Propagation Delay                                   ;
+-------------+-------------+-------+----+----+-------+
; Input Port  ; Output Port ; RR    ; RF ; FR ; FF    ;
+-------------+-------------+-------+----+----+-------+
; GPIO1_D[9]  ; VGA_HS      ; 6.172 ;    ;    ; 6.714 ;
; GPIO1_D[10] ; LEDG[1]     ; 6.590 ;    ;    ; 7.215 ;
; GPIO1_D[10] ; VGA_VS      ; 6.004 ;    ;    ; 6.538 ;
; SW[1]       ; GPIO0_D[2]  ; 8.317 ;    ;    ; 8.820 ;
+-------------+-------------+-------+----+----+-------+


+-----------------------------------------------------+
; Minimum Propagation Delay                           ;
+-------------+-------------+-------+----+----+-------+
; Input Port  ; Output Port ; RR    ; RF ; FR ; FF    ;
+-------------+-------------+-------+----+----+-------+
; GPIO1_D[9]  ; VGA_HS      ; 3.595 ;    ;    ; 4.382 ;
; GPIO1_D[10] ; LEDG[1]     ; 3.830 ;    ;    ; 4.649 ;
; GPIO1_D[10] ; VGA_VS      ; 3.477 ;    ;    ; 4.236 ;
; SW[1]       ; GPIO0_D[2]  ; 4.807 ;    ;    ; 5.551 ;
+-------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[2]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[3]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; GPIO1_D[10]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[9]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[8]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[7]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[3]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[6]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[2]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[0]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[4]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[1]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[5]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                    ;
+---------------------------------+--------------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+--------------------------------------+----------+----------+----------+----------+
; GPIO1_D[8]                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0        ; 4        ; 0        ; 0        ;
; div800k:DIV800|Qaux[0]          ; CLOCK_50                             ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[1]          ; div800k:DIV800|Qaux[0]               ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[2]          ; div800k:DIV800|Qaux[1]               ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[3]          ; div800k:DIV800|Qaux[2]               ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[4]          ; div800k:DIV800|Qaux[3]               ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[4]               ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5]               ; 7        ; 6        ; 4        ; 2        ;
; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5]               ; 1        ; 1        ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5]               ; 0        ; 0        ; 1        ; 1        ;
; GPIO1_D[8]                      ; GPIO1_D[8]                           ; 4        ; 0        ; 56       ; 20       ;
; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data      ; 27       ; 0        ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data      ; 104      ; 0        ; 0        ; 1        ;
+---------------------------------+--------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                     ;
+---------------------------------+--------------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+--------------------------------------+----------+----------+----------+----------+
; GPIO1_D[8]                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0        ; 4        ; 0        ; 0        ;
; div800k:DIV800|Qaux[0]          ; CLOCK_50                             ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[1]          ; div800k:DIV800|Qaux[0]               ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[2]          ; div800k:DIV800|Qaux[1]               ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[3]          ; div800k:DIV800|Qaux[2]               ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[4]          ; div800k:DIV800|Qaux[3]               ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[4]               ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5]               ; 7        ; 6        ; 4        ; 2        ;
; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5]               ; 1        ; 1        ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5]               ; 0        ; 0        ; 1        ; 1        ;
; GPIO1_D[8]                      ; GPIO1_D[8]                           ; 4        ; 0        ; 56       ; 20       ;
; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data      ; 27       ; 0        ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data      ; 104      ; 0        ; 0        ; 1        ;
+---------------------------------+--------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                            ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0        ; 54       ; 0        ; 0        ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                             ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0        ; 54       ; 0        ; 0        ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 12    ; 12   ;
; Unconstrained Input Port Paths  ; 50    ; 50   ;
; Unconstrained Output Ports      ; 20    ; 20   ;
; Unconstrained Output Port Paths ; 23    ; 23   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Tue May 21 09:34:51 2024
Info: Command: quartus_sta CAMstreamVGA -c CAMstreamVGA
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored assignments for entity "DE0_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to BUTTON[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to BUTTON[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to BUTTON[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50 -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50_2 -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[10] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[11] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[12] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[4] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[5] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[6] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[7] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[8] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[9] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA_0 -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA_1 -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CAS_N -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CKE -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CLK -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[11] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[12] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[13] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[15] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[5] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[8] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[9] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_LDQM -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_RAS_N -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_UDQM -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[10] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[11] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[12] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[13] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[14] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[15] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[16] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[17] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[18] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[19] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[20] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[21] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[4] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[5] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[6] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[7] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[8] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[9] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_BYTE_N -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_CE_N -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ15_AM1 -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[10] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[11] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[12] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[13] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[14] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[4] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[5] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[6] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[7] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[8] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[9] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_OE_N -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_RST_N -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_RY -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_WE_N -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_WP_N -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_CLKIN[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_CLKIN[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_CLKOUT[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_CLKOUT[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[10] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[11] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[12] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[13] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[14] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[15] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[16] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[17] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[18] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[19] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[20] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[21] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[22] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[23] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[24] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[25] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[26] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[27] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[28] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[29] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[30] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[31] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[4] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[5] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[6] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[7] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[8] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[9] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_CLKIN[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_CLKIN[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_CLKOUT[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_CLKOUT[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[10] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[11] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[12] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[13] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[14] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[15] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[16] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[17] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[18] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[19] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[20] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[21] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[22] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[23] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[24] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[25] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[26] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[27] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[28] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[29] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[30] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[31] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[4] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[5] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[6] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[7] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[8] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[9] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0_DP -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0_D[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0_D[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0_D[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0_D[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0_D[4] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0_D[5] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0_D[6] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1_DP -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1_D[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1_D[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1_D[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1_D[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1_D[4] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1_D[5] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1_D[6] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2_DP -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2_D[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2_D[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2_D[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2_D[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2_D[4] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2_D[5] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2_D[6] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3_DP -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3_D[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3_D[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3_D[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3_D[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3_D[4] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3_D[5] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3_D[6] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_BLON -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_DATA[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_DATA[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_DATA[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_DATA[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_DATA[4] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_DATA[5] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_DATA[6] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_DATA[7] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_EN -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_RS -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_RW -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDG[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDG[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDG[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDG[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDG[4] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDG[5] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDG[6] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDG[7] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDG[8] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDG[9] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_KBCLK -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_KBDAT -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_MSCLK -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_MSDAT -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SD_CLK -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SD_CMD -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SD_DAT0 -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SD_DAT3 -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SD_WP_N -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[4] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[5] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[6] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[7] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[8] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[9] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to UART_CTS -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to UART_RTS -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to UART_RXD -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to UART_TXD -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_HS -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_VS -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE0_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE0_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE0_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 14622752 -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_Default -section_id Top was ignored
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'CAMstreamVGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 10.000 -waveform {0.000 5.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {CLK_24M|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 64 -duty_cycle 50.00 -name {CLK_24M|altpll_component|auto_generated|pll1|clk[0]} {CLK_24M|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name SCCBdrive:SCCBdriver|clk400data SCCBdrive:SCCBdriver|clk400data
    Info (332105): create_clock -period 1.000 -name div800k:DIV800|Qaux[5] div800k:DIV800|Qaux[5]
    Info (332105): create_clock -period 1.000 -name SCCBdrive:SCCBdriver|C_E SCCBdrive:SCCBdriver|C_E
    Info (332105): create_clock -period 1.000 -name div800k:DIV800|Qaux[4] div800k:DIV800|Qaux[4]
    Info (332105): create_clock -period 1.000 -name div800k:DIV800|Qaux[3] div800k:DIV800|Qaux[3]
    Info (332105): create_clock -period 1.000 -name div800k:DIV800|Qaux[2] div800k:DIV800|Qaux[2]
    Info (332105): create_clock -period 1.000 -name div800k:DIV800|Qaux[1] div800k:DIV800|Qaux[1]
    Info (332105): create_clock -period 1.000 -name div800k:DIV800|Qaux[0] div800k:DIV800|Qaux[0]
    Info (332105): create_clock -period 1.000 -name CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]
    Info (332105): create_clock -period 1.000 -name GPIO1_D[8] GPIO1_D[8]
Warning (332191): Clock target SCCBdrive:SCCBdriver|C_E of clock SCCBdrive:SCCBdriver|C_E is fed by another target of the same clock.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: SCCBdriver|C_Eedge  from: datac  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.419
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.419              -9.597 CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] 
    Info (332119):    -1.843              -5.633 div800k:DIV800|Qaux[5] 
    Info (332119):    -1.764             -18.009 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -1.405              -6.661 GPIO1_D[8] 
    Info (332119):    -0.013              -0.013 div800k:DIV800|Qaux[4] 
    Info (332119):     0.065               0.000 div800k:DIV800|Qaux[1] 
    Info (332119):     0.101               0.000 div800k:DIV800|Qaux[2] 
    Info (332119):     0.205               0.000 div800k:DIV800|Qaux[0] 
    Info (332119):     0.207               0.000 div800k:DIV800|Qaux[3] 
    Info (332119):     0.230               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is -0.320
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.320              -0.405 div800k:DIV800|Qaux[5] 
    Info (332119):    -0.111              -0.111 CLOCK_50 
    Info (332119):    -0.007              -0.007 div800k:DIV800|Qaux[1] 
    Info (332119):     0.017               0.000 div800k:DIV800|Qaux[2] 
    Info (332119):     0.019               0.000 div800k:DIV800|Qaux[3] 
    Info (332119):     0.023               0.000 div800k:DIV800|Qaux[0] 
    Info (332119):     0.038               0.000 div800k:DIV800|Qaux[4] 
    Info (332119):     0.359               0.000 GPIO1_D[8] 
    Info (332119):     0.372               0.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):     2.814               0.000 CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] 
Info (332146): Worst-case recovery slack is -1.632
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.632              -6.362 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case removal slack is 0.276
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.276               0.000 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -21.102 GPIO1_D[8] 
    Info (332119):    -1.000             -55.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -1.000              -8.000 div800k:DIV800|Qaux[5] 
    Info (332119):    -1.000              -4.000 CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[0] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[1] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[2] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[3] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[4] 
    Info (332119):     0.472               0.000 SCCBdrive:SCCBdriver|C_E 
    Info (332119):     4.704               0.000 CLOCK_50 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332191): Clock target SCCBdrive:SCCBdriver|C_E of clock SCCBdrive:SCCBdriver|C_E is fed by another target of the same clock.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: SCCBdriver|C_Eedge  from: datac  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.192
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.192              -8.697 CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] 
    Info (332119):    -1.629              -4.674 div800k:DIV800|Qaux[5] 
    Info (332119):    -1.473             -10.367 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -1.205              -5.622 GPIO1_D[8] 
    Info (332119):     0.065               0.000 div800k:DIV800|Qaux[4] 
    Info (332119):     0.135               0.000 div800k:DIV800|Qaux[1] 
    Info (332119):     0.172               0.000 div800k:DIV800|Qaux[2] 
    Info (332119):     0.237               0.000 div800k:DIV800|Qaux[0] 
    Info (332119):     0.240               0.000 div800k:DIV800|Qaux[3] 
    Info (332119):     0.302               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is -0.250
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.250              -0.299 div800k:DIV800|Qaux[5] 
    Info (332119):    -0.176              -0.176 CLOCK_50 
    Info (332119):    -0.035              -0.035 div800k:DIV800|Qaux[1] 
    Info (332119):    -0.005              -0.005 div800k:DIV800|Qaux[2] 
    Info (332119):     0.004               0.000 div800k:DIV800|Qaux[4] 
    Info (332119):     0.007               0.000 div800k:DIV800|Qaux[3] 
    Info (332119):     0.011               0.000 div800k:DIV800|Qaux[0] 
    Info (332119):     0.313               0.000 GPIO1_D[8] 
    Info (332119):     0.338               0.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):     2.670               0.000 CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] 
Info (332146): Worst-case recovery slack is -1.405
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.405              -4.646 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case removal slack is 0.321
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.321               0.000 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -21.000 GPIO1_D[8] 
    Info (332119):    -1.000             -55.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -1.000              -8.000 div800k:DIV800|Qaux[5] 
    Info (332119):    -1.000              -4.000 CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[0] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[1] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[2] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[3] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[4] 
    Info (332119):     0.482               0.000 SCCBdrive:SCCBdriver|C_E 
    Info (332119):     4.648               0.000 CLOCK_50 
Info: Analyzing Fast 1200mV 0C Model
Warning (332191): Clock target SCCBdrive:SCCBdriver|C_E of clock SCCBdrive:SCCBdriver|C_E is fed by another target of the same clock.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: SCCBdriver|C_Eedge  from: datac  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.541
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.541              -6.119 CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] 
    Info (332119):    -0.829              -2.098 div800k:DIV800|Qaux[5] 
    Info (332119):    -0.604              -0.604 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -0.288              -0.969 GPIO1_D[8] 
    Info (332119):     0.226               0.000 div800k:DIV800|Qaux[4] 
    Info (332119):     0.251               0.000 div800k:DIV800|Qaux[1] 
    Info (332119):     0.291               0.000 div800k:DIV800|Qaux[2] 
    Info (332119):     0.360               0.000 div800k:DIV800|Qaux[0] 
    Info (332119):     0.366               0.000 div800k:DIV800|Qaux[3] 
    Info (332119):     0.372               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is -0.195
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.195              -0.309 div800k:DIV800|Qaux[5] 
    Info (332119):    -0.114              -0.114 CLOCK_50 
    Info (332119):    -0.011              -0.011 div800k:DIV800|Qaux[3] 
    Info (332119):    -0.006              -0.006 div800k:DIV800|Qaux[0] 
    Info (332119):    -0.006              -0.006 div800k:DIV800|Qaux[2] 
    Info (332119):     0.004               0.000 div800k:DIV800|Qaux[1] 
    Info (332119):     0.005               0.000 div800k:DIV800|Qaux[4] 
    Info (332119):     0.188               0.000 GPIO1_D[8] 
    Info (332119):     0.188               0.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):     2.150               0.000 CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] 
Info (332146): Worst-case recovery slack is -0.695
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.695              -0.695 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case removal slack is 0.265
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.265               0.000 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -29.677 GPIO1_D[8] 
    Info (332119):    -1.000             -55.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -1.000              -8.000 div800k:DIV800|Qaux[5] 
    Info (332119):    -1.000              -4.000 CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[0] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[1] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[2] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[3] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[4] 
    Info (332119):     0.473               0.000 SCCBdrive:SCCBdriver|C_E 
    Info (332119):     4.516               0.000 CLOCK_50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 286 warnings
    Info: Peak virtual memory: 4681 megabytes
    Info: Processing ended: Tue May 21 09:34:53 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


