#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x12260dde0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12260cff0 .scope module, "addiu_tb" "addiu_tb" 3 1;
 .timescale 0 0;
v0x1226698c0_0 .net "active", 0 0, L_0x122672c40;  1 drivers
v0x122669970_0 .var "clk", 0 0;
v0x122669a80_0 .var "clk_enable", 0 0;
v0x122669b10_0 .net "data_address", 31 0, v0x1226676a0_0;  1 drivers
v0x122669ba0_0 .net "data_read", 0 0, L_0x1226723a0;  1 drivers
v0x122669c30_0 .var "data_readdata", 31 0;
v0x122669cc0_0 .net "data_write", 0 0, L_0x122671d50;  1 drivers
v0x122669d50_0 .net "data_writedata", 31 0, v0x122660340_0;  1 drivers
v0x122669e20_0 .net "instr_address", 31 0, L_0x122672d70;  1 drivers
v0x122669f30_0 .var "instr_readdata", 31 0;
v0x122669fc0_0 .net "register_v0", 31 0, L_0x1226707c0;  1 drivers
v0x12266a090_0 .var "reset", 0 0;
S_0x12260fcf0 .scope begin, "$unm_blk_3" "$unm_blk_3" 3 36, 3 36 0, S_0x12260cff0;
 .timescale 0 0;
v0x12263ff80_0 .var "imm", 15 0;
v0x12265d3b0_0 .var "imm_instr", 31 0;
v0x12265d450_0 .var "opcode", 5 0;
v0x12265d500_0 .var "rs", 4 0;
v0x12265d5b0_0 .var "rt", 4 0;
E_0x122640470 .event posedge, v0x1226606b0_0;
S_0x12265d6a0 .scope module, "dut" "mips_cpu_harvard" 3 109, 4 1 0, S_0x12260cff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x12266b730 .functor OR 1, L_0x12266b3e0, L_0x12266b5f0, C4<0>, C4<0>;
L_0x12266b820 .functor BUFZ 1, L_0x12266aed0, C4<0>, C4<0>, C4<0>;
L_0x12266bbb0 .functor BUFZ 1, L_0x12266aff0, C4<0>, C4<0>, C4<0>;
L_0x12266bd00 .functor AND 1, L_0x12266aed0, L_0x12266be50, C4<1>, C4<1>;
L_0x12266bff0 .functor OR 1, L_0x12266bd00, L_0x12266bd70, C4<0>, C4<0>;
L_0x12266c130 .functor OR 1, L_0x12266bff0, L_0x12266bad0, C4<0>, C4<0>;
L_0x12266c220 .functor OR 1, L_0x12266c130, L_0x12266d4c0, C4<0>, C4<0>;
L_0x12266c310 .functor OR 1, L_0x12266c220, L_0x12266cfa0, C4<0>, C4<0>;
L_0x12266ce60 .functor AND 1, L_0x12266c970, L_0x12266ca90, C4<1>, C4<1>;
L_0x12266cfa0 .functor OR 1, L_0x12266c710, L_0x12266ce60, C4<0>, C4<0>;
L_0x12266d4c0 .functor AND 1, L_0x12266cc40, L_0x12266d130, C4<1>, C4<1>;
L_0x12266da40 .functor OR 1, L_0x12266d360, L_0x12266d6f0, C4<0>, C4<0>;
L_0x12266ac80 .functor OR 1, L_0x12266ddd0, L_0x12266e080, C4<0>, C4<0>;
L_0x12266e460 .functor AND 1, L_0x12266b9d0, L_0x12266ac80, C4<1>, C4<1>;
L_0x12266e5f0 .functor OR 1, L_0x12266e240, L_0x12266e730, C4<0>, C4<0>;
L_0x12266e3f0 .functor OR 1, L_0x12266e5f0, L_0x12266e9e0, C4<0>, C4<0>;
L_0x12266eb40 .functor AND 1, L_0x12266aed0, L_0x12266e3f0, C4<1>, C4<1>;
L_0x12266e810 .functor AND 1, L_0x12266aed0, L_0x12266ed00, C4<1>, C4<1>;
L_0x12266cd80 .functor AND 1, L_0x12266aed0, L_0x12266e880, C4<1>, C4<1>;
L_0x12266f750 .functor AND 1, v0x122667580_0, v0x1226695c0_0, C4<1>, C4<1>;
L_0x12266f7c0 .functor AND 1, L_0x12266f750, L_0x12266c310, C4<1>, C4<1>;
L_0x12266fac0 .functor OR 1, L_0x12266cfa0, L_0x12266d4c0, C4<0>, C4<0>;
L_0x122670830 .functor BUFZ 32, L_0x122670460, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1226709e0 .functor BUFZ 32, L_0x122670710, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x122671680 .functor AND 1, v0x122669a80_0, L_0x12266eb40, C4<1>, C4<1>;
L_0x1226717c0 .functor AND 1, L_0x122671680, v0x122667580_0, C4<1>, C4<1>;
L_0x122670180 .functor AND 1, L_0x1226717c0, L_0x122671910, C4<1>, C4<1>;
L_0x122671ce0 .functor AND 1, v0x122667580_0, v0x1226695c0_0, C4<1>, C4<1>;
L_0x122671d50 .functor AND 1, L_0x122671ce0, L_0x12266c4a0, C4<1>, C4<1>;
L_0x122671a30 .functor OR 1, L_0x122671c00, L_0x122671ef0, C4<0>, C4<0>;
L_0x122672230 .functor AND 1, L_0x122671a30, L_0x122671b20, C4<1>, C4<1>;
L_0x1226723a0 .functor OR 1, L_0x12266bad0, L_0x122672230, C4<0>, C4<0>;
L_0x122672c40 .functor BUFZ 1, v0x122667580_0, C4<0>, C4<0>, C4<0>;
L_0x122672d70 .functor BUFZ 32, v0x122667610_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1226626f0_0 .net *"_ivl_102", 31 0, L_0x12266d090;  1 drivers
L_0x1280504d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x122662780_0 .net *"_ivl_105", 25 0, L_0x1280504d8;  1 drivers
L_0x128050520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x122662810_0 .net/2u *"_ivl_106", 31 0, L_0x128050520;  1 drivers
v0x1226628a0_0 .net *"_ivl_108", 0 0, L_0x12266cc40;  1 drivers
v0x122662930_0 .net *"_ivl_111", 5 0, L_0x12266d2c0;  1 drivers
L_0x128050568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x1226629d0_0 .net/2u *"_ivl_112", 5 0, L_0x128050568;  1 drivers
v0x122662a80_0 .net *"_ivl_114", 0 0, L_0x12266d130;  1 drivers
v0x122662b20_0 .net *"_ivl_118", 31 0, L_0x12266d650;  1 drivers
L_0x1280500a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x122662bd0_0 .net/2u *"_ivl_12", 5 0, L_0x1280500a0;  1 drivers
L_0x1280505b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x122662ce0_0 .net *"_ivl_121", 25 0, L_0x1280505b0;  1 drivers
L_0x1280505f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x122662d90_0 .net/2u *"_ivl_122", 31 0, L_0x1280505f8;  1 drivers
v0x122662e40_0 .net *"_ivl_124", 0 0, L_0x12266d360;  1 drivers
v0x122662ee0_0 .net *"_ivl_126", 31 0, L_0x12266d820;  1 drivers
L_0x128050640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x122662f90_0 .net *"_ivl_129", 25 0, L_0x128050640;  1 drivers
L_0x128050688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x122663040_0 .net/2u *"_ivl_130", 31 0, L_0x128050688;  1 drivers
v0x1226630f0_0 .net *"_ivl_132", 0 0, L_0x12266d6f0;  1 drivers
v0x122663190_0 .net *"_ivl_136", 31 0, L_0x12266db30;  1 drivers
L_0x1280506d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x122663320_0 .net *"_ivl_139", 25 0, L_0x1280506d0;  1 drivers
L_0x128050718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1226633b0_0 .net/2u *"_ivl_140", 31 0, L_0x128050718;  1 drivers
v0x122663460_0 .net *"_ivl_142", 0 0, L_0x12266b9d0;  1 drivers
v0x122663500_0 .net *"_ivl_145", 5 0, L_0x12266dee0;  1 drivers
L_0x128050760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x1226635b0_0 .net/2u *"_ivl_146", 5 0, L_0x128050760;  1 drivers
v0x122663660_0 .net *"_ivl_148", 0 0, L_0x12266ddd0;  1 drivers
v0x122663700_0 .net *"_ivl_151", 5 0, L_0x12266e1a0;  1 drivers
L_0x1280507a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x1226637b0_0 .net/2u *"_ivl_152", 5 0, L_0x1280507a8;  1 drivers
v0x122663860_0 .net *"_ivl_154", 0 0, L_0x12266e080;  1 drivers
v0x122663900_0 .net *"_ivl_157", 0 0, L_0x12266ac80;  1 drivers
L_0x1280500e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x1226639a0_0 .net/2u *"_ivl_16", 5 0, L_0x1280500e8;  1 drivers
v0x122663a50_0 .net *"_ivl_161", 1 0, L_0x12266e510;  1 drivers
L_0x1280507f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x122663b00_0 .net/2u *"_ivl_162", 1 0, L_0x1280507f0;  1 drivers
v0x122663bb0_0 .net *"_ivl_164", 0 0, L_0x12266e240;  1 drivers
L_0x128050838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x122663c50_0 .net/2u *"_ivl_166", 5 0, L_0x128050838;  1 drivers
v0x122663d00_0 .net *"_ivl_168", 0 0, L_0x12266e730;  1 drivers
v0x122663230_0 .net *"_ivl_171", 0 0, L_0x12266e5f0;  1 drivers
L_0x128050880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x122663f90_0 .net/2u *"_ivl_172", 5 0, L_0x128050880;  1 drivers
v0x122664020_0 .net *"_ivl_174", 0 0, L_0x12266e9e0;  1 drivers
v0x1226640b0_0 .net *"_ivl_177", 0 0, L_0x12266e3f0;  1 drivers
L_0x1280508c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x122664140_0 .net/2u *"_ivl_180", 5 0, L_0x1280508c8;  1 drivers
v0x1226641e0_0 .net *"_ivl_182", 0 0, L_0x12266ed00;  1 drivers
L_0x128050910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x122664280_0 .net/2u *"_ivl_186", 5 0, L_0x128050910;  1 drivers
v0x122664330_0 .net *"_ivl_188", 0 0, L_0x12266e880;  1 drivers
L_0x128050958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x1226643d0_0 .net/2u *"_ivl_196", 4 0, L_0x128050958;  1 drivers
v0x122664480_0 .net *"_ivl_199", 4 0, L_0x12266ee40;  1 drivers
v0x122664530_0 .net *"_ivl_20", 31 0, L_0x12266b240;  1 drivers
v0x1226645e0_0 .net *"_ivl_201", 4 0, L_0x12266f400;  1 drivers
v0x122664690_0 .net *"_ivl_202", 4 0, L_0x12266f4a0;  1 drivers
v0x122664740_0 .net *"_ivl_207", 0 0, L_0x12266f750;  1 drivers
v0x1226647e0_0 .net *"_ivl_211", 0 0, L_0x12266fac0;  1 drivers
L_0x1280509a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x122664880_0 .net/2u *"_ivl_212", 31 0, L_0x1280509a0;  1 drivers
v0x122664930_0 .net *"_ivl_214", 31 0, L_0x12266fbb0;  1 drivers
v0x1226649e0_0 .net *"_ivl_216", 31 0, L_0x12266f540;  1 drivers
v0x122664a90_0 .net *"_ivl_218", 31 0, L_0x12266fe50;  1 drivers
v0x122664b40_0 .net *"_ivl_220", 31 0, L_0x12266fd10;  1 drivers
v0x122664bf0_0 .net *"_ivl_229", 0 0, L_0x122671680;  1 drivers
L_0x128050130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x122664c90_0 .net *"_ivl_23", 25 0, L_0x128050130;  1 drivers
v0x122664d40_0 .net *"_ivl_231", 0 0, L_0x1226717c0;  1 drivers
v0x122664de0_0 .net *"_ivl_232", 31 0, L_0x122671830;  1 drivers
L_0x128050ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x122664e90_0 .net *"_ivl_235", 30 0, L_0x128050ac0;  1 drivers
L_0x128050b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x122664f40_0 .net/2u *"_ivl_236", 31 0, L_0x128050b08;  1 drivers
v0x122664ff0_0 .net *"_ivl_238", 0 0, L_0x122671910;  1 drivers
L_0x128050178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x122665090_0 .net/2u *"_ivl_24", 31 0, L_0x128050178;  1 drivers
v0x122665140_0 .net *"_ivl_243", 0 0, L_0x122671ce0;  1 drivers
L_0x128050b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x1226651e0_0 .net/2u *"_ivl_246", 5 0, L_0x128050b50;  1 drivers
L_0x128050b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x122665290_0 .net/2u *"_ivl_250", 5 0, L_0x128050b98;  1 drivers
v0x122665340_0 .net *"_ivl_257", 0 0, L_0x122671b20;  1 drivers
v0x122663da0_0 .net *"_ivl_259", 0 0, L_0x122672230;  1 drivers
v0x122663e40_0 .net *"_ivl_26", 0 0, L_0x12266b3e0;  1 drivers
L_0x128050be0 .functor BUFT 1, C4<100110>, C4<0>, C4<0>, C4<0>;
v0x122663ee0_0 .net/2u *"_ivl_262", 5 0, L_0x128050be0;  1 drivers
L_0x128050c28 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0x1226653d0_0 .net/2u *"_ivl_266", 5 0, L_0x128050c28;  1 drivers
v0x122665480_0 .net *"_ivl_271", 15 0, L_0x1226728e0;  1 drivers
v0x122665530_0 .net *"_ivl_272", 17 0, L_0x122672490;  1 drivers
L_0x128050cb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1226655e0_0 .net *"_ivl_275", 1 0, L_0x128050cb8;  1 drivers
v0x122665690_0 .net *"_ivl_278", 15 0, L_0x122672ba0;  1 drivers
v0x122665740_0 .net *"_ivl_28", 31 0, L_0x12266b500;  1 drivers
L_0x128050d00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1226657f0_0 .net *"_ivl_280", 1 0, L_0x128050d00;  1 drivers
v0x1226658a0_0 .net *"_ivl_283", 0 0, L_0x122672ac0;  1 drivers
L_0x128050d48 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x122665950_0 .net/2u *"_ivl_284", 13 0, L_0x128050d48;  1 drivers
L_0x128050d90 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x122665a00_0 .net/2u *"_ivl_286", 13 0, L_0x128050d90;  1 drivers
v0x122665ab0_0 .net *"_ivl_288", 13 0, L_0x122672e60;  1 drivers
L_0x1280501c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x122665b60_0 .net *"_ivl_31", 25 0, L_0x1280501c0;  1 drivers
L_0x128050208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x122665c10_0 .net/2u *"_ivl_32", 31 0, L_0x128050208;  1 drivers
v0x122665cc0_0 .net *"_ivl_34", 0 0, L_0x12266b5f0;  1 drivers
v0x122665d60_0 .net *"_ivl_4", 31 0, L_0x12266ada0;  1 drivers
v0x122665e10_0 .net *"_ivl_41", 2 0, L_0x12266b8d0;  1 drivers
L_0x128050250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x122665ec0_0 .net/2u *"_ivl_42", 2 0, L_0x128050250;  1 drivers
v0x122665f70_0 .net *"_ivl_49", 2 0, L_0x12266bc60;  1 drivers
L_0x128050298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x122666020_0 .net/2u *"_ivl_50", 2 0, L_0x128050298;  1 drivers
v0x1226660d0_0 .net *"_ivl_55", 0 0, L_0x12266be50;  1 drivers
v0x122666170_0 .net *"_ivl_57", 0 0, L_0x12266bd00;  1 drivers
v0x122666210_0 .net *"_ivl_59", 0 0, L_0x12266bff0;  1 drivers
v0x1226662b0_0 .net *"_ivl_61", 0 0, L_0x12266c130;  1 drivers
v0x122666350_0 .net *"_ivl_63", 0 0, L_0x12266c220;  1 drivers
v0x1226663f0_0 .net *"_ivl_67", 2 0, L_0x12266c3e0;  1 drivers
L_0x1280502e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x1226664a0_0 .net/2u *"_ivl_68", 2 0, L_0x1280502e0;  1 drivers
L_0x128050010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x122666550_0 .net *"_ivl_7", 25 0, L_0x128050010;  1 drivers
v0x122666600_0 .net *"_ivl_72", 31 0, L_0x12266c670;  1 drivers
L_0x128050328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1226666b0_0 .net *"_ivl_75", 25 0, L_0x128050328;  1 drivers
L_0x128050370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x122666760_0 .net/2u *"_ivl_76", 31 0, L_0x128050370;  1 drivers
v0x122666810_0 .net *"_ivl_78", 0 0, L_0x12266c710;  1 drivers
L_0x128050058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1226668b0_0 .net/2u *"_ivl_8", 31 0, L_0x128050058;  1 drivers
v0x122666960_0 .net *"_ivl_80", 31 0, L_0x12266c8d0;  1 drivers
L_0x1280503b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x122666a10_0 .net *"_ivl_83", 25 0, L_0x1280503b8;  1 drivers
L_0x128050400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x122666ac0_0 .net/2u *"_ivl_84", 31 0, L_0x128050400;  1 drivers
v0x122666b70_0 .net *"_ivl_86", 0 0, L_0x12266c970;  1 drivers
v0x122666c10_0 .net *"_ivl_89", 0 0, L_0x12266c830;  1 drivers
v0x122666cc0_0 .net *"_ivl_90", 31 0, L_0x12266cb40;  1 drivers
L_0x128050448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x122666d70_0 .net *"_ivl_93", 30 0, L_0x128050448;  1 drivers
L_0x128050490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x122666e20_0 .net/2u *"_ivl_94", 31 0, L_0x128050490;  1 drivers
v0x122666ed0_0 .net *"_ivl_96", 0 0, L_0x12266ca90;  1 drivers
v0x122666f70_0 .net *"_ivl_99", 0 0, L_0x12266ce60;  1 drivers
v0x122667010_0 .net "active", 0 0, L_0x122672c40;  alias, 1 drivers
v0x1226670b0_0 .net "alu_op1", 31 0, L_0x122670830;  1 drivers
v0x122667150_0 .net "alu_op2", 31 0, L_0x1226709e0;  1 drivers
v0x1226671f0_0 .net "alui_instr", 0 0, L_0x12266bd70;  1 drivers
v0x122667290_0 .net "b_flag", 0 0, v0x12265e320_0;  1 drivers
v0x122667340_0 .net "b_imm", 17 0, L_0x1226729a0;  1 drivers
v0x1226673d0_0 .net "b_offset", 31 0, L_0x122672fe0;  1 drivers
v0x122667460_0 .net "clk", 0 0, v0x122669970_0;  1 drivers
v0x1226674f0_0 .net "clk_enable", 0 0, v0x122669a80_0;  1 drivers
v0x122667580_0 .var "cpu_active", 0 0;
v0x122667610_0 .var "curr_addr", 31 0;
v0x1226676a0_0 .var "data_address", 31 0;
v0x122667740_0 .net "data_read", 0 0, L_0x1226723a0;  alias, 1 drivers
v0x1226677e0_0 .net "data_readdata", 31 0, v0x122669c30_0;  1 drivers
v0x1226678c0_0 .net "data_write", 0 0, L_0x122671d50;  alias, 1 drivers
v0x122667960_0 .net "data_writedata", 31 0, v0x122660340_0;  alias, 1 drivers
v0x122667a00_0 .var "delay_slot", 31 0;
v0x122667aa0_0 .net "effective_addr", 31 0, v0x12265e6e0_0;  1 drivers
v0x122667b40_0 .net "funct_code", 5 0, L_0x12266ad00;  1 drivers
v0x122667bf0_0 .net "hi_out", 31 0, v0x122660740_0;  1 drivers
v0x122667cb0_0 .net "hl_reg_enable", 0 0, L_0x122670180;  1 drivers
v0x122667d80_0 .net "instr_address", 31 0, L_0x122672d70;  alias, 1 drivers
v0x122667e20_0 .net "instr_opcode", 5 0, L_0x12266aba0;  1 drivers
v0x122667ec0_0 .net "instr_readdata", 31 0, v0x122669f30_0;  1 drivers
v0x122667f90_0 .net "j_imm", 0 0, L_0x12266da40;  1 drivers
v0x122668030_0 .net "j_reg", 0 0, L_0x12266e460;  1 drivers
v0x1226680d0_0 .net "link_const", 0 0, L_0x12266cfa0;  1 drivers
v0x122668170_0 .net "link_reg", 0 0, L_0x12266d4c0;  1 drivers
v0x122668210_0 .net "lo_out", 31 0, v0x122660e50_0;  1 drivers
v0x1226682b0_0 .net "load_data", 31 0, v0x12265f790_0;  1 drivers
v0x122668360_0 .net "load_instr", 0 0, L_0x12266bad0;  1 drivers
v0x1226683f0_0 .net "lw", 0 0, L_0x12266aff0;  1 drivers
v0x122668490_0 .net "lwl", 0 0, L_0x122671e40;  1 drivers
v0x122668530_0 .net "lwr", 0 0, L_0x122671fd0;  1 drivers
v0x1226685d0_0 .net "mem_to_reg", 0 0, L_0x12266bbb0;  1 drivers
v0x122668670_0 .net "mfhi", 0 0, L_0x12266e810;  1 drivers
v0x122668710_0 .net "mflo", 0 0, L_0x12266cd80;  1 drivers
v0x1226687b0_0 .net "movefrom", 0 0, L_0x12266b730;  1 drivers
v0x122668850_0 .net "muldiv", 0 0, L_0x12266eb40;  1 drivers
v0x1226688f0_0 .var "next_delay_slot", 31 0;
v0x1226689a0_0 .net "partial_store", 0 0, L_0x122671a30;  1 drivers
v0x122668a40_0 .net "r_format", 0 0, L_0x12266aed0;  1 drivers
v0x122668ae0_0 .net "reg_a_read_data", 31 0, L_0x122670460;  1 drivers
v0x122668ba0_0 .net "reg_a_read_index", 4 0, L_0x12266f1a0;  1 drivers
v0x122668c50_0 .net "reg_b_read_data", 31 0, L_0x122670710;  1 drivers
v0x122668d20_0 .net "reg_b_read_index", 4 0, L_0x12266eda0;  1 drivers
v0x122668dc0_0 .net "reg_dst", 0 0, L_0x12266b820;  1 drivers
v0x122668e50_0 .net "reg_write", 0 0, L_0x12266c310;  1 drivers
v0x122668ef0_0 .net "reg_write_data", 31 0, L_0x1226700e0;  1 drivers
v0x122668fb0_0 .net "reg_write_enable", 0 0, L_0x12266f7c0;  1 drivers
v0x122669060_0 .net "reg_write_index", 4 0, L_0x12266f300;  1 drivers
v0x122669110_0 .net "register_v0", 31 0, L_0x1226707c0;  alias, 1 drivers
v0x1226691c0_0 .net "reset", 0 0, v0x12266a090_0;  1 drivers
v0x122669250_0 .net "result", 31 0, v0x12265eb30_0;  1 drivers
v0x122669300_0 .net "result_hi", 31 0, v0x12265e4d0_0;  1 drivers
v0x1226693d0_0 .net "result_lo", 31 0, v0x12265e630_0;  1 drivers
v0x1226694a0_0 .net "sb", 0 0, L_0x122671c00;  1 drivers
v0x122669530_0 .net "sh", 0 0, L_0x122671ef0;  1 drivers
v0x1226695c0_0 .var "state", 0 0;
v0x122669660_0 .net "store_instr", 0 0, L_0x12266c4a0;  1 drivers
v0x122669700_0 .net "sw", 0 0, L_0x12266b160;  1 drivers
E_0x12265d9f0/0 .event edge, v0x12265e320_0, v0x122667a00_0, v0x1226673d0_0, v0x122667f90_0;
E_0x12265d9f0/1 .event edge, v0x12265e580_0, v0x122668030_0, v0x122661b10_0, v0x122667610_0;
E_0x12265d9f0 .event/or E_0x12265d9f0/0, E_0x12265d9f0/1;
E_0x12265da60 .event edge, v0x122668490_0, v0x122668530_0, v0x122660040_0, v0x12265e6e0_0;
L_0x12266aba0 .part v0x122669f30_0, 26, 6;
L_0x12266ad00 .part v0x122669f30_0, 0, 6;
L_0x12266ada0 .concat [ 6 26 0 0], L_0x12266aba0, L_0x128050010;
L_0x12266aed0 .cmp/eq 32, L_0x12266ada0, L_0x128050058;
L_0x12266aff0 .cmp/eq 6, L_0x12266aba0, L_0x1280500a0;
L_0x12266b160 .cmp/eq 6, L_0x12266aba0, L_0x1280500e8;
L_0x12266b240 .concat [ 6 26 0 0], L_0x12266aba0, L_0x128050130;
L_0x12266b3e0 .cmp/eq 32, L_0x12266b240, L_0x128050178;
L_0x12266b500 .concat [ 6 26 0 0], L_0x12266aba0, L_0x1280501c0;
L_0x12266b5f0 .cmp/eq 32, L_0x12266b500, L_0x128050208;
L_0x12266b8d0 .part L_0x12266aba0, 3, 3;
L_0x12266bad0 .cmp/eq 3, L_0x12266b8d0, L_0x128050250;
L_0x12266bc60 .part L_0x12266aba0, 3, 3;
L_0x12266bd70 .cmp/eq 3, L_0x12266bc60, L_0x128050298;
L_0x12266be50 .reduce/nor L_0x12266eb40;
L_0x12266c3e0 .part L_0x12266aba0, 3, 3;
L_0x12266c4a0 .cmp/eq 3, L_0x12266c3e0, L_0x1280502e0;
L_0x12266c670 .concat [ 6 26 0 0], L_0x12266aba0, L_0x128050328;
L_0x12266c710 .cmp/eq 32, L_0x12266c670, L_0x128050370;
L_0x12266c8d0 .concat [ 6 26 0 0], L_0x12266aba0, L_0x1280503b8;
L_0x12266c970 .cmp/eq 32, L_0x12266c8d0, L_0x128050400;
L_0x12266c830 .part v0x122669f30_0, 20, 1;
L_0x12266cb40 .concat [ 1 31 0 0], L_0x12266c830, L_0x128050448;
L_0x12266ca90 .cmp/eq 32, L_0x12266cb40, L_0x128050490;
L_0x12266d090 .concat [ 6 26 0 0], L_0x12266aba0, L_0x1280504d8;
L_0x12266cc40 .cmp/eq 32, L_0x12266d090, L_0x128050520;
L_0x12266d2c0 .part v0x122669f30_0, 0, 6;
L_0x12266d130 .cmp/eq 6, L_0x12266d2c0, L_0x128050568;
L_0x12266d650 .concat [ 6 26 0 0], L_0x12266aba0, L_0x1280505b0;
L_0x12266d360 .cmp/eq 32, L_0x12266d650, L_0x1280505f8;
L_0x12266d820 .concat [ 6 26 0 0], L_0x12266aba0, L_0x128050640;
L_0x12266d6f0 .cmp/eq 32, L_0x12266d820, L_0x128050688;
L_0x12266db30 .concat [ 6 26 0 0], L_0x12266aba0, L_0x1280506d0;
L_0x12266b9d0 .cmp/eq 32, L_0x12266db30, L_0x128050718;
L_0x12266dee0 .part v0x122669f30_0, 0, 6;
L_0x12266ddd0 .cmp/eq 6, L_0x12266dee0, L_0x128050760;
L_0x12266e1a0 .part v0x122669f30_0, 0, 6;
L_0x12266e080 .cmp/eq 6, L_0x12266e1a0, L_0x1280507a8;
L_0x12266e510 .part L_0x12266ad00, 3, 2;
L_0x12266e240 .cmp/eq 2, L_0x12266e510, L_0x1280507f0;
L_0x12266e730 .cmp/eq 6, L_0x12266ad00, L_0x128050838;
L_0x12266e9e0 .cmp/eq 6, L_0x12266ad00, L_0x128050880;
L_0x12266ed00 .cmp/eq 6, L_0x12266ad00, L_0x1280508c8;
L_0x12266e880 .cmp/eq 6, L_0x12266ad00, L_0x128050910;
L_0x12266f1a0 .part v0x122669f30_0, 21, 5;
L_0x12266eda0 .part v0x122669f30_0, 16, 5;
L_0x12266ee40 .part v0x122669f30_0, 11, 5;
L_0x12266f400 .part v0x122669f30_0, 16, 5;
L_0x12266f4a0 .functor MUXZ 5, L_0x12266f400, L_0x12266ee40, L_0x12266b820, C4<>;
L_0x12266f300 .functor MUXZ 5, L_0x12266f4a0, L_0x128050958, L_0x12266cfa0, C4<>;
L_0x12266fbb0 .arith/sum 32, v0x122667a00_0, L_0x1280509a0;
L_0x12266f540 .functor MUXZ 32, v0x12265eb30_0, v0x12265f790_0, L_0x12266bbb0, C4<>;
L_0x12266fe50 .functor MUXZ 32, L_0x12266f540, v0x122660e50_0, L_0x12266cd80, C4<>;
L_0x12266fd10 .functor MUXZ 32, L_0x12266fe50, v0x122660740_0, L_0x12266e810, C4<>;
L_0x1226700e0 .functor MUXZ 32, L_0x12266fd10, L_0x12266fbb0, L_0x12266fac0, C4<>;
L_0x122671830 .concat [ 1 31 0 0], v0x1226695c0_0, L_0x128050ac0;
L_0x122671910 .cmp/eq 32, L_0x122671830, L_0x128050b08;
L_0x122671c00 .cmp/eq 6, L_0x12266aba0, L_0x128050b50;
L_0x122671ef0 .cmp/eq 6, L_0x12266aba0, L_0x128050b98;
L_0x122671b20 .reduce/nor v0x1226695c0_0;
L_0x122671e40 .cmp/eq 6, L_0x12266aba0, L_0x128050be0;
L_0x122671fd0 .cmp/eq 6, L_0x12266aba0, L_0x128050c28;
L_0x1226728e0 .part v0x122669f30_0, 0, 16;
L_0x122672490 .concat [ 16 2 0 0], L_0x1226728e0, L_0x128050cb8;
L_0x122672ba0 .part L_0x122672490, 0, 16;
L_0x1226729a0 .concat [ 2 16 0 0], L_0x128050d00, L_0x122672ba0;
L_0x122672ac0 .part L_0x1226729a0, 17, 1;
L_0x122672e60 .functor MUXZ 14, L_0x128050d90, L_0x128050d48, L_0x122672ac0, C4<>;
L_0x122672fe0 .concat [ 18 14 0 0], L_0x1226729a0, L_0x122672e60;
S_0x12265da90 .scope module, "cpu_alu" "alu" 4 149, 5 1 0, S_0x12265d6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x12265ddf0_0 .net *"_ivl_10", 15 0, L_0x1226712c0;  1 drivers
L_0x128050a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12265deb0_0 .net/2u *"_ivl_14", 15 0, L_0x128050a78;  1 drivers
v0x12265df60_0 .net *"_ivl_17", 15 0, L_0x122671400;  1 drivers
v0x12265e020_0 .net *"_ivl_5", 0 0, L_0x12266df80;  1 drivers
v0x12265e0d0_0 .net *"_ivl_6", 15 0, L_0x122670e10;  1 drivers
v0x12265e1c0_0 .net *"_ivl_9", 15 0, L_0x122670fc0;  1 drivers
v0x12265e270_0 .net "addr_rt", 4 0, L_0x1226715e0;  1 drivers
v0x12265e320_0 .var "b_flag", 0 0;
v0x12265e3c0_0 .net "funct", 5 0, L_0x122670b70;  1 drivers
v0x12265e4d0_0 .var "hi", 31 0;
v0x12265e580_0 .net "instructionword", 31 0, v0x122669f30_0;  alias, 1 drivers
v0x12265e630_0 .var "lo", 31 0;
v0x12265e6e0_0 .var "memaddroffset", 31 0;
v0x12265e790_0 .var "multresult", 63 0;
v0x12265e840_0 .net "op1", 31 0, L_0x122670830;  alias, 1 drivers
v0x12265e8f0_0 .net "op2", 31 0, L_0x1226709e0;  alias, 1 drivers
v0x12265e9a0_0 .net "opcode", 5 0, L_0x122670ad0;  1 drivers
v0x12265eb30_0 .var "result", 31 0;
v0x12265ebc0_0 .net "shamt", 4 0, L_0x122671540;  1 drivers
v0x12265ec70_0 .net/s "sign_op1", 31 0, L_0x122670830;  alias, 1 drivers
v0x12265ed30_0 .net/s "sign_op2", 31 0, L_0x1226709e0;  alias, 1 drivers
v0x12265edc0_0 .net "simmediatedata", 31 0, L_0x122671360;  1 drivers
v0x12265ee50_0 .net "simmediatedatas", 31 0, L_0x122671360;  alias, 1 drivers
v0x12265eee0_0 .net "uimmediatedata", 31 0, L_0x1226714a0;  1 drivers
v0x12265ef70_0 .net "unsign_op1", 31 0, L_0x122670830;  alias, 1 drivers
v0x12265f040_0 .net "unsign_op2", 31 0, L_0x1226709e0;  alias, 1 drivers
v0x12265f120_0 .var "unsigned_result", 31 0;
E_0x12265dd60/0 .event edge, v0x12265e9a0_0, v0x12265e3c0_0, v0x12265e8f0_0, v0x12265ebc0_0;
E_0x12265dd60/1 .event edge, v0x12265e840_0, v0x12265e790_0, v0x12265e270_0, v0x12265edc0_0;
E_0x12265dd60/2 .event edge, v0x12265eee0_0, v0x12265f120_0;
E_0x12265dd60 .event/or E_0x12265dd60/0, E_0x12265dd60/1, E_0x12265dd60/2;
L_0x122670ad0 .part v0x122669f30_0, 26, 6;
L_0x122670b70 .part v0x122669f30_0, 0, 6;
L_0x12266df80 .part v0x122669f30_0, 15, 1;
LS_0x122670e10_0_0 .concat [ 1 1 1 1], L_0x12266df80, L_0x12266df80, L_0x12266df80, L_0x12266df80;
LS_0x122670e10_0_4 .concat [ 1 1 1 1], L_0x12266df80, L_0x12266df80, L_0x12266df80, L_0x12266df80;
LS_0x122670e10_0_8 .concat [ 1 1 1 1], L_0x12266df80, L_0x12266df80, L_0x12266df80, L_0x12266df80;
LS_0x122670e10_0_12 .concat [ 1 1 1 1], L_0x12266df80, L_0x12266df80, L_0x12266df80, L_0x12266df80;
L_0x122670e10 .concat [ 4 4 4 4], LS_0x122670e10_0_0, LS_0x122670e10_0_4, LS_0x122670e10_0_8, LS_0x122670e10_0_12;
L_0x122670fc0 .part v0x122669f30_0, 0, 16;
L_0x1226712c0 .concat [ 16 0 0 0], L_0x122670fc0;
L_0x122671360 .concat [ 16 16 0 0], L_0x1226712c0, L_0x122670e10;
L_0x122671400 .part v0x122669f30_0, 0, 16;
L_0x1226714a0 .concat [ 16 16 0 0], L_0x122671400, L_0x128050a78;
L_0x122671540 .part v0x122669f30_0, 6, 5;
L_0x1226715e0 .part v0x122669f30_0, 16, 5;
S_0x12265f270 .scope module, "cpu_load_block" "load_block" 4 107, 6 1 0, S_0x12265d6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /OUTPUT 32 "out_transformed";
v0x12265f4c0_0 .net "address", 31 0, v0x12265e6e0_0;  alias, 1 drivers
v0x12265f580_0 .net "datafromMem", 31 0, v0x122669c30_0;  alias, 1 drivers
v0x12265f620_0 .net "instr_word", 31 0, v0x122669f30_0;  alias, 1 drivers
v0x12265f6f0_0 .net "opcode", 5 0, L_0x12266f100;  1 drivers
v0x12265f790_0 .var "out_transformed", 31 0;
v0x12265f880_0 .net "whichbyte", 1 0, L_0x12266f9a0;  1 drivers
E_0x12265f490 .event edge, v0x12265f6f0_0, v0x12265f580_0, v0x12265f880_0, v0x12265e580_0;
L_0x12266f100 .part v0x122669f30_0, 26, 6;
L_0x12266f9a0 .part v0x12265e6e0_0, 0, 2;
S_0x12265f970 .scope module, "dut" "store_block" 4 216, 7 1 0, S_0x12265d6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x12265fc40_0 .net *"_ivl_1", 1 0, L_0x1226720b0;  1 drivers
L_0x128050c70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12265fd00_0 .net *"_ivl_5", 0 0, L_0x128050c70;  1 drivers
v0x12265fdb0_0 .net "bytenum", 2 0, L_0x122672680;  1 drivers
v0x12265fe70_0 .net "dataword", 31 0, v0x122669c30_0;  alias, 1 drivers
v0x12265ff30_0 .net "eff_addr", 31 0, v0x12265e6e0_0;  alias, 1 drivers
v0x122660040_0 .net "opcode", 5 0, L_0x12266aba0;  alias, 1 drivers
v0x1226600d0_0 .net "regbyte", 7 0, L_0x122672760;  1 drivers
v0x122660180_0 .net "reghalfword", 15 0, L_0x122672820;  1 drivers
v0x122660230_0 .net "regword", 31 0, L_0x122670710;  alias, 1 drivers
v0x122660340_0 .var "storedata", 31 0;
E_0x12265fbe0/0 .event edge, v0x122660040_0, v0x122660230_0, v0x12265fdb0_0, v0x1226600d0_0;
E_0x12265fbe0/1 .event edge, v0x12265f580_0, v0x122660180_0;
E_0x12265fbe0 .event/or E_0x12265fbe0/0, E_0x12265fbe0/1;
L_0x1226720b0 .part v0x12265e6e0_0, 0, 2;
L_0x122672680 .concat [ 2 1 0 0], L_0x1226720b0, L_0x128050c70;
L_0x122672760 .part L_0x122670710, 0, 8;
L_0x122672820 .part L_0x122670710, 0, 16;
S_0x122660470 .scope module, "hi" "hl_reg" 4 176, 8 1 0, S_0x12265d6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x1226606b0_0 .net "clk", 0 0, v0x122669970_0;  alias, 1 drivers
v0x122660740_0 .var "data", 31 0;
v0x1226607d0_0 .net "data_in", 31 0, v0x12265e4d0_0;  alias, 1 drivers
v0x1226608a0_0 .net "data_out", 31 0, v0x122660740_0;  alias, 1 drivers
v0x122660940_0 .net "enable", 0 0, L_0x122670180;  alias, 1 drivers
v0x122660a20_0 .net "reset", 0 0, v0x12266a090_0;  alias, 1 drivers
S_0x122660b40 .scope module, "lo" "hl_reg" 4 168, 8 1 0, S_0x12265d6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x122660dc0_0 .net "clk", 0 0, v0x122669970_0;  alias, 1 drivers
v0x122660e50_0 .var "data", 31 0;
v0x122660ee0_0 .net "data_in", 31 0, v0x12265e630_0;  alias, 1 drivers
v0x122660fb0_0 .net "data_out", 31 0, v0x122660e50_0;  alias, 1 drivers
v0x122661050_0 .net "enable", 0 0, L_0x122670180;  alias, 1 drivers
v0x122661120_0 .net "reset", 0 0, v0x12266a090_0;  alias, 1 drivers
S_0x122661230 .scope module, "register" "regfile" 4 120, 9 1 0, S_0x12265d6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x122670460 .functor BUFZ 32, L_0x12266fff0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x122670710 .functor BUFZ 32, L_0x122670550, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x122661e90_2 .array/port v0x122661e90, 2;
L_0x1226707c0 .functor BUFZ 32, v0x122661e90_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x122661560_0 .net *"_ivl_0", 31 0, L_0x12266fff0;  1 drivers
v0x122661620_0 .net *"_ivl_10", 6 0, L_0x1226705f0;  1 drivers
L_0x128050a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1226616c0_0 .net *"_ivl_13", 1 0, L_0x128050a30;  1 drivers
v0x122661760_0 .net *"_ivl_2", 6 0, L_0x122670340;  1 drivers
L_0x1280509e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x122661810_0 .net *"_ivl_5", 1 0, L_0x1280509e8;  1 drivers
v0x122661900_0 .net *"_ivl_8", 31 0, L_0x122670550;  1 drivers
v0x1226619b0_0 .net "r_clk", 0 0, v0x122669970_0;  alias, 1 drivers
v0x122661a80_0 .net "r_clk_enable", 0 0, v0x122669a80_0;  alias, 1 drivers
v0x122661b10_0 .net "read_data1", 31 0, L_0x122670460;  alias, 1 drivers
v0x122661c20_0 .net "read_data2", 31 0, L_0x122670710;  alias, 1 drivers
v0x122661cd0_0 .net "read_reg1", 4 0, L_0x12266f1a0;  alias, 1 drivers
v0x122661d60_0 .net "read_reg2", 4 0, L_0x12266eda0;  alias, 1 drivers
v0x122661df0_0 .net "register_v0", 31 0, L_0x1226707c0;  alias, 1 drivers
v0x122661e90 .array "registers", 0 31, 31 0;
v0x122662230_0 .net "reset", 0 0, v0x12266a090_0;  alias, 1 drivers
v0x122662300_0 .net "write_control", 0 0, L_0x12266f7c0;  alias, 1 drivers
v0x1226623a0_0 .net "write_data", 31 0, L_0x1226700e0;  alias, 1 drivers
v0x122662530_0 .net "write_reg", 4 0, L_0x12266f300;  alias, 1 drivers
L_0x12266fff0 .array/port v0x122661e90, L_0x122670340;
L_0x122670340 .concat [ 5 2 0 0], L_0x12266f1a0, L_0x1280509e8;
L_0x122670550 .array/port v0x122661e90, L_0x1226705f0;
L_0x1226705f0 .concat [ 5 2 0 0], L_0x12266eda0, L_0x128050a30;
S_0x122642250 .scope module, "alu_tb" "alu_tb" 10 1;
 .timescale 0 0;
S_0x122640fe0 .scope module, "convert_endian" "convert_endian" 11 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x12801b5e0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12266a1a0_0 .net "in", 31 0, o0x12801b5e0;  0 drivers
v0x12266a230_0 .var "out", 31 0;
S_0x122632bb0 .scope module, "data_ram" "data_ram" 12 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x12801b6a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x12266a2c0_0 .net "clk", 0 0, o0x12801b6a0;  0 drivers
o0x12801b6d0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12266a350_0 .net "data_address", 31 0, o0x12801b6d0;  0 drivers
o0x12801b700 .functor BUFZ 1, C4<z>; HiZ drive
v0x12266a400_0 .net "data_read", 0 0, o0x12801b700;  0 drivers
v0x12266a4b0_0 .var "data_readdata", 31 0;
o0x12801b760 .functor BUFZ 1, C4<z>; HiZ drive
v0x12266a560_0 .net "data_write", 0 0, o0x12801b760;  0 drivers
o0x12801b790 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12266a640_0 .net "data_writedata", 31 0, o0x12801b790;  0 drivers
S_0x122640290 .scope module, "pc" "pc" 13 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x12801b8e0 .functor BUFZ 1, C4<z>; HiZ drive
v0x12266a780_0 .net "clk", 0 0, o0x12801b8e0;  0 drivers
v0x12266a830_0 .var "curr_addr", 31 0;
o0x12801b940 .functor BUFZ 1, C4<z>; HiZ drive
v0x12266a8e0_0 .net "enable", 0 0, o0x12801b940;  0 drivers
o0x12801b970 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12266a990_0 .net "next_addr", 31 0, o0x12801b970;  0 drivers
o0x12801b9a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x12266aa40_0 .net "reset", 0 0, o0x12801b9a0;  0 drivers
E_0x12262d060 .event posedge, v0x12266a780_0;
    .scope S_0x12265f270;
T_0 ;
    %wait E_0x12265f490;
    %load/vec4 v0x12265f6f0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.0 ;
    %load/vec4 v0x12265f580_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x12265f580_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12265f580_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12265f580_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12265f790_0, 0, 32;
    %jmp T_0.6;
T_0.1 ;
    %load/vec4 v0x12265f880_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %jmp T_0.11;
T_0.7 ;
    %load/vec4 v0x12265f580_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x12265f580_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12265f790_0, 0, 32;
    %jmp T_0.11;
T_0.8 ;
    %load/vec4 v0x12265f580_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x12265f580_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12265f790_0, 0, 32;
    %jmp T_0.11;
T_0.9 ;
    %load/vec4 v0x12265f580_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x12265f580_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12265f790_0, 0, 32;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x12265f580_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x12265f580_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12265f790_0, 0, 32;
    %jmp T_0.11;
T_0.11 ;
    %pop/vec4 1;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v0x12265f880_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %jmp T_0.16;
T_0.12 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x12265f580_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12265f790_0, 0, 32;
    %jmp T_0.16;
T_0.13 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x12265f580_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12265f790_0, 0, 32;
    %jmp T_0.16;
T_0.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x12265f580_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12265f790_0, 0, 32;
    %jmp T_0.16;
T_0.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x12265f580_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12265f790_0, 0, 32;
    %jmp T_0.16;
T_0.16 ;
    %pop/vec4 1;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v0x12265f880_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %jmp T_0.19;
T_0.17 ;
    %load/vec4 v0x12265f580_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x12265f580_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12265f790_0, 0, 32;
    %jmp T_0.19;
T_0.18 ;
    %load/vec4 v0x12265f580_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x12265f580_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12265f790_0, 0, 32;
    %jmp T_0.19;
T_0.19 ;
    %pop/vec4 1;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v0x12265f880_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %jmp T_0.22;
T_0.20 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x12265f580_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12265f790_0, 0, 32;
    %jmp T_0.22;
T_0.21 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x12265f580_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12265f790_0, 0, 32;
    %jmp T_0.22;
T_0.22 ;
    %pop/vec4 1;
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v0x12265f620_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x12265f790_0, 0, 32;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x122661230;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122661e90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122661e90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122661e90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122661e90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122661e90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122661e90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122661e90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122661e90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122661e90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122661e90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122661e90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122661e90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122661e90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122661e90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122661e90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122661e90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122661e90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122661e90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122661e90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122661e90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122661e90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122661e90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122661e90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122661e90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122661e90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122661e90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122661e90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122661e90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122661e90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122661e90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122661e90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122661e90, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x122661230;
T_2 ;
    %wait E_0x122640470;
    %load/vec4 v0x122662230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122661e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122661e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122661e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122661e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122661e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122661e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122661e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122661e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122661e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122661e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122661e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122661e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122661e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122661e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122661e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122661e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122661e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122661e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122661e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122661e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122661e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122661e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122661e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122661e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122661e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122661e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122661e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122661e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122661e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122661e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122661e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122661e90, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x122661a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x122662300_0;
    %load/vec4 v0x122662530_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x1226623a0_0;
    %load/vec4 v0x122662530_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122661e90, 0, 4;
T_2.4 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x12265da90;
T_3 ;
    %wait E_0x12265dd60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12265e320_0, 0, 1;
    %load/vec4 v0x12265e9a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %jmp T_3.22;
T_3.0 ;
    %load/vec4 v0x12265e3c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.43, 6;
    %jmp T_3.44;
T_3.23 ;
    %load/vec4 v0x12265ed30_0;
    %ix/getv 4, v0x12265ebc0_0;
    %shiftl 4;
    %store/vec4 v0x12265f120_0, 0, 32;
    %jmp T_3.44;
T_3.24 ;
    %load/vec4 v0x12265ed30_0;
    %ix/getv 4, v0x12265ebc0_0;
    %shiftr 4;
    %store/vec4 v0x12265f120_0, 0, 32;
    %jmp T_3.44;
T_3.25 ;
    %load/vec4 v0x12265ed30_0;
    %ix/getv 4, v0x12265ebc0_0;
    %shiftr/s 4;
    %store/vec4 v0x12265f120_0, 0, 32;
    %jmp T_3.44;
T_3.26 ;
    %load/vec4 v0x12265ed30_0;
    %load/vec4 v0x12265ef70_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x12265f120_0, 0, 32;
    %jmp T_3.44;
T_3.27 ;
    %load/vec4 v0x12265ed30_0;
    %load/vec4 v0x12265ef70_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x12265f120_0, 0, 32;
    %jmp T_3.44;
T_3.28 ;
    %load/vec4 v0x12265ed30_0;
    %load/vec4 v0x12265ef70_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x12265f120_0, 0, 32;
    %jmp T_3.44;
T_3.29 ;
    %load/vec4 v0x12265ec70_0;
    %pad/s 64;
    %load/vec4 v0x12265ed30_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x12265e790_0, 0, 64;
    %load/vec4 v0x12265e790_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x12265e4d0_0, 0, 32;
    %load/vec4 v0x12265e790_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x12265e630_0, 0, 32;
    %jmp T_3.44;
T_3.30 ;
    %load/vec4 v0x12265ef70_0;
    %pad/u 64;
    %load/vec4 v0x12265f040_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x12265e790_0, 0, 64;
    %load/vec4 v0x12265e790_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x12265e4d0_0, 0, 32;
    %load/vec4 v0x12265e790_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x12265e630_0, 0, 32;
    %jmp T_3.44;
T_3.31 ;
    %load/vec4 v0x12265ec70_0;
    %load/vec4 v0x12265ed30_0;
    %mod/s;
    %store/vec4 v0x12265e4d0_0, 0, 32;
    %load/vec4 v0x12265ec70_0;
    %load/vec4 v0x12265ed30_0;
    %div/s;
    %store/vec4 v0x12265e630_0, 0, 32;
    %jmp T_3.44;
T_3.32 ;
    %load/vec4 v0x12265ef70_0;
    %load/vec4 v0x12265f040_0;
    %mod;
    %store/vec4 v0x12265e4d0_0, 0, 32;
    %load/vec4 v0x12265ef70_0;
    %load/vec4 v0x12265f040_0;
    %div;
    %store/vec4 v0x12265e630_0, 0, 32;
    %jmp T_3.44;
T_3.33 ;
    %load/vec4 v0x12265e840_0;
    %store/vec4 v0x12265e4d0_0, 0, 32;
    %jmp T_3.44;
T_3.34 ;
    %load/vec4 v0x12265e840_0;
    %store/vec4 v0x12265e630_0, 0, 32;
    %jmp T_3.44;
T_3.35 ;
    %load/vec4 v0x12265ec70_0;
    %load/vec4 v0x12265ed30_0;
    %add;
    %store/vec4 v0x12265f120_0, 0, 32;
    %jmp T_3.44;
T_3.36 ;
    %load/vec4 v0x12265ef70_0;
    %load/vec4 v0x12265f040_0;
    %add;
    %store/vec4 v0x12265f120_0, 0, 32;
    %jmp T_3.44;
T_3.37 ;
    %load/vec4 v0x12265ef70_0;
    %load/vec4 v0x12265f040_0;
    %sub;
    %store/vec4 v0x12265f120_0, 0, 32;
    %jmp T_3.44;
T_3.38 ;
    %load/vec4 v0x12265ef70_0;
    %load/vec4 v0x12265f040_0;
    %and;
    %store/vec4 v0x12265f120_0, 0, 32;
    %jmp T_3.44;
T_3.39 ;
    %load/vec4 v0x12265ef70_0;
    %load/vec4 v0x12265f040_0;
    %or;
    %store/vec4 v0x12265f120_0, 0, 32;
    %jmp T_3.44;
T_3.40 ;
    %load/vec4 v0x12265ef70_0;
    %load/vec4 v0x12265f040_0;
    %xor;
    %store/vec4 v0x12265f120_0, 0, 32;
    %jmp T_3.44;
T_3.41 ;
    %load/vec4 v0x12265ef70_0;
    %load/vec4 v0x12265f040_0;
    %or;
    %inv;
    %store/vec4 v0x12265f120_0, 0, 32;
    %jmp T_3.44;
T_3.42 ;
    %load/vec4 v0x12265ec70_0;
    %load/vec4 v0x12265ed30_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_3.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.46, 8;
T_3.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.46, 8;
 ; End of false expr.
    %blend;
T_3.46;
    %store/vec4 v0x12265f120_0, 0, 32;
    %jmp T_3.44;
T_3.43 ;
    %load/vec4 v0x12265ef70_0;
    %load/vec4 v0x12265f040_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.48, 8;
T_3.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.48, 8;
 ; End of false expr.
    %blend;
T_3.48;
    %store/vec4 v0x12265f120_0, 0, 32;
    %jmp T_3.44;
T_3.44 ;
    %pop/vec4 1;
    %jmp T_3.22;
T_3.1 ;
    %load/vec4 v0x12265e270_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_3.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %jmp T_3.53;
T_3.49 ;
    %load/vec4 v0x12265ec70_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12265e320_0, 0, 1;
    %jmp T_3.55;
T_3.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12265e320_0, 0, 1;
T_3.55 ;
    %jmp T_3.53;
T_3.50 ;
    %load/vec4 v0x12265ec70_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12265e320_0, 0, 1;
    %jmp T_3.57;
T_3.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12265e320_0, 0, 1;
T_3.57 ;
    %jmp T_3.53;
T_3.51 ;
    %load/vec4 v0x12265ec70_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12265e320_0, 0, 1;
    %jmp T_3.59;
T_3.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12265e320_0, 0, 1;
T_3.59 ;
    %jmp T_3.53;
T_3.52 ;
    %load/vec4 v0x12265ec70_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12265e320_0, 0, 1;
    %jmp T_3.61;
T_3.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12265e320_0, 0, 1;
T_3.61 ;
    %jmp T_3.53;
T_3.53 ;
    %pop/vec4 1;
    %jmp T_3.22;
T_3.2 ;
    %load/vec4 v0x12265ec70_0;
    %load/vec4 v0x12265ed30_0;
    %cmp/e;
    %jmp/0xz  T_3.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12265e320_0, 0, 1;
    %jmp T_3.63;
T_3.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12265e320_0, 0, 1;
T_3.63 ;
    %jmp T_3.22;
T_3.3 ;
    %load/vec4 v0x12265ec70_0;
    %load/vec4 v0x12265e8f0_0;
    %cmp/ne;
    %jmp/0xz  T_3.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12265e320_0, 0, 1;
    %jmp T_3.65;
T_3.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12265e320_0, 0, 1;
T_3.65 ;
    %jmp T_3.22;
T_3.4 ;
    %load/vec4 v0x12265ec70_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_3.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12265e320_0, 0, 1;
    %jmp T_3.67;
T_3.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12265e320_0, 0, 1;
T_3.67 ;
    %jmp T_3.22;
T_3.5 ;
    %load/vec4 v0x12265ec70_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12265e320_0, 0, 1;
    %jmp T_3.69;
T_3.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12265e320_0, 0, 1;
T_3.69 ;
    %jmp T_3.22;
T_3.6 ;
    %load/vec4 v0x12265ec70_0;
    %load/vec4 v0x12265edc0_0;
    %add;
    %store/vec4 v0x12265f120_0, 0, 32;
    %jmp T_3.22;
T_3.7 ;
    %load/vec4 v0x12265ef70_0;
    %load/vec4 v0x12265edc0_0;
    %add;
    %store/vec4 v0x12265f120_0, 0, 32;
    %jmp T_3.22;
T_3.8 ;
    %load/vec4 v0x12265ec70_0;
    %load/vec4 v0x12265edc0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.71, 8;
T_3.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.71, 8;
 ; End of false expr.
    %blend;
T_3.71;
    %store/vec4 v0x12265f120_0, 0, 32;
    %jmp T_3.22;
T_3.9 ;
    %load/vec4 v0x12265ef70_0;
    %load/vec4 v0x12265ee50_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.73, 8;
T_3.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.73, 8;
 ; End of false expr.
    %blend;
T_3.73;
    %store/vec4 v0x12265f120_0, 0, 32;
    %jmp T_3.22;
T_3.10 ;
    %load/vec4 v0x12265ef70_0;
    %load/vec4 v0x12265eee0_0;
    %and;
    %store/vec4 v0x12265f120_0, 0, 32;
    %jmp T_3.22;
T_3.11 ;
    %load/vec4 v0x12265ef70_0;
    %load/vec4 v0x12265eee0_0;
    %or;
    %store/vec4 v0x12265f120_0, 0, 32;
    %jmp T_3.22;
T_3.12 ;
    %load/vec4 v0x12265ef70_0;
    %load/vec4 v0x12265eee0_0;
    %xor;
    %store/vec4 v0x12265f120_0, 0, 32;
    %jmp T_3.22;
T_3.13 ;
    %load/vec4 v0x12265eee0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12265f120_0, 0, 32;
    %jmp T_3.22;
T_3.14 ;
    %load/vec4 v0x12265ec70_0;
    %load/vec4 v0x12265edc0_0;
    %add;
    %store/vec4 v0x12265e6e0_0, 0, 32;
    %jmp T_3.22;
T_3.15 ;
    %load/vec4 v0x12265ec70_0;
    %load/vec4 v0x12265edc0_0;
    %add;
    %store/vec4 v0x12265e6e0_0, 0, 32;
    %jmp T_3.22;
T_3.16 ;
    %load/vec4 v0x12265ec70_0;
    %load/vec4 v0x12265edc0_0;
    %add;
    %store/vec4 v0x12265e6e0_0, 0, 32;
    %jmp T_3.22;
T_3.17 ;
    %load/vec4 v0x12265ec70_0;
    %load/vec4 v0x12265edc0_0;
    %add;
    %store/vec4 v0x12265e6e0_0, 0, 32;
    %jmp T_3.22;
T_3.18 ;
    %load/vec4 v0x12265ec70_0;
    %load/vec4 v0x12265edc0_0;
    %add;
    %store/vec4 v0x12265e6e0_0, 0, 32;
    %jmp T_3.22;
T_3.19 ;
    %load/vec4 v0x12265ec70_0;
    %load/vec4 v0x12265edc0_0;
    %add;
    %store/vec4 v0x12265e6e0_0, 0, 32;
    %jmp T_3.22;
T_3.20 ;
    %load/vec4 v0x12265ec70_0;
    %load/vec4 v0x12265edc0_0;
    %add;
    %store/vec4 v0x12265e6e0_0, 0, 32;
    %jmp T_3.22;
T_3.21 ;
    %load/vec4 v0x12265ec70_0;
    %load/vec4 v0x12265edc0_0;
    %add;
    %store/vec4 v0x12265e6e0_0, 0, 32;
    %jmp T_3.22;
T_3.22 ;
    %pop/vec4 1;
    %load/vec4 v0x12265f120_0;
    %store/vec4 v0x12265eb30_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x122660b40;
T_4 ;
    %wait E_0x122640470;
    %load/vec4 v0x122661120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x122660e50_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x122661050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x122660ee0_0;
    %assign/vec4 v0x122660e50_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x122660470;
T_5 ;
    %wait E_0x122640470;
    %load/vec4 v0x122660a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x122660740_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x122660940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x1226607d0_0;
    %assign/vec4 v0x122660740_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x12265f970;
T_6 ;
    %wait E_0x12265fbe0;
    %load/vec4 v0x122660040_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x122660230_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x122660340_0, 4, 8;
    %load/vec4 v0x122660230_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x122660340_0, 4, 8;
    %load/vec4 v0x122660230_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x122660340_0, 4, 8;
    %load/vec4 v0x122660230_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x122660340_0, 4, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x122660040_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x12265fdb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.4 ;
    %load/vec4 v0x1226600d0_0;
    %load/vec4 v0x12265fe70_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x122660340_0, 0, 32;
    %jmp T_6.8;
T_6.5 ;
    %load/vec4 v0x12265fe70_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x1226600d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12265fe70_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x122660340_0, 0, 32;
    %jmp T_6.8;
T_6.6 ;
    %load/vec4 v0x12265fe70_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x1226600d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12265fe70_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x122660340_0, 0, 32;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x12265fe70_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x1226600d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x122660340_0, 0, 32;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x122660040_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_6.9, 4;
    %load/vec4 v0x12265fdb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %jmp T_6.13;
T_6.11 ;
    %load/vec4 v0x122660180_0;
    %load/vec4 v0x12265fe70_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x122660340_0, 0, 32;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0x12265fe70_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x122660180_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x122660340_0, 0, 32;
    %jmp T_6.13;
T_6.13 ;
    %pop/vec4 1;
T_6.9 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x12265d6a0;
T_7 ;
    %wait E_0x12265da60;
    %load/vec4 v0x122668490_0;
    %flag_set/vec4 8;
    %load/vec4 v0x122668530_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_7.0, 9;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x122667e20_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x122667aa0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x1226676a0_0, 0, 32;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x12265d6a0;
T_8 ;
    %wait E_0x12265d9f0;
    %load/vec4 v0x122667290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x122667a00_0;
    %load/vec4 v0x1226673d0_0;
    %add;
    %store/vec4 v0x1226688f0_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x122667f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x122667a00_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x122667ec0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x1226688f0_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x122668030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x122668ae0_0;
    %store/vec4 v0x1226688f0_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x122667610_0;
    %addi 4, 0, 32;
    %store/vec4 v0x1226688f0_0, 0, 32;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x12265d6a0;
T_9 ;
    %wait E_0x122640470;
    %load/vec4 v0x1226674f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x1226691c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x122667610_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x122667a00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x122667580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1226695c0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x122667580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x1226695c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1226695c0_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x1226695c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1226695c0_0, 0;
    %load/vec4 v0x122667a00_0;
    %assign/vec4 v0x122667610_0, 0;
    %load/vec4 v0x1226688f0_0;
    %assign/vec4 v0x122667a00_0, 0;
T_9.8 ;
T_9.7 ;
    %load/vec4 v0x122667a00_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x122667580_0, 0;
T_9.10 ;
T_9.4 ;
T_9.3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x12260cff0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122669970_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1000, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x122669970_0;
    %inv;
    %store/vec4 v0x122669970_0, 0, 1;
    %delay 4, 0;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %end;
    .thread T_10;
    .scope S_0x12260cff0;
T_11 ;
    %fork t_1, S_0x12260fcf0;
    %jmp t_0;
    .scope S_0x12260fcf0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12266a090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x122669a80_0, 0, 1;
    %wait E_0x122640470;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12266a090_0, 0, 1;
    %wait E_0x122640470;
    %delay 2, 0;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x12265d450_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x12265d500_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x12265d5b0_0, 0, 5;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0x12263ff80_0, 0, 16;
    %load/vec4 v0x12265d450_0;
    %load/vec4 v0x12265d500_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12265d5b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12263ff80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12265d3b0_0, 0, 32;
    %load/vec4 v0x12265d3b0_0;
    %store/vec4 v0x122669f30_0, 0, 32;
    %wait E_0x122640470;
    %delay 2, 0;
    %load/vec4 v0x122669cc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 67 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_11.1 ;
    %load/vec4 v0x122669ba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 68 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_11.3 ;
    %load/vec4 v0x122669fc0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_11.4, 4;
    %jmp T_11.5;
T_11.4 ;
    %vpi_call/w 3 69 "$fatal", 32'sb00000000000000000000000000000001, "expected v0=2, got output=%d", v0x122669fc0_0 {0 0 0};
T_11.5 ;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x12265d450_0, 0, 6;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x12265d500_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x12265d5b0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x12263ff80_0, 0, 16;
    %load/vec4 v0x12265d450_0;
    %load/vec4 v0x12265d500_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12265d5b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12263ff80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12265d3b0_0, 0, 32;
    %load/vec4 v0x12265d3b0_0;
    %store/vec4 v0x122669f30_0, 0, 32;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0x122669c30_0, 0, 32;
    %delay 2, 0;
    %wait E_0x122640470;
    %delay 2, 0;
    %load/vec4 v0x122669cc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %jmp T_11.7;
T_11.6 ;
    %vpi_call/w 3 85 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_11.7 ;
    %load/vec4 v0x122669ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %jmp T_11.9;
T_11.8 ;
    %vpi_call/w 3 86 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_11.9 ;
    %load/vec4 v0x122669b10_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_11.10, 4;
    %jmp T_11.11;
T_11.10 ;
    %vpi_call/w 3 87 "$fatal", 32'sb00000000000000000000000000000001, "expected data_addr=%h, got %h", 32'sb00000000000000000000000000000010, v0x122669b10_0 {0 0 0};
T_11.11 ;
    %load/vec4 v0x122669fc0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_11.12, 4;
    %jmp T_11.13;
T_11.12 ;
    %vpi_call/w 3 88 "$fatal", 32'sb00000000000000000000000000000001, "wrong value loaded" {0 0 0};
T_11.13 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x12265d450_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x12265d500_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x12265d5b0_0, 0, 5;
    %pushi/vec4 65534, 0, 16;
    %store/vec4 v0x12263ff80_0, 0, 16;
    %vpi_call/w 3 97 "$display", "%b", v0x12263ff80_0 {0 0 0};
    %load/vec4 v0x12265d450_0;
    %load/vec4 v0x12265d500_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12265d5b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12263ff80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12265d3b0_0, 0, 32;
    %load/vec4 v0x12265d3b0_0;
    %store/vec4 v0x122669f30_0, 0, 32;
    %wait E_0x122640470;
    %delay 2, 0;
    %load/vec4 v0x122669cc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.14, 8;
    %jmp T_11.15;
T_11.14 ;
    %vpi_call/w 3 103 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_11.15 ;
    %load/vec4 v0x122669ba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.16, 8;
    %jmp T_11.17;
T_11.16 ;
    %vpi_call/w 3 104 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_11.17 ;
    %load/vec4 v0x122669fc0_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_11.18, 4;
    %jmp T_11.19;
T_11.18 ;
    %vpi_call/w 3 105 "$fatal", 32'sb00000000000000000000000000000001, "expected v0=7, got output=%d", v0x122669fc0_0 {0 0 0};
T_11.19 ;
    %end;
    .scope S_0x12260cff0;
t_0 %join;
    %end;
    .thread T_11;
    .scope S_0x122640290;
T_12 ;
    %wait E_0x12262d060;
    %load/vec4 v0x12266aa40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x12266a830_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x12266a8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x12266a990_0;
    %assign/vec4 v0x12266a830_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/addiu_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/pc.v";
