#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x56b785e6ec80 .scope module, "clk_gate" "clk_gate" 2 33;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "gated_clk";
    .port_info 1 /INPUT 1 "free_clk";
    .port_info 2 /INPUT 1 "func_en";
    .port_info 3 /INPUT 1 "pwr_en";
    .port_info 4 /INPUT 1 "gating_override";
o0x731d2e2b5018 .functor BUFZ 1, C4<z>; HiZ drive
L_0x56b785e96e60 .functor BUFZ 1, o0x731d2e2b5018, C4<0>, C4<0>, C4<0>;
v0x56b785e781c0_0 .net "free_clk", 0 0, o0x731d2e2b5018;  0 drivers
o0x731d2e2b5048 .functor BUFZ 1, C4<z>; HiZ drive
v0x56b785e93fc0_0 .net "func_en", 0 0, o0x731d2e2b5048;  0 drivers
v0x56b785e94080_0 .net "gated_clk", 0 0, L_0x56b785e96e60;  1 drivers
o0x731d2e2b50a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x56b785e94120_0 .net "gating_override", 0 0, o0x731d2e2b50a8;  0 drivers
o0x731d2e2b50d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x56b785e941e0_0 .net "pwr_en", 0 0, o0x731d2e2b50d8;  0 drivers
S_0x56b785e6ee10 .scope module, "vsdbabysoc_tb" "vsdbabysoc_tb" 3 16;
 .timescale -9 -12;
v0x56b785e96770_0 .var "ENb_CP", 0 0;
v0x56b785e96830_0 .var "ENb_VCO", 0 0;
v0x56b785e96940_0 .net/real "OUT", 0 0, L_0x56b785e971b0;  1 drivers
v0x56b785e969e0_0 .var "REF", 0 0;
v0x56b785e96ad0_0 .var "VCO_IN", 0 0;
v0x56b785e96c10_0 .var/real "VREFH", 0 0;
v0x56b785e96cb0_0 .var/real "VREFL", 0 0;
v0x56b785e96d70_0 .var "reset", 0 0;
L_0x56b785e971b0 .cast/real L_0x56b785e96fe0;
L_0x56b785e972d0 .cast/int 1, v0x56b785e96c10_0;
S_0x56b785e94390 .scope module, "uut" "vsdbabysoc" 3 26, 4 1 0, S_0x56b785e6ee10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "OUT";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "VCO_IN";
    .port_info 3 /INPUT 1 "ENb_CP";
    .port_info 4 /INPUT 1 "ENb_VCO";
    .port_info 5 /INPUT 1 "REF";
    .port_info 6 /INPUT 1 "VREFH";
v0x56b785e95fa0_0 .net "CLK", 0 0, v0x56b785e95890_0;  1 drivers
v0x56b785e960b0_0 .net "ENb_CP", 0 0, v0x56b785e96770_0;  1 drivers
v0x56b785e96170_0 .net "ENb_VCO", 0 0, v0x56b785e96830_0;  1 drivers
v0x56b785e96240_0 .net "OUT", 0 0, L_0x56b785e96fe0;  1 drivers
v0x56b785e962e0_0 .net "REF", 0 0, v0x56b785e969e0_0;  1 drivers
v0x56b785e963d0_0 .net "RV_TO_DAC", 9 0, v0x56b785e949f0_0;  1 drivers
v0x56b785e964c0_0 .net "VCO_IN", 0 0, v0x56b785e96ad0_0;  1 drivers
v0x56b785e96560_0 .net "VREFH", 0 0, L_0x56b785e972d0;  1 drivers
v0x56b785e96600_0 .net "reset", 0 0, v0x56b785e96d70_0;  1 drivers
L_0x56b785e96fe0 .cast/int 1, v0x56b785e95250_0;
L_0x56b785e970b0 .cast/real L_0x56b785e972d0;
S_0x56b785e94640 .scope module, "core" "rvmyth" 4 18, 5 1 0, S_0x56b785e94390;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 10 "OUT";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "reset";
v0x56b785e94910_0 .net "CLK", 0 0, v0x56b785e95890_0;  alias, 1 drivers
v0x56b785e949f0_0 .var "OUT", 9 0;
v0x56b785e94ad0_0 .var "counter", 9 0;
v0x56b785e94b90_0 .net "reset", 0 0, v0x56b785e96d70_0;  alias, 1 drivers
E_0x56b785e68bd0 .event anyedge, v0x56b785e94ad0_0;
E_0x56b785e68d30 .event posedge, v0x56b785e94b90_0, v0x56b785e94910_0;
S_0x56b785e94cd0 .scope module, "dac" "avsddac" 4 32, 6 1 0, S_0x56b785e94390;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "OUT";
    .port_info 1 /INPUT 10 "D";
    .port_info 2 /INPUT 1 "VREFH";
    .port_info 3 /INPUT 1 "VREFL";
v0x56b785e94f50_0 .net "D", 9 0, v0x56b785e949f0_0;  alias, 1 drivers
v0x56b785e95030_0 .net "Dext", 10 0, L_0x56b785e96ef0;  1 drivers
L_0x731d2dece060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x56b785e950f0_0 .net "EN", 0 0, L_0x731d2dece060;  1 drivers
v0x56b785e95190_0 .var/real "NaN", 0 0;
v0x56b785e95250_0 .var/real "OUT", 0 0;
v0x56b785e95360_0 .net/real "VREFH", 0 0, L_0x56b785e970b0;  1 drivers
o0x731d2e2b5438 .functor BUFZ 1, Cr<m0gfc1>; HiZ drive
v0x56b785e95420_0 .net/real "VREFL", 0 0, o0x731d2e2b5438;  0 drivers
L_0x731d2dece018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56b785e954e0_0 .net/2u *"_ivl_0", 0 0, L_0x731d2dece018;  1 drivers
E_0x56b785e51250 .event anyedge, v0x56b785e95420_0, v0x56b785e95360_0, v0x56b785e950f0_0, v0x56b785e949f0_0;
L_0x56b785e96ef0 .concat [ 10 1 0 0], v0x56b785e949f0_0, L_0x731d2dece018;
S_0x56b785e95640 .scope module, "pll" "avsdpll" 4 24, 7 1 0, S_0x56b785e94390;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "CLK";
    .port_info 1 /INPUT 1 "VCO_IN";
    .port_info 2 /INPUT 1 "ENb_CP";
    .port_info 3 /INPUT 1 "ENb_VCO";
    .port_info 4 /INPUT 1 "REF";
v0x56b785e95890_0 .var "CLK", 0 0;
v0x56b785e95980_0 .net "ENb_CP", 0 0, v0x56b785e96770_0;  alias, 1 drivers
v0x56b785e95a20_0 .net "ENb_VCO", 0 0, v0x56b785e96830_0;  alias, 1 drivers
v0x56b785e95af0_0 .net "REF", 0 0, v0x56b785e969e0_0;  alias, 1 drivers
v0x56b785e95bb0_0 .net "VCO_IN", 0 0, v0x56b785e96ad0_0;  alias, 1 drivers
v0x56b785e95cc0_0 .var/real "lastedge", 0 0;
v0x56b785e95d80_0 .var/real "period", 0 0;
v0x56b785e95e40_0 .var/real "refpd", 0 0;
E_0x56b785e5fec0 .event posedge, v0x56b785e95af0_0;
E_0x56b785e5fb50 .event anyedge, v0x56b785e95a20_0, v0x56b785e94910_0;
    .scope S_0x56b785e94640;
T_0 ;
    %wait E_0x56b785e68d30;
    %load/vec4 v0x56b785e94b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x56b785e94ad0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x56b785e94ad0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x56b785e94ad0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x56b785e94640;
T_1 ;
    %wait E_0x56b785e68bd0;
    %load/vec4 v0x56b785e94ad0_0;
    %store/vec4 v0x56b785e949f0_0, 0, 10;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x56b785e95640;
T_2 ;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x56b785e95cc0_0;
    %pushi/real 1677721600, 4070; load=25.0000
    %store/real v0x56b785e95d80_0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56b785e95890_0, 0;
    %end;
    .thread T_2;
    .scope S_0x56b785e95640;
T_3 ;
    %wait E_0x56b785e5fb50;
    %load/vec4 v0x56b785e95a20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %load/real v0x56b785e95d80_0;
    %pushi/real 1073741824, 4067; load=2.00000
    %div/wr;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x56b785e95890_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %assign/vec4 v0x56b785e95890_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x56b785e95a20_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56b785e95890_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x56b785e95890_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x56b785e95640;
T_4 ;
    %wait E_0x56b785e5fec0;
    %pushi/real 0, 4065; load=0.00000
    %load/real v0x56b785e95cc0_0;
    %cmp/wr;
    %jmp/0xz  T_4.0, 5;
    %vpi_func/r 7 33 "$realtime" {0 0 0};
    %load/real v0x56b785e95cc0_0;
    %sub/wr;
    %store/real v0x56b785e95e40_0;
    %load/real v0x56b785e95e40_0;
    %pushi/real 1073741824, 4069; load=8.00000
    %div/wr;
    %store/real v0x56b785e95d80_0;
T_4.0 ;
    %vpi_func/r 7 38 "$realtime" {0 0 0};
    %store/real v0x56b785e95cc0_0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x56b785e94cd0;
T_5 ;
    %pushi/real 1, 16383; load=NaN
    %store/real v0x56b785e95190_0;
    %load/vec4 v0x56b785e950f0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %pushi/real 0, 4065; load=0.00000
    %assign/wr v0x56b785e95250_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/real v0x56b785e95360_0;
    %load/real v0x56b785e95190_0;
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/real v0x56b785e95190_0;
    %assign/wr v0x56b785e95250_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/real v0x56b785e95420_0;
    %load/real v0x56b785e95190_0;
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/real v0x56b785e95190_0;
    %assign/wr v0x56b785e95250_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x56b785e950f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.6, 4;
    %load/real v0x56b785e95420_0;
    %vpi_func/r 6 38 "$itor", v0x56b785e95030_0 {0 0 0};
    %pushi/real 2145386496, 4075; load=1023.00
    %div/wr;
    %load/real v0x56b785e95360_0;
    %load/real v0x56b785e95420_0;
    %sub/wr;
    %mul/wr;
    %add/wr;
    %assign/wr v0x56b785e95250_0, 0;
    %jmp T_5.7;
T_5.6 ;
    %load/real v0x56b785e95190_0;
    %assign/wr v0x56b785e95250_0, 0;
T_5.7 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x56b785e94cd0;
T_6 ;
    %wait E_0x56b785e51250;
    %load/vec4 v0x56b785e950f0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %pushi/real 0, 4065; load=0.00000
    %assign/wr v0x56b785e95250_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/real v0x56b785e95360_0;
    %load/real v0x56b785e95190_0;
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/real v0x56b785e95190_0;
    %assign/wr v0x56b785e95250_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/real v0x56b785e95420_0;
    %load/real v0x56b785e95190_0;
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/real v0x56b785e95190_0;
    %assign/wr v0x56b785e95250_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x56b785e950f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.6, 4;
    %load/real v0x56b785e95420_0;
    %vpi_func/r 6 56 "$itor", v0x56b785e95030_0 {0 0 0};
    %pushi/real 2145386496, 4075; load=1023.00
    %div/wr;
    %load/real v0x56b785e95360_0;
    %load/real v0x56b785e95420_0;
    %sub/wr;
    %mul/wr;
    %add/wr;
    %assign/wr v0x56b785e95250_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %load/real v0x56b785e95190_0;
    %assign/wr v0x56b785e95250_0, 0;
T_6.7 ;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x56b785e6ee10;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56b785e96d70_0, 0, 1;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x56b785e96cb0_0;
    %pushi/real 1771674009, 4067; load=3.30000
    %pushi/real 2516582, 4045; load=3.30000
    %add/wr;
    %store/real v0x56b785e96c10_0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x56b785e96830_0, 0, 1;
    %store/vec4 v0x56b785e969e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56b785e96ad0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56b785e96d70_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56b785e96d70_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x56b785e6ee10;
T_8 ;
    %vpi_call 3 50 "$dumpfile", "pre_synth_sim.vcd" {0 0 0};
    %vpi_call 3 54 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x56b785e6ee10 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x56b785e6ee10;
T_9 ;
    %pushi/vec4 600, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56b785e96830_0, 0, 1;
    %delay 100000, 0;
    %load/vec4 v0x56b785e969e0_0;
    %inv;
    %store/vec4 v0x56b785e969e0_0, 0, 1;
    %delay 41665, 0;
    %load/vec4 v0x56b785e96ad0_0;
    %inv;
    %store/vec4 v0x56b785e96ad0_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %vpi_call 3 63 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "src/module/clk_gate.v";
    "src/module/testbench.v";
    "src/module/vsdbabysoc.v";
    "src/module/rvmyth.v";
    "src/module/avsddac.v";
    "src/module/avsdpll.v";
