ila_xadc.vhd,vhdl,xil_defaultlib,../../../../cores.srcs/sources_1/ip/ila_xadc/sim/ila_xadc.vhd,incdir="../../../../cores.srcs/sources_1/ip/ila_xadc/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
