module and_gate_2 (
	input wire a, b,
	output wire c
);

reg d;

assign d = 1'b1;

assign c = a & b;


endmodule

