{"vcs1":{"timestamp_begin":1739440991.074057720, "rt":0.27, "ut":0.12, "st":0.10}}
{"vcselab":{"timestamp_begin":1739440991.424849338, "rt":0.26, "ut":0.15, "st":0.10}}
{"link":{"timestamp_begin":1739440991.744884512, "rt":0.15, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739440990.848030845}
{"VCS_COMP_START_TIME": 1739440990.848030845}
{"VCS_COMP_END_TIME": 1739440991.966354513}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265544}}
{"vcselab": {"peak_mem": 150348}}
