{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 06 16:43:26 2020 " "Info: Processing started: Fri Nov 06 16:43:26 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off seq_design -c seq_design " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off seq_design -c seq_design" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seq_design.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file seq_design.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seq_design-FSM " "Info: Found design unit 1: seq_design-FSM" {  } { { "seq_design.vhd" "" { Text "E:/projects/lab9/fsm/seq_design.vhd" 28 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 seq_design " "Info: Found entity 1: seq_design" {  } { { "seq_design.vhd" "" { Text "E:/projects/lab9/fsm/seq_design.vhd" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "seq_design " "Info: Elaborating entity \"seq_design\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state seq_design.vhd(50) " "Warning (10631): VHDL Process Statement warning at seq_design.vhd(50): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "seq_design.vhd" "" { Text "E:/projects/lab9/fsm/seq_design.vhd" 50 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s3 seq_design.vhd(50) " "Info (10041): Inferred latch for \"next_state.s3\" at seq_design.vhd(50)" {  } { { "seq_design.vhd" "" { Text "E:/projects/lab9/fsm/seq_design.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s2 seq_design.vhd(50) " "Info (10041): Inferred latch for \"next_state.s2\" at seq_design.vhd(50)" {  } { { "seq_design.vhd" "" { Text "E:/projects/lab9/fsm/seq_design.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s1 seq_design.vhd(50) " "Info (10041): Inferred latch for \"next_state.s1\" at seq_design.vhd(50)" {  } { { "seq_design.vhd" "" { Text "E:/projects/lab9/fsm/seq_design.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s0 seq_design.vhd(50) " "Info (10041): Inferred latch for \"next_state.s0\" at seq_design.vhd(50)" {  } { { "seq_design.vhd" "" { Text "E:/projects/lab9/fsm/seq_design.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|seq_design\|current_state 4 " "Info: State machine \"\|seq_design\|current_state\" contains 4 states" {  } { { "seq_design.vhd" "" { Text "E:/projects/lab9/fsm/seq_design.vhd" 33 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|seq_design\|current_state " "Info: Selected Auto state machine encoding method for state machine \"\|seq_design\|current_state\"" {  } { { "seq_design.vhd" "" { Text "E:/projects/lab9/fsm/seq_design.vhd" 33 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|seq_design\|current_state " "Info: Encoding result for state machine \"\|seq_design\|current_state\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "4 " "Info: Completed encoding using 4 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "current_state.s3 " "Info: Encoded state bit \"current_state.s3\"" {  } { { "seq_design.vhd" "" { Text "E:/projects/lab9/fsm/seq_design.vhd" 33 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "current_state.s2 " "Info: Encoded state bit \"current_state.s2\"" {  } { { "seq_design.vhd" "" { Text "E:/projects/lab9/fsm/seq_design.vhd" 33 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "current_state.s1 " "Info: Encoded state bit \"current_state.s1\"" {  } { { "seq_design.vhd" "" { Text "E:/projects/lab9/fsm/seq_design.vhd" 33 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "current_state.s0 " "Info: Encoded state bit \"current_state.s0\"" {  } { { "seq_design.vhd" "" { Text "E:/projects/lab9/fsm/seq_design.vhd" 33 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|seq_design\|current_state.s0 0000 " "Info: State \"\|seq_design\|current_state.s0\" uses code string \"0000\"" {  } { { "seq_design.vhd" "" { Text "E:/projects/lab9/fsm/seq_design.vhd" 33 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|seq_design\|current_state.s1 0011 " "Info: State \"\|seq_design\|current_state.s1\" uses code string \"0011\"" {  } { { "seq_design.vhd" "" { Text "E:/projects/lab9/fsm/seq_design.vhd" 33 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|seq_design\|current_state.s2 0101 " "Info: State \"\|seq_design\|current_state.s2\" uses code string \"0101\"" {  } { { "seq_design.vhd" "" { Text "E:/projects/lab9/fsm/seq_design.vhd" 33 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|seq_design\|current_state.s3 1001 " "Info: State \"\|seq_design\|current_state.s3\" uses code string \"1001\"" {  } { { "seq_design.vhd" "" { Text "E:/projects/lab9/fsm/seq_design.vhd" 33 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "seq_design.vhd" "" { Text "E:/projects/lab9/fsm/seq_design.vhd" 33 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8 " "Info: Implemented 8 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Info: Implemented 1 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Info: Implemented 4 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "246 " "Info: Allocated 246 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 06 16:43:27 2020 " "Info: Processing ended: Fri Nov 06 16:43:27 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
