// Seed: 1492187577
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  input id_2;
  output id_1;
  always @(id_3 or posedge id_1[1]) begin
    id_3 = 1;
    id_1 <= 1'b0;
    id_1 <= #1 1;
  end
  logic id_4;
endmodule
