git clone --depth 1 --no-tags https://github.com/Sidrameshwer/Approx_mul8bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672594209
git clone --depth 1 --no-tags https://github.com/guilp03/Projeto-IH.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672597481
git clone --depth 1 --no-tags https://github.com/darshan-kr/Day-013-SR_flipflop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672559292
git clone --depth 1 --no-tags https://github.com/Passionfruitx/timetable_ref.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672692513
git clone --depth 1 --no-tags https://github.com/bcdduffy/fpga-prog-projs-main.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672671669
git clone --depth 1 --no-tags https://github.com/YunJoongChul/Verilog-FC84to10-07.28.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671720781
git clone --depth 1 --no-tags https://github.com/LoveJu1y/pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671843004
git clone --depth 1 --no-tags https://github.com/djkabutar/test_mipi_encoder_decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671353166
git clone --depth 1 --no-tags https://github.com/kayrameral/verilog-works.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671885196
git clone --depth 1 --no-tags https://github.com/Tech-mohankrishna/pes_asic_class.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677604374
git clone --depth 1 --no-tags https://github.com/aadeesh06/5_bit_Array_Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677061123
git clone --depth 1 --no-tags https://github.com/Sarthak14082003/voting-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677476155
git clone --depth 1 --no-tags https://github.com/Sarthak14082003/DDR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677402448
git clone --depth 1 --no-tags https://github.com/Dai-dirk/HETA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672924434
git clone --depth 1 --no-tags https://github.com/HendrikMennen/OneWareTestProj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675576133
git clone --depth 1 --no-tags https://github.com/no1jiangjiang/HDMI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672435438
git clone --depth 1 --no-tags https://github.com/siliconised/image_processing_using_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672430674
git clone --depth 1 --no-tags https://github.com/purveshthummar/4-bit_ALU_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672524723
git clone --depth 1 --no-tags https://github.com/ccapen/Verilog-IIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672663589
git clone --depth 1 --no-tags https://github.com/purveshthummar/edge-detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672748565
git clone --depth 1 --no-tags https://github.com/ThomasMJosline/AHB_to_APB_Bridgeproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671950192
git clone --depth 1 --no-tags https://github.com/gunavant-s/SISO_Day-014.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673587673
git clone --depth 1 --no-tags https://github.com/sparkdragon586/6.004-computer-structures.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674035844
git clone --depth 1 --no-tags https://github.com/2jyun/FSM_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674103654
git clone --depth 1 --no-tags https://github.com/Manikanta-IITB/Design_of_Synchronous_and_Asynchronous_FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673329900
git clone --depth 1 --no-tags https://github.com/nishudit/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671879538
git clone --depth 1 --no-tags https://github.com/Deviloper007/BIST_fast_6_3_counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671874870
git clone --depth 1 --no-tags https://github.com/hariharanrr01/VLSI_CODE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671820527
git clone --depth 1 --no-tags https://github.com/frosalesoffic/SingleCycleDatapath-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672100912
git clone --depth 1 --no-tags https://github.com/ayumsh/Computerarch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671657641
git clone --depth 1 --no-tags https://github.com/MJ-zrz/HeFAMDesignFlow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671726892
git clone --depth 1 --no-tags https://github.com/YotamElharar/Verilog-mini-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675785003
git clone --depth 1 --no-tags https://github.com/ridhamharsora12/Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674122085
git clone --depth 1 --no-tags https://github.com/dzwyl/wen-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674195627
git clone --depth 1 --no-tags https://github.com/hubertchoo/FiveStagePipelinedMips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675180244
git clone --depth 1 --no-tags https://github.com/twsky79/timer_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675385737
git clone --depth 1 --no-tags https://github.com/SwagatBhattacharyya/Caravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675382059
git clone --depth 1 --no-tags https://github.com/CroosJJSE/basic-gates.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676012301
git clone --depth 1 --no-tags https://github.com/aa389393/risc_v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676476502
git clone --depth 1 --no-tags https://github.com/AnisHamadouche/FPGAI2023-BSNN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674616502
git clone --depth 1 --no-tags https://github.com/saquibahmad01/mwscas_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675379089
git clone --depth 1 --no-tags https://github.com/arshahtsham/MWSCAS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675376827
git clone --depth 1 --no-tags https://github.com/aadeesh06/Multiplication_By_Repeated_Addition.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677449493
git clone --depth 1 --no-tags https://github.com/ege-turan/ask_transmit_v1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677597235
git clone --depth 1 --no-tags https://github.com/bozkuya/Pipeline_Arm_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677311780
git clone --depth 1 --no-tags https://github.com/EsraaHemdan24/GCD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677217950
git clone --depth 1 --no-tags https://github.com/deepkanhai/Wallace_multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677352919
git clone --depth 1 --no-tags https://github.com/AlexApps99/chip8-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677397332
git clone --depth 1 --no-tags https://github.com/Vakon84/divtiesus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677683018
git clone --depth 1 --no-tags https://github.com/aadeesh06/Greatest_Common_Divisor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677693151
git clone --depth 1 --no-tags https://github.com/siddhant23tomar/Dual-issue-Out-of-Order-execution-engine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675786187
git clone --depth 1 --no-tags https://github.com/Galapple/Image-processing---Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676515027
git clone --depth 1 --no-tags https://github.com/darshan-kr/Nbit_binary2gray.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671474368
git clone --depth 1 --no-tags https://github.com/Vanshika971/Traffic_Light_Controller_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672474795
git clone --depth 1 --no-tags https://github.com/Andp-25/Verilog-codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672227857
git clone --depth 1 --no-tags https://github.com/GorleSaratSai/AHB_to_APB_bridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672453127
git clone --depth 1 --no-tags https://github.com/NivedK-S/Traffic-Light-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672597266
git clone --depth 1 --no-tags https://github.com/Waynelwb/multicycle_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672516835
git clone --depth 1 --no-tags https://github.com/Mariam-Amin12/AES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673783722
git clone --depth 1 --no-tags https://github.com/k2ran/Counters-Detectors.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673742071
git clone --depth 1 --no-tags https://github.com/rajitha0119/100-DAYS-OF-RTL--DAY-25.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676109811
git clone --depth 1 --no-tags https://github.com/mtdsousa/landauer-benchmark.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675849500
git clone --depth 1 --no-tags https://github.com/rbostandoust/MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676251740
git clone --depth 1 --no-tags https://github.com/huifuhao/CNN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675236920
git clone --depth 1 --no-tags https://github.com/gunavant-s/UP_COUNTER_Day-018.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675160028
git clone --depth 1 --no-tags https://github.com/HarshPatel1503/mux8_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677364656
git clone --depth 1 --no-tags https://github.com/HarshPatel1503/Booth_mult.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677354968
git clone --depth 1 --no-tags https://github.com/Muhammed-Hamzaa/verilog_practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675624238
git clone --depth 1 --no-tags https://github.com/Muhammadussain/verilog_practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675623777
git clone --depth 1 --no-tags https://github.com/MohamedKhaledMohamedAli/CRC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674648283
git clone --depth 1 --no-tags https://github.com/TKAles/DividerFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674355269
git clone --depth 1 --no-tags https://github.com/himanshu-gaurav/2D_Ping_Pong_Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674960746
git clone --depth 1 --no-tags https://github.com/ibrahim0moakkit/moore_det_110101.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675081247
git clone --depth 1 --no-tags https://github.com/RahimullahShaik/AsyncFifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677224185
git clone --depth 1 --no-tags https://github.com/rishavraj1515/Traffic-Light-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676457826
git clone --depth 1 --no-tags https://github.com/matil99/PRESENT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676583007
git clone --depth 1 --no-tags https://github.com/NamrathaCTR/32bit-Brent-Kung.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676548670
git clone --depth 1 --no-tags https://github.com/deepsita/testcase.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676943879
git clone --depth 1 --no-tags https://github.com/vansharya/32-bit-Floating-Point-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674261289
git clone --depth 1 --no-tags https://github.com/massout/test7seg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674158101
git clone --depth 1 --no-tags https://github.com/gcourchinoux/gaspardsoc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677541600
git clone --depth 1 --no-tags https://github.com/Mohamedaboelnaga/Cordic-Alogrithm-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674752875
git clone --depth 1 --no-tags https://github.com/Mohamedaboelnaga/-SPI-Interface-with-a-Single-Port-RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674752378
git clone --depth 1 --no-tags https://github.com/MohamedhaysamECE/ALU_16bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675327963
git clone --depth 1 --no-tags https://github.com/wjh888666/new_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675382794
git clone --depth 1 --no-tags https://github.com/UsefulDemigod/EE2003-Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677113318
git clone --depth 1 --no-tags https://github.com/marsohod4you/MCY316.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671531538
git clone --depth 1 --no-tags https://github.com/FPaddle007/LogicDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677868442
git clone --depth 1 --no-tags https://github.com/EsraaHemdan24/AES-128.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677134437
git clone --depth 1 --no-tags https://github.com/MateusGomix/labAOC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675435237
git clone --depth 1 --no-tags https://github.com/AdamMooers/upsilon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672388705
git clone --depth 1 --no-tags https://github.com/julisaverdejo/proyecto_ubolometro.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674821028
git clone --depth 1 --no-tags https://github.com/PROJECT-SLASIC/SL-ASIC-NOSE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675727443
git clone --depth 1 --no-tags https://github.com/ricardofss1/ProcessadorRISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674441983
