<root><simulation><result_generated_time />2023-05-12 16:46:21<layer><layer_spec />{'B': 1, 'K': 576, 'C': 96, 'OY': 14, 'OX': 14, 'IY': 14, 'IX': 14, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />10838016<total_data_size_element />{'W': 55296, 'I': 18816, 'O': 112896}<total_data_reuse />{'W': 196, 'I': 576.0, 'O': 96}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />64/74</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [192, 1, 1], 'I': [192, 1, 1], 'O': [16, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OX', 2), ('OY', 2)]], [[('C', 6), ('K', 4)], [('C', 8)]], [], []]<I />[[[('K', 4)], []], [[('C', 6)], [('OX', 2), ('OY', 2), ('C', 8)]], [], []]<O />[[[('C', 6)], [('C', 8)]], [[('K', 4)], [('OX', 2), ('OY', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 7), ('OY', 7), ('K', 2)], [('K', 72), ('C', 2)], []]<I />[[('OX', 7), ('OY', 7), ('K', 2), ('K', 72)], [('C', 2)], []]<O />[[('OX', 7)], [('OY', 7), ('K', 2), ('K', 72), ('C', 2)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [4.0, 49, 1, 1], 'I': [4.0, 144.0, 1.0, 1.0], 'O': [48.0, 1, 2, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [16, 442368, 442368], 'I': [392, 150528, 150528], 'O': [56, 903168, 903168], 'O_partial': [56, 903168, 0], 'O_final': [0, 0, 903168]}<actual_mem_utilization_individual />{'W': [0.03, 0.01, 0.0], 'I': [0.77, 0.0, 0.0], 'O': [0.11, 0.03, 0.0]}<actual_mem_utilization_shared />{'W': [0.03, 0.04, 0.0], 'I': [0.77, 0.04, 0.0], 'O': [0.11, 0.04, 0.0]}<effective_mem_size_bit />{'W': [8, 6144, 442368], 'I': [392, 75264, 150528], 'O': [8, 903168, 903168], 'O_partial': [8, 903168, 0], 'O_final': [0, 0, 903168]}<total_unit_count />{'W': [768, 192, 1, 1], 'I': [768, 192, 1, 1], 'O': [768, 16, 1, 1]}<unique_unit_count />{'W': [192, 192, 1, 1], 'I': [192, 192, 1, 1], 'O': [16, 16, 1, 1]}<duplicate_unit_count />{'W': [4.0, 1.0, 1.0, 1.0], 'I': [4.0, 1.0, 1.0, 1.0], 'O': [48.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[55296, 55296], [55296, 55296], [55296, 0]]<I />[[2709504, 18816], [18816, 18816], [18816, 0]]<O />[[(112896, 225792), (225792, 112896)], [(112896, 225792), (112896, 0)], [(0, 112896), (0, 0)]]<O_partial />[[(112896, 225792), (225792, 112896)], [(112896, 225792), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (112896, 0)], [(0, 112896), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[6912, 6912], [864, 864], [216, 0]]<I />[[338688, 2352], [294, 294], [74, 0]]<O />[[(14112, 28224), (28224, 14112)], [(1764, 3528), (1764, 0)], [(0, 441), (0, 0)]]<O_partial />[([14112, 28224], [28224, 14112]), ([1764, 3528], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [1764, 0]), ([0, 441], [0, 0])]</mem_access_count_word><mac_count><active />10838016<idle />3612672</mac_count></basic_info><energy><total_energy />23874587.4<mem_energy_breakdown><W />[4.8, 171.2, 287.7]<I />[114.7, 58.3, 97.9]<O />[29.7, 699.2, 587.3]</mem_energy_breakdown><MAC_energy><active_MAC />23691903.0<idle_MAC />180633.6<total />23872536.6</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.6884<utilization_without_data_loading />0.7448<utilization_spatial />0.75<utilization_temporal_with_data_loading />0.9179<mac_utilize_temporal_without_data_loading />0.9931</mac_array_utilization><latency><latency_cycle_with_data_loading />15374<latency_cycle_without_data_loading />14210<ideal_computing_cycle />14112<data_loading><load_cycle_total />1164<load_cycle_individual />{'W': [6, 864, 0], 'I': [147, 294, 0]}<load_cycle_combined />{'W': 864, 'I': 294}</data_loading><mem_stalling><mem_stall_cycle_total />98<mem_stall_cycle_individual />{'W': [[-14111], [-14014, -13156], [-14112, -14112]], 'I': [[-14111], [-43, 98], [-14112, -14112]], 'O': [[-14112], [-12096, -10080], [-12348, -13671]]}<mem_stall_cycle_shared />{'W': [[-14111], [-14014, 98], [0, 0]], 'I': [[-14111], [-43, 98], [0, 0]], 'O': [[-14112], [-12096, -10080], [-12348, -13671]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [16, 442368, 442368], 'I': [392, 150528, 150528], 'O': [56, 903168, 903168], 'O_partial': [56, 903168, 0], 'O_final': [0, 0, 903168]}<data_size_each_level_total />{'W': [3072, 442368, 442368], 'I': [75264, 150528, 150528], 'O': [896, 903168, 903168]}<loop_cycles_each_level />{'W': [98, 14112, 14112], 'I': [7056, 14112, 14112], 'O': [7, 14112, 14112]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [144, 1, 1], 'O': [1, 2, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.2], [31.3, 31.3], [31.3, 31.3]], 'I': [[8.0, 0.1], [10.7, 10.7], [10.7, 10.7]], 'O': [[8.0, 8.0], [128.0, 64.0], [64.0, 64.0]]}<req_inst_mem_bw />{'W': [[8.0, 0.2], [31.3, 31.3], [31.3, 31.3]], 'I': [[8.0, 8.0], [1536.0, 10.7], [10.7, 10.7]], 'O': [[8.0, 8.0], [128.0, 128.0], [128.0, 64.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.2], [31.3, 31.3], [31.3, 0]], 'I': [[8.0, 8.0], [1536.0, 10.7], [10.7, 0]], 'O': [[8.0, 8.0], [128.0, 64.0], [64.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.2], [1759.3, 170.0], [42.0, 64.0]], 'I': [[8.0, 8.0], [1759.3, 170.0], [42.0, 64.0]], 'O': [[8.0, 8.0], [1759.3, 170.0], [42.0, 64.0]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 14112], [98, 98, 144], [14112, 14112, 1]], 'I': [[1, 1, 14112], [49, 7056, 2], [14112, 14112, 1]], 'O': [[1, 1, 14112], [7, 7, 2016], [14112, 14112, 1]]}<trans_time_real />{'W': [[0, 1, 14112], [[0, 98, 144], [6, 98, 144]], [[864, 14112, 1], [216, 14112, 1]]], 'I': [[0, 1, 14112], [[6, 7056, 2], [147, 7056, 2]], [[294, 14112, 1], [74, 14112, 1]]], 'O': [[0, 1, 14112], [[1, 7, 2016], [2, 7, 2016]], [[1764, 14112, 1], [441, 14112, 1]]]}<single_stall_cycle />{'W': [[-1], [-98, -92], [-13248, -13896]], 'I': [[-1], [-43, 98], [-13818, -14038]], 'O': [[-1], [-6, -5], [-12348, -13671]]}<single_stall_count />{'W': [14111, 143, 0], 'I': [14111, 1, 0], 'O': [14112, 2016, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [858, 0], 'I': [49, 0], 'O': [4032, 1764]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [1764, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-9173, -14112], [-10080, -12348]], 1: [[-14112, -14112], [-12348, -14112]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.7<mem_area />120.6<mem_area_percentage />99.9 %</area></results><elapsed_time_second />0</simulation></root>