/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/fifo_generator_v13_2_2
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap fifo_generator_v13_2_2 /home/feilong/Storages/fpga/000_vivado_sim_linux32/fifo_generator_v13_2_2
/opt/intelFPGA/18.0/modelsim_ase/bin/vlog  -32 +incdir+/home/feilong/.cxl.ip/incl -work fifo_generator_v13_2_2 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/fifo_generator_v13_2_2/.cxl.verilog.fifo_generator_v13_2_2.fifo_generator_v13_2_2.lin64.cmf
