var hierarchy =
[
    [ "xpcc::AbstractView", "classxpcc_1_1_abstract_view.html", [
      [ "xpcc::AbstractMenu", "classxpcc_1_1_abstract_menu.html", [
        [ "xpcc::ChoiceMenu", "classxpcc_1_1_choice_menu.html", null ],
        [ "xpcc::StandardMenu", "classxpcc_1_1_standard_menu.html", null ]
      ] ],
      [ "xpcc::gui::View", "classxpcc_1_1gui_1_1_view.html", null ]
    ] ],
    [ "xpcc::sab::Action", "structxpcc_1_1sab_1_1_action.html", null ],
    [ "xpcc::amnb::Action", "structxpcc_1_1amnb_1_1_action.html", null ],
    [ "xpcc::ActionResult< T >", "classxpcc_1_1_action_result.html", null ],
    [ "xpcc::ActionResult< void >", "classxpcc_1_1_action_result_3_01void_01_4.html", null ],
    [ "xpcc::Ad7280a< Spi, Cs, Cnvst, N >", "classxpcc_1_1_ad7280a.html", null ],
    [ "xpcc::AD840x< Spi, Cs, Rs, Shdn >", "classxpcc_1_1_a_d840x.html", null ],
    [ "xpcc::lpc::Adc", "classxpcc_1_1lpc_1_1_adc.html", [
      [ "xpcc::lpc::AdcAutomaticBurst", "classxpcc_1_1lpc_1_1_adc_automatic_burst.html", null ],
      [ "xpcc::lpc::AdcManualSingle", "classxpcc_1_1lpc_1_1_adc_manual_single.html", null ]
    ] ],
    [ "xpcc::stm32::TypeId::Adc1Channel0", "structxpcc_1_1stm32_1_1_type_id_1_1_adc1_channel0.html", null ],
    [ "xpcc::stm32::TypeId::Adc1Channel1", "structxpcc_1_1stm32_1_1_type_id_1_1_adc1_channel1.html", null ],
    [ "xpcc::stm32::TypeId::Adc1Channel10", "structxpcc_1_1stm32_1_1_type_id_1_1_adc1_channel10.html", null ],
    [ "xpcc::stm32::TypeId::Adc1Channel11", "structxpcc_1_1stm32_1_1_type_id_1_1_adc1_channel11.html", null ],
    [ "xpcc::stm32::TypeId::Adc1Channel12", "structxpcc_1_1stm32_1_1_type_id_1_1_adc1_channel12.html", null ],
    [ "xpcc::stm32::TypeId::Adc1Channel13", "structxpcc_1_1stm32_1_1_type_id_1_1_adc1_channel13.html", null ],
    [ "xpcc::stm32::TypeId::Adc1Channel14", "structxpcc_1_1stm32_1_1_type_id_1_1_adc1_channel14.html", null ],
    [ "xpcc::stm32::TypeId::Adc1Channel15", "structxpcc_1_1stm32_1_1_type_id_1_1_adc1_channel15.html", null ],
    [ "xpcc::stm32::TypeId::Adc1Channel16", "structxpcc_1_1stm32_1_1_type_id_1_1_adc1_channel16.html", null ],
    [ "xpcc::stm32::TypeId::Adc1Channel17", "structxpcc_1_1stm32_1_1_type_id_1_1_adc1_channel17.html", null ],
    [ "xpcc::stm32::TypeId::Adc1Channel18", "structxpcc_1_1stm32_1_1_type_id_1_1_adc1_channel18.html", null ],
    [ "xpcc::stm32::TypeId::Adc1Channel2", "structxpcc_1_1stm32_1_1_type_id_1_1_adc1_channel2.html", null ],
    [ "xpcc::stm32::TypeId::Adc1Channel3", "structxpcc_1_1stm32_1_1_type_id_1_1_adc1_channel3.html", null ],
    [ "xpcc::stm32::TypeId::Adc1Channel4", "structxpcc_1_1stm32_1_1_type_id_1_1_adc1_channel4.html", null ],
    [ "xpcc::stm32::TypeId::Adc1Channel5", "structxpcc_1_1stm32_1_1_type_id_1_1_adc1_channel5.html", null ],
    [ "xpcc::stm32::TypeId::Adc1Channel6", "structxpcc_1_1stm32_1_1_type_id_1_1_adc1_channel6.html", null ],
    [ "xpcc::stm32::TypeId::Adc1Channel7", "structxpcc_1_1stm32_1_1_type_id_1_1_adc1_channel7.html", null ],
    [ "xpcc::stm32::TypeId::Adc1Channel8", "structxpcc_1_1stm32_1_1_type_id_1_1_adc1_channel8.html", null ],
    [ "xpcc::stm32::TypeId::Adc1Channel9", "structxpcc_1_1stm32_1_1_type_id_1_1_adc1_channel9.html", null ],
    [ "xpcc::stm32::TypeId::Adc2Channel0", "structxpcc_1_1stm32_1_1_type_id_1_1_adc2_channel0.html", null ],
    [ "xpcc::stm32::TypeId::Adc2Channel1", "structxpcc_1_1stm32_1_1_type_id_1_1_adc2_channel1.html", null ],
    [ "xpcc::stm32::TypeId::Adc2Channel10", "structxpcc_1_1stm32_1_1_type_id_1_1_adc2_channel10.html", null ],
    [ "xpcc::stm32::TypeId::Adc2Channel11", "structxpcc_1_1stm32_1_1_type_id_1_1_adc2_channel11.html", null ],
    [ "xpcc::stm32::TypeId::Adc2Channel12", "structxpcc_1_1stm32_1_1_type_id_1_1_adc2_channel12.html", null ],
    [ "xpcc::stm32::TypeId::Adc2Channel13", "structxpcc_1_1stm32_1_1_type_id_1_1_adc2_channel13.html", null ],
    [ "xpcc::stm32::TypeId::Adc2Channel14", "structxpcc_1_1stm32_1_1_type_id_1_1_adc2_channel14.html", null ],
    [ "xpcc::stm32::TypeId::Adc2Channel15", "structxpcc_1_1stm32_1_1_type_id_1_1_adc2_channel15.html", null ],
    [ "xpcc::stm32::TypeId::Adc2Channel16", "structxpcc_1_1stm32_1_1_type_id_1_1_adc2_channel16.html", null ],
    [ "xpcc::stm32::TypeId::Adc2Channel17", "structxpcc_1_1stm32_1_1_type_id_1_1_adc2_channel17.html", null ],
    [ "xpcc::stm32::TypeId::Adc2Channel18", "structxpcc_1_1stm32_1_1_type_id_1_1_adc2_channel18.html", null ],
    [ "xpcc::stm32::TypeId::Adc2Channel2", "structxpcc_1_1stm32_1_1_type_id_1_1_adc2_channel2.html", null ],
    [ "xpcc::stm32::TypeId::Adc2Channel3", "structxpcc_1_1stm32_1_1_type_id_1_1_adc2_channel3.html", null ],
    [ "xpcc::stm32::TypeId::Adc2Channel4", "structxpcc_1_1stm32_1_1_type_id_1_1_adc2_channel4.html", null ],
    [ "xpcc::stm32::TypeId::Adc2Channel5", "structxpcc_1_1stm32_1_1_type_id_1_1_adc2_channel5.html", null ],
    [ "xpcc::stm32::TypeId::Adc2Channel6", "structxpcc_1_1stm32_1_1_type_id_1_1_adc2_channel6.html", null ],
    [ "xpcc::stm32::TypeId::Adc2Channel7", "structxpcc_1_1stm32_1_1_type_id_1_1_adc2_channel7.html", null ],
    [ "xpcc::stm32::TypeId::Adc2Channel8", "structxpcc_1_1stm32_1_1_type_id_1_1_adc2_channel8.html", null ],
    [ "xpcc::stm32::TypeId::Adc2Channel9", "structxpcc_1_1stm32_1_1_type_id_1_1_adc2_channel9.html", null ],
    [ "xpcc::stm32::TypeId::Adc3Channel0", "structxpcc_1_1stm32_1_1_type_id_1_1_adc3_channel0.html", null ],
    [ "xpcc::stm32::TypeId::Adc3Channel1", "structxpcc_1_1stm32_1_1_type_id_1_1_adc3_channel1.html", null ],
    [ "xpcc::stm32::TypeId::Adc3Channel10", "structxpcc_1_1stm32_1_1_type_id_1_1_adc3_channel10.html", null ],
    [ "xpcc::stm32::TypeId::Adc3Channel11", "structxpcc_1_1stm32_1_1_type_id_1_1_adc3_channel11.html", null ],
    [ "xpcc::stm32::TypeId::Adc3Channel12", "structxpcc_1_1stm32_1_1_type_id_1_1_adc3_channel12.html", null ],
    [ "xpcc::stm32::TypeId::Adc3Channel13", "structxpcc_1_1stm32_1_1_type_id_1_1_adc3_channel13.html", null ],
    [ "xpcc::stm32::TypeId::Adc3Channel14", "structxpcc_1_1stm32_1_1_type_id_1_1_adc3_channel14.html", null ],
    [ "xpcc::stm32::TypeId::Adc3Channel15", "structxpcc_1_1stm32_1_1_type_id_1_1_adc3_channel15.html", null ],
    [ "xpcc::stm32::TypeId::Adc3Channel16", "structxpcc_1_1stm32_1_1_type_id_1_1_adc3_channel16.html", null ],
    [ "xpcc::stm32::TypeId::Adc3Channel17", "structxpcc_1_1stm32_1_1_type_id_1_1_adc3_channel17.html", null ],
    [ "xpcc::stm32::TypeId::Adc3Channel18", "structxpcc_1_1stm32_1_1_type_id_1_1_adc3_channel18.html", null ],
    [ "xpcc::stm32::TypeId::Adc3Channel2", "structxpcc_1_1stm32_1_1_type_id_1_1_adc3_channel2.html", null ],
    [ "xpcc::stm32::TypeId::Adc3Channel3", "structxpcc_1_1stm32_1_1_type_id_1_1_adc3_channel3.html", null ],
    [ "xpcc::stm32::TypeId::Adc3Channel4", "structxpcc_1_1stm32_1_1_type_id_1_1_adc3_channel4.html", null ],
    [ "xpcc::stm32::TypeId::Adc3Channel5", "structxpcc_1_1stm32_1_1_type_id_1_1_adc3_channel5.html", null ],
    [ "xpcc::stm32::TypeId::Adc3Channel6", "structxpcc_1_1stm32_1_1_type_id_1_1_adc3_channel6.html", null ],
    [ "xpcc::stm32::TypeId::Adc3Channel7", "structxpcc_1_1stm32_1_1_type_id_1_1_adc3_channel7.html", null ],
    [ "xpcc::stm32::TypeId::Adc3Channel8", "structxpcc_1_1stm32_1_1_type_id_1_1_adc3_channel8.html", null ],
    [ "xpcc::stm32::TypeId::Adc3Channel9", "structxpcc_1_1stm32_1_1_type_id_1_1_adc3_channel9.html", null ],
    [ "xpcc::AdcSampler< AdcInterrupt, Channels, Oversamples >", "classxpcc_1_1_adc_sampler.html", null ],
    [ "xpcc::Ads7843< Spi, Cs, Int >", "classxpcc_1_1_ads7843.html", null ],
    [ "xpcc::allocator::AllocatorBase< T >", "classxpcc_1_1allocator_1_1_allocator_base.html", [
      [ "xpcc::allocator::Block< T, BLOCKSIZE >", "classxpcc_1_1allocator_1_1_block.html", null ],
      [ "xpcc::allocator::Dynamic< T >", "classxpcc_1_1allocator_1_1_dynamic.html", null ],
      [ "xpcc::allocator::Static< T, N >", "classxpcc_1_1allocator_1_1_static.html", null ]
    ] ],
    [ "xpcc::allocator::AllocatorBase< ChoiceMenuEntry >", "classxpcc_1_1allocator_1_1_allocator_base.html", [
      [ "xpcc::allocator::Dynamic< ChoiceMenuEntry >", "classxpcc_1_1allocator_1_1_dynamic.html", null ]
    ] ],
    [ "xpcc::allocator::AllocatorBase< Entry >", "classxpcc_1_1allocator_1_1_allocator_base.html", [
      [ "xpcc::allocator::Dynamic< Entry >", "classxpcc_1_1allocator_1_1_dynamic.html", null ]
    ] ],
    [ "xpcc::allocator::AllocatorBase< MenuEntry >", "classxpcc_1_1allocator_1_1_allocator_base.html", [
      [ "xpcc::allocator::Dynamic< MenuEntry >", "classxpcc_1_1allocator_1_1_dynamic.html", null ]
    ] ],
    [ "xpcc::allocator::AllocatorBase< ReceiveListItem >", "classxpcc_1_1allocator_1_1_allocator_base.html", [
      [ "xpcc::allocator::Dynamic< ReceiveListItem >", "classxpcc_1_1allocator_1_1_dynamic.html", null ]
    ] ],
    [ "xpcc::allocator::AllocatorBase< SendListItem >", "classxpcc_1_1allocator_1_1_allocator_base.html", [
      [ "xpcc::allocator::Dynamic< SendListItem >", "classxpcc_1_1allocator_1_1_dynamic.html", null ]
    ] ],
    [ "xpcc::allocator::AllocatorBase< uint8_t >", "classxpcc_1_1allocator_1_1_allocator_base.html", [
      [ "xpcc::allocator::Dynamic< uint8_t >", "classxpcc_1_1allocator_1_1_dynamic.html", null ]
    ] ],
    [ "xpcc::allocator::AllocatorBase< Widget * >", "classxpcc_1_1allocator_1_1_allocator_base.html", [
      [ "xpcc::allocator::Dynamic< Widget * >", "classxpcc_1_1allocator_1_1_dynamic.html", null ]
    ] ],
    [ "xpcc::allocator::AllocatorBase< xpcc::Vector< T, 2 > >", "classxpcc_1_1allocator_1_1_allocator_base.html", [
      [ "xpcc::allocator::Dynamic< xpcc::Vector< T, 2 > >", "classxpcc_1_1allocator_1_1_dynamic.html", null ]
    ] ],
    [ "xpcc::Angle", "classxpcc_1_1_angle.html", null ],
    [ "xpcc::ui::Animation< T >", "classxpcc_1_1ui_1_1_animation.html", null ],
    [ "xpcc::ui::Animation< uint8_t >", "classxpcc_1_1ui_1_1_animation.html", null ],
    [ "xpcc::ArithmeticTraits< T >", "group__arithmetic__trais.html#structxpcc_1_1_arithmetic_traits", null ],
    [ "xpcc::ArithmeticTraits< char >", "structxpcc_1_1_arithmetic_traits_3_01char_01_4.html", null ],
    [ "xpcc::ArithmeticTraits< double >", "structxpcc_1_1_arithmetic_traits_3_01double_01_4.html", null ],
    [ "xpcc::ArithmeticTraits< float >", "structxpcc_1_1_arithmetic_traits_3_01float_01_4.html", null ],
    [ "xpcc::ArithmeticTraits< int16_t >", "structxpcc_1_1_arithmetic_traits_3_01int16__t_01_4.html", null ],
    [ "xpcc::ArithmeticTraits< int32_t >", "structxpcc_1_1_arithmetic_traits_3_01int32__t_01_4.html", null ],
    [ "xpcc::ArithmeticTraits< int64_t >", "structxpcc_1_1_arithmetic_traits_3_01int64__t_01_4.html", null ],
    [ "xpcc::ArithmeticTraits< signed char >", "structxpcc_1_1_arithmetic_traits_3_01signed_01char_01_4.html", null ],
    [ "xpcc::ArithmeticTraits< uint16_t >", "structxpcc_1_1_arithmetic_traits_3_01uint16__t_01_4.html", null ],
    [ "xpcc::ArithmeticTraits< uint32_t >", "structxpcc_1_1_arithmetic_traits_3_01uint32__t_01_4.html", null ],
    [ "xpcc::ArithmeticTraits< uint64_t >", "structxpcc_1_1_arithmetic_traits_3_01uint64__t_01_4.html", null ],
    [ "xpcc::ArithmeticTraits< unsigned char >", "structxpcc_1_1_arithmetic_traits_3_01unsigned_01char_01_4.html", null ],
    [ "xpcc::gui::AsyncEvent", "classxpcc_1_1gui_1_1_async_event.html", null ],
    [ "xpcc::stm32::fsmc::NorSram::AsynchronousTiming", "group__stm32f407vg__fsmc.html#structxpcc_1_1stm32_1_1fsmc_1_1_nor_sram_1_1_asynchronous_timing", null ],
    [ "xpcc::At45db0x1d< Spi, Cs >", "classxpcc_1_1_at45db0x1d.html", null ],
    [ "xpcc::BackendInterface", "classxpcc_1_1_backend_interface.html", [
      [ "xpcc::CanConnector< Driver >", "classxpcc_1_1_can_connector.html", null ],
      [ "xpcc::TipcConnector", "classxpcc_1_1_tipc_connector.html", null ]
    ] ],
    [ "xpcc::stm32::BasicTimer", "classxpcc_1_1stm32_1_1_basic_timer.html", [
      [ "xpcc::stm32::GeneralPurposeTimer", "classxpcc_1_1stm32_1_1_general_purpose_timer.html", [
        [ "xpcc::stm32::AdvancedControlTimer", "classxpcc_1_1stm32_1_1_advanced_control_timer.html", [
          [ "xpcc::stm32::Timer1", "classxpcc_1_1stm32_1_1_timer1.html", null ],
          [ "xpcc::stm32::Timer8", "classxpcc_1_1stm32_1_1_timer8.html", null ]
        ] ],
        [ "xpcc::stm32::Timer10", "classxpcc_1_1stm32_1_1_timer10.html", null ],
        [ "xpcc::stm32::Timer11", "classxpcc_1_1stm32_1_1_timer11.html", null ],
        [ "xpcc::stm32::Timer12", "classxpcc_1_1stm32_1_1_timer12.html", null ],
        [ "xpcc::stm32::Timer13", "classxpcc_1_1stm32_1_1_timer13.html", null ],
        [ "xpcc::stm32::Timer14", "classxpcc_1_1stm32_1_1_timer14.html", null ],
        [ "xpcc::stm32::Timer2", "classxpcc_1_1stm32_1_1_timer2.html", null ],
        [ "xpcc::stm32::Timer3", "classxpcc_1_1stm32_1_1_timer3.html", null ],
        [ "xpcc::stm32::Timer4", "classxpcc_1_1stm32_1_1_timer4.html", null ],
        [ "xpcc::stm32::Timer5", "classxpcc_1_1stm32_1_1_timer5.html", null ],
        [ "xpcc::stm32::Timer9", "classxpcc_1_1stm32_1_1_timer9.html", null ]
      ] ],
      [ "xpcc::stm32::Timer6", "classxpcc_1_1stm32_1_1_timer6.html", null ],
      [ "xpcc::stm32::Timer7", "classxpcc_1_1stm32_1_1_timer7.html", null ]
    ] ],
    [ "xpcc::BitbangMemoryInterface< PORT, CS, CD, WR >", "classxpcc_1_1_bitbang_memory_interface.html", null ],
    [ "xpcc::BlockAllocator< T, BLOCK_SIZE >", "classxpcc_1_1_block_allocator.html", null ],
    [ "xpcc::bmp085", "structxpcc_1_1bmp085.html", [
      [ "xpcc::Bmp085< I2cMaster >", "classxpcc_1_1_bmp085.html", null ]
    ] ],
    [ "xpcc::BoundedDeque< T, N >", "classxpcc_1_1_bounded_deque.html", null ],
    [ "xpcc::Button< PIN >", "classxpcc_1_1_button.html", null ],
    [ "xpcc::ButtonGroup< T >", "classxpcc_1_1_button_group.html", null ],
    [ "xpcc::bmp085::Calibration", "structxpcc_1_1bmp085.html#structxpcc_1_1bmp085_1_1_calibration", null ],
    [ "xpcc::amnb::Callable", "group__amnb.html#structxpcc_1_1amnb_1_1_callable", null ],
    [ "xpcc::rpr::Callable", "structxpcc_1_1rpr_1_1_callable.html", null ],
    [ "xpcc::sab::Callable", "group__sab.html#structxpcc_1_1sab_1_1_callable", null ],
    [ "xpcc::stm32::TypeId::Can1Rx", "structxpcc_1_1stm32_1_1_type_id_1_1_can1_rx.html", null ],
    [ "xpcc::stm32::TypeId::Can1Tx", "structxpcc_1_1stm32_1_1_type_id_1_1_can1_tx.html", null ],
    [ "xpcc::stm32::TypeId::Can2Rx", "structxpcc_1_1stm32_1_1_type_id_1_1_can2_rx.html", null ],
    [ "xpcc::stm32::TypeId::Can2Tx", "structxpcc_1_1stm32_1_1_type_id_1_1_can2_tx.html", null ],
    [ "xpcc::CanBitTiming< Clk, Bitrate >", "classxpcc_1_1_can_bit_timing.html", null ],
    [ "xpcc::CanConnectorBase", "classxpcc_1_1_can_connector_base.html", [
      [ "xpcc::CanConnector< Driver >", "classxpcc_1_1_can_connector.html", null ]
    ] ],
    [ "xpcc::lpc::CanFilter", "classxpcc_1_1lpc_1_1_can_filter.html", null ],
    [ "xpcc::stm32::CanFilter", "classxpcc_1_1stm32_1_1_can_filter.html", null ],
    [ "xpcc::CanLawicelFormatter", "classxpcc_1_1_can_lawicel_formatter.html", null ],
    [ "xpcc::stm32::TypeId::CanRx", "structxpcc_1_1stm32_1_1_type_id_1_1_can_rx.html", null ],
    [ "xpcc::stm32::TypeId::CanTx", "structxpcc_1_1stm32_1_1_type_id_1_1_can_tx.html", null ],
    [ "xpcc::ChoiceMenuEntry", "classxpcc_1_1_choice_menu_entry.html", null ],
    [ "xpcc::Circle2D< T >", "classxpcc_1_1_circle2_d.html", null ],
    [ "xpcc::amnb::Clock", "classxpcc_1_1amnb_1_1_clock.html", null ],
    [ "xpcc::Clock", "classxpcc_1_1_clock.html", null ],
    [ "xpcc::stm32::ClockControl", "classxpcc_1_1stm32_1_1_clock_control.html", null ],
    [ "xpcc::ClockDummy", "classxpcc_1_1_clock_dummy.html", null ],
    [ "xpcc::stm32::TypeId::ClockOutput", "structxpcc_1_1stm32_1_1_type_id_1_1_clock_output.html", null ],
    [ "xpcc::lpc::TypeId::ClockOutput", "structxpcc_1_1lpc_1_1_type_id_1_1_clock_output.html", null ],
    [ "xpcc::stm32::TypeId::ClockOutput1", "structxpcc_1_1stm32_1_1_type_id_1_1_clock_output1.html", null ],
    [ "xpcc::stm32::ClockOutput1", "classxpcc_1_1stm32_1_1_clock_output1.html", null ],
    [ "xpcc::stm32::ClockOutput2", "classxpcc_1_1stm32_1_1_clock_output2.html", null ],
    [ "xpcc::stm32::TypeId::ClockOutput2", "structxpcc_1_1stm32_1_1_type_id_1_1_clock_output2.html", null ],
    [ "xpcc::glcd::Color", "classxpcc_1_1glcd_1_1_color.html", null ],
    [ "xpcc::gui::ColorPalette", "classxpcc_1_1gui_1_1_color_palette.html", null ],
    [ "xpcc::Communicatable", "classxpcc_1_1_communicatable.html", [
      [ "xpcc::AbstractComponent", "classxpcc_1_1_abstract_component.html", null ],
      [ "xpcc::CommunicatableTask", "classxpcc_1_1_communicatable_task.html", null ],
      [ "xpcc::CommunicatingView", "classxpcc_1_1_communicating_view.html", null ],
      [ "xpcc::Communicator", "classxpcc_1_1_communicator.html", null ]
    ] ],
    [ "xpcc::BoundedDeque< T, N >::const_iterator", "classxpcc_1_1_bounded_deque_1_1const__iterator.html", null ],
    [ "xpcc::DoublyLinkedList< T, Allocator >::const_iterator", "classxpcc_1_1_doubly_linked_list_1_1const__iterator.html", null ],
    [ "xpcc::DynamicArray< T, Allocator >::const_iterator", "classxpcc_1_1_dynamic_array_1_1const__iterator.html", null ],
    [ "xpcc::LinkedList< T, Allocator >::const_iterator", "classxpcc_1_1_linked_list_1_1const__iterator.html", null ],
    [ "xpcc::atomic::Container< T >", "classxpcc_1_1atomic_1_1_container.html", null ],
    [ "unittest::Controller", "classunittest_1_1_controller.html", null ],
    [ "xpcc::tmp::Conversion< T, U >", "group__tmp.html#classxpcc_1_1tmp_1_1_conversion", null ],
    [ "xpcc::tmp::Conversion< T, T >", "group__tmp.html#structxpcc_1_1tmp_1_1_conversion_3_01_t_00_01_t_01_4", null ],
    [ "xpcc::tmp::Conversion< T, void >", "group__tmp.html#structxpcc_1_1tmp_1_1_conversion_3_01_t_00_01void_01_4", null ],
    [ "xpcc::tmp::Conversion< void, T >", "group__tmp.html#structxpcc_1_1tmp_1_1_conversion_3_01void_00_01_t_01_4", null ],
    [ "xpcc::tmp::Conversion< void, void >", "group__tmp.html#structxpcc_1_1tmp_1_1_conversion_3_01void_00_01void_01_4", null ],
    [ "xpcc::ad7280a::ConversionValue", "structxpcc_1_1ad7280a_1_1_conversion_value.html", null ],
    [ "xpcc::cortex::Core", "classxpcc_1_1cortex_1_1_core.html", null ],
    [ "unittest::CountType", "classunittest_1_1_count_type.html", null ],
    [ "xpcc::cortex::CycleCounter", "classxpcc_1_1cortex_1_1_cycle_counter.html", null ],
    [ "xpcc::hmc58x3::Data", "structxpcc_1_1hmc58x3_1_1_data.html", null ],
    [ "xpcc::hmc6343::Data", "structxpcc_1_1hmc6343_1_1_data.html", null ],
    [ "xpcc::itg3200::Data", "structxpcc_1_1itg3200_1_1_data.html", null ],
    [ "xpcc::l3gd20::Data", "structxpcc_1_1l3gd20_1_1_data.html", null ],
    [ "xpcc::lis302dl::Data", "structxpcc_1_1lis302dl_1_1_data.html", null ],
    [ "xpcc::lis3dsh::Data", "structxpcc_1_1lis3dsh_1_1_data.html", null ],
    [ "xpcc::lsm303a::Data", "structxpcc_1_1lsm303a_1_1_data.html", null ],
    [ "xpcc::vl6180::Data", "structxpcc_1_1vl6180_1_1_data.html", null ],
    [ "xpcc::bmp085::Data", "structxpcc_1_1bmp085_1_1_data.html", null ],
    [ "xpcc::hclax::Data", "structxpcc_1_1hclax_1_1_data.html", null ],
    [ "xpcc::lm75::Data", "structxpcc_1_1lm75_1_1_data.html", null ],
    [ "xpcc::tmp102::Data", "structxpcc_1_1tmp102_1_1_data.html", null ],
    [ "xpcc::Tcs3414< I2cMaster >::Data.__unnamed__", "group__driver__other.html#structxpcc_1_1_tcs3414_1_1_data_8____unnamed____", null ],
    [ "xpcc::Date", "classxpcc_1_1_date.html", null ],
    [ "xpcc::filter::Debounce< T >", "classxpcc_1_1filter_1_1_debounce.html", null ],
    [ "xpcc::log::DefaultStyle", "classxpcc_1_1log_1_1_default_style.html", null ],
    [ "xpcc::gui::Dimension", "structxpcc_1_1gui_1_1_dimension.html", null ],
    [ "xpcc::fat::Directory", "classxpcc_1_1fat_1_1_directory.html", null ],
    [ "xpcc::Dispatcher", "classxpcc_1_1_dispatcher.html", null ],
    [ "xpcc::stm32::Dma1", "classxpcc_1_1stm32_1_1_dma1.html", null ],
    [ "xpcc::stm32::Dma2", "classxpcc_1_1stm32_1_1_dma2.html", null ],
    [ "xpcc::stm32::DmaBase", "classxpcc_1_1stm32_1_1_dma_base.html", [
      [ "xpcc::stm32::Dma1::Stream0", "classxpcc_1_1stm32_1_1_dma1_1_1_stream0.html", null ],
      [ "xpcc::stm32::Dma1::Stream1", "classxpcc_1_1stm32_1_1_dma1_1_1_stream1.html", null ],
      [ "xpcc::stm32::Dma1::Stream2", "classxpcc_1_1stm32_1_1_dma1_1_1_stream2.html", null ],
      [ "xpcc::stm32::Dma1::Stream3", "classxpcc_1_1stm32_1_1_dma1_1_1_stream3.html", null ],
      [ "xpcc::stm32::Dma1::Stream4", "classxpcc_1_1stm32_1_1_dma1_1_1_stream4.html", null ],
      [ "xpcc::stm32::Dma1::Stream5", "classxpcc_1_1stm32_1_1_dma1_1_1_stream5.html", null ],
      [ "xpcc::stm32::Dma1::Stream6", "classxpcc_1_1stm32_1_1_dma1_1_1_stream6.html", null ],
      [ "xpcc::stm32::Dma1::Stream7", "classxpcc_1_1stm32_1_1_dma1_1_1_stream7.html", null ],
      [ "xpcc::stm32::Dma2::Stream0", "classxpcc_1_1stm32_1_1_dma2_1_1_stream0.html", null ],
      [ "xpcc::stm32::Dma2::Stream1", "classxpcc_1_1stm32_1_1_dma2_1_1_stream1.html", null ],
      [ "xpcc::stm32::Dma2::Stream2", "classxpcc_1_1stm32_1_1_dma2_1_1_stream2.html", null ],
      [ "xpcc::stm32::Dma2::Stream3", "classxpcc_1_1stm32_1_1_dma2_1_1_stream3.html", null ],
      [ "xpcc::stm32::Dma2::Stream4", "classxpcc_1_1stm32_1_1_dma2_1_1_stream4.html", null ],
      [ "xpcc::stm32::Dma2::Stream5", "classxpcc_1_1stm32_1_1_dma2_1_1_stream5.html", null ],
      [ "xpcc::stm32::Dma2::Stream6", "classxpcc_1_1stm32_1_1_dma2_1_1_stream6.html", null ],
      [ "xpcc::stm32::Dma2::Stream7", "classxpcc_1_1stm32_1_1_dma2_1_1_stream7.html", null ]
    ] ],
    [ "xpcc::DoublyLinkedList< T, Allocator >", "classxpcc_1_1_doubly_linked_list.html", null ],
    [ "xpcc::DoublyLinkedList< ChoiceMenuEntry >", "classxpcc_1_1_doubly_linked_list.html", null ],
    [ "xpcc::DoublyLinkedList< MenuEntry >", "classxpcc_1_1_doubly_linked_list.html", null ],
    [ "xpcc::ds1631", "structxpcc_1_1ds1631.html", [
      [ "xpcc::Ds1631< I2cMaster >", "classxpcc_1_1_ds1631.html", null ]
    ] ],
    [ "xpcc::Ds18b20< OneWire >", "classxpcc_1_1_ds18b20.html", null ],
    [ "xpcc::DynamicArray< T, Allocator >", "classxpcc_1_1_dynamic_array.html", null ],
    [ "xpcc::DynamicArray< Widget * >", "classxpcc_1_1_dynamic_array.html", null ],
    [ "xpcc::DynamicArray< xpcc::Vector< T, 2 > >", "classxpcc_1_1_dynamic_array.html", null ],
    [ "xpcc::tmp::EnableIfCondition< B, T >", "group__tmp.html#structxpcc_1_1tmp_1_1_enable_if_condition", null ],
    [ "xpcc::tmp::EnableIfCondition< Conditional::value, T >", "group__tmp.html", [
      [ "xpcc::tmp::EnableIf< Conditional, T >", "structxpcc_1_1tmp_1_1_enable_if.html", null ]
    ] ],
    [ "xpcc::tmp::EnableIfCondition< false, T >", "group__tmp.html#structxpcc_1_1tmp_1_1_enable_if_condition_3_01false_00_01_t_01_4", null ],
    [ "xpcc::rpr::Error", "structxpcc_1_1rpr_1_1_error.html", null ],
    [ "xpcc::amnb::ErrorHandler", "structxpcc_1_1amnb_1_1_error_handler.html", null ],
    [ "xpcc::rpr::ErrorMessage", "structxpcc_1_1rpr_1_1_error_message.html", null ],
    [ "xpcc::ErrorReport", "classxpcc_1_1_error_report.html", null ],
    [ "xpcc::lpc::CanFilter::ExtendedFilterMask", "structxpcc_1_1lpc_1_1_can_filter_1_1_extended_filter_mask.html", null ],
    [ "xpcc::stm32::CanFilter::ExtendedFilterMask", "structxpcc_1_1stm32_1_1_can_filter_1_1_extended_filter_mask.html", null ],
    [ "xpcc::stm32::CanFilter::ExtendedFilterMaskShort", "structxpcc_1_1stm32_1_1_can_filter_1_1_extended_filter_mask_short.html", null ],
    [ "xpcc::lpc::CanFilter::ExtendedIdentifier", "structxpcc_1_1lpc_1_1_can_filter_1_1_extended_identifier.html", null ],
    [ "xpcc::stm32::CanFilter::ExtendedIdentifier", "structxpcc_1_1stm32_1_1_can_filter_1_1_extended_identifier.html", null ],
    [ "xpcc::stm32::CanFilter::ExtendedIdentifierShort", "structxpcc_1_1stm32_1_1_can_filter_1_1_extended_identifier_short.html", null ],
    [ "xpcc::lpc::TypeId::ExternalClock", "structxpcc_1_1lpc_1_1_type_id_1_1_external_clock.html", null ],
    [ "xpcc::stm32::TypeId::ExternalClock", "structxpcc_1_1stm32_1_1_type_id_1_1_external_clock.html", null ],
    [ "xpcc::stm32::ExternalClock< InputFrequency >", "classxpcc_1_1stm32_1_1_external_clock.html", null ],
    [ "xpcc::lpc::TypeId::ExternalCrystal", "structxpcc_1_1lpc_1_1_type_id_1_1_external_crystal.html", null ],
    [ "xpcc::stm32::ExternalCrystal< InputFrequency >", "classxpcc_1_1stm32_1_1_external_crystal.html", null ],
    [ "xpcc::stm32::TypeId::ExternalCrystal", "structxpcc_1_1stm32_1_1_type_id_1_1_external_crystal.html", null ],
    [ "xpcc::ui::FastRamp< T >", "classxpcc_1_1ui_1_1_fast_ramp.html", null ],
    [ "xpcc::ui::FastRamp< uint8_t >", "classxpcc_1_1ui_1_1_fast_ramp.html", null ],
    [ "xpcc::fat::File", "classxpcc_1_1fat_1_1_file.html", null ],
    [ "xpcc::fat::FileInfo", "classxpcc_1_1fat_1_1_file_info.html", null ],
    [ "xpcc::fat::FileSystem", "classxpcc_1_1fat_1_1_file_system.html", null ],
    [ "xpcc::filter::Fir< T, N, BLOCK_SIZE, ScaleFactor >", "classxpcc_1_1filter_1_1_fir.html", null ],
    [ "xpcc::atomic::Flag", "classxpcc_1_1atomic_1_1_flag.html", null ],
    [ "xpcc::can::Message::Flags", "structxpcc_1_1can_1_1_message_1_1_flags.html", null ],
    [ "xpcc::accessor::Flash< T >", "classxpcc_1_1accessor_1_1_flash.html", null ],
    [ "xpcc::accessor::Flash< char >", "classxpcc_1_1accessor_1_1_flash.html", null ],
    [ "xpcc::accessor::Flash< uint8_t >", "classxpcc_1_1accessor_1_1_flash.html", null ],
    [ "xpcc::accessor::Flash< xpcc::amnb::Action >", "classxpcc_1_1accessor_1_1_flash.html", null ],
    [ "xpcc::accessor::Flash< xpcc::amnb::ErrorHandler >", "classxpcc_1_1accessor_1_1_flash.html", null ],
    [ "xpcc::accessor::Flash< xpcc::amnb::Listener >", "classxpcc_1_1accessor_1_1_flash.html", null ],
    [ "xpcc::accessor::Flash< xpcc::rpr::Error >", "classxpcc_1_1accessor_1_1_flash.html", null ],
    [ "xpcc::accessor::Flash< xpcc::rpr::Listener >", "classxpcc_1_1accessor_1_1_flash.html", null ],
    [ "xpcc::accessor::Flash< xpcc::sab::Action >", "classxpcc_1_1accessor_1_1_flash.html", null ],
    [ "xpcc::Nrf24Data< Nrf24Phy >::Frame", "group__nrf24.html#structxpcc_1_1_nrf24_data_1_1_frame", null ],
    [ "xpcc::stm32::Fsmc", "classxpcc_1_1stm32_1_1_fsmc.html", null ],
    [ "xpcc::stm32::TypeId::FsmcA0", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_a0.html", null ],
    [ "xpcc::stm32::TypeId::FsmcA1", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_a1.html", null ],
    [ "xpcc::stm32::TypeId::FsmcA10", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_a10.html", null ],
    [ "xpcc::stm32::TypeId::FsmcA11", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_a11.html", null ],
    [ "xpcc::stm32::TypeId::FsmcA12", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_a12.html", null ],
    [ "xpcc::stm32::TypeId::FsmcA13", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_a13.html", null ],
    [ "xpcc::stm32::TypeId::FsmcA14", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_a14.html", null ],
    [ "xpcc::stm32::TypeId::FsmcA15", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_a15.html", null ],
    [ "xpcc::stm32::TypeId::FsmcA16", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_a16.html", null ],
    [ "xpcc::stm32::TypeId::FsmcA17", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_a17.html", null ],
    [ "xpcc::stm32::TypeId::FsmcA18", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_a18.html", null ],
    [ "xpcc::stm32::TypeId::FsmcA19", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_a19.html", null ],
    [ "xpcc::stm32::TypeId::FsmcA2", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_a2.html", null ],
    [ "xpcc::stm32::TypeId::FsmcA20", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_a20.html", null ],
    [ "xpcc::stm32::TypeId::FsmcA21", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_a21.html", null ],
    [ "xpcc::stm32::TypeId::FsmcA22", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_a22.html", null ],
    [ "xpcc::stm32::TypeId::FsmcA23", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_a23.html", null ],
    [ "xpcc::stm32::TypeId::FsmcA24", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_a24.html", null ],
    [ "xpcc::stm32::TypeId::FsmcA25", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_a25.html", null ],
    [ "xpcc::stm32::TypeId::FsmcA3", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_a3.html", null ],
    [ "xpcc::stm32::TypeId::FsmcA4", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_a4.html", null ],
    [ "xpcc::stm32::TypeId::FsmcA5", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_a5.html", null ],
    [ "xpcc::stm32::TypeId::FsmcA6", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_a6.html", null ],
    [ "xpcc::stm32::TypeId::FsmcA7", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_a7.html", null ],
    [ "xpcc::stm32::TypeId::FsmcA8", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_a8.html", null ],
    [ "xpcc::stm32::TypeId::FsmcA9", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_a9.html", null ],
    [ "xpcc::stm32::TypeId::FsmcAle", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_ale.html", null ],
    [ "xpcc::stm32::TypeId::FsmcCd", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_cd.html", null ],
    [ "xpcc::stm32::TypeId::FsmcCle", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_cle.html", null ],
    [ "xpcc::stm32::TypeId::FsmcClk", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_clk.html", null ],
    [ "xpcc::stm32::TypeId::FsmcD0", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_d0.html", null ],
    [ "xpcc::stm32::TypeId::FsmcD1", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_d1.html", null ],
    [ "xpcc::stm32::TypeId::FsmcD10", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_d10.html", null ],
    [ "xpcc::stm32::TypeId::FsmcD11", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_d11.html", null ],
    [ "xpcc::stm32::TypeId::FsmcD12", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_d12.html", null ],
    [ "xpcc::stm32::TypeId::FsmcD13", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_d13.html", null ],
    [ "xpcc::stm32::TypeId::FsmcD14", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_d14.html", null ],
    [ "xpcc::stm32::TypeId::FsmcD15", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_d15.html", null ],
    [ "xpcc::stm32::TypeId::FsmcD2", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_d2.html", null ],
    [ "xpcc::stm32::TypeId::FsmcD3", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_d3.html", null ],
    [ "xpcc::stm32::TypeId::FsmcD4", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_d4.html", null ],
    [ "xpcc::stm32::TypeId::FsmcD5", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_d5.html", null ],
    [ "xpcc::stm32::TypeId::FsmcD6", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_d6.html", null ],
    [ "xpcc::stm32::TypeId::FsmcD7", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_d7.html", null ],
    [ "xpcc::stm32::TypeId::FsmcD8", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_d8.html", null ],
    [ "xpcc::stm32::TypeId::FsmcD9", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_d9.html", null ],
    [ "xpcc::stm32::TypeId::FsmcInt2", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_int2.html", null ],
    [ "xpcc::stm32::TypeId::FsmcInt3", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_int3.html", null ],
    [ "xpcc::stm32::TypeId::FsmcIntr", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_intr.html", null ],
    [ "xpcc::stm32::fsmc::FsmcNand", "classxpcc_1_1stm32_1_1fsmc_1_1_fsmc_nand.html", null ],
    [ "xpcc::stm32::TypeId::FsmcNbl0", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_nbl0.html", null ],
    [ "xpcc::stm32::TypeId::FsmcNbl1", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_nbl1.html", null ],
    [ "xpcc::stm32::TypeId::FsmcNce2", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_nce2.html", null ],
    [ "xpcc::stm32::TypeId::FsmcNce3", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_nce3.html", null ],
    [ "xpcc::stm32::TypeId::FsmcNce4", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_nce4.html", null ],
    [ "xpcc::stm32::TypeId::FsmcNe1", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_ne1.html", null ],
    [ "xpcc::stm32::TypeId::FsmcNe2", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_ne2.html", null ],
    [ "xpcc::stm32::TypeId::FsmcNe3", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_ne3.html", null ],
    [ "xpcc::stm32::TypeId::FsmcNe4", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_ne4.html", null ],
    [ "xpcc::stm32::TypeId::FsmcNiord", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_niord.html", null ],
    [ "xpcc::stm32::TypeId::FsmcNios16", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_nios16.html", null ],
    [ "xpcc::stm32::TypeId::FsmcNiowr", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_niowr.html", null ],
    [ "xpcc::stm32::TypeId::FsmcNl", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_nl.html", null ],
    [ "xpcc::stm32::TypeId::FsmcNoe", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_noe.html", null ],
    [ "xpcc::stm32::TypeId::FsmcNreg", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_nreg.html", null ],
    [ "xpcc::stm32::TypeId::FsmcNwait", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_nwait.html", null ],
    [ "xpcc::stm32::TypeId::FsmcNwe", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_nwe.html", null ],
    [ "xpcc::stm32::fsmc::FsmcPcCard", "classxpcc_1_1stm32_1_1fsmc_1_1_fsmc_pc_card.html", null ],
    [ "xpcc::Ft245< PORT, RD, WR, RXF, TXE >", "classxpcc_1_1_ft245.html", null ],
    [ "xpcc::GenericPeriodicTimer< Clock, TimestampType >", "classxpcc_1_1_generic_periodic_timer.html", null ],
    [ "xpcc::GenericPeriodicTimer< ::xpcc::Clock, ShortTimestamp >", "classxpcc_1_1_generic_periodic_timer.html", null ],
    [ "xpcc::GenericTimeout< Clock, TimestampType >", "classxpcc_1_1_generic_timeout.html", null ],
    [ "xpcc::GenericTimeout< ::xpcc::Clock, ShortTimestamp >", "classxpcc_1_1_generic_timeout.html", null ],
    [ "xpcc::GenericTimeout< xpcc::amnb::xpcc::amnb::Clock >", "classxpcc_1_1_generic_timeout.html", null ],
    [ "xpcc::GenericTimeout< xpcc::Clock, TimestampType >", "classxpcc_1_1_generic_timeout.html", null ],
    [ "xpcc::GenericTimestamp< T >", "classxpcc_1_1_generic_timestamp.html", null ],
    [ "xpcc::GenericTimestamp< uint16_t >", "classxpcc_1_1_generic_timestamp.html", null ],
    [ "xpcc::GeometricTraits< T >", "structxpcc_1_1_geometric_traits.html", null ],
    [ "xpcc::GeometricTraits< double >", "structxpcc_1_1_geometric_traits_3_01double_01_4.html", null ],
    [ "xpcc::GeometricTraits< float >", "structxpcc_1_1_geometric_traits_3_01float_01_4.html", null ],
    [ "xpcc::GeometricTraits< int16_t >", "structxpcc_1_1_geometric_traits_3_01int16__t_01_4.html", null ],
    [ "xpcc::GeometricTraits< int32_t >", "structxpcc_1_1_geometric_traits_3_01int32__t_01_4.html", null ],
    [ "xpcc::GeometricTraits< int8_t >", "structxpcc_1_1_geometric_traits_3_01int8__t_01_4.html", null ],
    [ "xpcc::GeometricTraits< uint8_t >", "structxpcc_1_1_geometric_traits_3_01uint8__t_01_4.html", null ],
    [ "xpcc::Gpio", "structxpcc_1_1_gpio.html", [
      [ "xpcc::GpioInput", "classxpcc_1_1_gpio_input.html", [
        [ "xpcc::atmega::GpioInputB0", "structxpcc_1_1atmega_1_1_gpio_input_b0.html", null ],
        [ "xpcc::atmega::GpioInputB1", "structxpcc_1_1atmega_1_1_gpio_input_b1.html", null ],
        [ "xpcc::atmega::GpioInputB2", "structxpcc_1_1atmega_1_1_gpio_input_b2.html", null ],
        [ "xpcc::atmega::GpioInputB3", "structxpcc_1_1atmega_1_1_gpio_input_b3.html", null ],
        [ "xpcc::atmega::GpioInputB4", "structxpcc_1_1atmega_1_1_gpio_input_b4.html", null ],
        [ "xpcc::atmega::GpioInputB5", "structxpcc_1_1atmega_1_1_gpio_input_b5.html", null ],
        [ "xpcc::atmega::GpioInputB6", "structxpcc_1_1atmega_1_1_gpio_input_b6.html", null ],
        [ "xpcc::atmega::GpioInputB7", "structxpcc_1_1atmega_1_1_gpio_input_b7.html", null ],
        [ "xpcc::atmega::GpioInputC0", "structxpcc_1_1atmega_1_1_gpio_input_c0.html", null ],
        [ "xpcc::atmega::GpioInputC1", "structxpcc_1_1atmega_1_1_gpio_input_c1.html", null ],
        [ "xpcc::atmega::GpioInputC2", "structxpcc_1_1atmega_1_1_gpio_input_c2.html", null ],
        [ "xpcc::atmega::GpioInputC3", "structxpcc_1_1atmega_1_1_gpio_input_c3.html", null ],
        [ "xpcc::atmega::GpioInputC4", "structxpcc_1_1atmega_1_1_gpio_input_c4.html", null ],
        [ "xpcc::atmega::GpioInputC5", "structxpcc_1_1atmega_1_1_gpio_input_c5.html", null ],
        [ "xpcc::atmega::GpioInputC6", "structxpcc_1_1atmega_1_1_gpio_input_c6.html", null ],
        [ "xpcc::atmega::GpioInputD0", "structxpcc_1_1atmega_1_1_gpio_input_d0.html", null ],
        [ "xpcc::atmega::GpioInputD1", "structxpcc_1_1atmega_1_1_gpio_input_d1.html", null ],
        [ "xpcc::atmega::GpioInputD2", "structxpcc_1_1atmega_1_1_gpio_input_d2.html", null ],
        [ "xpcc::atmega::GpioInputD3", "structxpcc_1_1atmega_1_1_gpio_input_d3.html", null ],
        [ "xpcc::atmega::GpioInputD4", "structxpcc_1_1atmega_1_1_gpio_input_d4.html", null ],
        [ "xpcc::atmega::GpioInputD5", "structxpcc_1_1atmega_1_1_gpio_input_d5.html", null ],
        [ "xpcc::atmega::GpioInputD6", "structxpcc_1_1atmega_1_1_gpio_input_d6.html", null ],
        [ "xpcc::atmega::GpioInputD7", "structxpcc_1_1atmega_1_1_gpio_input_d7.html", null ],
        [ "xpcc::attiny::GpioInputB0", "structxpcc_1_1attiny_1_1_gpio_input_b0.html", null ],
        [ "xpcc::attiny::GpioInputB1", "structxpcc_1_1attiny_1_1_gpio_input_b1.html", null ],
        [ "xpcc::attiny::GpioInputB2", "structxpcc_1_1attiny_1_1_gpio_input_b2.html", null ],
        [ "xpcc::attiny::GpioInputB3", "structxpcc_1_1attiny_1_1_gpio_input_b3.html", null ],
        [ "xpcc::attiny::GpioInputB4", "structxpcc_1_1attiny_1_1_gpio_input_b4.html", null ],
        [ "xpcc::attiny::GpioInputB5", "structxpcc_1_1attiny_1_1_gpio_input_b5.html", null ],
        [ "xpcc::GpioIO", "classxpcc_1_1_gpio_i_o.html", [
          [ "xpcc::atmega::GpioB0", "structxpcc_1_1atmega_1_1_gpio_b0.html", null ],
          [ "xpcc::atmega::GpioB1", "structxpcc_1_1atmega_1_1_gpio_b1.html", null ],
          [ "xpcc::atmega::GpioB2", "structxpcc_1_1atmega_1_1_gpio_b2.html", null ],
          [ "xpcc::atmega::GpioB3", "structxpcc_1_1atmega_1_1_gpio_b3.html", null ],
          [ "xpcc::atmega::GpioB4", "structxpcc_1_1atmega_1_1_gpio_b4.html", null ],
          [ "xpcc::atmega::GpioB5", "structxpcc_1_1atmega_1_1_gpio_b5.html", null ],
          [ "xpcc::atmega::GpioB6", "structxpcc_1_1atmega_1_1_gpio_b6.html", null ],
          [ "xpcc::atmega::GpioB7", "structxpcc_1_1atmega_1_1_gpio_b7.html", null ],
          [ "xpcc::atmega::GpioC0", "structxpcc_1_1atmega_1_1_gpio_c0.html", null ],
          [ "xpcc::atmega::GpioC1", "structxpcc_1_1atmega_1_1_gpio_c1.html", null ],
          [ "xpcc::atmega::GpioC2", "structxpcc_1_1atmega_1_1_gpio_c2.html", null ],
          [ "xpcc::atmega::GpioC3", "structxpcc_1_1atmega_1_1_gpio_c3.html", null ],
          [ "xpcc::atmega::GpioC4", "structxpcc_1_1atmega_1_1_gpio_c4.html", null ],
          [ "xpcc::atmega::GpioC5", "structxpcc_1_1atmega_1_1_gpio_c5.html", null ],
          [ "xpcc::atmega::GpioC6", "structxpcc_1_1atmega_1_1_gpio_c6.html", null ],
          [ "xpcc::atmega::GpioD0", "structxpcc_1_1atmega_1_1_gpio_d0.html", null ],
          [ "xpcc::atmega::GpioD1", "structxpcc_1_1atmega_1_1_gpio_d1.html", null ],
          [ "xpcc::atmega::GpioD2", "structxpcc_1_1atmega_1_1_gpio_d2.html", null ],
          [ "xpcc::atmega::GpioD3", "structxpcc_1_1atmega_1_1_gpio_d3.html", null ],
          [ "xpcc::atmega::GpioD4", "structxpcc_1_1atmega_1_1_gpio_d4.html", null ],
          [ "xpcc::atmega::GpioD5", "structxpcc_1_1atmega_1_1_gpio_d5.html", null ],
          [ "xpcc::atmega::GpioD6", "structxpcc_1_1atmega_1_1_gpio_d6.html", null ],
          [ "xpcc::atmega::GpioD7", "structxpcc_1_1atmega_1_1_gpio_d7.html", null ],
          [ "xpcc::attiny::GpioB0", "structxpcc_1_1attiny_1_1_gpio_b0.html", null ],
          [ "xpcc::attiny::GpioB1", "structxpcc_1_1attiny_1_1_gpio_b1.html", null ],
          [ "xpcc::attiny::GpioB2", "structxpcc_1_1attiny_1_1_gpio_b2.html", null ],
          [ "xpcc::attiny::GpioB3", "structxpcc_1_1attiny_1_1_gpio_b3.html", null ],
          [ "xpcc::attiny::GpioB4", "structxpcc_1_1attiny_1_1_gpio_b4.html", null ],
          [ "xpcc::attiny::GpioB5", "structxpcc_1_1attiny_1_1_gpio_b5.html", null ],
          [ "xpcc::GpioExpanderPin< GpioExpander, expander, pin >", "classxpcc_1_1_gpio_expander_pin.html", null ],
          [ "xpcc::GpioUnused", "classxpcc_1_1_gpio_unused.html", null ],
          [ "xpcc::GpioUnused", "classxpcc_1_1_gpio_unused.html", null ],
          [ "xpcc::GpioUnused", "classxpcc_1_1_gpio_unused.html", null ],
          [ "xpcc::GpioUnused", "classxpcc_1_1_gpio_unused.html", null ],
          [ "xpcc::stm32::GpioA0", "structxpcc_1_1stm32_1_1_gpio_a0.html", null ],
          [ "xpcc::stm32::GpioA1", "structxpcc_1_1stm32_1_1_gpio_a1.html", null ],
          [ "xpcc::stm32::GpioA10", "structxpcc_1_1stm32_1_1_gpio_a10.html", null ],
          [ "xpcc::stm32::GpioA11", "structxpcc_1_1stm32_1_1_gpio_a11.html", null ],
          [ "xpcc::stm32::GpioA12", "structxpcc_1_1stm32_1_1_gpio_a12.html", null ],
          [ "xpcc::stm32::GpioA13", "structxpcc_1_1stm32_1_1_gpio_a13.html", null ],
          [ "xpcc::stm32::GpioA14", "structxpcc_1_1stm32_1_1_gpio_a14.html", null ],
          [ "xpcc::stm32::GpioA15", "structxpcc_1_1stm32_1_1_gpio_a15.html", null ],
          [ "xpcc::stm32::GpioA2", "structxpcc_1_1stm32_1_1_gpio_a2.html", null ],
          [ "xpcc::stm32::GpioA3", "structxpcc_1_1stm32_1_1_gpio_a3.html", null ],
          [ "xpcc::stm32::GpioA4", "structxpcc_1_1stm32_1_1_gpio_a4.html", null ],
          [ "xpcc::stm32::GpioA5", "structxpcc_1_1stm32_1_1_gpio_a5.html", null ],
          [ "xpcc::stm32::GpioA6", "structxpcc_1_1stm32_1_1_gpio_a6.html", null ],
          [ "xpcc::stm32::GpioA7", "structxpcc_1_1stm32_1_1_gpio_a7.html", null ],
          [ "xpcc::stm32::GpioA8", "structxpcc_1_1stm32_1_1_gpio_a8.html", null ],
          [ "xpcc::stm32::GpioA9", "structxpcc_1_1stm32_1_1_gpio_a9.html", null ],
          [ "xpcc::stm32::GpioB0", "structxpcc_1_1stm32_1_1_gpio_b0.html", null ],
          [ "xpcc::stm32::GpioB1", "structxpcc_1_1stm32_1_1_gpio_b1.html", null ],
          [ "xpcc::stm32::GpioB10", "structxpcc_1_1stm32_1_1_gpio_b10.html", null ],
          [ "xpcc::stm32::GpioB11", "structxpcc_1_1stm32_1_1_gpio_b11.html", null ],
          [ "xpcc::stm32::GpioB12", "structxpcc_1_1stm32_1_1_gpio_b12.html", null ],
          [ "xpcc::stm32::GpioB13", "structxpcc_1_1stm32_1_1_gpio_b13.html", null ],
          [ "xpcc::stm32::GpioB14", "structxpcc_1_1stm32_1_1_gpio_b14.html", null ],
          [ "xpcc::stm32::GpioB15", "structxpcc_1_1stm32_1_1_gpio_b15.html", null ],
          [ "xpcc::stm32::GpioB2", "structxpcc_1_1stm32_1_1_gpio_b2.html", null ],
          [ "xpcc::stm32::GpioB3", "structxpcc_1_1stm32_1_1_gpio_b3.html", null ],
          [ "xpcc::stm32::GpioB4", "structxpcc_1_1stm32_1_1_gpio_b4.html", null ],
          [ "xpcc::stm32::GpioB5", "structxpcc_1_1stm32_1_1_gpio_b5.html", null ],
          [ "xpcc::stm32::GpioB6", "structxpcc_1_1stm32_1_1_gpio_b6.html", null ],
          [ "xpcc::stm32::GpioB7", "structxpcc_1_1stm32_1_1_gpio_b7.html", null ],
          [ "xpcc::stm32::GpioB8", "structxpcc_1_1stm32_1_1_gpio_b8.html", null ],
          [ "xpcc::stm32::GpioB9", "structxpcc_1_1stm32_1_1_gpio_b9.html", null ],
          [ "xpcc::stm32::GpioC0", "structxpcc_1_1stm32_1_1_gpio_c0.html", null ],
          [ "xpcc::stm32::GpioC1", "structxpcc_1_1stm32_1_1_gpio_c1.html", null ],
          [ "xpcc::stm32::GpioC10", "structxpcc_1_1stm32_1_1_gpio_c10.html", null ],
          [ "xpcc::stm32::GpioC11", "structxpcc_1_1stm32_1_1_gpio_c11.html", null ],
          [ "xpcc::stm32::GpioC12", "structxpcc_1_1stm32_1_1_gpio_c12.html", null ],
          [ "xpcc::stm32::GpioC13", "structxpcc_1_1stm32_1_1_gpio_c13.html", null ],
          [ "xpcc::stm32::GpioC14", "structxpcc_1_1stm32_1_1_gpio_c14.html", null ],
          [ "xpcc::stm32::GpioC15", "structxpcc_1_1stm32_1_1_gpio_c15.html", null ],
          [ "xpcc::stm32::GpioC2", "structxpcc_1_1stm32_1_1_gpio_c2.html", null ],
          [ "xpcc::stm32::GpioC3", "structxpcc_1_1stm32_1_1_gpio_c3.html", null ],
          [ "xpcc::stm32::GpioC4", "structxpcc_1_1stm32_1_1_gpio_c4.html", null ],
          [ "xpcc::stm32::GpioC5", "structxpcc_1_1stm32_1_1_gpio_c5.html", null ],
          [ "xpcc::stm32::GpioC6", "structxpcc_1_1stm32_1_1_gpio_c6.html", null ],
          [ "xpcc::stm32::GpioC7", "structxpcc_1_1stm32_1_1_gpio_c7.html", null ],
          [ "xpcc::stm32::GpioC8", "structxpcc_1_1stm32_1_1_gpio_c8.html", null ],
          [ "xpcc::stm32::GpioC9", "structxpcc_1_1stm32_1_1_gpio_c9.html", null ],
          [ "xpcc::stm32::GpioD0", "structxpcc_1_1stm32_1_1_gpio_d0.html", null ],
          [ "xpcc::stm32::GpioD1", "structxpcc_1_1stm32_1_1_gpio_d1.html", null ],
          [ "xpcc::stm32::GpioD10", "structxpcc_1_1stm32_1_1_gpio_d10.html", null ],
          [ "xpcc::stm32::GpioD11", "structxpcc_1_1stm32_1_1_gpio_d11.html", null ],
          [ "xpcc::stm32::GpioD12", "structxpcc_1_1stm32_1_1_gpio_d12.html", null ],
          [ "xpcc::stm32::GpioD13", "structxpcc_1_1stm32_1_1_gpio_d13.html", null ],
          [ "xpcc::stm32::GpioD14", "structxpcc_1_1stm32_1_1_gpio_d14.html", null ],
          [ "xpcc::stm32::GpioD15", "structxpcc_1_1stm32_1_1_gpio_d15.html", null ],
          [ "xpcc::stm32::GpioD2", "structxpcc_1_1stm32_1_1_gpio_d2.html", null ],
          [ "xpcc::stm32::GpioD3", "structxpcc_1_1stm32_1_1_gpio_d3.html", null ],
          [ "xpcc::stm32::GpioD4", "structxpcc_1_1stm32_1_1_gpio_d4.html", null ],
          [ "xpcc::stm32::GpioD5", "structxpcc_1_1stm32_1_1_gpio_d5.html", null ],
          [ "xpcc::stm32::GpioD6", "structxpcc_1_1stm32_1_1_gpio_d6.html", null ],
          [ "xpcc::stm32::GpioD7", "structxpcc_1_1stm32_1_1_gpio_d7.html", null ],
          [ "xpcc::stm32::GpioD8", "structxpcc_1_1stm32_1_1_gpio_d8.html", null ],
          [ "xpcc::stm32::GpioD9", "structxpcc_1_1stm32_1_1_gpio_d9.html", null ],
          [ "xpcc::stm32::GpioE0", "structxpcc_1_1stm32_1_1_gpio_e0.html", null ],
          [ "xpcc::stm32::GpioE1", "structxpcc_1_1stm32_1_1_gpio_e1.html", null ],
          [ "xpcc::stm32::GpioE10", "structxpcc_1_1stm32_1_1_gpio_e10.html", null ],
          [ "xpcc::stm32::GpioE11", "structxpcc_1_1stm32_1_1_gpio_e11.html", null ],
          [ "xpcc::stm32::GpioE12", "structxpcc_1_1stm32_1_1_gpio_e12.html", null ],
          [ "xpcc::stm32::GpioE13", "structxpcc_1_1stm32_1_1_gpio_e13.html", null ],
          [ "xpcc::stm32::GpioE14", "structxpcc_1_1stm32_1_1_gpio_e14.html", null ],
          [ "xpcc::stm32::GpioE15", "structxpcc_1_1stm32_1_1_gpio_e15.html", null ],
          [ "xpcc::stm32::GpioE2", "structxpcc_1_1stm32_1_1_gpio_e2.html", null ],
          [ "xpcc::stm32::GpioE3", "structxpcc_1_1stm32_1_1_gpio_e3.html", null ],
          [ "xpcc::stm32::GpioE4", "structxpcc_1_1stm32_1_1_gpio_e4.html", null ],
          [ "xpcc::stm32::GpioE5", "structxpcc_1_1stm32_1_1_gpio_e5.html", null ],
          [ "xpcc::stm32::GpioE6", "structxpcc_1_1stm32_1_1_gpio_e6.html", null ],
          [ "xpcc::stm32::GpioE7", "structxpcc_1_1stm32_1_1_gpio_e7.html", null ],
          [ "xpcc::stm32::GpioE8", "structxpcc_1_1stm32_1_1_gpio_e8.html", null ],
          [ "xpcc::stm32::GpioE9", "structxpcc_1_1stm32_1_1_gpio_e9.html", null ],
          [ "xpcc::stm32::GpioH0", "structxpcc_1_1stm32_1_1_gpio_h0.html", null ],
          [ "xpcc::stm32::GpioH1", "structxpcc_1_1stm32_1_1_gpio_h1.html", null ]
        ] ],
        [ "xpcc::stm32::GpioInputA0", "structxpcc_1_1stm32_1_1_gpio_input_a0.html", null ],
        [ "xpcc::stm32::GpioInputA1", "structxpcc_1_1stm32_1_1_gpio_input_a1.html", null ],
        [ "xpcc::stm32::GpioInputA10", "structxpcc_1_1stm32_1_1_gpio_input_a10.html", null ],
        [ "xpcc::stm32::GpioInputA11", "structxpcc_1_1stm32_1_1_gpio_input_a11.html", null ],
        [ "xpcc::stm32::GpioInputA12", "structxpcc_1_1stm32_1_1_gpio_input_a12.html", null ],
        [ "xpcc::stm32::GpioInputA13", "structxpcc_1_1stm32_1_1_gpio_input_a13.html", null ],
        [ "xpcc::stm32::GpioInputA14", "structxpcc_1_1stm32_1_1_gpio_input_a14.html", null ],
        [ "xpcc::stm32::GpioInputA15", "structxpcc_1_1stm32_1_1_gpio_input_a15.html", null ],
        [ "xpcc::stm32::GpioInputA2", "structxpcc_1_1stm32_1_1_gpio_input_a2.html", null ],
        [ "xpcc::stm32::GpioInputA3", "structxpcc_1_1stm32_1_1_gpio_input_a3.html", null ],
        [ "xpcc::stm32::GpioInputA4", "structxpcc_1_1stm32_1_1_gpio_input_a4.html", null ],
        [ "xpcc::stm32::GpioInputA5", "structxpcc_1_1stm32_1_1_gpio_input_a5.html", null ],
        [ "xpcc::stm32::GpioInputA6", "structxpcc_1_1stm32_1_1_gpio_input_a6.html", null ],
        [ "xpcc::stm32::GpioInputA7", "structxpcc_1_1stm32_1_1_gpio_input_a7.html", null ],
        [ "xpcc::stm32::GpioInputA8", "structxpcc_1_1stm32_1_1_gpio_input_a8.html", null ],
        [ "xpcc::stm32::GpioInputA9", "structxpcc_1_1stm32_1_1_gpio_input_a9.html", null ],
        [ "xpcc::stm32::GpioInputB0", "structxpcc_1_1stm32_1_1_gpio_input_b0.html", null ],
        [ "xpcc::stm32::GpioInputB1", "structxpcc_1_1stm32_1_1_gpio_input_b1.html", null ],
        [ "xpcc::stm32::GpioInputB10", "structxpcc_1_1stm32_1_1_gpio_input_b10.html", null ],
        [ "xpcc::stm32::GpioInputB11", "structxpcc_1_1stm32_1_1_gpio_input_b11.html", null ],
        [ "xpcc::stm32::GpioInputB12", "structxpcc_1_1stm32_1_1_gpio_input_b12.html", null ],
        [ "xpcc::stm32::GpioInputB13", "structxpcc_1_1stm32_1_1_gpio_input_b13.html", null ],
        [ "xpcc::stm32::GpioInputB14", "structxpcc_1_1stm32_1_1_gpio_input_b14.html", null ],
        [ "xpcc::stm32::GpioInputB15", "structxpcc_1_1stm32_1_1_gpio_input_b15.html", null ],
        [ "xpcc::stm32::GpioInputB2", "structxpcc_1_1stm32_1_1_gpio_input_b2.html", null ],
        [ "xpcc::stm32::GpioInputB3", "structxpcc_1_1stm32_1_1_gpio_input_b3.html", null ],
        [ "xpcc::stm32::GpioInputB4", "structxpcc_1_1stm32_1_1_gpio_input_b4.html", null ],
        [ "xpcc::stm32::GpioInputB5", "structxpcc_1_1stm32_1_1_gpio_input_b5.html", null ],
        [ "xpcc::stm32::GpioInputB6", "structxpcc_1_1stm32_1_1_gpio_input_b6.html", null ],
        [ "xpcc::stm32::GpioInputB7", "structxpcc_1_1stm32_1_1_gpio_input_b7.html", null ],
        [ "xpcc::stm32::GpioInputB8", "structxpcc_1_1stm32_1_1_gpio_input_b8.html", null ],
        [ "xpcc::stm32::GpioInputB9", "structxpcc_1_1stm32_1_1_gpio_input_b9.html", null ],
        [ "xpcc::stm32::GpioInputC0", "structxpcc_1_1stm32_1_1_gpio_input_c0.html", null ],
        [ "xpcc::stm32::GpioInputC1", "structxpcc_1_1stm32_1_1_gpio_input_c1.html", null ],
        [ "xpcc::stm32::GpioInputC10", "structxpcc_1_1stm32_1_1_gpio_input_c10.html", null ],
        [ "xpcc::stm32::GpioInputC11", "structxpcc_1_1stm32_1_1_gpio_input_c11.html", null ],
        [ "xpcc::stm32::GpioInputC12", "structxpcc_1_1stm32_1_1_gpio_input_c12.html", null ],
        [ "xpcc::stm32::GpioInputC13", "structxpcc_1_1stm32_1_1_gpio_input_c13.html", null ],
        [ "xpcc::stm32::GpioInputC14", "structxpcc_1_1stm32_1_1_gpio_input_c14.html", null ],
        [ "xpcc::stm32::GpioInputC15", "structxpcc_1_1stm32_1_1_gpio_input_c15.html", null ],
        [ "xpcc::stm32::GpioInputC2", "structxpcc_1_1stm32_1_1_gpio_input_c2.html", null ],
        [ "xpcc::stm32::GpioInputC3", "structxpcc_1_1stm32_1_1_gpio_input_c3.html", null ],
        [ "xpcc::stm32::GpioInputC4", "structxpcc_1_1stm32_1_1_gpio_input_c4.html", null ],
        [ "xpcc::stm32::GpioInputC5", "structxpcc_1_1stm32_1_1_gpio_input_c5.html", null ],
        [ "xpcc::stm32::GpioInputC6", "structxpcc_1_1stm32_1_1_gpio_input_c6.html", null ],
        [ "xpcc::stm32::GpioInputC7", "structxpcc_1_1stm32_1_1_gpio_input_c7.html", null ],
        [ "xpcc::stm32::GpioInputC8", "structxpcc_1_1stm32_1_1_gpio_input_c8.html", null ],
        [ "xpcc::stm32::GpioInputC9", "structxpcc_1_1stm32_1_1_gpio_input_c9.html", null ],
        [ "xpcc::stm32::GpioInputD0", "structxpcc_1_1stm32_1_1_gpio_input_d0.html", null ],
        [ "xpcc::stm32::GpioInputD1", "structxpcc_1_1stm32_1_1_gpio_input_d1.html", null ],
        [ "xpcc::stm32::GpioInputD10", "structxpcc_1_1stm32_1_1_gpio_input_d10.html", null ],
        [ "xpcc::stm32::GpioInputD11", "structxpcc_1_1stm32_1_1_gpio_input_d11.html", null ],
        [ "xpcc::stm32::GpioInputD12", "structxpcc_1_1stm32_1_1_gpio_input_d12.html", null ],
        [ "xpcc::stm32::GpioInputD13", "structxpcc_1_1stm32_1_1_gpio_input_d13.html", null ],
        [ "xpcc::stm32::GpioInputD14", "structxpcc_1_1stm32_1_1_gpio_input_d14.html", null ],
        [ "xpcc::stm32::GpioInputD15", "structxpcc_1_1stm32_1_1_gpio_input_d15.html", null ],
        [ "xpcc::stm32::GpioInputD2", "structxpcc_1_1stm32_1_1_gpio_input_d2.html", null ],
        [ "xpcc::stm32::GpioInputD3", "structxpcc_1_1stm32_1_1_gpio_input_d3.html", null ],
        [ "xpcc::stm32::GpioInputD4", "structxpcc_1_1stm32_1_1_gpio_input_d4.html", null ],
        [ "xpcc::stm32::GpioInputD5", "structxpcc_1_1stm32_1_1_gpio_input_d5.html", null ],
        [ "xpcc::stm32::GpioInputD6", "structxpcc_1_1stm32_1_1_gpio_input_d6.html", null ],
        [ "xpcc::stm32::GpioInputD7", "structxpcc_1_1stm32_1_1_gpio_input_d7.html", null ],
        [ "xpcc::stm32::GpioInputD8", "structxpcc_1_1stm32_1_1_gpio_input_d8.html", null ],
        [ "xpcc::stm32::GpioInputD9", "structxpcc_1_1stm32_1_1_gpio_input_d9.html", null ],
        [ "xpcc::stm32::GpioInputE0", "structxpcc_1_1stm32_1_1_gpio_input_e0.html", null ],
        [ "xpcc::stm32::GpioInputE1", "structxpcc_1_1stm32_1_1_gpio_input_e1.html", null ],
        [ "xpcc::stm32::GpioInputE10", "structxpcc_1_1stm32_1_1_gpio_input_e10.html", null ],
        [ "xpcc::stm32::GpioInputE11", "structxpcc_1_1stm32_1_1_gpio_input_e11.html", null ],
        [ "xpcc::stm32::GpioInputE12", "structxpcc_1_1stm32_1_1_gpio_input_e12.html", null ],
        [ "xpcc::stm32::GpioInputE13", "structxpcc_1_1stm32_1_1_gpio_input_e13.html", null ],
        [ "xpcc::stm32::GpioInputE14", "structxpcc_1_1stm32_1_1_gpio_input_e14.html", null ],
        [ "xpcc::stm32::GpioInputE15", "structxpcc_1_1stm32_1_1_gpio_input_e15.html", null ],
        [ "xpcc::stm32::GpioInputE2", "structxpcc_1_1stm32_1_1_gpio_input_e2.html", null ],
        [ "xpcc::stm32::GpioInputE3", "structxpcc_1_1stm32_1_1_gpio_input_e3.html", null ],
        [ "xpcc::stm32::GpioInputE4", "structxpcc_1_1stm32_1_1_gpio_input_e4.html", null ],
        [ "xpcc::stm32::GpioInputE5", "structxpcc_1_1stm32_1_1_gpio_input_e5.html", null ],
        [ "xpcc::stm32::GpioInputE6", "structxpcc_1_1stm32_1_1_gpio_input_e6.html", null ],
        [ "xpcc::stm32::GpioInputE7", "structxpcc_1_1stm32_1_1_gpio_input_e7.html", null ],
        [ "xpcc::stm32::GpioInputE8", "structxpcc_1_1stm32_1_1_gpio_input_e8.html", null ],
        [ "xpcc::stm32::GpioInputE9", "structxpcc_1_1stm32_1_1_gpio_input_e9.html", null ],
        [ "xpcc::stm32::GpioInputH0", "structxpcc_1_1stm32_1_1_gpio_input_h0.html", null ],
        [ "xpcc::stm32::GpioInputH1", "structxpcc_1_1stm32_1_1_gpio_input_h1.html", null ]
      ] ],
      [ "xpcc::GpioOutput", "classxpcc_1_1_gpio_output.html", [
        [ "xpcc::atmega::GpioOutputB0", "structxpcc_1_1atmega_1_1_gpio_output_b0.html", null ],
        [ "xpcc::atmega::GpioOutputB1", "structxpcc_1_1atmega_1_1_gpio_output_b1.html", null ],
        [ "xpcc::atmega::GpioOutputB2", "structxpcc_1_1atmega_1_1_gpio_output_b2.html", null ],
        [ "xpcc::atmega::GpioOutputB3", "structxpcc_1_1atmega_1_1_gpio_output_b3.html", null ],
        [ "xpcc::atmega::GpioOutputB4", "structxpcc_1_1atmega_1_1_gpio_output_b4.html", null ],
        [ "xpcc::atmega::GpioOutputB5", "structxpcc_1_1atmega_1_1_gpio_output_b5.html", null ],
        [ "xpcc::atmega::GpioOutputB6", "structxpcc_1_1atmega_1_1_gpio_output_b6.html", null ],
        [ "xpcc::atmega::GpioOutputB7", "structxpcc_1_1atmega_1_1_gpio_output_b7.html", null ],
        [ "xpcc::atmega::GpioOutputC0", "structxpcc_1_1atmega_1_1_gpio_output_c0.html", null ],
        [ "xpcc::atmega::GpioOutputC1", "structxpcc_1_1atmega_1_1_gpio_output_c1.html", null ],
        [ "xpcc::atmega::GpioOutputC2", "structxpcc_1_1atmega_1_1_gpio_output_c2.html", null ],
        [ "xpcc::atmega::GpioOutputC3", "structxpcc_1_1atmega_1_1_gpio_output_c3.html", null ],
        [ "xpcc::atmega::GpioOutputC4", "structxpcc_1_1atmega_1_1_gpio_output_c4.html", null ],
        [ "xpcc::atmega::GpioOutputC5", "structxpcc_1_1atmega_1_1_gpio_output_c5.html", null ],
        [ "xpcc::atmega::GpioOutputC6", "structxpcc_1_1atmega_1_1_gpio_output_c6.html", null ],
        [ "xpcc::atmega::GpioOutputD0", "structxpcc_1_1atmega_1_1_gpio_output_d0.html", null ],
        [ "xpcc::atmega::GpioOutputD1", "structxpcc_1_1atmega_1_1_gpio_output_d1.html", null ],
        [ "xpcc::atmega::GpioOutputD2", "structxpcc_1_1atmega_1_1_gpio_output_d2.html", null ],
        [ "xpcc::atmega::GpioOutputD3", "structxpcc_1_1atmega_1_1_gpio_output_d3.html", null ],
        [ "xpcc::atmega::GpioOutputD4", "structxpcc_1_1atmega_1_1_gpio_output_d4.html", null ],
        [ "xpcc::atmega::GpioOutputD5", "structxpcc_1_1atmega_1_1_gpio_output_d5.html", null ],
        [ "xpcc::atmega::GpioOutputD6", "structxpcc_1_1atmega_1_1_gpio_output_d6.html", null ],
        [ "xpcc::atmega::GpioOutputD7", "structxpcc_1_1atmega_1_1_gpio_output_d7.html", null ],
        [ "xpcc::attiny::GpioOutputB0", "structxpcc_1_1attiny_1_1_gpio_output_b0.html", null ],
        [ "xpcc::attiny::GpioOutputB1", "structxpcc_1_1attiny_1_1_gpio_output_b1.html", null ],
        [ "xpcc::attiny::GpioOutputB2", "structxpcc_1_1attiny_1_1_gpio_output_b2.html", null ],
        [ "xpcc::attiny::GpioOutputB3", "structxpcc_1_1attiny_1_1_gpio_output_b3.html", null ],
        [ "xpcc::attiny::GpioOutputB4", "structxpcc_1_1attiny_1_1_gpio_output_b4.html", null ],
        [ "xpcc::attiny::GpioOutputB5", "structxpcc_1_1attiny_1_1_gpio_output_b5.html", null ],
        [ "xpcc::GpioIO", "classxpcc_1_1_gpio_i_o.html", null ],
        [ "xpcc::stm32::GpioOutputA0", "structxpcc_1_1stm32_1_1_gpio_output_a0.html", null ],
        [ "xpcc::stm32::GpioOutputA1", "structxpcc_1_1stm32_1_1_gpio_output_a1.html", null ],
        [ "xpcc::stm32::GpioOutputA10", "structxpcc_1_1stm32_1_1_gpio_output_a10.html", null ],
        [ "xpcc::stm32::GpioOutputA11", "structxpcc_1_1stm32_1_1_gpio_output_a11.html", null ],
        [ "xpcc::stm32::GpioOutputA12", "structxpcc_1_1stm32_1_1_gpio_output_a12.html", null ],
        [ "xpcc::stm32::GpioOutputA13", "structxpcc_1_1stm32_1_1_gpio_output_a13.html", null ],
        [ "xpcc::stm32::GpioOutputA14", "structxpcc_1_1stm32_1_1_gpio_output_a14.html", null ],
        [ "xpcc::stm32::GpioOutputA15", "structxpcc_1_1stm32_1_1_gpio_output_a15.html", null ],
        [ "xpcc::stm32::GpioOutputA2", "structxpcc_1_1stm32_1_1_gpio_output_a2.html", null ],
        [ "xpcc::stm32::GpioOutputA3", "structxpcc_1_1stm32_1_1_gpio_output_a3.html", null ],
        [ "xpcc::stm32::GpioOutputA4", "structxpcc_1_1stm32_1_1_gpio_output_a4.html", null ],
        [ "xpcc::stm32::GpioOutputA5", "structxpcc_1_1stm32_1_1_gpio_output_a5.html", null ],
        [ "xpcc::stm32::GpioOutputA6", "structxpcc_1_1stm32_1_1_gpio_output_a6.html", null ],
        [ "xpcc::stm32::GpioOutputA7", "structxpcc_1_1stm32_1_1_gpio_output_a7.html", null ],
        [ "xpcc::stm32::GpioOutputA8", "structxpcc_1_1stm32_1_1_gpio_output_a8.html", null ],
        [ "xpcc::stm32::GpioOutputA9", "structxpcc_1_1stm32_1_1_gpio_output_a9.html", null ],
        [ "xpcc::stm32::GpioOutputB0", "structxpcc_1_1stm32_1_1_gpio_output_b0.html", null ],
        [ "xpcc::stm32::GpioOutputB1", "structxpcc_1_1stm32_1_1_gpio_output_b1.html", null ],
        [ "xpcc::stm32::GpioOutputB10", "structxpcc_1_1stm32_1_1_gpio_output_b10.html", null ],
        [ "xpcc::stm32::GpioOutputB11", "structxpcc_1_1stm32_1_1_gpio_output_b11.html", null ],
        [ "xpcc::stm32::GpioOutputB12", "structxpcc_1_1stm32_1_1_gpio_output_b12.html", null ],
        [ "xpcc::stm32::GpioOutputB13", "structxpcc_1_1stm32_1_1_gpio_output_b13.html", null ],
        [ "xpcc::stm32::GpioOutputB14", "structxpcc_1_1stm32_1_1_gpio_output_b14.html", null ],
        [ "xpcc::stm32::GpioOutputB15", "structxpcc_1_1stm32_1_1_gpio_output_b15.html", null ],
        [ "xpcc::stm32::GpioOutputB2", "structxpcc_1_1stm32_1_1_gpio_output_b2.html", null ],
        [ "xpcc::stm32::GpioOutputB3", "structxpcc_1_1stm32_1_1_gpio_output_b3.html", null ],
        [ "xpcc::stm32::GpioOutputB4", "structxpcc_1_1stm32_1_1_gpio_output_b4.html", null ],
        [ "xpcc::stm32::GpioOutputB5", "structxpcc_1_1stm32_1_1_gpio_output_b5.html", null ],
        [ "xpcc::stm32::GpioOutputB6", "structxpcc_1_1stm32_1_1_gpio_output_b6.html", null ],
        [ "xpcc::stm32::GpioOutputB7", "structxpcc_1_1stm32_1_1_gpio_output_b7.html", null ],
        [ "xpcc::stm32::GpioOutputB8", "structxpcc_1_1stm32_1_1_gpio_output_b8.html", null ],
        [ "xpcc::stm32::GpioOutputB9", "structxpcc_1_1stm32_1_1_gpio_output_b9.html", null ],
        [ "xpcc::stm32::GpioOutputC0", "structxpcc_1_1stm32_1_1_gpio_output_c0.html", null ],
        [ "xpcc::stm32::GpioOutputC1", "structxpcc_1_1stm32_1_1_gpio_output_c1.html", null ],
        [ "xpcc::stm32::GpioOutputC10", "structxpcc_1_1stm32_1_1_gpio_output_c10.html", null ],
        [ "xpcc::stm32::GpioOutputC11", "structxpcc_1_1stm32_1_1_gpio_output_c11.html", null ],
        [ "xpcc::stm32::GpioOutputC12", "structxpcc_1_1stm32_1_1_gpio_output_c12.html", null ],
        [ "xpcc::stm32::GpioOutputC13", "structxpcc_1_1stm32_1_1_gpio_output_c13.html", null ],
        [ "xpcc::stm32::GpioOutputC14", "structxpcc_1_1stm32_1_1_gpio_output_c14.html", null ],
        [ "xpcc::stm32::GpioOutputC15", "structxpcc_1_1stm32_1_1_gpio_output_c15.html", null ],
        [ "xpcc::stm32::GpioOutputC2", "structxpcc_1_1stm32_1_1_gpio_output_c2.html", null ],
        [ "xpcc::stm32::GpioOutputC3", "structxpcc_1_1stm32_1_1_gpio_output_c3.html", null ],
        [ "xpcc::stm32::GpioOutputC4", "structxpcc_1_1stm32_1_1_gpio_output_c4.html", null ],
        [ "xpcc::stm32::GpioOutputC5", "structxpcc_1_1stm32_1_1_gpio_output_c5.html", null ],
        [ "xpcc::stm32::GpioOutputC6", "structxpcc_1_1stm32_1_1_gpio_output_c6.html", null ],
        [ "xpcc::stm32::GpioOutputC7", "structxpcc_1_1stm32_1_1_gpio_output_c7.html", null ],
        [ "xpcc::stm32::GpioOutputC8", "structxpcc_1_1stm32_1_1_gpio_output_c8.html", null ],
        [ "xpcc::stm32::GpioOutputC9", "structxpcc_1_1stm32_1_1_gpio_output_c9.html", null ],
        [ "xpcc::stm32::GpioOutputD0", "structxpcc_1_1stm32_1_1_gpio_output_d0.html", null ],
        [ "xpcc::stm32::GpioOutputD1", "structxpcc_1_1stm32_1_1_gpio_output_d1.html", null ],
        [ "xpcc::stm32::GpioOutputD10", "structxpcc_1_1stm32_1_1_gpio_output_d10.html", null ],
        [ "xpcc::stm32::GpioOutputD11", "structxpcc_1_1stm32_1_1_gpio_output_d11.html", null ],
        [ "xpcc::stm32::GpioOutputD12", "structxpcc_1_1stm32_1_1_gpio_output_d12.html", null ],
        [ "xpcc::stm32::GpioOutputD13", "structxpcc_1_1stm32_1_1_gpio_output_d13.html", null ],
        [ "xpcc::stm32::GpioOutputD14", "structxpcc_1_1stm32_1_1_gpio_output_d14.html", null ],
        [ "xpcc::stm32::GpioOutputD15", "structxpcc_1_1stm32_1_1_gpio_output_d15.html", null ],
        [ "xpcc::stm32::GpioOutputD2", "structxpcc_1_1stm32_1_1_gpio_output_d2.html", null ],
        [ "xpcc::stm32::GpioOutputD3", "structxpcc_1_1stm32_1_1_gpio_output_d3.html", null ],
        [ "xpcc::stm32::GpioOutputD4", "structxpcc_1_1stm32_1_1_gpio_output_d4.html", null ],
        [ "xpcc::stm32::GpioOutputD5", "structxpcc_1_1stm32_1_1_gpio_output_d5.html", null ],
        [ "xpcc::stm32::GpioOutputD6", "structxpcc_1_1stm32_1_1_gpio_output_d6.html", null ],
        [ "xpcc::stm32::GpioOutputD7", "structxpcc_1_1stm32_1_1_gpio_output_d7.html", null ],
        [ "xpcc::stm32::GpioOutputD8", "structxpcc_1_1stm32_1_1_gpio_output_d8.html", null ],
        [ "xpcc::stm32::GpioOutputD9", "structxpcc_1_1stm32_1_1_gpio_output_d9.html", null ],
        [ "xpcc::stm32::GpioOutputE0", "structxpcc_1_1stm32_1_1_gpio_output_e0.html", null ],
        [ "xpcc::stm32::GpioOutputE1", "structxpcc_1_1stm32_1_1_gpio_output_e1.html", null ],
        [ "xpcc::stm32::GpioOutputE10", "structxpcc_1_1stm32_1_1_gpio_output_e10.html", null ],
        [ "xpcc::stm32::GpioOutputE11", "structxpcc_1_1stm32_1_1_gpio_output_e11.html", null ],
        [ "xpcc::stm32::GpioOutputE12", "structxpcc_1_1stm32_1_1_gpio_output_e12.html", null ],
        [ "xpcc::stm32::GpioOutputE13", "structxpcc_1_1stm32_1_1_gpio_output_e13.html", null ],
        [ "xpcc::stm32::GpioOutputE14", "structxpcc_1_1stm32_1_1_gpio_output_e14.html", null ],
        [ "xpcc::stm32::GpioOutputE15", "structxpcc_1_1stm32_1_1_gpio_output_e15.html", null ],
        [ "xpcc::stm32::GpioOutputE2", "structxpcc_1_1stm32_1_1_gpio_output_e2.html", null ],
        [ "xpcc::stm32::GpioOutputE3", "structxpcc_1_1stm32_1_1_gpio_output_e3.html", null ],
        [ "xpcc::stm32::GpioOutputE4", "structxpcc_1_1stm32_1_1_gpio_output_e4.html", null ],
        [ "xpcc::stm32::GpioOutputE5", "structxpcc_1_1stm32_1_1_gpio_output_e5.html", null ],
        [ "xpcc::stm32::GpioOutputE6", "structxpcc_1_1stm32_1_1_gpio_output_e6.html", null ],
        [ "xpcc::stm32::GpioOutputE7", "structxpcc_1_1stm32_1_1_gpio_output_e7.html", null ],
        [ "xpcc::stm32::GpioOutputE8", "structxpcc_1_1stm32_1_1_gpio_output_e8.html", null ],
        [ "xpcc::stm32::GpioOutputE9", "structxpcc_1_1stm32_1_1_gpio_output_e9.html", null ],
        [ "xpcc::stm32::GpioOutputH0", "structxpcc_1_1stm32_1_1_gpio_output_h0.html", null ],
        [ "xpcc::stm32::GpioOutputH1", "structxpcc_1_1stm32_1_1_gpio_output_h1.html", null ]
      ] ]
    ] ],
    [ "xpcc::attiny::Gpio", "structxpcc_1_1attiny_1_1_gpio.html", [
      [ "xpcc::attiny::GpioB0", "structxpcc_1_1attiny_1_1_gpio_b0.html", null ],
      [ "xpcc::attiny::GpioB1", "structxpcc_1_1attiny_1_1_gpio_b1.html", null ],
      [ "xpcc::attiny::GpioB2", "structxpcc_1_1attiny_1_1_gpio_b2.html", null ],
      [ "xpcc::attiny::GpioB3", "structxpcc_1_1attiny_1_1_gpio_b3.html", null ],
      [ "xpcc::attiny::GpioB4", "structxpcc_1_1attiny_1_1_gpio_b4.html", null ],
      [ "xpcc::attiny::GpioB5", "structxpcc_1_1attiny_1_1_gpio_b5.html", null ],
      [ "xpcc::attiny::GpioInputB0", "structxpcc_1_1attiny_1_1_gpio_input_b0.html", null ],
      [ "xpcc::attiny::GpioInputB1", "structxpcc_1_1attiny_1_1_gpio_input_b1.html", null ],
      [ "xpcc::attiny::GpioInputB2", "structxpcc_1_1attiny_1_1_gpio_input_b2.html", null ],
      [ "xpcc::attiny::GpioInputB3", "structxpcc_1_1attiny_1_1_gpio_input_b3.html", null ],
      [ "xpcc::attiny::GpioInputB4", "structxpcc_1_1attiny_1_1_gpio_input_b4.html", null ],
      [ "xpcc::attiny::GpioInputB5", "structxpcc_1_1attiny_1_1_gpio_input_b5.html", null ],
      [ "xpcc::attiny::GpioOutputB0", "structxpcc_1_1attiny_1_1_gpio_output_b0.html", null ],
      [ "xpcc::attiny::GpioOutputB1", "structxpcc_1_1attiny_1_1_gpio_output_b1.html", null ],
      [ "xpcc::attiny::GpioOutputB2", "structxpcc_1_1attiny_1_1_gpio_output_b2.html", null ],
      [ "xpcc::attiny::GpioOutputB3", "structxpcc_1_1attiny_1_1_gpio_output_b3.html", null ],
      [ "xpcc::attiny::GpioOutputB4", "structxpcc_1_1attiny_1_1_gpio_output_b4.html", null ],
      [ "xpcc::attiny::GpioOutputB5", "structxpcc_1_1attiny_1_1_gpio_output_b5.html", null ]
    ] ],
    [ "xpcc::atmega::Gpio", "structxpcc_1_1atmega_1_1_gpio.html", [
      [ "xpcc::atmega::GpioB0", "structxpcc_1_1atmega_1_1_gpio_b0.html", null ],
      [ "xpcc::atmega::GpioB1", "structxpcc_1_1atmega_1_1_gpio_b1.html", null ],
      [ "xpcc::atmega::GpioB2", "structxpcc_1_1atmega_1_1_gpio_b2.html", null ],
      [ "xpcc::atmega::GpioB3", "structxpcc_1_1atmega_1_1_gpio_b3.html", null ],
      [ "xpcc::atmega::GpioB4", "structxpcc_1_1atmega_1_1_gpio_b4.html", null ],
      [ "xpcc::atmega::GpioB5", "structxpcc_1_1atmega_1_1_gpio_b5.html", null ],
      [ "xpcc::atmega::GpioB6", "structxpcc_1_1atmega_1_1_gpio_b6.html", null ],
      [ "xpcc::atmega::GpioB7", "structxpcc_1_1atmega_1_1_gpio_b7.html", null ],
      [ "xpcc::atmega::GpioC0", "structxpcc_1_1atmega_1_1_gpio_c0.html", null ],
      [ "xpcc::atmega::GpioC1", "structxpcc_1_1atmega_1_1_gpio_c1.html", null ],
      [ "xpcc::atmega::GpioC2", "structxpcc_1_1atmega_1_1_gpio_c2.html", null ],
      [ "xpcc::atmega::GpioC3", "structxpcc_1_1atmega_1_1_gpio_c3.html", null ],
      [ "xpcc::atmega::GpioC4", "structxpcc_1_1atmega_1_1_gpio_c4.html", null ],
      [ "xpcc::atmega::GpioC5", "structxpcc_1_1atmega_1_1_gpio_c5.html", null ],
      [ "xpcc::atmega::GpioC6", "structxpcc_1_1atmega_1_1_gpio_c6.html", null ],
      [ "xpcc::atmega::GpioD0", "structxpcc_1_1atmega_1_1_gpio_d0.html", null ],
      [ "xpcc::atmega::GpioD1", "structxpcc_1_1atmega_1_1_gpio_d1.html", null ],
      [ "xpcc::atmega::GpioD2", "structxpcc_1_1atmega_1_1_gpio_d2.html", null ],
      [ "xpcc::atmega::GpioD3", "structxpcc_1_1atmega_1_1_gpio_d3.html", null ],
      [ "xpcc::atmega::GpioD4", "structxpcc_1_1atmega_1_1_gpio_d4.html", null ],
      [ "xpcc::atmega::GpioD5", "structxpcc_1_1atmega_1_1_gpio_d5.html", null ],
      [ "xpcc::atmega::GpioD6", "structxpcc_1_1atmega_1_1_gpio_d6.html", null ],
      [ "xpcc::atmega::GpioD7", "structxpcc_1_1atmega_1_1_gpio_d7.html", null ],
      [ "xpcc::atmega::GpioInputB0", "structxpcc_1_1atmega_1_1_gpio_input_b0.html", null ],
      [ "xpcc::atmega::GpioInputB1", "structxpcc_1_1atmega_1_1_gpio_input_b1.html", null ],
      [ "xpcc::atmega::GpioInputB2", "structxpcc_1_1atmega_1_1_gpio_input_b2.html", null ],
      [ "xpcc::atmega::GpioInputB3", "structxpcc_1_1atmega_1_1_gpio_input_b3.html", null ],
      [ "xpcc::atmega::GpioInputB4", "structxpcc_1_1atmega_1_1_gpio_input_b4.html", null ],
      [ "xpcc::atmega::GpioInputB5", "structxpcc_1_1atmega_1_1_gpio_input_b5.html", null ],
      [ "xpcc::atmega::GpioInputB6", "structxpcc_1_1atmega_1_1_gpio_input_b6.html", null ],
      [ "xpcc::atmega::GpioInputB7", "structxpcc_1_1atmega_1_1_gpio_input_b7.html", null ],
      [ "xpcc::atmega::GpioInputC0", "structxpcc_1_1atmega_1_1_gpio_input_c0.html", null ],
      [ "xpcc::atmega::GpioInputC1", "structxpcc_1_1atmega_1_1_gpio_input_c1.html", null ],
      [ "xpcc::atmega::GpioInputC2", "structxpcc_1_1atmega_1_1_gpio_input_c2.html", null ],
      [ "xpcc::atmega::GpioInputC3", "structxpcc_1_1atmega_1_1_gpio_input_c3.html", null ],
      [ "xpcc::atmega::GpioInputC4", "structxpcc_1_1atmega_1_1_gpio_input_c4.html", null ],
      [ "xpcc::atmega::GpioInputC5", "structxpcc_1_1atmega_1_1_gpio_input_c5.html", null ],
      [ "xpcc::atmega::GpioInputC6", "structxpcc_1_1atmega_1_1_gpio_input_c6.html", null ],
      [ "xpcc::atmega::GpioInputD0", "structxpcc_1_1atmega_1_1_gpio_input_d0.html", null ],
      [ "xpcc::atmega::GpioInputD1", "structxpcc_1_1atmega_1_1_gpio_input_d1.html", null ],
      [ "xpcc::atmega::GpioInputD2", "structxpcc_1_1atmega_1_1_gpio_input_d2.html", null ],
      [ "xpcc::atmega::GpioInputD3", "structxpcc_1_1atmega_1_1_gpio_input_d3.html", null ],
      [ "xpcc::atmega::GpioInputD4", "structxpcc_1_1atmega_1_1_gpio_input_d4.html", null ],
      [ "xpcc::atmega::GpioInputD5", "structxpcc_1_1atmega_1_1_gpio_input_d5.html", null ],
      [ "xpcc::atmega::GpioInputD6", "structxpcc_1_1atmega_1_1_gpio_input_d6.html", null ],
      [ "xpcc::atmega::GpioInputD7", "structxpcc_1_1atmega_1_1_gpio_input_d7.html", null ],
      [ "xpcc::atmega::GpioOutputB0", "structxpcc_1_1atmega_1_1_gpio_output_b0.html", null ],
      [ "xpcc::atmega::GpioOutputB1", "structxpcc_1_1atmega_1_1_gpio_output_b1.html", null ],
      [ "xpcc::atmega::GpioOutputB2", "structxpcc_1_1atmega_1_1_gpio_output_b2.html", null ],
      [ "xpcc::atmega::GpioOutputB3", "structxpcc_1_1atmega_1_1_gpio_output_b3.html", null ],
      [ "xpcc::atmega::GpioOutputB4", "structxpcc_1_1atmega_1_1_gpio_output_b4.html", null ],
      [ "xpcc::atmega::GpioOutputB5", "structxpcc_1_1atmega_1_1_gpio_output_b5.html", null ],
      [ "xpcc::atmega::GpioOutputB6", "structxpcc_1_1atmega_1_1_gpio_output_b6.html", null ],
      [ "xpcc::atmega::GpioOutputB7", "structxpcc_1_1atmega_1_1_gpio_output_b7.html", null ],
      [ "xpcc::atmega::GpioOutputC0", "structxpcc_1_1atmega_1_1_gpio_output_c0.html", null ],
      [ "xpcc::atmega::GpioOutputC1", "structxpcc_1_1atmega_1_1_gpio_output_c1.html", null ],
      [ "xpcc::atmega::GpioOutputC2", "structxpcc_1_1atmega_1_1_gpio_output_c2.html", null ],
      [ "xpcc::atmega::GpioOutputC3", "structxpcc_1_1atmega_1_1_gpio_output_c3.html", null ],
      [ "xpcc::atmega::GpioOutputC4", "structxpcc_1_1atmega_1_1_gpio_output_c4.html", null ],
      [ "xpcc::atmega::GpioOutputC5", "structxpcc_1_1atmega_1_1_gpio_output_c5.html", null ],
      [ "xpcc::atmega::GpioOutputC6", "structxpcc_1_1atmega_1_1_gpio_output_c6.html", null ],
      [ "xpcc::atmega::GpioOutputD0", "structxpcc_1_1atmega_1_1_gpio_output_d0.html", null ],
      [ "xpcc::atmega::GpioOutputD1", "structxpcc_1_1atmega_1_1_gpio_output_d1.html", null ],
      [ "xpcc::atmega::GpioOutputD2", "structxpcc_1_1atmega_1_1_gpio_output_d2.html", null ],
      [ "xpcc::atmega::GpioOutputD3", "structxpcc_1_1atmega_1_1_gpio_output_d3.html", null ],
      [ "xpcc::atmega::GpioOutputD4", "structxpcc_1_1atmega_1_1_gpio_output_d4.html", null ],
      [ "xpcc::atmega::GpioOutputD5", "structxpcc_1_1atmega_1_1_gpio_output_d5.html", null ],
      [ "xpcc::atmega::GpioOutputD6", "structxpcc_1_1atmega_1_1_gpio_output_d6.html", null ],
      [ "xpcc::atmega::GpioOutputD7", "structxpcc_1_1atmega_1_1_gpio_output_d7.html", null ]
    ] ],
    [ "xpcc::stm32::Gpio", "structxpcc_1_1stm32_1_1_gpio.html", [
      [ "xpcc::stm32::GpioA0", "structxpcc_1_1stm32_1_1_gpio_a0.html", null ],
      [ "xpcc::stm32::GpioA1", "structxpcc_1_1stm32_1_1_gpio_a1.html", null ],
      [ "xpcc::stm32::GpioA10", "structxpcc_1_1stm32_1_1_gpio_a10.html", null ],
      [ "xpcc::stm32::GpioA11", "structxpcc_1_1stm32_1_1_gpio_a11.html", null ],
      [ "xpcc::stm32::GpioA12", "structxpcc_1_1stm32_1_1_gpio_a12.html", null ],
      [ "xpcc::stm32::GpioA13", "structxpcc_1_1stm32_1_1_gpio_a13.html", null ],
      [ "xpcc::stm32::GpioA14", "structxpcc_1_1stm32_1_1_gpio_a14.html", null ],
      [ "xpcc::stm32::GpioA15", "structxpcc_1_1stm32_1_1_gpio_a15.html", null ],
      [ "xpcc::stm32::GpioA2", "structxpcc_1_1stm32_1_1_gpio_a2.html", null ],
      [ "xpcc::stm32::GpioA3", "structxpcc_1_1stm32_1_1_gpio_a3.html", null ],
      [ "xpcc::stm32::GpioA4", "structxpcc_1_1stm32_1_1_gpio_a4.html", null ],
      [ "xpcc::stm32::GpioA5", "structxpcc_1_1stm32_1_1_gpio_a5.html", null ],
      [ "xpcc::stm32::GpioA6", "structxpcc_1_1stm32_1_1_gpio_a6.html", null ],
      [ "xpcc::stm32::GpioA7", "structxpcc_1_1stm32_1_1_gpio_a7.html", null ],
      [ "xpcc::stm32::GpioA8", "structxpcc_1_1stm32_1_1_gpio_a8.html", null ],
      [ "xpcc::stm32::GpioA9", "structxpcc_1_1stm32_1_1_gpio_a9.html", null ],
      [ "xpcc::stm32::GpioB0", "structxpcc_1_1stm32_1_1_gpio_b0.html", null ],
      [ "xpcc::stm32::GpioB1", "structxpcc_1_1stm32_1_1_gpio_b1.html", null ],
      [ "xpcc::stm32::GpioB10", "structxpcc_1_1stm32_1_1_gpio_b10.html", null ],
      [ "xpcc::stm32::GpioB11", "structxpcc_1_1stm32_1_1_gpio_b11.html", null ],
      [ "xpcc::stm32::GpioB12", "structxpcc_1_1stm32_1_1_gpio_b12.html", null ],
      [ "xpcc::stm32::GpioB13", "structxpcc_1_1stm32_1_1_gpio_b13.html", null ],
      [ "xpcc::stm32::GpioB14", "structxpcc_1_1stm32_1_1_gpio_b14.html", null ],
      [ "xpcc::stm32::GpioB15", "structxpcc_1_1stm32_1_1_gpio_b15.html", null ],
      [ "xpcc::stm32::GpioB2", "structxpcc_1_1stm32_1_1_gpio_b2.html", null ],
      [ "xpcc::stm32::GpioB3", "structxpcc_1_1stm32_1_1_gpio_b3.html", null ],
      [ "xpcc::stm32::GpioB4", "structxpcc_1_1stm32_1_1_gpio_b4.html", null ],
      [ "xpcc::stm32::GpioB5", "structxpcc_1_1stm32_1_1_gpio_b5.html", null ],
      [ "xpcc::stm32::GpioB6", "structxpcc_1_1stm32_1_1_gpio_b6.html", null ],
      [ "xpcc::stm32::GpioB7", "structxpcc_1_1stm32_1_1_gpio_b7.html", null ],
      [ "xpcc::stm32::GpioB8", "structxpcc_1_1stm32_1_1_gpio_b8.html", null ],
      [ "xpcc::stm32::GpioB9", "structxpcc_1_1stm32_1_1_gpio_b9.html", null ],
      [ "xpcc::stm32::GpioC0", "structxpcc_1_1stm32_1_1_gpio_c0.html", null ],
      [ "xpcc::stm32::GpioC1", "structxpcc_1_1stm32_1_1_gpio_c1.html", null ],
      [ "xpcc::stm32::GpioC10", "structxpcc_1_1stm32_1_1_gpio_c10.html", null ],
      [ "xpcc::stm32::GpioC11", "structxpcc_1_1stm32_1_1_gpio_c11.html", null ],
      [ "xpcc::stm32::GpioC12", "structxpcc_1_1stm32_1_1_gpio_c12.html", null ],
      [ "xpcc::stm32::GpioC13", "structxpcc_1_1stm32_1_1_gpio_c13.html", null ],
      [ "xpcc::stm32::GpioC14", "structxpcc_1_1stm32_1_1_gpio_c14.html", null ],
      [ "xpcc::stm32::GpioC15", "structxpcc_1_1stm32_1_1_gpio_c15.html", null ],
      [ "xpcc::stm32::GpioC2", "structxpcc_1_1stm32_1_1_gpio_c2.html", null ],
      [ "xpcc::stm32::GpioC3", "structxpcc_1_1stm32_1_1_gpio_c3.html", null ],
      [ "xpcc::stm32::GpioC4", "structxpcc_1_1stm32_1_1_gpio_c4.html", null ],
      [ "xpcc::stm32::GpioC5", "structxpcc_1_1stm32_1_1_gpio_c5.html", null ],
      [ "xpcc::stm32::GpioC6", "structxpcc_1_1stm32_1_1_gpio_c6.html", null ],
      [ "xpcc::stm32::GpioC7", "structxpcc_1_1stm32_1_1_gpio_c7.html", null ],
      [ "xpcc::stm32::GpioC8", "structxpcc_1_1stm32_1_1_gpio_c8.html", null ],
      [ "xpcc::stm32::GpioC9", "structxpcc_1_1stm32_1_1_gpio_c9.html", null ],
      [ "xpcc::stm32::GpioD0", "structxpcc_1_1stm32_1_1_gpio_d0.html", null ],
      [ "xpcc::stm32::GpioD1", "structxpcc_1_1stm32_1_1_gpio_d1.html", null ],
      [ "xpcc::stm32::GpioD10", "structxpcc_1_1stm32_1_1_gpio_d10.html", null ],
      [ "xpcc::stm32::GpioD11", "structxpcc_1_1stm32_1_1_gpio_d11.html", null ],
      [ "xpcc::stm32::GpioD12", "structxpcc_1_1stm32_1_1_gpio_d12.html", null ],
      [ "xpcc::stm32::GpioD13", "structxpcc_1_1stm32_1_1_gpio_d13.html", null ],
      [ "xpcc::stm32::GpioD14", "structxpcc_1_1stm32_1_1_gpio_d14.html", null ],
      [ "xpcc::stm32::GpioD15", "structxpcc_1_1stm32_1_1_gpio_d15.html", null ],
      [ "xpcc::stm32::GpioD2", "structxpcc_1_1stm32_1_1_gpio_d2.html", null ],
      [ "xpcc::stm32::GpioD3", "structxpcc_1_1stm32_1_1_gpio_d3.html", null ],
      [ "xpcc::stm32::GpioD4", "structxpcc_1_1stm32_1_1_gpio_d4.html", null ],
      [ "xpcc::stm32::GpioD5", "structxpcc_1_1stm32_1_1_gpio_d5.html", null ],
      [ "xpcc::stm32::GpioD6", "structxpcc_1_1stm32_1_1_gpio_d6.html", null ],
      [ "xpcc::stm32::GpioD7", "structxpcc_1_1stm32_1_1_gpio_d7.html", null ],
      [ "xpcc::stm32::GpioD8", "structxpcc_1_1stm32_1_1_gpio_d8.html", null ],
      [ "xpcc::stm32::GpioD9", "structxpcc_1_1stm32_1_1_gpio_d9.html", null ],
      [ "xpcc::stm32::GpioE0", "structxpcc_1_1stm32_1_1_gpio_e0.html", null ],
      [ "xpcc::stm32::GpioE1", "structxpcc_1_1stm32_1_1_gpio_e1.html", null ],
      [ "xpcc::stm32::GpioE10", "structxpcc_1_1stm32_1_1_gpio_e10.html", null ],
      [ "xpcc::stm32::GpioE11", "structxpcc_1_1stm32_1_1_gpio_e11.html", null ],
      [ "xpcc::stm32::GpioE12", "structxpcc_1_1stm32_1_1_gpio_e12.html", null ],
      [ "xpcc::stm32::GpioE13", "structxpcc_1_1stm32_1_1_gpio_e13.html", null ],
      [ "xpcc::stm32::GpioE14", "structxpcc_1_1stm32_1_1_gpio_e14.html", null ],
      [ "xpcc::stm32::GpioE15", "structxpcc_1_1stm32_1_1_gpio_e15.html", null ],
      [ "xpcc::stm32::GpioE2", "structxpcc_1_1stm32_1_1_gpio_e2.html", null ],
      [ "xpcc::stm32::GpioE3", "structxpcc_1_1stm32_1_1_gpio_e3.html", null ],
      [ "xpcc::stm32::GpioE4", "structxpcc_1_1stm32_1_1_gpio_e4.html", null ],
      [ "xpcc::stm32::GpioE5", "structxpcc_1_1stm32_1_1_gpio_e5.html", null ],
      [ "xpcc::stm32::GpioE6", "structxpcc_1_1stm32_1_1_gpio_e6.html", null ],
      [ "xpcc::stm32::GpioE7", "structxpcc_1_1stm32_1_1_gpio_e7.html", null ],
      [ "xpcc::stm32::GpioE8", "structxpcc_1_1stm32_1_1_gpio_e8.html", null ],
      [ "xpcc::stm32::GpioE9", "structxpcc_1_1stm32_1_1_gpio_e9.html", null ],
      [ "xpcc::stm32::GpioH0", "structxpcc_1_1stm32_1_1_gpio_h0.html", null ],
      [ "xpcc::stm32::GpioH1", "structxpcc_1_1stm32_1_1_gpio_h1.html", null ],
      [ "xpcc::stm32::GpioInputA0", "structxpcc_1_1stm32_1_1_gpio_input_a0.html", null ],
      [ "xpcc::stm32::GpioInputA1", "structxpcc_1_1stm32_1_1_gpio_input_a1.html", null ],
      [ "xpcc::stm32::GpioInputA10", "structxpcc_1_1stm32_1_1_gpio_input_a10.html", null ],
      [ "xpcc::stm32::GpioInputA11", "structxpcc_1_1stm32_1_1_gpio_input_a11.html", null ],
      [ "xpcc::stm32::GpioInputA12", "structxpcc_1_1stm32_1_1_gpio_input_a12.html", null ],
      [ "xpcc::stm32::GpioInputA13", "structxpcc_1_1stm32_1_1_gpio_input_a13.html", null ],
      [ "xpcc::stm32::GpioInputA14", "structxpcc_1_1stm32_1_1_gpio_input_a14.html", null ],
      [ "xpcc::stm32::GpioInputA15", "structxpcc_1_1stm32_1_1_gpio_input_a15.html", null ],
      [ "xpcc::stm32::GpioInputA2", "structxpcc_1_1stm32_1_1_gpio_input_a2.html", null ],
      [ "xpcc::stm32::GpioInputA3", "structxpcc_1_1stm32_1_1_gpio_input_a3.html", null ],
      [ "xpcc::stm32::GpioInputA4", "structxpcc_1_1stm32_1_1_gpio_input_a4.html", null ],
      [ "xpcc::stm32::GpioInputA5", "structxpcc_1_1stm32_1_1_gpio_input_a5.html", null ],
      [ "xpcc::stm32::GpioInputA6", "structxpcc_1_1stm32_1_1_gpio_input_a6.html", null ],
      [ "xpcc::stm32::GpioInputA7", "structxpcc_1_1stm32_1_1_gpio_input_a7.html", null ],
      [ "xpcc::stm32::GpioInputA8", "structxpcc_1_1stm32_1_1_gpio_input_a8.html", null ],
      [ "xpcc::stm32::GpioInputA9", "structxpcc_1_1stm32_1_1_gpio_input_a9.html", null ],
      [ "xpcc::stm32::GpioInputB0", "structxpcc_1_1stm32_1_1_gpio_input_b0.html", null ],
      [ "xpcc::stm32::GpioInputB1", "structxpcc_1_1stm32_1_1_gpio_input_b1.html", null ],
      [ "xpcc::stm32::GpioInputB10", "structxpcc_1_1stm32_1_1_gpio_input_b10.html", null ],
      [ "xpcc::stm32::GpioInputB11", "structxpcc_1_1stm32_1_1_gpio_input_b11.html", null ],
      [ "xpcc::stm32::GpioInputB12", "structxpcc_1_1stm32_1_1_gpio_input_b12.html", null ],
      [ "xpcc::stm32::GpioInputB13", "structxpcc_1_1stm32_1_1_gpio_input_b13.html", null ],
      [ "xpcc::stm32::GpioInputB14", "structxpcc_1_1stm32_1_1_gpio_input_b14.html", null ],
      [ "xpcc::stm32::GpioInputB15", "structxpcc_1_1stm32_1_1_gpio_input_b15.html", null ],
      [ "xpcc::stm32::GpioInputB2", "structxpcc_1_1stm32_1_1_gpio_input_b2.html", null ],
      [ "xpcc::stm32::GpioInputB3", "structxpcc_1_1stm32_1_1_gpio_input_b3.html", null ],
      [ "xpcc::stm32::GpioInputB4", "structxpcc_1_1stm32_1_1_gpio_input_b4.html", null ],
      [ "xpcc::stm32::GpioInputB5", "structxpcc_1_1stm32_1_1_gpio_input_b5.html", null ],
      [ "xpcc::stm32::GpioInputB6", "structxpcc_1_1stm32_1_1_gpio_input_b6.html", null ],
      [ "xpcc::stm32::GpioInputB7", "structxpcc_1_1stm32_1_1_gpio_input_b7.html", null ],
      [ "xpcc::stm32::GpioInputB8", "structxpcc_1_1stm32_1_1_gpio_input_b8.html", null ],
      [ "xpcc::stm32::GpioInputB9", "structxpcc_1_1stm32_1_1_gpio_input_b9.html", null ],
      [ "xpcc::stm32::GpioInputC0", "structxpcc_1_1stm32_1_1_gpio_input_c0.html", null ],
      [ "xpcc::stm32::GpioInputC1", "structxpcc_1_1stm32_1_1_gpio_input_c1.html", null ],
      [ "xpcc::stm32::GpioInputC10", "structxpcc_1_1stm32_1_1_gpio_input_c10.html", null ],
      [ "xpcc::stm32::GpioInputC11", "structxpcc_1_1stm32_1_1_gpio_input_c11.html", null ],
      [ "xpcc::stm32::GpioInputC12", "structxpcc_1_1stm32_1_1_gpio_input_c12.html", null ],
      [ "xpcc::stm32::GpioInputC13", "structxpcc_1_1stm32_1_1_gpio_input_c13.html", null ],
      [ "xpcc::stm32::GpioInputC14", "structxpcc_1_1stm32_1_1_gpio_input_c14.html", null ],
      [ "xpcc::stm32::GpioInputC15", "structxpcc_1_1stm32_1_1_gpio_input_c15.html", null ],
      [ "xpcc::stm32::GpioInputC2", "structxpcc_1_1stm32_1_1_gpio_input_c2.html", null ],
      [ "xpcc::stm32::GpioInputC3", "structxpcc_1_1stm32_1_1_gpio_input_c3.html", null ],
      [ "xpcc::stm32::GpioInputC4", "structxpcc_1_1stm32_1_1_gpio_input_c4.html", null ],
      [ "xpcc::stm32::GpioInputC5", "structxpcc_1_1stm32_1_1_gpio_input_c5.html", null ],
      [ "xpcc::stm32::GpioInputC6", "structxpcc_1_1stm32_1_1_gpio_input_c6.html", null ],
      [ "xpcc::stm32::GpioInputC7", "structxpcc_1_1stm32_1_1_gpio_input_c7.html", null ],
      [ "xpcc::stm32::GpioInputC8", "structxpcc_1_1stm32_1_1_gpio_input_c8.html", null ],
      [ "xpcc::stm32::GpioInputC9", "structxpcc_1_1stm32_1_1_gpio_input_c9.html", null ],
      [ "xpcc::stm32::GpioInputD0", "structxpcc_1_1stm32_1_1_gpio_input_d0.html", null ],
      [ "xpcc::stm32::GpioInputD1", "structxpcc_1_1stm32_1_1_gpio_input_d1.html", null ],
      [ "xpcc::stm32::GpioInputD10", "structxpcc_1_1stm32_1_1_gpio_input_d10.html", null ],
      [ "xpcc::stm32::GpioInputD11", "structxpcc_1_1stm32_1_1_gpio_input_d11.html", null ],
      [ "xpcc::stm32::GpioInputD12", "structxpcc_1_1stm32_1_1_gpio_input_d12.html", null ],
      [ "xpcc::stm32::GpioInputD13", "structxpcc_1_1stm32_1_1_gpio_input_d13.html", null ],
      [ "xpcc::stm32::GpioInputD14", "structxpcc_1_1stm32_1_1_gpio_input_d14.html", null ],
      [ "xpcc::stm32::GpioInputD15", "structxpcc_1_1stm32_1_1_gpio_input_d15.html", null ],
      [ "xpcc::stm32::GpioInputD2", "structxpcc_1_1stm32_1_1_gpio_input_d2.html", null ],
      [ "xpcc::stm32::GpioInputD3", "structxpcc_1_1stm32_1_1_gpio_input_d3.html", null ],
      [ "xpcc::stm32::GpioInputD4", "structxpcc_1_1stm32_1_1_gpio_input_d4.html", null ],
      [ "xpcc::stm32::GpioInputD5", "structxpcc_1_1stm32_1_1_gpio_input_d5.html", null ],
      [ "xpcc::stm32::GpioInputD6", "structxpcc_1_1stm32_1_1_gpio_input_d6.html", null ],
      [ "xpcc::stm32::GpioInputD7", "structxpcc_1_1stm32_1_1_gpio_input_d7.html", null ],
      [ "xpcc::stm32::GpioInputD8", "structxpcc_1_1stm32_1_1_gpio_input_d8.html", null ],
      [ "xpcc::stm32::GpioInputD9", "structxpcc_1_1stm32_1_1_gpio_input_d9.html", null ],
      [ "xpcc::stm32::GpioInputE0", "structxpcc_1_1stm32_1_1_gpio_input_e0.html", null ],
      [ "xpcc::stm32::GpioInputE1", "structxpcc_1_1stm32_1_1_gpio_input_e1.html", null ],
      [ "xpcc::stm32::GpioInputE10", "structxpcc_1_1stm32_1_1_gpio_input_e10.html", null ],
      [ "xpcc::stm32::GpioInputE11", "structxpcc_1_1stm32_1_1_gpio_input_e11.html", null ],
      [ "xpcc::stm32::GpioInputE12", "structxpcc_1_1stm32_1_1_gpio_input_e12.html", null ],
      [ "xpcc::stm32::GpioInputE13", "structxpcc_1_1stm32_1_1_gpio_input_e13.html", null ],
      [ "xpcc::stm32::GpioInputE14", "structxpcc_1_1stm32_1_1_gpio_input_e14.html", null ],
      [ "xpcc::stm32::GpioInputE15", "structxpcc_1_1stm32_1_1_gpio_input_e15.html", null ],
      [ "xpcc::stm32::GpioInputE2", "structxpcc_1_1stm32_1_1_gpio_input_e2.html", null ],
      [ "xpcc::stm32::GpioInputE3", "structxpcc_1_1stm32_1_1_gpio_input_e3.html", null ],
      [ "xpcc::stm32::GpioInputE4", "structxpcc_1_1stm32_1_1_gpio_input_e4.html", null ],
      [ "xpcc::stm32::GpioInputE5", "structxpcc_1_1stm32_1_1_gpio_input_e5.html", null ],
      [ "xpcc::stm32::GpioInputE6", "structxpcc_1_1stm32_1_1_gpio_input_e6.html", null ],
      [ "xpcc::stm32::GpioInputE7", "structxpcc_1_1stm32_1_1_gpio_input_e7.html", null ],
      [ "xpcc::stm32::GpioInputE8", "structxpcc_1_1stm32_1_1_gpio_input_e8.html", null ],
      [ "xpcc::stm32::GpioInputE9", "structxpcc_1_1stm32_1_1_gpio_input_e9.html", null ],
      [ "xpcc::stm32::GpioInputH0", "structxpcc_1_1stm32_1_1_gpio_input_h0.html", null ],
      [ "xpcc::stm32::GpioInputH1", "structxpcc_1_1stm32_1_1_gpio_input_h1.html", null ],
      [ "xpcc::stm32::GpioOutputA0", "structxpcc_1_1stm32_1_1_gpio_output_a0.html", null ],
      [ "xpcc::stm32::GpioOutputA1", "structxpcc_1_1stm32_1_1_gpio_output_a1.html", null ],
      [ "xpcc::stm32::GpioOutputA10", "structxpcc_1_1stm32_1_1_gpio_output_a10.html", null ],
      [ "xpcc::stm32::GpioOutputA11", "structxpcc_1_1stm32_1_1_gpio_output_a11.html", null ],
      [ "xpcc::stm32::GpioOutputA12", "structxpcc_1_1stm32_1_1_gpio_output_a12.html", null ],
      [ "xpcc::stm32::GpioOutputA13", "structxpcc_1_1stm32_1_1_gpio_output_a13.html", null ],
      [ "xpcc::stm32::GpioOutputA14", "structxpcc_1_1stm32_1_1_gpio_output_a14.html", null ],
      [ "xpcc::stm32::GpioOutputA15", "structxpcc_1_1stm32_1_1_gpio_output_a15.html", null ],
      [ "xpcc::stm32::GpioOutputA2", "structxpcc_1_1stm32_1_1_gpio_output_a2.html", null ],
      [ "xpcc::stm32::GpioOutputA3", "structxpcc_1_1stm32_1_1_gpio_output_a3.html", null ],
      [ "xpcc::stm32::GpioOutputA4", "structxpcc_1_1stm32_1_1_gpio_output_a4.html", null ],
      [ "xpcc::stm32::GpioOutputA5", "structxpcc_1_1stm32_1_1_gpio_output_a5.html", null ],
      [ "xpcc::stm32::GpioOutputA6", "structxpcc_1_1stm32_1_1_gpio_output_a6.html", null ],
      [ "xpcc::stm32::GpioOutputA7", "structxpcc_1_1stm32_1_1_gpio_output_a7.html", null ],
      [ "xpcc::stm32::GpioOutputA8", "structxpcc_1_1stm32_1_1_gpio_output_a8.html", null ],
      [ "xpcc::stm32::GpioOutputA9", "structxpcc_1_1stm32_1_1_gpio_output_a9.html", null ],
      [ "xpcc::stm32::GpioOutputB0", "structxpcc_1_1stm32_1_1_gpio_output_b0.html", null ],
      [ "xpcc::stm32::GpioOutputB1", "structxpcc_1_1stm32_1_1_gpio_output_b1.html", null ],
      [ "xpcc::stm32::GpioOutputB10", "structxpcc_1_1stm32_1_1_gpio_output_b10.html", null ],
      [ "xpcc::stm32::GpioOutputB11", "structxpcc_1_1stm32_1_1_gpio_output_b11.html", null ],
      [ "xpcc::stm32::GpioOutputB12", "structxpcc_1_1stm32_1_1_gpio_output_b12.html", null ],
      [ "xpcc::stm32::GpioOutputB13", "structxpcc_1_1stm32_1_1_gpio_output_b13.html", null ],
      [ "xpcc::stm32::GpioOutputB14", "structxpcc_1_1stm32_1_1_gpio_output_b14.html", null ],
      [ "xpcc::stm32::GpioOutputB15", "structxpcc_1_1stm32_1_1_gpio_output_b15.html", null ],
      [ "xpcc::stm32::GpioOutputB2", "structxpcc_1_1stm32_1_1_gpio_output_b2.html", null ],
      [ "xpcc::stm32::GpioOutputB3", "structxpcc_1_1stm32_1_1_gpio_output_b3.html", null ],
      [ "xpcc::stm32::GpioOutputB4", "structxpcc_1_1stm32_1_1_gpio_output_b4.html", null ],
      [ "xpcc::stm32::GpioOutputB5", "structxpcc_1_1stm32_1_1_gpio_output_b5.html", null ],
      [ "xpcc::stm32::GpioOutputB6", "structxpcc_1_1stm32_1_1_gpio_output_b6.html", null ],
      [ "xpcc::stm32::GpioOutputB7", "structxpcc_1_1stm32_1_1_gpio_output_b7.html", null ],
      [ "xpcc::stm32::GpioOutputB8", "structxpcc_1_1stm32_1_1_gpio_output_b8.html", null ],
      [ "xpcc::stm32::GpioOutputB9", "structxpcc_1_1stm32_1_1_gpio_output_b9.html", null ],
      [ "xpcc::stm32::GpioOutputC0", "structxpcc_1_1stm32_1_1_gpio_output_c0.html", null ],
      [ "xpcc::stm32::GpioOutputC1", "structxpcc_1_1stm32_1_1_gpio_output_c1.html", null ],
      [ "xpcc::stm32::GpioOutputC10", "structxpcc_1_1stm32_1_1_gpio_output_c10.html", null ],
      [ "xpcc::stm32::GpioOutputC11", "structxpcc_1_1stm32_1_1_gpio_output_c11.html", null ],
      [ "xpcc::stm32::GpioOutputC12", "structxpcc_1_1stm32_1_1_gpio_output_c12.html", null ],
      [ "xpcc::stm32::GpioOutputC13", "structxpcc_1_1stm32_1_1_gpio_output_c13.html", null ],
      [ "xpcc::stm32::GpioOutputC14", "structxpcc_1_1stm32_1_1_gpio_output_c14.html", null ],
      [ "xpcc::stm32::GpioOutputC15", "structxpcc_1_1stm32_1_1_gpio_output_c15.html", null ],
      [ "xpcc::stm32::GpioOutputC2", "structxpcc_1_1stm32_1_1_gpio_output_c2.html", null ],
      [ "xpcc::stm32::GpioOutputC3", "structxpcc_1_1stm32_1_1_gpio_output_c3.html", null ],
      [ "xpcc::stm32::GpioOutputC4", "structxpcc_1_1stm32_1_1_gpio_output_c4.html", null ],
      [ "xpcc::stm32::GpioOutputC5", "structxpcc_1_1stm32_1_1_gpio_output_c5.html", null ],
      [ "xpcc::stm32::GpioOutputC6", "structxpcc_1_1stm32_1_1_gpio_output_c6.html", null ],
      [ "xpcc::stm32::GpioOutputC7", "structxpcc_1_1stm32_1_1_gpio_output_c7.html", null ],
      [ "xpcc::stm32::GpioOutputC8", "structxpcc_1_1stm32_1_1_gpio_output_c8.html", null ],
      [ "xpcc::stm32::GpioOutputC9", "structxpcc_1_1stm32_1_1_gpio_output_c9.html", null ],
      [ "xpcc::stm32::GpioOutputD0", "structxpcc_1_1stm32_1_1_gpio_output_d0.html", null ],
      [ "xpcc::stm32::GpioOutputD1", "structxpcc_1_1stm32_1_1_gpio_output_d1.html", null ],
      [ "xpcc::stm32::GpioOutputD10", "structxpcc_1_1stm32_1_1_gpio_output_d10.html", null ],
      [ "xpcc::stm32::GpioOutputD11", "structxpcc_1_1stm32_1_1_gpio_output_d11.html", null ],
      [ "xpcc::stm32::GpioOutputD12", "structxpcc_1_1stm32_1_1_gpio_output_d12.html", null ],
      [ "xpcc::stm32::GpioOutputD13", "structxpcc_1_1stm32_1_1_gpio_output_d13.html", null ],
      [ "xpcc::stm32::GpioOutputD14", "structxpcc_1_1stm32_1_1_gpio_output_d14.html", null ],
      [ "xpcc::stm32::GpioOutputD15", "structxpcc_1_1stm32_1_1_gpio_output_d15.html", null ],
      [ "xpcc::stm32::GpioOutputD2", "structxpcc_1_1stm32_1_1_gpio_output_d2.html", null ],
      [ "xpcc::stm32::GpioOutputD3", "structxpcc_1_1stm32_1_1_gpio_output_d3.html", null ],
      [ "xpcc::stm32::GpioOutputD4", "structxpcc_1_1stm32_1_1_gpio_output_d4.html", null ],
      [ "xpcc::stm32::GpioOutputD5", "structxpcc_1_1stm32_1_1_gpio_output_d5.html", null ],
      [ "xpcc::stm32::GpioOutputD6", "structxpcc_1_1stm32_1_1_gpio_output_d6.html", null ],
      [ "xpcc::stm32::GpioOutputD7", "structxpcc_1_1stm32_1_1_gpio_output_d7.html", null ],
      [ "xpcc::stm32::GpioOutputD8", "structxpcc_1_1stm32_1_1_gpio_output_d8.html", null ],
      [ "xpcc::stm32::GpioOutputD9", "structxpcc_1_1stm32_1_1_gpio_output_d9.html", null ],
      [ "xpcc::stm32::GpioOutputE0", "structxpcc_1_1stm32_1_1_gpio_output_e0.html", null ],
      [ "xpcc::stm32::GpioOutputE1", "structxpcc_1_1stm32_1_1_gpio_output_e1.html", null ],
      [ "xpcc::stm32::GpioOutputE10", "structxpcc_1_1stm32_1_1_gpio_output_e10.html", null ],
      [ "xpcc::stm32::GpioOutputE11", "structxpcc_1_1stm32_1_1_gpio_output_e11.html", null ],
      [ "xpcc::stm32::GpioOutputE12", "structxpcc_1_1stm32_1_1_gpio_output_e12.html", null ],
      [ "xpcc::stm32::GpioOutputE13", "structxpcc_1_1stm32_1_1_gpio_output_e13.html", null ],
      [ "xpcc::stm32::GpioOutputE14", "structxpcc_1_1stm32_1_1_gpio_output_e14.html", null ],
      [ "xpcc::stm32::GpioOutputE15", "structxpcc_1_1stm32_1_1_gpio_output_e15.html", null ],
      [ "xpcc::stm32::GpioOutputE2", "structxpcc_1_1stm32_1_1_gpio_output_e2.html", null ],
      [ "xpcc::stm32::GpioOutputE3", "structxpcc_1_1stm32_1_1_gpio_output_e3.html", null ],
      [ "xpcc::stm32::GpioOutputE4", "structxpcc_1_1stm32_1_1_gpio_output_e4.html", null ],
      [ "xpcc::stm32::GpioOutputE5", "structxpcc_1_1stm32_1_1_gpio_output_e5.html", null ],
      [ "xpcc::stm32::GpioOutputE6", "structxpcc_1_1stm32_1_1_gpio_output_e6.html", null ],
      [ "xpcc::stm32::GpioOutputE7", "structxpcc_1_1stm32_1_1_gpio_output_e7.html", null ],
      [ "xpcc::stm32::GpioOutputE8", "structxpcc_1_1stm32_1_1_gpio_output_e8.html", null ],
      [ "xpcc::stm32::GpioOutputE9", "structxpcc_1_1stm32_1_1_gpio_output_e9.html", null ],
      [ "xpcc::stm32::GpioOutputH0", "structxpcc_1_1stm32_1_1_gpio_output_h0.html", null ],
      [ "xpcc::stm32::GpioOutputH1", "structxpcc_1_1stm32_1_1_gpio_output_h1.html", null ]
    ] ],
    [ "xpcc::GpioExpander", "classxpcc_1_1_gpio_expander.html", [
      [ "xpcc::Mcp23x17< Transport >", "classxpcc_1_1_mcp23x17.html", null ],
      [ "xpcc::Pca8574< I2cMaster >", "classxpcc_1_1_pca8574.html", null ],
      [ "xpcc::Pca9535< I2cMaster >", "classxpcc_1_1_pca9535.html", null ]
    ] ],
    [ "xpcc::GpioPort", "classxpcc_1_1_gpio_port.html", [
      [ "xpcc::atmega::GpioPort< StartPin, Width, PortOrder >", "classxpcc_1_1atmega_1_1_gpio_port.html", null ],
      [ "xpcc::attiny::GpioPort< StartPin, Width, PortOrder >", "classxpcc_1_1attiny_1_1_gpio_port.html", null ],
      [ "xpcc::GpioExpanderPort< GpioExpander, expander, StartPin, Width, DataOrder >", "classxpcc_1_1_gpio_expander_port.html", null ],
      [ "xpcc::SoftwareGpioPort< Gpios >", "classxpcc_1_1_software_gpio_port.html", null ],
      [ "xpcc::SoftwareGpioPort< Gpios >", "classxpcc_1_1_software_gpio_port.html", null ],
      [ "xpcc::SoftwareGpioPort< Gpios >", "classxpcc_1_1_software_gpio_port.html", null ],
      [ "xpcc::SoftwareGpioPort< Gpios >", "classxpcc_1_1_software_gpio_port.html", null ],
      [ "xpcc::stm32::GpioPort< StartPin, Width, PortOrder >", "classxpcc_1_1stm32_1_1_gpio_port.html", null ]
    ] ],
    [ "xpcc::hclax", "structxpcc_1_1hclax.html", [
      [ "xpcc::HclaX< I2cMaster >", "classxpcc_1_1_hcla_x.html", null ]
    ] ],
    [ "xpcc::Hd44780Base< DATA, RW, RS, E >", "classxpcc_1_1_hd44780_base.html", null ],
    [ "xpcc::Header", "structxpcc_1_1_header.html", null ],
    [ "xpcc::tipc::Header", "structxpcc_1_1tipc_1_1_header.html", null ],
    [ "xpcc::Nrf24Data< Nrf24Phy >::Header", "group__nrf24.html#structxpcc_1_1_nrf24_data_1_1_header", null ],
    [ "xpcc::hmc58x3", "structxpcc_1_1hmc58x3.html", [
      [ "xpcc::hmc5843", "structxpcc_1_1hmc5843.html", [
        [ "xpcc::Hmc5843< I2cMaster >", "classxpcc_1_1_hmc5843.html", null ]
      ] ],
      [ "xpcc::hmc5883", "structxpcc_1_1hmc5883.html", [
        [ "xpcc::Hmc5883< I2cMaster >", "classxpcc_1_1_hmc5883.html", null ]
      ] ],
      [ "xpcc::Hmc58x3< I2cMaster >", "classxpcc_1_1_hmc58x3.html", [
        [ "xpcc::Hmc5843< I2cMaster >", "classxpcc_1_1_hmc5843.html", null ],
        [ "xpcc::Hmc5883< I2cMaster >", "classxpcc_1_1_hmc5883.html", null ]
      ] ]
    ] ],
    [ "xpcc::hmc6343", "structxpcc_1_1hmc6343.html", [
      [ "xpcc::Hmc6343< I2cMaster >", "classxpcc_1_1_hmc6343.html", null ]
    ] ],
    [ "xpcc::color::HsvT< UnderlyingType >", "classxpcc_1_1color_1_1_hsv_t.html", null ],
    [ "xpcc::I2c", "structxpcc_1_1_i2c.html", [
      [ "xpcc::I2cMaster", "classxpcc_1_1_i2c_master.html", [
        [ "xpcc::atmega::I2cMaster", "classxpcc_1_1atmega_1_1_i2c_master.html", null ],
        [ "xpcc::SoftwareI2cMaster< SCL, SDA >", "classxpcc_1_1_software_i2c_master.html", null ],
        [ "xpcc::SoftwareI2cMaster< SCL, SDA >", "classxpcc_1_1_software_i2c_master.html", null ],
        [ "xpcc::SoftwareI2cMaster< SCL, SDA >", "classxpcc_1_1_software_i2c_master.html", null ],
        [ "xpcc::SoftwareI2cMaster< SCL, SDA >", "classxpcc_1_1_software_i2c_master.html", null ],
        [ "xpcc::stm32::I2cMaster1", "classxpcc_1_1stm32_1_1_i2c_master1.html", null ],
        [ "xpcc::stm32::I2cMaster2", "classxpcc_1_1stm32_1_1_i2c_master2.html", null ],
        [ "xpcc::stm32::I2cMaster3", "classxpcc_1_1stm32_1_1_i2c_master3.html", null ]
      ] ],
      [ "xpcc::I2cTransaction", "classxpcc_1_1_i2c_transaction.html", [
        [ "xpcc::I2cReadTransaction", "classxpcc_1_1_i2c_read_transaction.html", null ],
        [ "xpcc::I2cWriteReadTransaction", "classxpcc_1_1_i2c_write_read_transaction.html", [
          [ "xpcc::Adxl345< I2cMaster >", "classxpcc_1_1_adxl345.html", null ],
          [ "xpcc::Bma180< I2cMaster >", "classxpcc_1_1_bma180.html", null ]
        ] ],
        [ "xpcc::I2cWriteTransaction", "classxpcc_1_1_i2c_write_transaction.html", null ]
      ] ]
    ] ],
    [ "xpcc::atmega::I2c", "structxpcc_1_1atmega_1_1_i2c.html", [
      [ "xpcc::atmega::I2cMaster", "classxpcc_1_1atmega_1_1_i2c_master.html", null ]
    ] ],
    [ "xpcc::stm32::TypeId::I2cMaster1Scl", "structxpcc_1_1stm32_1_1_type_id_1_1_i2c_master1_scl.html", null ],
    [ "xpcc::stm32::TypeId::I2cMaster1Sda", "structxpcc_1_1stm32_1_1_type_id_1_1_i2c_master1_sda.html", null ],
    [ "xpcc::stm32::TypeId::I2cMaster2Scl", "structxpcc_1_1stm32_1_1_type_id_1_1_i2c_master2_scl.html", null ],
    [ "xpcc::stm32::TypeId::I2cMaster2Sda", "structxpcc_1_1stm32_1_1_type_id_1_1_i2c_master2_sda.html", null ],
    [ "xpcc::stm32::TypeId::I2cMaster3Scl", "structxpcc_1_1stm32_1_1_type_id_1_1_i2c_master3_scl.html", null ],
    [ "xpcc::stm32::TypeId::I2cMaster3Sda", "structxpcc_1_1stm32_1_1_type_id_1_1_i2c_master3_sda.html", null ],
    [ "xpcc::stm32::TypeId::I2cMaster4Scl", "structxpcc_1_1stm32_1_1_type_id_1_1_i2c_master4_scl.html", null ],
    [ "xpcc::stm32::TypeId::I2cMaster4Sda", "structxpcc_1_1stm32_1_1_type_id_1_1_i2c_master4_sda.html", null ],
    [ "xpcc::xmega::TypeId::I2cMasterCScl", "structxpcc_1_1xmega_1_1_type_id_1_1_i2c_master_c_scl.html", null ],
    [ "xpcc::xmega::TypeId::I2cMasterCSda", "structxpcc_1_1xmega_1_1_type_id_1_1_i2c_master_c_sda.html", null ],
    [ "xpcc::xmega::TypeId::I2cMasterDScl", "structxpcc_1_1xmega_1_1_type_id_1_1_i2c_master_d_scl.html", null ],
    [ "xpcc::xmega::TypeId::I2cMasterDSda", "structxpcc_1_1xmega_1_1_type_id_1_1_i2c_master_d_sda.html", null ],
    [ "xpcc::xmega::TypeId::I2cMasterEScl", "structxpcc_1_1xmega_1_1_type_id_1_1_i2c_master_e_scl.html", null ],
    [ "xpcc::xmega::TypeId::I2cMasterESda", "structxpcc_1_1xmega_1_1_type_id_1_1_i2c_master_e_sda.html", null ],
    [ "xpcc::xmega::TypeId::I2cMasterFScl", "structxpcc_1_1xmega_1_1_type_id_1_1_i2c_master_f_scl.html", null ],
    [ "xpcc::xmega::TypeId::I2cMasterFSda", "structxpcc_1_1xmega_1_1_type_id_1_1_i2c_master_f_sda.html", null ],
    [ "xpcc::atmega::TypeId::I2cMasterScl", "structxpcc_1_1atmega_1_1_type_id_1_1_i2c_master_scl.html", null ],
    [ "xpcc::atmega::TypeId::I2cMasterSda", "structxpcc_1_1atmega_1_1_type_id_1_1_i2c_master_sda.html", null ],
    [ "xpcc::ui::Indicator< T >", "classxpcc_1_1ui_1_1_indicator.html", null ],
    [ "xpcc::gui::InputEvent", "classxpcc_1_1gui_1_1_input_event.html", null ],
    [ "xpcc::sab::Interface< Device >", "classxpcc_1_1sab_1_1_interface.html", null ],
    [ "xpcc::amnb::Interface< Device, PROBABILITY, TIMEOUT >", "classxpcc_1_1amnb_1_1_interface.html", null ],
    [ "xpcc::sab2::Interface< Device, N >", "classxpcc_1_1sab2_1_1_interface.html", null ],
    [ "xpcc::rpr::Interface< Device, N >", "classxpcc_1_1rpr_1_1_interface.html", null ],
    [ "xpcc::lpc::TypeId::InternalClock", "structxpcc_1_1lpc_1_1_type_id_1_1_internal_clock.html", null ],
    [ "xpcc::stm32::TypeId::InternalClock", "structxpcc_1_1stm32_1_1_type_id_1_1_internal_clock.html", null ],
    [ "xpcc::stm32::InternalClock< InputFrequency >", "classxpcc_1_1stm32_1_1_internal_clock.html", null ],
    [ "xpcc::stm32::InternalClock< MHz16 >", "classxpcc_1_1stm32_1_1_internal_clock_3_01_m_hz16_01_4.html", null ],
    [ "xpcc::IODevice", "classxpcc_1_1_i_o_device.html", [
      [ "xpcc::CharacterDisplay::Writer", "classxpcc_1_1_character_display_1_1_writer.html", null ],
      [ "xpcc::GraphicDisplay::Writer", "classxpcc_1_1_graphic_display_1_1_writer.html", null ],
      [ "xpcc::hosted::SerialInterface", "classxpcc_1_1hosted_1_1_serial_interface.html", null ],
      [ "xpcc::hosted::SerialPort", "classxpcc_1_1hosted_1_1_serial_port.html", null ],
      [ "xpcc::IODeviceWrapper< Device, behavior >", "classxpcc_1_1_i_o_device_wrapper.html", null ],
      [ "xpcc::log::StyleWrapper< STYLE >", "classxpcc_1_1log_1_1_style_wrapper.html", null ],
      [ "xpcc::pc::Terminal", "classxpcc_1_1pc_1_1_terminal.html", null ]
    ] ],
    [ "xpcc::IOStream", "classxpcc_1_1_i_o_stream.html", [
      [ "xpcc::CharacterDisplay", "classxpcc_1_1_character_display.html", [
        [ "xpcc::St7036< SPI, CS, RS, 16, 2 >", "classxpcc_1_1_st7036.html", [
          [ "xpcc::DogM162< SPI, CS, RS >", "classxpcc_1_1_dog_m162.html", null ]
        ] ],
        [ "xpcc::St7036< SPI, CS, RS, 16, 3 >", "classxpcc_1_1_st7036.html", [
          [ "xpcc::DogM163< SPI, CS, RS >", "classxpcc_1_1_dog_m163.html", null ]
        ] ],
        [ "xpcc::St7036< SPI, CS, RS, 8, 1 >", "classxpcc_1_1_st7036.html", [
          [ "xpcc::DogM081< SPI, CS, RS >", "classxpcc_1_1_dog_m081.html", null ]
        ] ],
        [ "xpcc::Hd44780< DATA, RW, RS, E >", "classxpcc_1_1_hd44780.html", null ],
        [ "xpcc::Hd44780Dual< DATA, RW, RS, E1, E2 >", "classxpcc_1_1_hd44780_dual.html", null ],
        [ "xpcc::St7036< SPI, CS, RS, Width, Heigth >", "classxpcc_1_1_st7036.html", null ]
      ] ],
      [ "xpcc::GraphicDisplay", "classxpcc_1_1_graphic_display.html", [
        [ "xpcc::BufferedGraphicDisplay< 101, 80 >", "classxpcc_1_1_buffered_graphic_display.html", [
          [ "xpcc::SiemensM55< SPI, CS, RS, Reset >", "classxpcc_1_1_siemens_m55.html", null ]
        ] ],
        [ "xpcc::BufferedGraphicDisplay< 128, 64 >", "classxpcc_1_1_buffered_graphic_display.html", [
          [ "xpcc::Ks0108< E, RW, RS, PIN_CS1, PIN_CS2, PORT >", "classxpcc_1_1_ks0108.html", null ],
          [ "xpcc::Ssd1306< I2cMaster >", "classxpcc_1_1_ssd1306.html", null ]
        ] ],
        [ "xpcc::BufferedGraphicDisplay< 130, 128 >", "classxpcc_1_1_buffered_graphic_display.html", [
          [ "xpcc::Nokia6610< SPI, CS, Reset, GE12 >", "classxpcc_1_1_nokia6610.html", null ]
        ] ],
        [ "xpcc::BufferedGraphicDisplay< 132, 176 >", "classxpcc_1_1_buffered_graphic_display.html", [
          [ "xpcc::SiemensS65Portrait< SPI, CS, RS, Reset >", "classxpcc_1_1_siemens_s65_portrait.html", null ]
        ] ],
        [ "xpcc::BufferedGraphicDisplay< 176, 136 >", "classxpcc_1_1_buffered_graphic_display.html", [
          [ "xpcc::SiemensS65Landscape< SPI, CS, RS, Reset >", "classxpcc_1_1_siemens_s65_landscape.html", null ]
        ] ],
        [ "xpcc::BufferedGraphicDisplay< 8 *COLUMNS, 8 *ROWS >", "classxpcc_1_1_buffered_graphic_display.html", [
          [ "xpcc::Max7219matrix< SPI, CS, COLUMNS, ROWS >", "classxpcc_1_1_max7219matrix.html", null ]
        ] ],
        [ "xpcc::BufferedGraphicDisplay< 84, 48 >", "classxpcc_1_1_buffered_graphic_display.html", [
          [ "xpcc::Nokia5110< Spi, Ce, Dc, Reset >", "classxpcc_1_1_nokia5110.html", null ]
        ] ],
        [ "xpcc::BufferedGraphicDisplay< WIDTH, HEIGHT >", "classxpcc_1_1_buffered_graphic_display.html", [
          [ "xpcc::SiemensS75Common< MEMORY, RESET, 136, 176, xpcc::Orientation::Portrait >", "classxpcc_1_1_siemens_s75_common.html", [
            [ "xpcc::SiemensS75Portrait< MEMORY, RESET >", "classxpcc_1_1_siemens_s75_portrait.html", null ]
          ] ],
          [ "xpcc::SiemensS75Common< MEMORY, RESET, 136, 176, xpcc::Orientation::PortraitUpsideDown >", "classxpcc_1_1_siemens_s75_common.html", [
            [ "xpcc::SiemensS75PortraitUpsideDown< MEMORY, RESET >", "classxpcc_1_1_siemens_s75_portrait_upside_down.html", null ]
          ] ],
          [ "xpcc::SiemensS75Common< MEMORY, RESET, 176, 136, xpcc::Orientation::LandscapeLeft >", "classxpcc_1_1_siemens_s75_common.html", [
            [ "xpcc::SiemensS75LandscapeLeft< MEMORY, RESET >", "classxpcc_1_1_siemens_s75_landscape_left.html", null ]
          ] ],
          [ "xpcc::SiemensS75Common< MEMORY, RESET, 176, 136, xpcc::Orientation::LandscapeRight >", "classxpcc_1_1_siemens_s75_common.html", [
            [ "xpcc::SiemensS75LandscapeRight< MEMORY, RESET >", "classxpcc_1_1_siemens_s75_landscape_right.html", null ]
          ] ],
          [ "xpcc::SiemensS75Common< MEMORY, RESET, WIDTH, HEIGHT, ORIENTATION >", "classxpcc_1_1_siemens_s75_common.html", null ]
        ] ],
        [ "xpcc::BufferedGraphicDisplay< Width, Height >", "classxpcc_1_1_buffered_graphic_display.html", [
          [ "xpcc::St7565< SPI, CS, A0, Reset, 102, 64, TopView >", "classxpcc_1_1_st7565.html", [
            [ "xpcc::DogS102< SPI, CS, A0, Reset, TopView >", "classxpcc_1_1_dog_s102.html", null ]
          ] ],
          [ "xpcc::St7565< SPI, CS, A0, Reset, 128, 64, TopView >", "classxpcc_1_1_st7565.html", [
            [ "xpcc::DogL128< SPI, CS, A0, Reset, TopView >", "classxpcc_1_1_dog_l128.html", null ],
            [ "xpcc::DogM128< SPI, CS, A0, Reset, TopView >", "classxpcc_1_1_dog_m128.html", null ]
          ] ],
          [ "xpcc::St7565< SPI, CS, A0, Reset, 132, 32, TopView >", "classxpcc_1_1_st7565.html", [
            [ "xpcc::DogM132< SPI, CS, A0, Reset, TopView >", "classxpcc_1_1_dog_m132.html", null ]
          ] ],
          [ "xpcc::St7565< SPI, CS, A0, Reset, Width, Height, TopView >", "classxpcc_1_1_st7565.html", null ]
        ] ],
        [ "xpcc::ParallelTft< INTERFACE >", "classxpcc_1_1_parallel_tft.html", null ],
        [ "xpcc::SDLDisplay", "classxpcc_1_1_s_d_l_display.html", null ],
        [ "xpcc::VirtualGraphicDisplay", "classxpcc_1_1_virtual_graphic_display.html", null ]
      ] ],
      [ "xpcc::log::Logger", "classxpcc_1_1log_1_1_logger.html", null ]
    ] ],
    [ "xpcc::DoublyLinkedList< T, Allocator >::iterator", "classxpcc_1_1_doubly_linked_list_1_1iterator.html", null ],
    [ "xpcc::DynamicArray< T, Allocator >::iterator", "classxpcc_1_1_dynamic_array_1_1iterator.html", null ],
    [ "xpcc::LinkedList< T, Allocator >::iterator", "classxpcc_1_1_linked_list_1_1iterator.html", null ],
    [ "xpcc::itg3200", "structxpcc_1_1itg3200.html", [
      [ "xpcc::Itg3200< I2cMaster >", "classxpcc_1_1_itg3200.html", null ]
    ] ],
    [ "xpcc::ui::KeyFrame< T, N >", "structxpcc_1_1ui_1_1_key_frame.html", null ],
    [ "xpcc::ui::KeyFrame< T >", "structxpcc_1_1ui_1_1_key_frame.html", null ],
    [ "xpcc::ui::KeyFrameAnimation< T, N >", "classxpcc_1_1ui_1_1_key_frame_animation.html", null ],
    [ "xpcc::ui::KeyFrameAnimation< T >", "classxpcc_1_1ui_1_1_key_frame_animation.html", null ],
    [ "xpcc::l3gd20", "structxpcc_1_1l3gd20.html", [
      [ "xpcc::L3gd20< Transport >", "classxpcc_1_1_l3gd20.html", null ]
    ] ],
    [ "xpcc::interpolation::Lagrange< T, Accessor >", "classxpcc_1_1interpolation_1_1_lagrange.html", null ],
    [ "xpcc::ui::Led", "classxpcc_1_1ui_1_1_led.html", null ],
    [ "xpcc::Line2D< T >", "classxpcc_1_1_line2_d.html", null ],
    [ "xpcc::interpolation::Linear< T, Accessor >", "classxpcc_1_1interpolation_1_1_linear.html", null ],
    [ "xpcc::LineSegment2D< T >", "classxpcc_1_1_line_segment2_d.html", null ],
    [ "xpcc::LinkedList< T, Allocator >", "classxpcc_1_1_linked_list.html", null ],
    [ "xpcc::LinkedList< Entry >", "classxpcc_1_1_linked_list.html", null ],
    [ "xpcc::LinkedList< ReceiveListItem >", "classxpcc_1_1_linked_list.html", null ],
    [ "xpcc::LinkedList< SendListItem >", "classxpcc_1_1_linked_list.html", null ],
    [ "xpcc::lis302dl", "structxpcc_1_1lis302dl.html", [
      [ "xpcc::Lis302dl< Transport >", "classxpcc_1_1_lis302dl.html", null ]
    ] ],
    [ "xpcc::lis3dsh", "structxpcc_1_1lis3dsh.html", [
      [ "xpcc::Lis3dsh< Transport >", "classxpcc_1_1_lis3dsh.html", null ]
    ] ],
    [ "xpcc::amnb::Listener", "structxpcc_1_1amnb_1_1_listener.html", null ],
    [ "xpcc::rpr::Listener", "structxpcc_1_1rpr_1_1_listener.html", null ],
    [ "xpcc::lm75", "structxpcc_1_1lm75.html", [
      [ "xpcc::Lm75< I2cMaster >", "classxpcc_1_1_lm75.html", [
        [ "xpcc::Tmp102< I2cMaster >", "classxpcc_1_1_tmp102.html", null ],
        [ "xpcc::Tmp175< I2cMaster >", "classxpcc_1_1_tmp175.html", null ]
      ] ],
      [ "xpcc::tmp102", "structxpcc_1_1tmp102.html", [
        [ "xpcc::Tmp102< I2cMaster >", "classxpcc_1_1_tmp102.html", null ]
      ] ],
      [ "xpcc::tmp175", "structxpcc_1_1tmp175.html", [
        [ "xpcc::Tmp175< I2cMaster >", "classxpcc_1_1_tmp175.html", null ]
      ] ]
    ] ],
    [ "xpcc::Location2D< T >", "classxpcc_1_1_location2_d.html", null ],
    [ "xpcc::rtos::Thread::Lock", "classxpcc_1_1rtos_1_1_thread_1_1_lock.html", null ],
    [ "xpcc::atomic::Lock", "classxpcc_1_1atomic_1_1_lock.html", null ],
    [ "lock_guard", null, [
      [ "xpcc::rtos::MutexGuard", "classxpcc_1_1rtos_1_1_mutex_guard.html", null ]
    ] ],
    [ "xpcc::lpc::Lpc11PllSettings< InputFrequency, SystemFrequency >", "classxpcc_1_1lpc_1_1_lpc11_pll_settings.html", null ],
    [ "xpcc::lsm303a", "structxpcc_1_1lsm303a.html", [
      [ "xpcc::Lsm303a< I2cMaster >", "classxpcc_1_1_lsm303a.html", null ]
    ] ],
    [ "xpcc::LUDecomposition", "classxpcc_1_1_l_u_decomposition.html", null ],
    [ "xpcc::sab::Master< Interface >", "classxpcc_1_1sab_1_1_master.html", null ],
    [ "xpcc::Matrix< T, ROWS, COLUMNS >", "classxpcc_1_1_matrix.html", null ],
    [ "xpcc::MAX6966< Spi, Cs, DRIVERS >", "classxpcc_1_1_m_a_x6966.html", null ],
    [ "xpcc::Max7219< SPI, CS, MODULES >", "classxpcc_1_1_max7219.html", null ],
    [ "xpcc::Max7219< SPI, CS, COLUMNS *ROWS >", "classxpcc_1_1_max7219.html", null ],
    [ "xpcc::Mcp23s08< Spi, Cs, Int >", "classxpcc_1_1_mcp23s08.html", null ],
    [ "xpcc::mcp23x17", "structxpcc_1_1mcp23x17.html", [
      [ "xpcc::Mcp23x17< Transport >", "classxpcc_1_1_mcp23x17.html", null ]
    ] ],
    [ "xpcc::Mcp4922< Spi, Cs, Ldac >", "classxpcc_1_1_mcp4922.html", null ],
    [ "xpcc::filter::Median< T, N >", "classxpcc_1_1filter_1_1_median.html", null ],
    [ "xpcc::MemoryBus< PORT, CS, RD, WR >", "classxpcc_1_1_memory_bus.html", null ],
    [ "xpcc::MenuEntry", "structxpcc_1_1_menu_entry.html", null ],
    [ "xpcc::MenuEntryCallback", "classxpcc_1_1_menu_entry_callback.html", null ],
    [ "xpcc::can::Message", "structxpcc_1_1can_1_1_message.html", null ],
    [ "xpcc::rpr::Message", "structxpcc_1_1rpr_1_1_message.html", null ],
    [ "xpcc::filter::MovingAverage< T, N >", "classxpcc_1_1filter_1_1_moving_average.html", null ],
    [ "xpcc::rtos::Mutex", "classxpcc_1_1rtos_1_1_mutex.html", null ],
    [ "my_namespace::MyClass", "classmy__namespace_1_1_my_class.html", null ],
    [ "xpcc::NestedResumable< Levels >", "classxpcc_1_1_nested_resumable.html", null ],
    [ "xpcc::NestedResumable< 2 >", "classxpcc_1_1_nested_resumable.html", [
      [ "xpcc::Lis3TransportSpi< SpiMaster, Cs >", "classxpcc_1_1_lis3_transport_spi.html", null ],
      [ "xpcc::Mcp23TransportSpi< SpiMaster, Cs >", "classxpcc_1_1_mcp23_transport_spi.html", null ]
    ] ],
    [ "xpcc::NestedResumable< NestingLevels+1 >", "classxpcc_1_1_nested_resumable.html", [
      [ "xpcc::I2cDevice< I2cMaster, 1 >", "classxpcc_1_1_i2c_device.html", [
        [ "xpcc::Bmp085< I2cMaster >", "classxpcc_1_1_bmp085.html", null ]
      ] ],
      [ "xpcc::I2cDevice< I2cMaster, 1, i2cEeprom::DataTransmissionAdapter >", "classxpcc_1_1_i2c_device.html", [
        [ "xpcc::I2cEeprom< I2cMaster >", "classxpcc_1_1_i2c_eeprom.html", null ]
      ] ],
      [ "xpcc::I2cDevice< I2cMaster, 1, I2cReadTransaction >", "classxpcc_1_1_i2c_device.html", [
        [ "xpcc::HclaX< I2cMaster >", "classxpcc_1_1_hcla_x.html", null ]
      ] ],
      [ "xpcc::I2cDevice< I2cMaster, 1, I2cWriteTransaction >", "classxpcc_1_1_i2c_device.html", [
        [ "xpcc::Pca9685< I2cMaster >", "classxpcc_1_1_pca9685.html", null ]
      ] ],
      [ "xpcc::I2cDevice< I2cMaster, 2 >", "classxpcc_1_1_i2c_device.html", [
        [ "xpcc::Ds1631< I2cMaster >", "classxpcc_1_1_ds1631.html", null ],
        [ "xpcc::Hmc58x3< I2cMaster >", "classxpcc_1_1_hmc58x3.html", null ],
        [ "xpcc::Hmc6343< I2cMaster >", "classxpcc_1_1_hmc6343.html", null ],
        [ "xpcc::Itg3200< I2cMaster >", "classxpcc_1_1_itg3200.html", null ],
        [ "xpcc::Lis3TransportI2c< I2cMaster >", "classxpcc_1_1_lis3_transport_i2c.html", [
          [ "xpcc::Lsm303a< I2cMaster >", "classxpcc_1_1_lsm303a.html", null ]
        ] ],
        [ "xpcc::Lm75< I2cMaster >", "classxpcc_1_1_lm75.html", null ],
        [ "xpcc::Mcp23TransportI2c< I2cMaster >", "classxpcc_1_1_mcp23_transport_i2c.html", null ],
        [ "xpcc::Pca8574< I2cMaster >", "classxpcc_1_1_pca8574.html", null ],
        [ "xpcc::Pca9535< I2cMaster >", "classxpcc_1_1_pca9535.html", null ],
        [ "xpcc::Tcs3414< I2cMaster >", "classxpcc_1_1_tcs3414.html", null ],
        [ "xpcc::Vl6180< I2cMaster >", "classxpcc_1_1_vl6180.html", null ]
      ] ],
      [ "xpcc::I2cDevice< I2cMaster, 2, ssd1306::DataTransmissionAdapter >", "classxpcc_1_1_i2c_device.html", [
        [ "xpcc::Ssd1306< I2cMaster >", "classxpcc_1_1_ssd1306.html", null ]
      ] ],
      [ "xpcc::I2cDevice< I2cMaster, NestingLevels, Transaction >", "classxpcc_1_1_i2c_device.html", null ]
    ] ],
    [ "xpcc::DoublyLinkedList< T, Allocator >::Node", "group__container.html#structxpcc_1_1_doubly_linked_list_1_1_node", null ],
    [ "xpcc::LinkedList< T, Allocator >::Node", "group__container.html#structxpcc_1_1_linked_list_1_1_node", null ],
    [ "xpcc::stm32::fsmc::NorSram", "classxpcc_1_1stm32_1_1fsmc_1_1_nor_sram.html", null ],
    [ "xpcc::Nrf24Register", "structxpcc_1_1_nrf24_register.html", [
      [ "xpcc::Nrf24Config< Nrf24Phy >", "classxpcc_1_1_nrf24_config.html", null ],
      [ "xpcc::Nrf24Data< Nrf24Phy >", "classxpcc_1_1_nrf24_data.html", null ],
      [ "xpcc::Nrf24Phy< Spi, Csn, Ce >", "classxpcc_1_1_nrf24_phy.html", null ]
    ] ],
    [ "xpcc::tmp::NullType", "group__tmp.html#classxpcc_1_1tmp_1_1_null_type", null ],
    [ "xpcc::Nrf24Data< Nrf24Phy >::Packet", "structxpcc_1_1_nrf24_data_1_1_packet.html", null ],
    [ "xpcc::Pair< T1, T2 >", "classxpcc_1_1_pair.html", null ],
    [ "xpcc::Pid< T, ScaleFactor >::Parameter", "structxpcc_1_1_pid_1_1_parameter.html", null ],
    [ "xpcc::SCurveController< T >::Parameter", "structxpcc_1_1_s_curve_controller_1_1_parameter.html", null ],
    [ "xpcc::Nrf24Data< Nrf24Phy >::Packet::Payload", "group__nrf24.html#structxpcc_1_1_nrf24_data_1_1_packet_1_1_payload", null ],
    [ "xpcc::pca8574", "structxpcc_1_1pca8574.html", [
      [ "xpcc::Pca8574< I2cMaster >", "classxpcc_1_1_pca8574.html", null ]
    ] ],
    [ "xpcc::pca9535", "structxpcc_1_1pca9535.html", [
      [ "xpcc::Pca9535< I2cMaster >", "classxpcc_1_1_pca9535.html", null ]
    ] ],
    [ "xpcc::pca9685", "structxpcc_1_1pca9685.html", [
      [ "xpcc::Pca9685< I2cMaster >", "classxpcc_1_1_pca9685.html", null ]
    ] ],
    [ "xpcc::Peripheral", "classxpcc_1_1_peripheral.html", [
      [ "xpcc::Adc", "classxpcc_1_1_adc.html", [
        [ "xpcc::AdcInterrupt", "classxpcc_1_1_adc_interrupt.html", [
          [ "xpcc::atmega::AdcInterrupt", "classxpcc_1_1atmega_1_1_adc_interrupt.html", null ],
          [ "xpcc::attiny::AdcInterrupt", "classxpcc_1_1attiny_1_1_adc_interrupt.html", null ],
          [ "xpcc::stm32::AdcInterrupt1", "classxpcc_1_1stm32_1_1_adc_interrupt1.html", null ],
          [ "xpcc::stm32::AdcInterrupt2", "classxpcc_1_1stm32_1_1_adc_interrupt2.html", null ],
          [ "xpcc::stm32::AdcInterrupt3", "classxpcc_1_1stm32_1_1_adc_interrupt3.html", null ]
        ] ],
        [ "xpcc::atmega::Adc", "classxpcc_1_1atmega_1_1_adc.html", [
          [ "xpcc::atmega::AdcInterrupt", "classxpcc_1_1atmega_1_1_adc_interrupt.html", null ]
        ] ],
        [ "xpcc::attiny::Adc", "classxpcc_1_1attiny_1_1_adc.html", [
          [ "xpcc::attiny::AdcInterrupt", "classxpcc_1_1attiny_1_1_adc_interrupt.html", null ]
        ] ],
        [ "xpcc::stm32::Adc1", "classxpcc_1_1stm32_1_1_adc1.html", [
          [ "xpcc::stm32::AdcInterrupt1", "classxpcc_1_1stm32_1_1_adc_interrupt1.html", null ]
        ] ],
        [ "xpcc::stm32::Adc2", "classxpcc_1_1stm32_1_1_adc2.html", [
          [ "xpcc::stm32::AdcInterrupt2", "classxpcc_1_1stm32_1_1_adc_interrupt2.html", null ]
        ] ],
        [ "xpcc::stm32::Adc3", "classxpcc_1_1stm32_1_1_adc3.html", [
          [ "xpcc::stm32::AdcInterrupt3", "classxpcc_1_1stm32_1_1_adc_interrupt3.html", null ]
        ] ]
      ] ],
      [ "xpcc::Can", "classxpcc_1_1_can.html", [
        [ "xpcc::hosted::CanUsb", "classxpcc_1_1hosted_1_1_can_usb.html", null ],
        [ "xpcc::lpc::Can", "classxpcc_1_1lpc_1_1_can.html", null ],
        [ "xpcc::Mcp2515< SPI, CS, INT >", "classxpcc_1_1_mcp2515.html", null ],
        [ "xpcc::stm32::Can1", "classxpcc_1_1stm32_1_1_can1.html", null ],
        [ "xpcc::stm32::Can2", "classxpcc_1_1stm32_1_1_can2.html", null ]
      ] ],
      [ "xpcc::I2cMaster", "classxpcc_1_1_i2c_master.html", null ],
      [ "xpcc::SpiMaster", "classxpcc_1_1_spi_master.html", [
        [ "xpcc::atmega::SpiMaster", "classxpcc_1_1atmega_1_1_spi_master.html", null ],
        [ "xpcc::atmega::UartSpiMaster0", "classxpcc_1_1atmega_1_1_uart_spi_master0.html", null ],
        [ "xpcc::lpc::SpiMaster0", "classxpcc_1_1lpc_1_1_spi_master0.html", null ],
        [ "xpcc::lpc::SpiMaster1", "classxpcc_1_1lpc_1_1_spi_master1.html", null ],
        [ "xpcc::SoftwareSpiMaster< SCK, MOSI, MISO >", "classxpcc_1_1_software_spi_master.html", null ],
        [ "xpcc::SoftwareSpiMaster< SCK, MOSI, MISO >", "classxpcc_1_1_software_spi_master.html", null ],
        [ "xpcc::SoftwareSpiMaster< SCK, MOSI, MISO >", "classxpcc_1_1_software_spi_master.html", null ],
        [ "xpcc::SoftwareSpiMaster< SCK, MOSI, MISO >", "classxpcc_1_1_software_spi_master.html", null ],
        [ "xpcc::stm32::SpiMaster1", "classxpcc_1_1stm32_1_1_spi_master1.html", null ],
        [ "xpcc::stm32::SpiMaster2", "classxpcc_1_1stm32_1_1_spi_master2.html", null ],
        [ "xpcc::stm32::SpiMaster3", "classxpcc_1_1stm32_1_1_spi_master3.html", null ],
        [ "xpcc::stm32::UartSpiMaster1", "classxpcc_1_1stm32_1_1_uart_spi_master1.html", null ],
        [ "xpcc::stm32::UartSpiMaster2", "classxpcc_1_1stm32_1_1_uart_spi_master2.html", null ],
        [ "xpcc::stm32::UartSpiMaster3", "classxpcc_1_1stm32_1_1_uart_spi_master3.html", null ],
        [ "xpcc::stm32::UartSpiMaster6", "classxpcc_1_1stm32_1_1_uart_spi_master6.html", null ]
      ] ],
      [ "xpcc::Uart", "classxpcc_1_1_uart.html", [
        [ "xpcc::atmega::Uart0", "classxpcc_1_1atmega_1_1_uart0.html", null ],
        [ "xpcc::hosted::StaticSerialInterface< N >", "classxpcc_1_1hosted_1_1_static_serial_interface.html", null ],
        [ "xpcc::stm32::Uart4", "classxpcc_1_1stm32_1_1_uart4.html", null ],
        [ "xpcc::stm32::Uart5", "classxpcc_1_1stm32_1_1_uart5.html", null ],
        [ "xpcc::stm32::Usart1", "classxpcc_1_1stm32_1_1_usart1.html", null ],
        [ "xpcc::stm32::Usart2", "classxpcc_1_1stm32_1_1_usart2.html", null ],
        [ "xpcc::stm32::Usart3", "classxpcc_1_1stm32_1_1_usart3.html", null ],
        [ "xpcc::stm32::Usart6", "classxpcc_1_1stm32_1_1_usart6.html", null ]
      ] ]
    ] ],
    [ "xpcc::fat::PhysicalVolume", "classxpcc_1_1fat_1_1_physical_volume.html", null ],
    [ "xpcc::Pid< T, ScaleFactor >", "classxpcc_1_1_pid.html", null ],
    [ "Pin", null, [
      [ "xpcc::atmega::GpioOpenDrain< Pin >", "classxpcc_1_1atmega_1_1_gpio_open_drain.html", null ],
      [ "xpcc::atmega::GpioOpenDrainWithPullUp< Pin >", "classxpcc_1_1atmega_1_1_gpio_open_drain_with_pull_up.html", null ],
      [ "xpcc::attiny::GpioOpenDrain< Pin >", "classxpcc_1_1attiny_1_1_gpio_open_drain.html", null ],
      [ "xpcc::attiny::GpioOpenDrainWithPullUp< Pin >", "classxpcc_1_1attiny_1_1_gpio_open_drain_with_pull_up.html", null ],
      [ "xpcc::GpioInverted< Pin >", "classxpcc_1_1_gpio_inverted.html", null ],
      [ "xpcc::GpioInverted< Pin >", "classxpcc_1_1_gpio_inverted.html", null ],
      [ "xpcc::GpioInverted< Pin >", "classxpcc_1_1_gpio_inverted.html", null ],
      [ "xpcc::GpioInverted< Pin >", "classxpcc_1_1_gpio_inverted.html", null ]
    ] ],
    [ "xpcc::stm32::TypeId::Pll", "structxpcc_1_1stm32_1_1_type_id_1_1_pll.html", null ],
    [ "xpcc::stm32::Pll< Input, OutputFrequency, UsbFrequency >", "classxpcc_1_1stm32_1_1_pll.html", null ],
    [ "xpcc::lpc::TypeId::Pll", "structxpcc_1_1lpc_1_1_type_id_1_1_pll.html", null ],
    [ "xpcc::stm32::Pll< ExternalClock< InputFrequency >, OutputFrequency, UsbFrequency >", "classxpcc_1_1stm32_1_1_pll_3_01_external_clock_3_01_input_frequency_01_4_00_01_output_frequency_00_01_usb_frequency_01_4.html", null ],
    [ "xpcc::stm32::Pll< ExternalCrystal< InputFrequency >, OutputFrequency, UsbFrequency >", "classxpcc_1_1stm32_1_1_pll_3_01_external_crystal_3_01_input_frequency_01_4_00_01_output_frequency_00_01_usb_frequency_01_4.html", null ],
    [ "xpcc::stm32::Pll< InternalClock< InputFrequency >, OutputFrequency, UsbFrequency >", "classxpcc_1_1stm32_1_1_pll_3_01_internal_clock_3_01_input_frequency_01_4_00_01_output_frequency_00_01_usb_frequency_01_4.html", null ],
    [ "xpcc::stm32::PllSetup< InputFrequency, OutputFrequency, UsbFrequency, Source >", "classxpcc_1_1stm32_1_1_pll_setup.html", null ],
    [ "xpcc::PointSet2D< T >", "classxpcc_1_1_point_set2_d.html", [
      [ "xpcc::Polygon2D< T >", "classxpcc_1_1_polygon2_d.html", null ]
    ] ],
    [ "xpcc::Postman", "classxpcc_1_1_postman.html", [
      [ "xpcc::DynamicPostman", "classxpcc_1_1_dynamic_postman.html", null ]
    ] ],
    [ "xpcc::pt::Protothread", "classxpcc_1_1pt_1_1_protothread.html", [
      [ "xpcc::Ds1631< I2cMaster >", "classxpcc_1_1_ds1631.html", null ],
      [ "xpcc::Tmp102< I2cMaster >", "classxpcc_1_1_tmp102.html", null ],
      [ "xpcc::Tmp175< I2cMaster >", "classxpcc_1_1_tmp175.html", null ]
    ] ],
    [ "xpcc::ui::Pulse< T >", "classxpcc_1_1ui_1_1_pulse.html", null ],
    [ "xpcc::Quaternion< T >", "classxpcc_1_1_quaternion.html", null ],
    [ "xpcc::Queue< T, Container >", "classxpcc_1_1_queue.html", [
      [ "xpcc::BoundedQueue< T, N, Container >", "classxpcc_1_1_bounded_queue.html", null ]
    ] ],
    [ "xpcc::atomic::Queue< T, N >", "classxpcc_1_1atomic_1_1_queue.html", null ],
    [ "xpcc::rtos::QueueBase", "classxpcc_1_1rtos_1_1_queue_base.html", [
      [ "xpcc::rtos::Queue< T >", "classxpcc_1_1rtos_1_1_queue.html", null ]
    ] ],
    [ "xpcc::accessor::Ram< T >", "classxpcc_1_1accessor_1_1_ram.html", null ],
    [ "xpcc::filter::Ramp< T >", "classxpcc_1_1filter_1_1_ramp.html", null ],
    [ "xpcc::stm32::RandomNumberGenerator", "classxpcc_1_1stm32_1_1_random_number_generator.html", null ],
    [ "xpcc::Ray2D< T >", "classxpcc_1_1_ray2_d.html", null ],
    [ "xpcc::I2cTransaction::Reading", "structxpcc_1_1_i2c_transaction_1_1_reading.html", null ],
    [ "xpcc::allocator::Static< T, N >::rebind< U >", "group__allocator.html#structxpcc_1_1allocator_1_1_static_1_1rebind", null ],
    [ "xpcc::allocator::Block< T, BLOCKSIZE >::rebind< U >", "group__allocator.html#structxpcc_1_1allocator_1_1_block_1_1rebind", null ],
    [ "xpcc::allocator::Dynamic< T >::rebind< U >", "group__allocator.html#structxpcc_1_1allocator_1_1_dynamic_1_1rebind", null ],
    [ "xpcc::CanConnector< Driver >::ReceiveListItem", "classxpcc_1_1_can_connector_1_1_receive_list_item.html", null ],
    [ "xpcc::tipc::Receiver", "classxpcc_1_1tipc_1_1_receiver.html", null ],
    [ "xpcc::tipc::ReceiverSocket", "classxpcc_1_1tipc_1_1_receiver_socket.html", null ],
    [ "xpcc::Register< T >", "structxpcc_1_1_register.html", [
      [ "xpcc::Flags< Enum, T >", "structxpcc_1_1_flags.html", null ]
    ] ],
    [ "xpcc::Register< Parent::UnderlyingType >", "structxpcc_1_1_register.html", [
      [ "xpcc::Configuration< Parent, Enum, Mask, Position >", "structxpcc_1_1_configuration.html", null ],
      [ "xpcc::Value< Parent, Width, Position >", "structxpcc_1_1_value.html", null ]
    ] ],
    [ "xpcc::Register< T::UnderlyingType >", "structxpcc_1_1_register.html", [
      [ "xpcc::FlagsGroup< T... >", "structxpcc_1_1_flags_group_3_01_t_8_8_8_01_4.html", null ]
    ] ],
    [ "xpcc::ad7280a::RegisterValue", "structxpcc_1_1ad7280a_1_1_register_value.html", null ],
    [ "unittest::Reporter", "classunittest_1_1_reporter.html", null ],
    [ "xpcc::amnb::Response", "classxpcc_1_1amnb_1_1_response.html", null ],
    [ "xpcc::sab::Response", "classxpcc_1_1sab_1_1_response.html", null ],
    [ "xpcc::ResponseCallback", "classxpcc_1_1_response_callback.html", null ],
    [ "xpcc::ResponseHandle", "classxpcc_1_1_response_handle.html", null ],
    [ "xpcc::Resumable< Functions >", "classxpcc_1_1_resumable.html", null ],
    [ "xpcc::ResumableResult< T >", "structxpcc_1_1_resumable_result.html", null ],
    [ "xpcc::ui::RgbLed", "classxpcc_1_1ui_1_1_rgb_led.html", null ],
    [ "xpcc::color::RgbT< UnderlyingType >", "classxpcc_1_1color_1_1_rgb_t.html", null ],
    [ "xpcc::tmp::SameType< T, U >", "group__tmp.html#structxpcc_1_1tmp_1_1_same_type", null ],
    [ "xpcc::tmp::SameType< T, T >", "group__tmp.html#structxpcc_1_1tmp_1_1_same_type_3_01_t_00_01_t_01_4", null ],
    [ "xpcc::Saturated< T >", "classxpcc_1_1_saturated.html", null ],
    [ "xpcc::Scheduler", "classxpcc_1_1_scheduler.html", null ],
    [ "xpcc::rtos::Scheduler", "classxpcc_1_1rtos_1_1_scheduler.html", null ],
    [ "xpcc::Scp1000< Spi, Cs, Int >", "classxpcc_1_1_scp1000.html", null ],
    [ "xpcc::ScrollableText", "classxpcc_1_1_scrollable_text.html", null ],
    [ "xpcc::SCurveController< T >", "classxpcc_1_1_s_curve_controller.html", null ],
    [ "xpcc::SCurveGenerator< T >", "classxpcc_1_1_s_curve_generator.html", null ],
    [ "xpcc::tmp::Select< flag, T, U >", "group__tmp.html#structxpcc_1_1tmp_1_1_select", null ],
    [ "xpcc::tmp::Select< false, T, U >", "group__tmp.html#structxpcc_1_1tmp_1_1_select_3_01false_00_01_t_00_01_u_01_4", null ],
    [ "xpcc::pt::Semaphore", "classxpcc_1_1pt_1_1_semaphore.html", null ],
    [ "xpcc::rtos::SemaphoreBase", "classxpcc_1_1rtos_1_1_semaphore_base.html", [
      [ "xpcc::rtos::BinarySemaphore", "classxpcc_1_1rtos_1_1_binary_semaphore.html", null ],
      [ "xpcc::rtos::Semaphore", "classxpcc_1_1rtos_1_1_semaphore.html", [
        [ "xpcc::rtos::BinarySemaphore", "classxpcc_1_1rtos_1_1_binary_semaphore.html", null ]
      ] ]
    ] ],
    [ "xpcc::CanConnector< Driver >::SendListItem", "classxpcc_1_1_can_connector_1_1_send_list_item.html", null ],
    [ "xpcc::sevenSegment::SevenSegmentDisplay< Spi, Load, DIGITS >", "classxpcc_1_1seven_segment_1_1_seven_segment_display.html", null ],
    [ "xpcc::ShiftRegisterInput< Spi, Load, N >", "classxpcc_1_1_shift_register_input.html", null ],
    [ "xpcc::ShiftRegisterOutput< Spi, Store, N >", "classxpcc_1_1_shift_register_output.html", null ],
    [ "xpcc::SiemensS65Common< SPI, CS, RS, Reset >", "classxpcc_1_1_siemens_s65_common.html", [
      [ "xpcc::SiemensS65Landscape< SPI, CS, RS, Reset >", "classxpcc_1_1_siemens_s65_landscape.html", null ],
      [ "xpcc::SiemensS65Portrait< SPI, CS, RS, Reset >", "classxpcc_1_1_siemens_s65_portrait.html", null ]
    ] ],
    [ "xpcc::SmartPointer", "classxpcc_1_1_smart_pointer.html", null ],
    [ "xpcc::TypeId::SoftwareI2cMasterScl", "structxpcc_1_1_type_id_1_1_software_i2c_master_scl.html", null ],
    [ "xpcc::TypeId::SoftwareI2cMasterSda", "structxpcc_1_1_type_id_1_1_software_i2c_master_sda.html", null ],
    [ "xpcc::SoftwareOneWireMaster< Pin >", "classxpcc_1_1_software_one_wire_master.html", null ],
    [ "xpcc::TypeId::SoftwareSpiMasterMiso", "structxpcc_1_1_type_id_1_1_software_spi_master_miso.html", null ],
    [ "xpcc::TypeId::SoftwareSpiMasterMosi", "structxpcc_1_1_type_id_1_1_software_spi_master_mosi.html", null ],
    [ "xpcc::TypeId::SoftwareSpiMasterSck", "structxpcc_1_1_type_id_1_1_software_spi_master_sck.html", null ],
    [ "xpcc::atmega::Spi", "structxpcc_1_1atmega_1_1_spi.html", [
      [ "xpcc::atmega::SpiMaster", "classxpcc_1_1atmega_1_1_spi_master.html", null ]
    ] ],
    [ "xpcc::Spi", "structxpcc_1_1_spi.html", [
      [ "xpcc::SpiMaster", "classxpcc_1_1_spi_master.html", null ]
    ] ],
    [ "xpcc::stm32::SpiBase", "classxpcc_1_1stm32_1_1_spi_base.html", [
      [ "xpcc::stm32::SpiHal1", "classxpcc_1_1stm32_1_1_spi_hal1.html", null ],
      [ "xpcc::stm32::SpiHal2", "classxpcc_1_1stm32_1_1_spi_hal2.html", null ],
      [ "xpcc::stm32::SpiHal3", "classxpcc_1_1stm32_1_1_spi_hal3.html", null ]
    ] ],
    [ "xpcc::SpiDevice< SpiMaster >", "classxpcc_1_1_spi_device.html", [
      [ "xpcc::Lis3TransportSpi< SpiMaster, Cs >", "classxpcc_1_1_lis3_transport_spi.html", null ],
      [ "xpcc::Mcp23TransportSpi< SpiMaster, Cs >", "classxpcc_1_1_mcp23_transport_spi.html", null ]
    ] ],
    [ "xpcc::stm32::TypeId::SpiMaster1Miso", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_master1_miso.html", null ],
    [ "xpcc::stm32::TypeId::SpiMaster1Mosi", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_master1_mosi.html", null ],
    [ "xpcc::stm32::TypeId::SpiMaster1Nss", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_master1_nss.html", null ],
    [ "xpcc::stm32::TypeId::SpiMaster1Sck", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_master1_sck.html", null ],
    [ "xpcc::stm32::TypeId::SpiMaster2Miso", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_master2_miso.html", null ],
    [ "xpcc::stm32::TypeId::SpiMaster2Mosi", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_master2_mosi.html", null ],
    [ "xpcc::stm32::TypeId::SpiMaster2Nss", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_master2_nss.html", null ],
    [ "xpcc::stm32::TypeId::SpiMaster2Sck", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_master2_sck.html", null ],
    [ "xpcc::stm32::TypeId::SpiMaster3Miso", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_master3_miso.html", null ],
    [ "xpcc::stm32::TypeId::SpiMaster3Mosi", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_master3_mosi.html", null ],
    [ "xpcc::stm32::TypeId::SpiMaster3Nss", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_master3_nss.html", null ],
    [ "xpcc::stm32::TypeId::SpiMaster3Sck", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_master3_sck.html", null ],
    [ "xpcc::stm32::TypeId::SpiMaster4Miso", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_master4_miso.html", null ],
    [ "xpcc::stm32::TypeId::SpiMaster4Mosi", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_master4_mosi.html", null ],
    [ "xpcc::stm32::TypeId::SpiMaster4Nss", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_master4_nss.html", null ],
    [ "xpcc::stm32::TypeId::SpiMaster4Sck", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_master4_sck.html", null ],
    [ "xpcc::stm32::TypeId::SpiMaster5Miso", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_master5_miso.html", null ],
    [ "xpcc::stm32::TypeId::SpiMaster5Mosi", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_master5_mosi.html", null ],
    [ "xpcc::stm32::TypeId::SpiMaster5Nss", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_master5_nss.html", null ],
    [ "xpcc::stm32::TypeId::SpiMaster5Sck", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_master5_sck.html", null ],
    [ "xpcc::stm32::TypeId::SpiMaster6Miso", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_master6_miso.html", null ],
    [ "xpcc::stm32::TypeId::SpiMaster6Mosi", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_master6_mosi.html", null ],
    [ "xpcc::stm32::TypeId::SpiMaster6Nss", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_master6_nss.html", null ],
    [ "xpcc::stm32::TypeId::SpiMaster6Sck", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_master6_sck.html", null ],
    [ "xpcc::atmega::TypeId::SpiMasterMiso", "structxpcc_1_1atmega_1_1_type_id_1_1_spi_master_miso.html", null ],
    [ "xpcc::atmega::TypeId::SpiMasterMosi", "structxpcc_1_1atmega_1_1_type_id_1_1_spi_master_mosi.html", null ],
    [ "xpcc::atmega::TypeId::SpiMasterSck", "structxpcc_1_1atmega_1_1_type_id_1_1_spi_master_sck.html", null ],
    [ "xpcc::atmega::TypeId::SpiMasterSs", "structxpcc_1_1atmega_1_1_type_id_1_1_spi_master_ss.html", null ],
    [ "xpcc::SpiRam< Spi, Cs, Hold >", "classxpcc_1_1_spi_ram.html", null ],
    [ "xpcc::stm32::TypeId::SpiSlave1Nss", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_slave1_nss.html", null ],
    [ "xpcc::stm32::TypeId::SpiSlave1Sck", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_slave1_sck.html", null ],
    [ "xpcc::stm32::TypeId::SpiSlave1Simo", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_slave1_simo.html", null ],
    [ "xpcc::stm32::TypeId::SpiSlave1Somi", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_slave1_somi.html", null ],
    [ "xpcc::stm32::TypeId::SpiSlave2Nss", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_slave2_nss.html", null ],
    [ "xpcc::stm32::TypeId::SpiSlave2Sck", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_slave2_sck.html", null ],
    [ "xpcc::stm32::TypeId::SpiSlave2Simo", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_slave2_simo.html", null ],
    [ "xpcc::stm32::TypeId::SpiSlave2Somi", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_slave2_somi.html", null ],
    [ "xpcc::stm32::TypeId::SpiSlave3Nss", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_slave3_nss.html", null ],
    [ "xpcc::stm32::TypeId::SpiSlave3Sck", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_slave3_sck.html", null ],
    [ "xpcc::stm32::TypeId::SpiSlave3Simo", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_slave3_simo.html", null ],
    [ "xpcc::stm32::TypeId::SpiSlave3Somi", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_slave3_somi.html", null ],
    [ "xpcc::stm32::TypeId::SpiSlave4Nss", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_slave4_nss.html", null ],
    [ "xpcc::stm32::TypeId::SpiSlave4Sck", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_slave4_sck.html", null ],
    [ "xpcc::stm32::TypeId::SpiSlave4Simo", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_slave4_simo.html", null ],
    [ "xpcc::stm32::TypeId::SpiSlave4Somi", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_slave4_somi.html", null ],
    [ "xpcc::stm32::TypeId::SpiSlave5Nss", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_slave5_nss.html", null ],
    [ "xpcc::stm32::TypeId::SpiSlave5Sck", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_slave5_sck.html", null ],
    [ "xpcc::stm32::TypeId::SpiSlave5Simo", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_slave5_simo.html", null ],
    [ "xpcc::stm32::TypeId::SpiSlave5Somi", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_slave5_somi.html", null ],
    [ "xpcc::stm32::TypeId::SpiSlave6Nss", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_slave6_nss.html", null ],
    [ "xpcc::stm32::TypeId::SpiSlave6Sck", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_slave6_sck.html", null ],
    [ "xpcc::stm32::TypeId::SpiSlave6Simo", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_slave6_simo.html", null ],
    [ "xpcc::stm32::TypeId::SpiSlave6Somi", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_slave6_somi.html", null ],
    [ "xpcc::atmega::TypeId::SpiSlaveSck", "structxpcc_1_1atmega_1_1_type_id_1_1_spi_slave_sck.html", null ],
    [ "xpcc::atmega::TypeId::SpiSlaveSimo", "structxpcc_1_1atmega_1_1_type_id_1_1_spi_slave_simo.html", null ],
    [ "xpcc::atmega::TypeId::SpiSlaveSomi", "structxpcc_1_1atmega_1_1_type_id_1_1_spi_slave_somi.html", null ],
    [ "xpcc::atmega::TypeId::SpiSlaveSs", "structxpcc_1_1atmega_1_1_type_id_1_1_spi_slave_ss.html", null ],
    [ "xpcc::ssd1306", "structxpcc_1_1ssd1306.html", [
      [ "xpcc::Ssd1306< I2cMaster >", "classxpcc_1_1_ssd1306.html", null ]
    ] ],
    [ "xpcc::Stack< T, Container >", "classxpcc_1_1_stack.html", [
      [ "xpcc::BoundedStack< T, N, Container >", "classxpcc_1_1_bounded_stack.html", null ]
    ] ],
    [ "xpcc::Stack< xpcc::gui::xpcc::gui::View *, xpcc::xpcc::LinkedList< xpcc::gui::xpcc::gui::View * > >", "classxpcc_1_1_stack.html", null ],
    [ "xpcc::Stack< xpcc::xpcc::AbstractView *, xpcc::xpcc::LinkedList< xpcc::xpcc::AbstractView * > >", "classxpcc_1_1_stack.html", null ],
    [ "xpcc::stm32::CanFilter::StandardFilterMask", "structxpcc_1_1stm32_1_1_can_filter_1_1_standard_filter_mask.html", null ],
    [ "xpcc::stm32::CanFilter::StandardFilterMaskShort", "structxpcc_1_1stm32_1_1_can_filter_1_1_standard_filter_mask_short.html", null ],
    [ "xpcc::stm32::CanFilter::StandardIdentifier", "structxpcc_1_1stm32_1_1_can_filter_1_1_standard_identifier.html", null ],
    [ "xpcc::stm32::CanFilter::StandardIdentifierShort", "structxpcc_1_1stm32_1_1_can_filter_1_1_standard_identifier_short.html", null ],
    [ "xpcc::I2cTransaction::Starting", "structxpcc_1_1_i2c_transaction_1_1_starting.html", null ],
    [ "xpcc::tmp::static_assert_test< x >", "group__tmp.html#structxpcc_1_1tmp_1_1static__assert__test", null ],
    [ "xpcc::tmp::STATIC_ASSERTION_FAILURE< x >", "namespacexpcc_1_1tmp.html#structxpcc_1_1tmp_1_1_s_t_a_t_i_c___a_s_s_e_r_t_i_o_n___f_a_i_l_u_r_e", null ],
    [ "xpcc::tmp::STATIC_ASSERTION_FAILURE< true >", "group__tmp.html#structxpcc_1_1tmp_1_1_s_t_a_t_i_c___a_s_s_e_r_t_i_o_n___f_a_i_l_u_r_e_3_01true_01_4", null ],
    [ "xpcc::stm32::Stm32F100PllSettings< InputFrequency, SystemFrequency, FixedDivideBy2 >", "classxpcc_1_1stm32_1_1_stm32_f100_pll_settings.html", null ],
    [ "xpcc::stm32::Stm32F2F4PllSettings< VCOOutputMinimum, InputFrequency, SystemFrequency, USBFrequency >", "classxpcc_1_1stm32_1_1_stm32_f2_f4_pll_settings.html", null ],
    [ "xpcc::stm32::Stm32F3PllSettings< InputFrequency, SystemFrequency, FixedDivideBy2 >", "classxpcc_1_1stm32_1_1_stm32_f3_pll_settings.html", null ],
    [ "xpcc::ui::Strobe< T >", "classxpcc_1_1ui_1_1_strobe.html", null ],
    [ "xpcc::log::Style< STYLE >", "classxpcc_1_1log_1_1_style.html", [
      [ "xpcc::log::Prefix< T, STYLE >", "classxpcc_1_1log_1_1_prefix.html", null ],
      [ "xpcc::log::StdColour< TEXT, BACKGROUND, STYLE >", "classxpcc_1_1log_1_1_std_colour.html", null ]
    ] ],
    [ "xpcc::tmp::SuperSubclass< T, U >", "group__tmp.html#structxpcc_1_1tmp_1_1_super_subclass", null ],
    [ "xpcc::tmp::SuperSubclass< T, void >", "group__tmp.html#structxpcc_1_1tmp_1_1_super_subclass_3_01_t_00_01void_01_4", null ],
    [ "xpcc::tmp::SuperSubclass< void, U >", "group__tmp.html#structxpcc_1_1tmp_1_1_super_subclass_3_01void_00_01_u_01_4", null ],
    [ "xpcc::tmp::SuperSubclass< void, void >", "group__tmp.html#structxpcc_1_1tmp_1_1_super_subclass_3_01void_00_01void_01_4", null ],
    [ "xpcc::tmp::SuperSubclassStrict< T, U >", "group__tmp.html#structxpcc_1_1tmp_1_1_super_subclass_strict", null ],
    [ "xpcc::stm32::fsmc::NorSram::SynchronousTiming", "group__stm32f407vg__fsmc.html#structxpcc_1_1stm32_1_1fsmc_1_1_nor_sram_1_1_synchronous_timing", null ],
    [ "xpcc::stm32::SystemClock< Input >", "classxpcc_1_1stm32_1_1_system_clock.html", null ],
    [ "Board::systemClock", "struct_board_1_1system_clock.html", null ],
    [ "xpcc::stm32::TypeId::SystemClock", "structxpcc_1_1stm32_1_1_type_id_1_1_system_clock.html", null ],
    [ "xpcc::avr::SystemClock", "classxpcc_1_1avr_1_1_system_clock.html", null ],
    [ "xpcc::lpc::TypeId::SystemClock", "structxpcc_1_1lpc_1_1_type_id_1_1_system_clock.html", null ],
    [ "xpcc::stm32::SystemClock< ExternalClock< OutputFrequency > >", "classxpcc_1_1stm32_1_1_system_clock_3_01_external_clock_3_01_output_frequency_01_4_01_4.html", null ],
    [ "xpcc::stm32::SystemClock< ExternalCrystal< OutputFrequency > >", "classxpcc_1_1stm32_1_1_system_clock_3_01_external_crystal_3_01_output_frequency_01_4_01_4.html", null ],
    [ "xpcc::stm32::SystemClock< InternalClock< OutputFrequency > >", "classxpcc_1_1stm32_1_1_system_clock_3_01_internal_clock_3_01_output_frequency_01_4_01_4.html", null ],
    [ "xpcc::stm32::SystemClock< Pll< Input, OutputFrequency, UsbFrequency > >", "classxpcc_1_1stm32_1_1_system_clock_3_01_pll_3_01_input_00_01_output_frequency_00_01_usb_frequency_01_4_01_4.html", null ],
    [ "xpcc::cortex::SysTickTimer", "classxpcc_1_1cortex_1_1_sys_tick_timer.html", null ],
    [ "xpcc::Scheduler::Task", "classxpcc_1_1_scheduler_1_1_task.html", null ],
    [ "xpcc::Task", "classxpcc_1_1_task.html", [
      [ "xpcc::CommunicatableTask", "classxpcc_1_1_communicatable_task.html", null ]
    ] ],
    [ "xpcc::tcs3414", "structxpcc_1_1tcs3414.html", [
      [ "xpcc::Tcs3414< I2cMaster >", "classxpcc_1_1_tcs3414.html", null ]
    ] ],
    [ "unittest::TestSuite", "classunittest_1_1_test_suite.html", null ],
    [ "xpcc::TftMemoryBus16Bit", "classxpcc_1_1_tft_memory_bus16_bit.html", null ],
    [ "xpcc::TftMemoryBus8Bit", "classxpcc_1_1_tft_memory_bus8_bit.html", null ],
    [ "xpcc::TftMemoryBus8BitGpio< PORT, CS, RD, WR, CD >", "classxpcc_1_1_tft_memory_bus8_bit_gpio.html", null ],
    [ "xpcc::rtos::Thread", "classxpcc_1_1rtos_1_1_thread.html", null ],
    [ "xpcc::stm32::TypeId::Timer10Channel1", "structxpcc_1_1stm32_1_1_type_id_1_1_timer10_channel1.html", null ],
    [ "xpcc::stm32::TypeId::Timer11Channel1", "structxpcc_1_1stm32_1_1_type_id_1_1_timer11_channel1.html", null ],
    [ "xpcc::stm32::TypeId::Timer12Channel1", "structxpcc_1_1stm32_1_1_type_id_1_1_timer12_channel1.html", null ],
    [ "xpcc::stm32::TypeId::Timer12Channel2", "structxpcc_1_1stm32_1_1_type_id_1_1_timer12_channel2.html", null ],
    [ "xpcc::stm32::TypeId::Timer13Channel1", "structxpcc_1_1stm32_1_1_type_id_1_1_timer13_channel1.html", null ],
    [ "xpcc::stm32::TypeId::Timer14Channel1", "structxpcc_1_1stm32_1_1_type_id_1_1_timer14_channel1.html", null ],
    [ "xpcc::stm32::TypeId::Timer15BreakIn", "structxpcc_1_1stm32_1_1_type_id_1_1_timer15_break_in.html", null ],
    [ "xpcc::stm32::TypeId::Timer15Channel1", "structxpcc_1_1stm32_1_1_type_id_1_1_timer15_channel1.html", null ],
    [ "xpcc::stm32::TypeId::Timer15Channel1N", "structxpcc_1_1stm32_1_1_type_id_1_1_timer15_channel1_n.html", null ],
    [ "xpcc::stm32::TypeId::Timer15Channel2", "structxpcc_1_1stm32_1_1_type_id_1_1_timer15_channel2.html", null ],
    [ "xpcc::stm32::TypeId::Timer16_0", "structxpcc_1_1stm32_1_1_type_id_1_1_timer16__0.html", null ],
    [ "xpcc::stm32::TypeId::Timer16_1", "structxpcc_1_1stm32_1_1_type_id_1_1_timer16__1.html", null ],
    [ "xpcc::stm32::TypeId::Timer16BreakIn", "structxpcc_1_1stm32_1_1_type_id_1_1_timer16_break_in.html", null ],
    [ "xpcc::stm32::TypeId::Timer16Channel1", "structxpcc_1_1stm32_1_1_type_id_1_1_timer16_channel1.html", null ],
    [ "xpcc::stm32::TypeId::Timer16Channel1N", "structxpcc_1_1stm32_1_1_type_id_1_1_timer16_channel1_n.html", null ],
    [ "xpcc::stm32::TypeId::Timer16Channel2", "structxpcc_1_1stm32_1_1_type_id_1_1_timer16_channel2.html", null ],
    [ "xpcc::stm32::TypeId::Timer17BreakIn", "structxpcc_1_1stm32_1_1_type_id_1_1_timer17_break_in.html", null ],
    [ "xpcc::stm32::TypeId::Timer17Channel1", "structxpcc_1_1stm32_1_1_type_id_1_1_timer17_channel1.html", null ],
    [ "xpcc::stm32::TypeId::Timer17Channel1N", "structxpcc_1_1stm32_1_1_type_id_1_1_timer17_channel1_n.html", null ],
    [ "xpcc::stm32::TypeId::Timer17Channel2", "structxpcc_1_1stm32_1_1_type_id_1_1_timer17_channel2.html", null ],
    [ "xpcc::stm32::TypeId::Timer19Channel1", "structxpcc_1_1stm32_1_1_type_id_1_1_timer19_channel1.html", null ],
    [ "xpcc::stm32::TypeId::Timer19Channel2", "structxpcc_1_1stm32_1_1_type_id_1_1_timer19_channel2.html", null ],
    [ "xpcc::stm32::TypeId::Timer19Channel3", "structxpcc_1_1stm32_1_1_type_id_1_1_timer19_channel3.html", null ],
    [ "xpcc::stm32::TypeId::Timer19Channel4", "structxpcc_1_1stm32_1_1_type_id_1_1_timer19_channel4.html", null ],
    [ "xpcc::stm32::TypeId::Timer19ExternalTrigger", "structxpcc_1_1stm32_1_1_type_id_1_1_timer19_external_trigger.html", null ],
    [ "xpcc::stm32::TypeId::Timer1BreakIn", "structxpcc_1_1stm32_1_1_type_id_1_1_timer1_break_in.html", null ],
    [ "xpcc::stm32::TypeId::Timer1Channel1", "structxpcc_1_1stm32_1_1_type_id_1_1_timer1_channel1.html", null ],
    [ "xpcc::stm32::TypeId::Timer1Channel1N", "structxpcc_1_1stm32_1_1_type_id_1_1_timer1_channel1_n.html", null ],
    [ "xpcc::stm32::TypeId::Timer1Channel2", "structxpcc_1_1stm32_1_1_type_id_1_1_timer1_channel2.html", null ],
    [ "xpcc::stm32::TypeId::Timer1Channel2N", "structxpcc_1_1stm32_1_1_type_id_1_1_timer1_channel2_n.html", null ],
    [ "xpcc::stm32::TypeId::Timer1Channel3", "structxpcc_1_1stm32_1_1_type_id_1_1_timer1_channel3.html", null ],
    [ "xpcc::stm32::TypeId::Timer1Channel3N", "structxpcc_1_1stm32_1_1_type_id_1_1_timer1_channel3_n.html", null ],
    [ "xpcc::stm32::TypeId::Timer1Channel4", "structxpcc_1_1stm32_1_1_type_id_1_1_timer1_channel4.html", null ],
    [ "xpcc::stm32::TypeId::Timer1Channel4N", "structxpcc_1_1stm32_1_1_type_id_1_1_timer1_channel4_n.html", null ],
    [ "xpcc::stm32::TypeId::Timer1ExternalTrigger", "structxpcc_1_1stm32_1_1_type_id_1_1_timer1_external_trigger.html", null ],
    [ "xpcc::stm32::TypeId::Timer2Channel1", "structxpcc_1_1stm32_1_1_type_id_1_1_timer2_channel1.html", null ],
    [ "xpcc::stm32::TypeId::Timer2Channel2", "structxpcc_1_1stm32_1_1_type_id_1_1_timer2_channel2.html", null ],
    [ "xpcc::stm32::TypeId::Timer2Channel3", "structxpcc_1_1stm32_1_1_type_id_1_1_timer2_channel3.html", null ],
    [ "xpcc::stm32::TypeId::Timer2Channel4", "structxpcc_1_1stm32_1_1_type_id_1_1_timer2_channel4.html", null ],
    [ "xpcc::stm32::TypeId::Timer2ExternalTrigger", "structxpcc_1_1stm32_1_1_type_id_1_1_timer2_external_trigger.html", null ],
    [ "xpcc::stm32::TypeId::Timer32_0", "structxpcc_1_1stm32_1_1_type_id_1_1_timer32__0.html", null ],
    [ "xpcc::stm32::TypeId::Timer32_1", "structxpcc_1_1stm32_1_1_type_id_1_1_timer32__1.html", null ],
    [ "xpcc::stm32::TypeId::Timer3Channel1", "structxpcc_1_1stm32_1_1_type_id_1_1_timer3_channel1.html", null ],
    [ "xpcc::stm32::TypeId::Timer3Channel2", "structxpcc_1_1stm32_1_1_type_id_1_1_timer3_channel2.html", null ],
    [ "xpcc::stm32::TypeId::Timer3Channel3", "structxpcc_1_1stm32_1_1_type_id_1_1_timer3_channel3.html", null ],
    [ "xpcc::stm32::TypeId::Timer3Channel4", "structxpcc_1_1stm32_1_1_type_id_1_1_timer3_channel4.html", null ],
    [ "xpcc::stm32::TypeId::Timer3ExternalTrigger", "structxpcc_1_1stm32_1_1_type_id_1_1_timer3_external_trigger.html", null ],
    [ "xpcc::stm32::TypeId::Timer4Channel1", "structxpcc_1_1stm32_1_1_type_id_1_1_timer4_channel1.html", null ],
    [ "xpcc::stm32::TypeId::Timer4Channel2", "structxpcc_1_1stm32_1_1_type_id_1_1_timer4_channel2.html", null ],
    [ "xpcc::stm32::TypeId::Timer4Channel3", "structxpcc_1_1stm32_1_1_type_id_1_1_timer4_channel3.html", null ],
    [ "xpcc::stm32::TypeId::Timer4Channel4", "structxpcc_1_1stm32_1_1_type_id_1_1_timer4_channel4.html", null ],
    [ "xpcc::stm32::TypeId::Timer4ExternalTrigger", "structxpcc_1_1stm32_1_1_type_id_1_1_timer4_external_trigger.html", null ],
    [ "xpcc::stm32::TypeId::Timer5Channel1", "structxpcc_1_1stm32_1_1_type_id_1_1_timer5_channel1.html", null ],
    [ "xpcc::stm32::TypeId::Timer5Channel2", "structxpcc_1_1stm32_1_1_type_id_1_1_timer5_channel2.html", null ],
    [ "xpcc::stm32::TypeId::Timer5Channel3", "structxpcc_1_1stm32_1_1_type_id_1_1_timer5_channel3.html", null ],
    [ "xpcc::stm32::TypeId::Timer5Channel4", "structxpcc_1_1stm32_1_1_type_id_1_1_timer5_channel4.html", null ],
    [ "xpcc::stm32::TypeId::Timer5ExternalTrigger", "structxpcc_1_1stm32_1_1_type_id_1_1_timer5_external_trigger.html", null ],
    [ "xpcc::stm32::TypeId::Timer8BreakIn", "structxpcc_1_1stm32_1_1_type_id_1_1_timer8_break_in.html", null ],
    [ "xpcc::stm32::TypeId::Timer8Channel1", "structxpcc_1_1stm32_1_1_type_id_1_1_timer8_channel1.html", null ],
    [ "xpcc::stm32::TypeId::Timer8Channel1N", "structxpcc_1_1stm32_1_1_type_id_1_1_timer8_channel1_n.html", null ],
    [ "xpcc::stm32::TypeId::Timer8Channel2", "structxpcc_1_1stm32_1_1_type_id_1_1_timer8_channel2.html", null ],
    [ "xpcc::stm32::TypeId::Timer8Channel2N", "structxpcc_1_1stm32_1_1_type_id_1_1_timer8_channel2_n.html", null ],
    [ "xpcc::stm32::TypeId::Timer8Channel3", "structxpcc_1_1stm32_1_1_type_id_1_1_timer8_channel3.html", null ],
    [ "xpcc::stm32::TypeId::Timer8Channel3N", "structxpcc_1_1stm32_1_1_type_id_1_1_timer8_channel3_n.html", null ],
    [ "xpcc::stm32::TypeId::Timer8Channel4", "structxpcc_1_1stm32_1_1_type_id_1_1_timer8_channel4.html", null ],
    [ "xpcc::stm32::TypeId::Timer8Channel4N", "structxpcc_1_1stm32_1_1_type_id_1_1_timer8_channel4_n.html", null ],
    [ "xpcc::stm32::TypeId::Timer8ExternalTrigger", "structxpcc_1_1stm32_1_1_type_id_1_1_timer8_external_trigger.html", null ],
    [ "xpcc::stm32::TypeId::Timer9Channel1", "structxpcc_1_1stm32_1_1_type_id_1_1_timer9_channel1.html", null ],
    [ "xpcc::stm32::TypeId::Timer9Channel2", "structxpcc_1_1stm32_1_1_type_id_1_1_timer9_channel2.html", null ],
    [ "xpcc::TLC594X< CHANNELS, Spi, Xlat, Vprog, Xerr >", "classxpcc_1_1_t_l_c594_x.html", null ],
    [ "xpcc::Tolerance", "classxpcc_1_1_tolerance.html", null ],
    [ "xpcc::sab::Transmitter", "classxpcc_1_1sab_1_1_transmitter.html", [
      [ "xpcc::sab::Slave< Interface >", "classxpcc_1_1sab_1_1_slave.html", null ]
    ] ],
    [ "xpcc::rpr::Transmitter", "classxpcc_1_1rpr_1_1_transmitter.html", [
      [ "xpcc::rpr::Node< Interface >", "classxpcc_1_1rpr_1_1_node.html", null ]
    ] ],
    [ "xpcc::amnb::Transmitter", "classxpcc_1_1amnb_1_1_transmitter.html", [
      [ "xpcc::amnb::Node< Interface >", "classxpcc_1_1amnb_1_1_node.html", null ]
    ] ],
    [ "xpcc::tipc::Transmitter", "classxpcc_1_1tipc_1_1_transmitter.html", null ],
    [ "xpcc::tipc::TransmitterSocket", "classxpcc_1_1tipc_1_1_transmitter_socket.html", null ],
    [ "Transport", null, [
      [ "xpcc::L3gd20< Transport >", "classxpcc_1_1_l3gd20.html", null ],
      [ "xpcc::Lis302dl< Transport >", "classxpcc_1_1_lis302dl.html", null ],
      [ "xpcc::Lis3dsh< Transport >", "classxpcc_1_1_lis3dsh.html", null ],
      [ "xpcc::Mcp23x17< Transport >", "classxpcc_1_1_mcp23x17.html", null ]
    ] ],
    [ "xpcc::atmega::TypeId::Uart0Rxd", "structxpcc_1_1atmega_1_1_type_id_1_1_uart0_rxd.html", null ],
    [ "xpcc::atmega::TypeId::Uart0Txd", "structxpcc_1_1atmega_1_1_type_id_1_1_uart0_txd.html", null ],
    [ "xpcc::atmega::TypeId::Uart0Xck", "structxpcc_1_1atmega_1_1_type_id_1_1_uart0_xck.html", null ],
    [ "xpcc::stm32::TypeId::Uart1Ck", "structxpcc_1_1stm32_1_1_type_id_1_1_uart1_ck.html", null ],
    [ "xpcc::stm32::TypeId::Uart1Cts", "structxpcc_1_1stm32_1_1_type_id_1_1_uart1_cts.html", null ],
    [ "xpcc::stm32::TypeId::Uart1De", "structxpcc_1_1stm32_1_1_type_id_1_1_uart1_de.html", null ],
    [ "xpcc::stm32::TypeId::Uart1Rts", "structxpcc_1_1stm32_1_1_type_id_1_1_uart1_rts.html", null ],
    [ "xpcc::stm32::TypeId::Uart1Rx", "structxpcc_1_1stm32_1_1_type_id_1_1_uart1_rx.html", null ],
    [ "xpcc::lpc::TypeId::Uart1Rx", "structxpcc_1_1lpc_1_1_type_id_1_1_uart1_rx.html", null ],
    [ "xpcc::atmega::TypeId::Uart1Rxd", "structxpcc_1_1atmega_1_1_type_id_1_1_uart1_rxd.html", null ],
    [ "xpcc::stm32::TypeId::Uart1Tx", "structxpcc_1_1stm32_1_1_type_id_1_1_uart1_tx.html", null ],
    [ "xpcc::lpc::TypeId::Uart1Tx", "structxpcc_1_1lpc_1_1_type_id_1_1_uart1_tx.html", null ],
    [ "xpcc::atmega::TypeId::Uart1Txd", "structxpcc_1_1atmega_1_1_type_id_1_1_uart1_txd.html", null ],
    [ "xpcc::atmega::TypeId::Uart1Xck", "structxpcc_1_1atmega_1_1_type_id_1_1_uart1_xck.html", null ],
    [ "xpcc::stm32::TypeId::Uart2Ck", "structxpcc_1_1stm32_1_1_type_id_1_1_uart2_ck.html", null ],
    [ "xpcc::stm32::TypeId::Uart2Cts", "structxpcc_1_1stm32_1_1_type_id_1_1_uart2_cts.html", null ],
    [ "xpcc::stm32::TypeId::Uart2De", "structxpcc_1_1stm32_1_1_type_id_1_1_uart2_de.html", null ],
    [ "xpcc::stm32::TypeId::Uart2Rts", "structxpcc_1_1stm32_1_1_type_id_1_1_uart2_rts.html", null ],
    [ "xpcc::stm32::TypeId::Uart2Rx", "structxpcc_1_1stm32_1_1_type_id_1_1_uart2_rx.html", null ],
    [ "xpcc::atmega::TypeId::Uart2Rxd", "structxpcc_1_1atmega_1_1_type_id_1_1_uart2_rxd.html", null ],
    [ "xpcc::stm32::TypeId::Uart2Tx", "structxpcc_1_1stm32_1_1_type_id_1_1_uart2_tx.html", null ],
    [ "xpcc::atmega::TypeId::Uart2Txd", "structxpcc_1_1atmega_1_1_type_id_1_1_uart2_txd.html", null ],
    [ "xpcc::atmega::TypeId::Uart2Xck", "structxpcc_1_1atmega_1_1_type_id_1_1_uart2_xck.html", null ],
    [ "xpcc::stm32::TypeId::Uart3Ck", "structxpcc_1_1stm32_1_1_type_id_1_1_uart3_ck.html", null ],
    [ "xpcc::stm32::TypeId::Uart3Cts", "structxpcc_1_1stm32_1_1_type_id_1_1_uart3_cts.html", null ],
    [ "xpcc::stm32::TypeId::Uart3De", "structxpcc_1_1stm32_1_1_type_id_1_1_uart3_de.html", null ],
    [ "xpcc::stm32::TypeId::Uart3Rts", "structxpcc_1_1stm32_1_1_type_id_1_1_uart3_rts.html", null ],
    [ "xpcc::stm32::TypeId::Uart3Rx", "structxpcc_1_1stm32_1_1_type_id_1_1_uart3_rx.html", null ],
    [ "xpcc::atmega::TypeId::Uart3Rxd", "structxpcc_1_1atmega_1_1_type_id_1_1_uart3_rxd.html", null ],
    [ "xpcc::stm32::TypeId::Uart3Tx", "structxpcc_1_1stm32_1_1_type_id_1_1_uart3_tx.html", null ],
    [ "xpcc::atmega::TypeId::Uart3Txd", "structxpcc_1_1atmega_1_1_type_id_1_1_uart3_txd.html", null ],
    [ "xpcc::atmega::TypeId::Uart3Xck", "structxpcc_1_1atmega_1_1_type_id_1_1_uart3_xck.html", null ],
    [ "xpcc::stm32::TypeId::Uart4Ck", "structxpcc_1_1stm32_1_1_type_id_1_1_uart4_ck.html", null ],
    [ "xpcc::stm32::TypeId::Uart4Cts", "structxpcc_1_1stm32_1_1_type_id_1_1_uart4_cts.html", null ],
    [ "xpcc::stm32::TypeId::Uart4De", "structxpcc_1_1stm32_1_1_type_id_1_1_uart4_de.html", null ],
    [ "xpcc::stm32::TypeId::Uart4Rts", "structxpcc_1_1stm32_1_1_type_id_1_1_uart4_rts.html", null ],
    [ "xpcc::stm32::TypeId::Uart4Rx", "structxpcc_1_1stm32_1_1_type_id_1_1_uart4_rx.html", null ],
    [ "xpcc::stm32::TypeId::Uart4Tx", "structxpcc_1_1stm32_1_1_type_id_1_1_uart4_tx.html", null ],
    [ "xpcc::stm32::TypeId::Uart5Ck", "structxpcc_1_1stm32_1_1_type_id_1_1_uart5_ck.html", null ],
    [ "xpcc::stm32::TypeId::Uart5Cts", "structxpcc_1_1stm32_1_1_type_id_1_1_uart5_cts.html", null ],
    [ "xpcc::stm32::TypeId::Uart5De", "structxpcc_1_1stm32_1_1_type_id_1_1_uart5_de.html", null ],
    [ "xpcc::stm32::TypeId::Uart5Rts", "structxpcc_1_1stm32_1_1_type_id_1_1_uart5_rts.html", null ],
    [ "xpcc::stm32::TypeId::Uart5Rx", "structxpcc_1_1stm32_1_1_type_id_1_1_uart5_rx.html", null ],
    [ "xpcc::stm32::TypeId::Uart5Tx", "structxpcc_1_1stm32_1_1_type_id_1_1_uart5_tx.html", null ],
    [ "xpcc::stm32::TypeId::Uart6Ck", "structxpcc_1_1stm32_1_1_type_id_1_1_uart6_ck.html", null ],
    [ "xpcc::stm32::TypeId::Uart6Cts", "structxpcc_1_1stm32_1_1_type_id_1_1_uart6_cts.html", null ],
    [ "xpcc::stm32::TypeId::Uart6De", "structxpcc_1_1stm32_1_1_type_id_1_1_uart6_de.html", null ],
    [ "xpcc::stm32::TypeId::Uart6Rts", "structxpcc_1_1stm32_1_1_type_id_1_1_uart6_rts.html", null ],
    [ "xpcc::stm32::TypeId::Uart6Rx", "structxpcc_1_1stm32_1_1_type_id_1_1_uart6_rx.html", null ],
    [ "xpcc::stm32::TypeId::Uart6Tx", "structxpcc_1_1stm32_1_1_type_id_1_1_uart6_tx.html", null ],
    [ "xpcc::stm32::TypeId::Uart7Ck", "structxpcc_1_1stm32_1_1_type_id_1_1_uart7_ck.html", null ],
    [ "xpcc::stm32::TypeId::Uart7Cts", "structxpcc_1_1stm32_1_1_type_id_1_1_uart7_cts.html", null ],
    [ "xpcc::stm32::TypeId::Uart7De", "structxpcc_1_1stm32_1_1_type_id_1_1_uart7_de.html", null ],
    [ "xpcc::stm32::TypeId::Uart7Rts", "structxpcc_1_1stm32_1_1_type_id_1_1_uart7_rts.html", null ],
    [ "xpcc::stm32::TypeId::Uart7Rx", "structxpcc_1_1stm32_1_1_type_id_1_1_uart7_rx.html", null ],
    [ "xpcc::stm32::TypeId::Uart7Tx", "structxpcc_1_1stm32_1_1_type_id_1_1_uart7_tx.html", null ],
    [ "xpcc::stm32::TypeId::Uart8Ck", "structxpcc_1_1stm32_1_1_type_id_1_1_uart8_ck.html", null ],
    [ "xpcc::stm32::TypeId::Uart8Cts", "structxpcc_1_1stm32_1_1_type_id_1_1_uart8_cts.html", null ],
    [ "xpcc::stm32::TypeId::Uart8De", "structxpcc_1_1stm32_1_1_type_id_1_1_uart8_de.html", null ],
    [ "xpcc::stm32::TypeId::Uart8Rts", "structxpcc_1_1stm32_1_1_type_id_1_1_uart8_rts.html", null ],
    [ "xpcc::stm32::TypeId::Uart8Rx", "structxpcc_1_1stm32_1_1_type_id_1_1_uart8_rx.html", null ],
    [ "xpcc::stm32::TypeId::Uart8Tx", "structxpcc_1_1stm32_1_1_type_id_1_1_uart8_tx.html", null ],
    [ "xpcc::stm32::UartBase", "classxpcc_1_1stm32_1_1_uart_base.html", [
      [ "xpcc::stm32::Uart4", "classxpcc_1_1stm32_1_1_uart4.html", null ],
      [ "xpcc::stm32::Uart5", "classxpcc_1_1stm32_1_1_uart5.html", null ],
      [ "xpcc::stm32::UartHal4", "classxpcc_1_1stm32_1_1_uart_hal4.html", null ],
      [ "xpcc::stm32::UartHal5", "classxpcc_1_1stm32_1_1_uart_hal5.html", null ],
      [ "xpcc::stm32::UartSpiMaster1", "classxpcc_1_1stm32_1_1_uart_spi_master1.html", null ],
      [ "xpcc::stm32::UartSpiMaster2", "classxpcc_1_1stm32_1_1_uart_spi_master2.html", null ],
      [ "xpcc::stm32::UartSpiMaster3", "classxpcc_1_1stm32_1_1_uart_spi_master3.html", null ],
      [ "xpcc::stm32::UartSpiMaster6", "classxpcc_1_1stm32_1_1_uart_spi_master6.html", null ],
      [ "xpcc::stm32::Usart1", "classxpcc_1_1stm32_1_1_usart1.html", null ],
      [ "xpcc::stm32::Usart2", "classxpcc_1_1stm32_1_1_usart2.html", null ],
      [ "xpcc::stm32::Usart3", "classxpcc_1_1stm32_1_1_usart3.html", null ],
      [ "xpcc::stm32::Usart6", "classxpcc_1_1stm32_1_1_usart6.html", null ],
      [ "xpcc::stm32::UsartHal1", "classxpcc_1_1stm32_1_1_usart_hal1.html", null ],
      [ "xpcc::stm32::UsartHal2", "classxpcc_1_1stm32_1_1_usart_hal2.html", null ],
      [ "xpcc::stm32::UsartHal3", "classxpcc_1_1stm32_1_1_usart_hal3.html", null ],
      [ "xpcc::stm32::UsartHal6", "classxpcc_1_1stm32_1_1_usart_hal6.html", null ]
    ] ],
    [ "xpcc::stm32::UartBaudrate", "classxpcc_1_1stm32_1_1_uart_baudrate.html", null ],
    [ "xpcc::xmega::UartBaudrate", "classxpcc_1_1xmega_1_1_uart_baudrate.html", null ],
    [ "xpcc::atmega::TypeId::UartSpiMaster0Miso", "structxpcc_1_1atmega_1_1_type_id_1_1_uart_spi_master0_miso.html", null ],
    [ "xpcc::atmega::TypeId::UartSpiMaster0Mosi", "structxpcc_1_1atmega_1_1_type_id_1_1_uart_spi_master0_mosi.html", null ],
    [ "xpcc::atmega::TypeId::UartSpiMaster0Sck", "structxpcc_1_1atmega_1_1_type_id_1_1_uart_spi_master0_sck.html", null ],
    [ "xpcc::stm32::TypeId::UartSpiMaster1Miso", "structxpcc_1_1stm32_1_1_type_id_1_1_uart_spi_master1_miso.html", null ],
    [ "xpcc::atmega::TypeId::UartSpiMaster1Miso", "structxpcc_1_1atmega_1_1_type_id_1_1_uart_spi_master1_miso.html", null ],
    [ "xpcc::atmega::TypeId::UartSpiMaster1Mosi", "structxpcc_1_1atmega_1_1_type_id_1_1_uart_spi_master1_mosi.html", null ],
    [ "xpcc::stm32::TypeId::UartSpiMaster1Mosi", "structxpcc_1_1stm32_1_1_type_id_1_1_uart_spi_master1_mosi.html", null ],
    [ "xpcc::atmega::TypeId::UartSpiMaster1Sck", "structxpcc_1_1atmega_1_1_type_id_1_1_uart_spi_master1_sck.html", null ],
    [ "xpcc::stm32::TypeId::UartSpiMaster1Sck", "structxpcc_1_1stm32_1_1_type_id_1_1_uart_spi_master1_sck.html", null ],
    [ "xpcc::stm32::TypeId::UartSpiMaster2Miso", "structxpcc_1_1stm32_1_1_type_id_1_1_uart_spi_master2_miso.html", null ],
    [ "xpcc::atmega::TypeId::UartSpiMaster2Miso", "structxpcc_1_1atmega_1_1_type_id_1_1_uart_spi_master2_miso.html", null ],
    [ "xpcc::stm32::TypeId::UartSpiMaster2Mosi", "structxpcc_1_1stm32_1_1_type_id_1_1_uart_spi_master2_mosi.html", null ],
    [ "xpcc::atmega::TypeId::UartSpiMaster2Mosi", "structxpcc_1_1atmega_1_1_type_id_1_1_uart_spi_master2_mosi.html", null ],
    [ "xpcc::stm32::TypeId::UartSpiMaster2Sck", "structxpcc_1_1stm32_1_1_type_id_1_1_uart_spi_master2_sck.html", null ],
    [ "xpcc::atmega::TypeId::UartSpiMaster2Sck", "structxpcc_1_1atmega_1_1_type_id_1_1_uart_spi_master2_sck.html", null ],
    [ "xpcc::stm32::TypeId::UartSpiMaster3Miso", "structxpcc_1_1stm32_1_1_type_id_1_1_uart_spi_master3_miso.html", null ],
    [ "xpcc::atmega::TypeId::UartSpiMaster3Miso", "structxpcc_1_1atmega_1_1_type_id_1_1_uart_spi_master3_miso.html", null ],
    [ "xpcc::stm32::TypeId::UartSpiMaster3Mosi", "structxpcc_1_1stm32_1_1_type_id_1_1_uart_spi_master3_mosi.html", null ],
    [ "xpcc::atmega::TypeId::UartSpiMaster3Mosi", "structxpcc_1_1atmega_1_1_type_id_1_1_uart_spi_master3_mosi.html", null ],
    [ "xpcc::atmega::TypeId::UartSpiMaster3Sck", "structxpcc_1_1atmega_1_1_type_id_1_1_uart_spi_master3_sck.html", null ],
    [ "xpcc::stm32::TypeId::UartSpiMaster3Sck", "structxpcc_1_1stm32_1_1_type_id_1_1_uart_spi_master3_sck.html", null ],
    [ "xpcc::stm32::TypeId::UartSpiMaster4Miso", "structxpcc_1_1stm32_1_1_type_id_1_1_uart_spi_master4_miso.html", null ],
    [ "xpcc::stm32::TypeId::UartSpiMaster4Mosi", "structxpcc_1_1stm32_1_1_type_id_1_1_uart_spi_master4_mosi.html", null ],
    [ "xpcc::stm32::TypeId::UartSpiMaster4Sck", "structxpcc_1_1stm32_1_1_type_id_1_1_uart_spi_master4_sck.html", null ],
    [ "xpcc::stm32::TypeId::UartSpiMaster5Miso", "structxpcc_1_1stm32_1_1_type_id_1_1_uart_spi_master5_miso.html", null ],
    [ "xpcc::stm32::TypeId::UartSpiMaster5Mosi", "structxpcc_1_1stm32_1_1_type_id_1_1_uart_spi_master5_mosi.html", null ],
    [ "xpcc::stm32::TypeId::UartSpiMaster5Sck", "structxpcc_1_1stm32_1_1_type_id_1_1_uart_spi_master5_sck.html", null ],
    [ "xpcc::stm32::TypeId::UartSpiMaster6Miso", "structxpcc_1_1stm32_1_1_type_id_1_1_uart_spi_master6_miso.html", null ],
    [ "xpcc::stm32::TypeId::UartSpiMaster6Mosi", "structxpcc_1_1stm32_1_1_type_id_1_1_uart_spi_master6_mosi.html", null ],
    [ "xpcc::stm32::TypeId::UartSpiMaster6Sck", "structxpcc_1_1stm32_1_1_type_id_1_1_uart_spi_master6_sck.html", null ],
    [ "xpcc::unaligned_t< T >", "structxpcc_1_1unaligned__t.html", null ],
    [ "xpcc::UnixTime", "classxpcc_1_1_unix_time.html", null ],
    [ "xpcc::atomic::Unlock", "classxpcc_1_1atomic_1_1_unlock.html", null ],
    [ "xpcc::stm32::TypeId::UsbDm", "structxpcc_1_1stm32_1_1_type_id_1_1_usb_dm.html", null ],
    [ "xpcc::stm32::TypeId::UsbDp", "structxpcc_1_1stm32_1_1_type_id_1_1_usb_dp.html", null ],
    [ "xpcc::atmega::TypeId::UsiDi", "structxpcc_1_1atmega_1_1_type_id_1_1_usi_di.html", null ],
    [ "xpcc::atmega::TypeId::UsiDo", "structxpcc_1_1atmega_1_1_type_id_1_1_usi_do.html", null ],
    [ "xpcc::atmega::TypeId::UsiUsck", "structxpcc_1_1atmega_1_1_type_id_1_1_usi_usck.html", null ],
    [ "xpcc::Vector< T, N >", "classxpcc_1_1_vector.html", null ],
    [ "xpcc::Vector< int16_t, 2 >", "classxpcc_1_1_vector.html", null ],
    [ "xpcc::Vector< T, 1 >", "classxpcc_1_1_vector_3_01_t_00_011_01_4.html", null ],
    [ "xpcc::Vector< T, 2 >", "classxpcc_1_1_vector_3_01_t_00_012_01_4.html", null ],
    [ "xpcc::Vector< T, 3 >", "classxpcc_1_1_vector_3_01_t_00_013_01_4.html", null ],
    [ "xpcc::Vector< T, 4 >", "classxpcc_1_1_vector_3_01_t_00_014_01_4.html", null ],
    [ "xpcc::ViewStack", "classxpcc_1_1_view_stack.html", [
      [ "xpcc::CommunicatingViewStack", "classxpcc_1_1_communicating_view_stack.html", null ],
      [ "xpcc::gui::GuiViewStack", "classxpcc_1_1gui_1_1_gui_view_stack.html", null ]
    ] ],
    [ "xpcc::vl6180", "structxpcc_1_1vl6180.html", [
      [ "xpcc::Vl6180< I2cMaster >", "classxpcc_1_1_vl6180.html", null ]
    ] ],
    [ "xpcc::gui::Widget", "classxpcc_1_1gui_1_1_widget.html", [
      [ "xpcc::gui::NumberField< float >", "classxpcc_1_1gui_1_1_number_field.html", [
        [ "xpcc::gui::FloatField", "classxpcc_1_1gui_1_1_float_field.html", null ]
      ] ],
      [ "xpcc::gui::ArrowButton", "classxpcc_1_1gui_1_1_arrow_button.html", null ],
      [ "xpcc::gui::ButtonWidget", "classxpcc_1_1gui_1_1_button_widget.html", null ],
      [ "xpcc::gui::CheckboxWidget", "classxpcc_1_1gui_1_1_checkbox_widget.html", null ],
      [ "xpcc::gui::FilledAreaButton", "classxpcc_1_1gui_1_1_filled_area_button.html", null ],
      [ "xpcc::gui::Label", "classxpcc_1_1gui_1_1_label.html", null ],
      [ "xpcc::gui::NumberField< T >", "classxpcc_1_1gui_1_1_number_field.html", null ],
      [ "xpcc::gui::StringField", "classxpcc_1_1gui_1_1_string_field.html", null ],
      [ "xpcc::gui::WidgetGroup", "classxpcc_1_1gui_1_1_widget_group.html", [
        [ "xpcc::gui::NumberRocker< T >", "classxpcc_1_1gui_1_1_number_rocker.html", null ],
        [ "xpcc::gui::StringRocker", "classxpcc_1_1gui_1_1_string_rocker.html", null ],
        [ "xpcc::gui::TabPanel", "classxpcc_1_1gui_1_1_tab_panel.html", null ]
      ] ]
    ] ],
    [ "xpcc::XilinxSpartan6Parallel< Cclk, DataLow, DataHigh, ProgB, InitB, Done, DataSource, Led0, Led1 >::WritePageState", "group__driver__other.html#structxpcc_1_1_xilinx_spartan6_parallel_1_1_write_page_state", null ],
    [ "xpcc::I2cTransaction::Writing", "structxpcc_1_1_i2c_transaction_1_1_writing.html", null ],
    [ "xpcc::Xilinx", "structxpcc_1_1_xilinx.html", [
      [ "xpcc::XilinxSpartan3< Cclk, Din, ProgB, InitB, Done, DataSource >", "classxpcc_1_1_xilinx_spartan3.html", null ],
      [ "xpcc::XilinxSpartan6Parallel< Cclk, DataLow, DataHigh, ProgB, InitB, Done, DataSource, Led0, Led1 >", "classxpcc_1_1_xilinx_spartan6_parallel.html", null ]
    ] ]
];