

================================================================
== Vivado HLS Report for 'scalel'
================================================================
* Date:           Sat May 27 12:28:32 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_adpcm
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.62|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: nbl_read (5)  [1/1] 0.00ns
:1  %nbl_read = call i15 @_ssdm_op_Read.ap_auto.i15(i15 %nbl)

ST_1: wd1 (6)  [1/1] 0.00ns  loc: adpcm.c:519
:2  %wd1 = call i5 @_ssdm_op_PartSelect.i5.i15.i32.i32(i15 %nbl_read, i32 6, i32 10)

ST_1: tmp (7)  [1/1] 0.00ns  loc: adpcm.c:521
:3  %tmp = call i4 @_ssdm_op_PartSelect.i4.i15.i32.i32(i15 %nbl_read, i32 11, i32 14)

ST_1: tmp_s (9)  [1/1] 0.00ns  loc: adpcm.c:521
:5  %tmp_s = zext i5 %wd1 to i64

ST_1: ilb_table_addr (10)  [1/1] 0.00ns  loc: adpcm.c:521
:6  %ilb_table_addr = getelementptr [32 x i12]* @ilb_table, i64 0, i64 %tmp_s

ST_1: ilb_table_load (11)  [2/2] 2.39ns  loc: adpcm.c:521
:7  %ilb_table_load = load i12* %ilb_table_addr, align 2


 <State 2>: 5.62ns
ST_2: shift_constant_read (4)  [1/1] 0.00ns
:0  %shift_constant_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %shift_constant)

ST_2: wd2_cast_cast (8)  [1/1] 0.00ns  loc: adpcm.c:521
:4  %wd2_cast_cast = zext i4 %tmp to i5

ST_2: ilb_table_load (11)  [1/2] 2.39ns  loc: adpcm.c:521
:7  %ilb_table_load = load i12* %ilb_table_addr, align 2

ST_2: tmp_21 (12)  [1/1] 0.00ns  loc: adpcm.c:521
:8  %tmp_21 = trunc i5 %shift_constant_read to i4

ST_2: tmp_22 (13)  [1/1] 0.75ns  loc: adpcm.c:521
:9  %tmp_22 = add i4 1, %tmp_21

ST_2: tmp_32_cast_cast (14)  [1/1] 0.00ns  loc: adpcm.c:521
:10  %tmp_32_cast_cast = zext i4 %tmp_22 to i5

ST_2: tmp_23 (15)  [1/1] 0.75ns  loc: adpcm.c:521
:11  %tmp_23 = sub i5 %tmp_32_cast_cast, %wd2_cast_cast

ST_2: tmp_30_cast (16)  [1/1] 0.00ns  loc: adpcm.c:521
:12  %tmp_30_cast = sext i5 %tmp_23 to i12

ST_2: wd3 (17)  [1/1] 3.23ns  loc: adpcm.c:521
:13  %wd3 = lshr i12 %ilb_table_load, %tmp_30_cast

ST_2: tmp_24 (18)  [1/1] 0.00ns  loc: adpcm.c:522
:14  %tmp_24 = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %wd3, i3 0)

ST_2: StgValue_19 (19)  [1/1] 0.00ns  loc: adpcm.c:522
:15  ret i15 %tmp_24



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.39ns
The critical path consists of the following:
	wire read on port 'nbl' [5]  (0 ns)
	'getelementptr' operation ('ilb_table_addr', adpcm.c:521) [10]  (0 ns)
	'load' operation ('ilb_table_load', adpcm.c:521) on array 'ilb_table' [11]  (2.39 ns)

 <State 2>: 5.62ns
The critical path consists of the following:
	'load' operation ('ilb_table_load', adpcm.c:521) on array 'ilb_table' [11]  (2.39 ns)
	'lshr' operation ('wd3', adpcm.c:521) [17]  (3.23 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
