#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Apr 29 11:14:51 2025
# Process ID         : 77132
# Current directory  : /home/ethan/Documents/ee119c/Class_D_Amp_2025/src/clk_wiz_0_ex
# Command line       : vivado -notrace -source /home/ethan/Documents/ee119c/Class_D_Amp_2025/src/class_d_amplifier/.Xil/clk_wiz_0/clk_wiz_0_ex.tcl
# Log file           : /home/ethan/Documents/ee119c/Class_D_Amp_2025/src/clk_wiz_0_ex/vivado.log
# Journal file       : /home/ethan/Documents/ee119c/Class_D_Amp_2025/src/clk_wiz_0_ex/vivado.jou
# Running On         : legolas
# Platform           : unknown
# Operating System   : unknown
# Processor Detail   : AMD Ryzen 7 PRO 6850U with Radeon Graphics
# CPU Frequency      : 2329.452 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 15447 MB
# Swap memory        : 8589 MB
# Total Virtual      : 24037 MB
# Available Virtual  : 15519 MB
#-----------------------------------------------------------
start_gui
source /home/ethan/Documents/ee119c/Class_D_Amp_2025/src/class_d_amplifier/.Xil/clk_wiz_0/clk_wiz_0_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ethan/Xilinx_Vivado/Vivado/2024.2/data/ip'.
WARNING: [Ipconfig 75-871] Could not load NoC clock tree from device
WARNING: [Ipconfig 75-570] Unable to create NoC or AIE Models.
INFO: [open_example_project] Importing original IP ...
WARNING: [Coretcl 2-2366] IP file '/home/ethan/Documents/ee119c/Class_D_Amp_2025/src/class_d_amplifier/.Xil/clk_wiz_0/clk_wiz_0.xci' was created in a subcore context and may not behave as expected when used in a standalone context.
INFO: [open_example_project] Generating the example project IP ...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Adding simulation miscellaneous files ...
INFO: [open_example_project] Rebuilding top IP...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
INFO: [exportsim-Tcl-40] Using compiled simulation libraries for IPs
INFO: [SIM-utils-72] Using boost library from '/home/ethan/Xilinx_Vivado/Vivado/2024.2/tps/boost_1_72_0'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (AMD Vivado Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/home/ethan/Xilinx_Vivado/Vivado/2024.2/data/xsim'
INFO: [exportsim-Tcl-29] Script generated: '/home/ethan/Documents/ee119c/Class_D_Amp_2025/src/clk_wiz_0_ex/clk_wiz_0_ex.ip_user_files/sim_scripts/clk_wiz_0/xsim/clk_wiz_0.sh'
INFO: [SIM-utils-43] Exported '/home/ethan/Documents/ee119c/Class_D_Amp_2025/src/clk_wiz_0_ex/clk_wiz_0_ex.ip_user_files/sim_scripts/clk_wiz_0/xsim/clk_wiz_0.bmj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Siemens ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/home/ethan/Documents/ee119c/Class_D_Amp_2025/src/clk_wiz_0_ex/clk_wiz_0_ex.cache/compile_simlib/modelsim'
INFO: [exportsim-Tcl-29] Script generated: '/home/ethan/Documents/ee119c/Class_D_Amp_2025/src/clk_wiz_0_ex/clk_wiz_0_ex.ip_user_files/sim_scripts/clk_wiz_0/modelsim/clk_wiz_0.sh'
INFO: [SIM-utils-43] Exported '/home/ethan/Documents/ee119c/Class_D_Amp_2025/src/clk_wiz_0_ex/clk_wiz_0_ex.ip_user_files/sim_scripts/clk_wiz_0/modelsim/clk_wiz_0.bmj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Siemens Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/home/ethan/Documents/ee119c/Class_D_Amp_2025/src/clk_wiz_0_ex/clk_wiz_0_ex.cache/compile_simlib/questa'
INFO: [exportsim-Tcl-29] Script generated: '/home/ethan/Documents/ee119c/Class_D_Amp_2025/src/clk_wiz_0_ex/clk_wiz_0_ex.ip_user_files/sim_scripts/clk_wiz_0/questa/clk_wiz_0.sh'
INFO: [SIM-utils-43] Exported '/home/ethan/Documents/ee119c/Class_D_Amp_2025/src/clk_wiz_0_ex/clk_wiz_0_ex.ip_user_files/sim_scripts/clk_wiz_0/questa/clk_wiz_0.bmj'
INFO: [exportsim-Tcl-5] Generating a 3-step script for 'xcelium'. To create a single-step script, use the -single_step switch. Please note that the single-step script generation is not supported currently for system design containing SystemC/cpp/C sources.
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/home/ethan/Documents/ee119c/Class_D_Amp_2025/src/clk_wiz_0_ex/clk_wiz_0_ex.cache/compile_simlib/xcelium'
INFO: [exportsim-Tcl-29] Script generated: '/home/ethan/Documents/ee119c/Class_D_Amp_2025/src/clk_wiz_0_ex/clk_wiz_0_ex.ip_user_files/sim_scripts/clk_wiz_0/xcelium/clk_wiz_0.sh'
INFO: [SIM-utils-43] Exported '/home/ethan/Documents/ee119c/Class_D_Amp_2025/src/clk_wiz_0_ex/clk_wiz_0_ex.ip_user_files/sim_scripts/clk_wiz_0/xcelium/clk_wiz_0.bmj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/home/ethan/Documents/ee119c/Class_D_Amp_2025/src/clk_wiz_0_ex/clk_wiz_0_ex.cache/compile_simlib/vcs'
INFO: [exportsim-Tcl-38] Property 'vcs.elaborate.debug_pp' is deprecated and will be removed in the next Vivado release. Please use 'vcs.elaborate.debug_acc' instead.
INFO: [exportsim-Tcl-29] Script generated: '/home/ethan/Documents/ee119c/Class_D_Amp_2025/src/clk_wiz_0_ex/clk_wiz_0_ex.ip_user_files/sim_scripts/clk_wiz_0/vcs/clk_wiz_0.sh'
INFO: [SIM-utils-43] Exported '/home/ethan/Documents/ee119c/Class_D_Amp_2025/src/clk_wiz_0_ex/clk_wiz_0_ex.ip_user_files/sim_scripts/clk_wiz_0/vcs/clk_wiz_0.bmj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/home/ethan/Documents/ee119c/Class_D_Amp_2025/src/clk_wiz_0_ex/clk_wiz_0_ex.cache/compile_simlib/riviera'
INFO: [exportsim-Tcl-29] Script generated: '/home/ethan/Documents/ee119c/Class_D_Amp_2025/src/clk_wiz_0_ex/clk_wiz_0_ex.ip_user_files/sim_scripts/clk_wiz_0/riviera/clk_wiz_0.sh'
INFO: [SIM-utils-43] Exported '/home/ethan/Documents/ee119c/Class_D_Amp_2025/src/clk_wiz_0_ex/clk_wiz_0_ex.ip_user_files/sim_scripts/clk_wiz_0/riviera/clk_wiz_0.bmj'
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 29 11:16:40 2025...
