{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1577640648412 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1577640648412 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 30 01:30:48 2019 " "Processing started: Mon Dec 30 01:30:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1577640648412 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1577640648412 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off End -c End " "Command: quartus_map --read_settings_files=on --write_settings_files=off End -c End" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1577640648412 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1577640649254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "end.v 7 7 " "Found 7 design units, including 7 entities, in source file end.v" { { "Info" "ISGN_ENTITY_NAME" "1 Roles " "Found entity 1: Roles" {  } { { "Module/Roles.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/Roles.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577640649338 ""} { "Info" "ISGN_ENTITY_NAME" "2 Cactus " "Found entity 2: Cactus" {  } { { "Module/Cactus.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/Cactus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577640649338 ""} { "Info" "ISGN_ENTITY_NAME" "3 VGA " "Found entity 3: VGA" {  } { { "Module/VGA.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/VGA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577640649338 ""} { "Info" "ISGN_ENTITY_NAME" "4 IR_RECEIVE " "Found entity 4: IR_RECEIVE" {  } { { "Module/IR_RECEIVE.V" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/IR_RECEIVE.V" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577640649338 ""} { "Info" "ISGN_ENTITY_NAME" "5 BCD_16bit " "Found entity 5: BCD_16bit" {  } { { "Module/BCD_16bit.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/BCD_16bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577640649338 ""} { "Info" "ISGN_ENTITY_NAME" "6 Segment_7 " "Found entity 6: Segment_7" {  } { { "Module/Segment_7.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/Segment_7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577640649338 ""} { "Info" "ISGN_ENTITY_NAME" "7 End " "Found entity 7: End" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577640649338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577640649338 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_SYNC_N VGA.v(29) " "Verilog HDL Implicit Net warning at VGA.v(29): created implicit net for \"VGA_SYNC_N\"" {  } { { "Module/VGA.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/VGA.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577640649338 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "End " "Elaborating entity \"End\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1577640649492 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ranther_Image End.v(419) " "Verilog HDL or VHDL warning at End.v(419): object \"Ranther_Image\" assigned a value but never read" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 419 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1577640649507 "|End"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 End.v(17) " "Verilog HDL assignment warning at End.v(17): truncated value with size 32 to match size of target (1)" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577640649523 "|End"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 End.v(49) " "Verilog HDL assignment warning at End.v(49): truncated value with size 32 to match size of target (22)" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577640649523 "|End"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 End.v(131) " "Verilog HDL assignment warning at End.v(131): truncated value with size 32 to match size of target (16)" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577640649523 "|End"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 End.v(176) " "Verilog HDL assignment warning at End.v(176): truncated value with size 32 to match size of target (1)" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577640649523 "|End"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 End.v(184) " "Verilog HDL assignment warning at End.v(184): truncated value with size 32 to match size of target (10)" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577640649523 "|End"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 End.v(185) " "Verilog HDL assignment warning at End.v(185): truncated value with size 32 to match size of target (10)" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577640649523 "|End"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 End.v(212) " "Verilog HDL assignment warning at End.v(212): truncated value with size 32 to match size of target (4)" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577640649523 "|End"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 End.v(213) " "Verilog HDL assignment warning at End.v(213): truncated value with size 32 to match size of target (4)" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577640649523 "|End"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA VGA:vga_ " "Elaborating entity \"VGA\" for hierarchy \"VGA:vga_\"" {  } { { "End.v" "vga_" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577640649793 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VGA_SYNC_N VGA.v(29) " "Verilog HDL or VHDL warning at VGA.v(29): object \"VGA_SYNC_N\" assigned a value but never read" {  } { { "Module/VGA.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/VGA.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1577640649793 "|End|VGA:vga_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 VGA.v(52) " "Verilog HDL assignment warning at VGA.v(52): truncated value with size 32 to match size of target (13)" {  } { { "Module/VGA.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/VGA.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577640649793 "|End|VGA:vga_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 VGA.v(74) " "Verilog HDL assignment warning at VGA.v(74): truncated value with size 32 to match size of target (13)" {  } { { "Module/VGA.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/VGA.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577640649793 "|End|VGA:vga_"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR_RECEIVE IR_RECEIVE:IR_1 " "Elaborating entity \"IR_RECEIVE\" for hierarchy \"IR_RECEIVE:IR_1\"" {  } { { "End.v" "IR_1" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577640649824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_16bit BCD_16bit:bcd_16bit " "Elaborating entity \"BCD_16bit\" for hierarchy \"BCD_16bit:bcd_16bit\"" {  } { { "End.v" "bcd_16bit" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577640649871 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 BCD_16bit.v(27) " "Verilog HDL assignment warning at BCD_16bit.v(27): truncated value with size 4 to match size of target (1)" {  } { { "Module/BCD_16bit.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/BCD_16bit.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577640649871 "|End|BCD_16bit:bcd_16bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Segment_7 Segment_7:hex_0 " "Elaborating entity \"Segment_7\" for hierarchy \"Segment_7:hex_0\"" {  } { { "End.v" "hex_0" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577640649893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Roles Roles:roles_ " "Elaborating entity \"Roles\" for hierarchy \"Roles:roles_\"" {  } { { "End.v" "roles_" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577640649908 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Roles.v(26) " "Verilog HDL assignment warning at Roles.v(26): truncated value with size 32 to match size of target (10)" {  } { { "Module/Roles.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/Roles.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577640649908 "|End|Roles:roles_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Roles.v(31) " "Verilog HDL assignment warning at Roles.v(31): truncated value with size 32 to match size of target (8)" {  } { { "Module/Roles.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/Roles.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577640649908 "|End|Roles:roles_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Roles.v(33) " "Verilog HDL assignment warning at Roles.v(33): truncated value with size 32 to match size of target (10)" {  } { { "Module/Roles.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/Roles.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577640649908 "|End|Roles:roles_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Roles.v(34) " "Verilog HDL assignment warning at Roles.v(34): truncated value with size 32 to match size of target (8)" {  } { { "Module/Roles.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/Roles.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577640649908 "|End|Roles:roles_"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Point_X Roles.v(23) " "Verilog HDL Always Construct warning at Roles.v(23): inferring latch(es) for variable \"Point_X\", which holds its previous value in one or more paths through the always construct" {  } { { "Module/Roles.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/Roles.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1577640649908 "|End|Roles:roles_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_X\[0\] Roles.v(23) " "Inferred latch for \"Point_X\[0\]\" at Roles.v(23)" {  } { { "Module/Roles.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/Roles.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577640649908 "|End|Roles:roles_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_X\[1\] Roles.v(23) " "Inferred latch for \"Point_X\[1\]\" at Roles.v(23)" {  } { { "Module/Roles.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/Roles.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577640649908 "|End|Roles:roles_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_X\[2\] Roles.v(23) " "Inferred latch for \"Point_X\[2\]\" at Roles.v(23)" {  } { { "Module/Roles.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/Roles.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577640649908 "|End|Roles:roles_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_X\[3\] Roles.v(23) " "Inferred latch for \"Point_X\[3\]\" at Roles.v(23)" {  } { { "Module/Roles.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/Roles.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577640649908 "|End|Roles:roles_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_X\[4\] Roles.v(23) " "Inferred latch for \"Point_X\[4\]\" at Roles.v(23)" {  } { { "Module/Roles.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/Roles.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577640649924 "|End|Roles:roles_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_X\[5\] Roles.v(23) " "Inferred latch for \"Point_X\[5\]\" at Roles.v(23)" {  } { { "Module/Roles.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/Roles.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577640649924 "|End|Roles:roles_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_X\[6\] Roles.v(23) " "Inferred latch for \"Point_X\[6\]\" at Roles.v(23)" {  } { { "Module/Roles.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/Roles.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577640649924 "|End|Roles:roles_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_X\[7\] Roles.v(23) " "Inferred latch for \"Point_X\[7\]\" at Roles.v(23)" {  } { { "Module/Roles.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/Roles.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577640649924 "|End|Roles:roles_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_X\[8\] Roles.v(23) " "Inferred latch for \"Point_X\[8\]\" at Roles.v(23)" {  } { { "Module/Roles.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/Roles.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577640649924 "|End|Roles:roles_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_X\[9\] Roles.v(23) " "Inferred latch for \"Point_X\[9\]\" at Roles.v(23)" {  } { { "Module/Roles.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/Roles.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577640649924 "|End|Roles:roles_"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cactus Cactus:Cactus_ " "Elaborating entity \"Cactus\" for hierarchy \"Cactus:Cactus_\"" {  } { { "End.v" "Cactus_" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577640649940 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Cactus.v(16) " "Verilog HDL assignment warning at Cactus.v(16): truncated value with size 32 to match size of target (10)" {  } { { "Module/Cactus.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/Cactus.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577640649940 "|End|Cactus:Cactus_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Cactus.v(18) " "Verilog HDL assignment warning at Cactus.v(18): truncated value with size 32 to match size of target (10)" {  } { { "Module/Cactus.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/Cactus.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577640649940 "|End|Cactus:Cactus_"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Point_Y Cactus.v(13) " "Verilog HDL Always Construct warning at Cactus.v(13): inferring latch(es) for variable \"Point_Y\", which holds its previous value in one or more paths through the always construct" {  } { { "Module/Cactus.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/Cactus.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1577640649940 "|End|Cactus:Cactus_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_Y\[0\] Cactus.v(13) " "Inferred latch for \"Point_Y\[0\]\" at Cactus.v(13)" {  } { { "Module/Cactus.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/Cactus.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577640649940 "|End|Cactus:Cactus_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_Y\[1\] Cactus.v(13) " "Inferred latch for \"Point_Y\[1\]\" at Cactus.v(13)" {  } { { "Module/Cactus.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/Cactus.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577640649940 "|End|Cactus:Cactus_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_Y\[2\] Cactus.v(13) " "Inferred latch for \"Point_Y\[2\]\" at Cactus.v(13)" {  } { { "Module/Cactus.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/Cactus.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577640649940 "|End|Cactus:Cactus_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_Y\[3\] Cactus.v(13) " "Inferred latch for \"Point_Y\[3\]\" at Cactus.v(13)" {  } { { "Module/Cactus.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/Cactus.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577640649940 "|End|Cactus:Cactus_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_Y\[4\] Cactus.v(13) " "Inferred latch for \"Point_Y\[4\]\" at Cactus.v(13)" {  } { { "Module/Cactus.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/Cactus.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577640649940 "|End|Cactus:Cactus_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_Y\[5\] Cactus.v(13) " "Inferred latch for \"Point_Y\[5\]\" at Cactus.v(13)" {  } { { "Module/Cactus.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/Cactus.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577640649940 "|End|Cactus:Cactus_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_Y\[6\] Cactus.v(13) " "Inferred latch for \"Point_Y\[6\]\" at Cactus.v(13)" {  } { { "Module/Cactus.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/Cactus.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577640649940 "|End|Cactus:Cactus_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_Y\[7\] Cactus.v(13) " "Inferred latch for \"Point_Y\[7\]\" at Cactus.v(13)" {  } { { "Module/Cactus.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/Cactus.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577640649940 "|End|Cactus:Cactus_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_Y\[8\] Cactus.v(13) " "Inferred latch for \"Point_Y\[8\]\" at Cactus.v(13)" {  } { { "Module/Cactus.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/Cactus.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577640649940 "|End|Cactus:Cactus_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_Y\[9\] Cactus.v(13) " "Inferred latch for \"Point_Y\[9\]\" at Cactus.v(13)" {  } { { "Module/Cactus.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/Cactus.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577640649940 "|End|Cactus:Cactus_"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 211 -1 0 } } { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 110 -1 0 } } { "Module/Roles.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/Roles.v" 20 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1577640651074 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1577640651074 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577640651512 "|End|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577640651512 "|End|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577640651512 "|End|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577640651512 "|End|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577640651512 "|End|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577640651512 "|End|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577640651512 "|End|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577640651512 "|End|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577640651512 "|End|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577640651512 "|End|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577640651512 "|End|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577640651512 "|End|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577640651512 "|End|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577640651512 "|End|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577640651512 "|End|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577640651512 "|End|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577640651512 "|End|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577640651512 "|End|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577640651512 "|End|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577640651512 "|End|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577640651512 "|End|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577640651512 "|End|HEX3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1577640651512 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1577640651713 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1577640652814 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1577640653072 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577640653072 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "758 " "Implemented 758 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1577640653257 ""} { "Info" "ICUT_CUT_TM_OPINS" "61 " "Implemented 61 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1577640653257 ""} { "Info" "ICUT_CUT_TM_LCELLS" "693 " "Implemented 693 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1577640653257 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1577640653257 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4654 " "Peak virtual memory: 4654 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1577640653326 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 30 01:30:53 2019 " "Processing ended: Mon Dec 30 01:30:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1577640653326 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1577640653326 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1577640653326 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1577640653326 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1577640655647 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1577640655647 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 30 01:30:54 2019 " "Processing started: Mon Dec 30 01:30:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1577640655647 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1577640655647 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off End -c End " "Command: quartus_fit --read_settings_files=off --write_settings_files=off End -c End" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1577640655647 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1577640655894 ""}
{ "Info" "0" "" "Project  = End" {  } {  } 0 0 "Project  = End" 0 0 "Fitter" 0 0 1577640655894 ""}
{ "Info" "0" "" "Revision = End" {  } {  } 0 0 "Revision = End" 0 0 "Fitter" 0 0 1577640655894 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1577640656179 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "End EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"End\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1577640656195 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1577640656264 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1577640656264 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1577640656264 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1577640656464 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1577640656480 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1577640657266 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1577640657266 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1577640657266 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1577640657266 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1577640657266 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1577640657266 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1577640657266 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1577640657266 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1577640657266 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1577640657266 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/school/Sophomore/verilog2/End/" { { 0 { 0 ""} 0 1468 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1577640657266 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/school/Sophomore/verilog2/End/" { { 0 { 0 ""} 0 1470 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1577640657266 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/school/Sophomore/verilog2/End/" { { 0 { 0 ""} 0 1472 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1577640657266 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/school/Sophomore/verilog2/End/" { { 0 { 0 ""} 0 1474 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1577640657266 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/school/Sophomore/verilog2/End/" { { 0 { 0 ""} 0 1476 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1577640657266 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1577640657266 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1577640657266 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "End.sdc " "Synopsys Design Constraints File file not found: 'End.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1577640659090 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1577640659090 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1577640659098 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1577640659100 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1577640659100 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1577640659151 ""}  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/school/Sophomore/verilog2/End/" { { 0 { 0 ""} 0 1463 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1577640659151 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk25M  " "Automatically promoted node clk25M " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1577640659151 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk25M~0 " "Destination node clk25M~0" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 20 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk25M~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/school/Sophomore/verilog2/End/" { { 0 { 0 ""} 0 1385 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1577640659151 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLOCK~output " "Destination node VGA_CLOCK~output" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_CLOCK~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/school/Sophomore/verilog2/End/" { { 0 { 0 ""} 0 1428 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1577640659151 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1577640659151 ""}  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 20 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk25M } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/school/Sophomore/verilog2/End/" { { 0 { 0 ""} 0 365 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1577640659151 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_31  " "Automatically promoted node clk_31 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1577640659159 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux49~1 " "Destination node Mux49~1" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 222 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mux49~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/school/Sophomore/verilog2/End/" { { 0 { 0 ""} 0 1096 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1577640659159 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_31~0 " "Destination node clk_31~0" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 27 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_31~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/school/Sophomore/verilog2/End/" { { 0 { 0 ""} 0 1386 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1577640659159 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1577640659159 ""}  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 27 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_31 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/school/Sophomore/verilog2/End/" { { 0 { 0 ""} 0 370 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1577640659159 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Cactus_clk  " "Automatically promoted node Cactus_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1577640659159 ""}  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 205 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Cactus_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/school/Sophomore/verilog2/End/" { { 0 { 0 ""} 0 448 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1577640659159 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IR_RECEIVE:IR_1\|data_ready  " "Automatically promoted node IR_RECEIVE:IR_1\|data_ready " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1577640659159 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR_RECEIVE:IR_1\|oDATA\[23\] " "Destination node IR_RECEIVE:IR_1\|oDATA\[23\]" {  } { { "Module/IR_RECEIVE.V" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/IR_RECEIVE.V" 165 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_RECEIVE:IR_1|oDATA[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/school/Sophomore/verilog2/End/" { { 0 { 0 ""} 0 215 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1577640659159 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR_RECEIVE:IR_1\|oDATA\[22\] " "Destination node IR_RECEIVE:IR_1\|oDATA\[22\]" {  } { { "Module/IR_RECEIVE.V" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/IR_RECEIVE.V" 165 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_RECEIVE:IR_1|oDATA[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/school/Sophomore/verilog2/End/" { { 0 { 0 ""} 0 216 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1577640659159 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR_RECEIVE:IR_1\|oDATA\[21\] " "Destination node IR_RECEIVE:IR_1\|oDATA\[21\]" {  } { { "Module/IR_RECEIVE.V" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/IR_RECEIVE.V" 165 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_RECEIVE:IR_1|oDATA[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/school/Sophomore/verilog2/End/" { { 0 { 0 ""} 0 217 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1577640659159 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR_RECEIVE:IR_1\|oDATA\[20\] " "Destination node IR_RECEIVE:IR_1\|oDATA\[20\]" {  } { { "Module/IR_RECEIVE.V" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/IR_RECEIVE.V" 165 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_RECEIVE:IR_1|oDATA[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/school/Sophomore/verilog2/End/" { { 0 { 0 ""} 0 218 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1577640659159 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR_RECEIVE:IR_1\|oDATA\[19\] " "Destination node IR_RECEIVE:IR_1\|oDATA\[19\]" {  } { { "Module/IR_RECEIVE.V" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/IR_RECEIVE.V" 165 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_RECEIVE:IR_1|oDATA[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/school/Sophomore/verilog2/End/" { { 0 { 0 ""} 0 219 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1577640659159 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR_RECEIVE:IR_1\|oDATA\[18\] " "Destination node IR_RECEIVE:IR_1\|oDATA\[18\]" {  } { { "Module/IR_RECEIVE.V" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/IR_RECEIVE.V" 165 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_RECEIVE:IR_1|oDATA[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/school/Sophomore/verilog2/End/" { { 0 { 0 ""} 0 220 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1577640659159 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR_RECEIVE:IR_1\|oDATA\[17\] " "Destination node IR_RECEIVE:IR_1\|oDATA\[17\]" {  } { { "Module/IR_RECEIVE.V" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/IR_RECEIVE.V" 165 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_RECEIVE:IR_1|oDATA[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/school/Sophomore/verilog2/End/" { { 0 { 0 ""} 0 221 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1577640659159 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR_RECEIVE:IR_1\|oDATA\[16\] " "Destination node IR_RECEIVE:IR_1\|oDATA\[16\]" {  } { { "Module/IR_RECEIVE.V" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/IR_RECEIVE.V" 165 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_RECEIVE:IR_1|oDATA[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/school/Sophomore/verilog2/End/" { { 0 { 0 ""} 0 222 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1577640659159 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR_Pos_Ready " "Destination node IR_Pos_Ready" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 105 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_Pos_Ready } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/school/Sophomore/verilog2/End/" { { 0 { 0 ""} 0 418 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1577640659159 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~2 " "Destination node comb~2" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { comb~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/school/Sophomore/verilog2/End/" { { 0 { 0 ""} 0 913 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1577640659159 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1577640659159 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1577640659159 ""}  } { { "Module/IR_RECEIVE.V" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/IR_RECEIVE.V" 147 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_RECEIVE:IR_1|data_ready } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/school/Sophomore/verilog2/End/" { { 0 { 0 ""} 0 242 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1577640659159 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_7  " "Automatically promoted node clk_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1577640659161 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_7~0 " "Destination node clk_7~0" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 29 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/school/Sophomore/verilog2/End/" { { 0 { 0 ""} 0 1387 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1577640659161 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1577640659161 ""}  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 29 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/school/Sophomore/verilog2/End/" { { 0 { 0 ""} 0 372 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1577640659161 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1577640659651 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1577640659651 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1577640659651 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1577640659651 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1577640659651 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1577640659651 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1577640659651 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1577640659661 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1577640659739 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1577640659739 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1577640659739 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1577640659808 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1577640662597 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1577640662999 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1577640663014 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1577640666438 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1577640666438 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1577640666971 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X81_Y49 X91_Y60 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X81_Y49 to location X91_Y60" {  } { { "loc" "" { Generic "D:/Code/school/Sophomore/verilog2/End/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X81_Y49 to location X91_Y60"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X81_Y49 to location X91_Y60"} 81 49 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1577640670319 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1577640670319 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1577640673389 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1577640673389 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1577640673389 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.81 " "Total time spent on timing analysis during the Fitter is 1.81 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1577640673420 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1577640673504 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1577640674083 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1577640674165 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1577640674551 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1577640675086 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Code/school/Sophomore/verilog2/End/output_files/End.fit.smsg " "Generated suppressed messages file D:/Code/school/Sophomore/verilog2/End/output_files/End.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1577640676273 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5615 " "Peak virtual memory: 5615 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1577640677066 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 30 01:31:17 2019 " "Processing ended: Mon Dec 30 01:31:17 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1577640677066 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1577640677066 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1577640677066 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1577640677066 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1577640679101 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1577640679101 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 30 01:31:18 2019 " "Processing started: Mon Dec 30 01:31:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1577640679101 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1577640679101 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off End -c End " "Command: quartus_asm --read_settings_files=off --write_settings_files=off End -c End" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1577640679101 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1577640682900 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1577640683082 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4626 " "Peak virtual memory: 4626 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1577640684603 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 30 01:31:24 2019 " "Processing ended: Mon Dec 30 01:31:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1577640684603 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1577640684603 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1577640684603 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1577640684603 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1577640685251 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1577640686807 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1577640686807 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 30 01:31:26 2019 " "Processing started: Mon Dec 30 01:31:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1577640686807 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1577640686807 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta End -c End " "Command: quartus_sta End -c End" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1577640686807 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1577640687024 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1577640687421 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1577640687421 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1577640687490 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1577640687490 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "End.sdc " "Synopsys Design Constraints File file not found: 'End.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1577640687876 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1577640687876 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk25M clk25M " "create_clock -period 1.000 -name clk25M clk25M" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1577640687876 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1577640687876 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name IR_RECEIVE:IR_1\|data_ready IR_RECEIVE:IR_1\|data_ready " "create_clock -period 1.000 -name IR_RECEIVE:IR_1\|data_ready IR_RECEIVE:IR_1\|data_ready" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1577640687876 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Cactus_clk Cactus_clk " "create_clock -period 1.000 -name Cactus_clk Cactus_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1577640687876 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_250 clk_250 " "create_clock -period 1.000 -name clk_250 clk_250" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1577640687876 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_500 clk_500 " "create_clock -period 1.000 -name clk_500 clk_500" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1577640687876 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_1K clk_1K " "create_clock -period 1.000 -name clk_1K clk_1K" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1577640687876 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_125 clk_125 " "create_clock -period 1.000 -name clk_125 clk_125" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1577640687876 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_62 clk_62 " "create_clock -period 1.000 -name clk_62 clk_62" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1577640687876 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_31 clk_31 " "create_clock -period 1.000 -name clk_31 clk_31" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1577640687876 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_3 clk_3 " "create_clock -period 1.000 -name clk_3 clk_3" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1577640687876 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_7 clk_7 " "create_clock -period 1.000 -name clk_7 clk_7" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1577640687876 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_15 clk_15 " "create_clock -period 1.000 -name clk_15 clk_15" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1577640687876 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1577640687876 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1577640688323 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1577640688339 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1577640688339 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1577640688361 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1577640688455 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1577640688455 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.456 " "Worst-case setup slack is -8.456" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640688461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640688461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.456            -310.294 clk25M  " "   -8.456            -310.294 clk25M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640688461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.513            -264.346 clk  " "   -5.513            -264.346 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640688461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.791             -71.994 clk_31  " "   -4.791             -71.994 clk_31 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640688461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.236              -7.284 IR_RECEIVE:IR_1\|data_ready  " "   -2.236              -7.284 IR_RECEIVE:IR_1\|data_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640688461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.230             -24.351 Cactus_clk  " "   -2.230             -24.351 Cactus_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640688461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.036              -2.036 clk_7  " "   -2.036              -2.036 clk_7 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640688461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.056              -0.056 clk_1K  " "   -0.056              -0.056 clk_1K " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640688461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.026              -0.026 clk_500  " "   -0.026              -0.026 clk_500 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640688461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.011               0.000 clk_125  " "    0.011               0.000 clk_125 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640688461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.078               0.000 clk_250  " "    0.078               0.000 clk_250 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640688461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.125               0.000 clk_62  " "    0.125               0.000 clk_62 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640688461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.127               0.000 clk_15  " "    0.127               0.000 clk_15 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640688461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210               0.000 clk_3  " "    0.210               0.000 clk_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640688461 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1577640688461 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.539 " "Worst-case hold slack is -0.539" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640688477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640688477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.539              -0.539 clk_31  " "   -0.539              -0.539 clk_31 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640688477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.378              -0.378 clk_7  " "   -0.378              -0.378 clk_7 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640688477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.176              -0.445 clk  " "   -0.176              -0.445 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640688477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.021              -0.021 clk_500  " "   -0.021              -0.021 clk_500 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640688477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.020              -0.020 clk_62  " "   -0.020              -0.020 clk_62 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640688477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.040               0.000 clk_15  " "    0.040               0.000 clk_15 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640688477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.042               0.000 clk_1K  " "    0.042               0.000 clk_1K " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640688477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.095               0.000 clk_125  " "    0.095               0.000 clk_125 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640688477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.113               0.000 clk_250  " "    0.113               0.000 clk_250 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640688477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 clk25M  " "    0.404               0.000 clk25M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640688477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407               0.000 Cactus_clk  " "    0.407               0.000 Cactus_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640688477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 IR_RECEIVE:IR_1\|data_ready  " "    0.408               0.000 IR_RECEIVE:IR_1\|data_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640688477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 clk_3  " "    0.445               0.000 clk_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640688477 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1577640688477 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.795 " "Worst-case recovery slack is -2.795" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640688492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640688492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.795              -8.307 clk  " "   -2.795              -8.307 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640688492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000              -7.790 IR_RECEIVE:IR_1\|data_ready  " "   -2.000              -7.790 IR_RECEIVE:IR_1\|data_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640688492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.776             -32.306 clk_31  " "   -1.776             -32.306 clk_31 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640688492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.305             -13.761 Cactus_clk  " "   -1.305             -13.761 Cactus_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640688492 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1577640688492 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.403 " "Worst-case removal slack is -1.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640688514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640688514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -15.307 Cactus_clk  " "   -1.403             -15.307 Cactus_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640688514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.216              -4.710 IR_RECEIVE:IR_1\|data_ready  " "   -1.216              -4.710 IR_RECEIVE:IR_1\|data_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640688514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.001             -17.519 clk_31  " "   -1.001             -17.519 clk_31 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640688514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210               0.000 clk  " "    0.210               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640688514 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1577640688514 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640688522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640688522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -168.765 clk  " "   -3.000            -168.765 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640688522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -89.950 clk25M  " "   -1.285             -89.950 clk25M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640688522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -26.985 clk_31  " "   -1.285             -26.985 clk_31 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640688522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -14.135 Cactus_clk  " "   -1.285             -14.135 Cactus_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640688522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 IR_RECEIVE:IR_1\|data_ready  " "   -1.285              -5.140 IR_RECEIVE:IR_1\|data_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640688522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 clk_7  " "   -1.285              -2.570 clk_7 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640688522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 clk_125  " "   -1.285              -1.285 clk_125 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640688522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 clk_15  " "   -1.285              -1.285 clk_15 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640688522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 clk_1K  " "   -1.285              -1.285 clk_1K " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640688522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 clk_250  " "   -1.285              -1.285 clk_250 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640688522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 clk_3  " "   -1.285              -1.285 clk_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640688522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 clk_500  " "   -1.285              -1.285 clk_500 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640688522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 clk_62  " "   -1.285              -1.285 clk_62 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640688522 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1577640688522 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1577640689278 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1577640689310 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1577640689980 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1577640690065 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1577640690096 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1577640690096 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.605 " "Worst-case setup slack is -7.605" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640690112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640690112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.605            -276.802 clk25M  " "   -7.605            -276.802 clk25M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640690112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.926            -229.338 clk  " "   -4.926            -229.338 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640690112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.229             -63.307 clk_31  " "   -4.229             -63.307 clk_31 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640690112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.053              -6.660 IR_RECEIVE:IR_1\|data_ready  " "   -2.053              -6.660 IR_RECEIVE:IR_1\|data_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640690112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.931             -21.096 Cactus_clk  " "   -1.931             -21.096 Cactus_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640690112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.765              -1.765 clk_7  " "   -1.765              -1.765 clk_7 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640690112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.019               0.000 clk_1K  " "    0.019               0.000 clk_1K " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640690112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.048               0.000 clk_500  " "    0.048               0.000 clk_500 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640690112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.073               0.000 clk_125  " "    0.073               0.000 clk_125 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640690112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.127               0.000 clk_250  " "    0.127               0.000 clk_250 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640690112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.154               0.000 clk_62  " "    0.154               0.000 clk_62 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640690112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 clk_15  " "    0.177               0.000 clk_15 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640690112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 clk_3  " "    0.297               0.000 clk_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640690112 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1577640690112 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.470 " "Worst-case hold slack is -0.470" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640690143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640690143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.470              -0.470 clk_31  " "   -0.470              -0.470 clk_31 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640690143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.305              -0.305 clk_7  " "   -0.305              -0.305 clk_7 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640690143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.141              -0.292 clk  " "   -0.141              -0.292 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640690143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.046              -0.046 clk_500  " "   -0.046              -0.046 clk_500 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640690143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.023              -0.023 clk_62  " "   -0.023              -0.023 clk_62 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640690143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.016               0.000 clk_1K  " "    0.016               0.000 clk_1K " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640690143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.043               0.000 clk_15  " "    0.043               0.000 clk_15 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640690143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.071               0.000 clk_125  " "    0.071               0.000 clk_125 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640690143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.116               0.000 clk_250  " "    0.116               0.000 clk_250 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640690143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 clk25M  " "    0.355               0.000 clk25M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640690143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 Cactus_clk  " "    0.356               0.000 Cactus_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640690143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 IR_RECEIVE:IR_1\|data_ready  " "    0.357               0.000 IR_RECEIVE:IR_1\|data_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640690143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 clk_3  " "    0.398               0.000 clk_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640690143 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1577640690143 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.412 " "Worst-case recovery slack is -2.412" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640690165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640690165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.412              -7.194 clk  " "   -2.412              -7.194 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640690165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.787              -6.968 IR_RECEIVE:IR_1\|data_ready  " "   -1.787              -6.968 IR_RECEIVE:IR_1\|data_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640690165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.520             -27.045 clk_31  " "   -1.520             -27.045 clk_31 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640690165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.046             -11.128 Cactus_clk  " "   -1.046             -11.128 Cactus_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640690165 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1577640690165 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.275 " "Worst-case removal slack is -1.275" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640690181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640690181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.275             -13.907 Cactus_clk  " "   -1.275             -13.907 Cactus_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640690181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.059              -4.076 IR_RECEIVE:IR_1\|data_ready  " "   -1.059              -4.076 IR_RECEIVE:IR_1\|data_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640690181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.891             -15.650 clk_31  " "   -0.891             -15.650 clk_31 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640690181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 clk  " "    0.199               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640690181 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1577640690181 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640690181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640690181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -168.765 clk  " "   -3.000            -168.765 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640690181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -89.950 clk25M  " "   -1.285             -89.950 clk25M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640690181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -26.985 clk_31  " "   -1.285             -26.985 clk_31 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640690181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -14.135 Cactus_clk  " "   -1.285             -14.135 Cactus_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640690181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 IR_RECEIVE:IR_1\|data_ready  " "   -1.285              -5.140 IR_RECEIVE:IR_1\|data_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640690181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 clk_7  " "   -1.285              -2.570 clk_7 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640690181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 clk_125  " "   -1.285              -1.285 clk_125 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640690181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 clk_15  " "   -1.285              -1.285 clk_15 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640690181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 clk_1K  " "   -1.285              -1.285 clk_1K " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640690181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 clk_250  " "   -1.285              -1.285 clk_250 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640690181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 clk_3  " "   -1.285              -1.285 clk_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640690181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 clk_500  " "   -1.285              -1.285 clk_500 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640690181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 clk_62  " "   -1.285              -1.285 clk_62 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640690181 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1577640690181 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1577640691182 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1577640691429 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1577640691429 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1577640691429 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.583 " "Worst-case setup slack is -3.583" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640691445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640691445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.583            -115.856 clk25M  " "   -3.583            -115.856 clk25M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640691445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.271             -69.485 clk  " "   -2.271             -69.485 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640691445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.758             -25.847 clk_31  " "   -1.758             -25.847 clk_31 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640691445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.985             -10.786 Cactus_clk  " "   -0.985             -10.786 Cactus_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640691445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.923              -0.923 clk_7  " "   -0.923              -0.923 clk_7 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640691445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.765              -2.296 IR_RECEIVE:IR_1\|data_ready  " "   -0.765              -2.296 IR_RECEIVE:IR_1\|data_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640691445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.228               0.000 clk_1K  " "    0.228               0.000 clk_1K " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640691445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.253               0.000 clk_500  " "    0.253               0.000 clk_500 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640691445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.269               0.000 clk_125  " "    0.269               0.000 clk_125 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640691445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.317               0.000 clk_250  " "    0.317               0.000 clk_250 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640691445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335               0.000 clk_62  " "    0.335               0.000 clk_62 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640691445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 clk_15  " "    0.337               0.000 clk_15 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640691445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.626               0.000 clk_3  " "    0.626               0.000 clk_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640691445 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1577640691445 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.357 " "Worst-case hold slack is -0.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640691483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640691483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.357              -0.357 clk_31  " "   -0.357              -0.357 clk_31 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640691483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.292              -0.786 clk  " "   -0.292              -0.786 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640691483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.263              -0.263 clk_7  " "   -0.263              -0.263 clk_7 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640691483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.018              -0.018 clk_15  " "   -0.018              -0.018 clk_15 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640691483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.015              -0.015 clk_62  " "   -0.015              -0.015 clk_62 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640691483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.011              -0.011 clk_500  " "   -0.011              -0.011 clk_500 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640691483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.022               0.000 clk_250  " "    0.022               0.000 clk_250 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640691483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.030               0.000 clk_1K  " "    0.030               0.000 clk_1K " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640691483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.047               0.000 clk_125  " "    0.047               0.000 clk_125 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640691483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 IR_RECEIVE:IR_1\|data_ready  " "    0.183               0.000 IR_RECEIVE:IR_1\|data_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640691483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 clk25M  " "    0.184               0.000 clk25M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640691483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 Cactus_clk  " "    0.185               0.000 Cactus_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640691483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 clk_3  " "    0.208               0.000 clk_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640691483 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1577640691483 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.927 " "Worst-case recovery slack is -0.927" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640691517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640691517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.927              -2.713 clk  " "   -0.927              -2.713 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640691517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.659              -2.520 IR_RECEIVE:IR_1\|data_ready  " "   -0.659              -2.520 IR_RECEIVE:IR_1\|data_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640691517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.430              -7.498 clk_31  " "   -0.430              -7.498 clk_31 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640691517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.208              -1.856 Cactus_clk  " "   -0.208              -1.856 Cactus_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640691517 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1577640691517 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.795 " "Worst-case removal slack is -0.795" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640691537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640691537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.795              -8.651 Cactus_clk  " "   -0.795              -8.651 Cactus_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640691537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.771              -3.008 IR_RECEIVE:IR_1\|data_ready  " "   -0.771              -3.008 IR_RECEIVE:IR_1\|data_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640691537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.588             -10.533 clk_31  " "   -0.588             -10.533 clk_31 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640691537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.014              -0.028 clk  " "   -0.014              -0.028 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640691537 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1577640691537 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640691554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640691554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -140.458 clk  " "   -3.000            -140.458 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640691554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -70.000 clk25M  " "   -1.000             -70.000 clk25M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640691554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -21.000 clk_31  " "   -1.000             -21.000 clk_31 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640691554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -11.000 Cactus_clk  " "   -1.000             -11.000 Cactus_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640691554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 IR_RECEIVE:IR_1\|data_ready  " "   -1.000              -4.000 IR_RECEIVE:IR_1\|data_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640691554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 clk_7  " "   -1.000              -2.000 clk_7 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640691554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 clk_125  " "   -1.000              -1.000 clk_125 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640691554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 clk_15  " "   -1.000              -1.000 clk_15 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640691554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 clk_1K  " "   -1.000              -1.000 clk_1K " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640691554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 clk_250  " "   -1.000              -1.000 clk_250 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640691554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 clk_3  " "   -1.000              -1.000 clk_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640691554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 clk_500  " "   -1.000              -1.000 clk_500 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640691554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 clk_62  " "   -1.000              -1.000 clk_62 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577640691554 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1577640691554 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1577640693792 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1577640693792 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4751 " "Peak virtual memory: 4751 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1577640694162 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 30 01:31:34 2019 " "Processing ended: Mon Dec 30 01:31:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1577640694162 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1577640694162 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1577640694162 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1577640694162 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1577640696279 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1577640696279 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 30 01:31:36 2019 " "Processing started: Mon Dec 30 01:31:36 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1577640696279 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1577640696279 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off End -c End " "Command: quartus_eda --read_settings_files=off --write_settings_files=off End -c End" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1577640696279 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "End_7_1200mv_85c_slow.vo D:/Code/school/Sophomore/verilog2/End/simulation/modelsim/ simulation " "Generated file End_7_1200mv_85c_slow.vo in folder \"D:/Code/school/Sophomore/verilog2/End/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1577640697330 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "End_7_1200mv_0c_slow.vo D:/Code/school/Sophomore/verilog2/End/simulation/modelsim/ simulation " "Generated file End_7_1200mv_0c_slow.vo in folder \"D:/Code/school/Sophomore/verilog2/End/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1577640697483 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "End_min_1200mv_0c_fast.vo D:/Code/school/Sophomore/verilog2/End/simulation/modelsim/ simulation " "Generated file End_min_1200mv_0c_fast.vo in folder \"D:/Code/school/Sophomore/verilog2/End/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1577640697630 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "End.vo D:/Code/school/Sophomore/verilog2/End/simulation/modelsim/ simulation " "Generated file End.vo in folder \"D:/Code/school/Sophomore/verilog2/End/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1577640697784 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "End_7_1200mv_85c_v_slow.sdo D:/Code/school/Sophomore/verilog2/End/simulation/modelsim/ simulation " "Generated file End_7_1200mv_85c_v_slow.sdo in folder \"D:/Code/school/Sophomore/verilog2/End/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1577640698000 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "End_7_1200mv_0c_v_slow.sdo D:/Code/school/Sophomore/verilog2/End/simulation/modelsim/ simulation " "Generated file End_7_1200mv_0c_v_slow.sdo in folder \"D:/Code/school/Sophomore/verilog2/End/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1577640698216 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "End_min_1200mv_0c_v_fast.sdo D:/Code/school/Sophomore/verilog2/End/simulation/modelsim/ simulation " "Generated file End_min_1200mv_0c_v_fast.sdo in folder \"D:/Code/school/Sophomore/verilog2/End/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1577640698363 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "End_v.sdo D:/Code/school/Sophomore/verilog2/End/simulation/modelsim/ simulation " "Generated file End_v.sdo in folder \"D:/Code/school/Sophomore/verilog2/End/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1577640698570 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4600 " "Peak virtual memory: 4600 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1577640698777 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 30 01:31:38 2019 " "Processing ended: Mon Dec 30 01:31:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1577640698777 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1577640698777 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1577640698777 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1577640698777 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 52 s " "Quartus II Full Compilation was successful. 0 errors, 52 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1577640699597 ""}
