//
// Module mopshub_lib.can.struct
//
// Created:
//          by - dcs.dcs (chipdev2.physik.uni-wuppertal.de)
//          at - 13:53:30 04/17/23
//
// Generated by Mentor Graphics' HDL Designer(TM) 2019.4 (Build 4)
//

`resetall
`timescale 1ns/10ps
module can( 
   // Port Declarations
   input   wire            clock, 
   input   wire            reset, 
   input   wire    [4:0]   address, 
   input   wire    [15:0]  writedata, 
   input   wire            cs, 
   input   wire            read_n, 
   input   wire            write_n, 
   input   wire            rx, 
   input   wire            en_osc_trim, 
   input   wire    [7:0]   Kd, 
   input   wire    [7:0]   Kp, 
   input   wire    [7:0]   Ki, 
   output  wire    [15:0]  readdata, 
   output  wire            irq, 
   output  wire            irqstatus, 
   output  wire            irqsuctra, 
   output  wire            irqsucrec, 
   output  wire            tx, 
   output  wire    [7:0]   statedeb, 
   output  wire            Prescale_EN_debug, 
   output  wire    [6:0]   bitst, 
   output  wire    [5:0]   ftrim, 
   output  wire            ready_osc
);


// Internal Declarations


// Local declarations

// Internal signal declarations


// Instances 
// -----------------------------------------------------------------------------
// 
can2 canakari_main( 
   .clock             (clock), 
   .reset             (reset), 
   .address           (address), 
   .readdata          (readdata), 
   .writedata         (writedata), 
   .cs                (cs), 
   .read_n            (read_n), 
   .write_n           (write_n), 
   .irq               (irq), 
   .irqstatus         (irqstatus), 
   .irqsuctra         (irqsuctra), 
   .irqsucrec         (irqsucrec), 
   .rx                (rx), 
   .tx                (tx), 
   .statedeb          (statedeb), 
   .Prescale_EN_debug (Prescale_EN_debug), 
   .bitst             (bitst), 
   .en_osc_trim       (en_osc_trim), 
   .Kd                (Kd), 
   .Kp                (Kp), 
   .Ki                (Ki), 
   .ftrim             (ftrim), 
   .ready_osc         (ready_osc)
); 


endmodule // can

