// Seed: 3079021704
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  assign id_1 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5
  );
endmodule
module module_2 (
    output tri   id_0,
    output tri   id_1
    , id_15,
    input  uwire id_2,
    input  wire  id_3,
    output tri1  id_4,
    input  wire  id_5,
    output tri0  id_6,
    output wire  id_7,
    input  tri1  id_8,
    input  tri1  id_9,
    output tri1  id_10,
    output wand  id_11,
    input  tri0  id_12,
    output wand  id_13
);
  id_16(
      .id_0(1), .id_1(1)
  );
  assign id_13 = 1;
  assign id_6  = 1;
  module_0 modCall_1 (
      id_15,
      id_15
  );
  uwire id_17 = 1;
endmodule
