// Seed: 2184996579
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    input tri id_1,
    output logic id_2,
    input id_3,
    input id_4,
    output id_5,
    output logic id_6,
    output id_7,
    output id_8,
    input id_9,
    input id_10,
    output id_11
);
  type_17(
      id_3, id_11[1 : 1'b0], 1
  );
  assign id_11 = id_1[1];
  assign id_8[1'b0] = id_4;
  logic id_12;
endmodule
