Protel Design System Design Rule Check
PCB File : D:\Users\Jonn\Documents\git\QUTMS_Radio\QUTMS-RADIO-GPS-V00\RADG-B00-V00.PcbDoc
Date     : 8/03/2021
Time     : 9:21:07 PM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=14.5mil) (InNet('GPS RF IN')),(All)
   Violation between Clearance Constraint: (11.811mil < 14.5mil) Between Pad U1-1(3064.961mil,2738.189mil) on Top Layer And Pad U1-2(3108.268mil,2738.189mil) on Top Layer 
   Violation between Clearance Constraint: (11.811mil < 14.5mil) Between Pad U1-2(3108.268mil,2738.189mil) on Top Layer And Pad U1-3(3151.575mil,2738.189mil) on Top Layer 
Rule Violations :2

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=40mil) (Preferred=20mil) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=9mil) (Max=10mil) (Preferred=10mil) (InNet('GPS RF IN'))
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad J1-1(3108.268mil,2195mil) on Top Layer And Pad J1-2(3050.197mil,2134.961mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad J1-1(3108.268mil,2195mil) on Top Layer And Pad J1-2(3166.339mil,2134.961mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U1-13(3584.646mil,2738.189mil) on Top Layer And Pad U1-14(3627.953mil,2738.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U1-18(3738.189mil,2901.574mil) on Top Layer And Pad U1-19(3738.189mil,2944.881mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U1-19(3738.189mil,2944.881mil) on Top Layer And Pad U1-20(3738.189mil,2988.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U1-20(3738.189mil,2988.189mil) on Top Layer And Pad U1-21(3738.189mil,3031.496mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U1-28(3627.953mil,3324.803mil) on Top Layer And Pad U1-29(3584.646mil,3324.803mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U1-29(3584.646mil,3324.803mil) on Top Layer And Pad U1-30(3541.339mil,3324.803mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U1-30(3541.339mil,3324.803mil) on Top Layer And Pad U1-31(3498.032mil,3324.803mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U1-36(3281.496mil,3324.803mil) on Top Layer And Pad U1-37(3238.189mil,3324.803mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U1-37(3238.189mil,3324.803mil) on Top Layer And Pad U1-38(3194.882mil,3324.803mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U1-38(3194.882mil,3324.803mil) on Top Layer And Pad U1-39(3151.575mil,3324.803mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U1-42(2954.725mil,3291.338mil) on Top Layer And Pad U1-43(2954.725mil,3248.031mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U1-44(2954.725mil,3204.724mil) on Top Layer And Pad U1-45(2954.725mil,3161.417mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U1-45(2954.725mil,3161.417mil) on Top Layer And Pad U1-46(2954.725mil,3118.11mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U1-46(2954.725mil,3118.11mil) on Top Layer And Pad U1-47(2954.725mil,3074.803mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U1-47(2954.725mil,3074.803mil) on Top Layer And Pad U1-48(2954.725mil,3031.496mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U1-48(2954.725mil,3031.496mil) on Top Layer And Pad U1-49(2954.725mil,2988.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U1-50(2954.725mil,2944.881mil) on Top Layer And Pad U1-51(2954.725mil,2901.574mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U1-51(2954.725mil,2901.574mil) on Top Layer And Pad U1-52(2954.725mil,2858.267mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U1-52(2954.725mil,2858.267mil) on Top Layer And Pad U1-53(2954.725mil,2814.96mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U1-53(2954.725mil,2814.96mil) on Top Layer And Pad U1-54(2954.725mil,2771.653mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
Rule Violations :22

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3560mil,2523.386mil) on Top Overlay And Pad R22-1(3530mil,2511.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Arc (3807.835mil,2738.622mil) on Top Overlay And Pad U6-1(3837.756mil,2734.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Arc (3807.835mil,2814.843mil) on Top Overlay And Pad U7-1(3837.756mil,2810.905mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Arc (3807.835mil,2894.843mil) on Top Overlay And Pad U5-1(3837.756mil,2890.905mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C10-1(3757.528mil,3860mil) on Top Layer And Track (3728.764mil,3830mil)(3728.764mil,3890mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C10-1(3757.528mil,3860mil) on Top Layer And Track (3728.764mil,3830mil)(3778.764mil,3830mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C10-1(3757.528mil,3860mil) on Top Layer And Track (3728.764mil,3890mil)(3778.764mil,3890mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C10-2(3820mil,3860mil) on Top Layer And Track (3798.764mil,3830mil)(3848.764mil,3830mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C10-2(3820mil,3860mil) on Top Layer And Track (3798.764mil,3890mil)(3848.764mil,3890mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C10-2(3820mil,3860mil) on Top Layer And Track (3848.764mil,3830mil)(3848.764mil,3890mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C1-1(3410mil,3496.236mil) on Top Layer And Track (3380mil,3475mil)(3380mil,3525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C1-1(3410mil,3496.236mil) on Top Layer And Track (3380mil,3525mil)(3440mil,3525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C1-1(3410mil,3496.236mil) on Top Layer And Track (3440mil,3475mil)(3440mil,3525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C1-1(3410mil,3496.236mil) on Top Layer And Track (3440mil,3475mil)(3440mil,3525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C11-1(3820mil,3435mil) on Top Layer And Track (3790mil,3406.236mil)(3790mil,3456.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C11-1(3820mil,3435mil) on Top Layer And Track (3790mil,3406.236mil)(3850mil,3406.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C11-1(3820mil,3435mil) on Top Layer And Track (3850mil,3406.236mil)(3850mil,3456.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C11-2(3820mil,3497.472mil) on Top Layer And Track (3790mil,3476.236mil)(3790mil,3526.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C11-2(3820mil,3497.472mil) on Top Layer And Track (3790mil,3526.236mil)(3850mil,3526.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C11-2(3820mil,3497.472mil) on Top Layer And Track (3850mil,3476.236mil)(3850mil,3526.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C12-1(3590mil,4503.764mil) on Top Layer And Track (3560mil,4475mil)(3560mil,4525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C12-1(3590mil,4503.764mil) on Top Layer And Track (3560mil,4475mil)(3620mil,4475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C12-1(3590mil,4503.764mil) on Top Layer And Track (3620mil,4475mil)(3620mil,4525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C12-2(3590mil,4566.236mil) on Top Layer And Track (3560mil,4545mil)(3560mil,4595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C12-2(3590mil,4566.236mil) on Top Layer And Track (3560mil,4595mil)(3620mil,4595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C12-2(3590mil,4566.236mil) on Top Layer And Track (3620mil,4545mil)(3620mil,4595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C13-1(3831.236mil,4475mil) on Top Layer And Track (3810mil,4445mil)(3860mil,4445mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C13-1(3831.236mil,4475mil) on Top Layer And Track (3810mil,4505mil)(3860mil,4505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C13-1(3831.236mil,4475mil) on Top Layer And Track (3860mil,4445mil)(3860mil,4505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C13-2(3768.764mil,4475mil) on Top Layer And Track (3740mil,4445mil)(3740mil,4505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C13-2(3768.764mil,4475mil) on Top Layer And Track (3740mil,4445mil)(3790mil,4445mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C13-2(3768.764mil,4475mil) on Top Layer And Track (3740mil,4505mil)(3790mil,4505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C14-1(2886.236mil,4470mil) on Top Layer And Track (2865mil,4440mil)(2915mil,4440mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C14-1(2886.236mil,4470mil) on Top Layer And Track (2865mil,4500mil)(2915mil,4500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C14-1(2886.236mil,4470mil) on Top Layer And Track (2915mil,4440mil)(2915mil,4500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C14-2(2823.764mil,4470mil) on Top Layer And Track (2795mil,4440mil)(2795mil,4500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C14-2(2823.764mil,4470mil) on Top Layer And Track (2795mil,4440mil)(2845mil,4440mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C14-2(2823.764mil,4470mil) on Top Layer And Track (2795mil,4500mil)(2845mil,4500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C15-1(3210mil,3496.236mil) on Top Layer And Track (3180mil,3475mil)(3180mil,3525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C15-1(3210mil,3496.236mil) on Top Layer And Track (3180mil,3525mil)(3240mil,3525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C15-1(3210mil,3496.236mil) on Top Layer And Track (3240mil,3475mil)(3240mil,3525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C15-1(3210mil,3496.236mil) on Top Layer And Track (3240mil,3475mil)(3240mil,3525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C16-1(3867.663mil,2962.663mil) on Top Layer And Track (3837.663mil,2933.899mil)(3837.663mil,2983.899mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C16-1(3867.663mil,2962.663mil) on Top Layer And Track (3837.663mil,2933.899mil)(3897.663mil,2933.899mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C16-1(3867.663mil,2962.663mil) on Top Layer And Track (3897.663mil,2933.899mil)(3897.663mil,2983.899mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C16-2(3867.663mil,3025.135mil) on Top Layer And Track (3837.663mil,3003.899mil)(3837.663mil,3053.899mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C16-2(3867.663mil,3025.135mil) on Top Layer And Track (3837.663mil,3053.899mil)(3897.663mil,3053.899mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C16-2(3867.663mil,3025.135mil) on Top Layer And Track (3897.663mil,3003.899mil)(3897.663mil,3053.899mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad C17-1(4645.669mil,4475.531mil) on Top Layer And Track (4600.669mil,4444.449mil)(4600.669mil,4509.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.418mil < 10mil) Between Pad C17-1(4645.669mil,4475.531mil) on Top Layer And Track (4600.669mil,4509.449mil)(4690.669mil,4509.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.418mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad C17-1(4645.669mil,4475.531mil) on Top Layer And Track (4690.669mil,4444.449mil)(4690.669mil,4509.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad C17-2(4645.669mil,4343.366mil) on Top Layer And Track (4600.669mil,4309.449mil)(4600.669mil,4374.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.418mil < 10mil) Between Pad C17-2(4645.669mil,4343.366mil) on Top Layer And Track (4600.669mil,4309.449mil)(4690.669mil,4309.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.418mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad C17-2(4645.669mil,4343.366mil) on Top Layer And Track (4690.669mil,4309.449mil)(4690.669mil,4374.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad C18-1(2047.244mil,4475.531mil) on Top Layer And Track (2002.244mil,4444.449mil)(2002.244mil,4509.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.418mil < 10mil) Between Pad C18-1(2047.244mil,4475.531mil) on Top Layer And Track (2002.244mil,4509.449mil)(2092.244mil,4509.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.418mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad C18-1(2047.244mil,4475.531mil) on Top Layer And Track (2092.244mil,4444.449mil)(2092.244mil,4509.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad C18-2(2047.244mil,4343.366mil) on Top Layer And Track (2002.244mil,4309.449mil)(2002.244mil,4374.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.418mil < 10mil) Between Pad C18-2(2047.244mil,4343.366mil) on Top Layer And Track (2002.244mil,4309.449mil)(2092.244mil,4309.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.418mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad C18-2(2047.244mil,4343.366mil) on Top Layer And Track (2092.244mil,4309.449mil)(2092.244mil,4374.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C2-2(3470mil,3433.764mil) on Top Layer And Track (3440mil,3405mil)(3440mil,3455mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C2-2(3470mil,3433.764mil) on Top Layer And Track (3440mil,3405mil)(3440mil,3455mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C2-2(3470mil,3433.764mil) on Top Layer And Track (3440mil,3405mil)(3500mil,3405mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C2-2(3470mil,3433.764mil) on Top Layer And Track (3500mil,3405mil)(3500mil,3455mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C3-2(3330mil,3433.764mil) on Top Layer And Track (3300mil,3405mil)(3300mil,3455mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C3-2(3330mil,3433.764mil) on Top Layer And Track (3300mil,3405mil)(3300mil,3455mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C3-2(3330mil,3433.764mil) on Top Layer And Track (3300mil,3405mil)(3360mil,3405mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C3-2(3330mil,3433.764mil) on Top Layer And Track (3360mil,3405mil)(3360mil,3455mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C4-1(3270mil,3496.236mil) on Top Layer And Track (3240mil,3475mil)(3240mil,3525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C4-1(3270mil,3496.236mil) on Top Layer And Track (3240mil,3475mil)(3240mil,3525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C4-1(3270mil,3496.236mil) on Top Layer And Track (3240mil,3525mil)(3300mil,3525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C4-1(3270mil,3496.236mil) on Top Layer And Track (3300mil,3475mil)(3300mil,3525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C4-1(3270mil,3496.236mil) on Top Layer And Track (3300mil,3475mil)(3300mil,3525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C5-2(3328.764mil,2450mil) on Top Layer And Track (3300mil,2420mil)(3300mil,2480mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C5-2(3328.764mil,2450mil) on Top Layer And Track (3300mil,2420mil)(3350mil,2420mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C5-2(3328.764mil,2450mil) on Top Layer And Track (3300mil,2480mil)(3350mil,2480mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C5-2(3328.764mil,2450mil) on Top Layer And Track (3300mil,2480mil)(3350mil,2480mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C6-1(3845mil,2516.236mil) on Top Layer And Track (3815mil,2495mil)(3815mil,2545mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C6-1(3845mil,2516.236mil) on Top Layer And Track (3815mil,2545mil)(3875mil,2545mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C6-1(3845mil,2516.236mil) on Top Layer And Track (3875mil,2495mil)(3875mil,2545mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C6-2(3845mil,2453.764mil) on Top Layer And Track (3815mil,2425mil)(3815mil,2475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C6-2(3845mil,2453.764mil) on Top Layer And Track (3815mil,2425mil)(3875mil,2425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C6-2(3845mil,2453.764mil) on Top Layer And Track (3875mil,2425mil)(3875mil,2475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C7-1(2990mil,4821.236mil) on Top Layer And Track (2960mil,4800mil)(2960mil,4850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C7-1(2990mil,4821.236mil) on Top Layer And Track (2960mil,4850mil)(3020mil,4850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C7-1(2990mil,4821.236mil) on Top Layer And Track (3020mil,4800mil)(3020mil,4850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C8-1(2990mil,4518.764mil) on Top Layer And Track (2960mil,4490mil)(2960mil,4540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C8-1(2990mil,4518.764mil) on Top Layer And Track (2960mil,4490mil)(3020mil,4490mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C8-1(2990mil,4518.764mil) on Top Layer And Track (3020mil,4490mil)(3020mil,4540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C8-2(2990mil,4581.236mil) on Top Layer And Track (2960mil,4560mil)(2960mil,4610mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C8-2(2990mil,4581.236mil) on Top Layer And Track (2960mil,4610mil)(3020mil,4610mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C8-2(2990mil,4581.236mil) on Top Layer And Track (2960mil,4610mil)(3020mil,4610mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C8-2(2990mil,4581.236mil) on Top Layer And Track (3020mil,4560mil)(3020mil,4610mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C9-1(3280mil,4408.764mil) on Top Layer And Track (3250mil,4380mil)(3250mil,4430mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C9-1(3280mil,4408.764mil) on Top Layer And Track (3250mil,4380mil)(3310mil,4380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C9-1(3280mil,4408.764mil) on Top Layer And Track (3310mil,4380mil)(3310mil,4430mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C9-2(3280mil,4471.236mil) on Top Layer And Track (3250mil,4450mil)(3250mil,4500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C9-2(3280mil,4471.236mil) on Top Layer And Track (3250mil,4500mil)(3310mil,4500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C9-2(3280mil,4471.236mil) on Top Layer And Track (3310mil,4450mil)(3310mil,4500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.189mil < 10mil) Between Pad D1-1(3147.683mil,2424.482mil) on Top Layer And Track (3137.998mil,2399.482mil)(3167.998mil,2399.482mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.189mil < 10mil) Between Pad D1-1(3147.683mil,2424.482mil) on Top Layer And Track (3137.998mil,2449.482mil)(3167.998mil,2449.482mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.473mil < 10mil) Between Pad D1-1(3147.683mil,2424.482mil) on Top Layer And Track (3167.998mil,2399.482mil)(3167.998mil,2449.482mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.473mil < 10mil) Between Pad D1-2(3108.313mil,2424.482mil) on Top Layer And Track (3087.998mil,2399.482mil)(3087.998mil,2449.482mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.189mil < 10mil) Between Pad D1-2(3108.313mil,2424.482mil) on Top Layer And Track (3087.998mil,2399.482mil)(3117.998mil,2399.482mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.189mil < 10mil) Between Pad D1-2(3108.313mil,2424.482mil) on Top Layer And Track (3087.998mil,2449.482mil)(3117.998mil,2449.482mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS1-1(4365mil,2701.236mil) on Top Layer And Track (4335mil,2680mil)(4335mil,2730mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS1-1(4365mil,2701.236mil) on Top Layer And Track (4335mil,2680mil)(4335mil,2730mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad DS1-1(4365mil,2701.236mil) on Top Layer And Track (4335mil,2730mil)(4395mil,2730mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS1-1(4365mil,2701.236mil) on Top Layer And Track (4395mil,2680mil)(4395mil,2730mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS2-1(4365mil,2551.236mil) on Top Layer And Track (4335mil,2530mil)(4335mil,2580mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS2-1(4365mil,2551.236mil) on Top Layer And Track (4335mil,2530mil)(4335mil,2580mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad DS2-1(4365mil,2551.236mil) on Top Layer And Track (4335mil,2580mil)(4395mil,2580mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS2-1(4365mil,2551.236mil) on Top Layer And Track (4395mil,2530mil)(4395mil,2580mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS2-2(4365mil,2488.764mil) on Top Layer And Track (4335mil,2460mil)(4335mil,2510mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS2-2(4365mil,2488.764mil) on Top Layer And Track (4335mil,2460mil)(4335mil,2510mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad DS2-2(4365mil,2488.764mil) on Top Layer And Track (4335mil,2460mil)(4395mil,2460mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS2-2(4365mil,2488.764mil) on Top Layer And Track (4395mil,2460mil)(4395mil,2510mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS3-1(4365mil,2401.236mil) on Top Layer And Track (4335mil,2380mil)(4335mil,2430mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS3-1(4365mil,2401.236mil) on Top Layer And Track (4335mil,2380mil)(4335mil,2430mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad DS3-1(4365mil,2401.236mil) on Top Layer And Track (4335mil,2430mil)(4395mil,2430mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS3-1(4365mil,2401.236mil) on Top Layer And Track (4395mil,2380mil)(4395mil,2430mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS3-2(4365mil,2338.764mil) on Top Layer And Track (4335mil,2310mil)(4335mil,2360mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS3-2(4365mil,2338.764mil) on Top Layer And Track (4335mil,2310mil)(4335mil,2360mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad DS3-2(4365mil,2338.764mil) on Top Layer And Track (4335mil,2310mil)(4395mil,2310mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS3-2(4365mil,2338.764mil) on Top Layer And Track (4395mil,2310mil)(4395mil,2360mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad DS4-1(4113.764mil,4630mil) on Top Layer And Track (4085mil,4600mil)(4085mil,4660mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS4-1(4113.764mil,4630mil) on Top Layer And Track (4085mil,4600mil)(4135mil,4600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS4-1(4113.764mil,4630mil) on Top Layer And Track (4085mil,4600mil)(4135mil,4600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS4-1(4113.764mil,4630mil) on Top Layer And Track (4085mil,4660mil)(4135mil,4660mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS4-2(4176.236mil,4630mil) on Top Layer And Track (4155mil,4600mil)(4205mil,4600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS4-2(4176.236mil,4630mil) on Top Layer And Track (4155mil,4600mil)(4205mil,4600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS4-2(4176.236mil,4630mil) on Top Layer And Track (4155mil,4660mil)(4205mil,4660mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad DS4-2(4176.236mil,4630mil) on Top Layer And Track (4205mil,4600mil)(4205mil,4660mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad DS5-1(4263.764mil,4630mil) on Top Layer And Track (4235mil,4600mil)(4235mil,4660mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS5-1(4263.764mil,4630mil) on Top Layer And Track (4235mil,4600mil)(4285mil,4600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS5-1(4263.764mil,4630mil) on Top Layer And Track (4235mil,4600mil)(4285mil,4600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS5-1(4263.764mil,4630mil) on Top Layer And Track (4235mil,4660mil)(4285mil,4660mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad FB2-1(2990mil,4701.236mil) on Top Layer And Track (2960mil,4680mil)(2960mil,4730mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad FB2-1(2990mil,4701.236mil) on Top Layer And Track (2960mil,4730mil)(3020mil,4730mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad FB2-1(2990mil,4701.236mil) on Top Layer And Track (2960mil,4730mil)(3020mil,4730mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad FB2-1(2990mil,4701.236mil) on Top Layer And Track (3020mil,4680mil)(3020mil,4730mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad FB2-2(2990mil,4638.764mil) on Top Layer And Track (2960mil,4610mil)(3020mil,4610mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.567mil < 10mil) Between Pad FL1-1(3820mil,3787.992mil) on Top Layer And Track (3775mil,3760mil)(3775mil,3810mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.567mil < 10mil) Between Pad FL1-1(3820mil,3787.992mil) on Top Layer And Track (3865mil,3760mil)(3865mil,3810mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.886mil < 10mil) Between Pad FL1-2(3788.504mil,3725mil) on Top Layer And Track (3730mil,3745mil)(3755mil,3745mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.886mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.882mil < 10mil) Between Pad FL1-2(3788.504mil,3725mil) on Top Layer And Track (3755mil,3690mil)(3755mil,3760mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.882mil < 10mil) Between Pad FL1-2(3851.496mil,3725mil) on Top Layer And Track (3885mil,3690mil)(3885mil,3760mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.886mil < 10mil) Between Pad FL1-2(3851.496mil,3725mil) on Top Layer And Track (3885mil,3745mil)(4145mil,3745mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.886mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.567mil < 10mil) Between Pad FL1-3(3820mil,3662.008mil) on Top Layer And Track (3775mil,3640mil)(3775mil,3690mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.567mil < 10mil) Between Pad FL1-3(3820mil,3662.008mil) on Top Layer And Track (3865mil,3640mil)(3865mil,3690mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad J1-1(3108.268mil,2195mil) on Top Layer And Track (3057.087mil,2190.866mil)(3078.74mil,2190.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad J1-1(3108.268mil,2195mil) on Top Layer And Track (3137.795mil,2190.866mil)(3159.449mil,2190.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.189mil < 10mil) Between Pad L1-1(3147.683mil,2530.87mil) on Top Layer And Track (3137.998mil,2505.87mil)(3167.998mil,2505.87mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.189mil < 10mil) Between Pad L1-1(3147.683mil,2530.87mil) on Top Layer And Track (3137.998mil,2555.87mil)(3167.998mil,2555.87mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.473mil < 10mil) Between Pad L1-1(3147.683mil,2530.87mil) on Top Layer And Track (3167.998mil,2505.87mil)(3167.998mil,2555.87mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q3-D(3532.402mil,2600mil) on Top Layer And Text "U2" (3546.677mil,2570.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R1-1(2583.764mil,3285mil) on Top Layer And Track (2555mil,3255mil)(2555mil,3315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R1-1(2583.764mil,3285mil) on Top Layer And Track (2555mil,3255mil)(2605mil,3255mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R1-1(2583.764mil,3285mil) on Top Layer And Track (2555mil,3255mil)(2605mil,3255mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R1-1(2583.764mil,3285mil) on Top Layer And Track (2555mil,3315mil)(2605mil,3315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R11-1(2583.764mil,2565mil) on Top Layer And Track (2555mil,2535mil)(2555mil,2595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R11-1(2583.764mil,2565mil) on Top Layer And Track (2555mil,2535mil)(2605mil,2535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R11-1(2583.764mil,2565mil) on Top Layer And Track (2555mil,2595mil)(2605mil,2595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R11-1(2583.764mil,2565mil) on Top Layer And Track (2555mil,2595mil)(2605mil,2595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R11-2(2646.236mil,2565mil) on Top Layer And Track (2625mil,2535mil)(2675mil,2535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R11-2(2646.236mil,2565mil) on Top Layer And Track (2625mil,2595mil)(2675mil,2595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R11-2(2646.236mil,2565mil) on Top Layer And Track (2625mil,2595mil)(2675mil,2595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.827mil < 10mil) Between Pad R11-2(2646.236mil,2565mil) on Top Layer And Track (2675mil,2000mil)(2675mil,3625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R11-2(2646.236mil,2565mil) on Top Layer And Track (2675mil,2535mil)(2675mil,2595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R1-2(2646.236mil,3285mil) on Top Layer And Track (2625mil,3255mil)(2675mil,3255mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R1-2(2646.236mil,3285mil) on Top Layer And Track (2625mil,3255mil)(2675mil,3255mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R1-2(2646.236mil,3285mil) on Top Layer And Track (2625mil,3315mil)(2675mil,3315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.827mil < 10mil) Between Pad R1-2(2646.236mil,3285mil) on Top Layer And Track (2675mil,2000mil)(2675mil,3625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R1-2(2646.236mil,3285mil) on Top Layer And Track (2675mil,3255mil)(2675mil,3315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R12-2(2646.236mil,2925mil) on Top Layer And Track (2625mil,2895mil)(2675mil,2895mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R12-2(2646.236mil,2925mil) on Top Layer And Track (2625mil,2895mil)(2675mil,2895mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R12-2(2646.236mil,2925mil) on Top Layer And Track (2625mil,2955mil)(2675mil,2955mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R12-2(2646.236mil,2925mil) on Top Layer And Track (2625mil,2955mil)(2675mil,2955mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.827mil < 10mil) Between Pad R12-2(2646.236mil,2925mil) on Top Layer And Track (2675mil,2000mil)(2675mil,3625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R14-1(4116.236mil,2990mil) on Top Layer And Track (4095mil,2960mil)(4145mil,2960mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R14-1(4116.236mil,2990mil) on Top Layer And Track (4095mil,2960mil)(4145mil,2960mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R14-1(4116.236mil,2990mil) on Top Layer And Track (4095mil,3020mil)(4145mil,3020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R14-1(4116.236mil,2990mil) on Top Layer And Track (4145mil,2960mil)(4145mil,3020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.827mil < 10mil) Between Pad R14-2(4053.764mil,2990mil) on Top Layer And Track (4025mil,2000mil)(4025mil,3625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R14-2(4053.764mil,2990mil) on Top Layer And Track (4025mil,2960mil)(4025mil,3020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R14-2(4053.764mil,2990mil) on Top Layer And Track (4025mil,2960mil)(4075mil,2960mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R14-2(4053.764mil,2990mil) on Top Layer And Track (4025mil,2960mil)(4075mil,2960mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R14-2(4053.764mil,2990mil) on Top Layer And Track (4025mil,3020mil)(4075mil,3020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R15-2(4305mil,2638.764mil) on Top Layer And Track (4275mil,2610mil)(4275mil,2660mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R15-2(4305mil,2638.764mil) on Top Layer And Track (4275mil,2610mil)(4335mil,2610mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R15-2(4305mil,2638.764mil) on Top Layer And Track (4335mil,2610mil)(4335mil,2660mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R15-2(4305mil,2638.764mil) on Top Layer And Track (4335mil,2610mil)(4335mil,2660mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R16-1(4305mil,2551.236mil) on Top Layer And Track (4275mil,2530mil)(4275mil,2580mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R16-1(4305mil,2551.236mil) on Top Layer And Track (4275mil,2580mil)(4335mil,2580mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R16-1(4305mil,2551.236mil) on Top Layer And Track (4335mil,2530mil)(4335mil,2580mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R16-1(4305mil,2551.236mil) on Top Layer And Track (4335mil,2530mil)(4335mil,2580mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R16-2(4305mil,2488.764mil) on Top Layer And Track (4275mil,2460mil)(4275mil,2510mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R16-2(4305mil,2488.764mil) on Top Layer And Track (4275mil,2460mil)(4335mil,2460mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R16-2(4305mil,2488.764mil) on Top Layer And Track (4335mil,2460mil)(4335mil,2510mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R16-2(4305mil,2488.764mil) on Top Layer And Track (4335mil,2460mil)(4335mil,2510mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R17-1(4305mil,2401.236mil) on Top Layer And Track (4275mil,2380mil)(4275mil,2430mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R17-1(4305mil,2401.236mil) on Top Layer And Track (4275mil,2430mil)(4335mil,2430mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R17-1(4305mil,2401.236mil) on Top Layer And Track (4335mil,2380mil)(4335mil,2430mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R17-1(4305mil,2401.236mil) on Top Layer And Track (4335mil,2380mil)(4335mil,2430mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R17-2(4305mil,2338.764mil) on Top Layer And Track (4275mil,2310mil)(4275mil,2360mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R17-2(4305mil,2338.764mil) on Top Layer And Track (4275mil,2310mil)(4335mil,2310mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R17-2(4305mil,2338.764mil) on Top Layer And Track (4335mil,2310mil)(4335mil,2360mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R17-2(4305mil,2338.764mil) on Top Layer And Track (4335mil,2310mil)(4335mil,2360mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R18-1(2866.236mil,2815mil) on Top Layer And Track (2845mil,2785mil)(2895mil,2785mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R18-1(2866.236mil,2815mil) on Top Layer And Track (2845mil,2845mil)(2895mil,2845mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R18-1(2866.236mil,2815mil) on Top Layer And Track (2895mil,2785mil)(2895mil,2845mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R18-2(2803.764mil,2815mil) on Top Layer And Track (2775mil,2785mil)(2775mil,2845mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R18-2(2803.764mil,2815mil) on Top Layer And Track (2775mil,2785mil)(2825mil,2785mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R18-2(2803.764mil,2815mil) on Top Layer And Track (2775mil,2845mil)(2825mil,2845mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R19-2(2583.764mil,2865mil) on Top Layer And Track (2555mil,2835mil)(2555mil,2895mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R19-2(2583.764mil,2865mil) on Top Layer And Track (2555mil,2835mil)(2605mil,2835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R19-2(2583.764mil,2865mil) on Top Layer And Track (2555mil,2835mil)(2605mil,2835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R19-2(2583.764mil,2865mil) on Top Layer And Track (2555mil,2895mil)(2605mil,2895mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R19-2(2583.764mil,2865mil) on Top Layer And Track (2555mil,2895mil)(2605mil,2895mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R21-1(3470mil,2511.236mil) on Top Layer And Track (3440mil,2490mil)(3440mil,2540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R21-1(3470mil,2511.236mil) on Top Layer And Track (3440mil,2540mil)(3500mil,2540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R21-1(3470mil,2511.236mil) on Top Layer And Track (3500mil,2490mil)(3500mil,2540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R21-1(3470mil,2511.236mil) on Top Layer And Track (3500mil,2490mil)(3500mil,2540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R21-2(3470mil,2448.764mil) on Top Layer And Track (3440mil,2420mil)(3440mil,2470mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R21-2(3470mil,2448.764mil) on Top Layer And Track (3440mil,2420mil)(3500mil,2420mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R21-2(3470mil,2448.764mil) on Top Layer And Track (3500mil,2420mil)(3500mil,2470mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R21-2(3470mil,2448.764mil) on Top Layer And Track (3500mil,2420mil)(3500mil,2470mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R2-2(2646.236mil,3225mil) on Top Layer And Track (2625mil,3195mil)(2675mil,3195mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R2-2(2646.236mil,3225mil) on Top Layer And Track (2625mil,3195mil)(2675mil,3195mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R2-2(2646.236mil,3225mil) on Top Layer And Track (2625mil,3255mil)(2675mil,3255mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R2-2(2646.236mil,3225mil) on Top Layer And Track (2625mil,3255mil)(2675mil,3255mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.827mil < 10mil) Between Pad R2-2(2646.236mil,3225mil) on Top Layer And Track (2675mil,2000mil)(2675mil,3625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R2-2(2646.236mil,3225mil) on Top Layer And Track (2675mil,3195mil)(2675mil,3255mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R22-1(3530mil,2511.236mil) on Top Layer And Track (3500mil,2490mil)(3500mil,2540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R22-1(3530mil,2511.236mil) on Top Layer And Track (3500mil,2490mil)(3500mil,2540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R22-1(3530mil,2511.236mil) on Top Layer And Track (3500mil,2540mil)(3560mil,2540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R22-1(3530mil,2511.236mil) on Top Layer And Track (3560mil,2490mil)(3560mil,2540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R22-2(3530mil,2448.764mil) on Top Layer And Track (3500mil,2420mil)(3500mil,2470mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R22-2(3530mil,2448.764mil) on Top Layer And Track (3500mil,2420mil)(3500mil,2470mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R22-2(3530mil,2448.764mil) on Top Layer And Track (3500mil,2420mil)(3560mil,2420mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R22-2(3530mil,2448.764mil) on Top Layer And Track (3560mil,2420mil)(3560mil,2470mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R23-1(3391.236mil,2510mil) on Top Layer And Track (3370mil,2480mil)(3420mil,2480mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R23-1(3391.236mil,2510mil) on Top Layer And Track (3370mil,2480mil)(3420mil,2480mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R23-1(3391.236mil,2510mil) on Top Layer And Track (3370mil,2540mil)(3420mil,2540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R23-1(3391.236mil,2510mil) on Top Layer And Track (3370mil,2540mil)(3420mil,2540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R23-1(3391.236mil,2510mil) on Top Layer And Track (3420mil,2480mil)(3420mil,2540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R24-1(3328.764mil,2570mil) on Top Layer And Track (3300mil,2540mil)(3300mil,2600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R24-1(3328.764mil,2570mil) on Top Layer And Track (3300mil,2540mil)(3350mil,2540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R24-1(3328.764mil,2570mil) on Top Layer And Track (3300mil,2540mil)(3350mil,2540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R24-1(3328.764mil,2570mil) on Top Layer And Track (3300mil,2600mil)(3350mil,2600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R24-2(3391.236mil,2570mil) on Top Layer And Track (3370mil,2540mil)(3420mil,2540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R24-2(3391.236mil,2570mil) on Top Layer And Track (3370mil,2540mil)(3420mil,2540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R24-2(3391.236mil,2570mil) on Top Layer And Track (3370mil,2600mil)(3420mil,2600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R24-2(3391.236mil,2570mil) on Top Layer And Track (3420mil,2540mil)(3420mil,2600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R25-1(4113.764mil,4570mil) on Top Layer And Track (4085mil,4540mil)(4085mil,4600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R25-1(4113.764mil,4570mil) on Top Layer And Track (4085mil,4540mil)(4135mil,4540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R25-1(4113.764mil,4570mil) on Top Layer And Track (4085mil,4600mil)(4135mil,4600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R25-1(4113.764mil,4570mil) on Top Layer And Track (4085mil,4600mil)(4135mil,4600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R25-2(4176.236mil,4570mil) on Top Layer And Track (4155mil,4540mil)(4205mil,4540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R25-2(4176.236mil,4570mil) on Top Layer And Track (4155mil,4600mil)(4205mil,4600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R25-2(4176.236mil,4570mil) on Top Layer And Track (4155mil,4600mil)(4205mil,4600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R25-2(4176.236mil,4570mil) on Top Layer And Track (4205mil,4540mil)(4205mil,4600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R26-1(4263.764mil,4570mil) on Top Layer And Track (4235mil,4540mil)(4235mil,4600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R26-1(4263.764mil,4570mil) on Top Layer And Track (4235mil,4540mil)(4285mil,4540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R26-1(4263.764mil,4570mil) on Top Layer And Track (4235mil,4600mil)(4285mil,4600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R26-1(4263.764mil,4570mil) on Top Layer And Track (4235mil,4600mil)(4285mil,4600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R27-1(3960mil,4476.236mil) on Top Layer And Track (3930mil,4455mil)(3930mil,4505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R27-1(3960mil,4476.236mil) on Top Layer And Track (3930mil,4505mil)(3990mil,4505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R27-1(3960mil,4476.236mil) on Top Layer And Track (3990mil,4455mil)(3990mil,4505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R27-2(3960mil,4413.764mil) on Top Layer And Track (3930mil,4385mil)(3930mil,4435mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R27-2(3960mil,4413.764mil) on Top Layer And Track (3930mil,4385mil)(3990mil,4385mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R27-2(3960mil,4413.764mil) on Top Layer And Track (3990mil,4385mil)(3990mil,4435mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R28-1(3700mil,3716.236mil) on Top Layer And Track (3670mil,3695mil)(3670mil,3745mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R28-1(3700mil,3716.236mil) on Top Layer And Track (3670mil,3745mil)(3730mil,3745mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R28-1(3700mil,3716.236mil) on Top Layer And Track (3730mil,3695mil)(3730mil,3745mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.827mil < 10mil) Between Pad R28-2(3700mil,3653.764mil) on Top Layer And Track (2675mil,3625mil)(4025mil,3625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R28-2(3700mil,3653.764mil) on Top Layer And Track (3670mil,3625mil)(3670mil,3675mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R28-2(3700mil,3653.764mil) on Top Layer And Track (3670mil,3625mil)(3730mil,3625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R28-2(3700mil,3653.764mil) on Top Layer And Track (3730mil,3625mil)(3730mil,3675mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R29-1(3560mil,4658.764mil) on Top Layer And Track (3530mil,4630mil)(3530mil,4680mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R29-1(3560mil,4658.764mil) on Top Layer And Track (3530mil,4630mil)(3590mil,4630mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R29-1(3560mil,4658.764mil) on Top Layer And Track (3590mil,4630mil)(3590mil,4680mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R29-1(3560mil,4658.764mil) on Top Layer And Track (3590mil,4630mil)(3590mil,4680mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R29-2(3560mil,4721.236mil) on Top Layer And Track (3530mil,4700mil)(3530mil,4750mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R29-2(3560mil,4721.236mil) on Top Layer And Track (3530mil,4750mil)(3590mil,4750mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R29-2(3560mil,4721.236mil) on Top Layer And Track (3590mil,4700mil)(3590mil,4750mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R29-2(3560mil,4721.236mil) on Top Layer And Track (3590mil,4700mil)(3590mil,4750mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R30-1(3620mil,4658.764mil) on Top Layer And Track (3590mil,4630mil)(3590mil,4680mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R30-1(3620mil,4658.764mil) on Top Layer And Track (3590mil,4630mil)(3590mil,4680mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R30-1(3620mil,4658.764mil) on Top Layer And Track (3590mil,4630mil)(3650mil,4630mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R30-1(3620mil,4658.764mil) on Top Layer And Track (3650mil,4630mil)(3650mil,4680mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R30-2(3620mil,4721.236mil) on Top Layer And Track (3590mil,4700mil)(3590mil,4750mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R30-2(3620mil,4721.236mil) on Top Layer And Track (3590mil,4700mil)(3590mil,4750mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R30-2(3620mil,4721.236mil) on Top Layer And Track (3590mil,4750mil)(3650mil,4750mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R30-2(3620mil,4721.236mil) on Top Layer And Track (3650mil,4700mil)(3650mil,4750mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R31-1(3075mil,3716.236mil) on Top Layer And Track (3045mil,3695mil)(3045mil,3745mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R31-1(3075mil,3716.236mil) on Top Layer And Track (3045mil,3745mil)(3105mil,3745mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R31-1(3075mil,3716.236mil) on Top Layer And Track (3105mil,3695mil)(3105mil,3745mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R31-1(3075mil,3716.236mil) on Top Layer And Track (3105mil,3695mil)(3105mil,3745mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.827mil < 10mil) Between Pad R31-2(3075mil,3653.764mil) on Top Layer And Track (2675mil,3625mil)(4025mil,3625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R31-2(3075mil,3653.764mil) on Top Layer And Track (3045mil,3625mil)(3045mil,3675mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R31-2(3075mil,3653.764mil) on Top Layer And Track (3045mil,3625mil)(3105mil,3625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R31-2(3075mil,3653.764mil) on Top Layer And Track (3105mil,3625mil)(3105mil,3675mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R31-2(3075mil,3653.764mil) on Top Layer And Track (3105mil,3625mil)(3105mil,3675mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R32-1(3135mil,3716.236mil) on Top Layer And Track (3105mil,3695mil)(3105mil,3745mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R32-1(3135mil,3716.236mil) on Top Layer And Track (3105mil,3695mil)(3105mil,3745mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R32-1(3135mil,3716.236mil) on Top Layer And Track (3105mil,3745mil)(3165mil,3745mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R32-1(3135mil,3716.236mil) on Top Layer And Track (3165mil,3695mil)(3165mil,3745mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R33-2(2660mil,4391.236mil) on Top Layer And Track (2630mil,4370mil)(2630mil,4420mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R33-2(2660mil,4391.236mil) on Top Layer And Track (2630mil,4420mil)(2690mil,4420mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R33-2(2660mil,4391.236mil) on Top Layer And Track (2690mil,4370mil)(2690mil,4420mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R34-2(2440mil,4391.236mil) on Top Layer And Track (2410mil,4370mil)(2410mil,4420mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R34-2(2440mil,4391.236mil) on Top Layer And Track (2410mil,4420mil)(2470mil,4420mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R34-2(2440mil,4391.236mil) on Top Layer And Track (2470mil,4370mil)(2470mil,4420mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R35-1(3668.764mil,2605mil) on Top Layer And Track (3640mil,2575mil)(3640mil,2635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R35-1(3668.764mil,2605mil) on Top Layer And Track (3640mil,2575mil)(3690mil,2575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R35-1(3668.764mil,2605mil) on Top Layer And Track (3640mil,2635mil)(3690mil,2635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R35-2(3731.236mil,2605mil) on Top Layer And Track (3710mil,2575mil)(3760mil,2575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R35-2(3731.236mil,2605mil) on Top Layer And Track (3710mil,2635mil)(3760mil,2635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R35-2(3731.236mil,2605mil) on Top Layer And Track (3760mil,2575mil)(3760mil,2635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R35-2(3731.236mil,2605mil) on Top Layer And Track (3760mil,2575mil)(3760mil,2635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R36-1(3788.764mil,2605mil) on Top Layer And Track (3760mil,2575mil)(3760mil,2635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R36-1(3788.764mil,2605mil) on Top Layer And Track (3760mil,2575mil)(3760mil,2635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R36-1(3788.764mil,2605mil) on Top Layer And Track (3760mil,2575mil)(3810mil,2575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R36-1(3788.764mil,2605mil) on Top Layer And Track (3760mil,2635mil)(3810mil,2635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R36-2(3851.236mil,2605mil) on Top Layer And Track (3830mil,2575mil)(3880mil,2575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R36-2(3851.236mil,2605mil) on Top Layer And Track (3830mil,2635mil)(3880mil,2635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R36-2(3851.236mil,2605mil) on Top Layer And Track (3880mil,2575mil)(3880mil,2635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R37-1(3380mil,4408.764mil) on Top Layer And Track (3350mil,4380mil)(3350mil,4430mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R37-1(3380mil,4408.764mil) on Top Layer And Track (3350mil,4380mil)(3410mil,4380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R37-1(3380mil,4408.764mil) on Top Layer And Track (3410mil,4380mil)(3410mil,4430mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R37-2(3380mil,4471.236mil) on Top Layer And Track (3350mil,4450mil)(3350mil,4500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R37-2(3380mil,4471.236mil) on Top Layer And Track (3350mil,4500mil)(3410mil,4500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R37-2(3380mil,4471.236mil) on Top Layer And Track (3410mil,4450mil)(3410mil,4500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R38-1(2646.236mil,2745mil) on Top Layer And Track (2625mil,2715mil)(2675mil,2715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R38-1(2646.236mil,2745mil) on Top Layer And Track (2625mil,2715mil)(2675mil,2715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R38-1(2646.236mil,2745mil) on Top Layer And Track (2625mil,2775mil)(2675mil,2775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R38-1(2646.236mil,2745mil) on Top Layer And Track (2625mil,2775mil)(2675mil,2775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.827mil < 10mil) Between Pad R38-1(2646.236mil,2745mil) on Top Layer And Track (2675mil,2000mil)(2675mil,3625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R38-1(2646.236mil,2745mil) on Top Layer And Track (2675mil,2715mil)(2675mil,2775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R38-2(2583.764mil,2745mil) on Top Layer And Track (2555mil,2715mil)(2555mil,2775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R38-2(2583.764mil,2745mil) on Top Layer And Track (2555mil,2715mil)(2605mil,2715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R38-2(2583.764mil,2745mil) on Top Layer And Track (2555mil,2715mil)(2605mil,2715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R38-2(2583.764mil,2745mil) on Top Layer And Track (2555mil,2775mil)(2605mil,2775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R38-2(2583.764mil,2745mil) on Top Layer And Track (2555mil,2775mil)(2605mil,2775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R39-1(2583.764mil,2685mil) on Top Layer And Track (2555mil,2655mil)(2555mil,2715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R39-1(2583.764mil,2685mil) on Top Layer And Track (2555mil,2655mil)(2605mil,2655mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R39-1(2583.764mil,2685mil) on Top Layer And Track (2555mil,2655mil)(2605mil,2655mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R39-1(2583.764mil,2685mil) on Top Layer And Track (2555mil,2715mil)(2605mil,2715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R39-1(2583.764mil,2685mil) on Top Layer And Track (2555mil,2715mil)(2605mil,2715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R39-2(2646.236mil,2685mil) on Top Layer And Track (2625mil,2655mil)(2675mil,2655mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R39-2(2646.236mil,2685mil) on Top Layer And Track (2625mil,2655mil)(2675mil,2655mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R39-2(2646.236mil,2685mil) on Top Layer And Track (2625mil,2715mil)(2675mil,2715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R39-2(2646.236mil,2685mil) on Top Layer And Track (2625mil,2715mil)(2675mil,2715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.827mil < 10mil) Between Pad R39-2(2646.236mil,2685mil) on Top Layer And Track (2675mil,2000mil)(2675mil,3625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R39-2(2646.236mil,2685mil) on Top Layer And Track (2675mil,2655mil)(2675mil,2715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R40-1(2047.244mil,4241.236mil) on Top Layer And Track (2017.244mil,4220mil)(2017.244mil,4270mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R40-1(2047.244mil,4241.236mil) on Top Layer And Track (2017.244mil,4270mil)(2077.244mil,4270mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R40-1(2047.244mil,4241.236mil) on Top Layer And Track (2077.244mil,4220mil)(2077.244mil,4270mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R40-2(2047.244mil,4178.764mil) on Top Layer And Track (2017.244mil,4150mil)(2017.244mil,4200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R40-2(2047.244mil,4178.764mil) on Top Layer And Track (2017.244mil,4150mil)(2077.244mil,4150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R40-2(2047.244mil,4178.764mil) on Top Layer And Track (2017.244mil,4150mil)(2077.244mil,4150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R40-2(2047.244mil,4178.764mil) on Top Layer And Track (2077.244mil,4150mil)(2077.244mil,4200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R41-1(2047.244mil,4121.236mil) on Top Layer And Track (2017.244mil,4100mil)(2017.244mil,4150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R41-1(2047.244mil,4121.236mil) on Top Layer And Track (2017.244mil,4150mil)(2077.244mil,4150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R41-1(2047.244mil,4121.236mil) on Top Layer And Track (2017.244mil,4150mil)(2077.244mil,4150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R41-1(2047.244mil,4121.236mil) on Top Layer And Track (2077.244mil,4100mil)(2077.244mil,4150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R41-2(2047.244mil,4058.764mil) on Top Layer And Track (2017.244mil,4030mil)(2017.244mil,4080mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R41-2(2047.244mil,4058.764mil) on Top Layer And Track (2017.244mil,4030mil)(2077.244mil,4030mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R41-2(2047.244mil,4058.764mil) on Top Layer And Track (2017.244mil,4030mil)(2077.244mil,4030mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R41-2(2047.244mil,4058.764mil) on Top Layer And Track (2077.244mil,4030mil)(2077.244mil,4080mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R42-1(2047.244mil,4001.236mil) on Top Layer And Track (2017.244mil,3980mil)(2017.244mil,4030mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R42-1(2047.244mil,4001.236mil) on Top Layer And Track (2017.244mil,4030mil)(2077.244mil,4030mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R42-1(2047.244mil,4001.236mil) on Top Layer And Track (2017.244mil,4030mil)(2077.244mil,4030mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R42-1(2047.244mil,4001.236mil) on Top Layer And Track (2077.244mil,3980mil)(2077.244mil,4030mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R42-2(2047.244mil,3938.764mil) on Top Layer And Track (2017.244mil,3910mil)(2017.244mil,3960mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R42-2(2047.244mil,3938.764mil) on Top Layer And Track (2017.244mil,3910mil)(2077.244mil,3910mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R42-2(2047.244mil,3938.764mil) on Top Layer And Track (2077.244mil,3910mil)(2077.244mil,3960mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R5-1(4116.236mil,3235mil) on Top Layer And Track (4095mil,3205mil)(4145mil,3205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R5-1(4116.236mil,3235mil) on Top Layer And Track (4095mil,3265mil)(4145mil,3265mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R5-1(4116.236mil,3235mil) on Top Layer And Track (4095mil,3265mil)(4145mil,3265mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R5-1(4116.236mil,3235mil) on Top Layer And Track (4145mil,3205mil)(4145mil,3265mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.827mil < 10mil) Between Pad R5-2(4053.764mil,3235mil) on Top Layer And Track (4025mil,2000mil)(4025mil,3625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R5-2(4053.764mil,3235mil) on Top Layer And Track (4025mil,3205mil)(4025mil,3265mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R5-2(4053.764mil,3235mil) on Top Layer And Track (4025mil,3205mil)(4075mil,3205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R5-2(4053.764mil,3235mil) on Top Layer And Track (4025mil,3265mil)(4075mil,3265mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R5-2(4053.764mil,3235mil) on Top Layer And Track (4025mil,3265mil)(4075mil,3265mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R6-1(4116.236mil,3295mil) on Top Layer And Track (4095mil,3265mil)(4145mil,3265mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R6-1(4116.236mil,3295mil) on Top Layer And Track (4095mil,3265mil)(4145mil,3265mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R6-1(4116.236mil,3295mil) on Top Layer And Track (4095mil,3325mil)(4145mil,3325mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R6-1(4116.236mil,3295mil) on Top Layer And Track (4145mil,3265mil)(4145mil,3325mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.827mil < 10mil) Between Pad R6-2(4053.764mil,3295mil) on Top Layer And Track (4025mil,2000mil)(4025mil,3625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R6-2(4053.764mil,3295mil) on Top Layer And Track (4025mil,3265mil)(4025mil,3325mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R6-2(4053.764mil,3295mil) on Top Layer And Track (4025mil,3265mil)(4075mil,3265mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R6-2(4053.764mil,3295mil) on Top Layer And Track (4025mil,3265mil)(4075mil,3265mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R6-2(4053.764mil,3295mil) on Top Layer And Track (4025mil,3325mil)(4075mil,3325mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R7-1(2583.764mil,3045mil) on Top Layer And Track (2555mil,3015mil)(2555mil,3075mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R8-1(2861.236mil,2595mil) on Top Layer And Track (2840mil,2565mil)(2890mil,2565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R8-1(2861.236mil,2595mil) on Top Layer And Track (2840mil,2625mil)(2890mil,2625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R8-1(2861.236mil,2595mil) on Top Layer And Track (2890mil,2565mil)(2890mil,2625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R8-2(2798.764mil,2595mil) on Top Layer And Track (2770mil,2565mil)(2770mil,2625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R8-2(2798.764mil,2595mil) on Top Layer And Track (2770mil,2565mil)(2820mil,2565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R8-2(2798.764mil,2595mil) on Top Layer And Track (2770mil,2625mil)(2820mil,2625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R9-1(2583.764mil,2625mil) on Top Layer And Track (2555mil,2595mil)(2555mil,2655mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R9-1(2583.764mil,2625mil) on Top Layer And Track (2555mil,2595mil)(2605mil,2595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R9-1(2583.764mil,2625mil) on Top Layer And Track (2555mil,2595mil)(2605mil,2595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R9-1(2583.764mil,2625mil) on Top Layer And Track (2555mil,2655mil)(2605mil,2655mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R9-1(2583.764mil,2625mil) on Top Layer And Track (2555mil,2655mil)(2605mil,2655mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad U1-1(3064.961mil,2738.189mil) on Top Layer And Track (2913.386mil,2696.85mil)(3779.528mil,2696.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad U1-10(3454.724mil,2738.189mil) on Top Layer And Track (2913.386mil,2696.85mil)(3779.528mil,2696.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad U1-11(3498.032mil,2738.189mil) on Top Layer And Track (2913.386mil,2696.85mil)(3779.528mil,2696.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad U1-12(3541.339mil,2738.189mil) on Top Layer And Track (2913.386mil,2696.85mil)(3779.528mil,2696.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad U1-13(3584.646mil,2738.189mil) on Top Layer And Track (2913.386mil,2696.85mil)(3779.528mil,2696.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad U1-14(3627.953mil,2738.189mil) on Top Layer And Track (2913.386mil,2696.85mil)(3779.528mil,2696.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad U1-15(3738.189mil,2771.653mil) on Top Layer And Track (3779.528mil,2696.85mil)(3779.528mil,3366.141mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad U1-16(3738.189mil,2814.96mil) on Top Layer And Track (3779.528mil,2696.85mil)(3779.528mil,3366.141mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad U1-17(3738.189mil,2858.267mil) on Top Layer And Track (3779.528mil,2696.85mil)(3779.528mil,3366.141mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad U1-18(3738.189mil,2901.574mil) on Top Layer And Track (3779.528mil,2696.85mil)(3779.528mil,3366.141mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad U1-19(3738.189mil,2944.881mil) on Top Layer And Track (3779.528mil,2696.85mil)(3779.528mil,3366.141mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad U1-2(3108.268mil,2738.189mil) on Top Layer And Track (2913.386mil,2696.85mil)(3779.528mil,2696.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad U1-20(3738.189mil,2988.189mil) on Top Layer And Track (3779.528mil,2696.85mil)(3779.528mil,3366.141mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad U1-22(3738.189mil,3074.803mil) on Top Layer And Track (3779.528mil,2696.85mil)(3779.528mil,3366.141mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad U1-23(3738.189mil,3118.11mil) on Top Layer And Track (3779.528mil,2696.85mil)(3779.528mil,3366.141mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad U1-24(3738.189mil,3161.417mil) on Top Layer And Track (3779.528mil,2696.85mil)(3779.528mil,3366.141mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad U1-25(3738.189mil,3204.724mil) on Top Layer And Track (3779.528mil,2696.85mil)(3779.528mil,3366.141mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad U1-26(3738.189mil,3248.031mil) on Top Layer And Track (3779.528mil,2696.85mil)(3779.528mil,3366.141mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad U1-27(3738.189mil,3291.338mil) on Top Layer And Track (3779.528mil,2696.85mil)(3779.528mil,3366.141mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad U1-28(3627.953mil,3324.803mil) on Top Layer And Track (2913.386mil,3366.141mil)(3779.528mil,3366.141mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad U1-29(3584.646mil,3324.803mil) on Top Layer And Track (2913.386mil,3366.141mil)(3779.528mil,3366.141mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad U1-3(3151.575mil,2738.189mil) on Top Layer And Track (2913.386mil,2696.85mil)(3779.528mil,2696.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad U1-30(3541.339mil,3324.803mil) on Top Layer And Track (2913.386mil,3366.141mil)(3779.528mil,3366.141mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad U1-32(3454.724mil,3324.803mil) on Top Layer And Track (2913.386mil,3366.141mil)(3779.528mil,3366.141mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad U1-33(3411.417mil,3324.803mil) on Top Layer And Track (2913.386mil,3366.141mil)(3779.528mil,3366.141mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad U1-34(3368.11mil,3324.803mil) on Top Layer And Track (2913.386mil,3366.141mil)(3779.528mil,3366.141mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad U1-35(3324.803mil,3324.803mil) on Top Layer And Track (2913.386mil,3366.141mil)(3779.528mil,3366.141mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad U1-36(3281.496mil,3324.803mil) on Top Layer And Track (2913.386mil,3366.141mil)(3779.528mil,3366.141mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad U1-37(3238.189mil,3324.803mil) on Top Layer And Track (2913.386mil,3366.141mil)(3779.528mil,3366.141mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad U1-38(3194.882mil,3324.803mil) on Top Layer And Track (2913.386mil,3366.141mil)(3779.528mil,3366.141mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad U1-39(3151.575mil,3324.803mil) on Top Layer And Track (2913.386mil,3366.141mil)(3779.528mil,3366.141mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad U1-4(3194.882mil,2738.189mil) on Top Layer And Track (2913.386mil,2696.85mil)(3779.528mil,2696.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad U1-40(3108.268mil,3324.803mil) on Top Layer And Track (2913.386mil,3366.141mil)(3779.528mil,3366.141mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad U1-41(3064.961mil,3324.803mil) on Top Layer And Track (2913.386mil,3366.141mil)(3779.528mil,3366.141mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad U1-43(2954.725mil,3248.031mil) on Top Layer And Track (2913.386mil,2696.85mil)(2913.386mil,3366.141mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad U1-44(2954.725mil,3204.724mil) on Top Layer And Track (2913.386mil,2696.85mil)(2913.386mil,3366.141mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad U1-45(2954.725mil,3161.417mil) on Top Layer And Track (2913.386mil,2696.85mil)(2913.386mil,3366.141mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad U1-46(2954.725mil,3118.11mil) on Top Layer And Track (2913.386mil,2696.85mil)(2913.386mil,3366.141mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad U1-47(2954.725mil,3074.803mil) on Top Layer And Track (2913.386mil,2696.85mil)(2913.386mil,3366.141mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad U1-48(2954.725mil,3031.496mil) on Top Layer And Track (2913.386mil,2696.85mil)(2913.386mil,3366.141mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad U1-49(2954.725mil,2988.189mil) on Top Layer And Track (2913.386mil,2696.85mil)(2913.386mil,3366.141mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad U1-5(3238.189mil,2738.189mil) on Top Layer And Track (2913.386mil,2696.85mil)(3779.528mil,2696.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad U1-50(2954.725mil,2944.881mil) on Top Layer And Track (2913.386mil,2696.85mil)(2913.386mil,3366.141mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad U1-51(2954.725mil,2901.574mil) on Top Layer And Track (2913.386mil,2696.85mil)(2913.386mil,3366.141mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad U1-52(2954.725mil,2858.267mil) on Top Layer And Track (2913.386mil,2696.85mil)(2913.386mil,3366.141mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad U1-53(2954.725mil,2814.96mil) on Top Layer And Track (2913.386mil,2696.85mil)(2913.386mil,3366.141mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad U1-54(2954.725mil,2771.653mil) on Top Layer And Track (2913.386mil,2696.85mil)(2913.386mil,3366.141mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad U1-6(3281.496mil,2738.189mil) on Top Layer And Track (2913.386mil,2696.85mil)(3779.528mil,2696.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad U1-8(3368.11mil,2738.189mil) on Top Layer And Track (2913.386mil,2696.85mil)(3779.528mil,2696.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad U1-9(3411.417mil,2738.189mil) on Top Layer And Track (2913.386mil,2696.85mil)(3779.528mil,2696.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad U3-5(3947.874mil,4576.89mil) on Top Layer And Track (3980mil,4540mil)(3980mil,4850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad U4-5(3437.874mil,4576.89mil) on Top Layer And Track (3470mil,4540mil)(3470mil,4850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U5-1(3837.756mil,2890.905mil) on Top Layer And Track (3823.583mil,2910.591mil)(3910.197mil,2910.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U5-3(3837.756mil,2851.535mil) on Top Layer And Track (3823.583mil,2831.85mil)(3910.197mil,2831.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U5-4(3896.024mil,2851.535mil) on Top Layer And Track (3823.583mil,2831.85mil)(3910.197mil,2831.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U5-5(3896.024mil,2890.905mil) on Top Layer And Track (3823.583mil,2910.591mil)(3910.197mil,2910.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.323mil < 10mil) Between Pad U6-1(3837.756mil,2734.685mil) on Top Layer And Track (3823.583mil,2751.85mil)(3910.197mil,2751.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.323mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U6-1(3837.756mil,2734.685mil) on Top Layer And Track (3823.583mil,2754.37mil)(3910.197mil,2754.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U6-3(3837.756mil,2695.315mil) on Top Layer And Track (3823.583mil,2675.63mil)(3910.197mil,2675.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U6-4(3896.024mil,2695.315mil) on Top Layer And Track (3823.583mil,2675.63mil)(3910.197mil,2675.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.323mil < 10mil) Between Pad U6-5(3896.024mil,2734.685mil) on Top Layer And Track (3823.583mil,2751.85mil)(3910.197mil,2751.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.323mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U6-5(3896.024mil,2734.685mil) on Top Layer And Track (3823.583mil,2754.37mil)(3910.197mil,2754.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U7-1(3837.756mil,2810.905mil) on Top Layer And Track (3823.583mil,2830.591mil)(3910.197mil,2830.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U7-3(3837.756mil,2771.535mil) on Top Layer And Track (3823.583mil,2751.85mil)(3910.197mil,2751.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.323mil < 10mil) Between Pad U7-3(3837.756mil,2771.535mil) on Top Layer And Track (3823.583mil,2754.37mil)(3910.197mil,2754.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.323mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U7-4(3896.024mil,2771.535mil) on Top Layer And Track (3823.583mil,2751.85mil)(3910.197mil,2751.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.323mil < 10mil) Between Pad U7-4(3896.024mil,2771.535mil) on Top Layer And Track (3823.583mil,2754.37mil)(3910.197mil,2754.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.323mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U7-5(3896.024mil,2810.905mil) on Top Layer And Track (3823.583mil,2830.591mil)(3910.197mil,2830.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
Rule Violations :476

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02