{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 176 10/26/2005 SJ Full Version " "Info: Version 5.1 Build 176 10/26/2005 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 26 19:03:18 2019 " "Info: Processing started: Tue Nov 26 19:03:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off light -c light --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off light -c light --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk100khz " "Info: Assuming node \"clk100khz\" is an undefined clock" {  } { { "db/light.v" "" { Text "F:/zyf/light/db/light.v" 2 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "clk100khz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk " "Info: Detected ripple clock \"clk\" as buffer" {  } { { "db/light.v" "" { Text "F:/zyf/light/db/light.v" 8 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk100khz register count\[13\] register count\[14\] 143.93 MHz 6.948 ns Internal " "Info: Clock \"clk100khz\" has Internal fmax of 143.93 MHz between source register \"count\[13\]\" and destination register \"count\[14\]\" (period= 6.948 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.624 ns + Longest register register " "Info: + Longest register to register delay is 6.624 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count\[13\] 1 REG LCFF_X10_Y2_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y2_N1; Fanout = 3; REG Node = 'count\[13\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "light" "UNKNOWN" "V1" "F:/zyf/light/db/light.quartus_db" { Floorplan "F:/zyf/light/" "" "" { count[13] } "NODE_NAME" } "" } } { "db/light.v" "" { Text "F:/zyf/light/db/light.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.166 ns) + CELL(0.534 ns) 1.700 ns rtl~375 2 COMB LCCOMB_X13_Y2_N24 1 " "Info: 2: + IC(1.166 ns) + CELL(0.534 ns) = 1.700 ns; Loc. = LCCOMB_X13_Y2_N24; Fanout = 1; COMB Node = 'rtl~375'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "light" "UNKNOWN" "V1" "F:/zyf/light/db/light.quartus_db" { Floorplan "F:/zyf/light/" "" "1.700 ns" { count[13] rtl~375 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.102 ns) + CELL(0.614 ns) 3.416 ns rtl~377 3 COMB LCCOMB_X10_Y2_N28 1 " "Info: 3: + IC(1.102 ns) + CELL(0.614 ns) = 3.416 ns; Loc. = LCCOMB_X10_Y2_N28; Fanout = 1; COMB Node = 'rtl~377'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "light" "UNKNOWN" "V1" "F:/zyf/light/db/light.quartus_db" { Floorplan "F:/zyf/light/" "" "1.716 ns" { rtl~375 rtl~377 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.060 ns) + CELL(0.615 ns) 5.091 ns rtl~378 4 COMB LCCOMB_X10_Y3_N4 9 " "Info: 4: + IC(1.060 ns) + CELL(0.615 ns) = 5.091 ns; Loc. = LCCOMB_X10_Y3_N4; Fanout = 9; COMB Node = 'rtl~378'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "light" "UNKNOWN" "V1" "F:/zyf/light/db/light.quartus_db" { Floorplan "F:/zyf/light/" "" "1.675 ns" { rtl~377 rtl~378 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.651 ns) 6.516 ns count~192 5 COMB LCCOMB_X9_Y3_N16 1 " "Info: 5: + IC(0.774 ns) + CELL(0.651 ns) = 6.516 ns; Loc. = LCCOMB_X9_Y3_N16; Fanout = 1; COMB Node = 'count~192'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "light" "UNKNOWN" "V1" "F:/zyf/light/db/light.quartus_db" { Floorplan "F:/zyf/light/" "" "1.425 ns" { rtl~378 count~192 } "NODE_NAME" } "" } } { "db/light.v" "" { Text "F:/zyf/light/db/light.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.624 ns count\[14\] 6 REG LCFF_X9_Y3_N17 4 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 6.624 ns; Loc. = LCFF_X9_Y3_N17; Fanout = 4; REG Node = 'count\[14\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "light" "UNKNOWN" "V1" "F:/zyf/light/db/light.quartus_db" { Floorplan "F:/zyf/light/" "" "0.108 ns" { count~192 count[14] } "NODE_NAME" } "" } } { "db/light.v" "" { Text "F:/zyf/light/db/light.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.522 ns ( 38.07 % ) " "Info: Total cell delay = 2.522 ns ( 38.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.102 ns ( 61.93 % ) " "Info: Total interconnect delay = 4.102 ns ( 61.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "light" "UNKNOWN" "V1" "F:/zyf/light/db/light.quartus_db" { Floorplan "F:/zyf/light/" "" "6.624 ns" { count[13] rtl~375 rtl~377 rtl~378 count~192 count[14] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "6.624 ns" { count[13] rtl~375 rtl~377 rtl~378 count~192 count[14] } { 0.000ns 1.166ns 1.102ns 1.060ns 0.774ns 0.000ns } { 0.000ns 0.534ns 0.614ns 0.615ns 0.651ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.060 ns - Smallest " "Info: - Smallest clock skew is -0.060 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100khz destination 4.007 ns + Shortest register " "Info: + Shortest clock path from clock \"clk100khz\" to destination register is 4.007 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns clk100khz 1 CLK PIN_70 29 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_70; Fanout = 29; CLK Node = 'clk100khz'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "light" "UNKNOWN" "V1" "F:/zyf/light/db/light.quartus_db" { Floorplan "F:/zyf/light/" "" "" { clk100khz } "NODE_NAME" } "" } } { "db/light.v" "" { Text "F:/zyf/light/db/light.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.397 ns) + CELL(0.666 ns) 4.007 ns count\[14\] 2 REG LCFF_X9_Y3_N17 4 " "Info: 2: + IC(2.397 ns) + CELL(0.666 ns) = 4.007 ns; Loc. = LCFF_X9_Y3_N17; Fanout = 4; REG Node = 'count\[14\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "light" "UNKNOWN" "V1" "F:/zyf/light/db/light.quartus_db" { Floorplan "F:/zyf/light/" "" "3.063 ns" { clk100khz count[14] } "NODE_NAME" } "" } } { "db/light.v" "" { Text "F:/zyf/light/db/light.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.610 ns ( 40.18 % ) " "Info: Total cell delay = 1.610 ns ( 40.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.397 ns ( 59.82 % ) " "Info: Total interconnect delay = 2.397 ns ( 59.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "light" "UNKNOWN" "V1" "F:/zyf/light/db/light.quartus_db" { Floorplan "F:/zyf/light/" "" "4.007 ns" { clk100khz count[14] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.007 ns" { clk100khz clk100khz~combout count[14] } { 0.000ns 0.000ns 2.397ns } { 0.000ns 0.944ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100khz source 4.067 ns - Longest register " "Info: - Longest clock path from clock \"clk100khz\" to source register is 4.067 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns clk100khz 1 CLK PIN_70 29 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_70; Fanout = 29; CLK Node = 'clk100khz'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "light" "UNKNOWN" "V1" "F:/zyf/light/db/light.quartus_db" { Floorplan "F:/zyf/light/" "" "" { clk100khz } "NODE_NAME" } "" } } { "db/light.v" "" { Text "F:/zyf/light/db/light.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.457 ns) + CELL(0.666 ns) 4.067 ns count\[13\] 2 REG LCFF_X10_Y2_N1 3 " "Info: 2: + IC(2.457 ns) + CELL(0.666 ns) = 4.067 ns; Loc. = LCFF_X10_Y2_N1; Fanout = 3; REG Node = 'count\[13\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "light" "UNKNOWN" "V1" "F:/zyf/light/db/light.quartus_db" { Floorplan "F:/zyf/light/" "" "3.123 ns" { clk100khz count[13] } "NODE_NAME" } "" } } { "db/light.v" "" { Text "F:/zyf/light/db/light.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.610 ns ( 39.59 % ) " "Info: Total cell delay = 1.610 ns ( 39.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.457 ns ( 60.41 % ) " "Info: Total interconnect delay = 2.457 ns ( 60.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "light" "UNKNOWN" "V1" "F:/zyf/light/db/light.quartus_db" { Floorplan "F:/zyf/light/" "" "4.067 ns" { clk100khz count[13] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.067 ns" { clk100khz clk100khz~combout count[13] } { 0.000ns 0.000ns 2.457ns } { 0.000ns 0.944ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "light" "UNKNOWN" "V1" "F:/zyf/light/db/light.quartus_db" { Floorplan "F:/zyf/light/" "" "4.007 ns" { clk100khz count[14] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.007 ns" { clk100khz clk100khz~combout count[14] } { 0.000ns 0.000ns 2.397ns } { 0.000ns 0.944ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "light" "UNKNOWN" "V1" "F:/zyf/light/db/light.quartus_db" { Floorplan "F:/zyf/light/" "" "4.067 ns" { clk100khz count[13] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.067 ns" { clk100khz clk100khz~combout count[13] } { 0.000ns 0.000ns 2.457ns } { 0.000ns 0.944ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "db/light.v" "" { Text "F:/zyf/light/db/light.v" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "db/light.v" "" { Text "F:/zyf/light/db/light.v" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "light" "UNKNOWN" "V1" "F:/zyf/light/db/light.quartus_db" { Floorplan "F:/zyf/light/" "" "6.624 ns" { count[13] rtl~375 rtl~377 rtl~378 count~192 count[14] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "6.624 ns" { count[13] rtl~375 rtl~377 rtl~378 count~192 count[14] } { 0.000ns 1.166ns 1.102ns 1.060ns 0.774ns 0.000ns } { 0.000ns 0.534ns 0.614ns 0.615ns 0.651ns 0.108ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "light" "UNKNOWN" "V1" "F:/zyf/light/db/light.quartus_db" { Floorplan "F:/zyf/light/" "" "4.007 ns" { clk100khz count[14] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.007 ns" { clk100khz clk100khz~combout count[14] } { 0.000ns 0.000ns 2.397ns } { 0.000ns 0.944ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "light" "UNKNOWN" "V1" "F:/zyf/light/db/light.quartus_db" { Floorplan "F:/zyf/light/" "" "4.067 ns" { clk100khz count[13] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.067 ns" { clk100khz clk100khz~combout count[13] } { 0.000ns 0.000ns 2.457ns } { 0.000ns 0.944ns 0.666ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk100khz light\[0\] light\[0\]~reg0 12.655 ns register " "Info: tco from clock \"clk100khz\" to destination pin \"light\[0\]\" through register \"light\[0\]~reg0\" is 12.655 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100khz source 7.742 ns + Longest register " "Info: + Longest clock path from clock \"clk100khz\" to source register is 7.742 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns clk100khz 1 CLK PIN_70 29 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_70; Fanout = 29; CLK Node = 'clk100khz'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "light" "UNKNOWN" "V1" "F:/zyf/light/db/light.quartus_db" { Floorplan "F:/zyf/light/" "" "" { clk100khz } "NODE_NAME" } "" } } { "db/light.v" "" { Text "F:/zyf/light/db/light.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.397 ns) + CELL(0.970 ns) 4.311 ns clk 2 REG LCFF_X9_Y3_N5 1 " "Info: 2: + IC(2.397 ns) + CELL(0.970 ns) = 4.311 ns; Loc. = LCFF_X9_Y3_N5; Fanout = 1; REG Node = 'clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "light" "UNKNOWN" "V1" "F:/zyf/light/db/light.quartus_db" { Floorplan "F:/zyf/light/" "" "3.367 ns" { clk100khz clk } "NODE_NAME" } "" } } { "db/light.v" "" { Text "F:/zyf/light/db/light.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.923 ns) + CELL(0.000 ns) 6.234 ns clk~clkctrl 3 COMB CLKCTRL_G0 16 " "Info: 3: + IC(1.923 ns) + CELL(0.000 ns) = 6.234 ns; Loc. = CLKCTRL_G0; Fanout = 16; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "light" "UNKNOWN" "V1" "F:/zyf/light/db/light.quartus_db" { Floorplan "F:/zyf/light/" "" "1.923 ns" { clk clk~clkctrl } "NODE_NAME" } "" } } { "db/light.v" "" { Text "F:/zyf/light/db/light.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.666 ns) 7.742 ns light\[0\]~reg0 4 REG LCFF_X12_Y3_N11 2 " "Info: 4: + IC(0.842 ns) + CELL(0.666 ns) = 7.742 ns; Loc. = LCFF_X12_Y3_N11; Fanout = 2; REG Node = 'light\[0\]~reg0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "light" "UNKNOWN" "V1" "F:/zyf/light/db/light.quartus_db" { Floorplan "F:/zyf/light/" "" "1.508 ns" { clk~clkctrl light[0]~reg0 } "NODE_NAME" } "" } } { "db/light.v" "" { Text "F:/zyf/light/db/light.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.580 ns ( 33.32 % ) " "Info: Total cell delay = 2.580 ns ( 33.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.162 ns ( 66.68 % ) " "Info: Total interconnect delay = 5.162 ns ( 66.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "light" "UNKNOWN" "V1" "F:/zyf/light/db/light.quartus_db" { Floorplan "F:/zyf/light/" "" "7.742 ns" { clk100khz clk clk~clkctrl light[0]~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.742 ns" { clk100khz clk100khz~combout clk clk~clkctrl light[0]~reg0 } { 0.000ns 0.000ns 2.397ns 1.923ns 0.842ns } { 0.000ns 0.944ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "db/light.v" "" { Text "F:/zyf/light/db/light.v" 79 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.609 ns + Longest register pin " "Info: + Longest register to pin delay is 4.609 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns light\[0\]~reg0 1 REG LCFF_X12_Y3_N11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y3_N11; Fanout = 2; REG Node = 'light\[0\]~reg0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "light" "UNKNOWN" "V1" "F:/zyf/light/db/light.quartus_db" { Floorplan "F:/zyf/light/" "" "" { light[0]~reg0 } "NODE_NAME" } "" } } { "db/light.v" "" { Text "F:/zyf/light/db/light.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.383 ns) + CELL(3.226 ns) 4.609 ns light\[0\] 2 PIN PIN_60 0 " "Info: 2: + IC(1.383 ns) + CELL(3.226 ns) = 4.609 ns; Loc. = PIN_60; Fanout = 0; PIN Node = 'light\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "light" "UNKNOWN" "V1" "F:/zyf/light/db/light.quartus_db" { Floorplan "F:/zyf/light/" "" "4.609 ns" { light[0]~reg0 light[0] } "NODE_NAME" } "" } } { "db/light.v" "" { Text "F:/zyf/light/db/light.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.226 ns ( 69.99 % ) " "Info: Total cell delay = 3.226 ns ( 69.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.383 ns ( 30.01 % ) " "Info: Total interconnect delay = 1.383 ns ( 30.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "light" "UNKNOWN" "V1" "F:/zyf/light/db/light.quartus_db" { Floorplan "F:/zyf/light/" "" "4.609 ns" { light[0]~reg0 light[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.609 ns" { light[0]~reg0 light[0] } { 0.000ns 1.383ns } { 0.000ns 3.226ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "light" "UNKNOWN" "V1" "F:/zyf/light/db/light.quartus_db" { Floorplan "F:/zyf/light/" "" "7.742 ns" { clk100khz clk clk~clkctrl light[0]~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.742 ns" { clk100khz clk100khz~combout clk clk~clkctrl light[0]~reg0 } { 0.000ns 0.000ns 2.397ns 1.923ns 0.842ns } { 0.000ns 0.944ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "light" "UNKNOWN" "V1" "F:/zyf/light/db/light.quartus_db" { Floorplan "F:/zyf/light/" "" "4.609 ns" { light[0]~reg0 light[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.609 ns" { light[0]~reg0 light[0] } { 0.000ns 1.383ns } { 0.000ns 3.226ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 26 19:03:19 2019 " "Info: Processing ended: Tue Nov 26 19:03:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
