/*******************************************************************************
*	Description:
*		A D_FF module with additional gate level logic on the input data (d) path.
*		This additional logic is in the form of a MUX that, when en is 0, routes
*		the output data (q) signal back to the input of the D_FF. When en is 1,
*		the input data (d) signal becomes the input of the D_FF.
*	
*	Inputs:
*		d: The data to be written to the flipflop.
*		en: The signal which enable a new value to be written to the flip flop.
*		clk: The system clock.
*
*	Outputs:
*		q: The data signal stored in the flip flop.
*
*******************************************************************************/

module Pipe_D_FF (q, d, clk);
	input logic [63:0] d;
	input logic clk;
	output logic [63:0] q;
	


	//Create a flip flop from the submodule D_FF
	D_FF d0 (.q(q), .d(outFromMux), .reset(1'b0), .clk);
	
	//Create a MUX through the submodule mux2_1
	mux2_1 theMux (.in(in[1:0]), .sel(en), .out(outFromMux));
	
endmodule 

module Pipe_D_FF_testbench();
	logic d, en, clk;
	logic q;

	D_FF_enable dut (.q, .d, .en, .clk);

	initial begin
		q=0; d=0; en=0; clk=0; #10;
		
		//Testing en signal at 0
		d=1; en=0; clk=0; #10;
		d=1; en=0; clk=1; #10;
		d=1; en=0; clk=0; #10;
		d=1; en=0; clk=1; #10;
		d=0; en=0; clk=0; #10;
		
		//Testing en signal at 1
		d=1; en=1; clk=0; #10;
		d=1; en=1; clk=0; #10;
		d=1; en=1; clk=1; #10;
		d=1; en=1; clk=0; #10;
		d=1; en=1; clk=1; #10;
		d=1; en=1; clk=0; #10;
		
		//Testing en signal at 0
		d=0; en=0; clk=0; #10;
		d=0; en=0; clk=0; #10;
		d=0; en=0; clk=1; #10;
		d=0; en=0; clk=0; #10;
		d=0; en=0; clk=1; #10;
		d=0; en=0; clk=0; #10;
	end
endmodule 