Loading plugins phase: Elapsed time ==> 0s.371ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\usuario2\Box Sync\DISTRACOM\Fuel_Control\Programa\Psoc_Wireless\Design01.cydsn\Design01.cyprj -d CY8C5888LTI-LP097 -s C:\Users\usuario2\Box Sync\DISTRACOM\Fuel_Control\Programa\Psoc_Wireless\Design01.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.007ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.098ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Design01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\usuario2\Box Sync\DISTRACOM\Fuel_Control\Programa\Psoc_Wireless\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\usuario2\Box Sync\DISTRACOM\Fuel_Control\Programa\Psoc_Wireless\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\usuario2\Box Sync\DISTRACOM\Fuel_Control\Programa\Psoc_Wireless\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu May 26 09:57:27 2016


======================================================================
Compiling:  Design01.v
Program  :   vpp
Options  :    -yv2 -q10 Design01.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu May 26 09:57:27 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Design01.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\usuario2\Box Sync\DISTRACOM\Fuel_Control\Programa\Psoc_Wireless\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu May 26 09:57:27 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\usuario2\Box Sync\DISTRACOM\Fuel_Control\Programa\Psoc_Wireless\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\usuario2\Box Sync\DISTRACOM\Fuel_Control\Programa\Psoc_Wireless\Design01.cydsn\codegentemp\Design01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\usuario2\Box Sync\DISTRACOM\Fuel_Control\Programa\Psoc_Wireless\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu May 26 09:57:28 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\usuario2\Box Sync\DISTRACOM\Fuel_Control\Programa\Psoc_Wireless\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\usuario2\Box Sync\DISTRACOM\Fuel_Control\Programa\Psoc_Wireless\Design01.cydsn\codegentemp\Design01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\LCD1:BUART:reset_sr\
	Net_19
	Net_20
	\LCD1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\LCD1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\LCD1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\LCD1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_15
	\LCD1:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\LCD1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\LCD1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\LCD1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\LCD1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\LCD1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\LCD1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\LCD1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\LCD1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\LCD1:BUART:sRX:MODULE_5:g1:a0:xeq\
	\LCD1:BUART:sRX:MODULE_5:g1:a0:xlt\
	\LCD1:BUART:sRX:MODULE_5:g1:a0:xlte\
	\LCD1:BUART:sRX:MODULE_5:g1:a0:xgt\
	\LCD1:BUART:sRX:MODULE_5:g1:a0:xgte\
	\LCD1:BUART:sRX:MODULE_5:lt\
	\LCD1:BUART:sRX:MODULE_5:eq\
	\LCD1:BUART:sRX:MODULE_5:gt\
	\LCD1:BUART:sRX:MODULE_5:gte\
	\LCD1:BUART:sRX:MODULE_5:lte\
	\LCD2:BUART:reset_sr\
	Net_43
	Net_44
	\LCD2:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_1\
	\LCD2:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_0\
	\LCD2:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\
	\LCD2:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\
	Net_39
	\LCD2:BUART:sRX:MODULE_9:g2:a0:gta_0\
	\LCD2:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_1\
	\LCD2:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_1\
	\LCD2:BUART:sRX:MODULE_10:g1:a0:gx:u0:lt_0\
	\LCD2:BUART:sRX:MODULE_10:g1:a0:gx:u0:gt_0\
	\LCD2:BUART:sRX:MODULE_10:g1:a0:gx:u0:lti_0\
	\LCD2:BUART:sRX:MODULE_10:g1:a0:gx:u0:gti_0\
	\LCD2:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_0\
	\LCD2:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_0\
	\LCD2:BUART:sRX:MODULE_10:g1:a0:xeq\
	\LCD2:BUART:sRX:MODULE_10:g1:a0:xlt\
	\LCD2:BUART:sRX:MODULE_10:g1:a0:xlte\
	\LCD2:BUART:sRX:MODULE_10:g1:a0:xgt\
	\LCD2:BUART:sRX:MODULE_10:g1:a0:xgte\
	\LCD2:BUART:sRX:MODULE_10:lt\
	\LCD2:BUART:sRX:MODULE_10:eq\
	\LCD2:BUART:sRX:MODULE_10:gt\
	\LCD2:BUART:sRX:MODULE_10:gte\
	\LCD2:BUART:sRX:MODULE_10:lte\
	\XBee:BUART:reset_sr\
	Net_78
	\XBee:BUART:sRX:s23Poll:MODULE_11:g2:a0:b_1\
	\XBee:BUART:sRX:s23Poll:MODULE_11:g2:a0:b_0\
	\XBee:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_0\
	\XBee:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_0\
	Net_74
	\XBee:BUART:sRX:MODULE_14:g2:a0:gta_0\
	\XBee:BUART:sRX:MODULE_15:g1:a0:gx:u0:albi_1\
	\XBee:BUART:sRX:MODULE_15:g1:a0:gx:u0:agbi_1\
	\XBee:BUART:sRX:MODULE_15:g1:a0:gx:u0:lt_0\
	\XBee:BUART:sRX:MODULE_15:g1:a0:gx:u0:gt_0\
	\XBee:BUART:sRX:MODULE_15:g1:a0:gx:u0:lti_0\
	\XBee:BUART:sRX:MODULE_15:g1:a0:gx:u0:gti_0\
	\XBee:BUART:sRX:MODULE_15:g1:a0:gx:u0:albi_0\
	\XBee:BUART:sRX:MODULE_15:g1:a0:gx:u0:agbi_0\
	\XBee:BUART:sRX:MODULE_15:g1:a0:xeq\
	\XBee:BUART:sRX:MODULE_15:g1:a0:xlt\
	\XBee:BUART:sRX:MODULE_15:g1:a0:xlte\
	\XBee:BUART:sRX:MODULE_15:g1:a0:xgt\
	\XBee:BUART:sRX:MODULE_15:g1:a0:xgte\
	\XBee:BUART:sRX:MODULE_15:lt\
	\XBee:BUART:sRX:MODULE_15:eq\
	\XBee:BUART:sRX:MODULE_15:gt\
	\XBee:BUART:sRX:MODULE_15:gte\
	\XBee:BUART:sRX:MODULE_15:lte\
	\GSM:BUART:reset_sr\
	Net_102
	Net_103
	\GSM:BUART:sRX:s23Poll:MODULE_16:g2:a0:b_1\
	\GSM:BUART:sRX:s23Poll:MODULE_16:g2:a0:b_0\
	\GSM:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_0\
	\GSM:BUART:sRX:s23Poll:MODULE_18:g2:a0:gta_0\
	Net_98
	\GSM:BUART:sRX:MODULE_19:g2:a0:gta_0\
	\GSM:BUART:sRX:MODULE_20:g1:a0:gx:u0:albi_1\
	\GSM:BUART:sRX:MODULE_20:g1:a0:gx:u0:agbi_1\
	\GSM:BUART:sRX:MODULE_20:g1:a0:gx:u0:lt_0\
	\GSM:BUART:sRX:MODULE_20:g1:a0:gx:u0:gt_0\
	\GSM:BUART:sRX:MODULE_20:g1:a0:gx:u0:lti_0\
	\GSM:BUART:sRX:MODULE_20:g1:a0:gx:u0:gti_0\
	\GSM:BUART:sRX:MODULE_20:g1:a0:gx:u0:albi_0\
	\GSM:BUART:sRX:MODULE_20:g1:a0:gx:u0:agbi_0\
	\GSM:BUART:sRX:MODULE_20:g1:a0:xeq\
	\GSM:BUART:sRX:MODULE_20:g1:a0:xlt\
	\GSM:BUART:sRX:MODULE_20:g1:a0:xlte\
	\GSM:BUART:sRX:MODULE_20:g1:a0:xgt\
	\GSM:BUART:sRX:MODULE_20:g1:a0:xgte\
	\GSM:BUART:sRX:MODULE_20:lt\
	\GSM:BUART:sRX:MODULE_20:eq\
	\GSM:BUART:sRX:MODULE_20:gt\
	\GSM:BUART:sRX:MODULE_20:gte\
	\GSM:BUART:sRX:MODULE_20:lte\
	\WIFI:BUART:reset_sr\
	Net_126
	Net_127
	\WIFI:BUART:sRX:s23Poll:MODULE_21:g2:a0:b_1\
	\WIFI:BUART:sRX:s23Poll:MODULE_21:g2:a0:b_0\
	\WIFI:BUART:sRX:s23Poll:MODULE_22:g2:a0:gta_0\
	\WIFI:BUART:sRX:s23Poll:MODULE_23:g2:a0:gta_0\
	Net_122
	\WIFI:BUART:sRX:MODULE_24:g2:a0:gta_0\
	\WIFI:BUART:sRX:MODULE_25:g1:a0:gx:u0:albi_1\
	\WIFI:BUART:sRX:MODULE_25:g1:a0:gx:u0:agbi_1\
	\WIFI:BUART:sRX:MODULE_25:g1:a0:gx:u0:lt_0\
	\WIFI:BUART:sRX:MODULE_25:g1:a0:gx:u0:gt_0\
	\WIFI:BUART:sRX:MODULE_25:g1:a0:gx:u0:lti_0\
	\WIFI:BUART:sRX:MODULE_25:g1:a0:gx:u0:gti_0\
	\WIFI:BUART:sRX:MODULE_25:g1:a0:gx:u0:albi_0\
	\WIFI:BUART:sRX:MODULE_25:g1:a0:gx:u0:agbi_0\
	\WIFI:BUART:sRX:MODULE_25:g1:a0:xeq\
	\WIFI:BUART:sRX:MODULE_25:g1:a0:xlt\
	\WIFI:BUART:sRX:MODULE_25:g1:a0:xlte\
	\WIFI:BUART:sRX:MODULE_25:g1:a0:xgt\
	\WIFI:BUART:sRX:MODULE_25:g1:a0:xgte\
	\WIFI:BUART:sRX:MODULE_25:lt\
	\WIFI:BUART:sRX:MODULE_25:eq\
	\WIFI:BUART:sRX:MODULE_25:gt\
	\WIFI:BUART:sRX:MODULE_25:gte\
	\WIFI:BUART:sRX:MODULE_25:lte\
	\PSOC:BUART:reset_sr\
	Net_150
	\PSOC:BUART:sRX:s23Poll:MODULE_26:g2:a0:b_1\
	\PSOC:BUART:sRX:s23Poll:MODULE_26:g2:a0:b_0\
	\PSOC:BUART:sRX:s23Poll:MODULE_27:g2:a0:gta_0\
	\PSOC:BUART:sRX:s23Poll:MODULE_28:g2:a0:gta_0\
	Net_146
	\PSOC:BUART:sRX:MODULE_29:g2:a0:gta_0\
	\PSOC:BUART:sRX:MODULE_30:g1:a0:gx:u0:albi_1\
	\PSOC:BUART:sRX:MODULE_30:g1:a0:gx:u0:agbi_1\
	\PSOC:BUART:sRX:MODULE_30:g1:a0:gx:u0:lt_0\
	\PSOC:BUART:sRX:MODULE_30:g1:a0:gx:u0:gt_0\
	\PSOC:BUART:sRX:MODULE_30:g1:a0:gx:u0:lti_0\
	\PSOC:BUART:sRX:MODULE_30:g1:a0:gx:u0:gti_0\
	\PSOC:BUART:sRX:MODULE_30:g1:a0:gx:u0:albi_0\
	\PSOC:BUART:sRX:MODULE_30:g1:a0:gx:u0:agbi_0\
	\PSOC:BUART:sRX:MODULE_30:g1:a0:xeq\
	\PSOC:BUART:sRX:MODULE_30:g1:a0:xlt\
	\PSOC:BUART:sRX:MODULE_30:g1:a0:xlte\
	\PSOC:BUART:sRX:MODULE_30:g1:a0:xgt\
	\PSOC:BUART:sRX:MODULE_30:g1:a0:xgte\
	\PSOC:BUART:sRX:MODULE_30:lt\
	\PSOC:BUART:sRX:MODULE_30:eq\
	\PSOC:BUART:sRX:MODULE_30:gt\
	\PSOC:BUART:sRX:MODULE_30:gte\
	\PSOC:BUART:sRX:MODULE_30:lte\
	\SPIM:BSPIM:mosi_after_ld\
	\SPIM:BSPIM:so_send\
	\SPIM:BSPIM:mosi_fin\
	\SPIM:BSPIM:mosi_cpha_0\
	\SPIM:BSPIM:mosi_cpha_1\
	\SPIM:BSPIM:pre_mosi\
	\SPIM:BSPIM:dpcounter_zero\
	\SPIM:BSPIM:control_7\
	\SPIM:BSPIM:control_6\
	\SPIM:BSPIM:control_5\
	\SPIM:BSPIM:control_4\
	\SPIM:BSPIM:control_3\
	\SPIM:BSPIM:control_2\
	\SPIM:BSPIM:control_1\
	\SPIM:BSPIM:control_0\
	\SPIM:Net_294\
	Net_274
	Net_275
	Net_276
	Net_278
	Net_279
	Net_280
	Net_281


Deleted 183 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \LCD1:BUART:HalfDuplexSend\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \LCD1:BUART:FinalParityType_1\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \LCD1:BUART:FinalParityType_0\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \LCD1:BUART:FinalAddrMode_2\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \LCD1:BUART:FinalAddrMode_1\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \LCD1:BUART:FinalAddrMode_0\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \LCD1:BUART:tx_ctrl_mark\ to \LCD1:BUART:tx_hd_send_break\
Aliasing zero to \LCD1:BUART:tx_hd_send_break\
Aliasing \LCD1:BUART:tx_status_6\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \LCD1:BUART:tx_status_5\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \LCD1:BUART:tx_status_4\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \LCD1:BUART:rx_count7_bit8_wire\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \LCD1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing MODIN2_1 to MODIN1_1
Aliasing MODIN2_0 to MODIN1_0
Aliasing \LCD1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \LCD1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to one
Aliasing MODIN3_1 to MODIN1_1
Aliasing MODIN3_0 to MODIN1_0
Aliasing \LCD1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to one
Aliasing \LCD1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \LCD1:BUART:rx_status_1\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \LCD1:BUART:sRX:MODULE_4:g2:a0:newa_6\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \LCD1:BUART:sRX:MODULE_4:g2:a0:newa_5\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \LCD1:BUART:sRX:MODULE_4:g2:a0:newa_4\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \LCD1:BUART:sRX:MODULE_4:g2:a0:newb_6\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \LCD1:BUART:sRX:MODULE_4:g2:a0:newb_5\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \LCD1:BUART:sRX:MODULE_4:g2:a0:newb_4\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \LCD1:BUART:sRX:MODULE_4:g2:a0:newb_3\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \LCD1:BUART:sRX:MODULE_4:g2:a0:newb_2\ to one
Aliasing \LCD1:BUART:sRX:MODULE_4:g2:a0:newb_1\ to one
Aliasing \LCD1:BUART:sRX:MODULE_4:g2:a0:newb_0\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \LCD1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_LCD1_net_0 to one
Aliasing tmpOE__Tx_LCD1_net_0 to one
Aliasing \LCD2:BUART:tx_hd_send_break\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \LCD2:BUART:HalfDuplexSend\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \LCD2:BUART:FinalParityType_1\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \LCD2:BUART:FinalParityType_0\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \LCD2:BUART:FinalAddrMode_2\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \LCD2:BUART:FinalAddrMode_1\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \LCD2:BUART:FinalAddrMode_0\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \LCD2:BUART:tx_ctrl_mark\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \LCD2:BUART:tx_status_6\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \LCD2:BUART:tx_status_5\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \LCD2:BUART:tx_status_4\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \LCD2:BUART:rx_count7_bit8_wire\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \LCD2:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing MODIN6_1 to MODIN5_1
Aliasing MODIN6_0 to MODIN5_0
Aliasing \LCD2:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \LCD2:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ to one
Aliasing MODIN7_1 to MODIN5_1
Aliasing MODIN7_0 to MODIN5_0
Aliasing \LCD2:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ to one
Aliasing \LCD2:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \LCD2:BUART:rx_status_1\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \LCD2:BUART:sRX:MODULE_9:g2:a0:newa_6\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \LCD2:BUART:sRX:MODULE_9:g2:a0:newa_5\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \LCD2:BUART:sRX:MODULE_9:g2:a0:newa_4\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \LCD2:BUART:sRX:MODULE_9:g2:a0:newb_6\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \LCD2:BUART:sRX:MODULE_9:g2:a0:newb_5\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \LCD2:BUART:sRX:MODULE_9:g2:a0:newb_4\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \LCD2:BUART:sRX:MODULE_9:g2:a0:newb_3\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \LCD2:BUART:sRX:MODULE_9:g2:a0:newb_2\ to one
Aliasing \LCD2:BUART:sRX:MODULE_9:g2:a0:newb_1\ to one
Aliasing \LCD2:BUART:sRX:MODULE_9:g2:a0:newb_0\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \LCD2:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_LCD2_net_0 to one
Aliasing tmpOE__Tx_LCD2_net_0 to one
Aliasing \XBee:BUART:tx_hd_send_break\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \XBee:BUART:HalfDuplexSend\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \XBee:BUART:FinalParityType_1\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \XBee:BUART:FinalParityType_0\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \XBee:BUART:FinalAddrMode_2\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \XBee:BUART:FinalAddrMode_1\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \XBee:BUART:FinalAddrMode_0\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \XBee:BUART:tx_ctrl_mark\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \XBee:BUART:tx_status_6\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \XBee:BUART:tx_status_5\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \XBee:BUART:tx_status_4\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \XBee:BUART:rx_count7_bit8_wire\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \XBee:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing MODIN10_1 to MODIN9_1
Aliasing MODIN10_0 to MODIN9_0
Aliasing \XBee:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_1\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \XBee:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_0\ to one
Aliasing MODIN11_1 to MODIN9_1
Aliasing MODIN11_0 to MODIN9_0
Aliasing \XBee:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_1\ to one
Aliasing \XBee:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_0\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \XBee:BUART:rx_status_1\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \XBee:BUART:sRX:MODULE_14:g2:a0:newa_6\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \XBee:BUART:sRX:MODULE_14:g2:a0:newa_5\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \XBee:BUART:sRX:MODULE_14:g2:a0:newa_4\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \XBee:BUART:sRX:MODULE_14:g2:a0:newb_6\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \XBee:BUART:sRX:MODULE_14:g2:a0:newb_5\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \XBee:BUART:sRX:MODULE_14:g2:a0:newb_4\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \XBee:BUART:sRX:MODULE_14:g2:a0:newb_3\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \XBee:BUART:sRX:MODULE_14:g2:a0:newb_2\ to one
Aliasing \XBee:BUART:sRX:MODULE_14:g2:a0:newb_1\ to one
Aliasing \XBee:BUART:sRX:MODULE_14:g2:a0:newb_0\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \XBee:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_XBee_net_0 to one
Aliasing tmpOE__Tx_XBee_net_0 to one
Aliasing \GSM:BUART:tx_hd_send_break\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \GSM:BUART:HalfDuplexSend\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \GSM:BUART:FinalParityType_1\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \GSM:BUART:FinalParityType_0\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \GSM:BUART:FinalAddrMode_2\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \GSM:BUART:FinalAddrMode_1\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \GSM:BUART:FinalAddrMode_0\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \GSM:BUART:tx_ctrl_mark\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \GSM:BUART:tx_status_6\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \GSM:BUART:tx_status_5\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \GSM:BUART:tx_status_4\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \GSM:BUART:rx_count7_bit8_wire\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \GSM:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing MODIN14_1 to MODIN13_1
Aliasing MODIN14_0 to MODIN13_0
Aliasing \GSM:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_1\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \GSM:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_0\ to one
Aliasing MODIN15_1 to MODIN13_1
Aliasing MODIN15_0 to MODIN13_0
Aliasing \GSM:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_1\ to one
Aliasing \GSM:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_0\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \GSM:BUART:rx_status_1\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \GSM:BUART:sRX:MODULE_19:g2:a0:newa_6\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \GSM:BUART:sRX:MODULE_19:g2:a0:newa_5\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \GSM:BUART:sRX:MODULE_19:g2:a0:newa_4\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \GSM:BUART:sRX:MODULE_19:g2:a0:newb_6\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \GSM:BUART:sRX:MODULE_19:g2:a0:newb_5\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \GSM:BUART:sRX:MODULE_19:g2:a0:newb_4\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \GSM:BUART:sRX:MODULE_19:g2:a0:newb_3\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \GSM:BUART:sRX:MODULE_19:g2:a0:newb_2\ to one
Aliasing \GSM:BUART:sRX:MODULE_19:g2:a0:newb_1\ to one
Aliasing \GSM:BUART:sRX:MODULE_19:g2:a0:newb_0\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \GSM:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_GSM_net_0 to one
Aliasing tmpOE__Tx_GSM_net_0 to one
Aliasing \WIFI:BUART:tx_hd_send_break\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \WIFI:BUART:HalfDuplexSend\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \WIFI:BUART:FinalParityType_1\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \WIFI:BUART:FinalParityType_0\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \WIFI:BUART:FinalAddrMode_2\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \WIFI:BUART:FinalAddrMode_1\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \WIFI:BUART:FinalAddrMode_0\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \WIFI:BUART:tx_ctrl_mark\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \WIFI:BUART:tx_status_6\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \WIFI:BUART:tx_status_5\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \WIFI:BUART:tx_status_4\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \WIFI:BUART:rx_count7_bit8_wire\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \WIFI:BUART:sRX:s23Poll:MODULE_21:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing MODIN18_1 to MODIN17_1
Aliasing MODIN18_0 to MODIN17_0
Aliasing \WIFI:BUART:sRX:s23Poll:MODULE_22:g2:a0:newb_1\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \WIFI:BUART:sRX:s23Poll:MODULE_22:g2:a0:newb_0\ to one
Aliasing MODIN19_1 to MODIN17_1
Aliasing MODIN19_0 to MODIN17_0
Aliasing \WIFI:BUART:sRX:s23Poll:MODULE_23:g2:a0:newb_1\ to one
Aliasing \WIFI:BUART:sRX:s23Poll:MODULE_23:g2:a0:newb_0\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \WIFI:BUART:rx_status_1\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \WIFI:BUART:sRX:MODULE_24:g2:a0:newa_6\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \WIFI:BUART:sRX:MODULE_24:g2:a0:newa_5\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \WIFI:BUART:sRX:MODULE_24:g2:a0:newa_4\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \WIFI:BUART:sRX:MODULE_24:g2:a0:newb_6\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \WIFI:BUART:sRX:MODULE_24:g2:a0:newb_5\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \WIFI:BUART:sRX:MODULE_24:g2:a0:newb_4\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \WIFI:BUART:sRX:MODULE_24:g2:a0:newb_3\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \WIFI:BUART:sRX:MODULE_24:g2:a0:newb_2\ to one
Aliasing \WIFI:BUART:sRX:MODULE_24:g2:a0:newb_1\ to one
Aliasing \WIFI:BUART:sRX:MODULE_24:g2:a0:newb_0\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \WIFI:BUART:sRX:MODULE_25:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_wifi_net_0 to one
Aliasing tmpOE__Tx_wifi_net_0 to one
Aliasing \PSOC:BUART:tx_hd_send_break\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \PSOC:BUART:HalfDuplexSend\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \PSOC:BUART:FinalParityType_1\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \PSOC:BUART:FinalParityType_0\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \PSOC:BUART:FinalAddrMode_2\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \PSOC:BUART:FinalAddrMode_1\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \PSOC:BUART:FinalAddrMode_0\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \PSOC:BUART:tx_ctrl_mark\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \PSOC:BUART:tx_status_6\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \PSOC:BUART:tx_status_5\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \PSOC:BUART:tx_status_4\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \PSOC:BUART:rx_count7_bit8_wire\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \PSOC:BUART:sRX:s23Poll:MODULE_26:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \PSOC:BUART:sRX:s23Poll:MODIN22_1\ to \PSOC:BUART:sRX:s23Poll:MODIN21_1\
Aliasing \PSOC:BUART:sRX:s23Poll:MODIN22_0\ to \PSOC:BUART:sRX:s23Poll:MODIN21_0\
Aliasing \PSOC:BUART:sRX:s23Poll:MODULE_27:g2:a0:newb_1\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \PSOC:BUART:sRX:s23Poll:MODULE_27:g2:a0:newb_0\ to one
Aliasing \PSOC:BUART:sRX:s23Poll:MODIN23_1\ to \PSOC:BUART:sRX:s23Poll:MODIN21_1\
Aliasing \PSOC:BUART:sRX:s23Poll:MODIN23_0\ to \PSOC:BUART:sRX:s23Poll:MODIN21_0\
Aliasing \PSOC:BUART:sRX:s23Poll:MODULE_28:g2:a0:newb_1\ to one
Aliasing \PSOC:BUART:sRX:s23Poll:MODULE_28:g2:a0:newb_0\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \PSOC:BUART:rx_status_1\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \PSOC:BUART:sRX:MODULE_29:g2:a0:newa_6\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \PSOC:BUART:sRX:MODULE_29:g2:a0:newa_5\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \PSOC:BUART:sRX:MODULE_29:g2:a0:newa_4\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \PSOC:BUART:sRX:MODULE_29:g2:a0:newb_6\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \PSOC:BUART:sRX:MODULE_29:g2:a0:newb_5\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \PSOC:BUART:sRX:MODULE_29:g2:a0:newb_4\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \PSOC:BUART:sRX:MODULE_29:g2:a0:newb_3\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \PSOC:BUART:sRX:MODULE_29:g2:a0:newb_2\ to one
Aliasing \PSOC:BUART:sRX:MODULE_29:g2:a0:newb_1\ to one
Aliasing \PSOC:BUART:sRX:MODULE_29:g2:a0:newb_0\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \PSOC:BUART:sRX:MODULE_30:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_Psoc_net_0 to one
Aliasing tmpOE__Tx_Psoc_net_0 to one
Aliasing tmpOE__mosi_net_0 to one
Aliasing \SPIM:BSPIM:pol_supprt\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \SPIM:BSPIM:tx_status_3\ to \SPIM:BSPIM:load_rx_data\
Aliasing \SPIM:BSPIM:tx_status_6\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \SPIM:BSPIM:tx_status_5\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \SPIM:BSPIM:rx_status_3\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \SPIM:BSPIM:rx_status_2\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \SPIM:BSPIM:rx_status_1\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \SPIM:BSPIM:rx_status_0\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \SPIM:Net_289\ to \LCD1:BUART:tx_hd_send_break\
Aliasing tmpOE__sclk_net_0 to one
Aliasing tmpOE__ss0_net_0 to one
Aliasing tmpOE__miso_net_0 to one
Aliasing \SelectSS:clk\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \SelectSS:rst\ to \LCD1:BUART:tx_hd_send_break\
Aliasing tmpOE__ss1_net_0 to one
Aliasing tmpOE__Psoc_status_1_net_1 to one
Aliasing tmpOE__Psoc_status_1_net_0 to one
Aliasing tmpOE__PKey_net_0 to one
Aliasing tmpOE__led_net_0 to one
Aliasing \LCD1:BUART:reset_reg\\D\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \LCD1:BUART:rx_break_status\\D\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \LCD2:BUART:reset_reg\\D\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \LCD2:BUART:rx_break_status\\D\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \XBee:BUART:reset_reg\\D\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \XBee:BUART:rx_break_status\\D\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \GSM:BUART:reset_reg\\D\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \GSM:BUART:rx_break_status\\D\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \WIFI:BUART:reset_reg\\D\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \WIFI:BUART:rx_break_status\\D\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \PSOC:BUART:reset_reg\\D\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \PSOC:BUART:rx_break_status\\D\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \SPIM:BSPIM:so_send_reg\\D\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \SPIM:BSPIM:mosi_pre_reg\\D\ to \LCD1:BUART:tx_hd_send_break\
Aliasing \SPIM:BSPIM:dpcounter_one_reg\\D\ to \SPIM:BSPIM:load_rx_data\
Removing Lhs of wire \LCD1:Net_61\[2] = \LCD1:Net_9\[1]
Removing Lhs of wire \LCD1:BUART:HalfDuplexSend\[8] = \LCD1:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \LCD1:BUART:FinalParityType_1\[9] = \LCD1:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \LCD1:BUART:FinalParityType_0\[10] = \LCD1:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \LCD1:BUART:FinalAddrMode_2\[11] = \LCD1:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \LCD1:BUART:FinalAddrMode_1\[12] = \LCD1:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \LCD1:BUART:FinalAddrMode_0\[13] = \LCD1:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \LCD1:BUART:tx_ctrl_mark\[14] = \LCD1:BUART:tx_hd_send_break\[7]
Removing Rhs of wire \LCD1:BUART:tx_bitclk_enable_pre\[26] = \LCD1:BUART:tx_bitclk_dp\[63]
Removing Rhs of wire zero[27] = \LCD1:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \LCD1:BUART:tx_counter_tc\[73] = \LCD1:BUART:tx_counter_dp\[64]
Removing Lhs of wire \LCD1:BUART:tx_status_6\[74] = zero[27]
Removing Lhs of wire \LCD1:BUART:tx_status_5\[75] = zero[27]
Removing Lhs of wire \LCD1:BUART:tx_status_4\[76] = zero[27]
Removing Lhs of wire \LCD1:BUART:tx_status_1\[78] = \LCD1:BUART:tx_fifo_empty\[41]
Removing Lhs of wire \LCD1:BUART:tx_status_3\[80] = \LCD1:BUART:tx_fifo_notfull\[40]
Removing Lhs of wire \LCD1:BUART:rx_count7_bit8_wire\[140] = zero[27]
Removing Rhs of wire add_vv_vv_MODGEN_1_1[148] = \LCD1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[159]
Removing Rhs of wire add_vv_vv_MODGEN_1_0[150] = \LCD1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[160]
Removing Lhs of wire cmp_vv_vv_MODGEN_2[151] = \LCD1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[176]
Removing Lhs of wire cmp_vv_vv_MODGEN_3[152] = \LCD1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[190]
Removing Lhs of wire \LCD1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[153] = MODIN1_1[154]
Removing Rhs of wire MODIN1_1[154] = \LCD1:BUART:pollcount_1\[146]
Removing Lhs of wire \LCD1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[155] = MODIN1_0[156]
Removing Rhs of wire MODIN1_0[156] = \LCD1:BUART:pollcount_0\[149]
Removing Lhs of wire \LCD1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[162] = one[4]
Removing Lhs of wire \LCD1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[163] = one[4]
Removing Lhs of wire \LCD1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[164] = MODIN1_1[154]
Removing Lhs of wire MODIN2_1[165] = MODIN1_1[154]
Removing Lhs of wire \LCD1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[166] = MODIN1_0[156]
Removing Lhs of wire MODIN2_0[167] = MODIN1_0[156]
Removing Lhs of wire \LCD1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[168] = zero[27]
Removing Lhs of wire \LCD1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[169] = one[4]
Removing Lhs of wire \LCD1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[170] = MODIN1_1[154]
Removing Lhs of wire \LCD1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[171] = MODIN1_0[156]
Removing Lhs of wire \LCD1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[172] = zero[27]
Removing Lhs of wire \LCD1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[173] = one[4]
Removing Lhs of wire \LCD1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[178] = MODIN1_1[154]
Removing Lhs of wire MODIN3_1[179] = MODIN1_1[154]
Removing Lhs of wire \LCD1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[180] = MODIN1_0[156]
Removing Lhs of wire MODIN3_0[181] = MODIN1_0[156]
Removing Lhs of wire \LCD1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[182] = one[4]
Removing Lhs of wire \LCD1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[183] = zero[27]
Removing Lhs of wire \LCD1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[184] = MODIN1_1[154]
Removing Lhs of wire \LCD1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[185] = MODIN1_0[156]
Removing Lhs of wire \LCD1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[186] = one[4]
Removing Lhs of wire \LCD1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[187] = zero[27]
Removing Lhs of wire \LCD1:BUART:rx_status_1\[194] = zero[27]
Removing Rhs of wire \LCD1:BUART:rx_status_2\[195] = \LCD1:BUART:rx_parity_error_status\[196]
Removing Rhs of wire \LCD1:BUART:rx_status_3\[197] = \LCD1:BUART:rx_stop_bit_error\[198]
Removing Lhs of wire cmp_vv_vv_MODGEN_4[208] = \LCD1:BUART:sRX:MODULE_4:g2:a0:lta_0\[257]
Removing Lhs of wire cmp_vv_vv_MODGEN_5[212] = \LCD1:BUART:sRX:MODULE_5:g1:a0:xneq\[279]
Removing Lhs of wire \LCD1:BUART:sRX:MODULE_4:g2:a0:newa_6\[213] = zero[27]
Removing Lhs of wire \LCD1:BUART:sRX:MODULE_4:g2:a0:newa_5\[214] = zero[27]
Removing Lhs of wire \LCD1:BUART:sRX:MODULE_4:g2:a0:newa_4\[215] = zero[27]
Removing Lhs of wire \LCD1:BUART:sRX:MODULE_4:g2:a0:newa_3\[216] = MODIN4_6[217]
Removing Rhs of wire MODIN4_6[217] = \LCD1:BUART:rx_count_6\[135]
Removing Lhs of wire \LCD1:BUART:sRX:MODULE_4:g2:a0:newa_2\[218] = MODIN4_5[219]
Removing Rhs of wire MODIN4_5[219] = \LCD1:BUART:rx_count_5\[136]
Removing Lhs of wire \LCD1:BUART:sRX:MODULE_4:g2:a0:newa_1\[220] = MODIN4_4[221]
Removing Rhs of wire MODIN4_4[221] = \LCD1:BUART:rx_count_4\[137]
Removing Lhs of wire \LCD1:BUART:sRX:MODULE_4:g2:a0:newa_0\[222] = MODIN4_3[223]
Removing Rhs of wire MODIN4_3[223] = \LCD1:BUART:rx_count_3\[138]
Removing Lhs of wire \LCD1:BUART:sRX:MODULE_4:g2:a0:newb_6\[224] = zero[27]
Removing Lhs of wire \LCD1:BUART:sRX:MODULE_4:g2:a0:newb_5\[225] = zero[27]
Removing Lhs of wire \LCD1:BUART:sRX:MODULE_4:g2:a0:newb_4\[226] = zero[27]
Removing Lhs of wire \LCD1:BUART:sRX:MODULE_4:g2:a0:newb_3\[227] = zero[27]
Removing Lhs of wire \LCD1:BUART:sRX:MODULE_4:g2:a0:newb_2\[228] = one[4]
Removing Lhs of wire \LCD1:BUART:sRX:MODULE_4:g2:a0:newb_1\[229] = one[4]
Removing Lhs of wire \LCD1:BUART:sRX:MODULE_4:g2:a0:newb_0\[230] = zero[27]
Removing Lhs of wire \LCD1:BUART:sRX:MODULE_4:g2:a0:dataa_6\[231] = zero[27]
Removing Lhs of wire \LCD1:BUART:sRX:MODULE_4:g2:a0:dataa_5\[232] = zero[27]
Removing Lhs of wire \LCD1:BUART:sRX:MODULE_4:g2:a0:dataa_4\[233] = zero[27]
Removing Lhs of wire \LCD1:BUART:sRX:MODULE_4:g2:a0:dataa_3\[234] = MODIN4_6[217]
Removing Lhs of wire \LCD1:BUART:sRX:MODULE_4:g2:a0:dataa_2\[235] = MODIN4_5[219]
Removing Lhs of wire \LCD1:BUART:sRX:MODULE_4:g2:a0:dataa_1\[236] = MODIN4_4[221]
Removing Lhs of wire \LCD1:BUART:sRX:MODULE_4:g2:a0:dataa_0\[237] = MODIN4_3[223]
Removing Lhs of wire \LCD1:BUART:sRX:MODULE_4:g2:a0:datab_6\[238] = zero[27]
Removing Lhs of wire \LCD1:BUART:sRX:MODULE_4:g2:a0:datab_5\[239] = zero[27]
Removing Lhs of wire \LCD1:BUART:sRX:MODULE_4:g2:a0:datab_4\[240] = zero[27]
Removing Lhs of wire \LCD1:BUART:sRX:MODULE_4:g2:a0:datab_3\[241] = zero[27]
Removing Lhs of wire \LCD1:BUART:sRX:MODULE_4:g2:a0:datab_2\[242] = one[4]
Removing Lhs of wire \LCD1:BUART:sRX:MODULE_4:g2:a0:datab_1\[243] = one[4]
Removing Lhs of wire \LCD1:BUART:sRX:MODULE_4:g2:a0:datab_0\[244] = zero[27]
Removing Lhs of wire \LCD1:BUART:sRX:MODULE_5:g1:a0:newa_0\[259] = \LCD1:BUART:rx_postpoll\[94]
Removing Lhs of wire \LCD1:BUART:sRX:MODULE_5:g1:a0:newb_0\[260] = \LCD1:BUART:rx_parity_bit\[211]
Removing Lhs of wire \LCD1:BUART:sRX:MODULE_5:g1:a0:dataa_0\[261] = \LCD1:BUART:rx_postpoll\[94]
Removing Lhs of wire \LCD1:BUART:sRX:MODULE_5:g1:a0:datab_0\[262] = \LCD1:BUART:rx_parity_bit\[211]
Removing Lhs of wire \LCD1:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[263] = \LCD1:BUART:rx_postpoll\[94]
Removing Lhs of wire \LCD1:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[264] = \LCD1:BUART:rx_parity_bit\[211]
Removing Lhs of wire \LCD1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[266] = one[4]
Removing Lhs of wire \LCD1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[267] = \LCD1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[265]
Removing Lhs of wire \LCD1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[268] = \LCD1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[265]
Removing Lhs of wire tmpOE__Rx_LCD1_net_0[290] = one[4]
Removing Lhs of wire tmpOE__Tx_LCD1_net_0[295] = one[4]
Removing Lhs of wire \LCD2:Net_61\[302] = \LCD2:Net_9\[301]
Removing Lhs of wire \LCD2:BUART:tx_hd_send_break\[306] = zero[27]
Removing Lhs of wire \LCD2:BUART:HalfDuplexSend\[307] = zero[27]
Removing Lhs of wire \LCD2:BUART:FinalParityType_1\[308] = zero[27]
Removing Lhs of wire \LCD2:BUART:FinalParityType_0\[309] = zero[27]
Removing Lhs of wire \LCD2:BUART:FinalAddrMode_2\[310] = zero[27]
Removing Lhs of wire \LCD2:BUART:FinalAddrMode_1\[311] = zero[27]
Removing Lhs of wire \LCD2:BUART:FinalAddrMode_0\[312] = zero[27]
Removing Lhs of wire \LCD2:BUART:tx_ctrl_mark\[313] = zero[27]
Removing Rhs of wire \LCD2:BUART:tx_bitclk_enable_pre\[325] = \LCD2:BUART:tx_bitclk_dp\[361]
Removing Lhs of wire \LCD2:BUART:tx_counter_tc\[371] = \LCD2:BUART:tx_counter_dp\[362]
Removing Lhs of wire \LCD2:BUART:tx_status_6\[372] = zero[27]
Removing Lhs of wire \LCD2:BUART:tx_status_5\[373] = zero[27]
Removing Lhs of wire \LCD2:BUART:tx_status_4\[374] = zero[27]
Removing Lhs of wire \LCD2:BUART:tx_status_1\[376] = \LCD2:BUART:tx_fifo_empty\[339]
Removing Lhs of wire \LCD2:BUART:tx_status_3\[378] = \LCD2:BUART:tx_fifo_notfull\[338]
Removing Lhs of wire \LCD2:BUART:rx_count7_bit8_wire\[438] = zero[27]
Removing Rhs of wire add_vv_vv_MODGEN_6_1[446] = \LCD2:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\[457]
Removing Rhs of wire add_vv_vv_MODGEN_6_0[448] = \LCD2:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\[458]
Removing Lhs of wire cmp_vv_vv_MODGEN_7[449] = \LCD2:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\[474]
Removing Lhs of wire cmp_vv_vv_MODGEN_8[450] = \LCD2:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\[488]
Removing Lhs of wire \LCD2:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_1\[451] = MODIN5_1[452]
Removing Rhs of wire MODIN5_1[452] = \LCD2:BUART:pollcount_1\[444]
Removing Lhs of wire \LCD2:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_0\[453] = MODIN5_0[454]
Removing Rhs of wire MODIN5_0[454] = \LCD2:BUART:pollcount_0\[447]
Removing Lhs of wire \LCD2:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[460] = one[4]
Removing Lhs of wire \LCD2:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[461] = one[4]
Removing Lhs of wire \LCD2:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\[462] = MODIN5_1[452]
Removing Lhs of wire MODIN6_1[463] = MODIN5_1[452]
Removing Lhs of wire \LCD2:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\[464] = MODIN5_0[454]
Removing Lhs of wire MODIN6_0[465] = MODIN5_0[454]
Removing Lhs of wire \LCD2:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\[466] = zero[27]
Removing Lhs of wire \LCD2:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\[467] = one[4]
Removing Lhs of wire \LCD2:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\[468] = MODIN5_1[452]
Removing Lhs of wire \LCD2:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\[469] = MODIN5_0[454]
Removing Lhs of wire \LCD2:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\[470] = zero[27]
Removing Lhs of wire \LCD2:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\[471] = one[4]
Removing Lhs of wire \LCD2:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\[476] = MODIN5_1[452]
Removing Lhs of wire MODIN7_1[477] = MODIN5_1[452]
Removing Lhs of wire \LCD2:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\[478] = MODIN5_0[454]
Removing Lhs of wire MODIN7_0[479] = MODIN5_0[454]
Removing Lhs of wire \LCD2:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\[480] = one[4]
Removing Lhs of wire \LCD2:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\[481] = zero[27]
Removing Lhs of wire \LCD2:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\[482] = MODIN5_1[452]
Removing Lhs of wire \LCD2:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\[483] = MODIN5_0[454]
Removing Lhs of wire \LCD2:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\[484] = one[4]
Removing Lhs of wire \LCD2:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\[485] = zero[27]
Removing Lhs of wire \LCD2:BUART:rx_status_1\[492] = zero[27]
Removing Rhs of wire \LCD2:BUART:rx_status_2\[493] = \LCD2:BUART:rx_parity_error_status\[494]
Removing Rhs of wire \LCD2:BUART:rx_status_3\[495] = \LCD2:BUART:rx_stop_bit_error\[496]
Removing Lhs of wire cmp_vv_vv_MODGEN_9[506] = \LCD2:BUART:sRX:MODULE_9:g2:a0:lta_0\[555]
Removing Lhs of wire cmp_vv_vv_MODGEN_10[510] = \LCD2:BUART:sRX:MODULE_10:g1:a0:xneq\[577]
Removing Lhs of wire \LCD2:BUART:sRX:MODULE_9:g2:a0:newa_6\[511] = zero[27]
Removing Lhs of wire \LCD2:BUART:sRX:MODULE_9:g2:a0:newa_5\[512] = zero[27]
Removing Lhs of wire \LCD2:BUART:sRX:MODULE_9:g2:a0:newa_4\[513] = zero[27]
Removing Lhs of wire \LCD2:BUART:sRX:MODULE_9:g2:a0:newa_3\[514] = MODIN8_6[515]
Removing Rhs of wire MODIN8_6[515] = \LCD2:BUART:rx_count_6\[433]
Removing Lhs of wire \LCD2:BUART:sRX:MODULE_9:g2:a0:newa_2\[516] = MODIN8_5[517]
Removing Rhs of wire MODIN8_5[517] = \LCD2:BUART:rx_count_5\[434]
Removing Lhs of wire \LCD2:BUART:sRX:MODULE_9:g2:a0:newa_1\[518] = MODIN8_4[519]
Removing Rhs of wire MODIN8_4[519] = \LCD2:BUART:rx_count_4\[435]
Removing Lhs of wire \LCD2:BUART:sRX:MODULE_9:g2:a0:newa_0\[520] = MODIN8_3[521]
Removing Rhs of wire MODIN8_3[521] = \LCD2:BUART:rx_count_3\[436]
Removing Lhs of wire \LCD2:BUART:sRX:MODULE_9:g2:a0:newb_6\[522] = zero[27]
Removing Lhs of wire \LCD2:BUART:sRX:MODULE_9:g2:a0:newb_5\[523] = zero[27]
Removing Lhs of wire \LCD2:BUART:sRX:MODULE_9:g2:a0:newb_4\[524] = zero[27]
Removing Lhs of wire \LCD2:BUART:sRX:MODULE_9:g2:a0:newb_3\[525] = zero[27]
Removing Lhs of wire \LCD2:BUART:sRX:MODULE_9:g2:a0:newb_2\[526] = one[4]
Removing Lhs of wire \LCD2:BUART:sRX:MODULE_9:g2:a0:newb_1\[527] = one[4]
Removing Lhs of wire \LCD2:BUART:sRX:MODULE_9:g2:a0:newb_0\[528] = zero[27]
Removing Lhs of wire \LCD2:BUART:sRX:MODULE_9:g2:a0:dataa_6\[529] = zero[27]
Removing Lhs of wire \LCD2:BUART:sRX:MODULE_9:g2:a0:dataa_5\[530] = zero[27]
Removing Lhs of wire \LCD2:BUART:sRX:MODULE_9:g2:a0:dataa_4\[531] = zero[27]
Removing Lhs of wire \LCD2:BUART:sRX:MODULE_9:g2:a0:dataa_3\[532] = MODIN8_6[515]
Removing Lhs of wire \LCD2:BUART:sRX:MODULE_9:g2:a0:dataa_2\[533] = MODIN8_5[517]
Removing Lhs of wire \LCD2:BUART:sRX:MODULE_9:g2:a0:dataa_1\[534] = MODIN8_4[519]
Removing Lhs of wire \LCD2:BUART:sRX:MODULE_9:g2:a0:dataa_0\[535] = MODIN8_3[521]
Removing Lhs of wire \LCD2:BUART:sRX:MODULE_9:g2:a0:datab_6\[536] = zero[27]
Removing Lhs of wire \LCD2:BUART:sRX:MODULE_9:g2:a0:datab_5\[537] = zero[27]
Removing Lhs of wire \LCD2:BUART:sRX:MODULE_9:g2:a0:datab_4\[538] = zero[27]
Removing Lhs of wire \LCD2:BUART:sRX:MODULE_9:g2:a0:datab_3\[539] = zero[27]
Removing Lhs of wire \LCD2:BUART:sRX:MODULE_9:g2:a0:datab_2\[540] = one[4]
Removing Lhs of wire \LCD2:BUART:sRX:MODULE_9:g2:a0:datab_1\[541] = one[4]
Removing Lhs of wire \LCD2:BUART:sRX:MODULE_9:g2:a0:datab_0\[542] = zero[27]
Removing Lhs of wire \LCD2:BUART:sRX:MODULE_10:g1:a0:newa_0\[557] = \LCD2:BUART:rx_postpoll\[392]
Removing Lhs of wire \LCD2:BUART:sRX:MODULE_10:g1:a0:newb_0\[558] = \LCD2:BUART:rx_parity_bit\[509]
Removing Lhs of wire \LCD2:BUART:sRX:MODULE_10:g1:a0:dataa_0\[559] = \LCD2:BUART:rx_postpoll\[392]
Removing Lhs of wire \LCD2:BUART:sRX:MODULE_10:g1:a0:datab_0\[560] = \LCD2:BUART:rx_parity_bit\[509]
Removing Lhs of wire \LCD2:BUART:sRX:MODULE_10:g1:a0:gx:u0:a_0\[561] = \LCD2:BUART:rx_postpoll\[392]
Removing Lhs of wire \LCD2:BUART:sRX:MODULE_10:g1:a0:gx:u0:b_0\[562] = \LCD2:BUART:rx_parity_bit\[509]
Removing Lhs of wire \LCD2:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\[564] = one[4]
Removing Lhs of wire \LCD2:BUART:sRX:MODULE_10:g1:a0:gx:u0:eq_0\[565] = \LCD2:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[563]
Removing Lhs of wire \LCD2:BUART:sRX:MODULE_10:g1:a0:gx:u0:eqi_0\[566] = \LCD2:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[563]
Removing Lhs of wire tmpOE__Rx_LCD2_net_0[588] = one[4]
Removing Lhs of wire tmpOE__Tx_LCD2_net_0[593] = one[4]
Removing Rhs of wire Net_79[601] = \XBee:BUART:rx_interrupt_out\[620]
Removing Lhs of wire \XBee:Net_61\[602] = \XBee:Net_9\[599]
Removing Lhs of wire \XBee:BUART:tx_hd_send_break\[606] = zero[27]
Removing Lhs of wire \XBee:BUART:HalfDuplexSend\[607] = zero[27]
Removing Lhs of wire \XBee:BUART:FinalParityType_1\[608] = zero[27]
Removing Lhs of wire \XBee:BUART:FinalParityType_0\[609] = zero[27]
Removing Lhs of wire \XBee:BUART:FinalAddrMode_2\[610] = zero[27]
Removing Lhs of wire \XBee:BUART:FinalAddrMode_1\[611] = zero[27]
Removing Lhs of wire \XBee:BUART:FinalAddrMode_0\[612] = zero[27]
Removing Lhs of wire \XBee:BUART:tx_ctrl_mark\[613] = zero[27]
Removing Rhs of wire \XBee:BUART:tx_bitclk_enable_pre\[624] = \XBee:BUART:tx_bitclk_dp\[660]
Removing Lhs of wire \XBee:BUART:tx_counter_tc\[670] = \XBee:BUART:tx_counter_dp\[661]
Removing Lhs of wire \XBee:BUART:tx_status_6\[671] = zero[27]
Removing Lhs of wire \XBee:BUART:tx_status_5\[672] = zero[27]
Removing Lhs of wire \XBee:BUART:tx_status_4\[673] = zero[27]
Removing Lhs of wire \XBee:BUART:tx_status_1\[675] = \XBee:BUART:tx_fifo_empty\[638]
Removing Lhs of wire \XBee:BUART:tx_status_3\[677] = \XBee:BUART:tx_fifo_notfull\[637]
Removing Lhs of wire \XBee:BUART:rx_count7_bit8_wire\[737] = zero[27]
Removing Rhs of wire add_vv_vv_MODGEN_11_1[745] = \XBee:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_1\[756]
Removing Rhs of wire add_vv_vv_MODGEN_11_0[747] = \XBee:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_0\[757]
Removing Lhs of wire cmp_vv_vv_MODGEN_12[748] = \XBee:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\[773]
Removing Lhs of wire cmp_vv_vv_MODGEN_13[749] = \XBee:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\[787]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_11:g2:a0:a_1\[750] = MODIN9_1[751]
Removing Rhs of wire MODIN9_1[751] = \XBee:BUART:pollcount_1\[743]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_11:g2:a0:a_0\[752] = MODIN9_0[753]
Removing Rhs of wire MODIN9_0[753] = \XBee:BUART:pollcount_0\[746]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_0\[759] = one[4]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\[760] = one[4]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_12:g2:a0:newa_1\[761] = MODIN9_1[751]
Removing Lhs of wire MODIN10_1[762] = MODIN9_1[751]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_12:g2:a0:newa_0\[763] = MODIN9_0[753]
Removing Lhs of wire MODIN10_0[764] = MODIN9_0[753]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_1\[765] = zero[27]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_0\[766] = one[4]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_12:g2:a0:dataa_1\[767] = MODIN9_1[751]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_12:g2:a0:dataa_0\[768] = MODIN9_0[753]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_12:g2:a0:datab_1\[769] = zero[27]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_12:g2:a0:datab_0\[770] = one[4]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_13:g2:a0:newa_1\[775] = MODIN9_1[751]
Removing Lhs of wire MODIN11_1[776] = MODIN9_1[751]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_13:g2:a0:newa_0\[777] = MODIN9_0[753]
Removing Lhs of wire MODIN11_0[778] = MODIN9_0[753]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_1\[779] = one[4]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_0\[780] = zero[27]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_13:g2:a0:dataa_1\[781] = MODIN9_1[751]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_13:g2:a0:dataa_0\[782] = MODIN9_0[753]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_13:g2:a0:datab_1\[783] = one[4]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_13:g2:a0:datab_0\[784] = zero[27]
Removing Lhs of wire \XBee:BUART:rx_status_1\[791] = zero[27]
Removing Rhs of wire \XBee:BUART:rx_status_2\[792] = \XBee:BUART:rx_parity_error_status\[793]
Removing Rhs of wire \XBee:BUART:rx_status_3\[794] = \XBee:BUART:rx_stop_bit_error\[795]
Removing Lhs of wire cmp_vv_vv_MODGEN_14[805] = \XBee:BUART:sRX:MODULE_14:g2:a0:lta_0\[854]
Removing Lhs of wire cmp_vv_vv_MODGEN_15[809] = \XBee:BUART:sRX:MODULE_15:g1:a0:xneq\[876]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_14:g2:a0:newa_6\[810] = zero[27]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_14:g2:a0:newa_5\[811] = zero[27]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_14:g2:a0:newa_4\[812] = zero[27]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_14:g2:a0:newa_3\[813] = MODIN12_6[814]
Removing Rhs of wire MODIN12_6[814] = \XBee:BUART:rx_count_6\[732]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_14:g2:a0:newa_2\[815] = MODIN12_5[816]
Removing Rhs of wire MODIN12_5[816] = \XBee:BUART:rx_count_5\[733]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_14:g2:a0:newa_1\[817] = MODIN12_4[818]
Removing Rhs of wire MODIN12_4[818] = \XBee:BUART:rx_count_4\[734]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_14:g2:a0:newa_0\[819] = MODIN12_3[820]
Removing Rhs of wire MODIN12_3[820] = \XBee:BUART:rx_count_3\[735]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_14:g2:a0:newb_6\[821] = zero[27]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_14:g2:a0:newb_5\[822] = zero[27]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_14:g2:a0:newb_4\[823] = zero[27]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_14:g2:a0:newb_3\[824] = zero[27]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_14:g2:a0:newb_2\[825] = one[4]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_14:g2:a0:newb_1\[826] = one[4]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_14:g2:a0:newb_0\[827] = zero[27]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_14:g2:a0:dataa_6\[828] = zero[27]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_14:g2:a0:dataa_5\[829] = zero[27]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_14:g2:a0:dataa_4\[830] = zero[27]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_14:g2:a0:dataa_3\[831] = MODIN12_6[814]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_14:g2:a0:dataa_2\[832] = MODIN12_5[816]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_14:g2:a0:dataa_1\[833] = MODIN12_4[818]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_14:g2:a0:dataa_0\[834] = MODIN12_3[820]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_14:g2:a0:datab_6\[835] = zero[27]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_14:g2:a0:datab_5\[836] = zero[27]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_14:g2:a0:datab_4\[837] = zero[27]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_14:g2:a0:datab_3\[838] = zero[27]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_14:g2:a0:datab_2\[839] = one[4]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_14:g2:a0:datab_1\[840] = one[4]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_14:g2:a0:datab_0\[841] = zero[27]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_15:g1:a0:newa_0\[856] = \XBee:BUART:rx_postpoll\[691]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_15:g1:a0:newb_0\[857] = \XBee:BUART:rx_parity_bit\[808]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_15:g1:a0:dataa_0\[858] = \XBee:BUART:rx_postpoll\[691]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_15:g1:a0:datab_0\[859] = \XBee:BUART:rx_parity_bit\[808]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_15:g1:a0:gx:u0:a_0\[860] = \XBee:BUART:rx_postpoll\[691]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_15:g1:a0:gx:u0:b_0\[861] = \XBee:BUART:rx_parity_bit\[808]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_0\[863] = one[4]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_15:g1:a0:gx:u0:eq_0\[864] = \XBee:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\[862]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_15:g1:a0:gx:u0:eqi_0\[865] = \XBee:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\[862]
Removing Lhs of wire tmpOE__Rx_XBee_net_0[887] = one[4]
Removing Lhs of wire tmpOE__Tx_XBee_net_0[892] = one[4]
Removing Lhs of wire \GSM:Net_61\[899] = \GSM:Net_9\[898]
Removing Lhs of wire \GSM:BUART:tx_hd_send_break\[903] = zero[27]
Removing Lhs of wire \GSM:BUART:HalfDuplexSend\[904] = zero[27]
Removing Lhs of wire \GSM:BUART:FinalParityType_1\[905] = zero[27]
Removing Lhs of wire \GSM:BUART:FinalParityType_0\[906] = zero[27]
Removing Lhs of wire \GSM:BUART:FinalAddrMode_2\[907] = zero[27]
Removing Lhs of wire \GSM:BUART:FinalAddrMode_1\[908] = zero[27]
Removing Lhs of wire \GSM:BUART:FinalAddrMode_0\[909] = zero[27]
Removing Lhs of wire \GSM:BUART:tx_ctrl_mark\[910] = zero[27]
Removing Rhs of wire \GSM:BUART:tx_bitclk_enable_pre\[922] = \GSM:BUART:tx_bitclk_dp\[958]
Removing Lhs of wire \GSM:BUART:tx_counter_tc\[968] = \GSM:BUART:tx_counter_dp\[959]
Removing Lhs of wire \GSM:BUART:tx_status_6\[969] = zero[27]
Removing Lhs of wire \GSM:BUART:tx_status_5\[970] = zero[27]
Removing Lhs of wire \GSM:BUART:tx_status_4\[971] = zero[27]
Removing Lhs of wire \GSM:BUART:tx_status_1\[973] = \GSM:BUART:tx_fifo_empty\[936]
Removing Lhs of wire \GSM:BUART:tx_status_3\[975] = \GSM:BUART:tx_fifo_notfull\[935]
Removing Lhs of wire \GSM:BUART:rx_count7_bit8_wire\[1035] = zero[27]
Removing Rhs of wire add_vv_vv_MODGEN_16_1[1043] = \GSM:BUART:sRX:s23Poll:MODULE_16:g2:a0:s_1\[1054]
Removing Rhs of wire add_vv_vv_MODGEN_16_0[1045] = \GSM:BUART:sRX:s23Poll:MODULE_16:g2:a0:s_0\[1055]
Removing Lhs of wire cmp_vv_vv_MODGEN_17[1046] = \GSM:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_0\[1071]
Removing Lhs of wire cmp_vv_vv_MODGEN_18[1047] = \GSM:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_0\[1085]
Removing Lhs of wire \GSM:BUART:sRX:s23Poll:MODULE_16:g2:a0:a_1\[1048] = MODIN13_1[1049]
Removing Rhs of wire MODIN13_1[1049] = \GSM:BUART:pollcount_1\[1041]
Removing Lhs of wire \GSM:BUART:sRX:s23Poll:MODULE_16:g2:a0:a_0\[1050] = MODIN13_0[1051]
Removing Rhs of wire MODIN13_0[1051] = \GSM:BUART:pollcount_0\[1044]
Removing Lhs of wire \GSM:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_0\[1057] = one[4]
Removing Lhs of wire \GSM:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_0\[1058] = one[4]
Removing Lhs of wire \GSM:BUART:sRX:s23Poll:MODULE_17:g2:a0:newa_1\[1059] = MODIN13_1[1049]
Removing Lhs of wire MODIN14_1[1060] = MODIN13_1[1049]
Removing Lhs of wire \GSM:BUART:sRX:s23Poll:MODULE_17:g2:a0:newa_0\[1061] = MODIN13_0[1051]
Removing Lhs of wire MODIN14_0[1062] = MODIN13_0[1051]
Removing Lhs of wire \GSM:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_1\[1063] = zero[27]
Removing Lhs of wire \GSM:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_0\[1064] = one[4]
Removing Lhs of wire \GSM:BUART:sRX:s23Poll:MODULE_17:g2:a0:dataa_1\[1065] = MODIN13_1[1049]
Removing Lhs of wire \GSM:BUART:sRX:s23Poll:MODULE_17:g2:a0:dataa_0\[1066] = MODIN13_0[1051]
Removing Lhs of wire \GSM:BUART:sRX:s23Poll:MODULE_17:g2:a0:datab_1\[1067] = zero[27]
Removing Lhs of wire \GSM:BUART:sRX:s23Poll:MODULE_17:g2:a0:datab_0\[1068] = one[4]
Removing Lhs of wire \GSM:BUART:sRX:s23Poll:MODULE_18:g2:a0:newa_1\[1073] = MODIN13_1[1049]
Removing Lhs of wire MODIN15_1[1074] = MODIN13_1[1049]
Removing Lhs of wire \GSM:BUART:sRX:s23Poll:MODULE_18:g2:a0:newa_0\[1075] = MODIN13_0[1051]
Removing Lhs of wire MODIN15_0[1076] = MODIN13_0[1051]
Removing Lhs of wire \GSM:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_1\[1077] = one[4]
Removing Lhs of wire \GSM:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_0\[1078] = zero[27]
Removing Lhs of wire \GSM:BUART:sRX:s23Poll:MODULE_18:g2:a0:dataa_1\[1079] = MODIN13_1[1049]
Removing Lhs of wire \GSM:BUART:sRX:s23Poll:MODULE_18:g2:a0:dataa_0\[1080] = MODIN13_0[1051]
Removing Lhs of wire \GSM:BUART:sRX:s23Poll:MODULE_18:g2:a0:datab_1\[1081] = one[4]
Removing Lhs of wire \GSM:BUART:sRX:s23Poll:MODULE_18:g2:a0:datab_0\[1082] = zero[27]
Removing Lhs of wire \GSM:BUART:rx_status_1\[1089] = zero[27]
Removing Rhs of wire \GSM:BUART:rx_status_2\[1090] = \GSM:BUART:rx_parity_error_status\[1091]
Removing Rhs of wire \GSM:BUART:rx_status_3\[1092] = \GSM:BUART:rx_stop_bit_error\[1093]
Removing Lhs of wire cmp_vv_vv_MODGEN_19[1103] = \GSM:BUART:sRX:MODULE_19:g2:a0:lta_0\[1152]
Removing Lhs of wire cmp_vv_vv_MODGEN_20[1107] = \GSM:BUART:sRX:MODULE_20:g1:a0:xneq\[1174]
Removing Lhs of wire \GSM:BUART:sRX:MODULE_19:g2:a0:newa_6\[1108] = zero[27]
Removing Lhs of wire \GSM:BUART:sRX:MODULE_19:g2:a0:newa_5\[1109] = zero[27]
Removing Lhs of wire \GSM:BUART:sRX:MODULE_19:g2:a0:newa_4\[1110] = zero[27]
Removing Lhs of wire \GSM:BUART:sRX:MODULE_19:g2:a0:newa_3\[1111] = MODIN16_6[1112]
Removing Rhs of wire MODIN16_6[1112] = \GSM:BUART:rx_count_6\[1030]
Removing Lhs of wire \GSM:BUART:sRX:MODULE_19:g2:a0:newa_2\[1113] = MODIN16_5[1114]
Removing Rhs of wire MODIN16_5[1114] = \GSM:BUART:rx_count_5\[1031]
Removing Lhs of wire \GSM:BUART:sRX:MODULE_19:g2:a0:newa_1\[1115] = MODIN16_4[1116]
Removing Rhs of wire MODIN16_4[1116] = \GSM:BUART:rx_count_4\[1032]
Removing Lhs of wire \GSM:BUART:sRX:MODULE_19:g2:a0:newa_0\[1117] = MODIN16_3[1118]
Removing Rhs of wire MODIN16_3[1118] = \GSM:BUART:rx_count_3\[1033]
Removing Lhs of wire \GSM:BUART:sRX:MODULE_19:g2:a0:newb_6\[1119] = zero[27]
Removing Lhs of wire \GSM:BUART:sRX:MODULE_19:g2:a0:newb_5\[1120] = zero[27]
Removing Lhs of wire \GSM:BUART:sRX:MODULE_19:g2:a0:newb_4\[1121] = zero[27]
Removing Lhs of wire \GSM:BUART:sRX:MODULE_19:g2:a0:newb_3\[1122] = zero[27]
Removing Lhs of wire \GSM:BUART:sRX:MODULE_19:g2:a0:newb_2\[1123] = one[4]
Removing Lhs of wire \GSM:BUART:sRX:MODULE_19:g2:a0:newb_1\[1124] = one[4]
Removing Lhs of wire \GSM:BUART:sRX:MODULE_19:g2:a0:newb_0\[1125] = zero[27]
Removing Lhs of wire \GSM:BUART:sRX:MODULE_19:g2:a0:dataa_6\[1126] = zero[27]
Removing Lhs of wire \GSM:BUART:sRX:MODULE_19:g2:a0:dataa_5\[1127] = zero[27]
Removing Lhs of wire \GSM:BUART:sRX:MODULE_19:g2:a0:dataa_4\[1128] = zero[27]
Removing Lhs of wire \GSM:BUART:sRX:MODULE_19:g2:a0:dataa_3\[1129] = MODIN16_6[1112]
Removing Lhs of wire \GSM:BUART:sRX:MODULE_19:g2:a0:dataa_2\[1130] = MODIN16_5[1114]
Removing Lhs of wire \GSM:BUART:sRX:MODULE_19:g2:a0:dataa_1\[1131] = MODIN16_4[1116]
Removing Lhs of wire \GSM:BUART:sRX:MODULE_19:g2:a0:dataa_0\[1132] = MODIN16_3[1118]
Removing Lhs of wire \GSM:BUART:sRX:MODULE_19:g2:a0:datab_6\[1133] = zero[27]
Removing Lhs of wire \GSM:BUART:sRX:MODULE_19:g2:a0:datab_5\[1134] = zero[27]
Removing Lhs of wire \GSM:BUART:sRX:MODULE_19:g2:a0:datab_4\[1135] = zero[27]
Removing Lhs of wire \GSM:BUART:sRX:MODULE_19:g2:a0:datab_3\[1136] = zero[27]
Removing Lhs of wire \GSM:BUART:sRX:MODULE_19:g2:a0:datab_2\[1137] = one[4]
Removing Lhs of wire \GSM:BUART:sRX:MODULE_19:g2:a0:datab_1\[1138] = one[4]
Removing Lhs of wire \GSM:BUART:sRX:MODULE_19:g2:a0:datab_0\[1139] = zero[27]
Removing Lhs of wire \GSM:BUART:sRX:MODULE_20:g1:a0:newa_0\[1154] = \GSM:BUART:rx_postpoll\[989]
Removing Lhs of wire \GSM:BUART:sRX:MODULE_20:g1:a0:newb_0\[1155] = \GSM:BUART:rx_parity_bit\[1106]
Removing Lhs of wire \GSM:BUART:sRX:MODULE_20:g1:a0:dataa_0\[1156] = \GSM:BUART:rx_postpoll\[989]
Removing Lhs of wire \GSM:BUART:sRX:MODULE_20:g1:a0:datab_0\[1157] = \GSM:BUART:rx_parity_bit\[1106]
Removing Lhs of wire \GSM:BUART:sRX:MODULE_20:g1:a0:gx:u0:a_0\[1158] = \GSM:BUART:rx_postpoll\[989]
Removing Lhs of wire \GSM:BUART:sRX:MODULE_20:g1:a0:gx:u0:b_0\[1159] = \GSM:BUART:rx_parity_bit\[1106]
Removing Lhs of wire \GSM:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_0\[1161] = one[4]
Removing Lhs of wire \GSM:BUART:sRX:MODULE_20:g1:a0:gx:u0:eq_0\[1162] = \GSM:BUART:sRX:MODULE_20:g1:a0:gx:u0:xnor_array_0\[1160]
Removing Lhs of wire \GSM:BUART:sRX:MODULE_20:g1:a0:gx:u0:eqi_0\[1163] = \GSM:BUART:sRX:MODULE_20:g1:a0:gx:u0:xnor_array_0\[1160]
Removing Lhs of wire tmpOE__Rx_GSM_net_0[1185] = one[4]
Removing Lhs of wire tmpOE__Tx_GSM_net_0[1190] = one[4]
Removing Lhs of wire \WIFI:Net_61\[1197] = \WIFI:Net_9\[1196]
Removing Lhs of wire \WIFI:BUART:tx_hd_send_break\[1201] = zero[27]
Removing Lhs of wire \WIFI:BUART:HalfDuplexSend\[1202] = zero[27]
Removing Lhs of wire \WIFI:BUART:FinalParityType_1\[1203] = zero[27]
Removing Lhs of wire \WIFI:BUART:FinalParityType_0\[1204] = zero[27]
Removing Lhs of wire \WIFI:BUART:FinalAddrMode_2\[1205] = zero[27]
Removing Lhs of wire \WIFI:BUART:FinalAddrMode_1\[1206] = zero[27]
Removing Lhs of wire \WIFI:BUART:FinalAddrMode_0\[1207] = zero[27]
Removing Lhs of wire \WIFI:BUART:tx_ctrl_mark\[1208] = zero[27]
Removing Rhs of wire \WIFI:BUART:tx_bitclk_enable_pre\[1220] = \WIFI:BUART:tx_bitclk_dp\[1256]
Removing Lhs of wire \WIFI:BUART:tx_counter_tc\[1266] = \WIFI:BUART:tx_counter_dp\[1257]
Removing Lhs of wire \WIFI:BUART:tx_status_6\[1267] = zero[27]
Removing Lhs of wire \WIFI:BUART:tx_status_5\[1268] = zero[27]
Removing Lhs of wire \WIFI:BUART:tx_status_4\[1269] = zero[27]
Removing Lhs of wire \WIFI:BUART:tx_status_1\[1271] = \WIFI:BUART:tx_fifo_empty\[1234]
Removing Lhs of wire \WIFI:BUART:tx_status_3\[1273] = \WIFI:BUART:tx_fifo_notfull\[1233]
Removing Lhs of wire \WIFI:BUART:rx_count7_bit8_wire\[1333] = zero[27]
Removing Rhs of wire add_vv_vv_MODGEN_21_1[1341] = \WIFI:BUART:sRX:s23Poll:MODULE_21:g2:a0:s_1\[1352]
Removing Rhs of wire add_vv_vv_MODGEN_21_0[1343] = \WIFI:BUART:sRX:s23Poll:MODULE_21:g2:a0:s_0\[1353]
Removing Lhs of wire cmp_vv_vv_MODGEN_22[1344] = \WIFI:BUART:sRX:s23Poll:MODULE_22:g2:a0:lta_0\[1369]
Removing Lhs of wire cmp_vv_vv_MODGEN_23[1345] = \WIFI:BUART:sRX:s23Poll:MODULE_23:g2:a0:lta_0\[1383]
Removing Lhs of wire \WIFI:BUART:sRX:s23Poll:MODULE_21:g2:a0:a_1\[1346] = MODIN17_1[1347]
Removing Rhs of wire MODIN17_1[1347] = \WIFI:BUART:pollcount_1\[1339]
Removing Lhs of wire \WIFI:BUART:sRX:s23Poll:MODULE_21:g2:a0:a_0\[1348] = MODIN17_0[1349]
Removing Rhs of wire MODIN17_0[1349] = \WIFI:BUART:pollcount_0\[1342]
Removing Lhs of wire \WIFI:BUART:sRX:s23Poll:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_0\[1355] = one[4]
Removing Lhs of wire \WIFI:BUART:sRX:s23Poll:MODULE_21:g2:a0:g1:z1:s0:g1:u0:b_0\[1356] = one[4]
Removing Lhs of wire \WIFI:BUART:sRX:s23Poll:MODULE_22:g2:a0:newa_1\[1357] = MODIN17_1[1347]
Removing Lhs of wire MODIN18_1[1358] = MODIN17_1[1347]
Removing Lhs of wire \WIFI:BUART:sRX:s23Poll:MODULE_22:g2:a0:newa_0\[1359] = MODIN17_0[1349]
Removing Lhs of wire MODIN18_0[1360] = MODIN17_0[1349]
Removing Lhs of wire \WIFI:BUART:sRX:s23Poll:MODULE_22:g2:a0:newb_1\[1361] = zero[27]
Removing Lhs of wire \WIFI:BUART:sRX:s23Poll:MODULE_22:g2:a0:newb_0\[1362] = one[4]
Removing Lhs of wire \WIFI:BUART:sRX:s23Poll:MODULE_22:g2:a0:dataa_1\[1363] = MODIN17_1[1347]
Removing Lhs of wire \WIFI:BUART:sRX:s23Poll:MODULE_22:g2:a0:dataa_0\[1364] = MODIN17_0[1349]
Removing Lhs of wire \WIFI:BUART:sRX:s23Poll:MODULE_22:g2:a0:datab_1\[1365] = zero[27]
Removing Lhs of wire \WIFI:BUART:sRX:s23Poll:MODULE_22:g2:a0:datab_0\[1366] = one[4]
Removing Lhs of wire \WIFI:BUART:sRX:s23Poll:MODULE_23:g2:a0:newa_1\[1371] = MODIN17_1[1347]
Removing Lhs of wire MODIN19_1[1372] = MODIN17_1[1347]
Removing Lhs of wire \WIFI:BUART:sRX:s23Poll:MODULE_23:g2:a0:newa_0\[1373] = MODIN17_0[1349]
Removing Lhs of wire MODIN19_0[1374] = MODIN17_0[1349]
Removing Lhs of wire \WIFI:BUART:sRX:s23Poll:MODULE_23:g2:a0:newb_1\[1375] = one[4]
Removing Lhs of wire \WIFI:BUART:sRX:s23Poll:MODULE_23:g2:a0:newb_0\[1376] = zero[27]
Removing Lhs of wire \WIFI:BUART:sRX:s23Poll:MODULE_23:g2:a0:dataa_1\[1377] = MODIN17_1[1347]
Removing Lhs of wire \WIFI:BUART:sRX:s23Poll:MODULE_23:g2:a0:dataa_0\[1378] = MODIN17_0[1349]
Removing Lhs of wire \WIFI:BUART:sRX:s23Poll:MODULE_23:g2:a0:datab_1\[1379] = one[4]
Removing Lhs of wire \WIFI:BUART:sRX:s23Poll:MODULE_23:g2:a0:datab_0\[1380] = zero[27]
Removing Lhs of wire \WIFI:BUART:rx_status_1\[1387] = zero[27]
Removing Rhs of wire \WIFI:BUART:rx_status_2\[1388] = \WIFI:BUART:rx_parity_error_status\[1389]
Removing Rhs of wire \WIFI:BUART:rx_status_3\[1390] = \WIFI:BUART:rx_stop_bit_error\[1391]
Removing Lhs of wire cmp_vv_vv_MODGEN_24[1401] = \WIFI:BUART:sRX:MODULE_24:g2:a0:lta_0\[1450]
Removing Lhs of wire cmp_vv_vv_MODGEN_25[1405] = \WIFI:BUART:sRX:MODULE_25:g1:a0:xneq\[1472]
Removing Lhs of wire \WIFI:BUART:sRX:MODULE_24:g2:a0:newa_6\[1406] = zero[27]
Removing Lhs of wire \WIFI:BUART:sRX:MODULE_24:g2:a0:newa_5\[1407] = zero[27]
Removing Lhs of wire \WIFI:BUART:sRX:MODULE_24:g2:a0:newa_4\[1408] = zero[27]
Removing Lhs of wire \WIFI:BUART:sRX:MODULE_24:g2:a0:newa_3\[1409] = MODIN20_6[1410]
Removing Rhs of wire MODIN20_6[1410] = \WIFI:BUART:rx_count_6\[1328]
Removing Lhs of wire \WIFI:BUART:sRX:MODULE_24:g2:a0:newa_2\[1411] = MODIN20_5[1412]
Removing Rhs of wire MODIN20_5[1412] = \WIFI:BUART:rx_count_5\[1329]
Removing Lhs of wire \WIFI:BUART:sRX:MODULE_24:g2:a0:newa_1\[1413] = MODIN20_4[1414]
Removing Rhs of wire MODIN20_4[1414] = \WIFI:BUART:rx_count_4\[1330]
Removing Lhs of wire \WIFI:BUART:sRX:MODULE_24:g2:a0:newa_0\[1415] = MODIN20_3[1416]
Removing Rhs of wire MODIN20_3[1416] = \WIFI:BUART:rx_count_3\[1331]
Removing Lhs of wire \WIFI:BUART:sRX:MODULE_24:g2:a0:newb_6\[1417] = zero[27]
Removing Lhs of wire \WIFI:BUART:sRX:MODULE_24:g2:a0:newb_5\[1418] = zero[27]
Removing Lhs of wire \WIFI:BUART:sRX:MODULE_24:g2:a0:newb_4\[1419] = zero[27]
Removing Lhs of wire \WIFI:BUART:sRX:MODULE_24:g2:a0:newb_3\[1420] = zero[27]
Removing Lhs of wire \WIFI:BUART:sRX:MODULE_24:g2:a0:newb_2\[1421] = one[4]
Removing Lhs of wire \WIFI:BUART:sRX:MODULE_24:g2:a0:newb_1\[1422] = one[4]
Removing Lhs of wire \WIFI:BUART:sRX:MODULE_24:g2:a0:newb_0\[1423] = zero[27]
Removing Lhs of wire \WIFI:BUART:sRX:MODULE_24:g2:a0:dataa_6\[1424] = zero[27]
Removing Lhs of wire \WIFI:BUART:sRX:MODULE_24:g2:a0:dataa_5\[1425] = zero[27]
Removing Lhs of wire \WIFI:BUART:sRX:MODULE_24:g2:a0:dataa_4\[1426] = zero[27]
Removing Lhs of wire \WIFI:BUART:sRX:MODULE_24:g2:a0:dataa_3\[1427] = MODIN20_6[1410]
Removing Lhs of wire \WIFI:BUART:sRX:MODULE_24:g2:a0:dataa_2\[1428] = MODIN20_5[1412]
Removing Lhs of wire \WIFI:BUART:sRX:MODULE_24:g2:a0:dataa_1\[1429] = MODIN20_4[1414]
Removing Lhs of wire \WIFI:BUART:sRX:MODULE_24:g2:a0:dataa_0\[1430] = MODIN20_3[1416]
Removing Lhs of wire \WIFI:BUART:sRX:MODULE_24:g2:a0:datab_6\[1431] = zero[27]
Removing Lhs of wire \WIFI:BUART:sRX:MODULE_24:g2:a0:datab_5\[1432] = zero[27]
Removing Lhs of wire \WIFI:BUART:sRX:MODULE_24:g2:a0:datab_4\[1433] = zero[27]
Removing Lhs of wire \WIFI:BUART:sRX:MODULE_24:g2:a0:datab_3\[1434] = zero[27]
Removing Lhs of wire \WIFI:BUART:sRX:MODULE_24:g2:a0:datab_2\[1435] = one[4]
Removing Lhs of wire \WIFI:BUART:sRX:MODULE_24:g2:a0:datab_1\[1436] = one[4]
Removing Lhs of wire \WIFI:BUART:sRX:MODULE_24:g2:a0:datab_0\[1437] = zero[27]
Removing Lhs of wire \WIFI:BUART:sRX:MODULE_25:g1:a0:newa_0\[1452] = \WIFI:BUART:rx_postpoll\[1287]
Removing Lhs of wire \WIFI:BUART:sRX:MODULE_25:g1:a0:newb_0\[1453] = \WIFI:BUART:rx_parity_bit\[1404]
Removing Lhs of wire \WIFI:BUART:sRX:MODULE_25:g1:a0:dataa_0\[1454] = \WIFI:BUART:rx_postpoll\[1287]
Removing Lhs of wire \WIFI:BUART:sRX:MODULE_25:g1:a0:datab_0\[1455] = \WIFI:BUART:rx_parity_bit\[1404]
Removing Lhs of wire \WIFI:BUART:sRX:MODULE_25:g1:a0:gx:u0:a_0\[1456] = \WIFI:BUART:rx_postpoll\[1287]
Removing Lhs of wire \WIFI:BUART:sRX:MODULE_25:g1:a0:gx:u0:b_0\[1457] = \WIFI:BUART:rx_parity_bit\[1404]
Removing Lhs of wire \WIFI:BUART:sRX:MODULE_25:g1:a0:gx:u0:aeqb_0\[1459] = one[4]
Removing Lhs of wire \WIFI:BUART:sRX:MODULE_25:g1:a0:gx:u0:eq_0\[1460] = \WIFI:BUART:sRX:MODULE_25:g1:a0:gx:u0:xnor_array_0\[1458]
Removing Lhs of wire \WIFI:BUART:sRX:MODULE_25:g1:a0:gx:u0:eqi_0\[1461] = \WIFI:BUART:sRX:MODULE_25:g1:a0:gx:u0:xnor_array_0\[1458]
Removing Lhs of wire tmpOE__Rx_wifi_net_0[1483] = one[4]
Removing Lhs of wire tmpOE__Tx_wifi_net_0[1488] = one[4]
Removing Rhs of wire Net_151[1496] = \PSOC:BUART:rx_interrupt_out\[1515]
Removing Lhs of wire \PSOC:Net_61\[1497] = \PSOC:Net_9\[1494]
Removing Lhs of wire \PSOC:BUART:tx_hd_send_break\[1501] = zero[27]
Removing Lhs of wire \PSOC:BUART:HalfDuplexSend\[1502] = zero[27]
Removing Lhs of wire \PSOC:BUART:FinalParityType_1\[1503] = zero[27]
Removing Lhs of wire \PSOC:BUART:FinalParityType_0\[1504] = zero[27]
Removing Lhs of wire \PSOC:BUART:FinalAddrMode_2\[1505] = zero[27]
Removing Lhs of wire \PSOC:BUART:FinalAddrMode_1\[1506] = zero[27]
Removing Lhs of wire \PSOC:BUART:FinalAddrMode_0\[1507] = zero[27]
Removing Lhs of wire \PSOC:BUART:tx_ctrl_mark\[1508] = zero[27]
Removing Rhs of wire \PSOC:BUART:tx_bitclk_enable_pre\[1519] = \PSOC:BUART:tx_bitclk_dp\[1555]
Removing Lhs of wire \PSOC:BUART:tx_counter_tc\[1565] = \PSOC:BUART:tx_counter_dp\[1556]
Removing Lhs of wire \PSOC:BUART:tx_status_6\[1566] = zero[27]
Removing Lhs of wire \PSOC:BUART:tx_status_5\[1567] = zero[27]
Removing Lhs of wire \PSOC:BUART:tx_status_4\[1568] = zero[27]
Removing Lhs of wire \PSOC:BUART:tx_status_1\[1570] = \PSOC:BUART:tx_fifo_empty\[1533]
Removing Lhs of wire \PSOC:BUART:tx_status_3\[1572] = \PSOC:BUART:tx_fifo_notfull\[1532]
Removing Lhs of wire \PSOC:BUART:rx_count7_bit8_wire\[1632] = zero[27]
Removing Lhs of wire \PSOC:BUART:sRX:s23Poll:add_vv_vv_MODGEN_26_1\[1640] = \PSOC:BUART:sRX:s23Poll:MODULE_26:g2:a0:s_1\[1651]
Removing Lhs of wire \PSOC:BUART:sRX:s23Poll:add_vv_vv_MODGEN_26_0\[1642] = \PSOC:BUART:sRX:s23Poll:MODULE_26:g2:a0:s_0\[1652]
Removing Lhs of wire \PSOC:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_27\[1643] = \PSOC:BUART:sRX:s23Poll:MODULE_27:g2:a0:lta_0\[1668]
Removing Lhs of wire \PSOC:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_28\[1644] = \PSOC:BUART:sRX:s23Poll:MODULE_28:g2:a0:lta_0\[1682]
Removing Lhs of wire \PSOC:BUART:sRX:s23Poll:MODULE_26:g2:a0:a_1\[1645] = \PSOC:BUART:sRX:s23Poll:MODIN21_1\[1646]
Removing Lhs of wire \PSOC:BUART:sRX:s23Poll:MODIN21_1\[1646] = \PSOC:BUART:pollcount_1\[1638]
Removing Lhs of wire \PSOC:BUART:sRX:s23Poll:MODULE_26:g2:a0:a_0\[1647] = \PSOC:BUART:sRX:s23Poll:MODIN21_0\[1648]
Removing Lhs of wire \PSOC:BUART:sRX:s23Poll:MODIN21_0\[1648] = \PSOC:BUART:pollcount_0\[1641]
Removing Lhs of wire \PSOC:BUART:sRX:s23Poll:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_0\[1654] = one[4]
Removing Lhs of wire \PSOC:BUART:sRX:s23Poll:MODULE_26:g2:a0:g1:z1:s0:g1:u0:b_0\[1655] = one[4]
Removing Lhs of wire \PSOC:BUART:sRX:s23Poll:MODULE_27:g2:a0:newa_1\[1656] = \PSOC:BUART:pollcount_1\[1638]
Removing Lhs of wire \PSOC:BUART:sRX:s23Poll:MODIN22_1\[1657] = \PSOC:BUART:pollcount_1\[1638]
Removing Lhs of wire \PSOC:BUART:sRX:s23Poll:MODULE_27:g2:a0:newa_0\[1658] = \PSOC:BUART:pollcount_0\[1641]
Removing Lhs of wire \PSOC:BUART:sRX:s23Poll:MODIN22_0\[1659] = \PSOC:BUART:pollcount_0\[1641]
Removing Lhs of wire \PSOC:BUART:sRX:s23Poll:MODULE_27:g2:a0:newb_1\[1660] = zero[27]
Removing Lhs of wire \PSOC:BUART:sRX:s23Poll:MODULE_27:g2:a0:newb_0\[1661] = one[4]
Removing Lhs of wire \PSOC:BUART:sRX:s23Poll:MODULE_27:g2:a0:dataa_1\[1662] = \PSOC:BUART:pollcount_1\[1638]
Removing Lhs of wire \PSOC:BUART:sRX:s23Poll:MODULE_27:g2:a0:dataa_0\[1663] = \PSOC:BUART:pollcount_0\[1641]
Removing Lhs of wire \PSOC:BUART:sRX:s23Poll:MODULE_27:g2:a0:datab_1\[1664] = zero[27]
Removing Lhs of wire \PSOC:BUART:sRX:s23Poll:MODULE_27:g2:a0:datab_0\[1665] = one[4]
Removing Lhs of wire \PSOC:BUART:sRX:s23Poll:MODULE_28:g2:a0:newa_1\[1670] = \PSOC:BUART:pollcount_1\[1638]
Removing Lhs of wire \PSOC:BUART:sRX:s23Poll:MODIN23_1\[1671] = \PSOC:BUART:pollcount_1\[1638]
Removing Lhs of wire \PSOC:BUART:sRX:s23Poll:MODULE_28:g2:a0:newa_0\[1672] = \PSOC:BUART:pollcount_0\[1641]
Removing Lhs of wire \PSOC:BUART:sRX:s23Poll:MODIN23_0\[1673] = \PSOC:BUART:pollcount_0\[1641]
Removing Lhs of wire \PSOC:BUART:sRX:s23Poll:MODULE_28:g2:a0:newb_1\[1674] = one[4]
Removing Lhs of wire \PSOC:BUART:sRX:s23Poll:MODULE_28:g2:a0:newb_0\[1675] = zero[27]
Removing Lhs of wire \PSOC:BUART:sRX:s23Poll:MODULE_28:g2:a0:dataa_1\[1676] = \PSOC:BUART:pollcount_1\[1638]
Removing Lhs of wire \PSOC:BUART:sRX:s23Poll:MODULE_28:g2:a0:dataa_0\[1677] = \PSOC:BUART:pollcount_0\[1641]
Removing Lhs of wire \PSOC:BUART:sRX:s23Poll:MODULE_28:g2:a0:datab_1\[1678] = one[4]
Removing Lhs of wire \PSOC:BUART:sRX:s23Poll:MODULE_28:g2:a0:datab_0\[1679] = zero[27]
Removing Lhs of wire \PSOC:BUART:rx_status_1\[1686] = zero[27]
Removing Rhs of wire \PSOC:BUART:rx_status_2\[1687] = \PSOC:BUART:rx_parity_error_status\[1688]
Removing Rhs of wire \PSOC:BUART:rx_status_3\[1689] = \PSOC:BUART:rx_stop_bit_error\[1690]
Removing Lhs of wire \PSOC:BUART:sRX:cmp_vv_vv_MODGEN_29\[1700] = \PSOC:BUART:sRX:MODULE_29:g2:a0:lta_0\[1749]
Removing Lhs of wire \PSOC:BUART:sRX:cmp_vv_vv_MODGEN_30\[1704] = \PSOC:BUART:sRX:MODULE_30:g1:a0:xneq\[1771]
Removing Lhs of wire \PSOC:BUART:sRX:MODULE_29:g2:a0:newa_6\[1705] = zero[27]
Removing Lhs of wire \PSOC:BUART:sRX:MODULE_29:g2:a0:newa_5\[1706] = zero[27]
Removing Lhs of wire \PSOC:BUART:sRX:MODULE_29:g2:a0:newa_4\[1707] = zero[27]
Removing Lhs of wire \PSOC:BUART:sRX:MODULE_29:g2:a0:newa_3\[1708] = \PSOC:BUART:sRX:MODIN24_6\[1709]
Removing Lhs of wire \PSOC:BUART:sRX:MODIN24_6\[1709] = \PSOC:BUART:rx_count_6\[1627]
Removing Lhs of wire \PSOC:BUART:sRX:MODULE_29:g2:a0:newa_2\[1710] = \PSOC:BUART:sRX:MODIN24_5\[1711]
Removing Lhs of wire \PSOC:BUART:sRX:MODIN24_5\[1711] = \PSOC:BUART:rx_count_5\[1628]
Removing Lhs of wire \PSOC:BUART:sRX:MODULE_29:g2:a0:newa_1\[1712] = \PSOC:BUART:sRX:MODIN24_4\[1713]
Removing Lhs of wire \PSOC:BUART:sRX:MODIN24_4\[1713] = \PSOC:BUART:rx_count_4\[1629]
Removing Lhs of wire \PSOC:BUART:sRX:MODULE_29:g2:a0:newa_0\[1714] = \PSOC:BUART:sRX:MODIN24_3\[1715]
Removing Lhs of wire \PSOC:BUART:sRX:MODIN24_3\[1715] = \PSOC:BUART:rx_count_3\[1630]
Removing Lhs of wire \PSOC:BUART:sRX:MODULE_29:g2:a0:newb_6\[1716] = zero[27]
Removing Lhs of wire \PSOC:BUART:sRX:MODULE_29:g2:a0:newb_5\[1717] = zero[27]
Removing Lhs of wire \PSOC:BUART:sRX:MODULE_29:g2:a0:newb_4\[1718] = zero[27]
Removing Lhs of wire \PSOC:BUART:sRX:MODULE_29:g2:a0:newb_3\[1719] = zero[27]
Removing Lhs of wire \PSOC:BUART:sRX:MODULE_29:g2:a0:newb_2\[1720] = one[4]
Removing Lhs of wire \PSOC:BUART:sRX:MODULE_29:g2:a0:newb_1\[1721] = one[4]
Removing Lhs of wire \PSOC:BUART:sRX:MODULE_29:g2:a0:newb_0\[1722] = zero[27]
Removing Lhs of wire \PSOC:BUART:sRX:MODULE_29:g2:a0:dataa_6\[1723] = zero[27]
Removing Lhs of wire \PSOC:BUART:sRX:MODULE_29:g2:a0:dataa_5\[1724] = zero[27]
Removing Lhs of wire \PSOC:BUART:sRX:MODULE_29:g2:a0:dataa_4\[1725] = zero[27]
Removing Lhs of wire \PSOC:BUART:sRX:MODULE_29:g2:a0:dataa_3\[1726] = \PSOC:BUART:rx_count_6\[1627]
Removing Lhs of wire \PSOC:BUART:sRX:MODULE_29:g2:a0:dataa_2\[1727] = \PSOC:BUART:rx_count_5\[1628]
Removing Lhs of wire \PSOC:BUART:sRX:MODULE_29:g2:a0:dataa_1\[1728] = \PSOC:BUART:rx_count_4\[1629]
Removing Lhs of wire \PSOC:BUART:sRX:MODULE_29:g2:a0:dataa_0\[1729] = \PSOC:BUART:rx_count_3\[1630]
Removing Lhs of wire \PSOC:BUART:sRX:MODULE_29:g2:a0:datab_6\[1730] = zero[27]
Removing Lhs of wire \PSOC:BUART:sRX:MODULE_29:g2:a0:datab_5\[1731] = zero[27]
Removing Lhs of wire \PSOC:BUART:sRX:MODULE_29:g2:a0:datab_4\[1732] = zero[27]
Removing Lhs of wire \PSOC:BUART:sRX:MODULE_29:g2:a0:datab_3\[1733] = zero[27]
Removing Lhs of wire \PSOC:BUART:sRX:MODULE_29:g2:a0:datab_2\[1734] = one[4]
Removing Lhs of wire \PSOC:BUART:sRX:MODULE_29:g2:a0:datab_1\[1735] = one[4]
Removing Lhs of wire \PSOC:BUART:sRX:MODULE_29:g2:a0:datab_0\[1736] = zero[27]
Removing Lhs of wire \PSOC:BUART:sRX:MODULE_30:g1:a0:newa_0\[1751] = \PSOC:BUART:rx_postpoll\[1586]
Removing Lhs of wire \PSOC:BUART:sRX:MODULE_30:g1:a0:newb_0\[1752] = \PSOC:BUART:rx_parity_bit\[1703]
Removing Lhs of wire \PSOC:BUART:sRX:MODULE_30:g1:a0:dataa_0\[1753] = \PSOC:BUART:rx_postpoll\[1586]
Removing Lhs of wire \PSOC:BUART:sRX:MODULE_30:g1:a0:datab_0\[1754] = \PSOC:BUART:rx_parity_bit\[1703]
Removing Lhs of wire \PSOC:BUART:sRX:MODULE_30:g1:a0:gx:u0:a_0\[1755] = \PSOC:BUART:rx_postpoll\[1586]
Removing Lhs of wire \PSOC:BUART:sRX:MODULE_30:g1:a0:gx:u0:b_0\[1756] = \PSOC:BUART:rx_parity_bit\[1703]
Removing Lhs of wire \PSOC:BUART:sRX:MODULE_30:g1:a0:gx:u0:aeqb_0\[1758] = one[4]
Removing Lhs of wire \PSOC:BUART:sRX:MODULE_30:g1:a0:gx:u0:eq_0\[1759] = \PSOC:BUART:sRX:MODULE_30:g1:a0:gx:u0:xnor_array_0\[1757]
Removing Lhs of wire \PSOC:BUART:sRX:MODULE_30:g1:a0:gx:u0:eqi_0\[1760] = \PSOC:BUART:sRX:MODULE_30:g1:a0:gx:u0:xnor_array_0\[1757]
Removing Lhs of wire tmpOE__Rx_Psoc_net_0[1782] = one[4]
Removing Lhs of wire tmpOE__Tx_Psoc_net_0[1787] = one[4]
Removing Lhs of wire tmpOE__mosi_net_0[1793] = one[4]
Removing Rhs of wire Net_165[1794] = \SPIM:BSPIM:mosi_reg\[1812]
Removing Rhs of wire \SPIM:Net_276\[1799] = \SPIM:Net_288\[1800]
Removing Rhs of wire \SPIM:BSPIM:load_rx_data\[1804] = \SPIM:BSPIM:dpcounter_one\[1805]
Removing Lhs of wire \SPIM:BSPIM:pol_supprt\[1806] = zero[27]
Removing Lhs of wire \SPIM:BSPIM:miso_to_dp\[1807] = \SPIM:Net_244\[1808]
Removing Lhs of wire \SPIM:Net_244\[1808] = Net_168[1900]
Removing Rhs of wire \SPIM:BSPIM:tx_status_1\[1834] = \SPIM:BSPIM:dpMOSI_fifo_empty\[1835]
Removing Rhs of wire \SPIM:BSPIM:tx_status_2\[1836] = \SPIM:BSPIM:dpMOSI_fifo_not_full\[1837]
Removing Lhs of wire \SPIM:BSPIM:tx_status_3\[1838] = \SPIM:BSPIM:load_rx_data\[1804]
Removing Rhs of wire \SPIM:BSPIM:rx_status_4\[1840] = \SPIM:BSPIM:dpMISO_fifo_full\[1841]
Removing Rhs of wire \SPIM:BSPIM:rx_status_5\[1842] = \SPIM:BSPIM:dpMISO_fifo_not_empty\[1843]
Removing Lhs of wire \SPIM:BSPIM:tx_status_6\[1845] = zero[27]
Removing Lhs of wire \SPIM:BSPIM:tx_status_5\[1846] = zero[27]
Removing Lhs of wire \SPIM:BSPIM:rx_status_3\[1847] = zero[27]
Removing Lhs of wire \SPIM:BSPIM:rx_status_2\[1848] = zero[27]
Removing Lhs of wire \SPIM:BSPIM:rx_status_1\[1849] = zero[27]
Removing Lhs of wire \SPIM:BSPIM:rx_status_0\[1850] = zero[27]
Removing Lhs of wire \SPIM:Net_273\[1860] = zero[27]
Removing Lhs of wire \SPIM:Net_289\[1901] = zero[27]
Removing Lhs of wire tmpOE__sclk_net_0[1903] = one[4]
Removing Lhs of wire tmpOE__ss0_net_0[1909] = one[4]
Removing Lhs of wire tmpOE__miso_net_0[1916] = one[4]
Removing Rhs of wire Net_273[1921] = \SelectSS:control_out_0\[1928]
Removing Rhs of wire Net_273[1921] = \SelectSS:control_0\[1951]
Removing Rhs of wire Net_289[1924] = \demux_1:tmp__demux_1_0_reg\[1920]
Removing Rhs of wire Net_290[1925] = \demux_1:tmp__demux_1_1_reg\[1923]
Removing Lhs of wire \SelectSS:clk\[1926] = zero[27]
Removing Lhs of wire \SelectSS:rst\[1927] = zero[27]
Removing Lhs of wire tmpOE__ss1_net_0[1953] = one[4]
Removing Lhs of wire tmpOE__Psoc_status_1_net_1[1960] = one[4]
Removing Lhs of wire tmpOE__Psoc_status_1_net_0[1961] = one[4]
Removing Lhs of wire tmpOE__PKey_net_0[1969] = one[4]
Removing Lhs of wire tmpOE__led_net_0[1975] = one[4]
Removing Lhs of wire \LCD1:BUART:reset_reg\\D\[1980] = zero[27]
Removing Lhs of wire \LCD1:BUART:rx_bitclk\\D\[1995] = \LCD1:BUART:rx_bitclk_pre\[129]
Removing Lhs of wire \LCD1:BUART:rx_parity_error_pre\\D\[2004] = \LCD1:BUART:rx_parity_error_pre\[206]
Removing Lhs of wire \LCD1:BUART:rx_break_status\\D\[2005] = zero[27]
Removing Lhs of wire \LCD2:BUART:reset_reg\\D\[2009] = zero[27]
Removing Lhs of wire \LCD2:BUART:rx_bitclk\\D\[2024] = \LCD2:BUART:rx_bitclk_pre\[427]
Removing Lhs of wire \LCD2:BUART:rx_parity_error_pre\\D\[2033] = \LCD2:BUART:rx_parity_error_pre\[504]
Removing Lhs of wire \LCD2:BUART:rx_break_status\\D\[2034] = zero[27]
Removing Lhs of wire \XBee:BUART:reset_reg\\D\[2038] = zero[27]
Removing Lhs of wire \XBee:BUART:rx_bitclk\\D\[2053] = \XBee:BUART:rx_bitclk_pre\[726]
Removing Lhs of wire \XBee:BUART:rx_parity_error_pre\\D\[2062] = \XBee:BUART:rx_parity_error_pre\[803]
Removing Lhs of wire \XBee:BUART:rx_break_status\\D\[2063] = zero[27]
Removing Lhs of wire \GSM:BUART:reset_reg\\D\[2067] = zero[27]
Removing Lhs of wire \GSM:BUART:rx_bitclk\\D\[2082] = \GSM:BUART:rx_bitclk_pre\[1024]
Removing Lhs of wire \GSM:BUART:rx_parity_error_pre\\D\[2091] = \GSM:BUART:rx_parity_error_pre\[1101]
Removing Lhs of wire \GSM:BUART:rx_break_status\\D\[2092] = zero[27]
Removing Lhs of wire \WIFI:BUART:reset_reg\\D\[2096] = zero[27]
Removing Lhs of wire \WIFI:BUART:rx_bitclk\\D\[2111] = \WIFI:BUART:rx_bitclk_pre\[1322]
Removing Lhs of wire \WIFI:BUART:rx_parity_error_pre\\D\[2120] = \WIFI:BUART:rx_parity_error_pre\[1399]
Removing Lhs of wire \WIFI:BUART:rx_break_status\\D\[2121] = zero[27]
Removing Lhs of wire \PSOC:BUART:reset_reg\\D\[2125] = zero[27]
Removing Lhs of wire \PSOC:BUART:rx_bitclk\\D\[2140] = \PSOC:BUART:rx_bitclk_pre\[1621]
Removing Lhs of wire \PSOC:BUART:rx_parity_error_pre\\D\[2149] = \PSOC:BUART:rx_parity_error_pre\[1698]
Removing Lhs of wire \PSOC:BUART:rx_break_status\\D\[2150] = zero[27]
Removing Lhs of wire \SPIM:BSPIM:so_send_reg\\D\[2154] = zero[27]
Removing Lhs of wire \SPIM:BSPIM:mosi_pre_reg\\D\[2160] = zero[27]
Removing Lhs of wire \SPIM:BSPIM:dpcounter_one_reg\\D\[2162] = \SPIM:BSPIM:load_rx_data\[1804]
Removing Lhs of wire \SPIM:BSPIM:mosi_from_dp_reg\\D\[2163] = \SPIM:BSPIM:mosi_from_dp\[1818]

------------------------------------------------------
Aliased 0 equations, 634 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\LCD1:BUART:rx_addressmatch\' (cost = 0):
\LCD1:BUART:rx_addressmatch\ <= (\LCD1:BUART:rx_addressmatch2\
	OR \LCD1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\LCD1:BUART:rx_bitclk_pre\' (cost = 1):
\LCD1:BUART:rx_bitclk_pre\ <= ((not \LCD1:BUART:rx_count_2\ and not \LCD1:BUART:rx_count_1\ and not \LCD1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\LCD1:BUART:rx_bitclk_pre16x\' (cost = 0):
\LCD1:BUART:rx_bitclk_pre16x\ <= ((not \LCD1:BUART:rx_count_2\ and \LCD1:BUART:rx_count_1\ and \LCD1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\LCD1:BUART:rx_poll_bit1\' (cost = 1):
\LCD1:BUART:rx_poll_bit1\ <= ((not \LCD1:BUART:rx_count_2\ and not \LCD1:BUART:rx_count_1\ and \LCD1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\LCD1:BUART:rx_poll_bit2\' (cost = 1):
\LCD1:BUART:rx_poll_bit2\ <= ((not \LCD1:BUART:rx_count_2\ and not \LCD1:BUART:rx_count_1\ and not \LCD1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\LCD1:BUART:pollingrange\' (cost = 4):
\LCD1:BUART:pollingrange\ <= ((not \LCD1:BUART:rx_count_2\ and not \LCD1:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\LCD1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\LCD1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN1_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_0' (cost = 0):
add_vv_vv_MODGEN_1_0 <= (not MODIN1_0);

Note:  Expanding virtual equation for '\LCD1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\LCD1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\LCD1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (MODIN1_1);

Note:  Expanding virtual equation for '\LCD1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\LCD1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not MODIN1_1);

Note:  Expanding virtual equation for '\LCD1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\LCD1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD1:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\LCD1:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD1:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\LCD1:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD1:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\LCD1:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD1:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\LCD1:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD1:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\LCD1:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD1:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\LCD1:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD1:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\LCD1:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD1:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\LCD1:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\LCD1:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\LCD1:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\LCD1:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\LCD1:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\LCD1:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\LCD1:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\LCD1:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\LCD1:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\LCD1:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\LCD1:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\LCD2:BUART:rx_addressmatch\' (cost = 0):
\LCD2:BUART:rx_addressmatch\ <= (\LCD2:BUART:rx_addressmatch2\
	OR \LCD2:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\LCD2:BUART:rx_bitclk_pre\' (cost = 1):
\LCD2:BUART:rx_bitclk_pre\ <= ((not \LCD2:BUART:rx_count_2\ and not \LCD2:BUART:rx_count_1\ and not \LCD2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\LCD2:BUART:rx_bitclk_pre16x\' (cost = 0):
\LCD2:BUART:rx_bitclk_pre16x\ <= ((not \LCD2:BUART:rx_count_2\ and \LCD2:BUART:rx_count_1\ and \LCD2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\LCD2:BUART:rx_poll_bit1\' (cost = 1):
\LCD2:BUART:rx_poll_bit1\ <= ((not \LCD2:BUART:rx_count_2\ and not \LCD2:BUART:rx_count_1\ and \LCD2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\LCD2:BUART:rx_poll_bit2\' (cost = 1):
\LCD2:BUART:rx_poll_bit2\ <= ((not \LCD2:BUART:rx_count_2\ and not \LCD2:BUART:rx_count_1\ and not \LCD2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\LCD2:BUART:pollingrange\' (cost = 4):
\LCD2:BUART:pollingrange\ <= ((not \LCD2:BUART:rx_count_2\ and not \LCD2:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\LCD2:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\LCD2:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN5_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_6_0' (cost = 0):
add_vv_vv_MODGEN_6_0 <= (not MODIN5_0);

Note:  Expanding virtual equation for '\LCD2:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\' (cost = 0):
\LCD2:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD2:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\' (cost = 0):
\LCD2:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ <= (MODIN5_1);

Note:  Expanding virtual equation for '\LCD2:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\' (cost = 0):
\LCD2:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ <= (not MODIN5_1);

Note:  Expanding virtual equation for '\LCD2:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\' (cost = 0):
\LCD2:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD2:BUART:sRX:MODULE_9:g2:a0:lta_6\' (cost = 0):
\LCD2:BUART:sRX:MODULE_9:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD2:BUART:sRX:MODULE_9:g2:a0:gta_6\' (cost = 0):
\LCD2:BUART:sRX:MODULE_9:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD2:BUART:sRX:MODULE_9:g2:a0:lta_5\' (cost = 0):
\LCD2:BUART:sRX:MODULE_9:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD2:BUART:sRX:MODULE_9:g2:a0:gta_5\' (cost = 0):
\LCD2:BUART:sRX:MODULE_9:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD2:BUART:sRX:MODULE_9:g2:a0:lta_4\' (cost = 0):
\LCD2:BUART:sRX:MODULE_9:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD2:BUART:sRX:MODULE_9:g2:a0:gta_4\' (cost = 0):
\LCD2:BUART:sRX:MODULE_9:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD2:BUART:sRX:MODULE_9:g2:a0:lta_3\' (cost = 0):
\LCD2:BUART:sRX:MODULE_9:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD2:BUART:sRX:MODULE_9:g2:a0:gta_3\' (cost = 0):
\LCD2:BUART:sRX:MODULE_9:g2:a0:gta_3\ <= (MODIN8_6);

Note:  Expanding virtual equation for '\LCD2:BUART:sRX:MODULE_9:g2:a0:lta_2\' (cost = 1):
\LCD2:BUART:sRX:MODULE_9:g2:a0:lta_2\ <= ((not MODIN8_6 and not MODIN8_5));

Note:  Expanding virtual equation for '\LCD2:BUART:sRX:MODULE_9:g2:a0:gta_2\' (cost = 0):
\LCD2:BUART:sRX:MODULE_9:g2:a0:gta_2\ <= (MODIN8_6);

Note:  Expanding virtual equation for '\LCD2:BUART:sRX:MODULE_9:g2:a0:lta_1\' (cost = 2):
\LCD2:BUART:sRX:MODULE_9:g2:a0:lta_1\ <= ((not MODIN8_6 and not MODIN8_4)
	OR (not MODIN8_6 and not MODIN8_5));

Note:  Expanding virtual equation for '\LCD2:BUART:sRX:MODULE_9:g2:a0:gta_1\' (cost = 0):
\LCD2:BUART:sRX:MODULE_9:g2:a0:gta_1\ <= (MODIN8_6);

Note:  Expanding virtual equation for '\LCD2:BUART:sRX:MODULE_9:g2:a0:lta_0\' (cost = 8):
\LCD2:BUART:sRX:MODULE_9:g2:a0:lta_0\ <= ((not MODIN8_6 and not MODIN8_4)
	OR (not MODIN8_6 and not MODIN8_5));

Note:  Expanding virtual equation for '\XBee:BUART:rx_addressmatch\' (cost = 0):
\XBee:BUART:rx_addressmatch\ <= (\XBee:BUART:rx_addressmatch2\
	OR \XBee:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\XBee:BUART:rx_bitclk_pre\' (cost = 1):
\XBee:BUART:rx_bitclk_pre\ <= ((not \XBee:BUART:rx_count_2\ and not \XBee:BUART:rx_count_1\ and not \XBee:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\XBee:BUART:rx_bitclk_pre16x\' (cost = 0):
\XBee:BUART:rx_bitclk_pre16x\ <= ((not \XBee:BUART:rx_count_2\ and \XBee:BUART:rx_count_1\ and \XBee:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\XBee:BUART:rx_poll_bit1\' (cost = 1):
\XBee:BUART:rx_poll_bit1\ <= ((not \XBee:BUART:rx_count_2\ and not \XBee:BUART:rx_count_1\ and \XBee:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\XBee:BUART:rx_poll_bit2\' (cost = 1):
\XBee:BUART:rx_poll_bit2\ <= ((not \XBee:BUART:rx_count_2\ and not \XBee:BUART:rx_count_1\ and not \XBee:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\XBee:BUART:pollingrange\' (cost = 4):
\XBee:BUART:pollingrange\ <= ((not \XBee:BUART:rx_count_2\ and not \XBee:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\XBee:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\XBee:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN9_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_11_0' (cost = 0):
add_vv_vv_MODGEN_11_0 <= (not MODIN9_0);

Note:  Expanding virtual equation for '\XBee:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_1\' (cost = 0):
\XBee:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_1\' (cost = 0):
\XBee:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_1\ <= (MODIN9_1);

Note:  Expanding virtual equation for '\XBee:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_1\' (cost = 0):
\XBee:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_1\ <= (not MODIN9_1);

Note:  Expanding virtual equation for '\XBee:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_1\' (cost = 0):
\XBee:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_14:g2:a0:lta_6\' (cost = 0):
\XBee:BUART:sRX:MODULE_14:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_14:g2:a0:gta_6\' (cost = 0):
\XBee:BUART:sRX:MODULE_14:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_14:g2:a0:lta_5\' (cost = 0):
\XBee:BUART:sRX:MODULE_14:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_14:g2:a0:gta_5\' (cost = 0):
\XBee:BUART:sRX:MODULE_14:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_14:g2:a0:lta_4\' (cost = 0):
\XBee:BUART:sRX:MODULE_14:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_14:g2:a0:gta_4\' (cost = 0):
\XBee:BUART:sRX:MODULE_14:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_14:g2:a0:lta_3\' (cost = 0):
\XBee:BUART:sRX:MODULE_14:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_14:g2:a0:gta_3\' (cost = 0):
\XBee:BUART:sRX:MODULE_14:g2:a0:gta_3\ <= (MODIN12_6);

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_14:g2:a0:lta_2\' (cost = 1):
\XBee:BUART:sRX:MODULE_14:g2:a0:lta_2\ <= ((not MODIN12_6 and not MODIN12_5));

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_14:g2:a0:gta_2\' (cost = 0):
\XBee:BUART:sRX:MODULE_14:g2:a0:gta_2\ <= (MODIN12_6);

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_14:g2:a0:lta_1\' (cost = 2):
\XBee:BUART:sRX:MODULE_14:g2:a0:lta_1\ <= ((not MODIN12_6 and not MODIN12_4)
	OR (not MODIN12_6 and not MODIN12_5));

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_14:g2:a0:gta_1\' (cost = 0):
\XBee:BUART:sRX:MODULE_14:g2:a0:gta_1\ <= (MODIN12_6);

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_14:g2:a0:lta_0\' (cost = 8):
\XBee:BUART:sRX:MODULE_14:g2:a0:lta_0\ <= ((not MODIN12_6 and not MODIN12_4)
	OR (not MODIN12_6 and not MODIN12_5));

Note:  Expanding virtual equation for '\GSM:BUART:rx_addressmatch\' (cost = 0):
\GSM:BUART:rx_addressmatch\ <= (\GSM:BUART:rx_addressmatch2\
	OR \GSM:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\GSM:BUART:rx_bitclk_pre\' (cost = 1):
\GSM:BUART:rx_bitclk_pre\ <= ((not \GSM:BUART:rx_count_2\ and not \GSM:BUART:rx_count_1\ and not \GSM:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\GSM:BUART:rx_bitclk_pre16x\' (cost = 0):
\GSM:BUART:rx_bitclk_pre16x\ <= ((not \GSM:BUART:rx_count_2\ and \GSM:BUART:rx_count_1\ and \GSM:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\GSM:BUART:rx_poll_bit1\' (cost = 1):
\GSM:BUART:rx_poll_bit1\ <= ((not \GSM:BUART:rx_count_2\ and not \GSM:BUART:rx_count_1\ and \GSM:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\GSM:BUART:rx_poll_bit2\' (cost = 1):
\GSM:BUART:rx_poll_bit2\ <= ((not \GSM:BUART:rx_count_2\ and not \GSM:BUART:rx_count_1\ and not \GSM:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\GSM:BUART:pollingrange\' (cost = 4):
\GSM:BUART:pollingrange\ <= ((not \GSM:BUART:rx_count_2\ and not \GSM:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\GSM:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\GSM:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN13_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_16_0' (cost = 0):
add_vv_vv_MODGEN_16_0 <= (not MODIN13_0);

Note:  Expanding virtual equation for '\GSM:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_1\' (cost = 0):
\GSM:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\GSM:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_1\' (cost = 0):
\GSM:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_1\ <= (MODIN13_1);

Note:  Expanding virtual equation for '\GSM:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_1\' (cost = 0):
\GSM:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_1\ <= (not MODIN13_1);

Note:  Expanding virtual equation for '\GSM:BUART:sRX:s23Poll:MODULE_18:g2:a0:gta_1\' (cost = 0):
\GSM:BUART:sRX:s23Poll:MODULE_18:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\GSM:BUART:sRX:MODULE_19:g2:a0:lta_6\' (cost = 0):
\GSM:BUART:sRX:MODULE_19:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\GSM:BUART:sRX:MODULE_19:g2:a0:gta_6\' (cost = 0):
\GSM:BUART:sRX:MODULE_19:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\GSM:BUART:sRX:MODULE_19:g2:a0:lta_5\' (cost = 0):
\GSM:BUART:sRX:MODULE_19:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\GSM:BUART:sRX:MODULE_19:g2:a0:gta_5\' (cost = 0):
\GSM:BUART:sRX:MODULE_19:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\GSM:BUART:sRX:MODULE_19:g2:a0:lta_4\' (cost = 0):
\GSM:BUART:sRX:MODULE_19:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\GSM:BUART:sRX:MODULE_19:g2:a0:gta_4\' (cost = 0):
\GSM:BUART:sRX:MODULE_19:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\GSM:BUART:sRX:MODULE_19:g2:a0:lta_3\' (cost = 0):
\GSM:BUART:sRX:MODULE_19:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\GSM:BUART:sRX:MODULE_19:g2:a0:gta_3\' (cost = 0):
\GSM:BUART:sRX:MODULE_19:g2:a0:gta_3\ <= (MODIN16_6);

Note:  Expanding virtual equation for '\GSM:BUART:sRX:MODULE_19:g2:a0:lta_2\' (cost = 1):
\GSM:BUART:sRX:MODULE_19:g2:a0:lta_2\ <= ((not MODIN16_6 and not MODIN16_5));

Note:  Expanding virtual equation for '\GSM:BUART:sRX:MODULE_19:g2:a0:gta_2\' (cost = 0):
\GSM:BUART:sRX:MODULE_19:g2:a0:gta_2\ <= (MODIN16_6);

Note:  Expanding virtual equation for '\GSM:BUART:sRX:MODULE_19:g2:a0:lta_1\' (cost = 2):
\GSM:BUART:sRX:MODULE_19:g2:a0:lta_1\ <= ((not MODIN16_6 and not MODIN16_4)
	OR (not MODIN16_6 and not MODIN16_5));

Note:  Expanding virtual equation for '\GSM:BUART:sRX:MODULE_19:g2:a0:gta_1\' (cost = 0):
\GSM:BUART:sRX:MODULE_19:g2:a0:gta_1\ <= (MODIN16_6);

Note:  Expanding virtual equation for '\GSM:BUART:sRX:MODULE_19:g2:a0:lta_0\' (cost = 8):
\GSM:BUART:sRX:MODULE_19:g2:a0:lta_0\ <= ((not MODIN16_6 and not MODIN16_4)
	OR (not MODIN16_6 and not MODIN16_5));

Note:  Expanding virtual equation for '\WIFI:BUART:rx_addressmatch\' (cost = 0):
\WIFI:BUART:rx_addressmatch\ <= (\WIFI:BUART:rx_addressmatch2\
	OR \WIFI:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\WIFI:BUART:rx_bitclk_pre\' (cost = 1):
\WIFI:BUART:rx_bitclk_pre\ <= ((not \WIFI:BUART:rx_count_2\ and not \WIFI:BUART:rx_count_1\ and not \WIFI:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\WIFI:BUART:rx_bitclk_pre16x\' (cost = 0):
\WIFI:BUART:rx_bitclk_pre16x\ <= ((not \WIFI:BUART:rx_count_2\ and \WIFI:BUART:rx_count_1\ and \WIFI:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\WIFI:BUART:rx_poll_bit1\' (cost = 1):
\WIFI:BUART:rx_poll_bit1\ <= ((not \WIFI:BUART:rx_count_2\ and not \WIFI:BUART:rx_count_1\ and \WIFI:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\WIFI:BUART:rx_poll_bit2\' (cost = 1):
\WIFI:BUART:rx_poll_bit2\ <= ((not \WIFI:BUART:rx_count_2\ and not \WIFI:BUART:rx_count_1\ and not \WIFI:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\WIFI:BUART:pollingrange\' (cost = 4):
\WIFI:BUART:pollingrange\ <= ((not \WIFI:BUART:rx_count_2\ and not \WIFI:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\WIFI:BUART:sRX:s23Poll:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\WIFI:BUART:sRX:s23Poll:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN17_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_21_0' (cost = 0):
add_vv_vv_MODGEN_21_0 <= (not MODIN17_0);

Note:  Expanding virtual equation for '\WIFI:BUART:sRX:s23Poll:MODULE_22:g2:a0:lta_1\' (cost = 0):
\WIFI:BUART:sRX:s23Poll:MODULE_22:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\WIFI:BUART:sRX:s23Poll:MODULE_22:g2:a0:gta_1\' (cost = 0):
\WIFI:BUART:sRX:s23Poll:MODULE_22:g2:a0:gta_1\ <= (MODIN17_1);

Note:  Expanding virtual equation for '\WIFI:BUART:sRX:s23Poll:MODULE_23:g2:a0:lta_1\' (cost = 0):
\WIFI:BUART:sRX:s23Poll:MODULE_23:g2:a0:lta_1\ <= (not MODIN17_1);

Note:  Expanding virtual equation for '\WIFI:BUART:sRX:s23Poll:MODULE_23:g2:a0:gta_1\' (cost = 0):
\WIFI:BUART:sRX:s23Poll:MODULE_23:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\WIFI:BUART:sRX:MODULE_24:g2:a0:lta_6\' (cost = 0):
\WIFI:BUART:sRX:MODULE_24:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\WIFI:BUART:sRX:MODULE_24:g2:a0:gta_6\' (cost = 0):
\WIFI:BUART:sRX:MODULE_24:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\WIFI:BUART:sRX:MODULE_24:g2:a0:lta_5\' (cost = 0):
\WIFI:BUART:sRX:MODULE_24:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\WIFI:BUART:sRX:MODULE_24:g2:a0:gta_5\' (cost = 0):
\WIFI:BUART:sRX:MODULE_24:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\WIFI:BUART:sRX:MODULE_24:g2:a0:lta_4\' (cost = 0):
\WIFI:BUART:sRX:MODULE_24:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\WIFI:BUART:sRX:MODULE_24:g2:a0:gta_4\' (cost = 0):
\WIFI:BUART:sRX:MODULE_24:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\WIFI:BUART:sRX:MODULE_24:g2:a0:lta_3\' (cost = 0):
\WIFI:BUART:sRX:MODULE_24:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\WIFI:BUART:sRX:MODULE_24:g2:a0:gta_3\' (cost = 0):
\WIFI:BUART:sRX:MODULE_24:g2:a0:gta_3\ <= (MODIN20_6);

Note:  Expanding virtual equation for '\WIFI:BUART:sRX:MODULE_24:g2:a0:lta_2\' (cost = 1):
\WIFI:BUART:sRX:MODULE_24:g2:a0:lta_2\ <= ((not MODIN20_6 and not MODIN20_5));

Note:  Expanding virtual equation for '\WIFI:BUART:sRX:MODULE_24:g2:a0:gta_2\' (cost = 0):
\WIFI:BUART:sRX:MODULE_24:g2:a0:gta_2\ <= (MODIN20_6);

Note:  Expanding virtual equation for '\WIFI:BUART:sRX:MODULE_24:g2:a0:lta_1\' (cost = 2):
\WIFI:BUART:sRX:MODULE_24:g2:a0:lta_1\ <= ((not MODIN20_6 and not MODIN20_4)
	OR (not MODIN20_6 and not MODIN20_5));

Note:  Expanding virtual equation for '\WIFI:BUART:sRX:MODULE_24:g2:a0:gta_1\' (cost = 0):
\WIFI:BUART:sRX:MODULE_24:g2:a0:gta_1\ <= (MODIN20_6);

Note:  Expanding virtual equation for '\WIFI:BUART:sRX:MODULE_24:g2:a0:lta_0\' (cost = 8):
\WIFI:BUART:sRX:MODULE_24:g2:a0:lta_0\ <= ((not MODIN20_6 and not MODIN20_4)
	OR (not MODIN20_6 and not MODIN20_5));

Note:  Expanding virtual equation for '\PSOC:BUART:rx_addressmatch\' (cost = 0):
\PSOC:BUART:rx_addressmatch\ <= (\PSOC:BUART:rx_addressmatch2\
	OR \PSOC:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\PSOC:BUART:rx_bitclk_pre\' (cost = 1):
\PSOC:BUART:rx_bitclk_pre\ <= ((not \PSOC:BUART:rx_count_2\ and not \PSOC:BUART:rx_count_1\ and not \PSOC:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\PSOC:BUART:rx_bitclk_pre16x\' (cost = 0):
\PSOC:BUART:rx_bitclk_pre16x\ <= ((not \PSOC:BUART:rx_count_2\ and \PSOC:BUART:rx_count_1\ and \PSOC:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\PSOC:BUART:rx_poll_bit1\' (cost = 1):
\PSOC:BUART:rx_poll_bit1\ <= ((not \PSOC:BUART:rx_count_2\ and not \PSOC:BUART:rx_count_1\ and \PSOC:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\PSOC:BUART:rx_poll_bit2\' (cost = 1):
\PSOC:BUART:rx_poll_bit2\ <= ((not \PSOC:BUART:rx_count_2\ and not \PSOC:BUART:rx_count_1\ and not \PSOC:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\PSOC:BUART:pollingrange\' (cost = 4):
\PSOC:BUART:pollingrange\ <= ((not \PSOC:BUART:rx_count_2\ and not \PSOC:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\PSOC:BUART:sRX:s23Poll:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PSOC:BUART:sRX:s23Poll:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PSOC:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\PSOC:BUART:sRX:s23Poll:MODULE_26:g2:a0:s_0\' (cost = 0):
\PSOC:BUART:sRX:s23Poll:MODULE_26:g2:a0:s_0\ <= (not \PSOC:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\PSOC:BUART:sRX:s23Poll:MODULE_27:g2:a0:lta_1\' (cost = 0):
\PSOC:BUART:sRX:s23Poll:MODULE_27:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\PSOC:BUART:sRX:s23Poll:MODULE_27:g2:a0:gta_1\' (cost = 0):
\PSOC:BUART:sRX:s23Poll:MODULE_27:g2:a0:gta_1\ <= (\PSOC:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\PSOC:BUART:sRX:s23Poll:MODULE_28:g2:a0:lta_1\' (cost = 0):
\PSOC:BUART:sRX:s23Poll:MODULE_28:g2:a0:lta_1\ <= (not \PSOC:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\PSOC:BUART:sRX:s23Poll:MODULE_28:g2:a0:gta_1\' (cost = 0):
\PSOC:BUART:sRX:s23Poll:MODULE_28:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\PSOC:BUART:sRX:MODULE_29:g2:a0:lta_6\' (cost = 0):
\PSOC:BUART:sRX:MODULE_29:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PSOC:BUART:sRX:MODULE_29:g2:a0:gta_6\' (cost = 0):
\PSOC:BUART:sRX:MODULE_29:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PSOC:BUART:sRX:MODULE_29:g2:a0:lta_5\' (cost = 0):
\PSOC:BUART:sRX:MODULE_29:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PSOC:BUART:sRX:MODULE_29:g2:a0:gta_5\' (cost = 0):
\PSOC:BUART:sRX:MODULE_29:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PSOC:BUART:sRX:MODULE_29:g2:a0:lta_4\' (cost = 0):
\PSOC:BUART:sRX:MODULE_29:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PSOC:BUART:sRX:MODULE_29:g2:a0:gta_4\' (cost = 0):
\PSOC:BUART:sRX:MODULE_29:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PSOC:BUART:sRX:MODULE_29:g2:a0:lta_3\' (cost = 0):
\PSOC:BUART:sRX:MODULE_29:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PSOC:BUART:sRX:MODULE_29:g2:a0:gta_3\' (cost = 0):
\PSOC:BUART:sRX:MODULE_29:g2:a0:gta_3\ <= (\PSOC:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\PSOC:BUART:sRX:MODULE_29:g2:a0:lta_2\' (cost = 1):
\PSOC:BUART:sRX:MODULE_29:g2:a0:lta_2\ <= ((not \PSOC:BUART:rx_count_6\ and not \PSOC:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\PSOC:BUART:sRX:MODULE_29:g2:a0:gta_2\' (cost = 0):
\PSOC:BUART:sRX:MODULE_29:g2:a0:gta_2\ <= (\PSOC:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\PSOC:BUART:sRX:MODULE_29:g2:a0:lta_1\' (cost = 2):
\PSOC:BUART:sRX:MODULE_29:g2:a0:lta_1\ <= ((not \PSOC:BUART:rx_count_6\ and not \PSOC:BUART:rx_count_4\)
	OR (not \PSOC:BUART:rx_count_6\ and not \PSOC:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\PSOC:BUART:sRX:MODULE_29:g2:a0:gta_1\' (cost = 0):
\PSOC:BUART:sRX:MODULE_29:g2:a0:gta_1\ <= (\PSOC:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\PSOC:BUART:sRX:MODULE_29:g2:a0:lta_0\' (cost = 8):
\PSOC:BUART:sRX:MODULE_29:g2:a0:lta_0\ <= ((not \PSOC:BUART:rx_count_6\ and not \PSOC:BUART:rx_count_4\)
	OR (not \PSOC:BUART:rx_count_6\ and not \PSOC:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\SPIM:BSPIM:load_rx_data\' (cost = 1):
\SPIM:BSPIM:load_rx_data\ <= ((not \SPIM:BSPIM:count_4\ and not \SPIM:BSPIM:count_3\ and not \SPIM:BSPIM:count_2\ and not \SPIM:BSPIM:count_1\ and \SPIM:BSPIM:count_0\));

Note:  Expanding virtual equation for 'Net_229' (cost = 0):
Net_229 <= (not Net_392);

Note:  Expanding virtual equation for 'Net_290' (cost = 2):
Net_290 <= ((not Net_392 and Net_273));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\LCD1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\LCD1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not MODIN1_1 and not MODIN1_0));

Note:  Expanding virtual equation for '\LCD1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\LCD1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not MODIN1_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_1' (cost = 2):
add_vv_vv_MODGEN_1_1 <= ((not MODIN1_0 and MODIN1_1)
	OR (not MODIN1_1 and MODIN1_0));

Note:  Expanding virtual equation for '\LCD2:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\' (cost = 4):
\LCD2:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ <= ((not MODIN5_1 and not MODIN5_0));

Note:  Expanding virtual equation for '\LCD2:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\' (cost = 0):
\LCD2:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ <= (not MODIN5_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_6_1' (cost = 2):
add_vv_vv_MODGEN_6_1 <= ((not MODIN5_0 and MODIN5_1)
	OR (not MODIN5_1 and MODIN5_0));

Note:  Expanding virtual equation for '\XBee:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\' (cost = 4):
\XBee:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\ <= ((not MODIN9_1 and not MODIN9_0));

Note:  Expanding virtual equation for '\XBee:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\' (cost = 0):
\XBee:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\ <= (not MODIN9_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_11_1' (cost = 2):
add_vv_vv_MODGEN_11_1 <= ((not MODIN9_0 and MODIN9_1)
	OR (not MODIN9_1 and MODIN9_0));

Note:  Expanding virtual equation for '\GSM:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_0\' (cost = 4):
\GSM:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_0\ <= ((not MODIN13_1 and not MODIN13_0));

Note:  Expanding virtual equation for '\GSM:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_0\' (cost = 0):
\GSM:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_0\ <= (not MODIN13_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_16_1' (cost = 2):
add_vv_vv_MODGEN_16_1 <= ((not MODIN13_0 and MODIN13_1)
	OR (not MODIN13_1 and MODIN13_0));

Note:  Expanding virtual equation for '\WIFI:BUART:sRX:s23Poll:MODULE_22:g2:a0:lta_0\' (cost = 4):
\WIFI:BUART:sRX:s23Poll:MODULE_22:g2:a0:lta_0\ <= ((not MODIN17_1 and not MODIN17_0));

Note:  Expanding virtual equation for '\WIFI:BUART:sRX:s23Poll:MODULE_23:g2:a0:lta_0\' (cost = 0):
\WIFI:BUART:sRX:s23Poll:MODULE_23:g2:a0:lta_0\ <= (not MODIN17_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_21_1' (cost = 2):
add_vv_vv_MODGEN_21_1 <= ((not MODIN17_0 and MODIN17_1)
	OR (not MODIN17_1 and MODIN17_0));

Note:  Expanding virtual equation for '\PSOC:BUART:sRX:s23Poll:MODULE_27:g2:a0:lta_0\' (cost = 4):
\PSOC:BUART:sRX:s23Poll:MODULE_27:g2:a0:lta_0\ <= ((not \PSOC:BUART:pollcount_1\ and not \PSOC:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\PSOC:BUART:sRX:s23Poll:MODULE_28:g2:a0:lta_0\' (cost = 0):
\PSOC:BUART:sRX:s23Poll:MODULE_28:g2:a0:lta_0\ <= (not \PSOC:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\PSOC:BUART:sRX:s23Poll:MODULE_26:g2:a0:s_1\' (cost = 2):
\PSOC:BUART:sRX:s23Poll:MODULE_26:g2:a0:s_1\ <= ((not \PSOC:BUART:pollcount_0\ and \PSOC:BUART:pollcount_1\)
	OR (not \PSOC:BUART:pollcount_1\ and \PSOC:BUART:pollcount_0\));

Note:  Expanding virtual equation for 'Net_289' (cost = 2):
Net_289 <= ((not Net_392 and not Net_273));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\LCD1:BUART:rx_postpoll\' (cost = 72):
\LCD1:BUART:rx_postpoll\ <= (MODIN1_1
	OR (Net_7 and MODIN1_0));

Note:  Expanding virtual equation for '\LCD1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\LCD1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_7 and not MODIN1_1 and not \LCD1:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \LCD1:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \LCD1:BUART:rx_parity_bit\)
	OR (Net_7 and MODIN1_0 and \LCD1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\LCD1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\LCD1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not Net_7 and not MODIN1_1 and not \LCD1:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \LCD1:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \LCD1:BUART:rx_parity_bit\)
	OR (Net_7 and MODIN1_0 and \LCD1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\LCD2:BUART:rx_postpoll\' (cost = 72):
\LCD2:BUART:rx_postpoll\ <= (MODIN5_1
	OR (Net_31 and MODIN5_0));

Note:  Expanding virtual equation for '\LCD2:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\LCD2:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_31 and not MODIN5_1 and not \LCD2:BUART:rx_parity_bit\)
	OR (not MODIN5_1 and not MODIN5_0 and not \LCD2:BUART:rx_parity_bit\)
	OR (MODIN5_1 and \LCD2:BUART:rx_parity_bit\)
	OR (Net_31 and MODIN5_0 and \LCD2:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\LCD2:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\LCD2:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\ <= ((not Net_31 and not MODIN5_1 and not \LCD2:BUART:rx_parity_bit\)
	OR (not MODIN5_1 and not MODIN5_0 and not \LCD2:BUART:rx_parity_bit\)
	OR (MODIN5_1 and \LCD2:BUART:rx_parity_bit\)
	OR (Net_31 and MODIN5_0 and \LCD2:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\XBee:BUART:rx_postpoll\' (cost = 72):
\XBee:BUART:rx_postpoll\ <= (MODIN9_1
	OR (Net_55 and MODIN9_0));

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\XBee:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_55 and not MODIN9_1 and not \XBee:BUART:rx_parity_bit\)
	OR (not MODIN9_1 and not MODIN9_0 and not \XBee:BUART:rx_parity_bit\)
	OR (MODIN9_1 and \XBee:BUART:rx_parity_bit\)
	OR (Net_55 and MODIN9_0 and \XBee:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\XBee:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_1\ <= ((not Net_55 and not MODIN9_1 and not \XBee:BUART:rx_parity_bit\)
	OR (not MODIN9_1 and not MODIN9_0 and not \XBee:BUART:rx_parity_bit\)
	OR (MODIN9_1 and \XBee:BUART:rx_parity_bit\)
	OR (Net_55 and MODIN9_0 and \XBee:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\GSM:BUART:rx_postpoll\' (cost = 72):
\GSM:BUART:rx_postpoll\ <= (MODIN13_1
	OR (Net_90 and MODIN13_0));

Note:  Expanding virtual equation for '\GSM:BUART:sRX:MODULE_20:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\GSM:BUART:sRX:MODULE_20:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_90 and not MODIN13_1 and not \GSM:BUART:rx_parity_bit\)
	OR (not MODIN13_1 and not MODIN13_0 and not \GSM:BUART:rx_parity_bit\)
	OR (MODIN13_1 and \GSM:BUART:rx_parity_bit\)
	OR (Net_90 and MODIN13_0 and \GSM:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\GSM:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\GSM:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_1\ <= ((not Net_90 and not MODIN13_1 and not \GSM:BUART:rx_parity_bit\)
	OR (not MODIN13_1 and not MODIN13_0 and not \GSM:BUART:rx_parity_bit\)
	OR (MODIN13_1 and \GSM:BUART:rx_parity_bit\)
	OR (Net_90 and MODIN13_0 and \GSM:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\WIFI:BUART:rx_postpoll\' (cost = 72):
\WIFI:BUART:rx_postpoll\ <= (MODIN17_1
	OR (Net_114 and MODIN17_0));

Note:  Expanding virtual equation for '\WIFI:BUART:sRX:MODULE_25:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\WIFI:BUART:sRX:MODULE_25:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_114 and not MODIN17_1 and not \WIFI:BUART:rx_parity_bit\)
	OR (not MODIN17_1 and not MODIN17_0 and not \WIFI:BUART:rx_parity_bit\)
	OR (MODIN17_1 and \WIFI:BUART:rx_parity_bit\)
	OR (Net_114 and MODIN17_0 and \WIFI:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\WIFI:BUART:sRX:MODULE_25:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\WIFI:BUART:sRX:MODULE_25:g1:a0:gx:u0:aeqb_1\ <= ((not Net_114 and not MODIN17_1 and not \WIFI:BUART:rx_parity_bit\)
	OR (not MODIN17_1 and not MODIN17_0 and not \WIFI:BUART:rx_parity_bit\)
	OR (MODIN17_1 and \WIFI:BUART:rx_parity_bit\)
	OR (Net_114 and MODIN17_0 and \WIFI:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\PSOC:BUART:rx_postpoll\' (cost = 72):
\PSOC:BUART:rx_postpoll\ <= (\PSOC:BUART:pollcount_1\
	OR (Net_138 and \PSOC:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\PSOC:BUART:sRX:MODULE_30:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\PSOC:BUART:sRX:MODULE_30:g1:a0:gx:u0:xnor_array_0\ <= ((not \PSOC:BUART:pollcount_1\ and not Net_138 and not \PSOC:BUART:rx_parity_bit\)
	OR (not \PSOC:BUART:pollcount_1\ and not \PSOC:BUART:pollcount_0\ and not \PSOC:BUART:rx_parity_bit\)
	OR (\PSOC:BUART:pollcount_1\ and \PSOC:BUART:rx_parity_bit\)
	OR (Net_138 and \PSOC:BUART:pollcount_0\ and \PSOC:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\PSOC:BUART:sRX:MODULE_30:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\PSOC:BUART:sRX:MODULE_30:g1:a0:gx:u0:aeqb_1\ <= ((not \PSOC:BUART:pollcount_1\ and not Net_138 and not \PSOC:BUART:rx_parity_bit\)
	OR (not \PSOC:BUART:pollcount_1\ and not \PSOC:BUART:pollcount_0\ and not \PSOC:BUART:rx_parity_bit\)
	OR (\PSOC:BUART:pollcount_1\ and \PSOC:BUART:rx_parity_bit\)
	OR (Net_138 and \PSOC:BUART:pollcount_0\ and \PSOC:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 192 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \LCD1:BUART:rx_status_0\ to zero
Aliasing \LCD1:BUART:rx_status_6\ to zero
Aliasing \LCD2:BUART:rx_status_0\ to zero
Aliasing \LCD2:BUART:rx_status_6\ to zero
Aliasing \XBee:BUART:rx_status_0\ to zero
Aliasing \XBee:BUART:rx_status_6\ to zero
Aliasing \GSM:BUART:rx_status_0\ to zero
Aliasing \GSM:BUART:rx_status_6\ to zero
Aliasing \WIFI:BUART:rx_status_0\ to zero
Aliasing \WIFI:BUART:rx_status_6\ to zero
Aliasing \PSOC:BUART:rx_status_0\ to zero
Aliasing \PSOC:BUART:rx_status_6\ to zero
Aliasing \LCD1:BUART:rx_markspace_status\\D\ to zero
Aliasing \LCD1:BUART:rx_parity_error_status\\D\ to zero
Aliasing \LCD1:BUART:rx_addr_match_status\\D\ to zero
Aliasing \LCD2:BUART:rx_markspace_status\\D\ to zero
Aliasing \LCD2:BUART:rx_parity_error_status\\D\ to zero
Aliasing \LCD2:BUART:rx_addr_match_status\\D\ to zero
Aliasing \XBee:BUART:rx_markspace_status\\D\ to zero
Aliasing \XBee:BUART:rx_parity_error_status\\D\ to zero
Aliasing \XBee:BUART:rx_addr_match_status\\D\ to zero
Aliasing \GSM:BUART:rx_markspace_status\\D\ to zero
Aliasing \GSM:BUART:rx_parity_error_status\\D\ to zero
Aliasing \GSM:BUART:rx_addr_match_status\\D\ to zero
Aliasing \WIFI:BUART:rx_markspace_status\\D\ to zero
Aliasing \WIFI:BUART:rx_parity_error_status\\D\ to zero
Aliasing \WIFI:BUART:rx_addr_match_status\\D\ to zero
Aliasing \PSOC:BUART:rx_markspace_status\\D\ to zero
Aliasing \PSOC:BUART:rx_parity_error_status\\D\ to zero
Aliasing \PSOC:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \LCD1:BUART:rx_bitclk_enable\[93] = \LCD1:BUART:rx_bitclk\[141]
Removing Lhs of wire \LCD1:BUART:rx_status_0\[192] = zero[27]
Removing Lhs of wire \LCD1:BUART:rx_status_6\[201] = zero[27]
Removing Rhs of wire \LCD2:BUART:rx_bitclk_enable\[391] = \LCD2:BUART:rx_bitclk\[439]
Removing Lhs of wire \LCD2:BUART:rx_status_0\[490] = zero[27]
Removing Lhs of wire \LCD2:BUART:rx_status_6\[499] = zero[27]
Removing Rhs of wire \XBee:BUART:rx_bitclk_enable\[690] = \XBee:BUART:rx_bitclk\[738]
Removing Lhs of wire \XBee:BUART:rx_status_0\[789] = zero[27]
Removing Lhs of wire \XBee:BUART:rx_status_6\[798] = zero[27]
Removing Rhs of wire \GSM:BUART:rx_bitclk_enable\[988] = \GSM:BUART:rx_bitclk\[1036]
Removing Lhs of wire \GSM:BUART:rx_status_0\[1087] = zero[27]
Removing Lhs of wire \GSM:BUART:rx_status_6\[1096] = zero[27]
Removing Rhs of wire \WIFI:BUART:rx_bitclk_enable\[1286] = \WIFI:BUART:rx_bitclk\[1334]
Removing Lhs of wire \WIFI:BUART:rx_status_0\[1385] = zero[27]
Removing Lhs of wire \WIFI:BUART:rx_status_6\[1394] = zero[27]
Removing Rhs of wire \PSOC:BUART:rx_bitclk_enable\[1585] = \PSOC:BUART:rx_bitclk\[1633]
Removing Lhs of wire \PSOC:BUART:rx_status_0\[1684] = zero[27]
Removing Lhs of wire \PSOC:BUART:rx_status_6\[1693] = zero[27]
Removing Lhs of wire \LCD1:BUART:tx_ctrl_mark_last\\D\[1987] = \LCD1:BUART:tx_ctrl_mark_last\[84]
Removing Lhs of wire \LCD1:BUART:rx_markspace_status\\D\[1999] = zero[27]
Removing Lhs of wire \LCD1:BUART:rx_parity_error_status\\D\[2000] = zero[27]
Removing Lhs of wire \LCD1:BUART:rx_addr_match_status\\D\[2002] = zero[27]
Removing Lhs of wire \LCD1:BUART:rx_markspace_pre\\D\[2003] = \LCD1:BUART:rx_markspace_pre\[205]
Removing Lhs of wire \LCD1:BUART:rx_parity_bit\\D\[2008] = \LCD1:BUART:rx_parity_bit\[211]
Removing Lhs of wire \LCD2:BUART:tx_ctrl_mark_last\\D\[2016] = \LCD2:BUART:tx_ctrl_mark_last\[382]
Removing Lhs of wire \LCD2:BUART:rx_markspace_status\\D\[2028] = zero[27]
Removing Lhs of wire \LCD2:BUART:rx_parity_error_status\\D\[2029] = zero[27]
Removing Lhs of wire \LCD2:BUART:rx_addr_match_status\\D\[2031] = zero[27]
Removing Lhs of wire \LCD2:BUART:rx_markspace_pre\\D\[2032] = \LCD2:BUART:rx_markspace_pre\[503]
Removing Lhs of wire \LCD2:BUART:rx_parity_bit\\D\[2037] = \LCD2:BUART:rx_parity_bit\[509]
Removing Lhs of wire \XBee:BUART:tx_ctrl_mark_last\\D\[2045] = \XBee:BUART:tx_ctrl_mark_last\[681]
Removing Lhs of wire \XBee:BUART:rx_markspace_status\\D\[2057] = zero[27]
Removing Lhs of wire \XBee:BUART:rx_parity_error_status\\D\[2058] = zero[27]
Removing Lhs of wire \XBee:BUART:rx_addr_match_status\\D\[2060] = zero[27]
Removing Lhs of wire \XBee:BUART:rx_markspace_pre\\D\[2061] = \XBee:BUART:rx_markspace_pre\[802]
Removing Lhs of wire \XBee:BUART:rx_parity_bit\\D\[2066] = \XBee:BUART:rx_parity_bit\[808]
Removing Lhs of wire \GSM:BUART:tx_ctrl_mark_last\\D\[2074] = \GSM:BUART:tx_ctrl_mark_last\[979]
Removing Lhs of wire \GSM:BUART:rx_markspace_status\\D\[2086] = zero[27]
Removing Lhs of wire \GSM:BUART:rx_parity_error_status\\D\[2087] = zero[27]
Removing Lhs of wire \GSM:BUART:rx_addr_match_status\\D\[2089] = zero[27]
Removing Lhs of wire \GSM:BUART:rx_markspace_pre\\D\[2090] = \GSM:BUART:rx_markspace_pre\[1100]
Removing Lhs of wire \GSM:BUART:rx_parity_bit\\D\[2095] = \GSM:BUART:rx_parity_bit\[1106]
Removing Lhs of wire \WIFI:BUART:tx_ctrl_mark_last\\D\[2103] = \WIFI:BUART:tx_ctrl_mark_last\[1277]
Removing Lhs of wire \WIFI:BUART:rx_markspace_status\\D\[2115] = zero[27]
Removing Lhs of wire \WIFI:BUART:rx_parity_error_status\\D\[2116] = zero[27]
Removing Lhs of wire \WIFI:BUART:rx_addr_match_status\\D\[2118] = zero[27]
Removing Lhs of wire \WIFI:BUART:rx_markspace_pre\\D\[2119] = \WIFI:BUART:rx_markspace_pre\[1398]
Removing Lhs of wire \WIFI:BUART:rx_parity_bit\\D\[2124] = \WIFI:BUART:rx_parity_bit\[1404]
Removing Lhs of wire \PSOC:BUART:tx_ctrl_mark_last\\D\[2132] = \PSOC:BUART:tx_ctrl_mark_last\[1576]
Removing Lhs of wire \PSOC:BUART:rx_markspace_status\\D\[2144] = zero[27]
Removing Lhs of wire \PSOC:BUART:rx_parity_error_status\\D\[2145] = zero[27]
Removing Lhs of wire \PSOC:BUART:rx_addr_match_status\\D\[2147] = zero[27]
Removing Lhs of wire \PSOC:BUART:rx_markspace_pre\\D\[2148] = \PSOC:BUART:rx_markspace_pre\[1697]
Removing Lhs of wire \PSOC:BUART:rx_parity_bit\\D\[2153] = \PSOC:BUART:rx_parity_bit\[1703]

------------------------------------------------------
Aliased 0 equations, 54 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\LCD1:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \LCD1:BUART:rx_parity_bit\ and Net_7 and MODIN1_0)
	OR (not MODIN1_1 and not MODIN1_0 and \LCD1:BUART:rx_parity_bit\)
	OR (not Net_7 and not MODIN1_1 and \LCD1:BUART:rx_parity_bit\)
	OR (not \LCD1:BUART:rx_parity_bit\ and MODIN1_1));

Note:  Deleted unused equation:
\LCD2:BUART:sRX:MODULE_10:g1:a0:xneq\ <= ((not \LCD2:BUART:rx_parity_bit\ and Net_31 and MODIN5_0)
	OR (not MODIN5_1 and not MODIN5_0 and \LCD2:BUART:rx_parity_bit\)
	OR (not Net_31 and not MODIN5_1 and \LCD2:BUART:rx_parity_bit\)
	OR (not \LCD2:BUART:rx_parity_bit\ and MODIN5_1));

Note:  Deleted unused equation:
\XBee:BUART:sRX:MODULE_15:g1:a0:xneq\ <= ((not \XBee:BUART:rx_parity_bit\ and Net_55 and MODIN9_0)
	OR (not MODIN9_1 and not MODIN9_0 and \XBee:BUART:rx_parity_bit\)
	OR (not Net_55 and not MODIN9_1 and \XBee:BUART:rx_parity_bit\)
	OR (not \XBee:BUART:rx_parity_bit\ and MODIN9_1));

Note:  Deleted unused equation:
\GSM:BUART:sRX:MODULE_20:g1:a0:xneq\ <= ((not \GSM:BUART:rx_parity_bit\ and Net_90 and MODIN13_0)
	OR (not MODIN13_1 and not MODIN13_0 and \GSM:BUART:rx_parity_bit\)
	OR (not Net_90 and not MODIN13_1 and \GSM:BUART:rx_parity_bit\)
	OR (not \GSM:BUART:rx_parity_bit\ and MODIN13_1));

Note:  Deleted unused equation:
\WIFI:BUART:sRX:MODULE_25:g1:a0:xneq\ <= ((not \WIFI:BUART:rx_parity_bit\ and Net_114 and MODIN17_0)
	OR (not MODIN17_1 and not MODIN17_0 and \WIFI:BUART:rx_parity_bit\)
	OR (not Net_114 and not MODIN17_1 and \WIFI:BUART:rx_parity_bit\)
	OR (not \WIFI:BUART:rx_parity_bit\ and MODIN17_1));

Note:  Deleted unused equation:
\PSOC:BUART:sRX:MODULE_30:g1:a0:xneq\ <= ((not \PSOC:BUART:rx_parity_bit\ and Net_138 and \PSOC:BUART:pollcount_0\)
	OR (not \PSOC:BUART:pollcount_1\ and not \PSOC:BUART:pollcount_0\ and \PSOC:BUART:rx_parity_bit\)
	OR (not \PSOC:BUART:pollcount_1\ and not Net_138 and \PSOC:BUART:rx_parity_bit\)
	OR (not \PSOC:BUART:rx_parity_bit\ and \PSOC:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\usuario2\Box Sync\DISTRACOM\Fuel_Control\Programa\Psoc_Wireless\Design01.cydsn\Design01.cyprj" -dcpsoc3 Design01.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.098ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.7343, Family: PSoC3, Started at: Thursday, 26 May 2016 09:57:29
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\usuario2\Box Sync\DISTRACOM\Fuel_Control\Programa\Psoc_Wireless\Design01.cydsn\Design01.cyprj -d CY8C5888LTI-LP097 Design01.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.042ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \LCD1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \LCD1:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \LCD1:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \LCD1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \LCD1:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \LCD2:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \LCD2:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \LCD2:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \LCD2:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \LCD2:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \XBee:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \XBee:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \XBee:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \XBee:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \XBee:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \GSM:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \GSM:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \GSM:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \GSM:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \GSM:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \WIFI:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \WIFI:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \WIFI:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \WIFI:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \WIFI:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \PSOC:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \PSOC:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \PSOC:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \PSOC:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \PSOC:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \SPIM:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \SPIM:BSPIM:mosi_pre_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'SPIM_IntClock'. Fanout=1, Signal=\SPIM:Net_276\
    Digital Clock 1: Automatic-assigning  clock 'LCD2_IntClock'. Fanout=1, Signal=\LCD2:Net_9\
    Digital Clock 2: Automatic-assigning  clock 'WIFI_IntClock'. Fanout=1, Signal=\WIFI:Net_9\
    Digital Clock 3: Automatic-assigning  clock 'PSOC_IntClock'. Fanout=1, Signal=\PSOC:Net_9\
    Digital Clock 4: Automatic-assigning  clock 'LCD1_IntClock'. Fanout=1, Signal=\LCD1:Net_9\
    Digital Clock 5: Automatic-assigning  clock 'GSM_IntClock'. Fanout=1, Signal=\GSM:Net_9\
    Digital Clock 6: Automatic-assigning  clock 'XBee_IntClock'. Fanout=1, Signal=\XBee:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \LCD1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: LCD1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: LCD1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \LCD2:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: LCD2_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: LCD2_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \XBee:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: XBee_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: XBee_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \GSM:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: GSM_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: GSM_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \WIFI:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: WIFI_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: WIFI_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \PSOC:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: PSOC_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PSOC_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \SPIM:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: SPIM_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SPIM_IntClock, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 4 pin(s) will be assigned a location by the fitter: led(0), PKey(0), Psoc_status_1(0), Psoc_status_1(1)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \PSOC:BUART:rx_parity_bit\, Duplicate of \PSOC:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\PSOC:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PSOC:BUART:rx_parity_bit\ (fanout=0)

    Removing \PSOC:BUART:rx_address_detected\, Duplicate of \PSOC:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\PSOC:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PSOC:BUART:rx_address_detected\ (fanout=0)

    Removing \PSOC:BUART:rx_parity_error_pre\, Duplicate of \PSOC:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\PSOC:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PSOC:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \PSOC:BUART:rx_markspace_pre\, Duplicate of \PSOC:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\PSOC:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PSOC:BUART:rx_markspace_pre\ (fanout=0)

    Removing \PSOC:BUART:rx_state_1\, Duplicate of \PSOC:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\PSOC:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PSOC:BUART:rx_state_1\ (fanout=8)

    Removing \PSOC:BUART:tx_parity_bit\, Duplicate of \PSOC:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\PSOC:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PSOC:BUART:tx_parity_bit\ (fanout=0)

    Removing \PSOC:BUART:tx_mark\, Duplicate of \PSOC:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\PSOC:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PSOC:BUART:tx_mark\ (fanout=0)

    Removing \WIFI:BUART:rx_parity_bit\, Duplicate of \WIFI:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\WIFI:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\WIFI:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \WIFI:BUART:rx_parity_bit\ (fanout=0)

    Removing \WIFI:BUART:rx_address_detected\, Duplicate of \WIFI:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\WIFI:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\WIFI:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \WIFI:BUART:rx_address_detected\ (fanout=0)

    Removing \WIFI:BUART:rx_parity_error_pre\, Duplicate of \WIFI:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\WIFI:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\WIFI:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \WIFI:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \WIFI:BUART:rx_markspace_pre\, Duplicate of \WIFI:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\WIFI:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\WIFI:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \WIFI:BUART:rx_markspace_pre\ (fanout=0)

    Removing \WIFI:BUART:rx_state_1\, Duplicate of \WIFI:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\WIFI:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\WIFI:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \WIFI:BUART:rx_state_1\ (fanout=8)

    Removing \WIFI:BUART:tx_parity_bit\, Duplicate of \WIFI:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\WIFI:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\WIFI:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \WIFI:BUART:tx_parity_bit\ (fanout=0)

    Removing \WIFI:BUART:tx_mark\, Duplicate of \WIFI:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\WIFI:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\WIFI:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \WIFI:BUART:tx_mark\ (fanout=0)

    Removing \GSM:BUART:rx_parity_bit\, Duplicate of \GSM:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\GSM:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \GSM:BUART:rx_parity_bit\ (fanout=0)

    Removing \GSM:BUART:rx_address_detected\, Duplicate of \GSM:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\GSM:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \GSM:BUART:rx_address_detected\ (fanout=0)

    Removing \GSM:BUART:rx_parity_error_pre\, Duplicate of \GSM:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\GSM:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \GSM:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \GSM:BUART:rx_markspace_pre\, Duplicate of \GSM:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\GSM:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \GSM:BUART:rx_markspace_pre\ (fanout=0)

    Removing \GSM:BUART:rx_state_1\, Duplicate of \GSM:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\GSM:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \GSM:BUART:rx_state_1\ (fanout=8)

    Removing \GSM:BUART:tx_parity_bit\, Duplicate of \GSM:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\GSM:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \GSM:BUART:tx_parity_bit\ (fanout=0)

    Removing \GSM:BUART:tx_mark\, Duplicate of \GSM:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\GSM:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \GSM:BUART:tx_mark\ (fanout=0)

    Removing \XBee:BUART:rx_parity_bit\, Duplicate of \XBee:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\XBee:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBee:BUART:rx_parity_bit\ (fanout=0)

    Removing \XBee:BUART:rx_address_detected\, Duplicate of \XBee:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\XBee:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBee:BUART:rx_address_detected\ (fanout=0)

    Removing \XBee:BUART:rx_parity_error_pre\, Duplicate of \XBee:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\XBee:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBee:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \XBee:BUART:rx_markspace_pre\, Duplicate of \XBee:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\XBee:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBee:BUART:rx_markspace_pre\ (fanout=0)

    Removing \XBee:BUART:rx_state_1\, Duplicate of \XBee:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\XBee:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBee:BUART:rx_state_1\ (fanout=8)

    Removing \XBee:BUART:tx_parity_bit\, Duplicate of \XBee:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\XBee:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBee:BUART:tx_parity_bit\ (fanout=0)

    Removing \XBee:BUART:tx_mark\, Duplicate of \XBee:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\XBee:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBee:BUART:tx_mark\ (fanout=0)

    Removing \LCD2:BUART:rx_parity_bit\, Duplicate of \LCD2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LCD2:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD2:BUART:rx_parity_bit\ (fanout=0)

    Removing \LCD2:BUART:rx_address_detected\, Duplicate of \LCD2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LCD2:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD2:BUART:rx_address_detected\ (fanout=0)

    Removing \LCD2:BUART:rx_parity_error_pre\, Duplicate of \LCD2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LCD2:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD2:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \LCD2:BUART:rx_markspace_pre\, Duplicate of \LCD2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LCD2:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD2:BUART:rx_markspace_pre\ (fanout=0)

    Removing \LCD2:BUART:rx_state_1\, Duplicate of \LCD2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LCD2:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD2:BUART:rx_state_1\ (fanout=8)

    Removing \LCD2:BUART:tx_parity_bit\, Duplicate of \LCD2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LCD2:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD2:BUART:tx_parity_bit\ (fanout=0)

    Removing \LCD2:BUART:tx_mark\, Duplicate of \LCD2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LCD2:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD2:BUART:tx_mark\ (fanout=0)

    Removing \LCD1:BUART:rx_parity_bit\, Duplicate of \LCD1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LCD1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD1:BUART:rx_parity_bit\ (fanout=0)

    Removing \LCD1:BUART:rx_address_detected\, Duplicate of \LCD1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LCD1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD1:BUART:rx_address_detected\ (fanout=0)

    Removing \LCD1:BUART:rx_parity_error_pre\, Duplicate of \LCD1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LCD1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD1:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \LCD1:BUART:rx_markspace_pre\, Duplicate of \LCD1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LCD1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD1:BUART:rx_markspace_pre\ (fanout=0)

    Removing \LCD1:BUART:rx_state_1\, Duplicate of \LCD1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LCD1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD1:BUART:rx_state_1\ (fanout=8)

    Removing \LCD1:BUART:tx_parity_bit\, Duplicate of \LCD1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LCD1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD1:BUART:tx_parity_bit\ (fanout=0)

    Removing \LCD1:BUART:tx_mark\, Duplicate of \LCD1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LCD1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD1:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Rx_LCD1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_LCD1(0)__PA ,
            fb => Net_7 ,
            pad => Rx_LCD1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_LCD1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_LCD1(0)__PA ,
            input => Net_2 ,
            pad => Tx_LCD1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_LCD2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_LCD2(0)__PA ,
            fb => Net_31 ,
            pad => Rx_LCD2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_LCD2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_LCD2(0)__PA ,
            input => Net_26 ,
            pad => Tx_LCD2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_XBee(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_XBee(0)__PA ,
            fb => Net_55 ,
            pad => Rx_XBee(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_XBee(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_XBee(0)__PA ,
            input => Net_50 ,
            pad => Tx_XBee(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_GSM(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_GSM(0)__PA ,
            fb => Net_90 ,
            pad => Rx_GSM(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_GSM(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_GSM(0)__PA ,
            input => Net_85 ,
            pad => Tx_GSM(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_wifi(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_wifi(0)__PA ,
            fb => Net_114 ,
            pad => Rx_wifi(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_wifi(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_wifi(0)__PA ,
            input => Net_109 ,
            pad => Tx_wifi(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_Psoc(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_Psoc(0)__PA ,
            fb => Net_138 ,
            pad => Rx_Psoc(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_Psoc(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_Psoc(0)__PA ,
            input => Net_133 ,
            pad => Tx_Psoc(0)_PAD );
        Properties:
        {
        }

    Pin : Name = mosi(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => mosi(0)__PA ,
            input => Net_165 ,
            pad => mosi(0)_PAD );
        Properties:
        {
        }

    Pin : Name = sclk(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => sclk(0)__PA ,
            input => Net_166 ,
            pad => sclk(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ss0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ss0(0)__PA ,
            input => Net_429 ,
            pad => ss0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = miso(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => miso(0)__PA ,
            fb => Net_168 ,
            pad => miso(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ss1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ss1(0)__PA ,
            input => Net_288 ,
            pad => ss1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Psoc_status_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Psoc_status_1(0)__PA ,
            pad => Psoc_status_1(0)_PAD );

    Pin : Name = Psoc_status_1(1)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Psoc_status_1(1)__PA ,
            pad => Psoc_status_1(1)_PAD );

    Pin : Name = PKey(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PKey(0)__PA ,
            pad => PKey(0)_PAD );

    Pin : Name = led(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => led(0)__PA ,
            pad => led(0)_PAD );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_2, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD1:BUART:txn\
        );
        Output = Net_2 (fanout=1)

    MacroCell: Name=\LCD1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\LCD1:BUART:tx_state_1\ * !\LCD1:BUART:tx_state_0\ * 
              \LCD1:BUART:tx_bitclk_enable_pre\
            + !\LCD1:BUART:tx_state_1\ * !\LCD1:BUART:tx_state_0\ * 
              !\LCD1:BUART:tx_state_2\
        );
        Output = \LCD1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\LCD1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD1:BUART:tx_state_1\ * !\LCD1:BUART:tx_state_0\ * 
              \LCD1:BUART:tx_bitclk_enable_pre\ * \LCD1:BUART:tx_fifo_empty\ * 
              \LCD1:BUART:tx_state_2\
        );
        Output = \LCD1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\LCD1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD1:BUART:tx_fifo_notfull\
        );
        Output = \LCD1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\LCD1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD1:BUART:tx_ctrl_mark_last\ * !\LCD1:BUART:rx_state_0\ * 
              !\LCD1:BUART:rx_state_3\ * !\LCD1:BUART:rx_state_2\
        );
        Output = \LCD1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\LCD1:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              MODIN1_1
            + MODIN1_0 * Net_7_SYNCOUT
        );
        Output = \LCD1:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\LCD1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LCD1:BUART:rx_load_fifo\ * \LCD1:BUART:rx_fifofull\
        );
        Output = \LCD1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\LCD1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LCD1:BUART:rx_fifonotempty\ * \LCD1:BUART:rx_state_stop1_reg\
        );
        Output = \LCD1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_26, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD2:BUART:txn\
        );
        Output = Net_26 (fanout=1)

    MacroCell: Name=\LCD2:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\LCD2:BUART:tx_state_1\ * !\LCD2:BUART:tx_state_0\ * 
              \LCD2:BUART:tx_bitclk_enable_pre\
            + !\LCD2:BUART:tx_state_1\ * !\LCD2:BUART:tx_state_0\ * 
              !\LCD2:BUART:tx_state_2\
        );
        Output = \LCD2:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\LCD2:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD2:BUART:tx_state_1\ * !\LCD2:BUART:tx_state_0\ * 
              \LCD2:BUART:tx_bitclk_enable_pre\ * \LCD2:BUART:tx_fifo_empty\ * 
              \LCD2:BUART:tx_state_2\
        );
        Output = \LCD2:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\LCD2:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD2:BUART:tx_fifo_notfull\
        );
        Output = \LCD2:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\LCD2:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD2:BUART:tx_ctrl_mark_last\ * !\LCD2:BUART:rx_state_0\ * 
              !\LCD2:BUART:rx_state_3\ * !\LCD2:BUART:rx_state_2\
        );
        Output = \LCD2:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\LCD2:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              MODIN5_1
            + MODIN5_0 * Net_31_SYNCOUT
        );
        Output = \LCD2:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\LCD2:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LCD2:BUART:rx_load_fifo\ * \LCD2:BUART:rx_fifofull\
        );
        Output = \LCD2:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\LCD2:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LCD2:BUART:rx_fifonotempty\ * \LCD2:BUART:rx_state_stop1_reg\
        );
        Output = \LCD2:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_50, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBee:BUART:txn\
        );
        Output = Net_50 (fanout=1)

    MacroCell: Name=\XBee:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\
            + !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              !\XBee:BUART:tx_state_2\
        );
        Output = \XBee:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\XBee:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\ * \XBee:BUART:tx_fifo_empty\ * 
              \XBee:BUART:tx_state_2\
        );
        Output = \XBee:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\XBee:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBee:BUART:tx_fifo_notfull\
        );
        Output = \XBee:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\XBee:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\
        );
        Output = \XBee:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\XBee:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              MODIN9_1
            + MODIN9_0 * Net_55_SYNCOUT
        );
        Output = \XBee:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\XBee:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \XBee:BUART:rx_load_fifo\ * \XBee:BUART:rx_fifofull\
        );
        Output = \XBee:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\XBee:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \XBee:BUART:rx_fifonotempty\ * \XBee:BUART:rx_state_stop1_reg\
        );
        Output = \XBee:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_85, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\GSM:BUART:txn\
        );
        Output = Net_85 (fanout=1)

    MacroCell: Name=\GSM:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\GSM:BUART:tx_state_1\ * !\GSM:BUART:tx_state_0\ * 
              \GSM:BUART:tx_bitclk_enable_pre\
            + !\GSM:BUART:tx_state_1\ * !\GSM:BUART:tx_state_0\ * 
              !\GSM:BUART:tx_state_2\
        );
        Output = \GSM:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\GSM:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\GSM:BUART:tx_state_1\ * !\GSM:BUART:tx_state_0\ * 
              \GSM:BUART:tx_bitclk_enable_pre\ * \GSM:BUART:tx_fifo_empty\ * 
              \GSM:BUART:tx_state_2\
        );
        Output = \GSM:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\GSM:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\GSM:BUART:tx_fifo_notfull\
        );
        Output = \GSM:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\GSM:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\GSM:BUART:tx_ctrl_mark_last\ * !\GSM:BUART:rx_state_0\ * 
              !\GSM:BUART:rx_state_3\ * !\GSM:BUART:rx_state_2\
        );
        Output = \GSM:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\GSM:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              MODIN13_1
            + MODIN13_0 * Net_90_SYNCOUT
        );
        Output = \GSM:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\GSM:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GSM:BUART:rx_load_fifo\ * \GSM:BUART:rx_fifofull\
        );
        Output = \GSM:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\GSM:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GSM:BUART:rx_fifonotempty\ * \GSM:BUART:rx_state_stop1_reg\
        );
        Output = \GSM:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_109, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\WIFI:BUART:txn\
        );
        Output = Net_109 (fanout=1)

    MacroCell: Name=\WIFI:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\WIFI:BUART:tx_state_1\ * !\WIFI:BUART:tx_state_0\ * 
              \WIFI:BUART:tx_bitclk_enable_pre\
            + !\WIFI:BUART:tx_state_1\ * !\WIFI:BUART:tx_state_0\ * 
              !\WIFI:BUART:tx_state_2\
        );
        Output = \WIFI:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\WIFI:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\WIFI:BUART:tx_state_1\ * !\WIFI:BUART:tx_state_0\ * 
              \WIFI:BUART:tx_bitclk_enable_pre\ * \WIFI:BUART:tx_fifo_empty\ * 
              \WIFI:BUART:tx_state_2\
        );
        Output = \WIFI:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\WIFI:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\WIFI:BUART:tx_fifo_notfull\
        );
        Output = \WIFI:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\WIFI:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\WIFI:BUART:tx_ctrl_mark_last\ * !\WIFI:BUART:rx_state_0\ * 
              !\WIFI:BUART:rx_state_3\ * !\WIFI:BUART:rx_state_2\
        );
        Output = \WIFI:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\WIFI:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              MODIN17_1
            + MODIN17_0 * Net_114_SYNCOUT
        );
        Output = \WIFI:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\WIFI:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \WIFI:BUART:rx_load_fifo\ * \WIFI:BUART:rx_fifofull\
        );
        Output = \WIFI:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\WIFI:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \WIFI:BUART:rx_fifonotempty\ * \WIFI:BUART:rx_state_stop1_reg\
        );
        Output = \WIFI:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_133, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PSOC:BUART:txn\
        );
        Output = Net_133 (fanout=1)

    MacroCell: Name=\PSOC:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\PSOC:BUART:tx_state_1\ * !\PSOC:BUART:tx_state_0\ * 
              \PSOC:BUART:tx_bitclk_enable_pre\
            + !\PSOC:BUART:tx_state_1\ * !\PSOC:BUART:tx_state_0\ * 
              !\PSOC:BUART:tx_state_2\
        );
        Output = \PSOC:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\PSOC:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PSOC:BUART:tx_state_1\ * !\PSOC:BUART:tx_state_0\ * 
              \PSOC:BUART:tx_bitclk_enable_pre\ * \PSOC:BUART:tx_fifo_empty\ * 
              \PSOC:BUART:tx_state_2\
        );
        Output = \PSOC:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\PSOC:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PSOC:BUART:tx_fifo_notfull\
        );
        Output = \PSOC:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\PSOC:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PSOC:BUART:tx_ctrl_mark_last\ * !\PSOC:BUART:rx_state_0\ * 
              !\PSOC:BUART:rx_state_3\ * !\PSOC:BUART:rx_state_2\
        );
        Output = \PSOC:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\PSOC:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PSOC:BUART:pollcount_1\
            + \PSOC:BUART:pollcount_0\ * Net_138_SYNCOUT
        );
        Output = \PSOC:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\PSOC:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PSOC:BUART:rx_load_fifo\ * \PSOC:BUART:rx_fifofull\
        );
        Output = \PSOC:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\PSOC:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PSOC:BUART:rx_fifonotempty\ * \PSOC:BUART:rx_state_stop1_reg\
        );
        Output = \PSOC:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\SPIM:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\
        );
        Output = \SPIM:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=\SPIM:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
        );
        Output = \SPIM:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\SPIM:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
        );
        Output = \SPIM:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\SPIM:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * \SPIM:BSPIM:rx_status_4\
        );
        Output = \SPIM:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=Net_429, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_392 * !Net_273
        );
        Output = Net_429 (fanout=1)

    MacroCell: Name=Net_288, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_392 * Net_273
        );
        Output = Net_288 (fanout=1)

    MacroCell: Name=\LCD1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \LCD1:BUART:txn\ * \LCD1:BUART:tx_state_1\ * 
              !\LCD1:BUART:tx_bitclk\
            + \LCD1:BUART:txn\ * \LCD1:BUART:tx_state_2\
            + !\LCD1:BUART:tx_state_1\ * \LCD1:BUART:tx_state_0\ * 
              !\LCD1:BUART:tx_shift_out\ * !\LCD1:BUART:tx_state_2\
            + !\LCD1:BUART:tx_state_1\ * \LCD1:BUART:tx_state_0\ * 
              !\LCD1:BUART:tx_state_2\ * !\LCD1:BUART:tx_bitclk\
            + \LCD1:BUART:tx_state_1\ * !\LCD1:BUART:tx_state_0\ * 
              !\LCD1:BUART:tx_shift_out\ * !\LCD1:BUART:tx_state_2\ * 
              !\LCD1:BUART:tx_counter_dp\ * \LCD1:BUART:tx_bitclk\
        );
        Output = \LCD1:BUART:txn\ (fanout=2)

    MacroCell: Name=\LCD1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \LCD1:BUART:tx_state_1\ * \LCD1:BUART:tx_state_0\ * 
              \LCD1:BUART:tx_bitclk_enable_pre\ * \LCD1:BUART:tx_state_2\
            + \LCD1:BUART:tx_state_1\ * !\LCD1:BUART:tx_state_2\ * 
              \LCD1:BUART:tx_counter_dp\ * \LCD1:BUART:tx_bitclk\
            + \LCD1:BUART:tx_state_0\ * !\LCD1:BUART:tx_state_2\ * 
              \LCD1:BUART:tx_bitclk\
        );
        Output = \LCD1:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\LCD1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LCD1:BUART:tx_state_1\ * !\LCD1:BUART:tx_state_0\ * 
              \LCD1:BUART:tx_bitclk_enable_pre\ * !\LCD1:BUART:tx_fifo_empty\
            + !\LCD1:BUART:tx_state_1\ * !\LCD1:BUART:tx_state_0\ * 
              !\LCD1:BUART:tx_fifo_empty\ * !\LCD1:BUART:tx_state_2\
            + \LCD1:BUART:tx_state_1\ * \LCD1:BUART:tx_state_0\ * 
              \LCD1:BUART:tx_bitclk_enable_pre\ * \LCD1:BUART:tx_fifo_empty\ * 
              \LCD1:BUART:tx_state_2\
            + \LCD1:BUART:tx_state_0\ * !\LCD1:BUART:tx_state_2\ * 
              \LCD1:BUART:tx_bitclk\
        );
        Output = \LCD1:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\LCD1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LCD1:BUART:tx_state_1\ * !\LCD1:BUART:tx_state_0\ * 
              \LCD1:BUART:tx_bitclk_enable_pre\ * \LCD1:BUART:tx_state_2\
            + \LCD1:BUART:tx_state_1\ * \LCD1:BUART:tx_state_0\ * 
              \LCD1:BUART:tx_bitclk_enable_pre\ * \LCD1:BUART:tx_state_2\
            + \LCD1:BUART:tx_state_1\ * \LCD1:BUART:tx_state_0\ * 
              !\LCD1:BUART:tx_state_2\ * \LCD1:BUART:tx_bitclk\
            + \LCD1:BUART:tx_state_1\ * !\LCD1:BUART:tx_state_2\ * 
              \LCD1:BUART:tx_counter_dp\ * \LCD1:BUART:tx_bitclk\
        );
        Output = \LCD1:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\LCD1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\LCD1:BUART:tx_state_1\ * !\LCD1:BUART:tx_state_0\ * 
              \LCD1:BUART:tx_state_2\
            + !\LCD1:BUART:tx_bitclk_enable_pre\
        );
        Output = \LCD1:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\LCD1:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD1:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\LCD1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LCD1:BUART:tx_ctrl_mark_last\ * !\LCD1:BUART:rx_state_0\ * 
              \LCD1:BUART:rx_bitclk_enable\ * !\LCD1:BUART:rx_state_3\ * 
              \LCD1:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
            + !\LCD1:BUART:tx_ctrl_mark_last\ * !\LCD1:BUART:rx_state_0\ * 
              \LCD1:BUART:rx_bitclk_enable\ * !\LCD1:BUART:rx_state_3\ * 
              \LCD1:BUART:rx_state_2\ * !MODIN1_1 * !Net_7_SYNCOUT
            + !\LCD1:BUART:tx_ctrl_mark_last\ * \LCD1:BUART:rx_state_0\ * 
              !\LCD1:BUART:rx_state_3\ * !\LCD1:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_5
            + !\LCD1:BUART:tx_ctrl_mark_last\ * \LCD1:BUART:rx_state_0\ * 
              !\LCD1:BUART:rx_state_3\ * !\LCD1:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_4
        );
        Output = \LCD1:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\LCD1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LCD1:BUART:tx_ctrl_mark_last\ * !\LCD1:BUART:rx_state_0\ * 
              \LCD1:BUART:rx_bitclk_enable\ * \LCD1:BUART:rx_state_3\ * 
              !\LCD1:BUART:rx_state_2\
            + !\LCD1:BUART:tx_ctrl_mark_last\ * \LCD1:BUART:rx_state_0\ * 
              !\LCD1:BUART:rx_state_3\ * !\LCD1:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_5
            + !\LCD1:BUART:tx_ctrl_mark_last\ * \LCD1:BUART:rx_state_0\ * 
              !\LCD1:BUART:rx_state_3\ * !\LCD1:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_4
        );
        Output = \LCD1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\LCD1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LCD1:BUART:tx_ctrl_mark_last\ * !\LCD1:BUART:rx_state_0\ * 
              \LCD1:BUART:rx_bitclk_enable\ * \LCD1:BUART:rx_state_3\ * 
              \LCD1:BUART:rx_state_2\
            + !\LCD1:BUART:tx_ctrl_mark_last\ * \LCD1:BUART:rx_state_0\ * 
              !\LCD1:BUART:rx_state_3\ * !\LCD1:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_5
            + !\LCD1:BUART:tx_ctrl_mark_last\ * \LCD1:BUART:rx_state_0\ * 
              !\LCD1:BUART:rx_state_3\ * !\LCD1:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_4
        );
        Output = \LCD1:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\LCD1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\LCD1:BUART:tx_ctrl_mark_last\ * !\LCD1:BUART:rx_state_0\ * 
              \LCD1:BUART:rx_bitclk_enable\ * \LCD1:BUART:rx_state_3\
            + !\LCD1:BUART:tx_ctrl_mark_last\ * !\LCD1:BUART:rx_state_0\ * 
              \LCD1:BUART:rx_bitclk_enable\ * \LCD1:BUART:rx_state_2\
            + !\LCD1:BUART:tx_ctrl_mark_last\ * !\LCD1:BUART:rx_state_0\ * 
              !\LCD1:BUART:rx_state_3\ * !\LCD1:BUART:rx_state_2\ * 
              \LCD1:BUART:rx_last\ * !Net_7_SYNCOUT
            + !\LCD1:BUART:tx_ctrl_mark_last\ * \LCD1:BUART:rx_state_0\ * 
              !\LCD1:BUART:rx_state_3\ * !\LCD1:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_5
            + !\LCD1:BUART:tx_ctrl_mark_last\ * \LCD1:BUART:rx_state_0\ * 
              !\LCD1:BUART:rx_state_3\ * !\LCD1:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_4
        );
        Output = \LCD1:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\LCD1:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD1:BUART:rx_count_2\ * !\LCD1:BUART:rx_count_1\ * 
              !\LCD1:BUART:rx_count_0\
        );
        Output = \LCD1:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\LCD1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\LCD1:BUART:tx_ctrl_mark_last\ * !\LCD1:BUART:rx_state_0\ * 
              \LCD1:BUART:rx_state_3\ * \LCD1:BUART:rx_state_2\
        );
        Output = \LCD1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN1_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LCD1:BUART:rx_count_2\ * !\LCD1:BUART:rx_count_1\ * !MODIN1_1 * 
              MODIN1_0 * Net_7_SYNCOUT
            + !\LCD1:BUART:rx_count_2\ * !\LCD1:BUART:rx_count_1\ * MODIN1_1 * 
              !MODIN1_0
            + !\LCD1:BUART:rx_count_2\ * !\LCD1:BUART:rx_count_1\ * MODIN1_1 * 
              !Net_7_SYNCOUT
        );
        Output = MODIN1_1 (fanout=4)

    MacroCell: Name=MODIN1_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LCD1:BUART:rx_count_2\ * !\LCD1:BUART:rx_count_1\ * !MODIN1_0 * 
              Net_7_SYNCOUT
            + !\LCD1:BUART:rx_count_2\ * !\LCD1:BUART:rx_count_1\ * MODIN1_0 * 
              !Net_7_SYNCOUT
        );
        Output = MODIN1_0 (fanout=5)

    MacroCell: Name=\LCD1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LCD1:BUART:tx_ctrl_mark_last\ * !\LCD1:BUART:rx_state_0\ * 
              \LCD1:BUART:rx_bitclk_enable\ * \LCD1:BUART:rx_state_3\ * 
              \LCD1:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
            + !\LCD1:BUART:tx_ctrl_mark_last\ * !\LCD1:BUART:rx_state_0\ * 
              \LCD1:BUART:rx_bitclk_enable\ * \LCD1:BUART:rx_state_3\ * 
              \LCD1:BUART:rx_state_2\ * !MODIN1_1 * !Net_7_SYNCOUT
        );
        Output = \LCD1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\LCD1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7_SYNCOUT
        );
        Output = \LCD1:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\LCD2:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \LCD2:BUART:txn\ * \LCD2:BUART:tx_state_1\ * 
              !\LCD2:BUART:tx_bitclk\
            + \LCD2:BUART:txn\ * \LCD2:BUART:tx_state_2\
            + !\LCD2:BUART:tx_state_1\ * \LCD2:BUART:tx_state_0\ * 
              !\LCD2:BUART:tx_shift_out\ * !\LCD2:BUART:tx_state_2\
            + !\LCD2:BUART:tx_state_1\ * \LCD2:BUART:tx_state_0\ * 
              !\LCD2:BUART:tx_state_2\ * !\LCD2:BUART:tx_bitclk\
            + \LCD2:BUART:tx_state_1\ * !\LCD2:BUART:tx_state_0\ * 
              !\LCD2:BUART:tx_shift_out\ * !\LCD2:BUART:tx_state_2\ * 
              !\LCD2:BUART:tx_counter_dp\ * \LCD2:BUART:tx_bitclk\
        );
        Output = \LCD2:BUART:txn\ (fanout=2)

    MacroCell: Name=\LCD2:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \LCD2:BUART:tx_state_1\ * \LCD2:BUART:tx_state_0\ * 
              \LCD2:BUART:tx_bitclk_enable_pre\ * \LCD2:BUART:tx_state_2\
            + \LCD2:BUART:tx_state_1\ * !\LCD2:BUART:tx_state_2\ * 
              \LCD2:BUART:tx_counter_dp\ * \LCD2:BUART:tx_bitclk\
            + \LCD2:BUART:tx_state_0\ * !\LCD2:BUART:tx_state_2\ * 
              \LCD2:BUART:tx_bitclk\
        );
        Output = \LCD2:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\LCD2:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LCD2:BUART:tx_state_1\ * !\LCD2:BUART:tx_state_0\ * 
              \LCD2:BUART:tx_bitclk_enable_pre\ * !\LCD2:BUART:tx_fifo_empty\
            + !\LCD2:BUART:tx_state_1\ * !\LCD2:BUART:tx_state_0\ * 
              !\LCD2:BUART:tx_fifo_empty\ * !\LCD2:BUART:tx_state_2\
            + \LCD2:BUART:tx_state_1\ * \LCD2:BUART:tx_state_0\ * 
              \LCD2:BUART:tx_bitclk_enable_pre\ * \LCD2:BUART:tx_fifo_empty\ * 
              \LCD2:BUART:tx_state_2\
            + \LCD2:BUART:tx_state_0\ * !\LCD2:BUART:tx_state_2\ * 
              \LCD2:BUART:tx_bitclk\
        );
        Output = \LCD2:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\LCD2:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LCD2:BUART:tx_state_1\ * !\LCD2:BUART:tx_state_0\ * 
              \LCD2:BUART:tx_bitclk_enable_pre\ * \LCD2:BUART:tx_state_2\
            + \LCD2:BUART:tx_state_1\ * \LCD2:BUART:tx_state_0\ * 
              \LCD2:BUART:tx_bitclk_enable_pre\ * \LCD2:BUART:tx_state_2\
            + \LCD2:BUART:tx_state_1\ * \LCD2:BUART:tx_state_0\ * 
              !\LCD2:BUART:tx_state_2\ * \LCD2:BUART:tx_bitclk\
            + \LCD2:BUART:tx_state_1\ * !\LCD2:BUART:tx_state_2\ * 
              \LCD2:BUART:tx_counter_dp\ * \LCD2:BUART:tx_bitclk\
        );
        Output = \LCD2:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\LCD2:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\LCD2:BUART:tx_state_1\ * !\LCD2:BUART:tx_state_0\ * 
              \LCD2:BUART:tx_state_2\
            + !\LCD2:BUART:tx_bitclk_enable_pre\
        );
        Output = \LCD2:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\LCD2:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD2:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\LCD2:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LCD2:BUART:tx_ctrl_mark_last\ * !\LCD2:BUART:rx_state_0\ * 
              \LCD2:BUART:rx_bitclk_enable\ * !\LCD2:BUART:rx_state_3\ * 
              \LCD2:BUART:rx_state_2\ * !MODIN5_1 * !MODIN5_0
            + !\LCD2:BUART:tx_ctrl_mark_last\ * !\LCD2:BUART:rx_state_0\ * 
              \LCD2:BUART:rx_bitclk_enable\ * !\LCD2:BUART:rx_state_3\ * 
              \LCD2:BUART:rx_state_2\ * !MODIN5_1 * !Net_31_SYNCOUT
            + !\LCD2:BUART:tx_ctrl_mark_last\ * \LCD2:BUART:rx_state_0\ * 
              !\LCD2:BUART:rx_state_3\ * !\LCD2:BUART:rx_state_2\ * !MODIN8_6 * 
              !MODIN8_5
            + !\LCD2:BUART:tx_ctrl_mark_last\ * \LCD2:BUART:rx_state_0\ * 
              !\LCD2:BUART:rx_state_3\ * !\LCD2:BUART:rx_state_2\ * !MODIN8_6 * 
              !MODIN8_4
        );
        Output = \LCD2:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\LCD2:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LCD2:BUART:tx_ctrl_mark_last\ * !\LCD2:BUART:rx_state_0\ * 
              \LCD2:BUART:rx_bitclk_enable\ * \LCD2:BUART:rx_state_3\ * 
              !\LCD2:BUART:rx_state_2\
            + !\LCD2:BUART:tx_ctrl_mark_last\ * \LCD2:BUART:rx_state_0\ * 
              !\LCD2:BUART:rx_state_3\ * !\LCD2:BUART:rx_state_2\ * !MODIN8_6 * 
              !MODIN8_5
            + !\LCD2:BUART:tx_ctrl_mark_last\ * \LCD2:BUART:rx_state_0\ * 
              !\LCD2:BUART:rx_state_3\ * !\LCD2:BUART:rx_state_2\ * !MODIN8_6 * 
              !MODIN8_4
        );
        Output = \LCD2:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\LCD2:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LCD2:BUART:tx_ctrl_mark_last\ * !\LCD2:BUART:rx_state_0\ * 
              \LCD2:BUART:rx_bitclk_enable\ * \LCD2:BUART:rx_state_3\ * 
              \LCD2:BUART:rx_state_2\
            + !\LCD2:BUART:tx_ctrl_mark_last\ * \LCD2:BUART:rx_state_0\ * 
              !\LCD2:BUART:rx_state_3\ * !\LCD2:BUART:rx_state_2\ * !MODIN8_6 * 
              !MODIN8_5
            + !\LCD2:BUART:tx_ctrl_mark_last\ * \LCD2:BUART:rx_state_0\ * 
              !\LCD2:BUART:rx_state_3\ * !\LCD2:BUART:rx_state_2\ * !MODIN8_6 * 
              !MODIN8_4
        );
        Output = \LCD2:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\LCD2:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\LCD2:BUART:tx_ctrl_mark_last\ * !\LCD2:BUART:rx_state_0\ * 
              \LCD2:BUART:rx_bitclk_enable\ * \LCD2:BUART:rx_state_3\
            + !\LCD2:BUART:tx_ctrl_mark_last\ * !\LCD2:BUART:rx_state_0\ * 
              \LCD2:BUART:rx_bitclk_enable\ * \LCD2:BUART:rx_state_2\
            + !\LCD2:BUART:tx_ctrl_mark_last\ * !\LCD2:BUART:rx_state_0\ * 
              !\LCD2:BUART:rx_state_3\ * !\LCD2:BUART:rx_state_2\ * 
              \LCD2:BUART:rx_last\ * !Net_31_SYNCOUT
            + !\LCD2:BUART:tx_ctrl_mark_last\ * \LCD2:BUART:rx_state_0\ * 
              !\LCD2:BUART:rx_state_3\ * !\LCD2:BUART:rx_state_2\ * !MODIN8_6 * 
              !MODIN8_5
            + !\LCD2:BUART:tx_ctrl_mark_last\ * \LCD2:BUART:rx_state_0\ * 
              !\LCD2:BUART:rx_state_3\ * !\LCD2:BUART:rx_state_2\ * !MODIN8_6 * 
              !MODIN8_4
        );
        Output = \LCD2:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\LCD2:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD2:BUART:rx_count_2\ * !\LCD2:BUART:rx_count_1\ * 
              !\LCD2:BUART:rx_count_0\
        );
        Output = \LCD2:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\LCD2:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\LCD2:BUART:tx_ctrl_mark_last\ * !\LCD2:BUART:rx_state_0\ * 
              \LCD2:BUART:rx_state_3\ * \LCD2:BUART:rx_state_2\
        );
        Output = \LCD2:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN5_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LCD2:BUART:rx_count_2\ * !\LCD2:BUART:rx_count_1\ * !MODIN5_1 * 
              MODIN5_0 * Net_31_SYNCOUT
            + !\LCD2:BUART:rx_count_2\ * !\LCD2:BUART:rx_count_1\ * MODIN5_1 * 
              !MODIN5_0
            + !\LCD2:BUART:rx_count_2\ * !\LCD2:BUART:rx_count_1\ * MODIN5_1 * 
              !Net_31_SYNCOUT
        );
        Output = MODIN5_1 (fanout=4)

    MacroCell: Name=MODIN5_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LCD2:BUART:rx_count_2\ * !\LCD2:BUART:rx_count_1\ * !MODIN5_0 * 
              Net_31_SYNCOUT
            + !\LCD2:BUART:rx_count_2\ * !\LCD2:BUART:rx_count_1\ * MODIN5_0 * 
              !Net_31_SYNCOUT
        );
        Output = MODIN5_0 (fanout=5)

    MacroCell: Name=\LCD2:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LCD2:BUART:tx_ctrl_mark_last\ * !\LCD2:BUART:rx_state_0\ * 
              \LCD2:BUART:rx_bitclk_enable\ * \LCD2:BUART:rx_state_3\ * 
              \LCD2:BUART:rx_state_2\ * !MODIN5_1 * !MODIN5_0
            + !\LCD2:BUART:tx_ctrl_mark_last\ * !\LCD2:BUART:rx_state_0\ * 
              \LCD2:BUART:rx_bitclk_enable\ * \LCD2:BUART:rx_state_3\ * 
              \LCD2:BUART:rx_state_2\ * !MODIN5_1 * !Net_31_SYNCOUT
        );
        Output = \LCD2:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\LCD2:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_31_SYNCOUT
        );
        Output = \LCD2:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\XBee:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \XBee:BUART:txn\ * \XBee:BUART:tx_state_1\ * 
              !\XBee:BUART:tx_bitclk\
            + \XBee:BUART:txn\ * \XBee:BUART:tx_state_2\
            + !\XBee:BUART:tx_state_1\ * \XBee:BUART:tx_state_0\ * 
              !\XBee:BUART:tx_shift_out\ * !\XBee:BUART:tx_state_2\
            + !\XBee:BUART:tx_state_1\ * \XBee:BUART:tx_state_0\ * 
              !\XBee:BUART:tx_state_2\ * !\XBee:BUART:tx_bitclk\
            + \XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              !\XBee:BUART:tx_shift_out\ * !\XBee:BUART:tx_state_2\ * 
              !\XBee:BUART:tx_counter_dp\ * \XBee:BUART:tx_bitclk\
        );
        Output = \XBee:BUART:txn\ (fanout=2)

    MacroCell: Name=\XBee:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \XBee:BUART:tx_state_1\ * \XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\ * \XBee:BUART:tx_state_2\
            + \XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_2\ * 
              \XBee:BUART:tx_counter_dp\ * \XBee:BUART:tx_bitclk\
            + \XBee:BUART:tx_state_0\ * !\XBee:BUART:tx_state_2\ * 
              \XBee:BUART:tx_bitclk\
        );
        Output = \XBee:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\XBee:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\ * !\XBee:BUART:tx_fifo_empty\
            + !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              !\XBee:BUART:tx_fifo_empty\ * !\XBee:BUART:tx_state_2\
            + \XBee:BUART:tx_state_1\ * \XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\ * \XBee:BUART:tx_fifo_empty\ * 
              \XBee:BUART:tx_state_2\
            + \XBee:BUART:tx_state_0\ * !\XBee:BUART:tx_state_2\ * 
              \XBee:BUART:tx_bitclk\
        );
        Output = \XBee:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\XBee:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\ * \XBee:BUART:tx_state_2\
            + \XBee:BUART:tx_state_1\ * \XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\ * \XBee:BUART:tx_state_2\
            + \XBee:BUART:tx_state_1\ * \XBee:BUART:tx_state_0\ * 
              !\XBee:BUART:tx_state_2\ * \XBee:BUART:tx_bitclk\
            + \XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_2\ * 
              \XBee:BUART:tx_counter_dp\ * \XBee:BUART:tx_bitclk\
        );
        Output = \XBee:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\XBee:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_state_2\
            + !\XBee:BUART:tx_bitclk_enable_pre\
        );
        Output = \XBee:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\XBee:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBee:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\XBee:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * !\XBee:BUART:rx_state_3\ * 
              \XBee:BUART:rx_state_2\ * !MODIN9_1 * !MODIN9_0
            + !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * !\XBee:BUART:rx_state_3\ * 
              \XBee:BUART:rx_state_2\ * !MODIN9_1 * !Net_55_SYNCOUT
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !MODIN12_6 * !MODIN12_5
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !MODIN12_6 * !MODIN12_4
        );
        Output = \XBee:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\XBee:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_3\ * 
              !\XBee:BUART:rx_state_2\
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !MODIN12_6 * !MODIN12_5
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !MODIN12_6 * !MODIN12_4
        );
        Output = \XBee:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\XBee:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_3\ * 
              \XBee:BUART:rx_state_2\
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !MODIN12_6 * !MODIN12_5
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !MODIN12_6 * !MODIN12_4
        );
        Output = \XBee:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\XBee:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_3\
            + !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_2\
            + !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              \XBee:BUART:rx_last\ * !Net_55_SYNCOUT
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !MODIN12_6 * !MODIN12_5
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !MODIN12_6 * !MODIN12_4
        );
        Output = \XBee:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\XBee:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * 
              !\XBee:BUART:rx_count_0\
        );
        Output = \XBee:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\XBee:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_state_3\ * \XBee:BUART:rx_state_2\
        );
        Output = \XBee:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN9_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * !MODIN9_1 * 
              MODIN9_0 * Net_55_SYNCOUT
            + !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * MODIN9_1 * 
              !MODIN9_0
            + !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * MODIN9_1 * 
              !Net_55_SYNCOUT
        );
        Output = MODIN9_1 (fanout=4)

    MacroCell: Name=MODIN9_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * !MODIN9_0 * 
              Net_55_SYNCOUT
            + !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * MODIN9_0 * 
              !Net_55_SYNCOUT
        );
        Output = MODIN9_0 (fanout=5)

    MacroCell: Name=\XBee:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_3\ * 
              \XBee:BUART:rx_state_2\ * !MODIN9_1 * !MODIN9_0
            + !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_3\ * 
              \XBee:BUART:rx_state_2\ * !MODIN9_1 * !Net_55_SYNCOUT
        );
        Output = \XBee:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\XBee:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_55_SYNCOUT
        );
        Output = \XBee:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\GSM:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \GSM:BUART:txn\ * \GSM:BUART:tx_state_1\ * 
              !\GSM:BUART:tx_bitclk\
            + \GSM:BUART:txn\ * \GSM:BUART:tx_state_2\
            + !\GSM:BUART:tx_state_1\ * \GSM:BUART:tx_state_0\ * 
              !\GSM:BUART:tx_shift_out\ * !\GSM:BUART:tx_state_2\
            + !\GSM:BUART:tx_state_1\ * \GSM:BUART:tx_state_0\ * 
              !\GSM:BUART:tx_state_2\ * !\GSM:BUART:tx_bitclk\
            + \GSM:BUART:tx_state_1\ * !\GSM:BUART:tx_state_0\ * 
              !\GSM:BUART:tx_shift_out\ * !\GSM:BUART:tx_state_2\ * 
              !\GSM:BUART:tx_counter_dp\ * \GSM:BUART:tx_bitclk\
        );
        Output = \GSM:BUART:txn\ (fanout=2)

    MacroCell: Name=\GSM:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \GSM:BUART:tx_state_1\ * \GSM:BUART:tx_state_0\ * 
              \GSM:BUART:tx_bitclk_enable_pre\ * \GSM:BUART:tx_state_2\
            + \GSM:BUART:tx_state_1\ * !\GSM:BUART:tx_state_2\ * 
              \GSM:BUART:tx_counter_dp\ * \GSM:BUART:tx_bitclk\
            + \GSM:BUART:tx_state_0\ * !\GSM:BUART:tx_state_2\ * 
              \GSM:BUART:tx_bitclk\
        );
        Output = \GSM:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\GSM:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\GSM:BUART:tx_state_1\ * !\GSM:BUART:tx_state_0\ * 
              \GSM:BUART:tx_bitclk_enable_pre\ * !\GSM:BUART:tx_fifo_empty\
            + !\GSM:BUART:tx_state_1\ * !\GSM:BUART:tx_state_0\ * 
              !\GSM:BUART:tx_fifo_empty\ * !\GSM:BUART:tx_state_2\
            + \GSM:BUART:tx_state_1\ * \GSM:BUART:tx_state_0\ * 
              \GSM:BUART:tx_bitclk_enable_pre\ * \GSM:BUART:tx_fifo_empty\ * 
              \GSM:BUART:tx_state_2\
            + \GSM:BUART:tx_state_0\ * !\GSM:BUART:tx_state_2\ * 
              \GSM:BUART:tx_bitclk\
        );
        Output = \GSM:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\GSM:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\GSM:BUART:tx_state_1\ * !\GSM:BUART:tx_state_0\ * 
              \GSM:BUART:tx_bitclk_enable_pre\ * \GSM:BUART:tx_state_2\
            + \GSM:BUART:tx_state_1\ * \GSM:BUART:tx_state_0\ * 
              \GSM:BUART:tx_bitclk_enable_pre\ * \GSM:BUART:tx_state_2\
            + \GSM:BUART:tx_state_1\ * \GSM:BUART:tx_state_0\ * 
              !\GSM:BUART:tx_state_2\ * \GSM:BUART:tx_bitclk\
            + \GSM:BUART:tx_state_1\ * !\GSM:BUART:tx_state_2\ * 
              \GSM:BUART:tx_counter_dp\ * \GSM:BUART:tx_bitclk\
        );
        Output = \GSM:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\GSM:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\GSM:BUART:tx_state_1\ * !\GSM:BUART:tx_state_0\ * 
              \GSM:BUART:tx_state_2\
            + !\GSM:BUART:tx_bitclk_enable_pre\
        );
        Output = \GSM:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\GSM:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \GSM:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\GSM:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\GSM:BUART:tx_ctrl_mark_last\ * !\GSM:BUART:rx_state_0\ * 
              \GSM:BUART:rx_bitclk_enable\ * !\GSM:BUART:rx_state_3\ * 
              \GSM:BUART:rx_state_2\ * !MODIN13_1 * !MODIN13_0
            + !\GSM:BUART:tx_ctrl_mark_last\ * !\GSM:BUART:rx_state_0\ * 
              \GSM:BUART:rx_bitclk_enable\ * !\GSM:BUART:rx_state_3\ * 
              \GSM:BUART:rx_state_2\ * !MODIN13_1 * !Net_90_SYNCOUT
            + !\GSM:BUART:tx_ctrl_mark_last\ * \GSM:BUART:rx_state_0\ * 
              !\GSM:BUART:rx_state_3\ * !\GSM:BUART:rx_state_2\ * !MODIN16_6 * 
              !MODIN16_5
            + !\GSM:BUART:tx_ctrl_mark_last\ * \GSM:BUART:rx_state_0\ * 
              !\GSM:BUART:rx_state_3\ * !\GSM:BUART:rx_state_2\ * !MODIN16_6 * 
              !MODIN16_4
        );
        Output = \GSM:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\GSM:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\GSM:BUART:tx_ctrl_mark_last\ * !\GSM:BUART:rx_state_0\ * 
              \GSM:BUART:rx_bitclk_enable\ * \GSM:BUART:rx_state_3\ * 
              !\GSM:BUART:rx_state_2\
            + !\GSM:BUART:tx_ctrl_mark_last\ * \GSM:BUART:rx_state_0\ * 
              !\GSM:BUART:rx_state_3\ * !\GSM:BUART:rx_state_2\ * !MODIN16_6 * 
              !MODIN16_5
            + !\GSM:BUART:tx_ctrl_mark_last\ * \GSM:BUART:rx_state_0\ * 
              !\GSM:BUART:rx_state_3\ * !\GSM:BUART:rx_state_2\ * !MODIN16_6 * 
              !MODIN16_4
        );
        Output = \GSM:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\GSM:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\GSM:BUART:tx_ctrl_mark_last\ * !\GSM:BUART:rx_state_0\ * 
              \GSM:BUART:rx_bitclk_enable\ * \GSM:BUART:rx_state_3\ * 
              \GSM:BUART:rx_state_2\
            + !\GSM:BUART:tx_ctrl_mark_last\ * \GSM:BUART:rx_state_0\ * 
              !\GSM:BUART:rx_state_3\ * !\GSM:BUART:rx_state_2\ * !MODIN16_6 * 
              !MODIN16_5
            + !\GSM:BUART:tx_ctrl_mark_last\ * \GSM:BUART:rx_state_0\ * 
              !\GSM:BUART:rx_state_3\ * !\GSM:BUART:rx_state_2\ * !MODIN16_6 * 
              !MODIN16_4
        );
        Output = \GSM:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\GSM:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\GSM:BUART:tx_ctrl_mark_last\ * !\GSM:BUART:rx_state_0\ * 
              \GSM:BUART:rx_bitclk_enable\ * \GSM:BUART:rx_state_3\
            + !\GSM:BUART:tx_ctrl_mark_last\ * !\GSM:BUART:rx_state_0\ * 
              \GSM:BUART:rx_bitclk_enable\ * \GSM:BUART:rx_state_2\
            + !\GSM:BUART:tx_ctrl_mark_last\ * !\GSM:BUART:rx_state_0\ * 
              !\GSM:BUART:rx_state_3\ * !\GSM:BUART:rx_state_2\ * 
              \GSM:BUART:rx_last\ * !Net_90_SYNCOUT
            + !\GSM:BUART:tx_ctrl_mark_last\ * \GSM:BUART:rx_state_0\ * 
              !\GSM:BUART:rx_state_3\ * !\GSM:BUART:rx_state_2\ * !MODIN16_6 * 
              !MODIN16_5
            + !\GSM:BUART:tx_ctrl_mark_last\ * \GSM:BUART:rx_state_0\ * 
              !\GSM:BUART:rx_state_3\ * !\GSM:BUART:rx_state_2\ * !MODIN16_6 * 
              !MODIN16_4
        );
        Output = \GSM:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\GSM:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\GSM:BUART:rx_count_2\ * !\GSM:BUART:rx_count_1\ * 
              !\GSM:BUART:rx_count_0\
        );
        Output = \GSM:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\GSM:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\GSM:BUART:tx_ctrl_mark_last\ * !\GSM:BUART:rx_state_0\ * 
              \GSM:BUART:rx_state_3\ * \GSM:BUART:rx_state_2\
        );
        Output = \GSM:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN13_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\GSM:BUART:rx_count_2\ * !\GSM:BUART:rx_count_1\ * !MODIN13_1 * 
              MODIN13_0 * Net_90_SYNCOUT
            + !\GSM:BUART:rx_count_2\ * !\GSM:BUART:rx_count_1\ * MODIN13_1 * 
              !MODIN13_0
            + !\GSM:BUART:rx_count_2\ * !\GSM:BUART:rx_count_1\ * MODIN13_1 * 
              !Net_90_SYNCOUT
        );
        Output = MODIN13_1 (fanout=4)

    MacroCell: Name=MODIN13_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\GSM:BUART:rx_count_2\ * !\GSM:BUART:rx_count_1\ * !MODIN13_0 * 
              Net_90_SYNCOUT
            + !\GSM:BUART:rx_count_2\ * !\GSM:BUART:rx_count_1\ * MODIN13_0 * 
              !Net_90_SYNCOUT
        );
        Output = MODIN13_0 (fanout=5)

    MacroCell: Name=\GSM:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\GSM:BUART:tx_ctrl_mark_last\ * !\GSM:BUART:rx_state_0\ * 
              \GSM:BUART:rx_bitclk_enable\ * \GSM:BUART:rx_state_3\ * 
              \GSM:BUART:rx_state_2\ * !MODIN13_1 * !MODIN13_0
            + !\GSM:BUART:tx_ctrl_mark_last\ * !\GSM:BUART:rx_state_0\ * 
              \GSM:BUART:rx_bitclk_enable\ * \GSM:BUART:rx_state_3\ * 
              \GSM:BUART:rx_state_2\ * !MODIN13_1 * !Net_90_SYNCOUT
        );
        Output = \GSM:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\GSM:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_90_SYNCOUT
        );
        Output = \GSM:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\WIFI:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\WIFI:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \WIFI:BUART:txn\ * \WIFI:BUART:tx_state_1\ * 
              !\WIFI:BUART:tx_bitclk\
            + \WIFI:BUART:txn\ * \WIFI:BUART:tx_state_2\
            + !\WIFI:BUART:tx_state_1\ * \WIFI:BUART:tx_state_0\ * 
              !\WIFI:BUART:tx_shift_out\ * !\WIFI:BUART:tx_state_2\
            + !\WIFI:BUART:tx_state_1\ * \WIFI:BUART:tx_state_0\ * 
              !\WIFI:BUART:tx_state_2\ * !\WIFI:BUART:tx_bitclk\
            + \WIFI:BUART:tx_state_1\ * !\WIFI:BUART:tx_state_0\ * 
              !\WIFI:BUART:tx_shift_out\ * !\WIFI:BUART:tx_state_2\ * 
              !\WIFI:BUART:tx_counter_dp\ * \WIFI:BUART:tx_bitclk\
        );
        Output = \WIFI:BUART:txn\ (fanout=2)

    MacroCell: Name=\WIFI:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\WIFI:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \WIFI:BUART:tx_state_1\ * \WIFI:BUART:tx_state_0\ * 
              \WIFI:BUART:tx_bitclk_enable_pre\ * \WIFI:BUART:tx_state_2\
            + \WIFI:BUART:tx_state_1\ * !\WIFI:BUART:tx_state_2\ * 
              \WIFI:BUART:tx_counter_dp\ * \WIFI:BUART:tx_bitclk\
            + \WIFI:BUART:tx_state_0\ * !\WIFI:BUART:tx_state_2\ * 
              \WIFI:BUART:tx_bitclk\
        );
        Output = \WIFI:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\WIFI:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\WIFI:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\WIFI:BUART:tx_state_1\ * !\WIFI:BUART:tx_state_0\ * 
              \WIFI:BUART:tx_bitclk_enable_pre\ * !\WIFI:BUART:tx_fifo_empty\
            + !\WIFI:BUART:tx_state_1\ * !\WIFI:BUART:tx_state_0\ * 
              !\WIFI:BUART:tx_fifo_empty\ * !\WIFI:BUART:tx_state_2\
            + \WIFI:BUART:tx_state_1\ * \WIFI:BUART:tx_state_0\ * 
              \WIFI:BUART:tx_bitclk_enable_pre\ * \WIFI:BUART:tx_fifo_empty\ * 
              \WIFI:BUART:tx_state_2\
            + \WIFI:BUART:tx_state_0\ * !\WIFI:BUART:tx_state_2\ * 
              \WIFI:BUART:tx_bitclk\
        );
        Output = \WIFI:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\WIFI:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\WIFI:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\WIFI:BUART:tx_state_1\ * !\WIFI:BUART:tx_state_0\ * 
              \WIFI:BUART:tx_bitclk_enable_pre\ * \WIFI:BUART:tx_state_2\
            + \WIFI:BUART:tx_state_1\ * \WIFI:BUART:tx_state_0\ * 
              \WIFI:BUART:tx_bitclk_enable_pre\ * \WIFI:BUART:tx_state_2\
            + \WIFI:BUART:tx_state_1\ * \WIFI:BUART:tx_state_0\ * 
              !\WIFI:BUART:tx_state_2\ * \WIFI:BUART:tx_bitclk\
            + \WIFI:BUART:tx_state_1\ * !\WIFI:BUART:tx_state_2\ * 
              \WIFI:BUART:tx_counter_dp\ * \WIFI:BUART:tx_bitclk\
        );
        Output = \WIFI:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\WIFI:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\WIFI:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\WIFI:BUART:tx_state_1\ * !\WIFI:BUART:tx_state_0\ * 
              \WIFI:BUART:tx_state_2\
            + !\WIFI:BUART:tx_bitclk_enable_pre\
        );
        Output = \WIFI:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\WIFI:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\WIFI:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \WIFI:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\WIFI:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\WIFI:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\WIFI:BUART:tx_ctrl_mark_last\ * !\WIFI:BUART:rx_state_0\ * 
              \WIFI:BUART:rx_bitclk_enable\ * !\WIFI:BUART:rx_state_3\ * 
              \WIFI:BUART:rx_state_2\ * !MODIN17_1 * !MODIN17_0
            + !\WIFI:BUART:tx_ctrl_mark_last\ * !\WIFI:BUART:rx_state_0\ * 
              \WIFI:BUART:rx_bitclk_enable\ * !\WIFI:BUART:rx_state_3\ * 
              \WIFI:BUART:rx_state_2\ * !MODIN17_1 * !Net_114_SYNCOUT
            + !\WIFI:BUART:tx_ctrl_mark_last\ * \WIFI:BUART:rx_state_0\ * 
              !\WIFI:BUART:rx_state_3\ * !\WIFI:BUART:rx_state_2\ * 
              !MODIN20_6 * !MODIN20_5
            + !\WIFI:BUART:tx_ctrl_mark_last\ * \WIFI:BUART:rx_state_0\ * 
              !\WIFI:BUART:rx_state_3\ * !\WIFI:BUART:rx_state_2\ * 
              !MODIN20_6 * !MODIN20_4
        );
        Output = \WIFI:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\WIFI:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\WIFI:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\WIFI:BUART:tx_ctrl_mark_last\ * !\WIFI:BUART:rx_state_0\ * 
              \WIFI:BUART:rx_bitclk_enable\ * \WIFI:BUART:rx_state_3\ * 
              !\WIFI:BUART:rx_state_2\
            + !\WIFI:BUART:tx_ctrl_mark_last\ * \WIFI:BUART:rx_state_0\ * 
              !\WIFI:BUART:rx_state_3\ * !\WIFI:BUART:rx_state_2\ * 
              !MODIN20_6 * !MODIN20_5
            + !\WIFI:BUART:tx_ctrl_mark_last\ * \WIFI:BUART:rx_state_0\ * 
              !\WIFI:BUART:rx_state_3\ * !\WIFI:BUART:rx_state_2\ * 
              !MODIN20_6 * !MODIN20_4
        );
        Output = \WIFI:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\WIFI:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\WIFI:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\WIFI:BUART:tx_ctrl_mark_last\ * !\WIFI:BUART:rx_state_0\ * 
              \WIFI:BUART:rx_bitclk_enable\ * \WIFI:BUART:rx_state_3\ * 
              \WIFI:BUART:rx_state_2\
            + !\WIFI:BUART:tx_ctrl_mark_last\ * \WIFI:BUART:rx_state_0\ * 
              !\WIFI:BUART:rx_state_3\ * !\WIFI:BUART:rx_state_2\ * 
              !MODIN20_6 * !MODIN20_5
            + !\WIFI:BUART:tx_ctrl_mark_last\ * \WIFI:BUART:rx_state_0\ * 
              !\WIFI:BUART:rx_state_3\ * !\WIFI:BUART:rx_state_2\ * 
              !MODIN20_6 * !MODIN20_4
        );
        Output = \WIFI:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\WIFI:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\WIFI:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\WIFI:BUART:tx_ctrl_mark_last\ * !\WIFI:BUART:rx_state_0\ * 
              \WIFI:BUART:rx_bitclk_enable\ * \WIFI:BUART:rx_state_3\
            + !\WIFI:BUART:tx_ctrl_mark_last\ * !\WIFI:BUART:rx_state_0\ * 
              \WIFI:BUART:rx_bitclk_enable\ * \WIFI:BUART:rx_state_2\
            + !\WIFI:BUART:tx_ctrl_mark_last\ * !\WIFI:BUART:rx_state_0\ * 
              !\WIFI:BUART:rx_state_3\ * !\WIFI:BUART:rx_state_2\ * 
              \WIFI:BUART:rx_last\ * !Net_114_SYNCOUT
            + !\WIFI:BUART:tx_ctrl_mark_last\ * \WIFI:BUART:rx_state_0\ * 
              !\WIFI:BUART:rx_state_3\ * !\WIFI:BUART:rx_state_2\ * 
              !MODIN20_6 * !MODIN20_5
            + !\WIFI:BUART:tx_ctrl_mark_last\ * \WIFI:BUART:rx_state_0\ * 
              !\WIFI:BUART:rx_state_3\ * !\WIFI:BUART:rx_state_2\ * 
              !MODIN20_6 * !MODIN20_4
        );
        Output = \WIFI:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\WIFI:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\WIFI:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\WIFI:BUART:rx_count_2\ * !\WIFI:BUART:rx_count_1\ * 
              !\WIFI:BUART:rx_count_0\
        );
        Output = \WIFI:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\WIFI:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\WIFI:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\WIFI:BUART:tx_ctrl_mark_last\ * !\WIFI:BUART:rx_state_0\ * 
              \WIFI:BUART:rx_state_3\ * \WIFI:BUART:rx_state_2\
        );
        Output = \WIFI:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN17_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\WIFI:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\WIFI:BUART:rx_count_2\ * !\WIFI:BUART:rx_count_1\ * 
              !MODIN17_1 * MODIN17_0 * Net_114_SYNCOUT
            + !\WIFI:BUART:rx_count_2\ * !\WIFI:BUART:rx_count_1\ * MODIN17_1 * 
              !MODIN17_0
            + !\WIFI:BUART:rx_count_2\ * !\WIFI:BUART:rx_count_1\ * MODIN17_1 * 
              !Net_114_SYNCOUT
        );
        Output = MODIN17_1 (fanout=4)

    MacroCell: Name=MODIN17_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\WIFI:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\WIFI:BUART:rx_count_2\ * !\WIFI:BUART:rx_count_1\ * 
              !MODIN17_0 * Net_114_SYNCOUT
            + !\WIFI:BUART:rx_count_2\ * !\WIFI:BUART:rx_count_1\ * MODIN17_0 * 
              !Net_114_SYNCOUT
        );
        Output = MODIN17_0 (fanout=5)

    MacroCell: Name=\WIFI:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\WIFI:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\WIFI:BUART:tx_ctrl_mark_last\ * !\WIFI:BUART:rx_state_0\ * 
              \WIFI:BUART:rx_bitclk_enable\ * \WIFI:BUART:rx_state_3\ * 
              \WIFI:BUART:rx_state_2\ * !MODIN17_1 * !MODIN17_0
            + !\WIFI:BUART:tx_ctrl_mark_last\ * !\WIFI:BUART:rx_state_0\ * 
              \WIFI:BUART:rx_bitclk_enable\ * \WIFI:BUART:rx_state_3\ * 
              \WIFI:BUART:rx_state_2\ * !MODIN17_1 * !Net_114_SYNCOUT
        );
        Output = \WIFI:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\WIFI:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\WIFI:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_114_SYNCOUT
        );
        Output = \WIFI:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\PSOC:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \PSOC:BUART:txn\ * \PSOC:BUART:tx_state_1\ * 
              !\PSOC:BUART:tx_bitclk\
            + \PSOC:BUART:txn\ * \PSOC:BUART:tx_state_2\
            + !\PSOC:BUART:tx_state_1\ * \PSOC:BUART:tx_state_0\ * 
              !\PSOC:BUART:tx_shift_out\ * !\PSOC:BUART:tx_state_2\
            + !\PSOC:BUART:tx_state_1\ * \PSOC:BUART:tx_state_0\ * 
              !\PSOC:BUART:tx_state_2\ * !\PSOC:BUART:tx_bitclk\
            + \PSOC:BUART:tx_state_1\ * !\PSOC:BUART:tx_state_0\ * 
              !\PSOC:BUART:tx_shift_out\ * !\PSOC:BUART:tx_state_2\ * 
              !\PSOC:BUART:tx_counter_dp\ * \PSOC:BUART:tx_bitclk\
        );
        Output = \PSOC:BUART:txn\ (fanout=2)

    MacroCell: Name=\PSOC:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \PSOC:BUART:tx_state_1\ * \PSOC:BUART:tx_state_0\ * 
              \PSOC:BUART:tx_bitclk_enable_pre\ * \PSOC:BUART:tx_state_2\
            + \PSOC:BUART:tx_state_1\ * !\PSOC:BUART:tx_state_2\ * 
              \PSOC:BUART:tx_counter_dp\ * \PSOC:BUART:tx_bitclk\
            + \PSOC:BUART:tx_state_0\ * !\PSOC:BUART:tx_state_2\ * 
              \PSOC:BUART:tx_bitclk\
        );
        Output = \PSOC:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\PSOC:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\PSOC:BUART:tx_state_1\ * !\PSOC:BUART:tx_state_0\ * 
              \PSOC:BUART:tx_bitclk_enable_pre\ * !\PSOC:BUART:tx_fifo_empty\
            + !\PSOC:BUART:tx_state_1\ * !\PSOC:BUART:tx_state_0\ * 
              !\PSOC:BUART:tx_fifo_empty\ * !\PSOC:BUART:tx_state_2\
            + \PSOC:BUART:tx_state_1\ * \PSOC:BUART:tx_state_0\ * 
              \PSOC:BUART:tx_bitclk_enable_pre\ * \PSOC:BUART:tx_fifo_empty\ * 
              \PSOC:BUART:tx_state_2\
            + \PSOC:BUART:tx_state_0\ * !\PSOC:BUART:tx_state_2\ * 
              \PSOC:BUART:tx_bitclk\
        );
        Output = \PSOC:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\PSOC:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\PSOC:BUART:tx_state_1\ * !\PSOC:BUART:tx_state_0\ * 
              \PSOC:BUART:tx_bitclk_enable_pre\ * \PSOC:BUART:tx_state_2\
            + \PSOC:BUART:tx_state_1\ * \PSOC:BUART:tx_state_0\ * 
              \PSOC:BUART:tx_bitclk_enable_pre\ * \PSOC:BUART:tx_state_2\
            + \PSOC:BUART:tx_state_1\ * \PSOC:BUART:tx_state_0\ * 
              !\PSOC:BUART:tx_state_2\ * \PSOC:BUART:tx_bitclk\
            + \PSOC:BUART:tx_state_1\ * !\PSOC:BUART:tx_state_2\ * 
              \PSOC:BUART:tx_counter_dp\ * \PSOC:BUART:tx_bitclk\
        );
        Output = \PSOC:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\PSOC:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\PSOC:BUART:tx_state_1\ * !\PSOC:BUART:tx_state_0\ * 
              \PSOC:BUART:tx_state_2\
            + !\PSOC:BUART:tx_bitclk_enable_pre\
        );
        Output = \PSOC:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\PSOC:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PSOC:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\PSOC:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\PSOC:BUART:tx_ctrl_mark_last\ * !\PSOC:BUART:rx_state_0\ * 
              \PSOC:BUART:rx_bitclk_enable\ * !\PSOC:BUART:rx_state_3\ * 
              \PSOC:BUART:rx_state_2\ * !\PSOC:BUART:pollcount_1\ * 
              !\PSOC:BUART:pollcount_0\
            + !\PSOC:BUART:tx_ctrl_mark_last\ * !\PSOC:BUART:rx_state_0\ * 
              \PSOC:BUART:rx_bitclk_enable\ * !\PSOC:BUART:rx_state_3\ * 
              \PSOC:BUART:rx_state_2\ * !\PSOC:BUART:pollcount_1\ * 
              !Net_138_SYNCOUT
            + !\PSOC:BUART:tx_ctrl_mark_last\ * \PSOC:BUART:rx_state_0\ * 
              !\PSOC:BUART:rx_state_3\ * !\PSOC:BUART:rx_state_2\ * 
              !\PSOC:BUART:rx_count_6\ * !\PSOC:BUART:rx_count_5\
            + !\PSOC:BUART:tx_ctrl_mark_last\ * \PSOC:BUART:rx_state_0\ * 
              !\PSOC:BUART:rx_state_3\ * !\PSOC:BUART:rx_state_2\ * 
              !\PSOC:BUART:rx_count_6\ * !\PSOC:BUART:rx_count_4\
        );
        Output = \PSOC:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\PSOC:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\PSOC:BUART:tx_ctrl_mark_last\ * !\PSOC:BUART:rx_state_0\ * 
              \PSOC:BUART:rx_bitclk_enable\ * \PSOC:BUART:rx_state_3\ * 
              !\PSOC:BUART:rx_state_2\
            + !\PSOC:BUART:tx_ctrl_mark_last\ * \PSOC:BUART:rx_state_0\ * 
              !\PSOC:BUART:rx_state_3\ * !\PSOC:BUART:rx_state_2\ * 
              !\PSOC:BUART:rx_count_6\ * !\PSOC:BUART:rx_count_5\
            + !\PSOC:BUART:tx_ctrl_mark_last\ * \PSOC:BUART:rx_state_0\ * 
              !\PSOC:BUART:rx_state_3\ * !\PSOC:BUART:rx_state_2\ * 
              !\PSOC:BUART:rx_count_6\ * !\PSOC:BUART:rx_count_4\
        );
        Output = \PSOC:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\PSOC:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\PSOC:BUART:tx_ctrl_mark_last\ * !\PSOC:BUART:rx_state_0\ * 
              \PSOC:BUART:rx_bitclk_enable\ * \PSOC:BUART:rx_state_3\ * 
              \PSOC:BUART:rx_state_2\
            + !\PSOC:BUART:tx_ctrl_mark_last\ * \PSOC:BUART:rx_state_0\ * 
              !\PSOC:BUART:rx_state_3\ * !\PSOC:BUART:rx_state_2\ * 
              !\PSOC:BUART:rx_count_6\ * !\PSOC:BUART:rx_count_5\
            + !\PSOC:BUART:tx_ctrl_mark_last\ * \PSOC:BUART:rx_state_0\ * 
              !\PSOC:BUART:rx_state_3\ * !\PSOC:BUART:rx_state_2\ * 
              !\PSOC:BUART:rx_count_6\ * !\PSOC:BUART:rx_count_4\
        );
        Output = \PSOC:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\PSOC:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\PSOC:BUART:tx_ctrl_mark_last\ * !\PSOC:BUART:rx_state_0\ * 
              \PSOC:BUART:rx_bitclk_enable\ * \PSOC:BUART:rx_state_3\
            + !\PSOC:BUART:tx_ctrl_mark_last\ * !\PSOC:BUART:rx_state_0\ * 
              \PSOC:BUART:rx_bitclk_enable\ * \PSOC:BUART:rx_state_2\
            + !\PSOC:BUART:tx_ctrl_mark_last\ * !\PSOC:BUART:rx_state_0\ * 
              !\PSOC:BUART:rx_state_3\ * !\PSOC:BUART:rx_state_2\ * 
              \PSOC:BUART:rx_last\ * !Net_138_SYNCOUT
            + !\PSOC:BUART:tx_ctrl_mark_last\ * \PSOC:BUART:rx_state_0\ * 
              !\PSOC:BUART:rx_state_3\ * !\PSOC:BUART:rx_state_2\ * 
              !\PSOC:BUART:rx_count_6\ * !\PSOC:BUART:rx_count_5\
            + !\PSOC:BUART:tx_ctrl_mark_last\ * \PSOC:BUART:rx_state_0\ * 
              !\PSOC:BUART:rx_state_3\ * !\PSOC:BUART:rx_state_2\ * 
              !\PSOC:BUART:rx_count_6\ * !\PSOC:BUART:rx_count_4\
        );
        Output = \PSOC:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\PSOC:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PSOC:BUART:rx_count_2\ * !\PSOC:BUART:rx_count_1\ * 
              !\PSOC:BUART:rx_count_0\
        );
        Output = \PSOC:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\PSOC:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PSOC:BUART:tx_ctrl_mark_last\ * !\PSOC:BUART:rx_state_0\ * 
              \PSOC:BUART:rx_state_3\ * \PSOC:BUART:rx_state_2\
        );
        Output = \PSOC:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\PSOC:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\PSOC:BUART:rx_count_2\ * !\PSOC:BUART:rx_count_1\ * 
              !\PSOC:BUART:pollcount_1\ * \PSOC:BUART:pollcount_0\ * 
              Net_138_SYNCOUT
            + !\PSOC:BUART:rx_count_2\ * !\PSOC:BUART:rx_count_1\ * 
              \PSOC:BUART:pollcount_1\ * !\PSOC:BUART:pollcount_0\
            + !\PSOC:BUART:rx_count_2\ * !\PSOC:BUART:rx_count_1\ * 
              \PSOC:BUART:pollcount_1\ * !Net_138_SYNCOUT
        );
        Output = \PSOC:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\PSOC:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PSOC:BUART:rx_count_2\ * !\PSOC:BUART:rx_count_1\ * 
              !\PSOC:BUART:pollcount_0\ * Net_138_SYNCOUT
            + !\PSOC:BUART:rx_count_2\ * !\PSOC:BUART:rx_count_1\ * 
              \PSOC:BUART:pollcount_0\ * !Net_138_SYNCOUT
        );
        Output = \PSOC:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\PSOC:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PSOC:BUART:tx_ctrl_mark_last\ * !\PSOC:BUART:rx_state_0\ * 
              \PSOC:BUART:rx_bitclk_enable\ * \PSOC:BUART:rx_state_3\ * 
              \PSOC:BUART:rx_state_2\ * !\PSOC:BUART:pollcount_1\ * 
              !\PSOC:BUART:pollcount_0\
            + !\PSOC:BUART:tx_ctrl_mark_last\ * !\PSOC:BUART:rx_state_0\ * 
              \PSOC:BUART:rx_bitclk_enable\ * \PSOC:BUART:rx_state_3\ * 
              \PSOC:BUART:rx_state_2\ * !\PSOC:BUART:pollcount_1\ * 
              !Net_138_SYNCOUT
        );
        Output = \PSOC:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\PSOC:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_138_SYNCOUT
        );
        Output = \PSOC:BUART:rx_last\ (fanout=1)

    MacroCell: Name=Net_165, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_165 * !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:ld_ident\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:mosi_from_dp\
            + !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:mosi_from_dp\
        );
        Output = Net_165 (fanout=2)

    MacroCell: Name=\SPIM:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              \SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              !\SPIM:BSPIM:ld_ident\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              \SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:tx_status_1\
        );
        Output = \SPIM:BSPIM:state_2\ (fanout=12)

    MacroCell: Name=\SPIM:BSPIM:state_1\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              \SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:tx_status_1\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:ld_ident\
        );
        Output = \SPIM:BSPIM:state_1\ (fanout=12)

    MacroCell: Name=\SPIM:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\
            + !\SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:tx_status_1\
        );
        Output = \SPIM:BSPIM:state_0\ (fanout=12)

    MacroCell: Name=Net_392, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * !Net_392
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !Net_392
            + \SPIM:BSPIM:state_1\ * \SPIM:BSPIM:state_0\ * !Net_392
        );
        Output = Net_392 (fanout=3)

    MacroCell: Name=\SPIM:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
        );
        Output = \SPIM:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\SPIM:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:ld_ident\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:ld_ident\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * \SPIM:BSPIM:ld_ident\
        );
        Output = \SPIM:BSPIM:ld_ident\ (fanout=4)

    MacroCell: Name=\SPIM:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:cnt_enable\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
        );
        Output = \SPIM:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=Net_166, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_1\ * \SPIM:BSPIM:state_0\ * Net_166
        );
        Output = Net_166 (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\LCD1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \LCD1:Net_9\ ,
            cs_addr_2 => \LCD1:BUART:tx_state_1\ ,
            cs_addr_1 => \LCD1:BUART:tx_state_0\ ,
            cs_addr_0 => \LCD1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \LCD1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \LCD1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \LCD1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\LCD1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \LCD1:Net_9\ ,
            cs_addr_0 => \LCD1:BUART:counter_load_not\ ,
            ce0_reg => \LCD1:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \LCD1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\LCD1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \LCD1:Net_9\ ,
            cs_addr_2 => \LCD1:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \LCD1:BUART:rx_state_0\ ,
            cs_addr_0 => \LCD1:BUART:rx_bitclk_enable\ ,
            route_si => \LCD1:BUART:rx_postpoll\ ,
            f0_load => \LCD1:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \LCD1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \LCD1:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\LCD2:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \LCD2:Net_9\ ,
            cs_addr_2 => \LCD2:BUART:tx_state_1\ ,
            cs_addr_1 => \LCD2:BUART:tx_state_0\ ,
            cs_addr_0 => \LCD2:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \LCD2:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \LCD2:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \LCD2:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\LCD2:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \LCD2:Net_9\ ,
            cs_addr_0 => \LCD2:BUART:counter_load_not\ ,
            ce0_reg => \LCD2:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \LCD2:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\LCD2:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \LCD2:Net_9\ ,
            cs_addr_2 => \LCD2:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \LCD2:BUART:rx_state_0\ ,
            cs_addr_0 => \LCD2:BUART:rx_bitclk_enable\ ,
            route_si => \LCD2:BUART:rx_postpoll\ ,
            f0_load => \LCD2:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \LCD2:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \LCD2:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\XBee:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \XBee:Net_9\ ,
            cs_addr_2 => \XBee:BUART:tx_state_1\ ,
            cs_addr_1 => \XBee:BUART:tx_state_0\ ,
            cs_addr_0 => \XBee:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \XBee:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \XBee:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \XBee:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\XBee:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \XBee:Net_9\ ,
            cs_addr_0 => \XBee:BUART:counter_load_not\ ,
            ce0_reg => \XBee:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \XBee:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\XBee:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \XBee:Net_9\ ,
            cs_addr_2 => \XBee:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \XBee:BUART:rx_state_0\ ,
            cs_addr_0 => \XBee:BUART:rx_bitclk_enable\ ,
            route_si => \XBee:BUART:rx_postpoll\ ,
            f0_load => \XBee:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \XBee:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \XBee:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\GSM:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \GSM:Net_9\ ,
            cs_addr_2 => \GSM:BUART:tx_state_1\ ,
            cs_addr_1 => \GSM:BUART:tx_state_0\ ,
            cs_addr_0 => \GSM:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \GSM:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \GSM:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \GSM:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\GSM:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \GSM:Net_9\ ,
            cs_addr_0 => \GSM:BUART:counter_load_not\ ,
            ce0_reg => \GSM:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \GSM:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\GSM:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \GSM:Net_9\ ,
            cs_addr_2 => \GSM:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \GSM:BUART:rx_state_0\ ,
            cs_addr_0 => \GSM:BUART:rx_bitclk_enable\ ,
            route_si => \GSM:BUART:rx_postpoll\ ,
            f0_load => \GSM:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \GSM:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \GSM:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\WIFI:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \WIFI:Net_9\ ,
            cs_addr_2 => \WIFI:BUART:tx_state_1\ ,
            cs_addr_1 => \WIFI:BUART:tx_state_0\ ,
            cs_addr_0 => \WIFI:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \WIFI:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \WIFI:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \WIFI:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\WIFI:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \WIFI:Net_9\ ,
            cs_addr_0 => \WIFI:BUART:counter_load_not\ ,
            ce0_reg => \WIFI:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \WIFI:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\WIFI:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \WIFI:Net_9\ ,
            cs_addr_2 => \WIFI:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \WIFI:BUART:rx_state_0\ ,
            cs_addr_0 => \WIFI:BUART:rx_bitclk_enable\ ,
            route_si => \WIFI:BUART:rx_postpoll\ ,
            f0_load => \WIFI:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \WIFI:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \WIFI:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PSOC:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \PSOC:Net_9\ ,
            cs_addr_2 => \PSOC:BUART:tx_state_1\ ,
            cs_addr_1 => \PSOC:BUART:tx_state_0\ ,
            cs_addr_0 => \PSOC:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \PSOC:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \PSOC:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \PSOC:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PSOC:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \PSOC:Net_9\ ,
            cs_addr_0 => \PSOC:BUART:counter_load_not\ ,
            ce0_reg => \PSOC:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \PSOC:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PSOC:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \PSOC:Net_9\ ,
            cs_addr_2 => \PSOC:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \PSOC:BUART:rx_state_0\ ,
            cs_addr_0 => \PSOC:BUART:rx_bitclk_enable\ ,
            route_si => \PSOC:BUART:rx_postpoll\ ,
            f0_load => \PSOC:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \PSOC:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \PSOC:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\SPIM:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => \SPIM:Net_276\ ,
            cs_addr_2 => \SPIM:BSPIM:state_2\ ,
            cs_addr_1 => \SPIM:BSPIM:state_1\ ,
            cs_addr_0 => \SPIM:BSPIM:state_0\ ,
            route_si => Net_168_SYNCOUT ,
            f1_load => \SPIM:BSPIM:load_rx_data\ ,
            so_comb => \SPIM:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \SPIM:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \SPIM:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \SPIM:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \SPIM:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\LCD1:BUART:sTX:TxSts\
        PORT MAP (
            clock => \LCD1:Net_9\ ,
            status_3 => \LCD1:BUART:tx_fifo_notfull\ ,
            status_2 => \LCD1:BUART:tx_status_2\ ,
            status_1 => \LCD1:BUART:tx_fifo_empty\ ,
            status_0 => \LCD1:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\LCD1:BUART:sRX:RxSts\
        PORT MAP (
            clock => \LCD1:Net_9\ ,
            status_5 => \LCD1:BUART:rx_status_5\ ,
            status_4 => \LCD1:BUART:rx_status_4\ ,
            status_3 => \LCD1:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\LCD2:BUART:sTX:TxSts\
        PORT MAP (
            clock => \LCD2:Net_9\ ,
            status_3 => \LCD2:BUART:tx_fifo_notfull\ ,
            status_2 => \LCD2:BUART:tx_status_2\ ,
            status_1 => \LCD2:BUART:tx_fifo_empty\ ,
            status_0 => \LCD2:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\LCD2:BUART:sRX:RxSts\
        PORT MAP (
            clock => \LCD2:Net_9\ ,
            status_5 => \LCD2:BUART:rx_status_5\ ,
            status_4 => \LCD2:BUART:rx_status_4\ ,
            status_3 => \LCD2:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\XBee:BUART:sTX:TxSts\
        PORT MAP (
            clock => \XBee:Net_9\ ,
            status_3 => \XBee:BUART:tx_fifo_notfull\ ,
            status_2 => \XBee:BUART:tx_status_2\ ,
            status_1 => \XBee:BUART:tx_fifo_empty\ ,
            status_0 => \XBee:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\XBee:BUART:sRX:RxSts\
        PORT MAP (
            clock => \XBee:Net_9\ ,
            status_5 => \XBee:BUART:rx_status_5\ ,
            status_4 => \XBee:BUART:rx_status_4\ ,
            status_3 => \XBee:BUART:rx_status_3\ ,
            interrupt => Net_79 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\GSM:BUART:sTX:TxSts\
        PORT MAP (
            clock => \GSM:Net_9\ ,
            status_3 => \GSM:BUART:tx_fifo_notfull\ ,
            status_2 => \GSM:BUART:tx_status_2\ ,
            status_1 => \GSM:BUART:tx_fifo_empty\ ,
            status_0 => \GSM:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\GSM:BUART:sRX:RxSts\
        PORT MAP (
            clock => \GSM:Net_9\ ,
            status_5 => \GSM:BUART:rx_status_5\ ,
            status_4 => \GSM:BUART:rx_status_4\ ,
            status_3 => \GSM:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\WIFI:BUART:sTX:TxSts\
        PORT MAP (
            clock => \WIFI:Net_9\ ,
            status_3 => \WIFI:BUART:tx_fifo_notfull\ ,
            status_2 => \WIFI:BUART:tx_status_2\ ,
            status_1 => \WIFI:BUART:tx_fifo_empty\ ,
            status_0 => \WIFI:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\WIFI:BUART:sRX:RxSts\
        PORT MAP (
            clock => \WIFI:Net_9\ ,
            status_5 => \WIFI:BUART:rx_status_5\ ,
            status_4 => \WIFI:BUART:rx_status_4\ ,
            status_3 => \WIFI:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PSOC:BUART:sTX:TxSts\
        PORT MAP (
            clock => \PSOC:Net_9\ ,
            status_3 => \PSOC:BUART:tx_fifo_notfull\ ,
            status_2 => \PSOC:BUART:tx_status_2\ ,
            status_1 => \PSOC:BUART:tx_fifo_empty\ ,
            status_0 => \PSOC:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PSOC:BUART:sRX:RxSts\
        PORT MAP (
            clock => \PSOC:Net_9\ ,
            status_5 => \PSOC:BUART:rx_status_5\ ,
            status_4 => \PSOC:BUART:rx_status_4\ ,
            status_3 => \PSOC:BUART:rx_status_3\ ,
            interrupt => Net_151 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIM:BSPIM:TxStsReg\
        PORT MAP (
            clock => \SPIM:Net_276\ ,
            status_4 => \SPIM:BSPIM:tx_status_4\ ,
            status_3 => \SPIM:BSPIM:load_rx_data\ ,
            status_2 => \SPIM:BSPIM:tx_status_2\ ,
            status_1 => \SPIM:BSPIM:tx_status_1\ ,
            status_0 => \SPIM:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIM:BSPIM:RxStsReg\
        PORT MAP (
            clock => \SPIM:Net_276\ ,
            status_6 => \SPIM:BSPIM:rx_status_6\ ,
            status_5 => \SPIM:BSPIM:rx_status_5\ ,
            status_4 => \SPIM:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =Rx_Psoc(0)_SYNC
        PORT MAP (
            in => Net_138 ,
            out => Net_138_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Rx_wifi(0)_SYNC
        PORT MAP (
            in => Net_114 ,
            out => Net_114_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Rx_GSM(0)_SYNC
        PORT MAP (
            in => Net_90 ,
            out => Net_90_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Rx_XBee(0)_SYNC
        PORT MAP (
            in => Net_55 ,
            out => Net_55_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Rx_LCD2(0)_SYNC
        PORT MAP (
            in => Net_31 ,
            out => Net_31_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Rx_LCD1(0)_SYNC
        PORT MAP (
            in => Net_7 ,
            out => Net_7_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =miso(0)_SYNC
        PORT MAP (
            in => Net_168 ,
            out => Net_168_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\SelectSS:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \SelectSS:control_7\ ,
            control_6 => \SelectSS:control_6\ ,
            control_5 => \SelectSS:control_5\ ,
            control_4 => \SelectSS:control_4\ ,
            control_3 => \SelectSS:control_3\ ,
            control_2 => \SelectSS:control_2\ ,
            control_1 => \SelectSS:control_1\ ,
            control_0 => Net_273 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\LCD1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \LCD1:Net_9\ ,
            load => \LCD1:BUART:rx_counter_load\ ,
            count_6 => MODIN4_6 ,
            count_5 => MODIN4_5 ,
            count_4 => MODIN4_4 ,
            count_3 => MODIN4_3 ,
            count_2 => \LCD1:BUART:rx_count_2\ ,
            count_1 => \LCD1:BUART:rx_count_1\ ,
            count_0 => \LCD1:BUART:rx_count_0\ ,
            tc => \LCD1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\LCD2:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \LCD2:Net_9\ ,
            load => \LCD2:BUART:rx_counter_load\ ,
            count_6 => MODIN8_6 ,
            count_5 => MODIN8_5 ,
            count_4 => MODIN8_4 ,
            count_3 => MODIN8_3 ,
            count_2 => \LCD2:BUART:rx_count_2\ ,
            count_1 => \LCD2:BUART:rx_count_1\ ,
            count_0 => \LCD2:BUART:rx_count_0\ ,
            tc => \LCD2:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\XBee:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \XBee:Net_9\ ,
            load => \XBee:BUART:rx_counter_load\ ,
            count_6 => MODIN12_6 ,
            count_5 => MODIN12_5 ,
            count_4 => MODIN12_4 ,
            count_3 => MODIN12_3 ,
            count_2 => \XBee:BUART:rx_count_2\ ,
            count_1 => \XBee:BUART:rx_count_1\ ,
            count_0 => \XBee:BUART:rx_count_0\ ,
            tc => \XBee:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\GSM:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \GSM:Net_9\ ,
            load => \GSM:BUART:rx_counter_load\ ,
            count_6 => MODIN16_6 ,
            count_5 => MODIN16_5 ,
            count_4 => MODIN16_4 ,
            count_3 => MODIN16_3 ,
            count_2 => \GSM:BUART:rx_count_2\ ,
            count_1 => \GSM:BUART:rx_count_1\ ,
            count_0 => \GSM:BUART:rx_count_0\ ,
            tc => \GSM:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\WIFI:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \WIFI:Net_9\ ,
            load => \WIFI:BUART:rx_counter_load\ ,
            count_6 => MODIN20_6 ,
            count_5 => MODIN20_5 ,
            count_4 => MODIN20_4 ,
            count_3 => MODIN20_3 ,
            count_2 => \WIFI:BUART:rx_count_2\ ,
            count_1 => \WIFI:BUART:rx_count_1\ ,
            count_0 => \WIFI:BUART:rx_count_0\ ,
            tc => \WIFI:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\PSOC:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \PSOC:Net_9\ ,
            load => \PSOC:BUART:rx_counter_load\ ,
            count_6 => \PSOC:BUART:rx_count_6\ ,
            count_5 => \PSOC:BUART:rx_count_5\ ,
            count_4 => \PSOC:BUART:rx_count_4\ ,
            count_3 => \PSOC:BUART:rx_count_3\ ,
            count_2 => \PSOC:BUART:rx_count_2\ ,
            count_1 => \PSOC:BUART:rx_count_1\ ,
            count_0 => \PSOC:BUART:rx_count_0\ ,
            tc => \PSOC:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\SPIM:BSPIM:BitCounter\
        PORT MAP (
            clock => \SPIM:Net_276\ ,
            enable => \SPIM:BSPIM:cnt_enable\ ,
            count_6 => \SPIM:BSPIM:count_6\ ,
            count_5 => \SPIM:BSPIM:count_5\ ,
            count_4 => \SPIM:BSPIM:count_4\ ,
            count_3 => \SPIM:BSPIM:count_3\ ,
            count_2 => \SPIM:BSPIM:count_2\ ,
            count_1 => \SPIM:BSPIM:count_1\ ,
            count_0 => \SPIM:BSPIM:count_0\ ,
            tc => \SPIM:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\XBee:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_79 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\PSOC:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_151 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    7 :    1 :    8 : 87.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    2 :   30 :   32 :  6.25 %
IO                            :   24 :   24 :   48 : 50.00 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :  159 :   33 :  192 : 82.81 %
  Unique P-terms              :  299 :   85 :  384 : 77.86 %
  Total P-terms               :  358 :      :      :        
  Datapath Cells              :   19 :    5 :   24 : 79.17 %
  Status Cells                :   23 :    1 :   24 : 95.83 %
    StatusI Registers         :   14 :      :      :        
    Sync Cells (x7)           :    2 :      :      :        
    Routed Count7 Load/Enable :    7 :      :      :        
  Control Cells               :    8 :   16 :   24 : 33.33 %
    Control Registers         :    1 :      :      :        
    Count7 Cells              :    7 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.201ms
Tech mapping phase: Elapsed time ==> 0s.295ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_4@[IOP=(12)][IoId=(4)] : Rx_GSM(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Rx_LCD1(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : Rx_LCD2(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : Rx_Psoc(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : Rx_XBee(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : Rx_wifi(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : Tx_GSM(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Tx_LCD1(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : Tx_LCD2(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Tx_Psoc(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : Tx_XBee(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : Tx_wifi(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : miso(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : mosi(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : sclk(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : ss0(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : ss1(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.023ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.331ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 4.5 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   48 :    0 :   48 : 100.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.79
                   Pterms :            6.65
               Macrocells :            3.31
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.003ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.216ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.001ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 1423, final cost is 1423 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         24 :      12.50 :       6.63
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\GSM:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\GSM:BUART:tx_state_1\ * !\GSM:BUART:tx_state_0\ * 
              \GSM:BUART:tx_bitclk_enable_pre\ * !\GSM:BUART:tx_fifo_empty\
            + !\GSM:BUART:tx_state_1\ * !\GSM:BUART:tx_state_0\ * 
              !\GSM:BUART:tx_fifo_empty\ * !\GSM:BUART:tx_state_2\
            + \GSM:BUART:tx_state_1\ * \GSM:BUART:tx_state_0\ * 
              \GSM:BUART:tx_bitclk_enable_pre\ * \GSM:BUART:tx_fifo_empty\ * 
              \GSM:BUART:tx_state_2\
            + \GSM:BUART:tx_state_0\ * !\GSM:BUART:tx_state_2\ * 
              \GSM:BUART:tx_bitclk\
        );
        Output = \GSM:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\GSM:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\GSM:BUART:tx_state_1\ * !\GSM:BUART:tx_state_0\ * 
              \GSM:BUART:tx_state_2\
            + !\GSM:BUART:tx_bitclk_enable_pre\
        );
        Output = \GSM:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\GSM:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\GSM:BUART:tx_state_1\ * !\GSM:BUART:tx_state_0\ * 
              \GSM:BUART:tx_bitclk_enable_pre\ * \GSM:BUART:tx_fifo_empty\ * 
              \GSM:BUART:tx_state_2\
        );
        Output = \GSM:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\GSM:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\GSM:BUART:tx_fifo_notfull\
        );
        Output = \GSM:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=3, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\GSM:BUART:txn\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \GSM:BUART:txn\ * \GSM:BUART:tx_state_1\ * 
              !\GSM:BUART:tx_bitclk\
            + \GSM:BUART:txn\ * \GSM:BUART:tx_state_2\
            + !\GSM:BUART:tx_state_1\ * \GSM:BUART:tx_state_0\ * 
              !\GSM:BUART:tx_shift_out\ * !\GSM:BUART:tx_state_2\
            + !\GSM:BUART:tx_state_1\ * \GSM:BUART:tx_state_0\ * 
              !\GSM:BUART:tx_state_2\ * !\GSM:BUART:tx_bitclk\
            + \GSM:BUART:tx_state_1\ * !\GSM:BUART:tx_state_0\ * 
              !\GSM:BUART:tx_shift_out\ * !\GSM:BUART:tx_state_2\ * 
              !\GSM:BUART:tx_counter_dp\ * \GSM:BUART:tx_bitclk\
        );
        Output = \GSM:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\GSM:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_90_SYNCOUT
        );
        Output = \GSM:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_85, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\GSM:BUART:txn\
        );
        Output = Net_85 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\GSM:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \GSM:Net_9\ ,
        cs_addr_2 => \GSM:BUART:tx_state_1\ ,
        cs_addr_1 => \GSM:BUART:tx_state_0\ ,
        cs_addr_0 => \GSM:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \GSM:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \GSM:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \GSM:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\GSM:BUART:sTX:TxSts\
    PORT MAP (
        clock => \GSM:Net_9\ ,
        status_3 => \GSM:BUART:tx_fifo_notfull\ ,
        status_2 => \GSM:BUART:tx_status_2\ ,
        status_1 => \GSM:BUART:tx_fifo_empty\ ,
        status_0 => \GSM:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\XBee:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * !\XBee:BUART:rx_state_3\ * 
              \XBee:BUART:rx_state_2\ * !MODIN9_1 * !MODIN9_0
            + !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * !\XBee:BUART:rx_state_3\ * 
              \XBee:BUART:rx_state_2\ * !MODIN9_1 * !Net_55_SYNCOUT
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !MODIN12_6 * !MODIN12_5
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !MODIN12_6 * !MODIN12_4
        );
        Output = \XBee:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\XBee:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_3\
            + !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_2\
            + !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              \XBee:BUART:rx_last\ * !Net_55_SYNCOUT
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !MODIN12_6 * !MODIN12_5
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !MODIN12_6 * !MODIN12_4
        );
        Output = \XBee:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\XBee:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_3\ * 
              \XBee:BUART:rx_state_2\
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !MODIN12_6 * !MODIN12_5
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !MODIN12_6 * !MODIN12_4
        );
        Output = \XBee:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\XBee:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_3\ * 
              \XBee:BUART:rx_state_2\ * !MODIN9_1 * !MODIN9_0
            + !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_3\ * 
              \XBee:BUART:rx_state_2\ * !MODIN9_1 * !Net_55_SYNCOUT
        );
        Output = \XBee:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\XBee:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_state_3\ * \XBee:BUART:rx_state_2\
        );
        Output = \XBee:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\XBee:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_3\ * 
              !\XBee:BUART:rx_state_2\
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !MODIN12_6 * !MODIN12_5
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !MODIN12_6 * !MODIN12_4
        );
        Output = \XBee:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\XBee:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\
        );
        Output = \XBee:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\XBee:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \XBee:Net_9\ ,
        cs_addr_2 => \XBee:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \XBee:BUART:rx_state_0\ ,
        cs_addr_0 => \XBee:BUART:rx_bitclk_enable\ ,
        route_si => \XBee:BUART:rx_postpoll\ ,
        f0_load => \XBee:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \XBee:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \XBee:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\XBee:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \XBee:Net_9\ ,
        load => \XBee:BUART:rx_counter_load\ ,
        count_6 => MODIN12_6 ,
        count_5 => MODIN12_5 ,
        count_4 => MODIN12_4 ,
        count_3 => MODIN12_3 ,
        count_2 => \XBee:BUART:rx_count_2\ ,
        count_1 => \XBee:BUART:rx_count_1\ ,
        count_0 => \XBee:BUART:rx_count_0\ ,
        tc => \XBee:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=4, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\XBee:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * 
              !\XBee:BUART:rx_count_0\
        );
        Output = \XBee:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=MODIN9_1, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * !MODIN9_1 * 
              MODIN9_0 * Net_55_SYNCOUT
            + !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * MODIN9_1 * 
              !MODIN9_0
            + !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * MODIN9_1 * 
              !Net_55_SYNCOUT
        );
        Output = MODIN9_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=MODIN9_0, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * !MODIN9_0 * 
              Net_55_SYNCOUT
            + !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * MODIN9_0 * 
              !Net_55_SYNCOUT
        );
        Output = MODIN9_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\XBee:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \XBee:BUART:rx_fifonotempty\ * \XBee:BUART:rx_state_stop1_reg\
        );
        Output = \XBee:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\LCD2:BUART:txn\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \LCD2:BUART:txn\ * \LCD2:BUART:tx_state_1\ * 
              !\LCD2:BUART:tx_bitclk\
            + \LCD2:BUART:txn\ * \LCD2:BUART:tx_state_2\
            + !\LCD2:BUART:tx_state_1\ * \LCD2:BUART:tx_state_0\ * 
              !\LCD2:BUART:tx_shift_out\ * !\LCD2:BUART:tx_state_2\
            + !\LCD2:BUART:tx_state_1\ * \LCD2:BUART:tx_state_0\ * 
              !\LCD2:BUART:tx_state_2\ * !\LCD2:BUART:tx_bitclk\
            + \LCD2:BUART:tx_state_1\ * !\LCD2:BUART:tx_state_0\ * 
              !\LCD2:BUART:tx_shift_out\ * !\LCD2:BUART:tx_state_2\ * 
              !\LCD2:BUART:tx_counter_dp\ * \LCD2:BUART:tx_bitclk\
        );
        Output = \LCD2:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_26, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD2:BUART:txn\
        );
        Output = Net_26 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\LCD2:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \LCD2:Net_9\ ,
        cs_addr_0 => \LCD2:BUART:counter_load_not\ ,
        ce0_reg => \LCD2:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \LCD2:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\WIFI:BUART:sRX:RxSts\
    PORT MAP (
        clock => \WIFI:Net_9\ ,
        status_5 => \WIFI:BUART:rx_status_5\ ,
        status_4 => \WIFI:BUART:rx_status_4\ ,
        status_3 => \WIFI:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\LCD2:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD2:BUART:tx_ctrl_mark_last\ * !\LCD2:BUART:rx_state_0\ * 
              !\LCD2:BUART:rx_state_3\ * !\LCD2:BUART:rx_state_2\
        );
        Output = \LCD2:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LCD2:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\LCD2:BUART:tx_ctrl_mark_last\ * !\LCD2:BUART:rx_state_0\ * 
              \LCD2:BUART:rx_bitclk_enable\ * \LCD2:BUART:rx_state_3\
            + !\LCD2:BUART:tx_ctrl_mark_last\ * !\LCD2:BUART:rx_state_0\ * 
              \LCD2:BUART:rx_bitclk_enable\ * \LCD2:BUART:rx_state_2\
            + !\LCD2:BUART:tx_ctrl_mark_last\ * !\LCD2:BUART:rx_state_0\ * 
              !\LCD2:BUART:rx_state_3\ * !\LCD2:BUART:rx_state_2\ * 
              \LCD2:BUART:rx_last\ * !Net_31_SYNCOUT
            + !\LCD2:BUART:tx_ctrl_mark_last\ * \LCD2:BUART:rx_state_0\ * 
              !\LCD2:BUART:rx_state_3\ * !\LCD2:BUART:rx_state_2\ * !MODIN8_6 * 
              !MODIN8_5
            + !\LCD2:BUART:tx_ctrl_mark_last\ * \LCD2:BUART:rx_state_0\ * 
              !\LCD2:BUART:rx_state_3\ * !\LCD2:BUART:rx_state_2\ * !MODIN8_6 * 
              !MODIN8_4
        );
        Output = \LCD2:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LCD2:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LCD2:BUART:tx_ctrl_mark_last\ * !\LCD2:BUART:rx_state_0\ * 
              \LCD2:BUART:rx_bitclk_enable\ * \LCD2:BUART:rx_state_3\ * 
              !\LCD2:BUART:rx_state_2\
            + !\LCD2:BUART:tx_ctrl_mark_last\ * \LCD2:BUART:rx_state_0\ * 
              !\LCD2:BUART:rx_state_3\ * !\LCD2:BUART:rx_state_2\ * !MODIN8_6 * 
              !MODIN8_5
            + !\LCD2:BUART:tx_ctrl_mark_last\ * \LCD2:BUART:rx_state_0\ * 
              !\LCD2:BUART:rx_state_3\ * !\LCD2:BUART:rx_state_2\ * !MODIN8_6 * 
              !MODIN8_4
        );
        Output = \LCD2:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LCD2:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_31_SYNCOUT
        );
        Output = \LCD2:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=4, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=MODIN5_1, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LCD2:BUART:rx_count_2\ * !\LCD2:BUART:rx_count_1\ * !MODIN5_1 * 
              MODIN5_0 * Net_31_SYNCOUT
            + !\LCD2:BUART:rx_count_2\ * !\LCD2:BUART:rx_count_1\ * MODIN5_1 * 
              !MODIN5_0
            + !\LCD2:BUART:rx_count_2\ * !\LCD2:BUART:rx_count_1\ * MODIN5_1 * 
              !Net_31_SYNCOUT
        );
        Output = MODIN5_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=MODIN5_0, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LCD2:BUART:rx_count_2\ * !\LCD2:BUART:rx_count_1\ * !MODIN5_0 * 
              Net_31_SYNCOUT
            + !\LCD2:BUART:rx_count_2\ * !\LCD2:BUART:rx_count_1\ * MODIN5_0 * 
              !Net_31_SYNCOUT
        );
        Output = MODIN5_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LCD2:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD2:BUART:rx_count_2\ * !\LCD2:BUART:rx_count_1\ * 
              !\LCD2:BUART:rx_count_0\
        );
        Output = \LCD2:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LCD2:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LCD2:BUART:rx_load_fifo\ * \LCD2:BUART:rx_fifofull\
        );
        Output = \LCD2:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

count7cell: Name =\LCD2:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \LCD2:Net_9\ ,
        load => \LCD2:BUART:rx_counter_load\ ,
        count_6 => MODIN8_6 ,
        count_5 => MODIN8_5 ,
        count_4 => MODIN8_4 ,
        count_3 => MODIN8_3 ,
        count_2 => \LCD2:BUART:rx_count_2\ ,
        count_1 => \LCD2:BUART:rx_count_1\ ,
        count_0 => \LCD2:BUART:rx_count_0\ ,
        tc => \LCD2:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\WIFI:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\WIFI:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\WIFI:BUART:tx_ctrl_mark_last\ * !\WIFI:BUART:rx_state_0\ * 
              \WIFI:BUART:rx_bitclk_enable\ * \WIFI:BUART:rx_state_3\ * 
              \WIFI:BUART:rx_state_2\ * !MODIN17_1 * !MODIN17_0
            + !\WIFI:BUART:tx_ctrl_mark_last\ * !\WIFI:BUART:rx_state_0\ * 
              \WIFI:BUART:rx_bitclk_enable\ * \WIFI:BUART:rx_state_3\ * 
              \WIFI:BUART:rx_state_2\ * !MODIN17_1 * !Net_114_SYNCOUT
        );
        Output = \WIFI:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\WIFI:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\WIFI:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\WIFI:BUART:tx_ctrl_mark_last\ * !\WIFI:BUART:rx_state_0\ * 
              \WIFI:BUART:rx_bitclk_enable\ * \WIFI:BUART:rx_state_3\ * 
              !\WIFI:BUART:rx_state_2\
            + !\WIFI:BUART:tx_ctrl_mark_last\ * \WIFI:BUART:rx_state_0\ * 
              !\WIFI:BUART:rx_state_3\ * !\WIFI:BUART:rx_state_2\ * 
              !MODIN20_6 * !MODIN20_5
            + !\WIFI:BUART:tx_ctrl_mark_last\ * \WIFI:BUART:rx_state_0\ * 
              !\WIFI:BUART:rx_state_3\ * !\WIFI:BUART:rx_state_2\ * 
              !MODIN20_6 * !MODIN20_4
        );
        Output = \WIFI:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\WIFI:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\WIFI:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\WIFI:BUART:tx_ctrl_mark_last\ * !\WIFI:BUART:rx_state_0\ * 
              \WIFI:BUART:rx_state_3\ * \WIFI:BUART:rx_state_2\
        );
        Output = \WIFI:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\WIFI:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\WIFI:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\WIFI:BUART:tx_ctrl_mark_last\ * !\WIFI:BUART:rx_state_0\ * 
              \WIFI:BUART:rx_bitclk_enable\ * !\WIFI:BUART:rx_state_3\ * 
              \WIFI:BUART:rx_state_2\ * !MODIN17_1 * !MODIN17_0
            + !\WIFI:BUART:tx_ctrl_mark_last\ * !\WIFI:BUART:rx_state_0\ * 
              \WIFI:BUART:rx_bitclk_enable\ * !\WIFI:BUART:rx_state_3\ * 
              \WIFI:BUART:rx_state_2\ * !MODIN17_1 * !Net_114_SYNCOUT
            + !\WIFI:BUART:tx_ctrl_mark_last\ * \WIFI:BUART:rx_state_0\ * 
              !\WIFI:BUART:rx_state_3\ * !\WIFI:BUART:rx_state_2\ * 
              !MODIN20_6 * !MODIN20_5
            + !\WIFI:BUART:tx_ctrl_mark_last\ * \WIFI:BUART:rx_state_0\ * 
              !\WIFI:BUART:rx_state_3\ * !\WIFI:BUART:rx_state_2\ * 
              !MODIN20_6 * !MODIN20_4
        );
        Output = \WIFI:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\WIFI:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \WIFI:BUART:rx_fifonotempty\ * \WIFI:BUART:rx_state_stop1_reg\
        );
        Output = \WIFI:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\WIFI:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              MODIN17_1
            + MODIN17_0 * Net_114_SYNCOUT
        );
        Output = \WIFI:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\WIFI:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \WIFI:BUART:rx_load_fifo\ * \WIFI:BUART:rx_fifofull\
        );
        Output = \WIFI:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\XBee:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBee:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\WIFI:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \WIFI:Net_9\ ,
        cs_addr_2 => \WIFI:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \WIFI:BUART:rx_state_0\ ,
        cs_addr_0 => \WIFI:BUART:rx_bitclk_enable\ ,
        route_si => \WIFI:BUART:rx_postpoll\ ,
        f0_load => \WIFI:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \WIFI:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \WIFI:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =Rx_wifi(0)_SYNC
    PORT MAP (
        in => Net_114 ,
        out => Net_114_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =Rx_LCD2(0)_SYNC
    PORT MAP (
        in => Net_31 ,
        out => Net_31_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=3, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\WIFI:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\WIFI:BUART:tx_ctrl_mark_last\ * !\WIFI:BUART:rx_state_0\ * 
              !\WIFI:BUART:rx_state_3\ * !\WIFI:BUART:rx_state_2\
        );
        Output = \WIFI:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\WIFI:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\WIFI:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\WIFI:BUART:tx_ctrl_mark_last\ * !\WIFI:BUART:rx_state_0\ * 
              \WIFI:BUART:rx_bitclk_enable\ * \WIFI:BUART:rx_state_3\
            + !\WIFI:BUART:tx_ctrl_mark_last\ * !\WIFI:BUART:rx_state_0\ * 
              \WIFI:BUART:rx_bitclk_enable\ * \WIFI:BUART:rx_state_2\
            + !\WIFI:BUART:tx_ctrl_mark_last\ * !\WIFI:BUART:rx_state_0\ * 
              !\WIFI:BUART:rx_state_3\ * !\WIFI:BUART:rx_state_2\ * 
              \WIFI:BUART:rx_last\ * !Net_114_SYNCOUT
            + !\WIFI:BUART:tx_ctrl_mark_last\ * \WIFI:BUART:rx_state_0\ * 
              !\WIFI:BUART:rx_state_3\ * !\WIFI:BUART:rx_state_2\ * 
              !MODIN20_6 * !MODIN20_5
            + !\WIFI:BUART:tx_ctrl_mark_last\ * \WIFI:BUART:rx_state_0\ * 
              !\WIFI:BUART:rx_state_3\ * !\WIFI:BUART:rx_state_2\ * 
              !MODIN20_6 * !MODIN20_4
        );
        Output = \WIFI:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\WIFI:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\WIFI:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\WIFI:BUART:tx_ctrl_mark_last\ * !\WIFI:BUART:rx_state_0\ * 
              \WIFI:BUART:rx_bitclk_enable\ * \WIFI:BUART:rx_state_3\ * 
              \WIFI:BUART:rx_state_2\
            + !\WIFI:BUART:tx_ctrl_mark_last\ * \WIFI:BUART:rx_state_0\ * 
              !\WIFI:BUART:rx_state_3\ * !\WIFI:BUART:rx_state_2\ * 
              !MODIN20_6 * !MODIN20_5
            + !\WIFI:BUART:tx_ctrl_mark_last\ * \WIFI:BUART:rx_state_0\ * 
              !\WIFI:BUART:rx_state_3\ * !\WIFI:BUART:rx_state_2\ * 
              !MODIN20_6 * !MODIN20_4
        );
        Output = \WIFI:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,5)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\LCD2:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              MODIN5_1
            + MODIN5_0 * Net_31_SYNCOUT
        );
        Output = \LCD2:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\WIFI:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\WIFI:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_114_SYNCOUT
        );
        Output = \WIFI:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\WIFI:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\WIFI:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\WIFI:BUART:rx_count_2\ * !\WIFI:BUART:rx_count_1\ * 
              !\WIFI:BUART:rx_count_0\
        );
        Output = \WIFI:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\WIFI:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\WIFI:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \WIFI:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\LCD2:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \LCD2:Net_9\ ,
        cs_addr_2 => \LCD2:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \LCD2:BUART:rx_state_0\ ,
        cs_addr_0 => \LCD2:BUART:rx_bitclk_enable\ ,
        route_si => \LCD2:BUART:rx_postpoll\ ,
        f0_load => \LCD2:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \LCD2:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \LCD2:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\WIFI:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \WIFI:Net_9\ ,
        load => \WIFI:BUART:rx_counter_load\ ,
        count_6 => MODIN20_6 ,
        count_5 => MODIN20_5 ,
        count_4 => MODIN20_4 ,
        count_3 => MODIN20_3 ,
        count_2 => \WIFI:BUART:rx_count_2\ ,
        count_1 => \WIFI:BUART:rx_count_1\ ,
        count_0 => \WIFI:BUART:rx_count_0\ ,
        tc => \WIFI:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PSOC:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PSOC:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PSOC:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PSOC:BUART:pollcount_1\
            + \PSOC:BUART:pollcount_0\ * Net_138_SYNCOUT
        );
        Output = \PSOC:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PSOC:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PSOC:BUART:rx_fifonotempty\ * \PSOC:BUART:rx_state_stop1_reg\
        );
        Output = \PSOC:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPIM:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\
            + !\SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:tx_status_1\
        );
        Output = \SPIM:BSPIM:state_0\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIM:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:cnt_enable\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
        );
        Output = \SPIM:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PSOC:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PSOC:BUART:rx_load_fifo\ * \PSOC:BUART:rx_fifofull\
        );
        Output = \PSOC:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PSOC:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \PSOC:Net_9\ ,
        cs_addr_2 => \PSOC:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \PSOC:BUART:rx_state_0\ ,
        cs_addr_0 => \PSOC:BUART:rx_bitclk_enable\ ,
        route_si => \PSOC:BUART:rx_postpoll\ ,
        f0_load => \PSOC:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \PSOC:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \PSOC:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PSOC:BUART:sRX:RxSts\
    PORT MAP (
        clock => \PSOC:Net_9\ ,
        status_5 => \PSOC:BUART:rx_status_5\ ,
        status_4 => \PSOC:BUART:rx_status_4\ ,
        status_3 => \PSOC:BUART:rx_status_3\ ,
        interrupt => Net_151 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\GSM:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\GSM:BUART:tx_state_1\ * !\GSM:BUART:tx_state_0\ * 
              \GSM:BUART:tx_bitclk_enable_pre\ * \GSM:BUART:tx_state_2\
            + \GSM:BUART:tx_state_1\ * \GSM:BUART:tx_state_0\ * 
              \GSM:BUART:tx_bitclk_enable_pre\ * \GSM:BUART:tx_state_2\
            + \GSM:BUART:tx_state_1\ * \GSM:BUART:tx_state_0\ * 
              !\GSM:BUART:tx_state_2\ * \GSM:BUART:tx_bitclk\
            + \GSM:BUART:tx_state_1\ * !\GSM:BUART:tx_state_2\ * 
              \GSM:BUART:tx_counter_dp\ * \GSM:BUART:tx_bitclk\
        );
        Output = \GSM:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\GSM:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\GSM:BUART:tx_state_1\ * !\GSM:BUART:tx_state_0\ * 
              \GSM:BUART:tx_bitclk_enable_pre\
            + !\GSM:BUART:tx_state_1\ * !\GSM:BUART:tx_state_0\ * 
              !\GSM:BUART:tx_state_2\
        );
        Output = \GSM:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\XBee:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \XBee:BUART:rx_load_fifo\ * \XBee:BUART:rx_fifofull\
        );
        Output = \XBee:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\GSM:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \GSM:BUART:tx_state_1\ * \GSM:BUART:tx_state_0\ * 
              \GSM:BUART:tx_bitclk_enable_pre\ * \GSM:BUART:tx_state_2\
            + \GSM:BUART:tx_state_1\ * !\GSM:BUART:tx_state_2\ * 
              \GSM:BUART:tx_counter_dp\ * \GSM:BUART:tx_bitclk\
            + \GSM:BUART:tx_state_0\ * !\GSM:BUART:tx_state_2\ * 
              \GSM:BUART:tx_bitclk\
        );
        Output = \GSM:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=2, #inputs=3, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\XBee:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_55_SYNCOUT
        );
        Output = \XBee:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\XBee:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              MODIN9_1
            + MODIN9_0 * Net_55_SYNCOUT
        );
        Output = \XBee:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\GSM:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \GSM:Net_9\ ,
        cs_addr_0 => \GSM:BUART:counter_load_not\ ,
        ce0_reg => \GSM:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \GSM:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =miso(0)_SYNC
    PORT MAP (
        in => Net_168 ,
        out => Net_168_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =Rx_XBee(0)_SYNC
    PORT MAP (
        in => Net_55 ,
        out => Net_55_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =Rx_Psoc(0)_SYNC
    PORT MAP (
        in => Net_138 ,
        out => Net_138_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =Rx_GSM(0)_SYNC
    PORT MAP (
        in => Net_90 ,
        out => Net_90_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=4, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\GSM:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\GSM:BUART:tx_ctrl_mark_last\ * !\GSM:BUART:rx_state_0\ * 
              \GSM:BUART:rx_bitclk_enable\ * \GSM:BUART:rx_state_3\ * 
              !\GSM:BUART:rx_state_2\
            + !\GSM:BUART:tx_ctrl_mark_last\ * \GSM:BUART:rx_state_0\ * 
              !\GSM:BUART:rx_state_3\ * !\GSM:BUART:rx_state_2\ * !MODIN16_6 * 
              !MODIN16_5
            + !\GSM:BUART:tx_ctrl_mark_last\ * \GSM:BUART:rx_state_0\ * 
              !\GSM:BUART:rx_state_3\ * !\GSM:BUART:rx_state_2\ * !MODIN16_6 * 
              !MODIN16_4
        );
        Output = \GSM:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\GSM:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\GSM:BUART:tx_ctrl_mark_last\ * !\GSM:BUART:rx_state_0\ * 
              \GSM:BUART:rx_bitclk_enable\ * \GSM:BUART:rx_state_3\
            + !\GSM:BUART:tx_ctrl_mark_last\ * !\GSM:BUART:rx_state_0\ * 
              \GSM:BUART:rx_bitclk_enable\ * \GSM:BUART:rx_state_2\
            + !\GSM:BUART:tx_ctrl_mark_last\ * !\GSM:BUART:rx_state_0\ * 
              !\GSM:BUART:rx_state_3\ * !\GSM:BUART:rx_state_2\ * 
              \GSM:BUART:rx_last\ * !Net_90_SYNCOUT
            + !\GSM:BUART:tx_ctrl_mark_last\ * \GSM:BUART:rx_state_0\ * 
              !\GSM:BUART:rx_state_3\ * !\GSM:BUART:rx_state_2\ * !MODIN16_6 * 
              !MODIN16_5
            + !\GSM:BUART:tx_ctrl_mark_last\ * \GSM:BUART:rx_state_0\ * 
              !\GSM:BUART:rx_state_3\ * !\GSM:BUART:rx_state_2\ * !MODIN16_6 * 
              !MODIN16_4
        );
        Output = \GSM:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\GSM:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\GSM:BUART:tx_ctrl_mark_last\ * !\GSM:BUART:rx_state_0\ * 
              \GSM:BUART:rx_bitclk_enable\ * \GSM:BUART:rx_state_3\ * 
              \GSM:BUART:rx_state_2\
            + !\GSM:BUART:tx_ctrl_mark_last\ * \GSM:BUART:rx_state_0\ * 
              !\GSM:BUART:rx_state_3\ * !\GSM:BUART:rx_state_2\ * !MODIN16_6 * 
              !MODIN16_5
            + !\GSM:BUART:tx_ctrl_mark_last\ * \GSM:BUART:rx_state_0\ * 
              !\GSM:BUART:rx_state_3\ * !\GSM:BUART:rx_state_2\ * !MODIN16_6 * 
              !MODIN16_4
        );
        Output = \GSM:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\GSM:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \GSM:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\GSM:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\GSM:BUART:tx_ctrl_mark_last\ * !\GSM:BUART:rx_state_0\ * 
              \GSM:BUART:rx_bitclk_enable\ * \GSM:BUART:rx_state_3\ * 
              \GSM:BUART:rx_state_2\ * !MODIN13_1 * !MODIN13_0
            + !\GSM:BUART:tx_ctrl_mark_last\ * !\GSM:BUART:rx_state_0\ * 
              \GSM:BUART:rx_bitclk_enable\ * \GSM:BUART:rx_state_3\ * 
              \GSM:BUART:rx_state_2\ * !MODIN13_1 * !Net_90_SYNCOUT
        );
        Output = \GSM:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\GSM:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\GSM:BUART:tx_ctrl_mark_last\ * !\GSM:BUART:rx_state_0\ * 
              \GSM:BUART:rx_state_3\ * \GSM:BUART:rx_state_2\
        );
        Output = \GSM:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\GSM:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\GSM:BUART:tx_ctrl_mark_last\ * !\GSM:BUART:rx_state_0\ * 
              \GSM:BUART:rx_bitclk_enable\ * !\GSM:BUART:rx_state_3\ * 
              \GSM:BUART:rx_state_2\ * !MODIN13_1 * !MODIN13_0
            + !\GSM:BUART:tx_ctrl_mark_last\ * !\GSM:BUART:rx_state_0\ * 
              \GSM:BUART:rx_bitclk_enable\ * !\GSM:BUART:rx_state_3\ * 
              \GSM:BUART:rx_state_2\ * !MODIN13_1 * !Net_90_SYNCOUT
            + !\GSM:BUART:tx_ctrl_mark_last\ * \GSM:BUART:rx_state_0\ * 
              !\GSM:BUART:rx_state_3\ * !\GSM:BUART:rx_state_2\ * !MODIN16_6 * 
              !MODIN16_5
            + !\GSM:BUART:tx_ctrl_mark_last\ * \GSM:BUART:rx_state_0\ * 
              !\GSM:BUART:rx_state_3\ * !\GSM:BUART:rx_state_2\ * !MODIN16_6 * 
              !MODIN16_4
        );
        Output = \GSM:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\GSM:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\GSM:BUART:tx_ctrl_mark_last\ * !\GSM:BUART:rx_state_0\ * 
              !\GSM:BUART:rx_state_3\ * !\GSM:BUART:rx_state_2\
        );
        Output = \GSM:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\WIFI:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \WIFI:Net_9\ ,
        cs_addr_2 => \WIFI:BUART:tx_state_1\ ,
        cs_addr_1 => \WIFI:BUART:tx_state_0\ ,
        cs_addr_0 => \WIFI:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \WIFI:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \WIFI:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \WIFI:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\XBee:BUART:sRX:RxSts\
    PORT MAP (
        clock => \XBee:Net_9\ ,
        status_5 => \XBee:BUART:rx_status_5\ ,
        status_4 => \XBee:BUART:rx_status_4\ ,
        status_3 => \XBee:BUART:rx_status_3\ ,
        interrupt => Net_79 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN13_1, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\GSM:BUART:rx_count_2\ * !\GSM:BUART:rx_count_1\ * !MODIN13_1 * 
              MODIN13_0 * Net_90_SYNCOUT
            + !\GSM:BUART:rx_count_2\ * !\GSM:BUART:rx_count_1\ * MODIN13_1 * 
              !MODIN13_0
            + !\GSM:BUART:rx_count_2\ * !\GSM:BUART:rx_count_1\ * MODIN13_1 * 
              !Net_90_SYNCOUT
        );
        Output = MODIN13_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=MODIN13_0, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\GSM:BUART:rx_count_2\ * !\GSM:BUART:rx_count_1\ * !MODIN13_0 * 
              Net_90_SYNCOUT
            + !\GSM:BUART:rx_count_2\ * !\GSM:BUART:rx_count_1\ * MODIN13_0 * 
              !Net_90_SYNCOUT
        );
        Output = MODIN13_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\GSM:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              MODIN13_1
            + MODIN13_0 * Net_90_SYNCOUT
        );
        Output = \GSM:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\GSM:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\GSM:BUART:rx_count_2\ * !\GSM:BUART:rx_count_1\ * 
              !\GSM:BUART:rx_count_0\
        );
        Output = \GSM:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\LCD2:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LCD2:BUART:tx_ctrl_mark_last\ * !\LCD2:BUART:rx_state_0\ * 
              \LCD2:BUART:rx_bitclk_enable\ * \LCD2:BUART:rx_state_3\ * 
              \LCD2:BUART:rx_state_2\ * !MODIN5_1 * !MODIN5_0
            + !\LCD2:BUART:tx_ctrl_mark_last\ * !\LCD2:BUART:rx_state_0\ * 
              \LCD2:BUART:rx_bitclk_enable\ * \LCD2:BUART:rx_state_3\ * 
              \LCD2:BUART:rx_state_2\ * !MODIN5_1 * !Net_31_SYNCOUT
        );
        Output = \LCD2:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LCD2:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LCD2:BUART:tx_ctrl_mark_last\ * !\LCD2:BUART:rx_state_0\ * 
              \LCD2:BUART:rx_bitclk_enable\ * !\LCD2:BUART:rx_state_3\ * 
              \LCD2:BUART:rx_state_2\ * !MODIN5_1 * !MODIN5_0
            + !\LCD2:BUART:tx_ctrl_mark_last\ * !\LCD2:BUART:rx_state_0\ * 
              \LCD2:BUART:rx_bitclk_enable\ * !\LCD2:BUART:rx_state_3\ * 
              \LCD2:BUART:rx_state_2\ * !MODIN5_1 * !Net_31_SYNCOUT
            + !\LCD2:BUART:tx_ctrl_mark_last\ * \LCD2:BUART:rx_state_0\ * 
              !\LCD2:BUART:rx_state_3\ * !\LCD2:BUART:rx_state_2\ * !MODIN8_6 * 
              !MODIN8_5
            + !\LCD2:BUART:tx_ctrl_mark_last\ * \LCD2:BUART:rx_state_0\ * 
              !\LCD2:BUART:rx_state_3\ * !\LCD2:BUART:rx_state_2\ * !MODIN8_6 * 
              !MODIN8_4
        );
        Output = \LCD2:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LCD2:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\LCD2:BUART:tx_ctrl_mark_last\ * !\LCD2:BUART:rx_state_0\ * 
              \LCD2:BUART:rx_state_3\ * \LCD2:BUART:rx_state_2\
        );
        Output = \LCD2:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LCD2:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LCD2:BUART:tx_ctrl_mark_last\ * !\LCD2:BUART:rx_state_0\ * 
              \LCD2:BUART:rx_bitclk_enable\ * \LCD2:BUART:rx_state_3\ * 
              \LCD2:BUART:rx_state_2\
            + !\LCD2:BUART:tx_ctrl_mark_last\ * \LCD2:BUART:rx_state_0\ * 
              !\LCD2:BUART:rx_state_3\ * !\LCD2:BUART:rx_state_2\ * !MODIN8_6 * 
              !MODIN8_5
            + !\LCD2:BUART:tx_ctrl_mark_last\ * \LCD2:BUART:rx_state_0\ * 
              !\LCD2:BUART:rx_state_3\ * !\LCD2:BUART:rx_state_2\ * !MODIN8_6 * 
              !MODIN8_4
        );
        Output = \LCD2:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }
}

datapathcell: Name =\GSM:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \GSM:Net_9\ ,
        cs_addr_2 => \GSM:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \GSM:BUART:rx_state_0\ ,
        cs_addr_0 => \GSM:BUART:rx_bitclk_enable\ ,
        route_si => \GSM:BUART:rx_postpoll\ ,
        f0_load => \GSM:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \GSM:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \GSM:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\LCD2:BUART:sRX:RxSts\
    PORT MAP (
        clock => \LCD2:Net_9\ ,
        status_5 => \LCD2:BUART:rx_status_5\ ,
        status_4 => \LCD2:BUART:rx_status_4\ ,
        status_3 => \LCD2:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\WIFI:BUART:txn\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\WIFI:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \WIFI:BUART:txn\ * \WIFI:BUART:tx_state_1\ * 
              !\WIFI:BUART:tx_bitclk\
            + \WIFI:BUART:txn\ * \WIFI:BUART:tx_state_2\
            + !\WIFI:BUART:tx_state_1\ * \WIFI:BUART:tx_state_0\ * 
              !\WIFI:BUART:tx_shift_out\ * !\WIFI:BUART:tx_state_2\
            + !\WIFI:BUART:tx_state_1\ * \WIFI:BUART:tx_state_0\ * 
              !\WIFI:BUART:tx_state_2\ * !\WIFI:BUART:tx_bitclk\
            + \WIFI:BUART:tx_state_1\ * !\WIFI:BUART:tx_state_0\ * 
              !\WIFI:BUART:tx_shift_out\ * !\WIFI:BUART:tx_state_2\ * 
              !\WIFI:BUART:tx_counter_dp\ * \WIFI:BUART:tx_bitclk\
        );
        Output = \WIFI:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\WIFI:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\WIFI:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\WIFI:BUART:tx_state_1\ * !\WIFI:BUART:tx_state_0\ * 
              \WIFI:BUART:tx_state_2\
            + !\WIFI:BUART:tx_bitclk_enable_pre\
        );
        Output = \WIFI:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\LCD2:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LCD2:BUART:rx_fifonotempty\ * \LCD2:BUART:rx_state_stop1_reg\
        );
        Output = \LCD2:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=3, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\WIFI:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\WIFI:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\WIFI:BUART:tx_state_1\ * !\WIFI:BUART:tx_state_0\ * 
              \WIFI:BUART:tx_bitclk_enable_pre\ * !\WIFI:BUART:tx_fifo_empty\
            + !\WIFI:BUART:tx_state_1\ * !\WIFI:BUART:tx_state_0\ * 
              !\WIFI:BUART:tx_fifo_empty\ * !\WIFI:BUART:tx_state_2\
            + \WIFI:BUART:tx_state_1\ * \WIFI:BUART:tx_state_0\ * 
              \WIFI:BUART:tx_bitclk_enable_pre\ * \WIFI:BUART:tx_fifo_empty\ * 
              \WIFI:BUART:tx_state_2\
            + \WIFI:BUART:tx_state_0\ * !\WIFI:BUART:tx_state_2\ * 
              \WIFI:BUART:tx_bitclk\
        );
        Output = \WIFI:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_109, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\WIFI:BUART:txn\
        );
        Output = Net_109 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\WIFI:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\WIFI:BUART:tx_state_1\ * !\WIFI:BUART:tx_state_0\ * 
              \WIFI:BUART:tx_bitclk_enable_pre\ * \WIFI:BUART:tx_fifo_empty\ * 
              \WIFI:BUART:tx_state_2\
        );
        Output = \WIFI:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

count7cell: Name =\GSM:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \GSM:Net_9\ ,
        load => \GSM:BUART:rx_counter_load\ ,
        count_6 => MODIN16_6 ,
        count_5 => MODIN16_5 ,
        count_4 => MODIN16_4 ,
        count_3 => MODIN16_3 ,
        count_2 => \GSM:BUART:rx_count_2\ ,
        count_1 => \GSM:BUART:rx_count_1\ ,
        count_0 => \GSM:BUART:rx_count_0\ ,
        tc => \GSM:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\WIFI:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\WIFI:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\WIFI:BUART:tx_state_1\ * !\WIFI:BUART:tx_state_0\ * 
              \WIFI:BUART:tx_bitclk_enable_pre\ * \WIFI:BUART:tx_state_2\
            + \WIFI:BUART:tx_state_1\ * \WIFI:BUART:tx_state_0\ * 
              \WIFI:BUART:tx_bitclk_enable_pre\ * \WIFI:BUART:tx_state_2\
            + \WIFI:BUART:tx_state_1\ * \WIFI:BUART:tx_state_0\ * 
              !\WIFI:BUART:tx_state_2\ * \WIFI:BUART:tx_bitclk\
            + \WIFI:BUART:tx_state_1\ * !\WIFI:BUART:tx_state_2\ * 
              \WIFI:BUART:tx_counter_dp\ * \WIFI:BUART:tx_bitclk\
        );
        Output = \WIFI:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\WIFI:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\WIFI:BUART:tx_state_1\ * !\WIFI:BUART:tx_state_0\ * 
              \WIFI:BUART:tx_bitclk_enable_pre\
            + !\WIFI:BUART:tx_state_1\ * !\WIFI:BUART:tx_state_0\ * 
              !\WIFI:BUART:tx_state_2\
        );
        Output = \WIFI:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\WIFI:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\WIFI:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \WIFI:BUART:tx_state_1\ * \WIFI:BUART:tx_state_0\ * 
              \WIFI:BUART:tx_bitclk_enable_pre\ * \WIFI:BUART:tx_state_2\
            + \WIFI:BUART:tx_state_1\ * !\WIFI:BUART:tx_state_2\ * 
              \WIFI:BUART:tx_counter_dp\ * \WIFI:BUART:tx_bitclk\
            + \WIFI:BUART:tx_state_0\ * !\WIFI:BUART:tx_state_2\ * 
              \WIFI:BUART:tx_bitclk\
        );
        Output = \WIFI:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=3, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\LCD1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LCD1:BUART:tx_state_1\ * !\LCD1:BUART:tx_state_0\ * 
              \LCD1:BUART:tx_bitclk_enable_pre\ * \LCD1:BUART:tx_state_2\
            + \LCD1:BUART:tx_state_1\ * \LCD1:BUART:tx_state_0\ * 
              \LCD1:BUART:tx_bitclk_enable_pre\ * \LCD1:BUART:tx_state_2\
            + \LCD1:BUART:tx_state_1\ * \LCD1:BUART:tx_state_0\ * 
              !\LCD1:BUART:tx_state_2\ * \LCD1:BUART:tx_bitclk\
            + \LCD1:BUART:tx_state_1\ * !\LCD1:BUART:tx_state_2\ * 
              \LCD1:BUART:tx_counter_dp\ * \LCD1:BUART:tx_bitclk\
        );
        Output = \LCD1:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\WIFI:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\WIFI:BUART:tx_fifo_notfull\
        );
        Output = \WIFI:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\LCD1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \LCD1:BUART:tx_state_1\ * \LCD1:BUART:tx_state_0\ * 
              \LCD1:BUART:tx_bitclk_enable_pre\ * \LCD1:BUART:tx_state_2\
            + \LCD1:BUART:tx_state_1\ * !\LCD1:BUART:tx_state_2\ * 
              \LCD1:BUART:tx_counter_dp\ * \LCD1:BUART:tx_bitclk\
            + \LCD1:BUART:tx_state_0\ * !\LCD1:BUART:tx_state_2\ * 
              \LCD1:BUART:tx_bitclk\
        );
        Output = \LCD1:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\WIFI:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \WIFI:Net_9\ ,
        cs_addr_0 => \WIFI:BUART:counter_load_not\ ,
        ce0_reg => \WIFI:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \WIFI:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\WIFI:BUART:sTX:TxSts\
    PORT MAP (
        clock => \WIFI:Net_9\ ,
        status_3 => \WIFI:BUART:tx_fifo_notfull\ ,
        status_2 => \WIFI:BUART:tx_status_2\ ,
        status_1 => \WIFI:BUART:tx_fifo_empty\ ,
        status_0 => \WIFI:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_165, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_165 * !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:ld_ident\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:mosi_from_dp\
            + !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:mosi_from_dp\
        );
        Output = Net_165 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SPIM:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\
        );
        Output = \SPIM:BSPIM:load_rx_data\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SPIM:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
        );
        Output = \SPIM:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPIM:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:ld_ident\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:ld_ident\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * \SPIM:BSPIM:ld_ident\
        );
        Output = \SPIM:BSPIM:ld_ident\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIM:BSPIM:state_1\, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              \SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:tx_status_1\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:ld_ident\
        );
        Output = \SPIM:BSPIM:state_1\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIM:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              \SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              !\SPIM:BSPIM:ld_ident\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              \SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:tx_status_1\
        );
        Output = \SPIM:BSPIM:state_2\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

count7cell: Name =\SPIM:BSPIM:BitCounter\
    PORT MAP (
        clock => \SPIM:Net_276\ ,
        enable => \SPIM:BSPIM:cnt_enable\ ,
        count_6 => \SPIM:BSPIM:count_6\ ,
        count_5 => \SPIM:BSPIM:count_5\ ,
        count_4 => \SPIM:BSPIM:count_4\ ,
        count_3 => \SPIM:BSPIM:count_3\ ,
        count_2 => \SPIM:BSPIM:count_2\ ,
        count_1 => \SPIM:BSPIM:count_1\ ,
        count_0 => \SPIM:BSPIM:count_0\ ,
        tc => \SPIM:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\LCD2:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD2:BUART:tx_fifo_notfull\
        );
        Output = \LCD2:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\LCD2:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LCD2:BUART:tx_state_1\ * !\LCD2:BUART:tx_state_0\ * 
              \LCD2:BUART:tx_bitclk_enable_pre\ * !\LCD2:BUART:tx_fifo_empty\
            + !\LCD2:BUART:tx_state_1\ * !\LCD2:BUART:tx_state_0\ * 
              !\LCD2:BUART:tx_fifo_empty\ * !\LCD2:BUART:tx_state_2\
            + \LCD2:BUART:tx_state_1\ * \LCD2:BUART:tx_state_0\ * 
              \LCD2:BUART:tx_bitclk_enable_pre\ * \LCD2:BUART:tx_fifo_empty\ * 
              \LCD2:BUART:tx_state_2\
            + \LCD2:BUART:tx_state_0\ * !\LCD2:BUART:tx_state_2\ * 
              \LCD2:BUART:tx_bitclk\
        );
        Output = \LCD2:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LCD2:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\LCD2:BUART:tx_state_1\ * !\LCD2:BUART:tx_state_0\ * 
              \LCD2:BUART:tx_state_2\
            + !\LCD2:BUART:tx_bitclk_enable_pre\
        );
        Output = \LCD2:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\LCD2:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD2:BUART:tx_state_1\ * !\LCD2:BUART:tx_state_0\ * 
              \LCD2:BUART:tx_bitclk_enable_pre\ * \LCD2:BUART:tx_fifo_empty\ * 
              \LCD2:BUART:tx_state_2\
        );
        Output = \LCD2:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PSOC:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \PSOC:Net_9\ ,
        cs_addr_0 => \PSOC:BUART:counter_load_not\ ,
        ce0_reg => \PSOC:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \PSOC:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\LCD2:BUART:sTX:TxSts\
    PORT MAP (
        clock => \LCD2:Net_9\ ,
        status_3 => \LCD2:BUART:tx_fifo_notfull\ ,
        status_2 => \LCD2:BUART:tx_status_2\ ,
        status_1 => \LCD2:BUART:tx_fifo_empty\ ,
        status_0 => \LCD2:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\PSOC:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\PSOC:BUART:tx_state_1\ * !\PSOC:BUART:tx_state_0\ * 
              \PSOC:BUART:tx_bitclk_enable_pre\ * \PSOC:BUART:tx_state_2\
            + \PSOC:BUART:tx_state_1\ * \PSOC:BUART:tx_state_0\ * 
              \PSOC:BUART:tx_bitclk_enable_pre\ * \PSOC:BUART:tx_state_2\
            + \PSOC:BUART:tx_state_1\ * \PSOC:BUART:tx_state_0\ * 
              !\PSOC:BUART:tx_state_2\ * \PSOC:BUART:tx_bitclk\
            + \PSOC:BUART:tx_state_1\ * !\PSOC:BUART:tx_state_2\ * 
              \PSOC:BUART:tx_counter_dp\ * \PSOC:BUART:tx_bitclk\
        );
        Output = \PSOC:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PSOC:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\PSOC:BUART:tx_state_1\ * !\PSOC:BUART:tx_state_0\ * 
              \PSOC:BUART:tx_state_2\
            + !\PSOC:BUART:tx_bitclk_enable_pre\
        );
        Output = \PSOC:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LCD1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD1:BUART:tx_fifo_notfull\
        );
        Output = \LCD1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PSOC:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \PSOC:BUART:tx_state_1\ * \PSOC:BUART:tx_state_0\ * 
              \PSOC:BUART:tx_bitclk_enable_pre\ * \PSOC:BUART:tx_state_2\
            + \PSOC:BUART:tx_state_1\ * !\PSOC:BUART:tx_state_2\ * 
              \PSOC:BUART:tx_counter_dp\ * \PSOC:BUART:tx_bitclk\
            + \PSOC:BUART:tx_state_0\ * !\PSOC:BUART:tx_state_2\ * 
              \PSOC:BUART:tx_bitclk\
        );
        Output = \PSOC:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=4, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\LCD2:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LCD2:BUART:tx_state_1\ * !\LCD2:BUART:tx_state_0\ * 
              \LCD2:BUART:tx_bitclk_enable_pre\ * \LCD2:BUART:tx_state_2\
            + \LCD2:BUART:tx_state_1\ * \LCD2:BUART:tx_state_0\ * 
              \LCD2:BUART:tx_bitclk_enable_pre\ * \LCD2:BUART:tx_state_2\
            + \LCD2:BUART:tx_state_1\ * \LCD2:BUART:tx_state_0\ * 
              !\LCD2:BUART:tx_state_2\ * \LCD2:BUART:tx_bitclk\
            + \LCD2:BUART:tx_state_1\ * !\LCD2:BUART:tx_state_2\ * 
              \LCD2:BUART:tx_counter_dp\ * \LCD2:BUART:tx_bitclk\
        );
        Output = \LCD2:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LCD2:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\LCD2:BUART:tx_state_1\ * !\LCD2:BUART:tx_state_0\ * 
              \LCD2:BUART:tx_bitclk_enable_pre\
            + !\LCD2:BUART:tx_state_1\ * !\LCD2:BUART:tx_state_0\ * 
              !\LCD2:BUART:tx_state_2\
        );
        Output = \LCD2:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LCD2:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \LCD2:BUART:tx_state_1\ * \LCD2:BUART:tx_state_0\ * 
              \LCD2:BUART:tx_bitclk_enable_pre\ * \LCD2:BUART:tx_state_2\
            + \LCD2:BUART:tx_state_1\ * !\LCD2:BUART:tx_state_2\ * 
              \LCD2:BUART:tx_counter_dp\ * \LCD2:BUART:tx_bitclk\
            + \LCD2:BUART:tx_state_0\ * !\LCD2:BUART:tx_state_2\ * 
              \LCD2:BUART:tx_bitclk\
        );
        Output = \LCD2:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\GSM:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GSM:BUART:rx_fifonotempty\ * \GSM:BUART:rx_state_stop1_reg\
        );
        Output = \GSM:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\LCD2:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \LCD2:Net_9\ ,
        cs_addr_2 => \LCD2:BUART:tx_state_1\ ,
        cs_addr_1 => \LCD2:BUART:tx_state_0\ ,
        cs_addr_0 => \LCD2:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \LCD2:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \LCD2:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \LCD2:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\LCD1:BUART:sTX:TxSts\
    PORT MAP (
        clock => \LCD1:Net_9\ ,
        status_3 => \LCD1:BUART:tx_fifo_notfull\ ,
        status_2 => \LCD1:BUART:tx_status_2\ ,
        status_1 => \LCD1:BUART:tx_fifo_empty\ ,
        status_0 => \LCD1:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\PSOC:BUART:txn\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \PSOC:BUART:txn\ * \PSOC:BUART:tx_state_1\ * 
              !\PSOC:BUART:tx_bitclk\
            + \PSOC:BUART:txn\ * \PSOC:BUART:tx_state_2\
            + !\PSOC:BUART:tx_state_1\ * \PSOC:BUART:tx_state_0\ * 
              !\PSOC:BUART:tx_shift_out\ * !\PSOC:BUART:tx_state_2\
            + !\PSOC:BUART:tx_state_1\ * \PSOC:BUART:tx_state_0\ * 
              !\PSOC:BUART:tx_state_2\ * !\PSOC:BUART:tx_bitclk\
            + \PSOC:BUART:tx_state_1\ * !\PSOC:BUART:tx_state_0\ * 
              !\PSOC:BUART:tx_shift_out\ * !\PSOC:BUART:tx_state_2\ * 
              !\PSOC:BUART:tx_counter_dp\ * \PSOC:BUART:tx_bitclk\
        );
        Output = \PSOC:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\GSM:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GSM:BUART:rx_load_fifo\ * \GSM:BUART:rx_fifofull\
        );
        Output = \GSM:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_133, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PSOC:BUART:txn\
        );
        Output = Net_133 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PSOC:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PSOC:BUART:tx_fifo_notfull\
        );
        Output = \PSOC:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PSOC:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PSOC:BUART:tx_state_1\ * !\PSOC:BUART:tx_state_0\ * 
              \PSOC:BUART:tx_bitclk_enable_pre\ * \PSOC:BUART:tx_fifo_empty\ * 
              \PSOC:BUART:tx_state_2\
        );
        Output = \PSOC:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PSOC:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\PSOC:BUART:tx_state_1\ * !\PSOC:BUART:tx_state_0\ * 
              \PSOC:BUART:tx_bitclk_enable_pre\
            + !\PSOC:BUART:tx_state_1\ * !\PSOC:BUART:tx_state_0\ * 
              !\PSOC:BUART:tx_state_2\
        );
        Output = \PSOC:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PSOC:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\PSOC:BUART:tx_state_1\ * !\PSOC:BUART:tx_state_0\ * 
              \PSOC:BUART:tx_bitclk_enable_pre\ * !\PSOC:BUART:tx_fifo_empty\
            + !\PSOC:BUART:tx_state_1\ * !\PSOC:BUART:tx_state_0\ * 
              !\PSOC:BUART:tx_fifo_empty\ * !\PSOC:BUART:tx_state_2\
            + \PSOC:BUART:tx_state_1\ * \PSOC:BUART:tx_state_0\ * 
              \PSOC:BUART:tx_bitclk_enable_pre\ * \PSOC:BUART:tx_fifo_empty\ * 
              \PSOC:BUART:tx_state_2\
            + \PSOC:BUART:tx_state_0\ * !\PSOC:BUART:tx_state_2\ * 
              \PSOC:BUART:tx_bitclk\
        );
        Output = \PSOC:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\PSOC:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \PSOC:Net_9\ ,
        cs_addr_2 => \PSOC:BUART:tx_state_1\ ,
        cs_addr_1 => \PSOC:BUART:tx_state_0\ ,
        cs_addr_0 => \PSOC:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \PSOC:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \PSOC:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \PSOC:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\GSM:BUART:sRX:RxSts\
    PORT MAP (
        clock => \GSM:Net_9\ ,
        status_5 => \GSM:BUART:rx_status_5\ ,
        status_4 => \GSM:BUART:rx_status_4\ ,
        status_3 => \GSM:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=3, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\LCD2:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD2:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_288, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_392 * Net_273
        );
        Output = Net_288 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_429, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_392 * !Net_273
        );
        Output = Net_429 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\LCD1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LCD1:BUART:tx_state_1\ * !\LCD1:BUART:tx_state_0\ * 
              \LCD1:BUART:tx_bitclk_enable_pre\ * !\LCD1:BUART:tx_fifo_empty\
            + !\LCD1:BUART:tx_state_1\ * !\LCD1:BUART:tx_state_0\ * 
              !\LCD1:BUART:tx_fifo_empty\ * !\LCD1:BUART:tx_state_2\
            + \LCD1:BUART:tx_state_1\ * \LCD1:BUART:tx_state_0\ * 
              \LCD1:BUART:tx_bitclk_enable_pre\ * \LCD1:BUART:tx_fifo_empty\ * 
              \LCD1:BUART:tx_state_2\
            + \LCD1:BUART:tx_state_0\ * !\LCD1:BUART:tx_state_2\ * 
              \LCD1:BUART:tx_bitclk\
        );
        Output = \LCD1:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LCD1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\LCD1:BUART:tx_state_1\ * !\LCD1:BUART:tx_state_0\ * 
              \LCD1:BUART:tx_state_2\
            + !\LCD1:BUART:tx_bitclk_enable_pre\
        );
        Output = \LCD1:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\LCD1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD1:BUART:tx_state_1\ * !\LCD1:BUART:tx_state_0\ * 
              \LCD1:BUART:tx_bitclk_enable_pre\ * \LCD1:BUART:tx_fifo_empty\ * 
              \LCD1:BUART:tx_state_2\
        );
        Output = \LCD1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\LCD1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \LCD1:Net_9\ ,
        cs_addr_2 => \LCD1:BUART:tx_state_1\ ,
        cs_addr_1 => \LCD1:BUART:tx_state_0\ ,
        cs_addr_0 => \LCD1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \LCD1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \LCD1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \LCD1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\SelectSS:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \SelectSS:control_7\ ,
        control_6 => \SelectSS:control_6\ ,
        control_5 => \SelectSS:control_5\ ,
        control_4 => \SelectSS:control_4\ ,
        control_3 => \SelectSS:control_3\ ,
        control_2 => \SelectSS:control_2\ ,
        control_1 => \SelectSS:control_1\ ,
        control_0 => Net_273 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =Rx_LCD1(0)_SYNC
    PORT MAP (
        in => Net_7 ,
        out => Net_7_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=3, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\LCD1:BUART:txn\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \LCD1:BUART:txn\ * \LCD1:BUART:tx_state_1\ * 
              !\LCD1:BUART:tx_bitclk\
            + \LCD1:BUART:txn\ * \LCD1:BUART:tx_state_2\
            + !\LCD1:BUART:tx_state_1\ * \LCD1:BUART:tx_state_0\ * 
              !\LCD1:BUART:tx_shift_out\ * !\LCD1:BUART:tx_state_2\
            + !\LCD1:BUART:tx_state_1\ * \LCD1:BUART:tx_state_0\ * 
              !\LCD1:BUART:tx_state_2\ * !\LCD1:BUART:tx_bitclk\
            + \LCD1:BUART:tx_state_1\ * !\LCD1:BUART:tx_state_0\ * 
              !\LCD1:BUART:tx_shift_out\ * !\LCD1:BUART:tx_state_2\ * 
              !\LCD1:BUART:tx_counter_dp\ * \LCD1:BUART:tx_bitclk\
        );
        Output = \LCD1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_2, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD1:BUART:txn\
        );
        Output = Net_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\LCD1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\LCD1:BUART:tx_state_1\ * !\LCD1:BUART:tx_state_0\ * 
              \LCD1:BUART:tx_bitclk_enable_pre\
            + !\LCD1:BUART:tx_state_1\ * !\LCD1:BUART:tx_state_0\ * 
              !\LCD1:BUART:tx_state_2\
        );
        Output = \LCD1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\LCD1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7_SYNCOUT
        );
        Output = \LCD1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\LCD1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \LCD1:Net_9\ ,
        cs_addr_0 => \LCD1:BUART:counter_load_not\ ,
        ce0_reg => \LCD1:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \LCD1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PSOC:BUART:sTX:TxSts\
    PORT MAP (
        clock => \PSOC:Net_9\ ,
        status_3 => \PSOC:BUART:tx_fifo_notfull\ ,
        status_2 => \PSOC:BUART:tx_status_2\ ,
        status_1 => \PSOC:BUART:tx_fifo_empty\ ,
        status_0 => \PSOC:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPIM:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
        );
        Output = \SPIM:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_166, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_1\ * \SPIM:BSPIM:state_0\ * Net_166
        );
        Output = Net_166 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIM:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * \SPIM:BSPIM:rx_status_4\
        );
        Output = \SPIM:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SPIM:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
        );
        Output = \SPIM:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=4, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\PSOC:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PSOC:BUART:rx_count_2\ * !\PSOC:BUART:rx_count_1\ * 
              !\PSOC:BUART:pollcount_0\ * Net_138_SYNCOUT
            + !\PSOC:BUART:rx_count_2\ * !\PSOC:BUART:rx_count_1\ * 
              \PSOC:BUART:pollcount_0\ * !Net_138_SYNCOUT
        );
        Output = \PSOC:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PSOC:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PSOC:BUART:rx_count_2\ * !\PSOC:BUART:rx_count_1\ * 
              !\PSOC:BUART:rx_count_0\
        );
        Output = \PSOC:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PSOC:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_138_SYNCOUT
        );
        Output = \PSOC:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PSOC:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\PSOC:BUART:rx_count_2\ * !\PSOC:BUART:rx_count_1\ * 
              !\PSOC:BUART:pollcount_1\ * \PSOC:BUART:pollcount_0\ * 
              Net_138_SYNCOUT
            + !\PSOC:BUART:rx_count_2\ * !\PSOC:BUART:rx_count_1\ * 
              \PSOC:BUART:pollcount_1\ * !\PSOC:BUART:pollcount_0\
            + !\PSOC:BUART:rx_count_2\ * !\PSOC:BUART:rx_count_1\ * 
              \PSOC:BUART:pollcount_1\ * !Net_138_SYNCOUT
        );
        Output = \PSOC:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }
}

statusicell: Name =\SPIM:BSPIM:TxStsReg\
    PORT MAP (
        clock => \SPIM:Net_276\ ,
        status_4 => \SPIM:BSPIM:tx_status_4\ ,
        status_3 => \SPIM:BSPIM:load_rx_data\ ,
        status_2 => \SPIM:BSPIM:tx_status_2\ ,
        status_1 => \SPIM:BSPIM:tx_status_1\ ,
        status_0 => \SPIM:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=3, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\PSOC:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PSOC:BUART:tx_ctrl_mark_last\ * !\PSOC:BUART:rx_state_0\ * 
              !\PSOC:BUART:rx_state_3\ * !\PSOC:BUART:rx_state_2\
        );
        Output = \PSOC:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PSOC:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\PSOC:BUART:tx_ctrl_mark_last\ * !\PSOC:BUART:rx_state_0\ * 
              \PSOC:BUART:rx_bitclk_enable\ * \PSOC:BUART:rx_state_3\
            + !\PSOC:BUART:tx_ctrl_mark_last\ * !\PSOC:BUART:rx_state_0\ * 
              \PSOC:BUART:rx_bitclk_enable\ * \PSOC:BUART:rx_state_2\
            + !\PSOC:BUART:tx_ctrl_mark_last\ * !\PSOC:BUART:rx_state_0\ * 
              !\PSOC:BUART:rx_state_3\ * !\PSOC:BUART:rx_state_2\ * 
              \PSOC:BUART:rx_last\ * !Net_138_SYNCOUT
            + !\PSOC:BUART:tx_ctrl_mark_last\ * \PSOC:BUART:rx_state_0\ * 
              !\PSOC:BUART:rx_state_3\ * !\PSOC:BUART:rx_state_2\ * 
              !\PSOC:BUART:rx_count_6\ * !\PSOC:BUART:rx_count_5\
            + !\PSOC:BUART:tx_ctrl_mark_last\ * \PSOC:BUART:rx_state_0\ * 
              !\PSOC:BUART:rx_state_3\ * !\PSOC:BUART:rx_state_2\ * 
              !\PSOC:BUART:rx_count_6\ * !\PSOC:BUART:rx_count_4\
        );
        Output = \PSOC:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PSOC:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\PSOC:BUART:tx_ctrl_mark_last\ * !\PSOC:BUART:rx_state_0\ * 
              \PSOC:BUART:rx_bitclk_enable\ * \PSOC:BUART:rx_state_3\ * 
              !\PSOC:BUART:rx_state_2\
            + !\PSOC:BUART:tx_ctrl_mark_last\ * \PSOC:BUART:rx_state_0\ * 
              !\PSOC:BUART:rx_state_3\ * !\PSOC:BUART:rx_state_2\ * 
              !\PSOC:BUART:rx_count_6\ * !\PSOC:BUART:rx_count_5\
            + !\PSOC:BUART:tx_ctrl_mark_last\ * \PSOC:BUART:rx_state_0\ * 
              !\PSOC:BUART:rx_state_3\ * !\PSOC:BUART:rx_state_2\ * 
              !\PSOC:BUART:rx_count_6\ * !\PSOC:BUART:rx_count_4\
        );
        Output = \PSOC:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\PSOC:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\PSOC:BUART:tx_ctrl_mark_last\ * !\PSOC:BUART:rx_state_0\ * 
              \PSOC:BUART:rx_bitclk_enable\ * !\PSOC:BUART:rx_state_3\ * 
              \PSOC:BUART:rx_state_2\ * !\PSOC:BUART:pollcount_1\ * 
              !\PSOC:BUART:pollcount_0\
            + !\PSOC:BUART:tx_ctrl_mark_last\ * !\PSOC:BUART:rx_state_0\ * 
              \PSOC:BUART:rx_bitclk_enable\ * !\PSOC:BUART:rx_state_3\ * 
              \PSOC:BUART:rx_state_2\ * !\PSOC:BUART:pollcount_1\ * 
              !Net_138_SYNCOUT
            + !\PSOC:BUART:tx_ctrl_mark_last\ * \PSOC:BUART:rx_state_0\ * 
              !\PSOC:BUART:rx_state_3\ * !\PSOC:BUART:rx_state_2\ * 
              !\PSOC:BUART:rx_count_6\ * !\PSOC:BUART:rx_count_5\
            + !\PSOC:BUART:tx_ctrl_mark_last\ * \PSOC:BUART:rx_state_0\ * 
              !\PSOC:BUART:rx_state_3\ * !\PSOC:BUART:rx_state_2\ * 
              !\PSOC:BUART:rx_count_6\ * !\PSOC:BUART:rx_count_4\
        );
        Output = \PSOC:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PSOC:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\PSOC:BUART:tx_ctrl_mark_last\ * !\PSOC:BUART:rx_state_0\ * 
              \PSOC:BUART:rx_bitclk_enable\ * \PSOC:BUART:rx_state_3\ * 
              \PSOC:BUART:rx_state_2\
            + !\PSOC:BUART:tx_ctrl_mark_last\ * \PSOC:BUART:rx_state_0\ * 
              !\PSOC:BUART:rx_state_3\ * !\PSOC:BUART:rx_state_2\ * 
              !\PSOC:BUART:rx_count_6\ * !\PSOC:BUART:rx_count_5\
            + !\PSOC:BUART:tx_ctrl_mark_last\ * \PSOC:BUART:rx_state_0\ * 
              !\PSOC:BUART:rx_state_3\ * !\PSOC:BUART:rx_state_2\ * 
              !\PSOC:BUART:rx_count_6\ * !\PSOC:BUART:rx_count_4\
        );
        Output = \PSOC:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PSOC:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PSOC:BUART:tx_ctrl_mark_last\ * !\PSOC:BUART:rx_state_0\ * 
              \PSOC:BUART:rx_state_3\ * \PSOC:BUART:rx_state_2\
        );
        Output = \PSOC:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PSOC:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PSOC:BUART:tx_ctrl_mark_last\ * !\PSOC:BUART:rx_state_0\ * 
              \PSOC:BUART:rx_bitclk_enable\ * \PSOC:BUART:rx_state_3\ * 
              \PSOC:BUART:rx_state_2\ * !\PSOC:BUART:pollcount_1\ * 
              !\PSOC:BUART:pollcount_0\
            + !\PSOC:BUART:tx_ctrl_mark_last\ * !\PSOC:BUART:rx_state_0\ * 
              \PSOC:BUART:rx_bitclk_enable\ * \PSOC:BUART:rx_state_3\ * 
              \PSOC:BUART:rx_state_2\ * !\PSOC:BUART:pollcount_1\ * 
              !Net_138_SYNCOUT
        );
        Output = \PSOC:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\SPIM:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => \SPIM:Net_276\ ,
        cs_addr_2 => \SPIM:BSPIM:state_2\ ,
        cs_addr_1 => \SPIM:BSPIM:state_1\ ,
        cs_addr_0 => \SPIM:BSPIM:state_0\ ,
        route_si => Net_168_SYNCOUT ,
        f1_load => \SPIM:BSPIM:load_rx_data\ ,
        so_comb => \SPIM:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \SPIM:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \SPIM:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \SPIM:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \SPIM:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\PSOC:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \PSOC:Net_9\ ,
        load => \PSOC:BUART:rx_counter_load\ ,
        count_6 => \PSOC:BUART:rx_count_6\ ,
        count_5 => \PSOC:BUART:rx_count_5\ ,
        count_4 => \PSOC:BUART:rx_count_4\ ,
        count_3 => \PSOC:BUART:rx_count_3\ ,
        count_2 => \PSOC:BUART:rx_count_2\ ,
        count_1 => \PSOC:BUART:rx_count_1\ ,
        count_0 => \PSOC:BUART:rx_count_0\ ,
        tc => \PSOC:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=2, #inputs=5, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_50, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBee:BUART:txn\
        );
        Output = Net_50 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_392, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * !Net_392
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !Net_392
            + \SPIM:BSPIM:state_1\ * \SPIM:BSPIM:state_0\ * !Net_392
        );
        Output = Net_392 (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\XBee:BUART:txn\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \XBee:BUART:txn\ * \XBee:BUART:tx_state_1\ * 
              !\XBee:BUART:tx_bitclk\
            + \XBee:BUART:txn\ * \XBee:BUART:tx_state_2\
            + !\XBee:BUART:tx_state_1\ * \XBee:BUART:tx_state_0\ * 
              !\XBee:BUART:tx_shift_out\ * !\XBee:BUART:tx_state_2\
            + !\XBee:BUART:tx_state_1\ * \XBee:BUART:tx_state_0\ * 
              !\XBee:BUART:tx_state_2\ * !\XBee:BUART:tx_bitclk\
            + \XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              !\XBee:BUART:tx_shift_out\ * !\XBee:BUART:tx_state_2\ * 
              !\XBee:BUART:tx_counter_dp\ * \XBee:BUART:tx_bitclk\
        );
        Output = \XBee:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\XBee:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \XBee:Net_9\ ,
        cs_addr_2 => \XBee:BUART:tx_state_1\ ,
        cs_addr_1 => \XBee:BUART:tx_state_0\ ,
        cs_addr_0 => \XBee:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \XBee:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \XBee:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \XBee:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\SPIM:BSPIM:RxStsReg\
    PORT MAP (
        clock => \SPIM:Net_276\ ,
        status_6 => \SPIM:BSPIM:rx_status_6\ ,
        status_5 => \SPIM:BSPIM:rx_status_5\ ,
        status_4 => \SPIM:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\XBee:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\ * \XBee:BUART:tx_state_2\
            + \XBee:BUART:tx_state_1\ * \XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\ * \XBee:BUART:tx_state_2\
            + \XBee:BUART:tx_state_1\ * \XBee:BUART:tx_state_0\ * 
              !\XBee:BUART:tx_state_2\ * \XBee:BUART:tx_bitclk\
            + \XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_2\ * 
              \XBee:BUART:tx_counter_dp\ * \XBee:BUART:tx_bitclk\
        );
        Output = \XBee:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\XBee:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \XBee:BUART:tx_state_1\ * \XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\ * \XBee:BUART:tx_state_2\
            + \XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_2\ * 
              \XBee:BUART:tx_counter_dp\ * \XBee:BUART:tx_bitclk\
            + \XBee:BUART:tx_state_0\ * !\XBee:BUART:tx_state_2\ * 
              \XBee:BUART:tx_bitclk\
        );
        Output = \XBee:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\XBee:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_state_2\
            + !\XBee:BUART:tx_bitclk_enable_pre\
        );
        Output = \XBee:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\XBee:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\ * !\XBee:BUART:tx_fifo_empty\
            + !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              !\XBee:BUART:tx_fifo_empty\ * !\XBee:BUART:tx_state_2\
            + \XBee:BUART:tx_state_1\ * \XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\ * \XBee:BUART:tx_fifo_empty\ * 
              \XBee:BUART:tx_state_2\
            + \XBee:BUART:tx_state_0\ * !\XBee:BUART:tx_state_2\ * 
              \XBee:BUART:tx_bitclk\
        );
        Output = \XBee:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\XBee:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBee:BUART:tx_fifo_notfull\
        );
        Output = \XBee:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\XBee:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\
            + !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              !\XBee:BUART:tx_state_2\
        );
        Output = \XBee:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\XBee:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\ * \XBee:BUART:tx_fifo_empty\ * 
              \XBee:BUART:tx_state_2\
        );
        Output = \XBee:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\XBee:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \XBee:Net_9\ ,
        cs_addr_0 => \XBee:BUART:counter_load_not\ ,
        ce0_reg => \XBee:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \XBee:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\XBee:BUART:sTX:TxSts\
    PORT MAP (
        clock => \XBee:Net_9\ ,
        status_3 => \XBee:BUART:tx_fifo_notfull\ ,
        status_2 => \XBee:BUART:tx_status_2\ ,
        status_1 => \XBee:BUART:tx_fifo_empty\ ,
        status_0 => \XBee:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN1_1, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LCD1:BUART:rx_count_2\ * !\LCD1:BUART:rx_count_1\ * !MODIN1_1 * 
              MODIN1_0 * Net_7_SYNCOUT
            + !\LCD1:BUART:rx_count_2\ * !\LCD1:BUART:rx_count_1\ * MODIN1_1 * 
              !MODIN1_0
            + !\LCD1:BUART:rx_count_2\ * !\LCD1:BUART:rx_count_1\ * MODIN1_1 * 
              !Net_7_SYNCOUT
        );
        Output = MODIN1_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=MODIN1_0, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LCD1:BUART:rx_count_2\ * !\LCD1:BUART:rx_count_1\ * !MODIN1_0 * 
              Net_7_SYNCOUT
            + !\LCD1:BUART:rx_count_2\ * !\LCD1:BUART:rx_count_1\ * MODIN1_0 * 
              !Net_7_SYNCOUT
        );
        Output = MODIN1_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LCD1:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              MODIN1_1
            + MODIN1_0 * Net_7_SYNCOUT
        );
        Output = \LCD1:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LCD1:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD1:BUART:rx_count_2\ * !\LCD1:BUART:rx_count_1\ * 
              !\LCD1:BUART:rx_count_0\
        );
        Output = \LCD1:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=4, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=MODIN17_1, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\WIFI:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\WIFI:BUART:rx_count_2\ * !\WIFI:BUART:rx_count_1\ * 
              !MODIN17_1 * MODIN17_0 * Net_114_SYNCOUT
            + !\WIFI:BUART:rx_count_2\ * !\WIFI:BUART:rx_count_1\ * MODIN17_1 * 
              !MODIN17_0
            + !\WIFI:BUART:rx_count_2\ * !\WIFI:BUART:rx_count_1\ * MODIN17_1 * 
              !Net_114_SYNCOUT
        );
        Output = MODIN17_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LCD1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LCD1:BUART:rx_fifonotempty\ * \LCD1:BUART:rx_state_stop1_reg\
        );
        Output = \LCD1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LCD1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LCD1:BUART:rx_load_fifo\ * \LCD1:BUART:rx_fifofull\
        );
        Output = \LCD1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=MODIN17_0, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\WIFI:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\WIFI:BUART:rx_count_2\ * !\WIFI:BUART:rx_count_1\ * 
              !MODIN17_0 * Net_114_SYNCOUT
            + !\WIFI:BUART:rx_count_2\ * !\WIFI:BUART:rx_count_1\ * MODIN17_0 * 
              !Net_114_SYNCOUT
        );
        Output = MODIN17_0 (fanout=5)
        Properties               : 
        {
        }
}

datapathcell: Name =\LCD1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \LCD1:Net_9\ ,
        cs_addr_2 => \LCD1:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \LCD1:BUART:rx_state_0\ ,
        cs_addr_0 => \LCD1:BUART:rx_bitclk_enable\ ,
        route_si => \LCD1:BUART:rx_postpoll\ ,
        f0_load => \LCD1:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \LCD1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \LCD1:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\LCD1:BUART:sRX:RxSts\
    PORT MAP (
        clock => \LCD1:Net_9\ ,
        status_5 => \LCD1:BUART:rx_status_5\ ,
        status_4 => \LCD1:BUART:rx_status_4\ ,
        status_3 => \LCD1:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\LCD1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LCD1:BUART:tx_ctrl_mark_last\ * !\LCD1:BUART:rx_state_0\ * 
              \LCD1:BUART:rx_bitclk_enable\ * !\LCD1:BUART:rx_state_3\ * 
              \LCD1:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
            + !\LCD1:BUART:tx_ctrl_mark_last\ * !\LCD1:BUART:rx_state_0\ * 
              \LCD1:BUART:rx_bitclk_enable\ * !\LCD1:BUART:rx_state_3\ * 
              \LCD1:BUART:rx_state_2\ * !MODIN1_1 * !Net_7_SYNCOUT
            + !\LCD1:BUART:tx_ctrl_mark_last\ * \LCD1:BUART:rx_state_0\ * 
              !\LCD1:BUART:rx_state_3\ * !\LCD1:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_5
            + !\LCD1:BUART:tx_ctrl_mark_last\ * \LCD1:BUART:rx_state_0\ * 
              !\LCD1:BUART:rx_state_3\ * !\LCD1:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_4
        );
        Output = \LCD1:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LCD1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\LCD1:BUART:tx_ctrl_mark_last\ * !\LCD1:BUART:rx_state_0\ * 
              \LCD1:BUART:rx_bitclk_enable\ * \LCD1:BUART:rx_state_3\
            + !\LCD1:BUART:tx_ctrl_mark_last\ * !\LCD1:BUART:rx_state_0\ * 
              \LCD1:BUART:rx_bitclk_enable\ * \LCD1:BUART:rx_state_2\
            + !\LCD1:BUART:tx_ctrl_mark_last\ * !\LCD1:BUART:rx_state_0\ * 
              !\LCD1:BUART:rx_state_3\ * !\LCD1:BUART:rx_state_2\ * 
              \LCD1:BUART:rx_last\ * !Net_7_SYNCOUT
            + !\LCD1:BUART:tx_ctrl_mark_last\ * \LCD1:BUART:rx_state_0\ * 
              !\LCD1:BUART:rx_state_3\ * !\LCD1:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_5
            + !\LCD1:BUART:tx_ctrl_mark_last\ * \LCD1:BUART:rx_state_0\ * 
              !\LCD1:BUART:rx_state_3\ * !\LCD1:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_4
        );
        Output = \LCD1:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LCD1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LCD1:BUART:tx_ctrl_mark_last\ * !\LCD1:BUART:rx_state_0\ * 
              \LCD1:BUART:rx_bitclk_enable\ * \LCD1:BUART:rx_state_3\ * 
              \LCD1:BUART:rx_state_2\
            + !\LCD1:BUART:tx_ctrl_mark_last\ * \LCD1:BUART:rx_state_0\ * 
              !\LCD1:BUART:rx_state_3\ * !\LCD1:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_5
            + !\LCD1:BUART:tx_ctrl_mark_last\ * \LCD1:BUART:rx_state_0\ * 
              !\LCD1:BUART:rx_state_3\ * !\LCD1:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_4
        );
        Output = \LCD1:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LCD1:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD1:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\LCD1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LCD1:BUART:tx_ctrl_mark_last\ * !\LCD1:BUART:rx_state_0\ * 
              \LCD1:BUART:rx_bitclk_enable\ * \LCD1:BUART:rx_state_3\ * 
              \LCD1:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
            + !\LCD1:BUART:tx_ctrl_mark_last\ * !\LCD1:BUART:rx_state_0\ * 
              \LCD1:BUART:rx_bitclk_enable\ * \LCD1:BUART:rx_state_3\ * 
              \LCD1:BUART:rx_state_2\ * !MODIN1_1 * !Net_7_SYNCOUT
        );
        Output = \LCD1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LCD1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\LCD1:BUART:tx_ctrl_mark_last\ * !\LCD1:BUART:rx_state_0\ * 
              \LCD1:BUART:rx_state_3\ * \LCD1:BUART:rx_state_2\
        );
        Output = \LCD1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LCD1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LCD1:BUART:tx_ctrl_mark_last\ * !\LCD1:BUART:rx_state_0\ * 
              \LCD1:BUART:rx_bitclk_enable\ * \LCD1:BUART:rx_state_3\ * 
              !\LCD1:BUART:rx_state_2\
            + !\LCD1:BUART:tx_ctrl_mark_last\ * \LCD1:BUART:rx_state_0\ * 
              !\LCD1:BUART:rx_state_3\ * !\LCD1:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_5
            + !\LCD1:BUART:tx_ctrl_mark_last\ * \LCD1:BUART:rx_state_0\ * 
              !\LCD1:BUART:rx_state_3\ * !\LCD1:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_4
        );
        Output = \LCD1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LCD1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD1:BUART:tx_ctrl_mark_last\ * !\LCD1:BUART:rx_state_0\ * 
              !\LCD1:BUART:rx_state_3\ * !\LCD1:BUART:rx_state_2\
        );
        Output = \LCD1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

count7cell: Name =\LCD1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \LCD1:Net_9\ ,
        load => \LCD1:BUART:rx_counter_load\ ,
        count_6 => MODIN4_6 ,
        count_5 => MODIN4_5 ,
        count_4 => MODIN4_4 ,
        count_3 => MODIN4_3 ,
        count_2 => \LCD1:BUART:rx_count_2\ ,
        count_1 => \LCD1:BUART:rx_count_1\ ,
        count_0 => \LCD1:BUART:rx_count_0\ ,
        tc => \LCD1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\PSOC:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_151 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\XBee:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_79 );
        Properties:
        {
            int_type = "10"
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Psoc_status_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Psoc_status_1(0)__PA ,
        pad => Psoc_status_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Psoc_status_1(1)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Psoc_status_1(1)__PA ,
        pad => Psoc_status_1(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = PKey(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PKey(0)__PA ,
        pad => PKey(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = led(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => led(0)__PA ,
        pad => led(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=4]: 
Pin : Name = Tx_LCD2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_LCD2(0)__PA ,
        input => Net_26 ,
        pad => Tx_LCD2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Rx_LCD2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_LCD2(0)__PA ,
        fb => Net_31 ,
        pad => Rx_LCD2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Tx_LCD1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_LCD1(0)__PA ,
        input => Net_2 ,
        pad => Tx_LCD1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Rx_LCD1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_LCD1(0)__PA ,
        fb => Net_7 ,
        pad => Rx_LCD1(0)_PAD );
    Properties:
    {
    }

Port 2 is empty
Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = Rx_Psoc(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_Psoc(0)__PA ,
        fb => Net_138 ,
        pad => Rx_Psoc(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Tx_Psoc(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_Psoc(0)__PA ,
        input => Net_133 ,
        pad => Tx_Psoc(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Rx_wifi(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_wifi(0)__PA ,
        fb => Net_114 ,
        pad => Rx_wifi(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Tx_wifi(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_wifi(0)__PA ,
        input => Net_109 ,
        pad => Tx_wifi(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = miso(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => miso(0)__PA ,
        fb => Net_168 ,
        pad => miso(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = mosi(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => mosi(0)__PA ,
        input => Net_165 ,
        pad => mosi(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = sclk(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => sclk(0)__PA ,
        input => Net_166 ,
        pad => sclk(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=2]: 
Pin : Name = Rx_XBee(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_XBee(0)__PA ,
        fb => Net_55 ,
        pad => Rx_XBee(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Tx_XBee(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_XBee(0)__PA ,
        input => Net_50 ,
        pad => Tx_XBee(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Rx_GSM(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_GSM(0)__PA ,
        fb => Net_90 ,
        pad => Rx_GSM(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Tx_GSM(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_GSM(0)__PA ,
        input => Net_85 ,
        pad => Tx_GSM(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=0]: 
Pin : Name = ss0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ss0(0)__PA ,
        input => Net_429 ,
        pad => ss0(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = ss1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ss1(0)__PA ,
        input => Net_288 ,
        pad => ss1(0)_PAD );
    Properties:
    {
    }

CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \SPIM:Net_276\ ,
            dclk_0 => \SPIM:Net_276_local\ ,
            dclk_glb_1 => \LCD2:Net_9\ ,
            dclk_1 => \LCD2:Net_9_local\ ,
            dclk_glb_2 => \WIFI:Net_9\ ,
            dclk_2 => \WIFI:Net_9_local\ ,
            dclk_glb_3 => \PSOC:Net_9\ ,
            dclk_3 => \PSOC:Net_9_local\ ,
            dclk_glb_4 => \LCD1:Net_9\ ,
            dclk_4 => \LCD1:Net_9_local\ ,
            dclk_glb_5 => \GSM:Net_9\ ,
            dclk_5 => \GSM:Net_9_local\ ,
            dclk_glb_6 => \XBee:Net_9\ ,
            dclk_6 => \XBee:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+------------
   0 |   0 |       |      NONE |     HI_Z_DIGITAL | Psoc_status_1(0) | 
     |   1 |       |      NONE |     HI_Z_DIGITAL | Psoc_status_1(1) | 
     |   2 |       |      NONE |         CMOS_OUT |          PKey(0) | 
     |   3 |       |      NONE |         CMOS_OUT |           led(0) | 
-----+-----+-------+-----------+------------------+------------------+------------
   1 |   4 |     * |      NONE |         CMOS_OUT |       Tx_LCD2(0) | In(Net_26)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |       Rx_LCD2(0) | FB(Net_31)
     |   6 |     * |      NONE |         CMOS_OUT |       Tx_LCD1(0) | In(Net_2)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |       Rx_LCD1(0) | FB(Net_7)
-----+-----+-------+-----------+------------------+------------------+------------
   3 |   0 |     * |      NONE |     HI_Z_DIGITAL |       Rx_Psoc(0) | FB(Net_138)
     |   1 |     * |      NONE |         CMOS_OUT |       Tx_Psoc(0) | In(Net_133)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |       Rx_wifi(0) | FB(Net_114)
     |   4 |     * |      NONE |         CMOS_OUT |       Tx_wifi(0) | In(Net_109)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |          miso(0) | FB(Net_168)
     |   6 |     * |      NONE |         CMOS_OUT |          mosi(0) | In(Net_165)
     |   7 |     * |      NONE |         CMOS_OUT |          sclk(0) | In(Net_166)
-----+-----+-------+-----------+------------------+------------------+------------
  12 |   2 |     * |      NONE |     HI_Z_DIGITAL |       Rx_XBee(0) | FB(Net_55)
     |   3 |     * |      NONE |         CMOS_OUT |       Tx_XBee(0) | In(Net_50)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |        Rx_GSM(0) | FB(Net_90)
     |   5 |     * |      NONE |         CMOS_OUT |        Tx_GSM(0) | In(Net_85)
-----+-----+-------+-----------+------------------+------------------+------------
  15 |   0 |     * |      NONE |         CMOS_OUT |           ss0(0) | In(Net_429)
     |   1 |     * |      NONE |         CMOS_OUT |           ss1(0) | In(Net_288)
----------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.009ms
Digital Placement phase: Elapsed time ==> 5s.677ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 5s.098ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.302ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.039ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Design01_timing.html.
Static timing analysis phase: Elapsed time ==> 1s.144ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.288ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 13s.266ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 13s.309ms
API generation phase: Elapsed time ==> 2s.974ms
Dependency generation phase: Elapsed time ==> 0s.029ms
Cleanup phase: Elapsed time ==> 0s.002ms
