

================================================================
== Vitis HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s'
================================================================
* Date:           Sat Oct  4 16:06:04 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexuplus
* Target device:  xcku5p-ffvb676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.304 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|      404|  10.000 ns|  2.020 us|    2|  404|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                                 |                                                                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                     Instance                                    |                                Module                                |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_319       |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s              |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_fu_411  |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s  |      401|      401|  2.005 us|  2.005 us|  401|  401|       no|
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.15>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%in_elem_0_0_0_0_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %in_elem_0_0_0_0_0_val"   --->   Operation 5 'read' 'in_elem_0_0_0_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (2.15ns)   --->   "%call_ln286 = call void @shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>, i16 %in_elem_0_0_0_0_0_val_read, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_28, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_29, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_18, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_19, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_27, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_17, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_26, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_25, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_24, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_23, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_22, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_21, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_20, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9, i16 %void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_2, i16 %void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_1, i16 %void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 6 'call' 'call_ln286' <Predicate = true> <Delay = 2.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 3.12>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %w2, void @empty_2, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i320 %layer2_out, void @empty, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%biases_19_val20_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %biases_19_val20"   --->   Operation 9 'read' 'biases_19_val20_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%biases_18_val19_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %biases_18_val19"   --->   Operation 10 'read' 'biases_18_val19_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%biases_17_val18_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %biases_17_val18"   --->   Operation 11 'read' 'biases_17_val18_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%biases_16_val17_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %biases_16_val17"   --->   Operation 12 'read' 'biases_16_val17_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%biases_15_val16_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %biases_15_val16"   --->   Operation 13 'read' 'biases_15_val16_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%biases_14_val15_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %biases_14_val15"   --->   Operation 14 'read' 'biases_14_val15_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%biases_13_val14_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %biases_13_val14"   --->   Operation 15 'read' 'biases_13_val14_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%biases_12_val13_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %biases_12_val13"   --->   Operation 16 'read' 'biases_12_val13_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%biases_11_val12_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %biases_11_val12"   --->   Operation 17 'read' 'biases_11_val12_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%biases_10_val11_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %biases_10_val11"   --->   Operation 18 'read' 'biases_10_val11_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%biases_9_val10_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %biases_9_val10"   --->   Operation 19 'read' 'biases_9_val10_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%biases_8_val9_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %biases_8_val9"   --->   Operation 20 'read' 'biases_8_val9_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%biases_7_val8_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %biases_7_val8"   --->   Operation 21 'read' 'biases_7_val8_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%biases_6_val7_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %biases_6_val7"   --->   Operation 22 'read' 'biases_6_val7_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%biases_5_val6_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %biases_5_val6"   --->   Operation 23 'read' 'biases_5_val6_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%biases_4_val5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %biases_4_val5"   --->   Operation 24 'read' 'biases_4_val5_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%biases_3_val4_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %biases_3_val4"   --->   Operation 25 'read' 'biases_3_val4_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%biases_2_val3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %biases_2_val3"   --->   Operation 26 'read' 'biases_2_val3_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%biases_1_val2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %biases_1_val2"   --->   Operation 27 'read' 'biases_1_val2_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%biases_0_val1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %biases_0_val1"   --->   Operation 28 'read' 'biases_0_val1_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%sX_load = load i32 %sX" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 29 'load' 'sX_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.01ns)   --->   "%icmp_ln289 = icmp_eq  i32 %sX_load, i32 9" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 30 'icmp' 'icmp_ln289' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%sY_load = load i32 %sY" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 31 'load' 'sY_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%pY_load = load i32 %pY" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 32 'load' 'pY_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%pX_load = load i32 %pX" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 33 'load' 'pX_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln289 = br i1 %icmp_ln289, void %if.end, void %land.lhs.true" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 34 'br' 'br_ln289' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.01ns)   --->   "%icmp_ln289_1 = icmp_eq  i32 %sY_load, i32 3" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 35 'icmp' 'icmp_ln289_1' <Predicate = (icmp_ln289)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.01ns)   --->   "%icmp_ln289_2 = icmp_sgt  i32 %pY_load, i32 2" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 36 'icmp' 'icmp_ln289_2' <Predicate = (icmp_ln289)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.01ns)   --->   "%icmp_ln289_3 = icmp_sgt  i32 %pX_load, i32 8" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 37 'icmp' 'icmp_ln289_3' <Predicate = (icmp_ln289)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node and_ln289_1)   --->   "%and_ln289 = and i1 %icmp_ln289_2, i1 %icmp_ln289_3" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 38 'and' 'and_ln289' <Predicate = (icmp_ln289)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln289_1 = and i1 %and_ln289, i1 %icmp_ln289_1" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 39 'and' 'and_ln289_1' <Predicate = (icmp_ln289)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln289 = br i1 %and_ln289_1, void %if.end, void %if.then" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 40 'br' 'br_ln289' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (1.54ns)   --->   "%tmp = call i320 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>, i16 %w2, i16 %biases_0_val1_read, i16 %biases_1_val2_read, i16 %biases_2_val3_read, i16 %biases_3_val4_read, i16 %biases_4_val5_read, i16 %biases_5_val6_read, i16 %biases_6_val7_read, i16 %biases_7_val8_read, i16 %biases_8_val9_read, i16 %biases_9_val10_read, i16 %biases_10_val11_read, i16 %biases_11_val12_read, i16 %biases_12_val13_read, i16 %biases_13_val14_read, i16 %biases_14_val15_read, i16 %biases_15_val16_read, i16 %biases_16_val17_read, i16 %biases_17_val18_read, i16 %biases_18_val19_read, i16 %biases_19_val20_read, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_29, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_28, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_27, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_26, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_25, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_24, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_23, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_22, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_21, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_20, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_19, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_18, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_17, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 41 'call' 'tmp' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 1.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.74>
ST_3 : Operation 42 [1/2] (2.74ns)   --->   "%tmp = call i320 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>, i16 %w2, i16 %biases_0_val1_read, i16 %biases_1_val2_read, i16 %biases_2_val3_read, i16 %biases_3_val4_read, i16 %biases_4_val5_read, i16 %biases_5_val6_read, i16 %biases_6_val7_read, i16 %biases_7_val8_read, i16 %biases_8_val9_read, i16 %biases_9_val10_read, i16 %biases_10_val11_read, i16 %biases_11_val12_read, i16 %biases_12_val13_read, i16 %biases_13_val14_read, i16 %biases_14_val15_read, i16 %biases_15_val16_read, i16 %biases_16_val17_read, i16 %biases_17_val18_read, i16 %biases_18_val19_read, i16 %biases_19_val20_read, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_29, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_28, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_27, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_26, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_25, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_24, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_23, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_22, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_21, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_20, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_19, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_18, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_17, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 42 'call' 'tmp' <Predicate = true> <Delay = 2.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%res_out = extractvalue i320 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 43 'extractvalue' 'res_out' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%res_out_32 = extractvalue i320 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 44 'extractvalue' 'res_out_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%res_out_33 = extractvalue i320 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 45 'extractvalue' 'res_out_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%res_out_34 = extractvalue i320 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 46 'extractvalue' 'res_out_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%res_out_4 = extractvalue i320 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 47 'extractvalue' 'res_out_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%res_out_5 = extractvalue i320 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 48 'extractvalue' 'res_out_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%res_out_6 = extractvalue i320 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 49 'extractvalue' 'res_out_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%res_out_7 = extractvalue i320 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 50 'extractvalue' 'res_out_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%res_out_8 = extractvalue i320 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 51 'extractvalue' 'res_out_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%res_out_9 = extractvalue i320 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 52 'extractvalue' 'res_out_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%res_out_22 = extractvalue i320 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 53 'extractvalue' 'res_out_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%res_out_23 = extractvalue i320 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 54 'extractvalue' 'res_out_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%res_out_24 = extractvalue i320 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 55 'extractvalue' 'res_out_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%res_out_25 = extractvalue i320 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 56 'extractvalue' 'res_out_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%res_out_26 = extractvalue i320 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 57 'extractvalue' 'res_out_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%res_out_27 = extractvalue i320 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 58 'extractvalue' 'res_out_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%res_out_28 = extractvalue i320 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 59 'extractvalue' 'res_out_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%res_out_29 = extractvalue i320 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 60 'extractvalue' 'res_out_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%res_out_30 = extractvalue i320 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 61 'extractvalue' 'res_out_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%res_out_31 = extractvalue i320 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 62 'extractvalue' 'res_out_31' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.74>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16, i16 %res_out_31, i16 %res_out_30, i16 %res_out_29, i16 %res_out_28, i16 %res_out_27, i16 %res_out_26, i16 %res_out_25, i16 %res_out_24, i16 %res_out_23, i16 %res_out_22, i16 %res_out_9, i16 %res_out_8, i16 %res_out_7, i16 %res_out_6, i16 %res_out_5, i16 %res_out_4, i16 %res_out_34, i16 %res_out_33, i16 %res_out_32, i16 %res_out" [firmware/nnet_utils/nnet_conv_stream.h:309]   --->   Operation 63 'bitconcatenate' 'p_0' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (1.66ns)   --->   "%write_ln309 = write void @_ssdm_op_Write.ap_fifo.volatile.i320P0A, i320 %layer2_out, i320 %p_0" [firmware/nnet_utils/nnet_conv_stream.h:309]   --->   Operation 64 'write' 'write_ln309' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 1.66> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.66> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 320> <Depth = 247> <FIFO>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln310 = br void %if.end" [firmware/nnet_utils/nnet_conv_stream.h:310]   --->   Operation 65 'br' 'br_ln310' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (1.01ns)   --->   "%add_ln313 = add i32 %pX_load, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 66 'add' 'add_ln313' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (1.01ns)   --->   "%icmp_ln313 = icmp_eq  i32 %add_ln313, i32 256" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 67 'icmp' 'icmp_ln313' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln313 = br i1 %icmp_ln313, void %if.else20, void %if.then9" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 68 'br' 'br_ln313' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.42ns)   --->   "%store_ln326 = store i32 %add_ln313, i32 %pX" [firmware/nnet_utils/nnet_conv_stream.h:326]   --->   Operation 69 'store' 'store_ln326' <Predicate = (!icmp_ln313)> <Delay = 0.42>
ST_4 : Operation 70 [1/1] (1.01ns)   --->   "%add_ln328 = add i32 %sX_load, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:328]   --->   Operation 70 'add' 'add_ln328' <Predicate = (!icmp_ln289 & !icmp_ln313)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.41ns)   --->   "%select_ln328 = select i1 %icmp_ln289, i32 9, i32 %add_ln328" [firmware/nnet_utils/nnet_conv_stream.h:328]   --->   Operation 71 'select' 'select_ln328' <Predicate = (!icmp_ln313)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.42ns)   --->   "%store_ln328 = store i32 %select_ln328, i32 %sX" [firmware/nnet_utils/nnet_conv_stream.h:328]   --->   Operation 72 'store' 'store_ln328' <Predicate = (!icmp_ln313)> <Delay = 0.42>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end31"   --->   Operation 73 'br' 'br_ln0' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.42ns)   --->   "%store_ln315 = store i32 0, i32 %pX" [firmware/nnet_utils/nnet_conv_stream.h:315]   --->   Operation 74 'store' 'store_ln315' <Predicate = (icmp_ln313)> <Delay = 0.42>
ST_4 : Operation 75 [1/1] (0.42ns)   --->   "%store_ln316 = store i32 0, i32 %sX" [firmware/nnet_utils/nnet_conv_stream.h:316]   --->   Operation 75 'store' 'store_ln316' <Predicate = (icmp_ln313)> <Delay = 0.42>
ST_4 : Operation 76 [1/1] (1.01ns)   --->   "%add_ln317 = add i32 %pY_load, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:317]   --->   Operation 76 'add' 'add_ln317' <Predicate = (icmp_ln313)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (1.01ns)   --->   "%icmp_ln317 = icmp_eq  i32 %add_ln317, i32 4" [firmware/nnet_utils/nnet_conv_stream.h:317]   --->   Operation 77 'icmp' 'icmp_ln317' <Predicate = (icmp_ln313)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln317 = br i1 %icmp_ln317, void %if.else, void %if.then12" [firmware/nnet_utils/nnet_conv_stream.h:317]   --->   Operation 78 'br' 'br_ln317' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.42ns)   --->   "%store_ln321 = store i32 %add_ln317, i32 %pY" [firmware/nnet_utils/nnet_conv_stream.h:321]   --->   Operation 79 'store' 'store_ln321' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 0.42>
ST_4 : Operation 80 [1/1] (1.01ns)   --->   "%icmp_ln323 = icmp_eq  i32 %sY_load, i32 3" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 80 'icmp' 'icmp_ln323' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (1.01ns)   --->   "%add_ln323 = add i32 %sY_load, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 81 'add' 'add_ln323' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.41ns)   --->   "%select_ln323 = select i1 %icmp_ln323, i32 3, i32 %add_ln323" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 82 'select' 'select_ln323' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.42ns)   --->   "%br_ln0 = br void %if.end19"   --->   Operation 83 'br' 'br_ln0' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 0.42>
ST_4 : Operation 84 [1/1] (0.42ns)   --->   "%store_ln318 = store i32 0, i32 %pY" [firmware/nnet_utils/nnet_conv_stream.h:318]   --->   Operation 84 'store' 'store_ln318' <Predicate = (icmp_ln313 & icmp_ln317)> <Delay = 0.42>
ST_4 : Operation 85 [1/1] (0.42ns)   --->   "%br_ln320 = br void %if.end19" [firmware/nnet_utils/nnet_conv_stream.h:320]   --->   Operation 85 'br' 'br_ln320' <Predicate = (icmp_ln313 & icmp_ln317)> <Delay = 0.42>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%storemerge = phi i32 %select_ln323, void %if.else, i32 0, void %if.then12" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 86 'phi' 'storemerge' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%store_ln319 = store i32 %storemerge, i32 %sY" [firmware/nnet_utils/nnet_conv_stream.h:319]   --->   Operation 87 'store' 'store_ln319' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln325 = br void %if.end31" [firmware/nnet_utils/nnet_conv_stream.h:325]   --->   Operation 88 'br' 'br_ln325' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%ret_ln330 = ret" [firmware/nnet_utils/nnet_conv_stream.h:330]   --->   Operation 89 'ret' 'ret_ln330' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_elem_0_0_0_0_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer2_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ w2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=bram:ce=0
Port [ biases_0_val1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ biases_1_val2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ biases_2_val3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ biases_3_val4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ biases_4_val5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ biases_5_val6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ biases_6_val7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ biases_7_val8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ biases_8_val9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ biases_9_val10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ biases_10_val11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ biases_11_val12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ biases_12_val13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ biases_13_val14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ biases_14_val15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ biases_15_val16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ biases_16_val17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ biases_17_val18]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ biases_18_val19]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ biases_19_val20]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_28]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_29]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_18]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_19]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_27]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_17]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_26]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_25]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_24]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_23]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_22]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_21]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_20]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ sX]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ sY]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ pY]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ pX]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_elem_0_0_0_0_0_val_read (read          ) [ 00000]
call_ln286                 (call          ) [ 00000]
specinterface_ln0          (specinterface ) [ 00000]
specinterface_ln0          (specinterface ) [ 00000]
biases_19_val20_read       (read          ) [ 00010]
biases_18_val19_read       (read          ) [ 00010]
biases_17_val18_read       (read          ) [ 00010]
biases_16_val17_read       (read          ) [ 00010]
biases_15_val16_read       (read          ) [ 00010]
biases_14_val15_read       (read          ) [ 00010]
biases_13_val14_read       (read          ) [ 00010]
biases_12_val13_read       (read          ) [ 00010]
biases_11_val12_read       (read          ) [ 00010]
biases_10_val11_read       (read          ) [ 00010]
biases_9_val10_read        (read          ) [ 00010]
biases_8_val9_read         (read          ) [ 00010]
biases_7_val8_read         (read          ) [ 00010]
biases_6_val7_read         (read          ) [ 00010]
biases_5_val6_read         (read          ) [ 00010]
biases_4_val5_read         (read          ) [ 00010]
biases_3_val4_read         (read          ) [ 00010]
biases_2_val3_read         (read          ) [ 00010]
biases_1_val2_read         (read          ) [ 00010]
biases_0_val1_read         (read          ) [ 00010]
sX_load                    (load          ) [ 00011]
icmp_ln289                 (icmp          ) [ 00111]
sY_load                    (load          ) [ 00011]
pY_load                    (load          ) [ 00011]
pX_load                    (load          ) [ 00011]
br_ln289                   (br            ) [ 00000]
icmp_ln289_1               (icmp          ) [ 00000]
icmp_ln289_2               (icmp          ) [ 00000]
icmp_ln289_3               (icmp          ) [ 00000]
and_ln289                  (and           ) [ 00000]
and_ln289_1                (and           ) [ 00111]
br_ln289                   (br            ) [ 00000]
tmp                        (call          ) [ 00000]
res_out                    (extractvalue  ) [ 00001]
res_out_32                 (extractvalue  ) [ 00001]
res_out_33                 (extractvalue  ) [ 00001]
res_out_34                 (extractvalue  ) [ 00001]
res_out_4                  (extractvalue  ) [ 00001]
res_out_5                  (extractvalue  ) [ 00001]
res_out_6                  (extractvalue  ) [ 00001]
res_out_7                  (extractvalue  ) [ 00001]
res_out_8                  (extractvalue  ) [ 00001]
res_out_9                  (extractvalue  ) [ 00001]
res_out_22                 (extractvalue  ) [ 00001]
res_out_23                 (extractvalue  ) [ 00001]
res_out_24                 (extractvalue  ) [ 00001]
res_out_25                 (extractvalue  ) [ 00001]
res_out_26                 (extractvalue  ) [ 00001]
res_out_27                 (extractvalue  ) [ 00001]
res_out_28                 (extractvalue  ) [ 00001]
res_out_29                 (extractvalue  ) [ 00001]
res_out_30                 (extractvalue  ) [ 00001]
res_out_31                 (extractvalue  ) [ 00001]
p_0                        (bitconcatenate) [ 00000]
write_ln309                (write         ) [ 00000]
br_ln310                   (br            ) [ 00000]
add_ln313                  (add           ) [ 00000]
icmp_ln313                 (icmp          ) [ 00001]
br_ln313                   (br            ) [ 00000]
store_ln326                (store         ) [ 00000]
add_ln328                  (add           ) [ 00000]
select_ln328               (select        ) [ 00000]
store_ln328                (store         ) [ 00000]
br_ln0                     (br            ) [ 00000]
store_ln315                (store         ) [ 00000]
store_ln316                (store         ) [ 00000]
add_ln317                  (add           ) [ 00000]
icmp_ln317                 (icmp          ) [ 00001]
br_ln317                   (br            ) [ 00000]
store_ln321                (store         ) [ 00000]
icmp_ln323                 (icmp          ) [ 00000]
add_ln323                  (add           ) [ 00000]
select_ln323               (select        ) [ 00000]
br_ln0                     (br            ) [ 00000]
store_ln318                (store         ) [ 00000]
br_ln320                   (br            ) [ 00000]
storemerge                 (phi           ) [ 00000]
store_ln319                (store         ) [ 00000]
br_ln325                   (br            ) [ 00000]
ret_ln330                  (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_elem_0_0_0_0_0_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_elem_0_0_0_0_0_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer2_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="biases_0_val1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases_0_val1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="biases_1_val2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases_1_val2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="biases_2_val3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases_2_val3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="biases_3_val4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases_3_val4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="biases_4_val5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases_4_val5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="biases_5_val6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases_5_val6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="biases_6_val7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases_6_val7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="biases_7_val8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases_7_val8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="biases_8_val9">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases_8_val9"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="biases_9_val10">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases_9_val10"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="biases_10_val11">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases_10_val11"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="biases_11_val12">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases_11_val12"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="biases_12_val13">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases_12_val13"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="biases_13_val14">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases_13_val14"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="biases_14_val15">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases_14_val15"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="biases_15_val16">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases_15_val16"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="biases_16_val17">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases_16_val17"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="biases_17_val18">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases_17_val18"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="biases_18_val19">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases_18_val19"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="biases_19_val20">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases_19_val20"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_28">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_28"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_29">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_29"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_18">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_18"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_19">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_19"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_27">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_27"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_17">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_17"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_26">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_26"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_25">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_25"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_24">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_24"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_23">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_23"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13"/></StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3"/></StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2"/></StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_22">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_22"/></StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12"/></StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2"/></StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1"/></StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_21">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_21"/></StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11"/></StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1"/></StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig"/></StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_20">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_20"/></StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10"/></StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9"/></StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_2">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_1">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="sX">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX"/></StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="sY">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY"/></StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="pY">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY"/></StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="pX">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i320.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i320P0A"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1004" name="in_elem_0_0_0_0_0_val_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="16" slack="0"/>
<pin id="178" dir="0" index="1" bw="16" slack="0"/>
<pin id="179" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_elem_0_0_0_0_0_val_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="biases_19_val20_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="16" slack="0"/>
<pin id="184" dir="0" index="1" bw="16" slack="0"/>
<pin id="185" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="biases_19_val20_read/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="biases_18_val19_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="16" slack="0"/>
<pin id="190" dir="0" index="1" bw="16" slack="0"/>
<pin id="191" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="biases_18_val19_read/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="biases_17_val18_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="16" slack="0"/>
<pin id="196" dir="0" index="1" bw="16" slack="0"/>
<pin id="197" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="biases_17_val18_read/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="biases_16_val17_read_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="16" slack="0"/>
<pin id="202" dir="0" index="1" bw="16" slack="0"/>
<pin id="203" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="biases_16_val17_read/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="biases_15_val16_read_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="16" slack="0"/>
<pin id="208" dir="0" index="1" bw="16" slack="0"/>
<pin id="209" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="biases_15_val16_read/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="biases_14_val15_read_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="16" slack="0"/>
<pin id="214" dir="0" index="1" bw="16" slack="0"/>
<pin id="215" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="biases_14_val15_read/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="biases_13_val14_read_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="16" slack="0"/>
<pin id="220" dir="0" index="1" bw="16" slack="0"/>
<pin id="221" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="biases_13_val14_read/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="biases_12_val13_read_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="16" slack="0"/>
<pin id="226" dir="0" index="1" bw="16" slack="0"/>
<pin id="227" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="biases_12_val13_read/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="biases_11_val12_read_read_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="16" slack="0"/>
<pin id="232" dir="0" index="1" bw="16" slack="0"/>
<pin id="233" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="biases_11_val12_read/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="biases_10_val11_read_read_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="16" slack="0"/>
<pin id="238" dir="0" index="1" bw="16" slack="0"/>
<pin id="239" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="biases_10_val11_read/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="biases_9_val10_read_read_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="16" slack="0"/>
<pin id="244" dir="0" index="1" bw="16" slack="0"/>
<pin id="245" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="biases_9_val10_read/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="biases_8_val9_read_read_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="16" slack="0"/>
<pin id="250" dir="0" index="1" bw="16" slack="0"/>
<pin id="251" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="biases_8_val9_read/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="biases_7_val8_read_read_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="16" slack="0"/>
<pin id="256" dir="0" index="1" bw="16" slack="0"/>
<pin id="257" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="biases_7_val8_read/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="biases_6_val7_read_read_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="16" slack="0"/>
<pin id="262" dir="0" index="1" bw="16" slack="0"/>
<pin id="263" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="biases_6_val7_read/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="biases_5_val6_read_read_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="16" slack="0"/>
<pin id="268" dir="0" index="1" bw="16" slack="0"/>
<pin id="269" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="biases_5_val6_read/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="biases_4_val5_read_read_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="16" slack="0"/>
<pin id="274" dir="0" index="1" bw="16" slack="0"/>
<pin id="275" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="biases_4_val5_read/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="biases_3_val4_read_read_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="16" slack="0"/>
<pin id="280" dir="0" index="1" bw="16" slack="0"/>
<pin id="281" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="biases_3_val4_read/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="biases_2_val3_read_read_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="16" slack="0"/>
<pin id="286" dir="0" index="1" bw="16" slack="0"/>
<pin id="287" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="biases_2_val3_read/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="biases_1_val2_read_read_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="0"/>
<pin id="292" dir="0" index="1" bw="16" slack="0"/>
<pin id="293" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="biases_1_val2_read/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="biases_0_val1_read_read_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="16" slack="0"/>
<pin id="298" dir="0" index="1" bw="16" slack="0"/>
<pin id="299" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="biases_0_val1_read/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="write_ln309_write_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="0" slack="0"/>
<pin id="304" dir="0" index="1" bw="320" slack="0"/>
<pin id="305" dir="0" index="2" bw="320" slack="0"/>
<pin id="306" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln309/4 "/>
</bind>
</comp>

<comp id="309" class="1005" name="storemerge_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="311" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="312" class="1004" name="storemerge_phi_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="315" dir="0" index="2" bw="1" slack="0"/>
<pin id="316" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="317" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="0" slack="0"/>
<pin id="321" dir="0" index="1" bw="16" slack="0"/>
<pin id="322" dir="0" index="2" bw="16" slack="0"/>
<pin id="323" dir="0" index="3" bw="16" slack="0"/>
<pin id="324" dir="0" index="4" bw="16" slack="0"/>
<pin id="325" dir="0" index="5" bw="16" slack="0"/>
<pin id="326" dir="0" index="6" bw="16" slack="0"/>
<pin id="327" dir="0" index="7" bw="16" slack="0"/>
<pin id="328" dir="0" index="8" bw="16" slack="0"/>
<pin id="329" dir="0" index="9" bw="16" slack="0"/>
<pin id="330" dir="0" index="10" bw="16" slack="0"/>
<pin id="331" dir="0" index="11" bw="16" slack="0"/>
<pin id="332" dir="0" index="12" bw="16" slack="0"/>
<pin id="333" dir="0" index="13" bw="16" slack="0"/>
<pin id="334" dir="0" index="14" bw="16" slack="0"/>
<pin id="335" dir="0" index="15" bw="16" slack="0"/>
<pin id="336" dir="0" index="16" bw="16" slack="0"/>
<pin id="337" dir="0" index="17" bw="16" slack="0"/>
<pin id="338" dir="0" index="18" bw="16" slack="0"/>
<pin id="339" dir="0" index="19" bw="16" slack="0"/>
<pin id="340" dir="0" index="20" bw="16" slack="0"/>
<pin id="341" dir="0" index="21" bw="16" slack="0"/>
<pin id="342" dir="0" index="22" bw="16" slack="0"/>
<pin id="343" dir="0" index="23" bw="16" slack="0"/>
<pin id="344" dir="0" index="24" bw="16" slack="0"/>
<pin id="345" dir="0" index="25" bw="16" slack="0"/>
<pin id="346" dir="0" index="26" bw="16" slack="0"/>
<pin id="347" dir="0" index="27" bw="16" slack="0"/>
<pin id="348" dir="0" index="28" bw="16" slack="0"/>
<pin id="349" dir="0" index="29" bw="16" slack="0"/>
<pin id="350" dir="0" index="30" bw="16" slack="0"/>
<pin id="351" dir="0" index="31" bw="16" slack="0"/>
<pin id="352" dir="0" index="32" bw="16" slack="0"/>
<pin id="353" dir="0" index="33" bw="16" slack="0"/>
<pin id="354" dir="0" index="34" bw="16" slack="0"/>
<pin id="355" dir="0" index="35" bw="16" slack="0"/>
<pin id="356" dir="0" index="36" bw="16" slack="0"/>
<pin id="357" dir="0" index="37" bw="16" slack="0"/>
<pin id="358" dir="0" index="38" bw="16" slack="0"/>
<pin id="359" dir="0" index="39" bw="16" slack="0"/>
<pin id="360" dir="0" index="40" bw="16" slack="0"/>
<pin id="361" dir="0" index="41" bw="16" slack="0"/>
<pin id="362" dir="0" index="42" bw="16" slack="0"/>
<pin id="363" dir="0" index="43" bw="16" slack="0"/>
<pin id="364" dir="0" index="44" bw="16" slack="0"/>
<pin id="365" dir="1" index="45" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln286/1 "/>
</bind>
</comp>

<comp id="411" class="1004" name="grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="320" slack="0"/>
<pin id="413" dir="0" index="1" bw="16" slack="0"/>
<pin id="414" dir="0" index="2" bw="16" slack="0"/>
<pin id="415" dir="0" index="3" bw="16" slack="0"/>
<pin id="416" dir="0" index="4" bw="16" slack="0"/>
<pin id="417" dir="0" index="5" bw="16" slack="0"/>
<pin id="418" dir="0" index="6" bw="16" slack="0"/>
<pin id="419" dir="0" index="7" bw="16" slack="0"/>
<pin id="420" dir="0" index="8" bw="16" slack="0"/>
<pin id="421" dir="0" index="9" bw="16" slack="0"/>
<pin id="422" dir="0" index="10" bw="16" slack="0"/>
<pin id="423" dir="0" index="11" bw="16" slack="0"/>
<pin id="424" dir="0" index="12" bw="16" slack="0"/>
<pin id="425" dir="0" index="13" bw="16" slack="0"/>
<pin id="426" dir="0" index="14" bw="16" slack="0"/>
<pin id="427" dir="0" index="15" bw="16" slack="0"/>
<pin id="428" dir="0" index="16" bw="16" slack="0"/>
<pin id="429" dir="0" index="17" bw="16" slack="0"/>
<pin id="430" dir="0" index="18" bw="16" slack="0"/>
<pin id="431" dir="0" index="19" bw="16" slack="0"/>
<pin id="432" dir="0" index="20" bw="16" slack="0"/>
<pin id="433" dir="0" index="21" bw="16" slack="0"/>
<pin id="434" dir="0" index="22" bw="16" slack="0"/>
<pin id="435" dir="0" index="23" bw="16" slack="0"/>
<pin id="436" dir="0" index="24" bw="16" slack="0"/>
<pin id="437" dir="0" index="25" bw="16" slack="0"/>
<pin id="438" dir="0" index="26" bw="16" slack="0"/>
<pin id="439" dir="0" index="27" bw="16" slack="0"/>
<pin id="440" dir="0" index="28" bw="16" slack="0"/>
<pin id="441" dir="0" index="29" bw="16" slack="0"/>
<pin id="442" dir="0" index="30" bw="16" slack="0"/>
<pin id="443" dir="0" index="31" bw="16" slack="0"/>
<pin id="444" dir="0" index="32" bw="16" slack="0"/>
<pin id="445" dir="0" index="33" bw="16" slack="0"/>
<pin id="446" dir="0" index="34" bw="16" slack="0"/>
<pin id="447" dir="0" index="35" bw="16" slack="0"/>
<pin id="448" dir="0" index="36" bw="16" slack="0"/>
<pin id="449" dir="0" index="37" bw="16" slack="0"/>
<pin id="450" dir="0" index="38" bw="16" slack="0"/>
<pin id="451" dir="0" index="39" bw="16" slack="0"/>
<pin id="452" dir="0" index="40" bw="16" slack="0"/>
<pin id="453" dir="0" index="41" bw="16" slack="0"/>
<pin id="454" dir="0" index="42" bw="16" slack="0"/>
<pin id="455" dir="0" index="43" bw="16" slack="0"/>
<pin id="456" dir="0" index="44" bw="16" slack="0"/>
<pin id="457" dir="0" index="45" bw="16" slack="0"/>
<pin id="458" dir="0" index="46" bw="16" slack="0"/>
<pin id="459" dir="0" index="47" bw="16" slack="0"/>
<pin id="460" dir="0" index="48" bw="16" slack="0"/>
<pin id="461" dir="0" index="49" bw="16" slack="0"/>
<pin id="462" dir="0" index="50" bw="16" slack="0"/>
<pin id="463" dir="0" index="51" bw="16" slack="0"/>
<pin id="464" dir="0" index="52" bw="16" slack="0"/>
<pin id="465" dir="0" index="53" bw="16" slack="0"/>
<pin id="466" dir="0" index="54" bw="16" slack="0"/>
<pin id="467" dir="0" index="55" bw="16" slack="0"/>
<pin id="468" dir="0" index="56" bw="16" slack="0"/>
<pin id="469" dir="0" index="57" bw="16" slack="0"/>
<pin id="470" dir="0" index="58" bw="16" slack="0"/>
<pin id="471" dir="0" index="59" bw="16" slack="0"/>
<pin id="472" dir="0" index="60" bw="16" slack="0"/>
<pin id="473" dir="0" index="61" bw="16" slack="0"/>
<pin id="474" dir="1" index="62" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="537" class="1004" name="sX_load_load_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="0"/>
<pin id="539" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sX_load/2 "/>
</bind>
</comp>

<comp id="541" class="1004" name="icmp_ln289_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="0"/>
<pin id="543" dir="0" index="1" bw="5" slack="0"/>
<pin id="544" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln289/2 "/>
</bind>
</comp>

<comp id="547" class="1004" name="sY_load_load_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="0"/>
<pin id="549" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sY_load/2 "/>
</bind>
</comp>

<comp id="551" class="1004" name="pY_load_load_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="32" slack="0"/>
<pin id="553" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pY_load/2 "/>
</bind>
</comp>

<comp id="555" class="1004" name="pX_load_load_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="0"/>
<pin id="557" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pX_load/2 "/>
</bind>
</comp>

<comp id="559" class="1004" name="icmp_ln289_1_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="0"/>
<pin id="561" dir="0" index="1" bw="3" slack="0"/>
<pin id="562" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln289_1/2 "/>
</bind>
</comp>

<comp id="565" class="1004" name="icmp_ln289_2_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="32" slack="0"/>
<pin id="567" dir="0" index="1" bw="3" slack="0"/>
<pin id="568" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln289_2/2 "/>
</bind>
</comp>

<comp id="571" class="1004" name="icmp_ln289_3_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="0"/>
<pin id="573" dir="0" index="1" bw="5" slack="0"/>
<pin id="574" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln289_3/2 "/>
</bind>
</comp>

<comp id="577" class="1004" name="and_ln289_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="0"/>
<pin id="579" dir="0" index="1" bw="1" slack="0"/>
<pin id="580" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln289/2 "/>
</bind>
</comp>

<comp id="583" class="1004" name="and_ln289_1_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="0"/>
<pin id="585" dir="0" index="1" bw="1" slack="0"/>
<pin id="586" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln289_1/2 "/>
</bind>
</comp>

<comp id="589" class="1004" name="res_out_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="320" slack="0"/>
<pin id="591" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out/3 "/>
</bind>
</comp>

<comp id="593" class="1004" name="res_out_32_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="320" slack="0"/>
<pin id="595" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_32/3 "/>
</bind>
</comp>

<comp id="597" class="1004" name="res_out_33_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="320" slack="0"/>
<pin id="599" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_33/3 "/>
</bind>
</comp>

<comp id="601" class="1004" name="res_out_34_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="320" slack="0"/>
<pin id="603" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_34/3 "/>
</bind>
</comp>

<comp id="605" class="1004" name="res_out_4_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="320" slack="0"/>
<pin id="607" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_4/3 "/>
</bind>
</comp>

<comp id="609" class="1004" name="res_out_5_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="320" slack="0"/>
<pin id="611" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_5/3 "/>
</bind>
</comp>

<comp id="613" class="1004" name="res_out_6_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="320" slack="0"/>
<pin id="615" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_6/3 "/>
</bind>
</comp>

<comp id="617" class="1004" name="res_out_7_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="320" slack="0"/>
<pin id="619" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_7/3 "/>
</bind>
</comp>

<comp id="621" class="1004" name="res_out_8_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="320" slack="0"/>
<pin id="623" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_8/3 "/>
</bind>
</comp>

<comp id="625" class="1004" name="res_out_9_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="320" slack="0"/>
<pin id="627" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_9/3 "/>
</bind>
</comp>

<comp id="629" class="1004" name="res_out_22_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="320" slack="0"/>
<pin id="631" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_22/3 "/>
</bind>
</comp>

<comp id="633" class="1004" name="res_out_23_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="320" slack="0"/>
<pin id="635" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_23/3 "/>
</bind>
</comp>

<comp id="637" class="1004" name="res_out_24_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="320" slack="0"/>
<pin id="639" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_24/3 "/>
</bind>
</comp>

<comp id="641" class="1004" name="res_out_25_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="320" slack="0"/>
<pin id="643" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_25/3 "/>
</bind>
</comp>

<comp id="645" class="1004" name="res_out_26_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="320" slack="0"/>
<pin id="647" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_26/3 "/>
</bind>
</comp>

<comp id="649" class="1004" name="res_out_27_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="320" slack="0"/>
<pin id="651" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_27/3 "/>
</bind>
</comp>

<comp id="653" class="1004" name="res_out_28_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="320" slack="0"/>
<pin id="655" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_28/3 "/>
</bind>
</comp>

<comp id="657" class="1004" name="res_out_29_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="320" slack="0"/>
<pin id="659" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_29/3 "/>
</bind>
</comp>

<comp id="661" class="1004" name="res_out_30_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="320" slack="0"/>
<pin id="663" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_30/3 "/>
</bind>
</comp>

<comp id="665" class="1004" name="res_out_31_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="320" slack="0"/>
<pin id="667" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_31/3 "/>
</bind>
</comp>

<comp id="669" class="1004" name="p_0_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="320" slack="0"/>
<pin id="671" dir="0" index="1" bw="16" slack="1"/>
<pin id="672" dir="0" index="2" bw="16" slack="1"/>
<pin id="673" dir="0" index="3" bw="16" slack="1"/>
<pin id="674" dir="0" index="4" bw="16" slack="1"/>
<pin id="675" dir="0" index="5" bw="16" slack="1"/>
<pin id="676" dir="0" index="6" bw="16" slack="1"/>
<pin id="677" dir="0" index="7" bw="16" slack="1"/>
<pin id="678" dir="0" index="8" bw="16" slack="1"/>
<pin id="679" dir="0" index="9" bw="16" slack="1"/>
<pin id="680" dir="0" index="10" bw="16" slack="1"/>
<pin id="681" dir="0" index="11" bw="16" slack="1"/>
<pin id="682" dir="0" index="12" bw="16" slack="1"/>
<pin id="683" dir="0" index="13" bw="16" slack="1"/>
<pin id="684" dir="0" index="14" bw="16" slack="1"/>
<pin id="685" dir="0" index="15" bw="16" slack="1"/>
<pin id="686" dir="0" index="16" bw="16" slack="1"/>
<pin id="687" dir="0" index="17" bw="16" slack="1"/>
<pin id="688" dir="0" index="18" bw="16" slack="1"/>
<pin id="689" dir="0" index="19" bw="16" slack="1"/>
<pin id="690" dir="0" index="20" bw="16" slack="1"/>
<pin id="691" dir="1" index="21" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/4 "/>
</bind>
</comp>

<comp id="694" class="1004" name="add_ln313_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="696" dir="0" index="1" bw="1" slack="0"/>
<pin id="697" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln313/4 "/>
</bind>
</comp>

<comp id="699" class="1004" name="icmp_ln313_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="32" slack="0"/>
<pin id="701" dir="0" index="1" bw="10" slack="0"/>
<pin id="702" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln313/4 "/>
</bind>
</comp>

<comp id="705" class="1004" name="store_ln326_store_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="32" slack="0"/>
<pin id="707" dir="0" index="1" bw="32" slack="0"/>
<pin id="708" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln326/4 "/>
</bind>
</comp>

<comp id="711" class="1004" name="add_ln328_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="713" dir="0" index="1" bw="1" slack="0"/>
<pin id="714" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln328/4 "/>
</bind>
</comp>

<comp id="716" class="1004" name="select_ln328_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="2"/>
<pin id="718" dir="0" index="1" bw="5" slack="0"/>
<pin id="719" dir="0" index="2" bw="32" slack="0"/>
<pin id="720" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln328/4 "/>
</bind>
</comp>

<comp id="723" class="1004" name="store_ln328_store_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="32" slack="0"/>
<pin id="725" dir="0" index="1" bw="32" slack="0"/>
<pin id="726" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln328/4 "/>
</bind>
</comp>

<comp id="729" class="1004" name="store_ln315_store_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="0"/>
<pin id="731" dir="0" index="1" bw="32" slack="0"/>
<pin id="732" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln315/4 "/>
</bind>
</comp>

<comp id="735" class="1004" name="store_ln316_store_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="1" slack="0"/>
<pin id="737" dir="0" index="1" bw="32" slack="0"/>
<pin id="738" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln316/4 "/>
</bind>
</comp>

<comp id="741" class="1004" name="add_ln317_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="743" dir="0" index="1" bw="1" slack="0"/>
<pin id="744" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln317/4 "/>
</bind>
</comp>

<comp id="746" class="1004" name="icmp_ln317_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="32" slack="0"/>
<pin id="748" dir="0" index="1" bw="4" slack="0"/>
<pin id="749" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln317/4 "/>
</bind>
</comp>

<comp id="752" class="1004" name="store_ln321_store_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="0"/>
<pin id="754" dir="0" index="1" bw="32" slack="0"/>
<pin id="755" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln321/4 "/>
</bind>
</comp>

<comp id="758" class="1004" name="icmp_ln323_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="760" dir="0" index="1" bw="3" slack="0"/>
<pin id="761" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln323/4 "/>
</bind>
</comp>

<comp id="763" class="1004" name="add_ln323_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="765" dir="0" index="1" bw="1" slack="0"/>
<pin id="766" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln323/4 "/>
</bind>
</comp>

<comp id="768" class="1004" name="select_ln323_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="0"/>
<pin id="770" dir="0" index="1" bw="3" slack="0"/>
<pin id="771" dir="0" index="2" bw="32" slack="0"/>
<pin id="772" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln323/4 "/>
</bind>
</comp>

<comp id="777" class="1004" name="store_ln318_store_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="1" slack="0"/>
<pin id="779" dir="0" index="1" bw="32" slack="0"/>
<pin id="780" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln318/4 "/>
</bind>
</comp>

<comp id="783" class="1004" name="store_ln319_store_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="32" slack="0"/>
<pin id="785" dir="0" index="1" bw="32" slack="0"/>
<pin id="786" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln319/4 "/>
</bind>
</comp>

<comp id="789" class="1005" name="biases_19_val20_read_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="16" slack="1"/>
<pin id="791" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="biases_19_val20_read "/>
</bind>
</comp>

<comp id="794" class="1005" name="biases_18_val19_read_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="16" slack="1"/>
<pin id="796" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="biases_18_val19_read "/>
</bind>
</comp>

<comp id="799" class="1005" name="biases_17_val18_read_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="16" slack="1"/>
<pin id="801" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="biases_17_val18_read "/>
</bind>
</comp>

<comp id="804" class="1005" name="biases_16_val17_read_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="16" slack="1"/>
<pin id="806" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="biases_16_val17_read "/>
</bind>
</comp>

<comp id="809" class="1005" name="biases_15_val16_read_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="16" slack="1"/>
<pin id="811" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="biases_15_val16_read "/>
</bind>
</comp>

<comp id="814" class="1005" name="biases_14_val15_read_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="16" slack="1"/>
<pin id="816" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="biases_14_val15_read "/>
</bind>
</comp>

<comp id="819" class="1005" name="biases_13_val14_read_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="16" slack="1"/>
<pin id="821" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="biases_13_val14_read "/>
</bind>
</comp>

<comp id="824" class="1005" name="biases_12_val13_read_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="16" slack="1"/>
<pin id="826" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="biases_12_val13_read "/>
</bind>
</comp>

<comp id="829" class="1005" name="biases_11_val12_read_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="16" slack="1"/>
<pin id="831" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="biases_11_val12_read "/>
</bind>
</comp>

<comp id="834" class="1005" name="biases_10_val11_read_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="16" slack="1"/>
<pin id="836" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="biases_10_val11_read "/>
</bind>
</comp>

<comp id="839" class="1005" name="biases_9_val10_read_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="16" slack="1"/>
<pin id="841" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="biases_9_val10_read "/>
</bind>
</comp>

<comp id="844" class="1005" name="biases_8_val9_read_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="16" slack="1"/>
<pin id="846" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="biases_8_val9_read "/>
</bind>
</comp>

<comp id="849" class="1005" name="biases_7_val8_read_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="16" slack="1"/>
<pin id="851" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="biases_7_val8_read "/>
</bind>
</comp>

<comp id="854" class="1005" name="biases_6_val7_read_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="16" slack="1"/>
<pin id="856" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="biases_6_val7_read "/>
</bind>
</comp>

<comp id="859" class="1005" name="biases_5_val6_read_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="16" slack="1"/>
<pin id="861" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="biases_5_val6_read "/>
</bind>
</comp>

<comp id="864" class="1005" name="biases_4_val5_read_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="16" slack="1"/>
<pin id="866" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="biases_4_val5_read "/>
</bind>
</comp>

<comp id="869" class="1005" name="biases_3_val4_read_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="16" slack="1"/>
<pin id="871" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="biases_3_val4_read "/>
</bind>
</comp>

<comp id="874" class="1005" name="biases_2_val3_read_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="16" slack="1"/>
<pin id="876" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="biases_2_val3_read "/>
</bind>
</comp>

<comp id="879" class="1005" name="biases_1_val2_read_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="16" slack="1"/>
<pin id="881" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="biases_1_val2_read "/>
</bind>
</comp>

<comp id="884" class="1005" name="biases_0_val1_read_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="16" slack="1"/>
<pin id="886" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="biases_0_val1_read "/>
</bind>
</comp>

<comp id="892" class="1005" name="icmp_ln289_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="1" slack="2"/>
<pin id="894" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln289 "/>
</bind>
</comp>

<comp id="906" class="1005" name="and_ln289_1_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="1" slack="2"/>
<pin id="908" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln289_1 "/>
</bind>
</comp>

<comp id="910" class="1005" name="res_out_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="16" slack="1"/>
<pin id="912" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="res_out "/>
</bind>
</comp>

<comp id="915" class="1005" name="res_out_32_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="16" slack="1"/>
<pin id="917" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="res_out_32 "/>
</bind>
</comp>

<comp id="920" class="1005" name="res_out_33_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="16" slack="1"/>
<pin id="922" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="res_out_33 "/>
</bind>
</comp>

<comp id="925" class="1005" name="res_out_34_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="16" slack="1"/>
<pin id="927" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="res_out_34 "/>
</bind>
</comp>

<comp id="930" class="1005" name="res_out_4_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="16" slack="1"/>
<pin id="932" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="res_out_4 "/>
</bind>
</comp>

<comp id="935" class="1005" name="res_out_5_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="16" slack="1"/>
<pin id="937" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="res_out_5 "/>
</bind>
</comp>

<comp id="940" class="1005" name="res_out_6_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="16" slack="1"/>
<pin id="942" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="res_out_6 "/>
</bind>
</comp>

<comp id="945" class="1005" name="res_out_7_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="16" slack="1"/>
<pin id="947" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="res_out_7 "/>
</bind>
</comp>

<comp id="950" class="1005" name="res_out_8_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="16" slack="1"/>
<pin id="952" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="res_out_8 "/>
</bind>
</comp>

<comp id="955" class="1005" name="res_out_9_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="16" slack="1"/>
<pin id="957" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="res_out_9 "/>
</bind>
</comp>

<comp id="960" class="1005" name="res_out_22_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="16" slack="1"/>
<pin id="962" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="res_out_22 "/>
</bind>
</comp>

<comp id="965" class="1005" name="res_out_23_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="16" slack="1"/>
<pin id="967" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="res_out_23 "/>
</bind>
</comp>

<comp id="970" class="1005" name="res_out_24_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="16" slack="1"/>
<pin id="972" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="res_out_24 "/>
</bind>
</comp>

<comp id="975" class="1005" name="res_out_25_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="16" slack="1"/>
<pin id="977" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="res_out_25 "/>
</bind>
</comp>

<comp id="980" class="1005" name="res_out_26_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="16" slack="1"/>
<pin id="982" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="res_out_26 "/>
</bind>
</comp>

<comp id="985" class="1005" name="res_out_27_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="16" slack="1"/>
<pin id="987" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="res_out_27 "/>
</bind>
</comp>

<comp id="990" class="1005" name="res_out_28_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="16" slack="1"/>
<pin id="992" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="res_out_28 "/>
</bind>
</comp>

<comp id="995" class="1005" name="res_out_29_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="16" slack="1"/>
<pin id="997" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="res_out_29 "/>
</bind>
</comp>

<comp id="1000" class="1005" name="res_out_30_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="16" slack="1"/>
<pin id="1002" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="res_out_30 "/>
</bind>
</comp>

<comp id="1005" class="1005" name="res_out_31_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="16" slack="1"/>
<pin id="1007" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="res_out_31 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="180"><net_src comp="140" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="0" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="140" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="44" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="140" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="42" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="140" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="40" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="140" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="38" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="140" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="36" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="140" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="34" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="140" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="32" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="140" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="30" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="140" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="28" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="140" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="26" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="140" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="24" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="140" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="22" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="140" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="20" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="140" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="18" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="140" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="16" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="140" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="14" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="140" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="12" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="140" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="10" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="140" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="8" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="140" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="6" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="307"><net_src comp="168" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="2" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="318"><net_src comp="148" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="366"><net_src comp="142" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="367"><net_src comp="176" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="368"><net_src comp="46" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="369"><net_src comp="48" pin="0"/><net_sink comp="319" pin=3"/></net>

<net id="370"><net_src comp="50" pin="0"/><net_sink comp="319" pin=4"/></net>

<net id="371"><net_src comp="52" pin="0"/><net_sink comp="319" pin=5"/></net>

<net id="372"><net_src comp="54" pin="0"/><net_sink comp="319" pin=6"/></net>

<net id="373"><net_src comp="56" pin="0"/><net_sink comp="319" pin=7"/></net>

<net id="374"><net_src comp="58" pin="0"/><net_sink comp="319" pin=8"/></net>

<net id="375"><net_src comp="60" pin="0"/><net_sink comp="319" pin=9"/></net>

<net id="376"><net_src comp="62" pin="0"/><net_sink comp="319" pin=10"/></net>

<net id="377"><net_src comp="64" pin="0"/><net_sink comp="319" pin=11"/></net>

<net id="378"><net_src comp="66" pin="0"/><net_sink comp="319" pin=12"/></net>

<net id="379"><net_src comp="68" pin="0"/><net_sink comp="319" pin=13"/></net>

<net id="380"><net_src comp="70" pin="0"/><net_sink comp="319" pin=14"/></net>

<net id="381"><net_src comp="72" pin="0"/><net_sink comp="319" pin=15"/></net>

<net id="382"><net_src comp="74" pin="0"/><net_sink comp="319" pin=16"/></net>

<net id="383"><net_src comp="76" pin="0"/><net_sink comp="319" pin=17"/></net>

<net id="384"><net_src comp="78" pin="0"/><net_sink comp="319" pin=18"/></net>

<net id="385"><net_src comp="80" pin="0"/><net_sink comp="319" pin=19"/></net>

<net id="386"><net_src comp="82" pin="0"/><net_sink comp="319" pin=20"/></net>

<net id="387"><net_src comp="84" pin="0"/><net_sink comp="319" pin=21"/></net>

<net id="388"><net_src comp="86" pin="0"/><net_sink comp="319" pin=22"/></net>

<net id="389"><net_src comp="88" pin="0"/><net_sink comp="319" pin=23"/></net>

<net id="390"><net_src comp="90" pin="0"/><net_sink comp="319" pin=24"/></net>

<net id="391"><net_src comp="92" pin="0"/><net_sink comp="319" pin=25"/></net>

<net id="392"><net_src comp="94" pin="0"/><net_sink comp="319" pin=26"/></net>

<net id="393"><net_src comp="96" pin="0"/><net_sink comp="319" pin=27"/></net>

<net id="394"><net_src comp="98" pin="0"/><net_sink comp="319" pin=28"/></net>

<net id="395"><net_src comp="100" pin="0"/><net_sink comp="319" pin=29"/></net>

<net id="396"><net_src comp="102" pin="0"/><net_sink comp="319" pin=30"/></net>

<net id="397"><net_src comp="104" pin="0"/><net_sink comp="319" pin=31"/></net>

<net id="398"><net_src comp="106" pin="0"/><net_sink comp="319" pin=32"/></net>

<net id="399"><net_src comp="108" pin="0"/><net_sink comp="319" pin=33"/></net>

<net id="400"><net_src comp="110" pin="0"/><net_sink comp="319" pin=34"/></net>

<net id="401"><net_src comp="112" pin="0"/><net_sink comp="319" pin=35"/></net>

<net id="402"><net_src comp="114" pin="0"/><net_sink comp="319" pin=36"/></net>

<net id="403"><net_src comp="116" pin="0"/><net_sink comp="319" pin=37"/></net>

<net id="404"><net_src comp="118" pin="0"/><net_sink comp="319" pin=38"/></net>

<net id="405"><net_src comp="120" pin="0"/><net_sink comp="319" pin=39"/></net>

<net id="406"><net_src comp="122" pin="0"/><net_sink comp="319" pin=40"/></net>

<net id="407"><net_src comp="124" pin="0"/><net_sink comp="319" pin=41"/></net>

<net id="408"><net_src comp="126" pin="0"/><net_sink comp="319" pin=42"/></net>

<net id="409"><net_src comp="128" pin="0"/><net_sink comp="319" pin=43"/></net>

<net id="410"><net_src comp="130" pin="0"/><net_sink comp="319" pin=44"/></net>

<net id="475"><net_src comp="164" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="476"><net_src comp="4" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="477"><net_src comp="296" pin="2"/><net_sink comp="411" pin=2"/></net>

<net id="478"><net_src comp="290" pin="2"/><net_sink comp="411" pin=3"/></net>

<net id="479"><net_src comp="284" pin="2"/><net_sink comp="411" pin=4"/></net>

<net id="480"><net_src comp="278" pin="2"/><net_sink comp="411" pin=5"/></net>

<net id="481"><net_src comp="272" pin="2"/><net_sink comp="411" pin=6"/></net>

<net id="482"><net_src comp="266" pin="2"/><net_sink comp="411" pin=7"/></net>

<net id="483"><net_src comp="260" pin="2"/><net_sink comp="411" pin=8"/></net>

<net id="484"><net_src comp="254" pin="2"/><net_sink comp="411" pin=9"/></net>

<net id="485"><net_src comp="248" pin="2"/><net_sink comp="411" pin=10"/></net>

<net id="486"><net_src comp="242" pin="2"/><net_sink comp="411" pin=11"/></net>

<net id="487"><net_src comp="236" pin="2"/><net_sink comp="411" pin=12"/></net>

<net id="488"><net_src comp="230" pin="2"/><net_sink comp="411" pin=13"/></net>

<net id="489"><net_src comp="224" pin="2"/><net_sink comp="411" pin=14"/></net>

<net id="490"><net_src comp="218" pin="2"/><net_sink comp="411" pin=15"/></net>

<net id="491"><net_src comp="212" pin="2"/><net_sink comp="411" pin=16"/></net>

<net id="492"><net_src comp="206" pin="2"/><net_sink comp="411" pin=17"/></net>

<net id="493"><net_src comp="200" pin="2"/><net_sink comp="411" pin=18"/></net>

<net id="494"><net_src comp="194" pin="2"/><net_sink comp="411" pin=19"/></net>

<net id="495"><net_src comp="188" pin="2"/><net_sink comp="411" pin=20"/></net>

<net id="496"><net_src comp="182" pin="2"/><net_sink comp="411" pin=21"/></net>

<net id="497"><net_src comp="48" pin="0"/><net_sink comp="411" pin=22"/></net>

<net id="498"><net_src comp="46" pin="0"/><net_sink comp="411" pin=23"/></net>

<net id="499"><net_src comp="62" pin="0"/><net_sink comp="411" pin=24"/></net>

<net id="500"><net_src comp="70" pin="0"/><net_sink comp="411" pin=25"/></net>

<net id="501"><net_src comp="78" pin="0"/><net_sink comp="411" pin=26"/></net>

<net id="502"><net_src comp="86" pin="0"/><net_sink comp="411" pin=27"/></net>

<net id="503"><net_src comp="94" pin="0"/><net_sink comp="411" pin=28"/></net>

<net id="504"><net_src comp="102" pin="0"/><net_sink comp="411" pin=29"/></net>

<net id="505"><net_src comp="110" pin="0"/><net_sink comp="411" pin=30"/></net>

<net id="506"><net_src comp="118" pin="0"/><net_sink comp="411" pin=31"/></net>

<net id="507"><net_src comp="52" pin="0"/><net_sink comp="411" pin=32"/></net>

<net id="508"><net_src comp="50" pin="0"/><net_sink comp="411" pin=33"/></net>

<net id="509"><net_src comp="64" pin="0"/><net_sink comp="411" pin=34"/></net>

<net id="510"><net_src comp="72" pin="0"/><net_sink comp="411" pin=35"/></net>

<net id="511"><net_src comp="80" pin="0"/><net_sink comp="411" pin=36"/></net>

<net id="512"><net_src comp="88" pin="0"/><net_sink comp="411" pin=37"/></net>

<net id="513"><net_src comp="96" pin="0"/><net_sink comp="411" pin=38"/></net>

<net id="514"><net_src comp="104" pin="0"/><net_sink comp="411" pin=39"/></net>

<net id="515"><net_src comp="112" pin="0"/><net_sink comp="411" pin=40"/></net>

<net id="516"><net_src comp="120" pin="0"/><net_sink comp="411" pin=41"/></net>

<net id="517"><net_src comp="56" pin="0"/><net_sink comp="411" pin=42"/></net>

<net id="518"><net_src comp="54" pin="0"/><net_sink comp="411" pin=43"/></net>

<net id="519"><net_src comp="66" pin="0"/><net_sink comp="411" pin=44"/></net>

<net id="520"><net_src comp="74" pin="0"/><net_sink comp="411" pin=45"/></net>

<net id="521"><net_src comp="82" pin="0"/><net_sink comp="411" pin=46"/></net>

<net id="522"><net_src comp="90" pin="0"/><net_sink comp="411" pin=47"/></net>

<net id="523"><net_src comp="98" pin="0"/><net_sink comp="411" pin=48"/></net>

<net id="524"><net_src comp="106" pin="0"/><net_sink comp="411" pin=49"/></net>

<net id="525"><net_src comp="114" pin="0"/><net_sink comp="411" pin=50"/></net>

<net id="526"><net_src comp="122" pin="0"/><net_sink comp="411" pin=51"/></net>

<net id="527"><net_src comp="60" pin="0"/><net_sink comp="411" pin=52"/></net>

<net id="528"><net_src comp="58" pin="0"/><net_sink comp="411" pin=53"/></net>

<net id="529"><net_src comp="68" pin="0"/><net_sink comp="411" pin=54"/></net>

<net id="530"><net_src comp="76" pin="0"/><net_sink comp="411" pin=55"/></net>

<net id="531"><net_src comp="84" pin="0"/><net_sink comp="411" pin=56"/></net>

<net id="532"><net_src comp="92" pin="0"/><net_sink comp="411" pin=57"/></net>

<net id="533"><net_src comp="100" pin="0"/><net_sink comp="411" pin=58"/></net>

<net id="534"><net_src comp="108" pin="0"/><net_sink comp="411" pin=59"/></net>

<net id="535"><net_src comp="116" pin="0"/><net_sink comp="411" pin=60"/></net>

<net id="536"><net_src comp="124" pin="0"/><net_sink comp="411" pin=61"/></net>

<net id="540"><net_src comp="132" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="545"><net_src comp="537" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="156" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="550"><net_src comp="134" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="554"><net_src comp="136" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="558"><net_src comp="138" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="563"><net_src comp="547" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="158" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="569"><net_src comp="551" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="160" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="575"><net_src comp="555" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="162" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="581"><net_src comp="565" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="571" pin="2"/><net_sink comp="577" pin=1"/></net>

<net id="587"><net_src comp="577" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="559" pin="2"/><net_sink comp="583" pin=1"/></net>

<net id="592"><net_src comp="411" pin="62"/><net_sink comp="589" pin=0"/></net>

<net id="596"><net_src comp="411" pin="62"/><net_sink comp="593" pin=0"/></net>

<net id="600"><net_src comp="411" pin="62"/><net_sink comp="597" pin=0"/></net>

<net id="604"><net_src comp="411" pin="62"/><net_sink comp="601" pin=0"/></net>

<net id="608"><net_src comp="411" pin="62"/><net_sink comp="605" pin=0"/></net>

<net id="612"><net_src comp="411" pin="62"/><net_sink comp="609" pin=0"/></net>

<net id="616"><net_src comp="411" pin="62"/><net_sink comp="613" pin=0"/></net>

<net id="620"><net_src comp="411" pin="62"/><net_sink comp="617" pin=0"/></net>

<net id="624"><net_src comp="411" pin="62"/><net_sink comp="621" pin=0"/></net>

<net id="628"><net_src comp="411" pin="62"/><net_sink comp="625" pin=0"/></net>

<net id="632"><net_src comp="411" pin="62"/><net_sink comp="629" pin=0"/></net>

<net id="636"><net_src comp="411" pin="62"/><net_sink comp="633" pin=0"/></net>

<net id="640"><net_src comp="411" pin="62"/><net_sink comp="637" pin=0"/></net>

<net id="644"><net_src comp="411" pin="62"/><net_sink comp="641" pin=0"/></net>

<net id="648"><net_src comp="411" pin="62"/><net_sink comp="645" pin=0"/></net>

<net id="652"><net_src comp="411" pin="62"/><net_sink comp="649" pin=0"/></net>

<net id="656"><net_src comp="411" pin="62"/><net_sink comp="653" pin=0"/></net>

<net id="660"><net_src comp="411" pin="62"/><net_sink comp="657" pin=0"/></net>

<net id="664"><net_src comp="411" pin="62"/><net_sink comp="661" pin=0"/></net>

<net id="668"><net_src comp="411" pin="62"/><net_sink comp="665" pin=0"/></net>

<net id="692"><net_src comp="166" pin="0"/><net_sink comp="669" pin=0"/></net>

<net id="693"><net_src comp="669" pin="21"/><net_sink comp="302" pin=2"/></net>

<net id="698"><net_src comp="170" pin="0"/><net_sink comp="694" pin=1"/></net>

<net id="703"><net_src comp="694" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="172" pin="0"/><net_sink comp="699" pin=1"/></net>

<net id="709"><net_src comp="694" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="138" pin="0"/><net_sink comp="705" pin=1"/></net>

<net id="715"><net_src comp="170" pin="0"/><net_sink comp="711" pin=1"/></net>

<net id="721"><net_src comp="156" pin="0"/><net_sink comp="716" pin=1"/></net>

<net id="722"><net_src comp="711" pin="2"/><net_sink comp="716" pin=2"/></net>

<net id="727"><net_src comp="716" pin="3"/><net_sink comp="723" pin=0"/></net>

<net id="728"><net_src comp="132" pin="0"/><net_sink comp="723" pin=1"/></net>

<net id="733"><net_src comp="148" pin="0"/><net_sink comp="729" pin=0"/></net>

<net id="734"><net_src comp="138" pin="0"/><net_sink comp="729" pin=1"/></net>

<net id="739"><net_src comp="148" pin="0"/><net_sink comp="735" pin=0"/></net>

<net id="740"><net_src comp="132" pin="0"/><net_sink comp="735" pin=1"/></net>

<net id="745"><net_src comp="170" pin="0"/><net_sink comp="741" pin=1"/></net>

<net id="750"><net_src comp="741" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="751"><net_src comp="174" pin="0"/><net_sink comp="746" pin=1"/></net>

<net id="756"><net_src comp="741" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="757"><net_src comp="136" pin="0"/><net_sink comp="752" pin=1"/></net>

<net id="762"><net_src comp="158" pin="0"/><net_sink comp="758" pin=1"/></net>

<net id="767"><net_src comp="170" pin="0"/><net_sink comp="763" pin=1"/></net>

<net id="773"><net_src comp="758" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="774"><net_src comp="158" pin="0"/><net_sink comp="768" pin=1"/></net>

<net id="775"><net_src comp="763" pin="2"/><net_sink comp="768" pin=2"/></net>

<net id="776"><net_src comp="768" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="781"><net_src comp="148" pin="0"/><net_sink comp="777" pin=0"/></net>

<net id="782"><net_src comp="136" pin="0"/><net_sink comp="777" pin=1"/></net>

<net id="787"><net_src comp="312" pin="4"/><net_sink comp="783" pin=0"/></net>

<net id="788"><net_src comp="134" pin="0"/><net_sink comp="783" pin=1"/></net>

<net id="792"><net_src comp="182" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="411" pin=21"/></net>

<net id="797"><net_src comp="188" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="411" pin=20"/></net>

<net id="802"><net_src comp="194" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="411" pin=19"/></net>

<net id="807"><net_src comp="200" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="411" pin=18"/></net>

<net id="812"><net_src comp="206" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="411" pin=17"/></net>

<net id="817"><net_src comp="212" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="411" pin=16"/></net>

<net id="822"><net_src comp="218" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="411" pin=15"/></net>

<net id="827"><net_src comp="224" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="411" pin=14"/></net>

<net id="832"><net_src comp="230" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="411" pin=13"/></net>

<net id="837"><net_src comp="236" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="411" pin=12"/></net>

<net id="842"><net_src comp="242" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="411" pin=11"/></net>

<net id="847"><net_src comp="248" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="411" pin=10"/></net>

<net id="852"><net_src comp="254" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="411" pin=9"/></net>

<net id="857"><net_src comp="260" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="411" pin=8"/></net>

<net id="862"><net_src comp="266" pin="2"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="411" pin=7"/></net>

<net id="867"><net_src comp="272" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="411" pin=6"/></net>

<net id="872"><net_src comp="278" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="411" pin=5"/></net>

<net id="877"><net_src comp="284" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="411" pin=4"/></net>

<net id="882"><net_src comp="290" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="411" pin=3"/></net>

<net id="887"><net_src comp="296" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="411" pin=2"/></net>

<net id="895"><net_src comp="541" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="909"><net_src comp="583" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="913"><net_src comp="589" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="669" pin=20"/></net>

<net id="918"><net_src comp="593" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="669" pin=19"/></net>

<net id="923"><net_src comp="597" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="669" pin=18"/></net>

<net id="928"><net_src comp="601" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="669" pin=17"/></net>

<net id="933"><net_src comp="605" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="669" pin=16"/></net>

<net id="938"><net_src comp="609" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="669" pin=15"/></net>

<net id="943"><net_src comp="613" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="669" pin=14"/></net>

<net id="948"><net_src comp="617" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="669" pin=13"/></net>

<net id="953"><net_src comp="621" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="669" pin=12"/></net>

<net id="958"><net_src comp="625" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="669" pin=11"/></net>

<net id="963"><net_src comp="629" pin="1"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="669" pin=10"/></net>

<net id="968"><net_src comp="633" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="669" pin=9"/></net>

<net id="973"><net_src comp="637" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="669" pin=8"/></net>

<net id="978"><net_src comp="641" pin="1"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="669" pin=7"/></net>

<net id="983"><net_src comp="645" pin="1"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="669" pin=6"/></net>

<net id="988"><net_src comp="649" pin="1"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="669" pin=5"/></net>

<net id="993"><net_src comp="653" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="669" pin=4"/></net>

<net id="998"><net_src comp="657" pin="1"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="669" pin=3"/></net>

<net id="1003"><net_src comp="661" pin="1"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="669" pin=2"/></net>

<net id="1008"><net_src comp="665" pin="1"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="669" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer2_out | {4 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_28 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_29 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_18 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_19 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_27 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_17 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_26 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_25 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_24 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_23 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_22 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_21 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_20 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9 | {1 }
	Port: void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_2 | {1 }
	Port: void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_1 | {1 }
	Port: void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer | {1 }
	Port: sX | {4 }
	Port: sY | {4 }
	Port: pY | {4 }
	Port: pX | {4 }
 - Input state : 
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> : in_elem_0_0_0_0_0_val | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> : w2 | {2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> : biases_0_val1 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> : biases_1_val2 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> : biases_2_val3 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> : biases_3_val4 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> : biases_4_val5 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> : biases_5_val6 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> : biases_6_val7 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> : biases_7_val8 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> : biases_8_val9 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> : biases_9_val10 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> : biases_10_val11 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> : biases_11_val12 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> : biases_12_val13 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> : biases_13_val14 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> : biases_14_val15 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> : biases_15_val16 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> : biases_16_val17 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> : biases_17_val18 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> : biases_18_val19 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> : biases_19_val20 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9 | {2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_28 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_29 | {2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_18 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_19 | {2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9 | {2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_27 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_17 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_26 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_25 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_24 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_23 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_22 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_21 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_20 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> : void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_2 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> : void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_1 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> : void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> : sX | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> : sY | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> : pY | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> : pX | {2 }
  - Chain level:
	State 1
	State 2
		icmp_ln289 : 1
		br_ln289 : 2
		icmp_ln289_1 : 1
		icmp_ln289_2 : 1
		icmp_ln289_3 : 1
		and_ln289 : 2
		and_ln289_1 : 2
		br_ln289 : 2
	State 3
		res_out : 1
		res_out_32 : 1
		res_out_33 : 1
		res_out_34 : 1
		res_out_4 : 1
		res_out_5 : 1
		res_out_6 : 1
		res_out_7 : 1
		res_out_8 : 1
		res_out_9 : 1
		res_out_22 : 1
		res_out_23 : 1
		res_out_24 : 1
		res_out_25 : 1
		res_out_26 : 1
		res_out_27 : 1
		res_out_28 : 1
		res_out_29 : 1
		res_out_30 : 1
		res_out_31 : 1
	State 4
		write_ln309 : 1
		icmp_ln313 : 1
		br_ln313 : 2
		store_ln326 : 1
		select_ln328 : 1
		store_ln328 : 2
		icmp_ln317 : 1
		br_ln317 : 2
		store_ln321 : 1
		select_ln323 : 1
		storemerge : 2
		store_ln319 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                 Functional Unit                                 |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   |    call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_319   |    0    |    0    |    0    |    0    |
|          | grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_fu_411 |   800   |  3.524  |  23758  |  22746  |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                icmp_ln289_fu_541                                |    0    |    0    |    0    |    39   |
|          |                               icmp_ln289_1_fu_559                               |    0    |    0    |    0    |    39   |
|          |                               icmp_ln289_2_fu_565                               |    0    |    0    |    0    |    39   |
|   icmp   |                               icmp_ln289_3_fu_571                               |    0    |    0    |    0    |    39   |
|          |                                icmp_ln313_fu_699                                |    0    |    0    |    0    |    39   |
|          |                                icmp_ln317_fu_746                                |    0    |    0    |    0    |    39   |
|          |                                icmp_ln323_fu_758                                |    0    |    0    |    0    |    39   |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                 add_ln313_fu_694                                |    0    |    0    |    0    |    39   |
|    add   |                                 add_ln328_fu_711                                |    0    |    0    |    0    |    39   |
|          |                                 add_ln317_fu_741                                |    0    |    0    |    0    |    39   |
|          |                                 add_ln323_fu_763                                |    0    |    0    |    0    |    39   |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|  select  |                               select_ln328_fu_716                               |    0    |    0    |    0    |    32   |
|          |                               select_ln323_fu_768                               |    0    |    0    |    0    |    32   |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|    and   |                                 and_ln289_fu_577                                |    0    |    0    |    0    |    2    |
|          |                                and_ln289_1_fu_583                               |    0    |    0    |    0    |    2    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                      in_elem_0_0_0_0_0_val_read_read_fu_176                     |    0    |    0    |    0    |    0    |
|          |                         biases_19_val20_read_read_fu_182                        |    0    |    0    |    0    |    0    |
|          |                         biases_18_val19_read_read_fu_188                        |    0    |    0    |    0    |    0    |
|          |                         biases_17_val18_read_read_fu_194                        |    0    |    0    |    0    |    0    |
|          |                         biases_16_val17_read_read_fu_200                        |    0    |    0    |    0    |    0    |
|          |                         biases_15_val16_read_read_fu_206                        |    0    |    0    |    0    |    0    |
|          |                         biases_14_val15_read_read_fu_212                        |    0    |    0    |    0    |    0    |
|          |                         biases_13_val14_read_read_fu_218                        |    0    |    0    |    0    |    0    |
|          |                         biases_12_val13_read_read_fu_224                        |    0    |    0    |    0    |    0    |
|          |                         biases_11_val12_read_read_fu_230                        |    0    |    0    |    0    |    0    |
|   read   |                         biases_10_val11_read_read_fu_236                        |    0    |    0    |    0    |    0    |
|          |                         biases_9_val10_read_read_fu_242                         |    0    |    0    |    0    |    0    |
|          |                          biases_8_val9_read_read_fu_248                         |    0    |    0    |    0    |    0    |
|          |                          biases_7_val8_read_read_fu_254                         |    0    |    0    |    0    |    0    |
|          |                          biases_6_val7_read_read_fu_260                         |    0    |    0    |    0    |    0    |
|          |                          biases_5_val6_read_read_fu_266                         |    0    |    0    |    0    |    0    |
|          |                          biases_4_val5_read_read_fu_272                         |    0    |    0    |    0    |    0    |
|          |                          biases_3_val4_read_read_fu_278                         |    0    |    0    |    0    |    0    |
|          |                          biases_2_val3_read_read_fu_284                         |    0    |    0    |    0    |    0    |
|          |                          biases_1_val2_read_read_fu_290                         |    0    |    0    |    0    |    0    |
|          |                          biases_0_val1_read_read_fu_296                         |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|   write  |                             write_ln309_write_fu_302                            |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                  res_out_fu_589                                 |    0    |    0    |    0    |    0    |
|          |                                res_out_32_fu_593                                |    0    |    0    |    0    |    0    |
|          |                                res_out_33_fu_597                                |    0    |    0    |    0    |    0    |
|          |                                res_out_34_fu_601                                |    0    |    0    |    0    |    0    |
|          |                                 res_out_4_fu_605                                |    0    |    0    |    0    |    0    |
|          |                                 res_out_5_fu_609                                |    0    |    0    |    0    |    0    |
|          |                                 res_out_6_fu_613                                |    0    |    0    |    0    |    0    |
|          |                                 res_out_7_fu_617                                |    0    |    0    |    0    |    0    |
|          |                                 res_out_8_fu_621                                |    0    |    0    |    0    |    0    |
|extractvalue|                                 res_out_9_fu_625                                |    0    |    0    |    0    |    0    |
|          |                                res_out_22_fu_629                                |    0    |    0    |    0    |    0    |
|          |                                res_out_23_fu_633                                |    0    |    0    |    0    |    0    |
|          |                                res_out_24_fu_637                                |    0    |    0    |    0    |    0    |
|          |                                res_out_25_fu_641                                |    0    |    0    |    0    |    0    |
|          |                                res_out_26_fu_645                                |    0    |    0    |    0    |    0    |
|          |                                res_out_27_fu_649                                |    0    |    0    |    0    |    0    |
|          |                                res_out_28_fu_653                                |    0    |    0    |    0    |    0    |
|          |                                res_out_29_fu_657                                |    0    |    0    |    0    |    0    |
|          |                                res_out_30_fu_661                                |    0    |    0    |    0    |    0    |
|          |                                res_out_31_fu_665                                |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                                    p_0_fu_669                                   |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                 |   800   |  3.524  |  23758  |  23243  |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     and_ln289_1_reg_906    |    1   |
| biases_0_val1_read_reg_884 |   16   |
|biases_10_val11_read_reg_834|   16   |
|biases_11_val12_read_reg_829|   16   |
|biases_12_val13_read_reg_824|   16   |
|biases_13_val14_read_reg_819|   16   |
|biases_14_val15_read_reg_814|   16   |
|biases_15_val16_read_reg_809|   16   |
|biases_16_val17_read_reg_804|   16   |
|biases_17_val18_read_reg_799|   16   |
|biases_18_val19_read_reg_794|   16   |
|biases_19_val20_read_reg_789|   16   |
| biases_1_val2_read_reg_879 |   16   |
| biases_2_val3_read_reg_874 |   16   |
| biases_3_val4_read_reg_869 |   16   |
| biases_4_val5_read_reg_864 |   16   |
| biases_5_val6_read_reg_859 |   16   |
| biases_6_val7_read_reg_854 |   16   |
| biases_7_val8_read_reg_849 |   16   |
| biases_8_val9_read_reg_844 |   16   |
| biases_9_val10_read_reg_839|   16   |
|     icmp_ln289_reg_892     |    1   |
|     res_out_22_reg_960     |   16   |
|     res_out_23_reg_965     |   16   |
|     res_out_24_reg_970     |   16   |
|     res_out_25_reg_975     |   16   |
|     res_out_26_reg_980     |   16   |
|     res_out_27_reg_985     |   16   |
|     res_out_28_reg_990     |   16   |
|     res_out_29_reg_995     |   16   |
|     res_out_30_reg_1000    |   16   |
|     res_out_31_reg_1005    |   16   |
|     res_out_32_reg_915     |   16   |
|     res_out_33_reg_920     |   16   |
|     res_out_34_reg_925     |   16   |
|      res_out_4_reg_930     |   16   |
|      res_out_5_reg_935     |   16   |
|      res_out_6_reg_940     |   16   |
|      res_out_7_reg_945     |   16   |
|      res_out_8_reg_950     |   16   |
|      res_out_9_reg_955     |   16   |
|       res_out_reg_910      |   16   |
|     storemerge_reg_309     |   32   |
+----------------------------+--------+
|            Total           |   674  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                       Comp                                      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_fu_411 |  p2  |   2  |  16  |   32   ||    9    |
| grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_fu_411 |  p3  |   2  |  16  |   32   ||    9    |
| grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_fu_411 |  p4  |   2  |  16  |   32   ||    9    |
| grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_fu_411 |  p5  |   2  |  16  |   32   ||    9    |
| grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_fu_411 |  p6  |   2  |  16  |   32   ||    9    |
| grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_fu_411 |  p7  |   2  |  16  |   32   ||    9    |
| grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_fu_411 |  p8  |   2  |  16  |   32   ||    9    |
| grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_fu_411 |  p9  |   2  |  16  |   32   ||    9    |
| grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_fu_411 |  p10 |   2  |  16  |   32   ||    9    |
| grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_fu_411 |  p11 |   2  |  16  |   32   ||    9    |
| grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_fu_411 |  p12 |   2  |  16  |   32   ||    9    |
| grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_fu_411 |  p13 |   2  |  16  |   32   ||    9    |
| grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_fu_411 |  p14 |   2  |  16  |   32   ||    9    |
| grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_fu_411 |  p15 |   2  |  16  |   32   ||    9    |
| grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_fu_411 |  p16 |   2  |  16  |   32   ||    9    |
| grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_fu_411 |  p17 |   2  |  16  |   32   ||    9    |
| grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_fu_411 |  p18 |   2  |  16  |   32   ||    9    |
| grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_fu_411 |  p19 |   2  |  16  |   32   ||    9    |
| grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_fu_411 |  p20 |   2  |  16  |   32   ||    9    |
| grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_fu_411 |  p21 |   2  |  16  |   32   ||    9    |
|---------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                      Total                                      |      |      |      |   640  ||   8.54  ||   180   |
|---------------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   800  |    3   |  23758 |  23243 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   180  |
|  Register |    -   |    -   |   674  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   800  |   12   |  24432 |  23423 |
+-----------+--------+--------+--------+--------+
