`timescale 1ns / 1ps
module tb(

    );
    reg clk,reset;
    wire clkby4;
    DAY71FREQDIVIDE_4 DUT(clk, reset, clkby4);
    initial begin
    clk=1'b0;
    forever #5 clk=~clk;
    end
    initial begin
    reset = 1'b1;
    #10;
    reset = 1'b0;
    #200 $finish;
    end
    initial begin
    $dumpfile("DAY71FREQDIVIDE_4.vcd");
    $dumpvars(0,tb);
    end
endmodule
