{"vcs1":{"timestamp_begin":1728212546.732245079, "rt":16.00, "ut":15.67, "st":0.66}}
{"vcselab":{"timestamp_begin":1728212562.806409511, "rt":1.12, "ut":0.44, "st":0.17}}
{"link":{"timestamp_begin":1728212563.996555090, "rt":0.47, "ut":0.17, "st":0.27}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728212546.041237166}
{"VCS_COMP_START_TIME": 1728212546.041237166}
{"VCS_COMP_END_TIME": 1728212601.836668102}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 389200}}
{"stitch_vcselab": {"peak_mem": 240268}}
