0.7
2020.2
May  7 2023
15:10:42
/home/dkruger/git/ru/ECE231-DigitalLogicDesign/verilog/cmdline/adder8.sv,1699290941,systemVerilog,,,,adder8,,,,,,,,
/home/dkruger/git/ru/ECE231-DigitalLogicDesign/verilog/cmdline/adder8_tb.sv,1699290941,systemVerilog,,/home/dkruger/git/ru/ECE231-DigitalLogicDesign/verilog/cmdline/adder8.sv,,adder8_tb,,,,,,,,
