Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Tue Nov 22 21:38:12 2016
| Host         : laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ADC_toplevel_timing_summary_routed.rpt -rpx ADC_toplevel_timing_summary_routed.rpx
| Design       : ADC_toplevel
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.15 2016-08-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11 register/latch pins with no clock driven by root clock pin: CPU_RESETN (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ADC_DUT/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: ADC_DUT/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: ADC_DUT/FSM_sequential_current_state_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ADC_DUT/FSM_sequential_current_state_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TWI_DUT/DONE_O_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.982        0.000                      0                  245        0.193        0.000                      0                  245        4.500        0.000                       0                   130  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.982        0.000                      0                  245        0.193        0.000                      0                  245        4.500        0.000                       0                   130  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.982ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.982ns  (required time - arrival time)
  Source:                 TWI_DUT/sclCnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWI_DUT/FSM_gray_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.479ns  (logic 2.069ns (37.761%)  route 3.410ns (62.239%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.702     5.304    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  TWI_DUT/sclCnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.518     5.822 f  TWI_DUT/sclCnt_reg[17]/Q
                         net (fo=3, routed)           0.962     6.784    TWI_DUT/sclCnt_reg[17]
    SLICE_X3Y114         LUT3 (Prop_lut3_I0_O)        0.124     6.908 r  TWI_DUT/sclCnt1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.908    TWI_DUT/sclCnt1_carry__0_i_3_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.458 r  TWI_DUT/sclCnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.458    TWI_DUT/sclCnt1_carry__0_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.686 r  TWI_DUT/sclCnt1_carry__1/CO[2]
                         net (fo=17, routed)          1.007     8.693    TWI_DUT/sclCnt1
    SLICE_X4Y118         LUT5 (Prop_lut5_I1_O)        0.313     9.006 r  TWI_DUT/FSM_gray_state[3]_i_7/O
                         net (fo=1, routed)           0.667     9.673    TWI_DUT/FSM_gray_state[3]_i_7_n_0
    SLICE_X4Y118         LUT6 (Prop_lut6_I0_O)        0.124     9.797 r  TWI_DUT/FSM_gray_state[3]_i_3/O
                         net (fo=1, routed)           0.000     9.797    TWI_DUT/FSM_gray_state[3]_i_3_n_0
    SLICE_X4Y118         MUXF7 (Prop_muxf7_I0_O)      0.212    10.009 r  TWI_DUT/FSM_gray_state_reg[3]_i_1/O
                         net (fo=4, routed)           0.774    10.784    TWI_DUT/FSM_gray_state_reg[3]_i_1_n_0
    SLICE_X9Y117         FDRE                                         r  TWI_DUT/FSM_gray_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.500    14.922    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X9Y117         FDRE                                         r  TWI_DUT/FSM_gray_state_reg[2]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X9Y117         FDRE (Setup_fdre_C_CE)      -0.380    14.766    TWI_DUT/FSM_gray_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.766    
                         arrival time                         -10.784    
  -------------------------------------------------------------------
                         slack                                  3.982    

Slack (MET) :             4.208ns  (required time - arrival time)
  Source:                 TWI_DUT/sclCnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWI_DUT/FSM_gray_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.290ns  (logic 2.069ns (39.112%)  route 3.221ns (60.888%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.702     5.304    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  TWI_DUT/sclCnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.518     5.822 f  TWI_DUT/sclCnt_reg[17]/Q
                         net (fo=3, routed)           0.962     6.784    TWI_DUT/sclCnt_reg[17]
    SLICE_X3Y114         LUT3 (Prop_lut3_I0_O)        0.124     6.908 r  TWI_DUT/sclCnt1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.908    TWI_DUT/sclCnt1_carry__0_i_3_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.458 r  TWI_DUT/sclCnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.458    TWI_DUT/sclCnt1_carry__0_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.686 r  TWI_DUT/sclCnt1_carry__1/CO[2]
                         net (fo=17, routed)          1.007     8.693    TWI_DUT/sclCnt1
    SLICE_X4Y118         LUT5 (Prop_lut5_I1_O)        0.313     9.006 r  TWI_DUT/FSM_gray_state[3]_i_7/O
                         net (fo=1, routed)           0.667     9.673    TWI_DUT/FSM_gray_state[3]_i_7_n_0
    SLICE_X4Y118         LUT6 (Prop_lut6_I0_O)        0.124     9.797 r  TWI_DUT/FSM_gray_state[3]_i_3/O
                         net (fo=1, routed)           0.000     9.797    TWI_DUT/FSM_gray_state[3]_i_3_n_0
    SLICE_X4Y118         MUXF7 (Prop_muxf7_I0_O)      0.212    10.009 r  TWI_DUT/FSM_gray_state_reg[3]_i_1/O
                         net (fo=4, routed)           0.585    10.594    TWI_DUT/FSM_gray_state_reg[3]_i_1_n_0
    SLICE_X8Y117         FDRE                                         r  TWI_DUT/FSM_gray_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.500    14.922    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X8Y117         FDRE                                         r  TWI_DUT/FSM_gray_state_reg[1]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X8Y117         FDRE (Setup_fdre_C_CE)      -0.344    14.802    TWI_DUT/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                         -10.594    
  -------------------------------------------------------------------
                         slack                                  4.208    

Slack (MET) :             4.208ns  (required time - arrival time)
  Source:                 TWI_DUT/sclCnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWI_DUT/FSM_gray_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.290ns  (logic 2.069ns (39.112%)  route 3.221ns (60.888%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.702     5.304    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  TWI_DUT/sclCnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.518     5.822 f  TWI_DUT/sclCnt_reg[17]/Q
                         net (fo=3, routed)           0.962     6.784    TWI_DUT/sclCnt_reg[17]
    SLICE_X3Y114         LUT3 (Prop_lut3_I0_O)        0.124     6.908 r  TWI_DUT/sclCnt1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.908    TWI_DUT/sclCnt1_carry__0_i_3_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.458 r  TWI_DUT/sclCnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.458    TWI_DUT/sclCnt1_carry__0_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.686 r  TWI_DUT/sclCnt1_carry__1/CO[2]
                         net (fo=17, routed)          1.007     8.693    TWI_DUT/sclCnt1
    SLICE_X4Y118         LUT5 (Prop_lut5_I1_O)        0.313     9.006 r  TWI_DUT/FSM_gray_state[3]_i_7/O
                         net (fo=1, routed)           0.667     9.673    TWI_DUT/FSM_gray_state[3]_i_7_n_0
    SLICE_X4Y118         LUT6 (Prop_lut6_I0_O)        0.124     9.797 r  TWI_DUT/FSM_gray_state[3]_i_3/O
                         net (fo=1, routed)           0.000     9.797    TWI_DUT/FSM_gray_state[3]_i_3_n_0
    SLICE_X4Y118         MUXF7 (Prop_muxf7_I0_O)      0.212    10.009 r  TWI_DUT/FSM_gray_state_reg[3]_i_1/O
                         net (fo=4, routed)           0.585    10.594    TWI_DUT/FSM_gray_state_reg[3]_i_1_n_0
    SLICE_X8Y117         FDRE                                         r  TWI_DUT/FSM_gray_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.500    14.922    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X8Y117         FDRE                                         r  TWI_DUT/FSM_gray_state_reg[3]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X8Y117         FDRE (Setup_fdre_C_CE)      -0.344    14.802    TWI_DUT/FSM_gray_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                         -10.594    
  -------------------------------------------------------------------
                         slack                                  4.208    

Slack (MET) :             4.396ns  (required time - arrival time)
  Source:                 TWI_DUT/sclCnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWI_DUT/dataByte_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.116ns  (logic 1.857ns (36.301%)  route 3.259ns (63.699%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.702     5.304    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  TWI_DUT/sclCnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.518     5.822 f  TWI_DUT/sclCnt_reg[17]/Q
                         net (fo=3, routed)           0.962     6.784    TWI_DUT/sclCnt_reg[17]
    SLICE_X3Y114         LUT3 (Prop_lut3_I0_O)        0.124     6.908 r  TWI_DUT/sclCnt1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.908    TWI_DUT/sclCnt1_carry__0_i_3_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.458 r  TWI_DUT/sclCnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.458    TWI_DUT/sclCnt1_carry__0_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.686 r  TWI_DUT/sclCnt1_carry__1/CO[2]
                         net (fo=17, routed)          0.789     8.475    TWI_DUT/sclCnt1
    SLICE_X6Y118         LUT6 (Prop_lut6_I2_O)        0.313     8.788 r  TWI_DUT/dataByte[7]_i_4/O
                         net (fo=4, routed)           0.792     9.580    TWI_DUT/dataByte[7]_i_4_n_0
    SLICE_X1Y117         LUT5 (Prop_lut5_I1_O)        0.124     9.704 r  TWI_DUT/dataByte[7]_i_1/O
                         net (fo=5, routed)           0.716    10.420    TWI_DUT/dataByte[7]_i_1_n_0
    SLICE_X1Y115         FDRE                                         r  TWI_DUT/dataByte_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.583    15.005    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X1Y115         FDRE                                         r  TWI_DUT/dataByte_reg[7]/C
                         clock pessimism              0.275    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X1Y115         FDRE (Setup_fdre_C_R)       -0.429    14.816    TWI_DUT/dataByte_reg[7]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                         -10.420    
  -------------------------------------------------------------------
                         slack                                  4.396    

Slack (MET) :             4.426ns  (required time - arrival time)
  Source:                 TWI_DUT/sclCnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWI_DUT/dataByte_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.086ns  (logic 1.857ns (36.509%)  route 3.229ns (63.491%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.702     5.304    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  TWI_DUT/sclCnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.518     5.822 f  TWI_DUT/sclCnt_reg[17]/Q
                         net (fo=3, routed)           0.962     6.784    TWI_DUT/sclCnt_reg[17]
    SLICE_X3Y114         LUT3 (Prop_lut3_I0_O)        0.124     6.908 r  TWI_DUT/sclCnt1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.908    TWI_DUT/sclCnt1_carry__0_i_3_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.458 r  TWI_DUT/sclCnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.458    TWI_DUT/sclCnt1_carry__0_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.686 r  TWI_DUT/sclCnt1_carry__1/CO[2]
                         net (fo=17, routed)          0.789     8.475    TWI_DUT/sclCnt1
    SLICE_X6Y118         LUT6 (Prop_lut6_I2_O)        0.313     8.788 r  TWI_DUT/dataByte[7]_i_4/O
                         net (fo=4, routed)           0.792     9.580    TWI_DUT/dataByte[7]_i_4_n_0
    SLICE_X1Y117         LUT5 (Prop_lut5_I1_O)        0.124     9.704 r  TWI_DUT/dataByte[7]_i_1/O
                         net (fo=5, routed)           0.687    10.391    TWI_DUT/dataByte[7]_i_1_n_0
    SLICE_X3Y114         FDRE                                         r  TWI_DUT/dataByte_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.584    15.006    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y114         FDRE                                         r  TWI_DUT/dataByte_reg[1]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X3Y114         FDRE (Setup_fdre_C_R)       -0.429    14.817    TWI_DUT/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                         -10.391    
  -------------------------------------------------------------------
                         slack                                  4.426    

Slack (MET) :             4.426ns  (required time - arrival time)
  Source:                 TWI_DUT/sclCnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWI_DUT/dataByte_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.086ns  (logic 1.857ns (36.509%)  route 3.229ns (63.491%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.702     5.304    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  TWI_DUT/sclCnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.518     5.822 f  TWI_DUT/sclCnt_reg[17]/Q
                         net (fo=3, routed)           0.962     6.784    TWI_DUT/sclCnt_reg[17]
    SLICE_X3Y114         LUT3 (Prop_lut3_I0_O)        0.124     6.908 r  TWI_DUT/sclCnt1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.908    TWI_DUT/sclCnt1_carry__0_i_3_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.458 r  TWI_DUT/sclCnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.458    TWI_DUT/sclCnt1_carry__0_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.686 r  TWI_DUT/sclCnt1_carry__1/CO[2]
                         net (fo=17, routed)          0.789     8.475    TWI_DUT/sclCnt1
    SLICE_X6Y118         LUT6 (Prop_lut6_I2_O)        0.313     8.788 r  TWI_DUT/dataByte[7]_i_4/O
                         net (fo=4, routed)           0.792     9.580    TWI_DUT/dataByte[7]_i_4_n_0
    SLICE_X1Y117         LUT5 (Prop_lut5_I1_O)        0.124     9.704 r  TWI_DUT/dataByte[7]_i_1/O
                         net (fo=5, routed)           0.687    10.391    TWI_DUT/dataByte[7]_i_1_n_0
    SLICE_X3Y114         FDRE                                         r  TWI_DUT/dataByte_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.584    15.006    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y114         FDRE                                         r  TWI_DUT/dataByte_reg[2]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X3Y114         FDRE (Setup_fdre_C_R)       -0.429    14.817    TWI_DUT/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                         -10.391    
  -------------------------------------------------------------------
                         slack                                  4.426    

Slack (MET) :             4.426ns  (required time - arrival time)
  Source:                 TWI_DUT/sclCnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWI_DUT/dataByte_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.086ns  (logic 1.857ns (36.509%)  route 3.229ns (63.491%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.702     5.304    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  TWI_DUT/sclCnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.518     5.822 f  TWI_DUT/sclCnt_reg[17]/Q
                         net (fo=3, routed)           0.962     6.784    TWI_DUT/sclCnt_reg[17]
    SLICE_X3Y114         LUT3 (Prop_lut3_I0_O)        0.124     6.908 r  TWI_DUT/sclCnt1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.908    TWI_DUT/sclCnt1_carry__0_i_3_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.458 r  TWI_DUT/sclCnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.458    TWI_DUT/sclCnt1_carry__0_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.686 r  TWI_DUT/sclCnt1_carry__1/CO[2]
                         net (fo=17, routed)          0.789     8.475    TWI_DUT/sclCnt1
    SLICE_X6Y118         LUT6 (Prop_lut6_I2_O)        0.313     8.788 r  TWI_DUT/dataByte[7]_i_4/O
                         net (fo=4, routed)           0.792     9.580    TWI_DUT/dataByte[7]_i_4_n_0
    SLICE_X1Y117         LUT5 (Prop_lut5_I1_O)        0.124     9.704 r  TWI_DUT/dataByte[7]_i_1/O
                         net (fo=5, routed)           0.687    10.391    TWI_DUT/dataByte[7]_i_1_n_0
    SLICE_X3Y114         FDRE                                         r  TWI_DUT/dataByte_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.584    15.006    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y114         FDRE                                         r  TWI_DUT/dataByte_reg[3]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X3Y114         FDRE (Setup_fdre_C_R)       -0.429    14.817    TWI_DUT/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                         -10.391    
  -------------------------------------------------------------------
                         slack                                  4.426    

Slack (MET) :             4.433ns  (required time - arrival time)
  Source:                 TWI_DUT/sclCnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWI_DUT/dataByte_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.079ns  (logic 1.857ns (36.561%)  route 3.222ns (63.439%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.702     5.304    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  TWI_DUT/sclCnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.518     5.822 f  TWI_DUT/sclCnt_reg[17]/Q
                         net (fo=3, routed)           0.962     6.784    TWI_DUT/sclCnt_reg[17]
    SLICE_X3Y114         LUT3 (Prop_lut3_I0_O)        0.124     6.908 r  TWI_DUT/sclCnt1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.908    TWI_DUT/sclCnt1_carry__0_i_3_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.458 r  TWI_DUT/sclCnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.458    TWI_DUT/sclCnt1_carry__0_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.686 r  TWI_DUT/sclCnt1_carry__1/CO[2]
                         net (fo=17, routed)          0.789     8.475    TWI_DUT/sclCnt1
    SLICE_X6Y118         LUT6 (Prop_lut6_I2_O)        0.313     8.788 r  TWI_DUT/dataByte[7]_i_4/O
                         net (fo=4, routed)           0.792     9.580    TWI_DUT/dataByte[7]_i_4_n_0
    SLICE_X1Y117         LUT5 (Prop_lut5_I1_O)        0.124     9.704 r  TWI_DUT/dataByte[7]_i_1/O
                         net (fo=5, routed)           0.680    10.383    TWI_DUT/dataByte[7]_i_1_n_0
    SLICE_X1Y114         FDRE                                         r  TWI_DUT/dataByte_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.584    15.006    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X1Y114         FDRE                                         r  TWI_DUT/dataByte_reg[5]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X1Y114         FDRE (Setup_fdre_C_R)       -0.429    14.817    TWI_DUT/dataByte_reg[5]
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                         -10.383    
  -------------------------------------------------------------------
                         slack                                  4.433    

Slack (MET) :             4.514ns  (required time - arrival time)
  Source:                 TWI_DUT/sclCnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWI_DUT/FSM_gray_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.063ns  (logic 2.069ns (40.868%)  route 2.994ns (59.132%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.702     5.304    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  TWI_DUT/sclCnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.518     5.822 f  TWI_DUT/sclCnt_reg[17]/Q
                         net (fo=3, routed)           0.962     6.784    TWI_DUT/sclCnt_reg[17]
    SLICE_X3Y114         LUT3 (Prop_lut3_I0_O)        0.124     6.908 r  TWI_DUT/sclCnt1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.908    TWI_DUT/sclCnt1_carry__0_i_3_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.458 r  TWI_DUT/sclCnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.458    TWI_DUT/sclCnt1_carry__0_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.686 r  TWI_DUT/sclCnt1_carry__1/CO[2]
                         net (fo=17, routed)          1.007     8.693    TWI_DUT/sclCnt1
    SLICE_X4Y118         LUT5 (Prop_lut5_I1_O)        0.313     9.006 r  TWI_DUT/FSM_gray_state[3]_i_7/O
                         net (fo=1, routed)           0.667     9.673    TWI_DUT/FSM_gray_state[3]_i_7_n_0
    SLICE_X4Y118         LUT6 (Prop_lut6_I0_O)        0.124     9.797 r  TWI_DUT/FSM_gray_state[3]_i_3/O
                         net (fo=1, routed)           0.000     9.797    TWI_DUT/FSM_gray_state[3]_i_3_n_0
    SLICE_X4Y118         MUXF7 (Prop_muxf7_I0_O)      0.212    10.009 r  TWI_DUT/FSM_gray_state_reg[3]_i_1/O
                         net (fo=4, routed)           0.358    10.367    TWI_DUT/FSM_gray_state_reg[3]_i_1_n_0
    SLICE_X6Y117         FDRE                                         r  TWI_DUT/FSM_gray_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.579    15.001    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y117         FDRE                                         r  TWI_DUT/FSM_gray_state_reg[0]/C
                         clock pessimism              0.259    15.260    
                         clock uncertainty           -0.035    15.225    
    SLICE_X6Y117         FDRE (Setup_fdre_C_CE)      -0.344    14.881    TWI_DUT/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                         -10.367    
  -------------------------------------------------------------------
                         slack                                  4.514    

Slack (MET) :             4.583ns  (required time - arrival time)
  Source:                 TWI_DUT/sclCnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWI_DUT/sclCnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.836ns  (logic 1.733ns (35.832%)  route 3.103ns (64.168%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.702     5.304    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  TWI_DUT/sclCnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.518     5.822 f  TWI_DUT/sclCnt_reg[17]/Q
                         net (fo=3, routed)           0.962     6.784    TWI_DUT/sclCnt_reg[17]
    SLICE_X3Y114         LUT3 (Prop_lut3_I0_O)        0.124     6.908 r  TWI_DUT/sclCnt1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.908    TWI_DUT/sclCnt1_carry__0_i_3_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.458 r  TWI_DUT/sclCnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.458    TWI_DUT/sclCnt1_carry__0_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.686 r  TWI_DUT/sclCnt1_carry__1/CO[2]
                         net (fo=17, routed)          0.753     8.439    TWI_DUT/sclCnt1
    SLICE_X3Y118         LUT5 (Prop_lut5_I0_O)        0.313     8.752 r  TWI_DUT/sclCnt[0]_i_1/O
                         net (fo=32, routed)          1.389    10.141    TWI_DUT/sclCnt0
    SLICE_X2Y111         FDRE                                         r  TWI_DUT/sclCnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.586    15.008    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X2Y111         FDRE                                         r  TWI_DUT/sclCnt_reg[0]/C
                         clock pessimism              0.275    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X2Y111         FDRE (Setup_fdre_C_R)       -0.524    14.724    TWI_DUT/sclCnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.724    
                         arrival time                         -10.141    
  -------------------------------------------------------------------
                         slack                                  4.583    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 TWI_DUT/dataByte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWI_DUT/dataByte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.611%)  route 0.138ns (49.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.593     1.512    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X1Y116         FDRE                                         r  TWI_DUT/dataByte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  TWI_DUT/dataByte_reg[4]/Q
                         net (fo=3, routed)           0.138     1.791    TWI_DUT/D_O_sig[4]
    SLICE_X1Y114         FDRE                                         r  TWI_DUT/dataByte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.866     2.031    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X1Y114         FDRE                                         r  TWI_DUT/dataByte_reg[5]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X1Y114         FDRE (Hold_fdre_C_D)         0.070     1.598    TWI_DUT/dataByte_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 TWI_DUT/int_Rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWI_DUT/busState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.061%)  route 0.146ns (43.939%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.589     1.508    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X7Y119         FDRE                                         r  TWI_DUT/int_Rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y119         FDRE (Prop_fdre_C_Q)         0.141     1.649 f  TWI_DUT/int_Rst_reg/Q
                         net (fo=10, routed)          0.146     1.795    TWI_DUT/int_Rst
    SLICE_X6Y119         LUT6 (Prop_lut6_I3_O)        0.045     1.840 r  TWI_DUT/busState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.840    TWI_DUT/busState[0]_i_1_n_0
    SLICE_X6Y119         FDRE                                         r  TWI_DUT/busState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.857     2.023    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y119         FDRE                                         r  TWI_DUT/busState_reg[0]/C
                         clock pessimism             -0.501     1.521    
    SLICE_X6Y119         FDRE (Hold_fdre_C_D)         0.120     1.641    TWI_DUT/busState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 TWI_DUT/int_Rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWI_DUT/busState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.394%)  route 0.150ns (44.606%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.589     1.508    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X7Y119         FDRE                                         r  TWI_DUT/int_Rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y119         FDRE (Prop_fdre_C_Q)         0.141     1.649 f  TWI_DUT/int_Rst_reg/Q
                         net (fo=10, routed)          0.150     1.799    TWI_DUT/int_Rst
    SLICE_X6Y119         LUT6 (Prop_lut6_I3_O)        0.045     1.844 r  TWI_DUT/busState[1]_i_1/O
                         net (fo=1, routed)           0.000     1.844    TWI_DUT/busState[1]_i_1_n_0
    SLICE_X6Y119         FDRE                                         r  TWI_DUT/busState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.857     2.023    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y119         FDRE                                         r  TWI_DUT/busState_reg[1]/C
                         clock pessimism             -0.501     1.521    
    SLICE_X6Y119         FDRE (Hold_fdre_C_D)         0.121     1.642    TWI_DUT/busState_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 TWI_DUT/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWI_DUT/FSM_gray_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.127%)  route 0.127ns (37.873%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.563     1.482    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X8Y117         FDRE                                         r  TWI_DUT/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y117         FDRE (Prop_fdre_C_Q)         0.164     1.646 r  TWI_DUT/FSM_gray_state_reg[1]/Q
                         net (fo=36, routed)          0.127     1.774    TWI_DUT/state[1]
    SLICE_X9Y117         LUT6 (Prop_lut6_I3_O)        0.045     1.819 r  TWI_DUT/FSM_gray_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.819    TWI_DUT/FSM_gray_state[2]_i_1_n_0
    SLICE_X9Y117         FDRE                                         r  TWI_DUT/FSM_gray_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.832     1.997    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X9Y117         FDRE                                         r  TWI_DUT/FSM_gray_state_reg[2]/C
                         clock pessimism             -0.501     1.495    
    SLICE_X9Y117         FDRE (Hold_fdre_C_D)         0.091     1.586    TWI_DUT/FSM_gray_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 TWI_DUT/dataByte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWI_DUT/dataByte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.545%)  route 0.190ns (57.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.593     1.512    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X1Y116         FDRE                                         r  TWI_DUT/dataByte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  TWI_DUT/dataByte_reg[6]/Q
                         net (fo=3, routed)           0.190     1.844    TWI_DUT/D_O_sig[6]
    SLICE_X1Y115         FDRE                                         r  TWI_DUT/dataByte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.865     2.030    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X1Y115         FDRE                                         r  TWI_DUT/dataByte_reg[7]/C
                         clock pessimism             -0.502     1.527    
    SLICE_X1Y115         FDRE (Hold_fdre_C_D)         0.070     1.597    TWI_DUT/dataByte_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 TWI_DUT/currAddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWI_DUT/currAddr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.592     1.511    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X7Y116         FDRE                                         r  TWI_DUT/currAddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  TWI_DUT/currAddr_reg[4]/Q
                         net (fo=2, routed)           0.167     1.820    TWI_DUT/currAddr_reg[4]_0
    SLICE_X7Y116         LUT5 (Prop_lut5_I0_O)        0.045     1.865 r  TWI_DUT/currAddr[4]_i_1/O
                         net (fo=1, routed)           0.000     1.865    TWI_DUT/currAddr[4]_i_1_n_0
    SLICE_X7Y116         FDRE                                         r  TWI_DUT/currAddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.860     2.026    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X7Y116         FDRE                                         r  TWI_DUT/currAddr_reg[4]/C
                         clock pessimism             -0.514     1.511    
    SLICE_X7Y116         FDRE (Hold_fdre_C_D)         0.091     1.602    TWI_DUT/currAddr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 TWI_DUT/dataByte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWI_DUT/dataByte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.603%)  route 0.182ns (56.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.594     1.513    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y114         FDRE                                         r  TWI_DUT/dataByte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y114         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  TWI_DUT/dataByte_reg[1]/Q
                         net (fo=3, routed)           0.182     1.837    TWI_DUT/D_O_sig[1]
    SLICE_X3Y114         FDRE                                         r  TWI_DUT/dataByte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.866     2.031    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y114         FDRE                                         r  TWI_DUT/dataByte_reg[2]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X3Y114         FDRE (Hold_fdre_C_D)         0.061     1.574    TWI_DUT/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 TWI_DUT/int_Rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWI_DUT/int_Rst_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.976%)  route 0.172ns (48.024%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.589     1.508    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X7Y119         FDRE                                         r  TWI_DUT/int_Rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y119         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  TWI_DUT/int_Rst_reg/Q
                         net (fo=10, routed)          0.172     1.821    TWI_DUT/int_Rst
    SLICE_X7Y119         LUT6 (Prop_lut6_I0_O)        0.045     1.866 r  TWI_DUT/int_Rst_i_1/O
                         net (fo=1, routed)           0.000     1.866    TWI_DUT/int_Rst_i_1_n_0
    SLICE_X7Y119         FDRE                                         r  TWI_DUT/int_Rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.857     2.023    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X7Y119         FDRE                                         r  TWI_DUT/int_Rst_reg/C
                         clock pessimism             -0.514     1.508    
    SLICE_X7Y119         FDRE (Hold_fdre_C_D)         0.091     1.599    TWI_DUT/int_Rst_reg
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 TWI_DUT/currAddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWI_DUT/currAddr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.592     1.511    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y116         FDRE                                         r  TWI_DUT/currAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y116         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  TWI_DUT/currAddr_reg[0]/Q
                         net (fo=4, routed)           0.186     1.862    TWI_DUT/currAddr[0]
    SLICE_X6Y116         LUT5 (Prop_lut5_I4_O)        0.045     1.907 r  TWI_DUT/currAddr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.907    TWI_DUT/currAddr[0]_i_1_n_0
    SLICE_X6Y116         FDRE                                         r  TWI_DUT/currAddr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.860     2.026    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y116         FDRE                                         r  TWI_DUT/currAddr_reg[0]/C
                         clock pessimism             -0.514     1.511    
    SLICE_X6Y116         FDRE (Hold_fdre_C_D)         0.120     1.631    TWI_DUT/currAddr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 DIVIDER/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIVIDER/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.604     1.523    DIVIDER/SYS_CLK_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  DIVIDER/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  DIVIDER/count_reg[0]/Q
                         net (fo=3, routed)           0.180     1.845    DIVIDER/count[0]
    SLICE_X1Y93          LUT1 (Prop_lut1_I0_O)        0.045     1.890 r  DIVIDER/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.890    DIVIDER/count_0[0]
    SLICE_X1Y93          FDRE                                         r  DIVIDER/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.877     2.042    DIVIDER/SYS_CLK_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  DIVIDER/count_reg[0]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y93          FDRE (Hold_fdre_C_D)         0.091     1.614    DIVIDER/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SYS_CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  SYS_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y115    ADC_DUT/FSM_sequential_current_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y115    ADC_DUT/FSM_sequential_current_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y93     DIVIDER/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y92     DIVIDER/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y92     DIVIDER/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y92     DIVIDER/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y93     DIVIDER/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y93     DIVIDER/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y93     DIVIDER/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y113    TWI_DUT/busFreeCnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y113    TWI_DUT/busFreeCnt_reg[2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X5Y113    TWI_DUT/busFreeCnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y114    TWI_DUT/busFreeCnt_reg[4]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X5Y114    TWI_DUT/busFreeCnt_reg[5]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X5Y114    TWI_DUT/busFreeCnt_reg[6]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X5Y114    TWI_DUT/busFreeCnt_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y114    TWI_DUT/dataByte_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y114    TWI_DUT/dataByte_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y114    TWI_DUT/dataByte_reg[3]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    TWI_DUT/sclCnt_reg[4]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    TWI_DUT/sclCnt_reg[5]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    TWI_DUT/sclCnt_reg[6]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    TWI_DUT/sclCnt_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y115    ADC_DUT/FSM_sequential_current_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y115    ADC_DUT/FSM_sequential_current_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y93     DIVIDER/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92     DIVIDER/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92     DIVIDER/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92     DIVIDER/count_reg[12]/C



