ECE 176 Fresno State Project. 

Design a non 2^n bit Processor with a Custom Instruction Set Architecture (ISA) in verilog. We will design the entire datapath.
