{"Source Block": ["oh/spi/hdl/spi_master_regs.v@197:207@HdlStmAssign", "   assign tx_vector[255:0]= {tx_reg[3],\n                             tx_reg[2],\n\t\t\t     tx_reg[1],\n\t\t\t     tx_reg[0]};\n   //only taking \n   assign tx_data[PW-1:0] = tx_vector[PW-1:0];\n   \nendmodule // spi_master_regs\n\n// Local Variables:\n// verilog-library-directories:(\".\" \"../../emesh/hdl\" \"../../common/hdl\")\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[202, "   assign tx_data[PW-1:0] = tx_vector[PW-1:0];\n"]], "Add": []}}