
---------- Begin Simulation Statistics ----------
final_tick                                  159479000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 312162                       # Simulator instruction rate (inst/s)
host_mem_usage                                 698972                       # Number of bytes of host memory used
host_op_rate                                   312013                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.21                       # Real time elapsed on the host
host_tick_rate                              742302210                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       67017                       # Number of instructions simulated
sim_ops                                         67017                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000159                       # Number of seconds simulated
sim_ticks                                   159479000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             92.854053                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   10733                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                11559                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3434                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             13911                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                532                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1247                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              715                       # Number of indirect misses.
system.cpu.branchPred.lookups                   17107                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          421                       # Number of mispredicted indirect branches.
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              2282                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      12999                       # Number of branches committed
system.cpu.commit.bw_lim_events                   995                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              22                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            8454                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                67017                       # Number of instructions committed
system.cpu.commit.committedOps                  67017                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       113330                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.591344                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.222890                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        80680     71.19%     71.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        14779     13.04%     84.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         9926      8.76%     92.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         4572      4.03%     97.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         1558      1.37%     98.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          548      0.48%     98.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          166      0.15%     99.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          106      0.09%     99.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8          995      0.88%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       113330                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          7                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 1660                       # Number of function calls committed.
system.cpu.commit.int_insts                     66473                       # Number of committed integer instructions.
system.cpu.commit.loads                         11359                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            7      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            45787     68.32%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             732      1.09%     69.42% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               73      0.11%     69.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     69.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     69.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              5      0.01%     69.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     69.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     69.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              1      0.00%     69.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     69.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     69.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     69.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     69.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     69.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     69.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     69.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     69.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     69.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     69.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     69.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     69.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     69.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     69.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     69.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     69.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     69.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     69.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     69.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     69.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     69.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     69.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     69.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     69.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     69.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     69.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     69.54% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           11358     16.95%     86.49% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           9053     13.51%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            1      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             67017                       # Class of committed instruction
system.cpu.commit.refs                          20412                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       67017                       # Number of Instructions Simulated
system.cpu.committedOps                         67017                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.379710                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.379710                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                  2515                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  1172                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                10261                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                  83610                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    63114                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     47697                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   2311                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1906                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                   285                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                       17107                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     11640                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         51875                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1389                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           18                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                          88658                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    6926                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.107267                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              60565                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              11265                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.555916                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             115922                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.764807                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.174649                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    65711     56.69%     56.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    29728     25.64%     82.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     9637      8.31%     90.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     7345      6.34%     96.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     1283      1.11%     98.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     1554      1.34%     99.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      197      0.17%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      199      0.17%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                      268      0.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               115922                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                         5                       # number of floating regfile reads
system.cpu.fp_regfile_writes                        5                       # number of floating regfile writes
system.cpu.idleCycles                           43559                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2409                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    13915                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.451759                       # Inst execution rate
system.cpu.iew.exec_refs                        21921                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       9443                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                     724                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 12721                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 25                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1830                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 9834                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               75475                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 12478                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2013                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 72047                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     36                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   391                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   2311                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   444                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            36                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              228                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1362                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          781                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             17                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1184                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           1225                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     37019                       # num instructions consuming a value
system.cpu.iew.wb_count                         71178                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.821605                       # average fanout of values written-back
system.cpu.iew.wb_producers                     30415                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.446310                       # insts written-back per cycle
system.cpu.iew.wb_sent                          71232                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    91590                       # number of integer regfile reads
system.cpu.int_regfile_writes                   48841                       # number of integer regfile writes
system.cpu.ipc                               0.420219                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.420219                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                22      0.03%      0.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 50750     68.53%     68.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  794      1.07%     69.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    73      0.10%     69.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     69.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     69.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   5      0.01%     69.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     69.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     69.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   1      0.00%     69.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     69.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     69.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     69.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     69.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     69.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     69.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     69.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     69.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     69.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     69.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     69.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     69.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     69.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     69.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     69.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     69.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     69.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     69.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     69.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     69.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     69.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     69.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     69.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     69.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     69.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     69.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     69.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     69.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     69.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     69.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     69.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     69.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     69.73% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                12747     17.21%     86.95% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                9667     13.05%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               1      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  74060                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       7                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                  14                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            7                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  7                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                         333                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.004496                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                      10      3.00%      3.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                    169     50.75%     53.75% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     53.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     53.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     53.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     53.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     53.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     53.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     53.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     53.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     53.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     53.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     53.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     53.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     53.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     53.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     53.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     53.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     53.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     53.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     53.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     53.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     53.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     53.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     53.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     53.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     53.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     53.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     53.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     53.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     53.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     53.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     53.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     53.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     53.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     53.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     53.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     53.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     53.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     53.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     53.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     53.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     53.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     53.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     53.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     53.75% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    117     35.14%     88.89% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    37     11.11%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  74364                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             264371                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        71171                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             83941                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      75450                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     74060                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  25                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            8457                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                10                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              3                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         3633                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        115922                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.638878                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.013784                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               72453     62.50%     62.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               23813     20.54%     83.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               12100     10.44%     93.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                5146      4.44%     97.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                1674      1.44%     99.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 578      0.50%     99.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                  98      0.08%     99.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                  45      0.04%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  15      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          115922                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.464381                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads               627                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              703                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                12721                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                9834                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                      37                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      6                       # number of misc regfile writes
system.cpu.numCycles                           159481                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                    1322                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 45854                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    242                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    65669                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    373                       # Number of times rename has blocked due to LQ full
system.cpu.rename.RenameLookups                101128                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  79605                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               54619                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     45405                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                     20                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   2311                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                   616                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     8765                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups                 5                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           101123                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            599                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 25                       # count of serializing insts renamed
system.cpu.rename.skidInsts                       912                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             25                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       187611                       # The number of ROB reads
system.cpu.rob.rob_writes                      153534                       # The number of ROB writes
system.cpu.timesIdled                            2408                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    15                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          646                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1420                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         4280                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         8576                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                673                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          128                       # Transaction distribution
system.membus.trans_dist::CleanEvict              518                       # Transaction distribution
system.membus.trans_dist::ReadExReq               100                       # Transaction distribution
system.membus.trans_dist::ReadExResp              100                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           673                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         2193                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2193                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        57664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   57664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               774                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     774    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 774                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1932000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4069000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    159479000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              3808                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1223                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2791                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             912                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              477                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             477                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2799                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1009                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           11                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           11                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         8389                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         4483                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 12872                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       357760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       165184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 522944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             646                       # Total snoops (count)
system.tol2bus.snoopTraffic                      8192                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             4942                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   4942    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               4942                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           16348000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           4471997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           8409987                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    159479000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 2293                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1219                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3512                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                2293                       # number of overall hits
system.l2.overall_hits::.cpu.data                1219                       # number of overall hits
system.l2.overall_hits::total                    3512                       # number of overall hits
system.l2.demand_misses::.cpu.inst                506                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                267                       # number of demand (read+write) misses
system.l2.demand_misses::total                    773                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               506                       # number of overall misses
system.l2.overall_misses::.cpu.data               267                       # number of overall misses
system.l2.overall_misses::total                   773                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     49151000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     23762000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         72913000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     49151000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     23762000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        72913000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2799                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             1486                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4285                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2799                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            1486                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4285                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.180779                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.179677                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.180397                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.180779                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.179677                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.180397                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97136.363636                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 88996.254682                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94324.708926                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97136.363636                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 88996.254682                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94324.708926                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 128                       # number of writebacks
system.l2.writebacks::total                       128                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           506                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           267                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               773                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          506                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          267                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              773                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     39031000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     18422000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     57453000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     39031000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     18422000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     57453000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.180779                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.179677                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.180397                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.180779                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.179677                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.180397                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77136.363636                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68996.254682                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74324.708926                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77136.363636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68996.254682                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74324.708926                       # average overall mshr miss latency
system.l2.replacements                            646                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         1095                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1095                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         1095                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1095                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2791                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2791                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2791                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2791                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               377                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   377                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             100                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 100                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      8897000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       8897000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           477                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               477                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.209644                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.209644                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data        88970                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        88970                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          100                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            100                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      6897000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      6897000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.209644                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.209644                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data        68970                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        68970                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           2293                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2293                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          506                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              506                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     49151000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     49151000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2799                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2799                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.180779                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.180779                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97136.363636                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97136.363636                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          506                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          506                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     39031000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     39031000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.180779                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.180779                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77136.363636                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77136.363636                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           842                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               842                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          167                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             167                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     14865000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     14865000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1009                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1009                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.165510                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.165510                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 89011.976048                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89011.976048                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          167                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          167                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     11525000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     11525000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.165510                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.165510                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69011.976048                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69011.976048                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            10                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                10                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               1                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           11                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            11                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.090909                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.090909                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data        29000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        29000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.090909                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.090909                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        29000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        29000                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    159479000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   120.290929                       # Cycle average of tags in use
system.l2.tags.total_refs                        8575                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       784                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.937500                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.862277                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        79.885477                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data        39.543175                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006737                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.624105                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.308931                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.939773                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           128                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           70                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     69392                       # Number of tag accesses
system.l2.tags.data_accesses                    69392                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    159479000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          32384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          17088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              49472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        32384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         32384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         8192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            8192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             506                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             267                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 773                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          128                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                128                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         203061218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         107148904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             310210122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    203061218                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        203061218                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       51367265                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             51367265                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       51367265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        203061218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        107148904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            361577386                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       110.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       506.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       218.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000166928750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            5                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            5                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1610                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 77                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         773                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        128                       # Number of write requests accepted
system.mem_ctrls.readBursts                       773                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      128                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     49                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    18                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                93                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                68                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                69                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                62                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.16                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      18.41                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      4694000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    3620000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                18269000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6483.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25233.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      618                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      77                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.36                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   773                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  128                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     578                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          106                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    471.547170                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   322.809340                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   348.681903                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           17     16.04%     16.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           18     16.98%     33.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           16     15.09%     48.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            9      8.49%     56.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            8      7.55%     64.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           11     10.38%     74.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      3.77%     78.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      4.72%     83.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           18     16.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          106                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            5                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     127.800000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    116.794274                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     61.177610                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             2     40.00%     40.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            1     20.00%     60.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1     20.00%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::216-223            1     20.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             5                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            5                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.400000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.381380                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.894427                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                4     80.00%     80.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1     20.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             5                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  46336                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3136                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    5248                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   49472                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 8192                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       290.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        32.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    310.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     51.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.53                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     159302000                       # Total gap between requests
system.mem_ctrls.avgGap                     176805.77                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        32384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        13952                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         5248                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 203061218.091410160065                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 87484872.616457343102                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 32907153.919951844960                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          506                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          267                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          128                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     13071500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      5197500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   2503321000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25833.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     19466.29                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  19557195.31                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               121380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                64515                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy              863940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             323640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12292800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         35011110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         31757280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           80434665                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        504.358975                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     82186000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      5200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     72093000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               671160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               337755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             4305420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             104400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12292800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         54485730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         15357600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           87554865                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        549.005606                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     39480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      5200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    114799000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    159479000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst         8545                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             8545                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         8545                       # number of overall hits
system.cpu.icache.overall_hits::total            8545                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3095                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3095                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3095                       # number of overall misses
system.cpu.icache.overall_misses::total          3095                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    126094999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    126094999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    126094999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    126094999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        11640                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        11640                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        11640                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        11640                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.265893                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.265893                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.265893                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.265893                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 40741.518255                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 40741.518255                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 40741.518255                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 40741.518255                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          107                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    21.400000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2791                       # number of writebacks
system.cpu.icache.writebacks::total              2791                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          296                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          296                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          296                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          296                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2799                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2799                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2799                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2799                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    108861999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    108861999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    108861999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    108861999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.240464                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.240464                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.240464                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.240464                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 38893.175777                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 38893.175777                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 38893.175777                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 38893.175777                       # average overall mshr miss latency
system.cpu.icache.replacements                   2791                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         8545                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            8545                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3095                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3095                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    126094999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    126094999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        11640                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        11640                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.265893                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.265893                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 40741.518255                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 40741.518255                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          296                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          296                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2799                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2799                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    108861999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    108861999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.240464                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.240464                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 38893.175777                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 38893.175777                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    159479000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             7.975508                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               11344                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2799                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              4.052876                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     7.975508                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.996938                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996938                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             26079                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            26079                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    159479000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    159479000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    159479000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    159479000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    159479000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    159479000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    159479000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        17322                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            17322                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        17322                       # number of overall hits
system.cpu.dcache.overall_hits::total           17322                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         3809                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           3809                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         3809                       # number of overall misses
system.cpu.dcache.overall_misses::total          3809                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    139613990                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    139613990                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    139613990                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    139613990                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        21131                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        21131                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        21131                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        21131                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.180256                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.180256                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.180256                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.180256                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 36653.712260                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 36653.712260                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 36653.712260                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 36653.712260                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          661                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           28                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                47                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    14.063830                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           14                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1095                       # number of writebacks
system.cpu.dcache.writebacks::total              1095                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         2312                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2312                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         2312                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2312                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1497                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1497                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1497                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1497                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     57531999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     57531999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     57531999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     57531999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.070844                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.070844                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.070844                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.070844                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 38431.529058                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 38431.529058                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 38431.529058                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38431.529058                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1489                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         9742                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            9742                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2336                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2336                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     81451000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     81451000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        12078                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        12078                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.193410                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.193410                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 34867.722603                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34867.722603                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1327                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1327                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1009                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1009                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     37404000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     37404000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.083540                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.083540                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 37070.366700                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 37070.366700                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         7580                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           7580                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1473                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1473                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     58162990                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     58162990                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         9053                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         9053                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.162708                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.162708                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 39486.076035                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 39486.076035                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          985                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          985                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          488                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          488                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     20127999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     20127999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.053905                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.053905                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 41245.899590                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41245.899590                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    159479000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             7.936656                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               18819                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1497                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             12.571142                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            445000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     7.936656                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.992082                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.992082                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             43759                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            43759                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    159479000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    159479000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
