Simulator report for Display
Mon Jun 11 14:30:56 2018
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 2.0 us       ;
; Simulation Netlist Size     ; 192 nodes    ;
; Simulation Coverage         ;       0.00 % ;
; Total Number of Transitions ; 0            ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Vector input source                                                                        ; UC_DIR.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;       0.00 % ;
; Total nodes checked                                 ; 192          ;
; Total output ports checked                          ; 196          ;
; Total output ports with complete 1/0-value coverage ; 0            ;
; Total output ports with no 1/0-value coverage       ; 196          ;
; Total output ports with no 1-value coverage         ; 196          ;
; Total output ports with no 0-value coverage         ; 196          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+-------------------------------------------------+
; Complete 1/0-Value Coverage                     ;
+-----------+------------------+------------------+
; Node Name ; Output Port Name ; Output Port Type ;
+-----------+------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                       ; Output Port Name                                                                                                                                   ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |ControlAscensor|Downup                                                                                                                         ; |ControlAscensor|Downup                                                                                                                            ; pin_out          ;
; |ControlAscensor|RST                                                                                                                            ; |ControlAscensor|RST                                                                                                                               ; out              ;
; |ControlAscensor|CK                                                                                                                             ; |ControlAscensor|CK                                                                                                                                ; out              ;
; |ControlAscensor|Enable                                                                                                                         ; |ControlAscensor|Enable                                                                                                                            ; pin_out          ;
; |ControlAscensor|Polsador[7]                                                                                                                    ; |ControlAscensor|Polsador[7]                                                                                                                       ; out              ;
; |ControlAscensor|Polsador[6]                                                                                                                    ; |ControlAscensor|Polsador[6]                                                                                                                       ; out              ;
; |ControlAscensor|Polsador[5]                                                                                                                    ; |ControlAscensor|Polsador[5]                                                                                                                       ; out              ;
; |ControlAscensor|Polsador[4]                                                                                                                    ; |ControlAscensor|Polsador[4]                                                                                                                       ; out              ;
; |ControlAscensor|Polsador[3]                                                                                                                    ; |ControlAscensor|Polsador[3]                                                                                                                       ; out              ;
; |ControlAscensor|Polsador[2]                                                                                                                    ; |ControlAscensor|Polsador[2]                                                                                                                       ; out              ;
; |ControlAscensor|Polsador[1]                                                                                                                    ; |ControlAscensor|Polsador[1]                                                                                                                       ; out              ;
; |ControlAscensor|Polsador[0]                                                                                                                    ; |ControlAscensor|Polsador[0]                                                                                                                       ; out              ;
; |ControlAscensor|SP                                                                                                                             ; |ControlAscensor|SP                                                                                                                                ; out              ;
; |ControlAscensor|Obrir_Alliberar[7]                                                                                                             ; |ControlAscensor|Obrir_Alliberar[7]                                                                                                                ; pin_out          ;
; |ControlAscensor|Obrir_Alliberar[6]                                                                                                             ; |ControlAscensor|Obrir_Alliberar[6]                                                                                                                ; pin_out          ;
; |ControlAscensor|Obrir_Alliberar[5]                                                                                                             ; |ControlAscensor|Obrir_Alliberar[5]                                                                                                                ; pin_out          ;
; |ControlAscensor|Obrir_Alliberar[4]                                                                                                             ; |ControlAscensor|Obrir_Alliberar[4]                                                                                                                ; pin_out          ;
; |ControlAscensor|Obrir_Alliberar[3]                                                                                                             ; |ControlAscensor|Obrir_Alliberar[3]                                                                                                                ; pin_out          ;
; |ControlAscensor|Obrir_Alliberar[2]                                                                                                             ; |ControlAscensor|Obrir_Alliberar[2]                                                                                                                ; pin_out          ;
; |ControlAscensor|Obrir_Alliberar[1]                                                                                                             ; |ControlAscensor|Obrir_Alliberar[1]                                                                                                                ; pin_out          ;
; |ControlAscensor|Obrir_Alliberar[0]                                                                                                             ; |ControlAscensor|Obrir_Alliberar[0]                                                                                                                ; pin_out          ;
; |ControlAscensor|Pis[6]                                                                                                                         ; |ControlAscensor|Pis[6]                                                                                                                            ; pin_out          ;
; |ControlAscensor|Pis[5]                                                                                                                         ; |ControlAscensor|Pis[5]                                                                                                                            ; pin_out          ;
; |ControlAscensor|Pis[4]                                                                                                                         ; |ControlAscensor|Pis[4]                                                                                                                            ; pin_out          ;
; |ControlAscensor|Pis[3]                                                                                                                         ; |ControlAscensor|Pis[3]                                                                                                                            ; pin_out          ;
; |ControlAscensor|Pis[2]                                                                                                                         ; |ControlAscensor|Pis[2]                                                                                                                            ; pin_out          ;
; |ControlAscensor|Pis[1]                                                                                                                         ; |ControlAscensor|Pis[1]                                                                                                                            ; pin_out          ;
; |ControlAscensor|Pis[0]                                                                                                                         ; |ControlAscensor|Pis[0]                                                                                                                            ; pin_out          ;
; |ControlAscensor|Pis_actual[7]                                                                                                                  ; |ControlAscensor|Pis_actual[7]                                                                                                                     ; pin_out          ;
; |ControlAscensor|Pis_actual[6]                                                                                                                  ; |ControlAscensor|Pis_actual[6]                                                                                                                     ; pin_out          ;
; |ControlAscensor|Pis_actual[5]                                                                                                                  ; |ControlAscensor|Pis_actual[5]                                                                                                                     ; pin_out          ;
; |ControlAscensor|Pis_actual[4]                                                                                                                  ; |ControlAscensor|Pis_actual[4]                                                                                                                     ; pin_out          ;
; |ControlAscensor|Pis_actual[3]                                                                                                                  ; |ControlAscensor|Pis_actual[3]                                                                                                                     ; pin_out          ;
; |ControlAscensor|Pis_actual[2]                                                                                                                  ; |ControlAscensor|Pis_actual[2]                                                                                                                     ; pin_out          ;
; |ControlAscensor|Pis_actual[1]                                                                                                                  ; |ControlAscensor|Pis_actual[1]                                                                                                                     ; pin_out          ;
; |ControlAscensor|Pis_actual[0]                                                                                                                  ; |ControlAscensor|Pis_actual[0]                                                                                                                     ; pin_out          ;
; |ControlAscensor|Pis_demanat[7]                                                                                                                 ; |ControlAscensor|Pis_demanat[7]                                                                                                                    ; pin_out          ;
; |ControlAscensor|Pis_demanat[6]                                                                                                                 ; |ControlAscensor|Pis_demanat[6]                                                                                                                    ; pin_out          ;
; |ControlAscensor|Pis_demanat[5]                                                                                                                 ; |ControlAscensor|Pis_demanat[5]                                                                                                                    ; pin_out          ;
; |ControlAscensor|Pis_demanat[4]                                                                                                                 ; |ControlAscensor|Pis_demanat[4]                                                                                                                    ; pin_out          ;
; |ControlAscensor|Pis_demanat[3]                                                                                                                 ; |ControlAscensor|Pis_demanat[3]                                                                                                                    ; pin_out          ;
; |ControlAscensor|Pis_demanat[2]                                                                                                                 ; |ControlAscensor|Pis_demanat[2]                                                                                                                    ; pin_out          ;
; |ControlAscensor|Pis_demanat[1]                                                                                                                 ; |ControlAscensor|Pis_demanat[1]                                                                                                                    ; pin_out          ;
; |ControlAscensor|Pis_demanat[0]                                                                                                                 ; |ControlAscensor|Pis_demanat[0]                                                                                                                    ; pin_out          ;
; |ControlAscensor|UP:inst8|Display:inst4|inst                                                                                                    ; |ControlAscensor|UP:inst8|Display:inst4|inst                                                                                                       ; out0             ;
; |ControlAscensor|UP:inst8|Display:inst4|inst2                                                                                                   ; |ControlAscensor|UP:inst8|Display:inst4|inst2                                                                                                      ; out0             ;
; |ControlAscensor|UP:inst8|Display:inst4|inst3                                                                                                   ; |ControlAscensor|UP:inst8|Display:inst4|inst3                                                                                                      ; out0             ;
; |ControlAscensor|UP:inst8|Display:inst4|inst4                                                                                                   ; |ControlAscensor|UP:inst8|Display:inst4|inst4                                                                                                      ; out0             ;
; |ControlAscensor|UP:inst8|Display:inst4|inst6                                                                                                   ; |ControlAscensor|UP:inst8|Display:inst4|inst6                                                                                                      ; out0             ;
; |ControlAscensor|UP:inst8|Display:inst4|inst5                                                                                                   ; |ControlAscensor|UP:inst8|Display:inst4|inst5                                                                                                      ; out0             ;
; |ControlAscensor|UP:inst8|Obrir_Alliberar:inst3|Obrir_Alliberar_1bit:inst8|inst                                                                 ; |ControlAscensor|UP:inst8|Obrir_Alliberar:inst3|Obrir_Alliberar_1bit:inst8|inst                                                                    ; out0             ;
; |ControlAscensor|UP:inst8|Obrir_Alliberar:inst3|Obrir_Alliberar_1bit:inst8|inst2                                                                ; |ControlAscensor|UP:inst8|Obrir_Alliberar:inst3|Obrir_Alliberar_1bit:inst8|inst2                                                                   ; out0             ;
; |ControlAscensor|UP:inst8|Obrir_Alliberar:inst3|Obrir_Alliberar_1bit:inst6|inst                                                                 ; |ControlAscensor|UP:inst8|Obrir_Alliberar:inst3|Obrir_Alliberar_1bit:inst6|inst                                                                    ; out0             ;
; |ControlAscensor|UP:inst8|Obrir_Alliberar:inst3|Obrir_Alliberar_1bit:inst6|inst2                                                                ; |ControlAscensor|UP:inst8|Obrir_Alliberar:inst3|Obrir_Alliberar_1bit:inst6|inst2                                                                   ; out0             ;
; |ControlAscensor|UP:inst8|Obrir_Alliberar:inst3|Obrir_Alliberar_1bit:inst5|inst                                                                 ; |ControlAscensor|UP:inst8|Obrir_Alliberar:inst3|Obrir_Alliberar_1bit:inst5|inst                                                                    ; out0             ;
; |ControlAscensor|UP:inst8|Obrir_Alliberar:inst3|Obrir_Alliberar_1bit:inst5|inst2                                                                ; |ControlAscensor|UP:inst8|Obrir_Alliberar:inst3|Obrir_Alliberar_1bit:inst5|inst2                                                                   ; out0             ;
; |ControlAscensor|UP:inst8|Obrir_Alliberar:inst3|Obrir_Alliberar_1bit:inst4|inst                                                                 ; |ControlAscensor|UP:inst8|Obrir_Alliberar:inst3|Obrir_Alliberar_1bit:inst4|inst                                                                    ; out0             ;
; |ControlAscensor|UP:inst8|Obrir_Alliberar:inst3|Obrir_Alliberar_1bit:inst4|inst2                                                                ; |ControlAscensor|UP:inst8|Obrir_Alliberar:inst3|Obrir_Alliberar_1bit:inst4|inst2                                                                   ; out0             ;
; |ControlAscensor|UP:inst8|Obrir_Alliberar:inst3|Obrir_Alliberar_1bit:inst3|inst                                                                 ; |ControlAscensor|UP:inst8|Obrir_Alliberar:inst3|Obrir_Alliberar_1bit:inst3|inst                                                                    ; out0             ;
; |ControlAscensor|UP:inst8|Obrir_Alliberar:inst3|Obrir_Alliberar_1bit:inst3|inst2                                                                ; |ControlAscensor|UP:inst8|Obrir_Alliberar:inst3|Obrir_Alliberar_1bit:inst3|inst2                                                                   ; out0             ;
; |ControlAscensor|UP:inst8|Obrir_Alliberar:inst3|Obrir_Alliberar_1bit:inst2|inst                                                                 ; |ControlAscensor|UP:inst8|Obrir_Alliberar:inst3|Obrir_Alliberar_1bit:inst2|inst                                                                    ; out0             ;
; |ControlAscensor|UP:inst8|Obrir_Alliberar:inst3|Obrir_Alliberar_1bit:inst2|inst2                                                                ; |ControlAscensor|UP:inst8|Obrir_Alliberar:inst3|Obrir_Alliberar_1bit:inst2|inst2                                                                   ; out0             ;
; |ControlAscensor|UP:inst8|Obrir_Alliberar:inst3|Obrir_Alliberar_1bit:inst1|inst                                                                 ; |ControlAscensor|UP:inst8|Obrir_Alliberar:inst3|Obrir_Alliberar_1bit:inst1|inst                                                                    ; out0             ;
; |ControlAscensor|UP:inst8|Obrir_Alliberar:inst3|Obrir_Alliberar_1bit:inst1|inst2                                                                ; |ControlAscensor|UP:inst8|Obrir_Alliberar:inst3|Obrir_Alliberar_1bit:inst1|inst2                                                                   ; out0             ;
; |ControlAscensor|UP:inst8|Obrir_Alliberar:inst3|Obrir_Alliberar_1bit:inst|inst                                                                  ; |ControlAscensor|UP:inst8|Obrir_Alliberar:inst3|Obrir_Alliberar_1bit:inst|inst                                                                     ; out0             ;
; |ControlAscensor|UP:inst8|Obrir_Alliberar:inst3|Obrir_Alliberar_1bit:inst|inst2                                                                 ; |ControlAscensor|UP:inst8|Obrir_Alliberar:inst3|Obrir_Alliberar_1bit:inst|inst2                                                                    ; out0             ;
; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst17|inst9                                                                   ; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst17|inst9                                                                      ; regout           ;
; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst17|inst8                                                                   ; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst17|inst8                                                                      ; out0             ;
; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst17|inst7                                                                   ; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst17|inst7                                                                      ; out0             ;
; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst17|inst6                                                                   ; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst17|inst6                                                                      ; out0             ;
; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst16|inst9                                                                   ; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst16|inst9                                                                      ; regout           ;
; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst16|inst8                                                                   ; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst16|inst8                                                                      ; out0             ;
; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst16|inst7                                                                   ; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst16|inst7                                                                      ; out0             ;
; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst16|inst6                                                                   ; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst16|inst6                                                                      ; out0             ;
; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst15|inst9                                                                   ; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst15|inst9                                                                      ; regout           ;
; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst15|inst8                                                                   ; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst15|inst8                                                                      ; out0             ;
; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst15|inst7                                                                   ; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst15|inst7                                                                      ; out0             ;
; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst15|inst6                                                                   ; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst15|inst6                                                                      ; out0             ;
; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst14|inst9                                                                   ; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst14|inst9                                                                      ; regout           ;
; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst14|inst8                                                                   ; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst14|inst8                                                                      ; out0             ;
; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst14|inst7                                                                   ; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst14|inst7                                                                      ; out0             ;
; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst14|inst6                                                                   ; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst14|inst6                                                                      ; out0             ;
; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst13|inst9                                                                   ; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst13|inst9                                                                      ; regout           ;
; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst13|inst8                                                                   ; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst13|inst8                                                                      ; out0             ;
; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst13|inst7                                                                   ; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst13|inst7                                                                      ; out0             ;
; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst13|inst6                                                                   ; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst13|inst6                                                                      ; out0             ;
; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst12|inst9                                                                   ; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst12|inst9                                                                      ; regout           ;
; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst12|inst8                                                                   ; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst12|inst8                                                                      ; out0             ;
; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst12|inst7                                                                   ; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst12|inst7                                                                      ; out0             ;
; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst12|inst6                                                                   ; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst12|inst6                                                                      ; out0             ;
; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst11|inst9                                                                   ; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst11|inst9                                                                      ; regout           ;
; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst11|inst8                                                                   ; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst11|inst8                                                                      ; out0             ;
; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst11|inst7                                                                   ; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst11|inst7                                                                      ; out0             ;
; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst11|inst6                                                                   ; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst11|inst6                                                                      ; out0             ;
; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst|inst9                                                                     ; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst|inst9                                                                        ; regout           ;
; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst|inst8                                                                     ; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst|inst8                                                                        ; out0             ;
; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst|inst7                                                                     ; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst|inst7                                                                        ; out0             ;
; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst|inst6                                                                     ; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst|inst6                                                                        ; out0             ;
; |ControlAscensor|UP:inst8|Pis:inst2|inst8                                                                                                       ; |ControlAscensor|UP:inst8|Pis:inst2|inst8                                                                                                          ; out0             ;
; |ControlAscensor|UP:inst8|Pis:inst2|lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|counter_comb_bita0        ; |ControlAscensor|UP:inst8|Pis:inst2|lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|counter_comb_bita0           ; combout          ;
; |ControlAscensor|UP:inst8|Pis:inst2|lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|counter_comb_bita0        ; |ControlAscensor|UP:inst8|Pis:inst2|lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|counter_comb_bita0~COUT      ; cout             ;
; |ControlAscensor|UP:inst8|Pis:inst2|lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|counter_comb_bita1        ; |ControlAscensor|UP:inst8|Pis:inst2|lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|counter_comb_bita1           ; combout          ;
; |ControlAscensor|UP:inst8|Pis:inst2|lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|counter_comb_bita1        ; |ControlAscensor|UP:inst8|Pis:inst2|lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|counter_comb_bita1~COUT      ; cout             ;
; |ControlAscensor|UP:inst8|Pis:inst2|lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|counter_reg_bit1a[1]      ; |ControlAscensor|UP:inst8|Pis:inst2|lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|safe_q[1]                    ; regout           ;
; |ControlAscensor|UP:inst8|Pis:inst2|lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|counter_reg_bit1a[0]      ; |ControlAscensor|UP:inst8|Pis:inst2|lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|safe_q[0]                    ; regout           ;
; |ControlAscensor|UP:inst8|Pis:inst2|lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|counter_comb_bita0   ; |ControlAscensor|UP:inst8|Pis:inst2|lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|counter_comb_bita0      ; combout          ;
; |ControlAscensor|UP:inst8|Pis:inst2|lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|counter_comb_bita0   ; |ControlAscensor|UP:inst8|Pis:inst2|lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |ControlAscensor|UP:inst8|Pis:inst2|lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|counter_comb_bita1   ; |ControlAscensor|UP:inst8|Pis:inst2|lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|counter_comb_bita1      ; combout          ;
; |ControlAscensor|UP:inst8|Pis:inst2|lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|counter_comb_bita1   ; |ControlAscensor|UP:inst8|Pis:inst2|lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |ControlAscensor|UP:inst8|Pis:inst2|lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|counter_comb_bita2   ; |ControlAscensor|UP:inst8|Pis:inst2|lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|counter_comb_bita2      ; combout          ;
; |ControlAscensor|UP:inst8|Pis:inst2|lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|counter_reg_bit1a[2] ; |ControlAscensor|UP:inst8|Pis:inst2|lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[2]               ; regout           ;
; |ControlAscensor|UP:inst8|Pis:inst2|lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|counter_reg_bit1a[1] ; |ControlAscensor|UP:inst8|Pis:inst2|lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[1]               ; regout           ;
; |ControlAscensor|UP:inst8|Pis:inst2|lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|counter_reg_bit1a[0] ; |ControlAscensor|UP:inst8|Pis:inst2|lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[0]               ; regout           ;
; |ControlAscensor|UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode19w[3]                 ; |ControlAscensor|UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode19w[3]                    ; out0             ;
; |ControlAscensor|UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode19w[2]                 ; |ControlAscensor|UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode19w[2]                    ; out0             ;
; |ControlAscensor|UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode1w[3]                  ; |ControlAscensor|UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode1w[3]                     ; out0             ;
; |ControlAscensor|UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode1w[2]                  ; |ControlAscensor|UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode1w[2]                     ; out0             ;
; |ControlAscensor|UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode30w[3]                 ; |ControlAscensor|UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode30w[3]                    ; out0             ;
; |ControlAscensor|UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode30w[2]                 ; |ControlAscensor|UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode30w[2]                    ; out0             ;
; |ControlAscensor|UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode41w[3]                 ; |ControlAscensor|UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode41w[3]                    ; out0             ;
; |ControlAscensor|UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode41w[2]                 ; |ControlAscensor|UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode41w[2]                    ; out0             ;
; |ControlAscensor|UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode52w[3]                 ; |ControlAscensor|UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode52w[3]                    ; out0             ;
; |ControlAscensor|UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode52w[2]                 ; |ControlAscensor|UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode52w[2]                    ; out0             ;
; |ControlAscensor|UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode63w[3]                 ; |ControlAscensor|UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode63w[3]                    ; out0             ;
; |ControlAscensor|UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode63w[2]                 ; |ControlAscensor|UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode63w[2]                    ; out0             ;
; |ControlAscensor|UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode74w[3]                 ; |ControlAscensor|UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode74w[3]                    ; out0             ;
; |ControlAscensor|UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode74w[2]                 ; |ControlAscensor|UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode74w[2]                    ; out0             ;
; |ControlAscensor|UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode85w[3]                 ; |ControlAscensor|UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode85w[3]                    ; out0             ;
; |ControlAscensor|UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode85w[2]                 ; |ControlAscensor|UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode85w[2]                    ; out0             ;
; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_avall:inst2|inst10                                                                     ; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_avall:inst2|inst10                                                                        ; out0             ;
; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_avall:inst2|inst                                                                       ; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_avall:inst2|inst                                                                          ; out0             ;
; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_avall:inst2|inst4                                                                      ; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_avall:inst2|inst4                                                                         ; out0             ;
; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_avall:inst2|inst15                                                                     ; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_avall:inst2|inst15                                                                        ; out0             ;
; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_avall:inst2|inst12                                                                     ; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_avall:inst2|inst12                                                                        ; out0             ;
; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_avall:inst2|inst3                                                                      ; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_avall:inst2|inst3                                                                         ; out0             ;
; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_avall:inst2|inst5                                                                      ; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_avall:inst2|inst5                                                                         ; out0             ;
; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_avall:inst2|inst11                                                                     ; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_avall:inst2|inst11                                                                        ; out0             ;
; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_avall:inst2|inst7                                                                      ; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_avall:inst2|inst7                                                                         ; out0             ;
; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_avall:inst2|inst16                                                                     ; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_avall:inst2|inst16                                                                        ; out0             ;
; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_avall:inst2|inst13                                                                     ; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_avall:inst2|inst13                                                                        ; out0             ;
; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_avall:inst2|inst6                                                                      ; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_avall:inst2|inst6                                                                         ; out0             ;
; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_avall:inst2|inst8                                                                      ; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_avall:inst2|inst8                                                                         ; out0             ;
; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_avall:inst2|inst14                                                                     ; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_avall:inst2|inst14                                                                        ; out0             ;
; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_amunt:inst1|inst10                                                                     ; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_amunt:inst1|inst10                                                                        ; out0             ;
; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_amunt:inst1|inst                                                                       ; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_amunt:inst1|inst                                                                          ; out0             ;
; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_amunt:inst1|inst4                                                                      ; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_amunt:inst1|inst4                                                                         ; out0             ;
; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_amunt:inst1|inst15                                                                     ; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_amunt:inst1|inst15                                                                        ; out0             ;
; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_amunt:inst1|inst12                                                                     ; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_amunt:inst1|inst12                                                                        ; out0             ;
; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_amunt:inst1|inst3                                                                      ; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_amunt:inst1|inst3                                                                         ; out0             ;
; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_amunt:inst1|inst5                                                                      ; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_amunt:inst1|inst5                                                                         ; out0             ;
; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_amunt:inst1|inst11                                                                     ; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_amunt:inst1|inst11                                                                        ; out0             ;
; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_amunt:inst1|inst7                                                                      ; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_amunt:inst1|inst7                                                                         ; out0             ;
; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_amunt:inst1|inst16                                                                     ; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_amunt:inst1|inst16                                                                        ; out0             ;
; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_amunt:inst1|inst13                                                                     ; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_amunt:inst1|inst13                                                                        ; out0             ;
; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_amunt:inst1|inst6                                                                      ; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_amunt:inst1|inst6                                                                         ; out0             ;
; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_amunt:inst1|inst8                                                                      ; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_amunt:inst1|inst8                                                                         ; out0             ;
; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_amunt:inst1|inst14                                                                     ; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_amunt:inst1|inst14                                                                        ; out0             ;
; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_P:inst|inst9                                                                              ; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_P:inst|inst9                                                                                 ; out0             ;
; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_P:inst|inst                                                                               ; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_P:inst|inst                                                                                  ; out0             ;
; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_P:inst|inst2                                                                              ; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_P:inst|inst2                                                                                 ; out0             ;
; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_P:inst|inst1                                                                              ; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_P:inst|inst1                                                                                 ; out0             ;
; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_P:inst|inst3                                                                              ; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_P:inst|inst3                                                                                 ; out0             ;
; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_P:inst|inst5                                                                              ; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_P:inst|inst5                                                                                 ; out0             ;
; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_P:inst|inst4                                                                              ; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_P:inst|inst4                                                                                 ; out0             ;
; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_P:inst|inst6                                                                              ; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_P:inst|inst6                                                                                 ; out0             ;
; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_P:inst|inst7                                                                              ; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_P:inst|inst7                                                                                 ; out0             ;
; |ControlAscensor|UC:inst|UC_MOV:inst1|inst37                                                                                                    ; |ControlAscensor|UC:inst|UC_MOV:inst1|inst37                                                                                                       ; out0             ;
; |ControlAscensor|UC:inst|UC_MOV:inst1|ff2                                                                                                       ; |ControlAscensor|UC:inst|UC_MOV:inst1|ff2                                                                                                          ; regout           ;
; |ControlAscensor|UC:inst|UC_MOV:inst1|inst2                                                                                                     ; |ControlAscensor|UC:inst|UC_MOV:inst1|inst2                                                                                                        ; out0             ;
; |ControlAscensor|UC:inst|UC_MOV:inst1|inst4                                                                                                     ; |ControlAscensor|UC:inst|UC_MOV:inst1|inst4                                                                                                        ; out0             ;
; |ControlAscensor|UC:inst|UC_MOV:inst1|ff1                                                                                                       ; |ControlAscensor|UC:inst|UC_MOV:inst1|ff1                                                                                                          ; regout           ;
; |ControlAscensor|UC:inst|UC_MOV:inst1|inst20                                                                                                    ; |ControlAscensor|UC:inst|UC_MOV:inst1|inst20                                                                                                       ; out0             ;
; |ControlAscensor|UC:inst|UC_MOV:inst1|inst27                                                                                                    ; |ControlAscensor|UC:inst|UC_MOV:inst1|inst27                                                                                                       ; out0             ;
; |ControlAscensor|UC:inst|UC_MOV:inst1|ff0                                                                                                       ; |ControlAscensor|UC:inst|UC_MOV:inst1|ff0                                                                                                          ; regout           ;
; |ControlAscensor|UC:inst|UC_MOV:inst1|inst33                                                                                                    ; |ControlAscensor|UC:inst|UC_MOV:inst1|inst33                                                                                                       ; out0             ;
; |ControlAscensor|UC:inst|UC_MOV:inst1|inst28                                                                                                    ; |ControlAscensor|UC:inst|UC_MOV:inst1|inst28                                                                                                       ; out0             ;
; |ControlAscensor|UC:inst|UC_MOV:inst1|inst9                                                                                                     ; |ControlAscensor|UC:inst|UC_MOV:inst1|inst9                                                                                                        ; out0             ;
; |ControlAscensor|UC:inst|UC_MOV:inst1|inst34                                                                                                    ; |ControlAscensor|UC:inst|UC_MOV:inst1|inst34                                                                                                       ; out0             ;
; |ControlAscensor|UC:inst|UC_MOV:inst1|inst31                                                                                                    ; |ControlAscensor|UC:inst|UC_MOV:inst1|inst31                                                                                                       ; out0             ;
; |ControlAscensor|UC:inst|UC_MOV:inst1|inst30                                                                                                    ; |ControlAscensor|UC:inst|UC_MOV:inst1|inst30                                                                                                       ; out0             ;
; |ControlAscensor|UC:inst|UC_MOV:inst1|inst32                                                                                                    ; |ControlAscensor|UC:inst|UC_MOV:inst1|inst32                                                                                                       ; out0             ;
; |ControlAscensor|UC:inst|UC_MOV:inst1|inst29                                                                                                    ; |ControlAscensor|UC:inst|UC_MOV:inst1|inst29                                                                                                       ; out0             ;
; |ControlAscensor|UC:inst|UC_MOV:inst1|inst26                                                                                                    ; |ControlAscensor|UC:inst|UC_MOV:inst1|inst26                                                                                                       ; out0             ;
; |ControlAscensor|UC:inst|UC_MOV:inst1|inst3                                                                                                     ; |ControlAscensor|UC:inst|UC_MOV:inst1|inst3                                                                                                        ; out0             ;
; |ControlAscensor|UC:inst|UC_MOV:inst1|inst1                                                                                                     ; |ControlAscensor|UC:inst|UC_MOV:inst1|inst1                                                                                                        ; out0             ;
; |ControlAscensor|UC:inst|UC_MOV:inst1|inst5                                                                                                     ; |ControlAscensor|UC:inst|UC_MOV:inst1|inst5                                                                                                        ; out0             ;
; |ControlAscensor|UC:inst|UC_MOV:inst1|inst6                                                                                                     ; |ControlAscensor|UC:inst|UC_MOV:inst1|inst6                                                                                                        ; out0             ;
; |ControlAscensor|UC:inst|UC_MOV:inst1|inst                                                                                                      ; |ControlAscensor|UC:inst|UC_MOV:inst1|inst                                                                                                         ; out0             ;
; |ControlAscensor|UC:inst|UC_MOV:inst1|inst39                                                                                                    ; |ControlAscensor|UC:inst|UC_MOV:inst1|inst39                                                                                                       ; out0             ;
; |ControlAscensor|UC:inst|UC_MOV:inst1|inst12                                                                                                    ; |ControlAscensor|UC:inst|UC_MOV:inst1|inst12                                                                                                       ; out0             ;
; |ControlAscensor|UC:inst|UC_MOV:inst1|inst8                                                                                                     ; |ControlAscensor|UC:inst|UC_MOV:inst1|inst8                                                                                                        ; out0             ;
; |ControlAscensor|UC:inst|UC_DIR:inst|inst6                                                                                                      ; |ControlAscensor|UC:inst|UC_DIR:inst|inst6                                                                                                         ; regout           ;
; |ControlAscensor|UC:inst|UC_DIR:inst|inst5                                                                                                      ; |ControlAscensor|UC:inst|UC_DIR:inst|inst5                                                                                                         ; out0             ;
; |ControlAscensor|UC:inst|UC_DIR:inst|inst2                                                                                                      ; |ControlAscensor|UC:inst|UC_DIR:inst|inst2                                                                                                         ; out0             ;
; |ControlAscensor|UC:inst|UC_DIR:inst|inst3                                                                                                      ; |ControlAscensor|UC:inst|UC_DIR:inst|inst3                                                                                                         ; out0             ;
; |ControlAscensor|UC:inst|UC_DIR:inst|inst1                                                                                                      ; |ControlAscensor|UC:inst|UC_DIR:inst|inst1                                                                                                         ; out0             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                       ; Output Port Name                                                                                                                                   ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |ControlAscensor|Downup                                                                                                                         ; |ControlAscensor|Downup                                                                                                                            ; pin_out          ;
; |ControlAscensor|RST                                                                                                                            ; |ControlAscensor|RST                                                                                                                               ; out              ;
; |ControlAscensor|CK                                                                                                                             ; |ControlAscensor|CK                                                                                                                                ; out              ;
; |ControlAscensor|Enable                                                                                                                         ; |ControlAscensor|Enable                                                                                                                            ; pin_out          ;
; |ControlAscensor|Polsador[7]                                                                                                                    ; |ControlAscensor|Polsador[7]                                                                                                                       ; out              ;
; |ControlAscensor|Polsador[6]                                                                                                                    ; |ControlAscensor|Polsador[6]                                                                                                                       ; out              ;
; |ControlAscensor|Polsador[5]                                                                                                                    ; |ControlAscensor|Polsador[5]                                                                                                                       ; out              ;
; |ControlAscensor|Polsador[4]                                                                                                                    ; |ControlAscensor|Polsador[4]                                                                                                                       ; out              ;
; |ControlAscensor|Polsador[3]                                                                                                                    ; |ControlAscensor|Polsador[3]                                                                                                                       ; out              ;
; |ControlAscensor|Polsador[2]                                                                                                                    ; |ControlAscensor|Polsador[2]                                                                                                                       ; out              ;
; |ControlAscensor|Polsador[1]                                                                                                                    ; |ControlAscensor|Polsador[1]                                                                                                                       ; out              ;
; |ControlAscensor|Polsador[0]                                                                                                                    ; |ControlAscensor|Polsador[0]                                                                                                                       ; out              ;
; |ControlAscensor|SP                                                                                                                             ; |ControlAscensor|SP                                                                                                                                ; out              ;
; |ControlAscensor|Obrir_Alliberar[7]                                                                                                             ; |ControlAscensor|Obrir_Alliberar[7]                                                                                                                ; pin_out          ;
; |ControlAscensor|Obrir_Alliberar[6]                                                                                                             ; |ControlAscensor|Obrir_Alliberar[6]                                                                                                                ; pin_out          ;
; |ControlAscensor|Obrir_Alliberar[5]                                                                                                             ; |ControlAscensor|Obrir_Alliberar[5]                                                                                                                ; pin_out          ;
; |ControlAscensor|Obrir_Alliberar[4]                                                                                                             ; |ControlAscensor|Obrir_Alliberar[4]                                                                                                                ; pin_out          ;
; |ControlAscensor|Obrir_Alliberar[3]                                                                                                             ; |ControlAscensor|Obrir_Alliberar[3]                                                                                                                ; pin_out          ;
; |ControlAscensor|Obrir_Alliberar[2]                                                                                                             ; |ControlAscensor|Obrir_Alliberar[2]                                                                                                                ; pin_out          ;
; |ControlAscensor|Obrir_Alliberar[1]                                                                                                             ; |ControlAscensor|Obrir_Alliberar[1]                                                                                                                ; pin_out          ;
; |ControlAscensor|Obrir_Alliberar[0]                                                                                                             ; |ControlAscensor|Obrir_Alliberar[0]                                                                                                                ; pin_out          ;
; |ControlAscensor|Pis[6]                                                                                                                         ; |ControlAscensor|Pis[6]                                                                                                                            ; pin_out          ;
; |ControlAscensor|Pis[5]                                                                                                                         ; |ControlAscensor|Pis[5]                                                                                                                            ; pin_out          ;
; |ControlAscensor|Pis[4]                                                                                                                         ; |ControlAscensor|Pis[4]                                                                                                                            ; pin_out          ;
; |ControlAscensor|Pis[3]                                                                                                                         ; |ControlAscensor|Pis[3]                                                                                                                            ; pin_out          ;
; |ControlAscensor|Pis[2]                                                                                                                         ; |ControlAscensor|Pis[2]                                                                                                                            ; pin_out          ;
; |ControlAscensor|Pis[1]                                                                                                                         ; |ControlAscensor|Pis[1]                                                                                                                            ; pin_out          ;
; |ControlAscensor|Pis[0]                                                                                                                         ; |ControlAscensor|Pis[0]                                                                                                                            ; pin_out          ;
; |ControlAscensor|Pis_actual[7]                                                                                                                  ; |ControlAscensor|Pis_actual[7]                                                                                                                     ; pin_out          ;
; |ControlAscensor|Pis_actual[6]                                                                                                                  ; |ControlAscensor|Pis_actual[6]                                                                                                                     ; pin_out          ;
; |ControlAscensor|Pis_actual[5]                                                                                                                  ; |ControlAscensor|Pis_actual[5]                                                                                                                     ; pin_out          ;
; |ControlAscensor|Pis_actual[4]                                                                                                                  ; |ControlAscensor|Pis_actual[4]                                                                                                                     ; pin_out          ;
; |ControlAscensor|Pis_actual[3]                                                                                                                  ; |ControlAscensor|Pis_actual[3]                                                                                                                     ; pin_out          ;
; |ControlAscensor|Pis_actual[2]                                                                                                                  ; |ControlAscensor|Pis_actual[2]                                                                                                                     ; pin_out          ;
; |ControlAscensor|Pis_actual[1]                                                                                                                  ; |ControlAscensor|Pis_actual[1]                                                                                                                     ; pin_out          ;
; |ControlAscensor|Pis_actual[0]                                                                                                                  ; |ControlAscensor|Pis_actual[0]                                                                                                                     ; pin_out          ;
; |ControlAscensor|Pis_demanat[7]                                                                                                                 ; |ControlAscensor|Pis_demanat[7]                                                                                                                    ; pin_out          ;
; |ControlAscensor|Pis_demanat[6]                                                                                                                 ; |ControlAscensor|Pis_demanat[6]                                                                                                                    ; pin_out          ;
; |ControlAscensor|Pis_demanat[5]                                                                                                                 ; |ControlAscensor|Pis_demanat[5]                                                                                                                    ; pin_out          ;
; |ControlAscensor|Pis_demanat[4]                                                                                                                 ; |ControlAscensor|Pis_demanat[4]                                                                                                                    ; pin_out          ;
; |ControlAscensor|Pis_demanat[3]                                                                                                                 ; |ControlAscensor|Pis_demanat[3]                                                                                                                    ; pin_out          ;
; |ControlAscensor|Pis_demanat[2]                                                                                                                 ; |ControlAscensor|Pis_demanat[2]                                                                                                                    ; pin_out          ;
; |ControlAscensor|Pis_demanat[1]                                                                                                                 ; |ControlAscensor|Pis_demanat[1]                                                                                                                    ; pin_out          ;
; |ControlAscensor|Pis_demanat[0]                                                                                                                 ; |ControlAscensor|Pis_demanat[0]                                                                                                                    ; pin_out          ;
; |ControlAscensor|UP:inst8|Display:inst4|inst                                                                                                    ; |ControlAscensor|UP:inst8|Display:inst4|inst                                                                                                       ; out0             ;
; |ControlAscensor|UP:inst8|Display:inst4|inst2                                                                                                   ; |ControlAscensor|UP:inst8|Display:inst4|inst2                                                                                                      ; out0             ;
; |ControlAscensor|UP:inst8|Display:inst4|inst3                                                                                                   ; |ControlAscensor|UP:inst8|Display:inst4|inst3                                                                                                      ; out0             ;
; |ControlAscensor|UP:inst8|Display:inst4|inst4                                                                                                   ; |ControlAscensor|UP:inst8|Display:inst4|inst4                                                                                                      ; out0             ;
; |ControlAscensor|UP:inst8|Display:inst4|inst6                                                                                                   ; |ControlAscensor|UP:inst8|Display:inst4|inst6                                                                                                      ; out0             ;
; |ControlAscensor|UP:inst8|Display:inst4|inst5                                                                                                   ; |ControlAscensor|UP:inst8|Display:inst4|inst5                                                                                                      ; out0             ;
; |ControlAscensor|UP:inst8|Obrir_Alliberar:inst3|Obrir_Alliberar_1bit:inst8|inst                                                                 ; |ControlAscensor|UP:inst8|Obrir_Alliberar:inst3|Obrir_Alliberar_1bit:inst8|inst                                                                    ; out0             ;
; |ControlAscensor|UP:inst8|Obrir_Alliberar:inst3|Obrir_Alliberar_1bit:inst8|inst2                                                                ; |ControlAscensor|UP:inst8|Obrir_Alliberar:inst3|Obrir_Alliberar_1bit:inst8|inst2                                                                   ; out0             ;
; |ControlAscensor|UP:inst8|Obrir_Alliberar:inst3|Obrir_Alliberar_1bit:inst6|inst                                                                 ; |ControlAscensor|UP:inst8|Obrir_Alliberar:inst3|Obrir_Alliberar_1bit:inst6|inst                                                                    ; out0             ;
; |ControlAscensor|UP:inst8|Obrir_Alliberar:inst3|Obrir_Alliberar_1bit:inst6|inst2                                                                ; |ControlAscensor|UP:inst8|Obrir_Alliberar:inst3|Obrir_Alliberar_1bit:inst6|inst2                                                                   ; out0             ;
; |ControlAscensor|UP:inst8|Obrir_Alliberar:inst3|Obrir_Alliberar_1bit:inst5|inst                                                                 ; |ControlAscensor|UP:inst8|Obrir_Alliberar:inst3|Obrir_Alliberar_1bit:inst5|inst                                                                    ; out0             ;
; |ControlAscensor|UP:inst8|Obrir_Alliberar:inst3|Obrir_Alliberar_1bit:inst5|inst2                                                                ; |ControlAscensor|UP:inst8|Obrir_Alliberar:inst3|Obrir_Alliberar_1bit:inst5|inst2                                                                   ; out0             ;
; |ControlAscensor|UP:inst8|Obrir_Alliberar:inst3|Obrir_Alliberar_1bit:inst4|inst                                                                 ; |ControlAscensor|UP:inst8|Obrir_Alliberar:inst3|Obrir_Alliberar_1bit:inst4|inst                                                                    ; out0             ;
; |ControlAscensor|UP:inst8|Obrir_Alliberar:inst3|Obrir_Alliberar_1bit:inst4|inst2                                                                ; |ControlAscensor|UP:inst8|Obrir_Alliberar:inst3|Obrir_Alliberar_1bit:inst4|inst2                                                                   ; out0             ;
; |ControlAscensor|UP:inst8|Obrir_Alliberar:inst3|Obrir_Alliberar_1bit:inst3|inst                                                                 ; |ControlAscensor|UP:inst8|Obrir_Alliberar:inst3|Obrir_Alliberar_1bit:inst3|inst                                                                    ; out0             ;
; |ControlAscensor|UP:inst8|Obrir_Alliberar:inst3|Obrir_Alliberar_1bit:inst3|inst2                                                                ; |ControlAscensor|UP:inst8|Obrir_Alliberar:inst3|Obrir_Alliberar_1bit:inst3|inst2                                                                   ; out0             ;
; |ControlAscensor|UP:inst8|Obrir_Alliberar:inst3|Obrir_Alliberar_1bit:inst2|inst                                                                 ; |ControlAscensor|UP:inst8|Obrir_Alliberar:inst3|Obrir_Alliberar_1bit:inst2|inst                                                                    ; out0             ;
; |ControlAscensor|UP:inst8|Obrir_Alliberar:inst3|Obrir_Alliberar_1bit:inst2|inst2                                                                ; |ControlAscensor|UP:inst8|Obrir_Alliberar:inst3|Obrir_Alliberar_1bit:inst2|inst2                                                                   ; out0             ;
; |ControlAscensor|UP:inst8|Obrir_Alliberar:inst3|Obrir_Alliberar_1bit:inst1|inst                                                                 ; |ControlAscensor|UP:inst8|Obrir_Alliberar:inst3|Obrir_Alliberar_1bit:inst1|inst                                                                    ; out0             ;
; |ControlAscensor|UP:inst8|Obrir_Alliberar:inst3|Obrir_Alliberar_1bit:inst1|inst2                                                                ; |ControlAscensor|UP:inst8|Obrir_Alliberar:inst3|Obrir_Alliberar_1bit:inst1|inst2                                                                   ; out0             ;
; |ControlAscensor|UP:inst8|Obrir_Alliberar:inst3|Obrir_Alliberar_1bit:inst|inst                                                                  ; |ControlAscensor|UP:inst8|Obrir_Alliberar:inst3|Obrir_Alliberar_1bit:inst|inst                                                                     ; out0             ;
; |ControlAscensor|UP:inst8|Obrir_Alliberar:inst3|Obrir_Alliberar_1bit:inst|inst2                                                                 ; |ControlAscensor|UP:inst8|Obrir_Alliberar:inst3|Obrir_Alliberar_1bit:inst|inst2                                                                    ; out0             ;
; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst17|inst9                                                                   ; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst17|inst9                                                                      ; regout           ;
; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst17|inst8                                                                   ; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst17|inst8                                                                      ; out0             ;
; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst17|inst7                                                                   ; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst17|inst7                                                                      ; out0             ;
; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst17|inst6                                                                   ; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst17|inst6                                                                      ; out0             ;
; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst16|inst9                                                                   ; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst16|inst9                                                                      ; regout           ;
; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst16|inst8                                                                   ; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst16|inst8                                                                      ; out0             ;
; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst16|inst7                                                                   ; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst16|inst7                                                                      ; out0             ;
; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst16|inst6                                                                   ; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst16|inst6                                                                      ; out0             ;
; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst15|inst9                                                                   ; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst15|inst9                                                                      ; regout           ;
; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst15|inst8                                                                   ; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst15|inst8                                                                      ; out0             ;
; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst15|inst7                                                                   ; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst15|inst7                                                                      ; out0             ;
; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst15|inst6                                                                   ; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst15|inst6                                                                      ; out0             ;
; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst14|inst9                                                                   ; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst14|inst9                                                                      ; regout           ;
; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst14|inst8                                                                   ; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst14|inst8                                                                      ; out0             ;
; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst14|inst7                                                                   ; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst14|inst7                                                                      ; out0             ;
; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst14|inst6                                                                   ; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst14|inst6                                                                      ; out0             ;
; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst13|inst9                                                                   ; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst13|inst9                                                                      ; regout           ;
; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst13|inst8                                                                   ; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst13|inst8                                                                      ; out0             ;
; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst13|inst7                                                                   ; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst13|inst7                                                                      ; out0             ;
; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst13|inst6                                                                   ; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst13|inst6                                                                      ; out0             ;
; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst12|inst9                                                                   ; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst12|inst9                                                                      ; regout           ;
; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst12|inst8                                                                   ; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst12|inst8                                                                      ; out0             ;
; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst12|inst7                                                                   ; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst12|inst7                                                                      ; out0             ;
; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst12|inst6                                                                   ; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst12|inst6                                                                      ; out0             ;
; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst11|inst9                                                                   ; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst11|inst9                                                                      ; regout           ;
; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst11|inst8                                                                   ; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst11|inst8                                                                      ; out0             ;
; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst11|inst7                                                                   ; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst11|inst7                                                                      ; out0             ;
; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst11|inst6                                                                   ; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst11|inst6                                                                      ; out0             ;
; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst|inst9                                                                     ; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst|inst9                                                                        ; regout           ;
; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst|inst8                                                                     ; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst|inst8                                                                        ; out0             ;
; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst|inst7                                                                     ; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst|inst7                                                                        ; out0             ;
; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst|inst6                                                                     ; |ControlAscensor|UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst|inst6                                                                        ; out0             ;
; |ControlAscensor|UP:inst8|Pis:inst2|inst8                                                                                                       ; |ControlAscensor|UP:inst8|Pis:inst2|inst8                                                                                                          ; out0             ;
; |ControlAscensor|UP:inst8|Pis:inst2|lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|counter_comb_bita0        ; |ControlAscensor|UP:inst8|Pis:inst2|lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|counter_comb_bita0           ; combout          ;
; |ControlAscensor|UP:inst8|Pis:inst2|lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|counter_comb_bita0        ; |ControlAscensor|UP:inst8|Pis:inst2|lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|counter_comb_bita0~COUT      ; cout             ;
; |ControlAscensor|UP:inst8|Pis:inst2|lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|counter_comb_bita1        ; |ControlAscensor|UP:inst8|Pis:inst2|lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|counter_comb_bita1           ; combout          ;
; |ControlAscensor|UP:inst8|Pis:inst2|lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|counter_comb_bita1        ; |ControlAscensor|UP:inst8|Pis:inst2|lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|counter_comb_bita1~COUT      ; cout             ;
; |ControlAscensor|UP:inst8|Pis:inst2|lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|counter_reg_bit1a[1]      ; |ControlAscensor|UP:inst8|Pis:inst2|lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|safe_q[1]                    ; regout           ;
; |ControlAscensor|UP:inst8|Pis:inst2|lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|counter_reg_bit1a[0]      ; |ControlAscensor|UP:inst8|Pis:inst2|lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|safe_q[0]                    ; regout           ;
; |ControlAscensor|UP:inst8|Pis:inst2|lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|counter_comb_bita0   ; |ControlAscensor|UP:inst8|Pis:inst2|lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|counter_comb_bita0      ; combout          ;
; |ControlAscensor|UP:inst8|Pis:inst2|lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|counter_comb_bita0   ; |ControlAscensor|UP:inst8|Pis:inst2|lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |ControlAscensor|UP:inst8|Pis:inst2|lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|counter_comb_bita1   ; |ControlAscensor|UP:inst8|Pis:inst2|lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|counter_comb_bita1      ; combout          ;
; |ControlAscensor|UP:inst8|Pis:inst2|lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|counter_comb_bita1   ; |ControlAscensor|UP:inst8|Pis:inst2|lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |ControlAscensor|UP:inst8|Pis:inst2|lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|counter_comb_bita2   ; |ControlAscensor|UP:inst8|Pis:inst2|lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|counter_comb_bita2      ; combout          ;
; |ControlAscensor|UP:inst8|Pis:inst2|lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|counter_reg_bit1a[2] ; |ControlAscensor|UP:inst8|Pis:inst2|lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[2]               ; regout           ;
; |ControlAscensor|UP:inst8|Pis:inst2|lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|counter_reg_bit1a[1] ; |ControlAscensor|UP:inst8|Pis:inst2|lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[1]               ; regout           ;
; |ControlAscensor|UP:inst8|Pis:inst2|lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|counter_reg_bit1a[0] ; |ControlAscensor|UP:inst8|Pis:inst2|lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[0]               ; regout           ;
; |ControlAscensor|UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode19w[3]                 ; |ControlAscensor|UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode19w[3]                    ; out0             ;
; |ControlAscensor|UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode19w[2]                 ; |ControlAscensor|UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode19w[2]                    ; out0             ;
; |ControlAscensor|UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode1w[3]                  ; |ControlAscensor|UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode1w[3]                     ; out0             ;
; |ControlAscensor|UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode1w[2]                  ; |ControlAscensor|UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode1w[2]                     ; out0             ;
; |ControlAscensor|UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode30w[3]                 ; |ControlAscensor|UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode30w[3]                    ; out0             ;
; |ControlAscensor|UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode30w[2]                 ; |ControlAscensor|UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode30w[2]                    ; out0             ;
; |ControlAscensor|UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode41w[3]                 ; |ControlAscensor|UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode41w[3]                    ; out0             ;
; |ControlAscensor|UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode41w[2]                 ; |ControlAscensor|UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode41w[2]                    ; out0             ;
; |ControlAscensor|UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode52w[3]                 ; |ControlAscensor|UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode52w[3]                    ; out0             ;
; |ControlAscensor|UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode52w[2]                 ; |ControlAscensor|UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode52w[2]                    ; out0             ;
; |ControlAscensor|UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode63w[3]                 ; |ControlAscensor|UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode63w[3]                    ; out0             ;
; |ControlAscensor|UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode63w[2]                 ; |ControlAscensor|UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode63w[2]                    ; out0             ;
; |ControlAscensor|UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode74w[3]                 ; |ControlAscensor|UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode74w[3]                    ; out0             ;
; |ControlAscensor|UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode74w[2]                 ; |ControlAscensor|UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode74w[2]                    ; out0             ;
; |ControlAscensor|UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode85w[3]                 ; |ControlAscensor|UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode85w[3]                    ; out0             ;
; |ControlAscensor|UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode85w[2]                 ; |ControlAscensor|UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode85w[2]                    ; out0             ;
; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_avall:inst2|inst10                                                                     ; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_avall:inst2|inst10                                                                        ; out0             ;
; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_avall:inst2|inst                                                                       ; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_avall:inst2|inst                                                                          ; out0             ;
; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_avall:inst2|inst4                                                                      ; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_avall:inst2|inst4                                                                         ; out0             ;
; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_avall:inst2|inst15                                                                     ; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_avall:inst2|inst15                                                                        ; out0             ;
; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_avall:inst2|inst12                                                                     ; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_avall:inst2|inst12                                                                        ; out0             ;
; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_avall:inst2|inst3                                                                      ; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_avall:inst2|inst3                                                                         ; out0             ;
; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_avall:inst2|inst5                                                                      ; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_avall:inst2|inst5                                                                         ; out0             ;
; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_avall:inst2|inst11                                                                     ; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_avall:inst2|inst11                                                                        ; out0             ;
; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_avall:inst2|inst7                                                                      ; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_avall:inst2|inst7                                                                         ; out0             ;
; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_avall:inst2|inst16                                                                     ; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_avall:inst2|inst16                                                                        ; out0             ;
; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_avall:inst2|inst13                                                                     ; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_avall:inst2|inst13                                                                        ; out0             ;
; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_avall:inst2|inst6                                                                      ; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_avall:inst2|inst6                                                                         ; out0             ;
; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_avall:inst2|inst8                                                                      ; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_avall:inst2|inst8                                                                         ; out0             ;
; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_avall:inst2|inst14                                                                     ; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_avall:inst2|inst14                                                                        ; out0             ;
; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_amunt:inst1|inst10                                                                     ; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_amunt:inst1|inst10                                                                        ; out0             ;
; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_amunt:inst1|inst                                                                       ; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_amunt:inst1|inst                                                                          ; out0             ;
; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_amunt:inst1|inst4                                                                      ; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_amunt:inst1|inst4                                                                         ; out0             ;
; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_amunt:inst1|inst15                                                                     ; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_amunt:inst1|inst15                                                                        ; out0             ;
; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_amunt:inst1|inst12                                                                     ; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_amunt:inst1|inst12                                                                        ; out0             ;
; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_amunt:inst1|inst3                                                                      ; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_amunt:inst1|inst3                                                                         ; out0             ;
; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_amunt:inst1|inst5                                                                      ; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_amunt:inst1|inst5                                                                         ; out0             ;
; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_amunt:inst1|inst11                                                                     ; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_amunt:inst1|inst11                                                                        ; out0             ;
; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_amunt:inst1|inst7                                                                      ; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_amunt:inst1|inst7                                                                         ; out0             ;
; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_amunt:inst1|inst16                                                                     ; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_amunt:inst1|inst16                                                                        ; out0             ;
; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_amunt:inst1|inst13                                                                     ; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_amunt:inst1|inst13                                                                        ; out0             ;
; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_amunt:inst1|inst6                                                                      ; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_amunt:inst1|inst6                                                                         ; out0             ;
; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_amunt:inst1|inst8                                                                      ; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_amunt:inst1|inst8                                                                         ; out0             ;
; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_amunt:inst1|inst14                                                                     ; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_PP_amunt:inst1|inst14                                                                        ; out0             ;
; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_P:inst|inst9                                                                              ; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_P:inst|inst9                                                                                 ; out0             ;
; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_P:inst|inst                                                                               ; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_P:inst|inst                                                                                  ; out0             ;
; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_P:inst|inst2                                                                              ; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_P:inst|inst2                                                                                 ; out0             ;
; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_P:inst|inst1                                                                              ; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_P:inst|inst1                                                                                 ; out0             ;
; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_P:inst|inst3                                                                              ; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_P:inst|inst3                                                                                 ; out0             ;
; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_P:inst|inst5                                                                              ; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_P:inst|inst5                                                                                 ; out0             ;
; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_P:inst|inst4                                                                              ; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_P:inst|inst4                                                                                 ; out0             ;
; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_P:inst|inst6                                                                              ; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_P:inst|inst6                                                                                 ; out0             ;
; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_P:inst|inst7                                                                              ; |ControlAscensor|UP:inst8|Senyals_UC:inst1|Senyals_UC_P:inst|inst7                                                                                 ; out0             ;
; |ControlAscensor|UC:inst|UC_MOV:inst1|inst37                                                                                                    ; |ControlAscensor|UC:inst|UC_MOV:inst1|inst37                                                                                                       ; out0             ;
; |ControlAscensor|UC:inst|UC_MOV:inst1|ff2                                                                                                       ; |ControlAscensor|UC:inst|UC_MOV:inst1|ff2                                                                                                          ; regout           ;
; |ControlAscensor|UC:inst|UC_MOV:inst1|inst2                                                                                                     ; |ControlAscensor|UC:inst|UC_MOV:inst1|inst2                                                                                                        ; out0             ;
; |ControlAscensor|UC:inst|UC_MOV:inst1|inst4                                                                                                     ; |ControlAscensor|UC:inst|UC_MOV:inst1|inst4                                                                                                        ; out0             ;
; |ControlAscensor|UC:inst|UC_MOV:inst1|ff1                                                                                                       ; |ControlAscensor|UC:inst|UC_MOV:inst1|ff1                                                                                                          ; regout           ;
; |ControlAscensor|UC:inst|UC_MOV:inst1|inst20                                                                                                    ; |ControlAscensor|UC:inst|UC_MOV:inst1|inst20                                                                                                       ; out0             ;
; |ControlAscensor|UC:inst|UC_MOV:inst1|inst27                                                                                                    ; |ControlAscensor|UC:inst|UC_MOV:inst1|inst27                                                                                                       ; out0             ;
; |ControlAscensor|UC:inst|UC_MOV:inst1|ff0                                                                                                       ; |ControlAscensor|UC:inst|UC_MOV:inst1|ff0                                                                                                          ; regout           ;
; |ControlAscensor|UC:inst|UC_MOV:inst1|inst33                                                                                                    ; |ControlAscensor|UC:inst|UC_MOV:inst1|inst33                                                                                                       ; out0             ;
; |ControlAscensor|UC:inst|UC_MOV:inst1|inst28                                                                                                    ; |ControlAscensor|UC:inst|UC_MOV:inst1|inst28                                                                                                       ; out0             ;
; |ControlAscensor|UC:inst|UC_MOV:inst1|inst9                                                                                                     ; |ControlAscensor|UC:inst|UC_MOV:inst1|inst9                                                                                                        ; out0             ;
; |ControlAscensor|UC:inst|UC_MOV:inst1|inst34                                                                                                    ; |ControlAscensor|UC:inst|UC_MOV:inst1|inst34                                                                                                       ; out0             ;
; |ControlAscensor|UC:inst|UC_MOV:inst1|inst31                                                                                                    ; |ControlAscensor|UC:inst|UC_MOV:inst1|inst31                                                                                                       ; out0             ;
; |ControlAscensor|UC:inst|UC_MOV:inst1|inst30                                                                                                    ; |ControlAscensor|UC:inst|UC_MOV:inst1|inst30                                                                                                       ; out0             ;
; |ControlAscensor|UC:inst|UC_MOV:inst1|inst32                                                                                                    ; |ControlAscensor|UC:inst|UC_MOV:inst1|inst32                                                                                                       ; out0             ;
; |ControlAscensor|UC:inst|UC_MOV:inst1|inst29                                                                                                    ; |ControlAscensor|UC:inst|UC_MOV:inst1|inst29                                                                                                       ; out0             ;
; |ControlAscensor|UC:inst|UC_MOV:inst1|inst26                                                                                                    ; |ControlAscensor|UC:inst|UC_MOV:inst1|inst26                                                                                                       ; out0             ;
; |ControlAscensor|UC:inst|UC_MOV:inst1|inst3                                                                                                     ; |ControlAscensor|UC:inst|UC_MOV:inst1|inst3                                                                                                        ; out0             ;
; |ControlAscensor|UC:inst|UC_MOV:inst1|inst1                                                                                                     ; |ControlAscensor|UC:inst|UC_MOV:inst1|inst1                                                                                                        ; out0             ;
; |ControlAscensor|UC:inst|UC_MOV:inst1|inst5                                                                                                     ; |ControlAscensor|UC:inst|UC_MOV:inst1|inst5                                                                                                        ; out0             ;
; |ControlAscensor|UC:inst|UC_MOV:inst1|inst6                                                                                                     ; |ControlAscensor|UC:inst|UC_MOV:inst1|inst6                                                                                                        ; out0             ;
; |ControlAscensor|UC:inst|UC_MOV:inst1|inst                                                                                                      ; |ControlAscensor|UC:inst|UC_MOV:inst1|inst                                                                                                         ; out0             ;
; |ControlAscensor|UC:inst|UC_MOV:inst1|inst39                                                                                                    ; |ControlAscensor|UC:inst|UC_MOV:inst1|inst39                                                                                                       ; out0             ;
; |ControlAscensor|UC:inst|UC_MOV:inst1|inst12                                                                                                    ; |ControlAscensor|UC:inst|UC_MOV:inst1|inst12                                                                                                       ; out0             ;
; |ControlAscensor|UC:inst|UC_MOV:inst1|inst8                                                                                                     ; |ControlAscensor|UC:inst|UC_MOV:inst1|inst8                                                                                                        ; out0             ;
; |ControlAscensor|UC:inst|UC_DIR:inst|inst6                                                                                                      ; |ControlAscensor|UC:inst|UC_DIR:inst|inst6                                                                                                         ; regout           ;
; |ControlAscensor|UC:inst|UC_DIR:inst|inst5                                                                                                      ; |ControlAscensor|UC:inst|UC_DIR:inst|inst5                                                                                                         ; out0             ;
; |ControlAscensor|UC:inst|UC_DIR:inst|inst2                                                                                                      ; |ControlAscensor|UC:inst|UC_DIR:inst|inst2                                                                                                         ; out0             ;
; |ControlAscensor|UC:inst|UC_DIR:inst|inst3                                                                                                      ; |ControlAscensor|UC:inst|UC_DIR:inst|inst3                                                                                                         ; out0             ;
; |ControlAscensor|UC:inst|UC_DIR:inst|inst1                                                                                                      ; |ControlAscensor|UC:inst|UC_DIR:inst|inst1                                                                                                         ; out0             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Jun 11 14:30:56 2018
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off ControlAscensor -c Display
Info: Using vector source file "C:/Users/UAB/Desktop/Proyecto FC/practica 5/UC_DIR.vwf"
Warning: Can't find node "PP_amunt" for functional simulation. Ignored vector source file node.
Warning: Can't find node "PP_avall" for functional simulation. Ignored vector source file node.
Warning: Ignored node in vector source file. Can't find corresponding node name "Reloj" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "Reset" in design.
Warning: Can't find signal in vector source file for input pin "|ControlAscensor|RST"
Warning: Can't find signal in vector source file for input pin "|ControlAscensor|CK"
Warning: Can't find signal in vector source file for input pin "|ControlAscensor|Polsador[7]"
Warning: Can't find signal in vector source file for input pin "|ControlAscensor|Polsador[6]"
Warning: Can't find signal in vector source file for input pin "|ControlAscensor|Polsador[5]"
Warning: Can't find signal in vector source file for input pin "|ControlAscensor|Polsador[4]"
Warning: Can't find signal in vector source file for input pin "|ControlAscensor|Polsador[3]"
Warning: Can't find signal in vector source file for input pin "|ControlAscensor|Polsador[2]"
Warning: Can't find signal in vector source file for input pin "|ControlAscensor|Polsador[1]"
Warning: Can't find signal in vector source file for input pin "|ControlAscensor|Polsador[0]"
Warning: Can't find signal in vector source file for input pin "|ControlAscensor|SP"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is       0.00 %
Info: Number of transitions in simulation is 0
Info: Quartus II Simulator was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 170 megabytes
    Info: Processing ended: Mon Jun 11 14:30:56 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


