# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../project_6.srcs/sources_1/new/half_adder.v"
verilog xil_defaultlib  "../../../project_6.srcs/sources_1/new/full_adder.v"
verilog xil_defaultlib  "../../../project_6.srcs/sources_1/new/final.v"
verilog xil_defaultlib  "../../../project_6.srcs/sim_1/new/test_bench.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
