#! /home/verba/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-25-g99580cd05)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/home/verba/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/home/verba/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/verba/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/verba/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/home/verba/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x5555660d1a60 .scope module, "uart_tx_tb" "uart_tx_tb" 2 3;
 .timescale -9 -12;
P_0x5555660df190 .param/l "BAUD_LIMIT" 1 2 9, +C4<000000000000000000000101000101011>;
P_0x5555660df1d0 .param/l "BAUD_RATE" 1 2 8, +C4<00000000000000000010010110000000>;
P_0x5555660df210 .param/l "BIT_PERIOD" 1 2 10, +C4<00000000000000011001011011100110>;
P_0x5555660df250 .param/l "CLK_FREQ" 1 2 7, +C4<00000001011111010111100001000000>;
P_0x5555660df290 .param/l "CLK_PERIOD" 1 2 6, +C4<00000000000000000000000000101000>;
v0x555566105dd0_0 .var "baud_limit", 31 0;
v0x555566105eb0_0 .var "clk", 0 0;
v0x555566105f80_0 .var "data", 7 0;
v0x555566106080_0 .net "ready", 0 0, v0x5555661057f0_0;  1 drivers
v0x555566106150_0 .var "rst", 0 0;
v0x5555661061f0_0 .net "tx", 0 0, v0x555566105b30_0;  1 drivers
v0x5555661062c0_0 .var "valid", 0 0;
E_0x5555660d7b80 .event anyedge, v0x555566105b30_0;
E_0x5555660e7d60 .event anyedge, v0x5555661057f0_0;
S_0x55556609cd40 .scope task, "check_bit" "check_bit" 2 90, 2 90 0, S_0x5555660d1a60;
 .timescale -9 -12;
v0x5555660cd1b0_0 .var "bit_num", 2 0;
v0x555566104da0_0 .var "expected", 0 0;
TD_uart_tx_tb.check_bit ;
    %delay 104166000, 0;
    %load/vec4 v0x5555661061f0_0;
    %load/vec4 v0x555566104da0_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 6;
    %vpi_call 2 96 "$display", "[%0t] \320\221\320\270\321\202 %0d: %b (\320\272\320\276\321\200\321\200\320\265\320\272\321\202\320\275\320\276)", $time, v0x5555660cd1b0_0, v0x5555661061f0_0 {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 98 "$error", "\320\221\320\270\321\202 %0d: \320\276\320\266\320\270\320\264\320\260\320\273\320\276\321\201\321\214 %b, \320\277\320\276\320\273\321\203\321\207\320\265\320\275\320\276 %b", v0x5555660cd1b0_0, v0x555566104da0_0, v0x5555661061f0_0 {0 0 0};
T_0.1 ;
    %end;
S_0x555566104e60 .scope module, "dut" "uart_tx" 2 22, 3 1 0, S_0x5555660d1a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "data";
    .port_info 3 /INPUT 32 "baud_limit";
    .port_info 4 /INPUT 1 "valid";
    .port_info 5 /OUTPUT 1 "ready";
    .port_info 6 /OUTPUT 1 "tx";
P_0x5555660c4e60 .param/l "DATA_BITS" 1 3 18, C4<010>;
P_0x5555660c4ea0 .param/l "IDLE" 1 3 16, C4<000>;
P_0x5555660c4ee0 .param/l "START_BIT" 1 3 17, C4<001>;
P_0x5555660c4f20 .param/l "STOP_BIT" 1 3 19, C4<011>;
v0x555566105330_0 .var "baud_counter", 31 0;
v0x555566105430_0 .net "baud_limit", 31 0, v0x555566105dd0_0;  1 drivers
v0x555566105510_0 .var "bit_count", 3 0;
v0x555566105600_0 .net "clk", 0 0, v0x555566105eb0_0;  1 drivers
v0x5555661056c0_0 .net "data", 7 0, v0x555566105f80_0;  1 drivers
v0x5555661057f0_0 .var "ready", 0 0;
v0x5555661058b0_0 .net "rst", 0 0, v0x555566106150_0;  1 drivers
v0x555566105970_0 .var "shift_reg", 7 0;
v0x555566105a50_0 .var "state", 2 0;
v0x555566105b30_0 .var "tx", 0 0;
v0x555566105bf0_0 .net "valid", 0 0, v0x5555661062c0_0;  1 drivers
E_0x5555660d0c60 .event posedge, v0x5555661058b0_0, v0x555566105600_0;
    .scope S_0x555566104e60;
T_1 ;
    %wait E_0x5555660d0c60;
    %load/vec4 v0x5555661058b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555566105a50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555566105b30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555661057f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555566105330_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555566105970_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555566105510_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x555566105a50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.6;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555566105b30_0, 0;
    %load/vec4 v0x555566105bf0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.9, 9;
    %load/vec4 v0x5555661057f0_0;
    %and;
T_1.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.7, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x555566105a50_0, 0;
    %load/vec4 v0x5555661056c0_0;
    %assign/vec4 v0x555566105970_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x555566105510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555661057f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555566105330_0, 0;
T_1.7 ;
    %jmp T_1.6;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555566105b30_0, 0;
    %load/vec4 v0x555566105330_0;
    %load/vec4 v0x555566105430_0;
    %cmp/e;
    %jmp/0xz  T_1.10, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555566105330_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x555566105a50_0, 0;
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v0x555566105330_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x555566105330_0, 0;
T_1.11 ;
    %jmp T_1.6;
T_1.4 ;
    %load/vec4 v0x555566105970_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x555566105b30_0, 0;
    %load/vec4 v0x555566105330_0;
    %load/vec4 v0x555566105430_0;
    %cmp/e;
    %jmp/0xz  T_1.12, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555566105330_0, 0;
    %load/vec4 v0x555566105970_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x555566105970_0, 0;
    %load/vec4 v0x555566105510_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x555566105510_0, 0;
    %load/vec4 v0x555566105510_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.14, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x555566105a50_0, 0;
T_1.14 ;
    %jmp T_1.13;
T_1.12 ;
    %load/vec4 v0x555566105330_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x555566105330_0, 0;
T_1.13 ;
    %jmp T_1.6;
T_1.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555566105b30_0, 0;
    %load/vec4 v0x555566105330_0;
    %load/vec4 v0x555566105430_0;
    %cmp/e;
    %jmp/0xz  T_1.16, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555566105330_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555566105a50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555661057f0_0, 0;
    %jmp T_1.17;
T_1.16 ;
    %load/vec4 v0x555566105330_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x555566105330_0, 0;
T_1.17 ;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5555660d1a60;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555566105eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555566106150_0, 0, 1;
    %pushi/vec4 65, 0, 8;
    %store/vec4 v0x555566105f80_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555661062c0_0, 0, 1;
    %pushi/vec4 2603, 0, 32;
    %store/vec4 v0x555566105dd0_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0x5555660d1a60;
T_3 ;
    %delay 20000, 0;
    %load/vec4 v0x555566105eb0_0;
    %inv;
    %store/vec4 v0x555566105eb0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5555660d1a60;
T_4 ;
    %vpi_call 2 38 "$display", "=== \320\235\320\260\321\207\320\260\320\273\320\276 \321\202\320\265\321\201\321\202\320\260 UART \320\277\320\265\321\200\320\265\320\264\320\260\321\202\321\207\320\270\320\272\320\260 ===" {0 0 0};
    %vpi_call 2 39 "$dumpfile", "uart_tx.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5555660d1a60 {0 0 0};
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555566106150_0, 0, 1;
    %vpi_call 2 45 "$display", "[%0t] \320\241\320\261\321\200\320\276\321\201 \320\267\320\260\320\262\320\265\321\200\321\210\320\265\320\275", $time {0 0 0};
T_4.0 ;
    %load/vec4 v0x555566106080_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_4.1, 6;
    %wait E_0x5555660e7d60;
    %jmp T_4.0;
T_4.1 ;
    %vpi_call 2 49 "$display", "[%0t] \320\237\320\265\321\200\320\265\320\264\320\260\321\202\321\207\320\270\320\272 \320\263\320\276\321\202\320\276\320\262", $time {0 0 0};
    %vpi_call 2 52 "$display", "[%0t] \320\236\321\202\320\277\321\200\320\260\320\262\320\272\320\260 'A' (0x41)", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555661062c0_0, 0, 1;
    %delay 80000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555661062c0_0, 0, 1;
    %vpi_call 2 58 "$display", "\320\236\320\266\320\270\320\264\320\260\320\265\320\274\320\260\321\217 \320\277\320\276\321\201\320\273\320\265\320\264\320\276\320\262\320\260\321\202\320\265\320\273\321\214\320\275\320\276\321\201\321\202\321\214 \320\264\320\273\321\217 'A' (LSB first):" {0 0 0};
    %vpi_call 2 59 "$display", "\320\241\321\202\320\260\321\200\321\202(0) 1 0 0 0 0 0 1 0 \320\241\321\202\320\276\320\277(1)" {0 0 0};
T_4.2 ;
    %load/vec4 v0x5555661061f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_4.3, 6;
    %wait E_0x5555660d7b80;
    %jmp T_4.2;
T_4.3 ;
    %vpi_call 2 63 "$display", "[%0t] \320\241\321\202\320\260\321\200\321\202-\320\261\320\270\321\202 \320\276\320\261\320\275\320\260\321\200\321\203\320\266\320\265\320\275", $time {0 0 0};
    %delay 52083000, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5555660cd1b0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555566104da0_0, 0, 1;
    %fork TD_uart_tx_tb.check_bit, S_0x55556609cd40;
    %join;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5555660cd1b0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555566104da0_0, 0, 1;
    %fork TD_uart_tx_tb.check_bit, S_0x55556609cd40;
    %join;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5555660cd1b0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555566104da0_0, 0, 1;
    %fork TD_uart_tx_tb.check_bit, S_0x55556609cd40;
    %join;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5555660cd1b0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555566104da0_0, 0, 1;
    %fork TD_uart_tx_tb.check_bit, S_0x55556609cd40;
    %join;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5555660cd1b0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555566104da0_0, 0, 1;
    %fork TD_uart_tx_tb.check_bit, S_0x55556609cd40;
    %join;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5555660cd1b0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555566104da0_0, 0, 1;
    %fork TD_uart_tx_tb.check_bit, S_0x55556609cd40;
    %join;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5555660cd1b0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555566104da0_0, 0, 1;
    %fork TD_uart_tx_tb.check_bit, S_0x55556609cd40;
    %join;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5555660cd1b0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555566104da0_0, 0, 1;
    %fork TD_uart_tx_tb.check_bit, S_0x55556609cd40;
    %join;
    %delay 93749400, 0;
    %load/vec4 v0x5555661061f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.4, 6;
    %vpi_call 2 79 "$display", "[%0t] \320\241\321\202\320\276\320\277-\320\261\320\270\321\202 \320\272\320\276\321\200\321\200\320\265\320\272\321\202\320\265\320\275", $time {0 0 0};
    %jmp T_4.5;
T_4.4 ;
    %vpi_call 2 81 "$error", "\320\236\321\210\320\270\320\261\320\272\320\260 \321\201\321\202\320\276\320\277-\320\261\320\270\321\202\320\260! \320\237\320\276\320\273\321\203\321\207\320\265\320\275\320\276 %b \320\262\320\274\320\265\321\201\321\202\320\276 1", v0x5555661061f0_0 {0 0 0};
T_4.5 ;
    %delay 1000000, 0;
    %vpi_call 2 85 "$display", "=== \320\242\320\265\321\201\321\202 \320\267\320\260\320\262\320\265\321\200\321\210\320\265\320\275 \321\203\321\201\320\277\320\265\321\210\320\275\320\276 ===" {0 0 0};
    %vpi_call 2 86 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb.v";
    "uart_tx.v";
