{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 09 08:00:12 2017 " "Info: Processing started: Fri Jun 09 08:00:12 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off action2 -c action2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off action2 -c action2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "action2.vhd 2 1 " "Warning: Using design file action2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 action2-behave " "Info: Found design unit 1: action2-behave" {  } { { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 action2 " "Info: Found entity 1: action2" {  } { { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "action2 " "Info: Elaborating entity \"action2\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "action_num action2.vhd(78) " "Warning (10542): VHDL Variable Declaration warning at action2.vhd(78): used initial value expression for variable \"action_num\" because variable was never assigned a value" {  } { { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 78 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "baud.vhd 2 1 " "Warning: Using design file baud.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 baud-behave " "Info: Found design unit 1: baud-behave" {  } { { "baud.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/baud.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 baud " "Info: Found entity 1: baud" {  } { { "baud.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/baud.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud baud:bd " "Info: Elaborating entity \"baud\" for hierarchy \"baud:bd\"" {  } { { "action2.vhd" "bd" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 55 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "transfer.vhd 2 1 " "Warning: Using design file transfer.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 transfer-behave " "Info: Found design unit 1: transfer-behave" {  } { { "transfer.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/transfer.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 transfer " "Info: Found entity 1: transfer" {  } { { "transfer.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/transfer.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transfer transfer:tran " "Info: Elaborating entity \"transfer\" for hierarchy \"transfer:tran\"" {  } { { "action2.vhd" "tran" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 62 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "transfer.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/transfer.vhd" 36 -1 0 } } { "transfer.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/transfer.vhd" 20 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Critical Warning: Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "baud:bd\|cnt\[31\] Low " "Critical Warning: Register baud:bd\|cnt\[31\] will power up to Low" {  } { { "baud.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/baud.vhd" 19 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "baud:bd\|cnt\[0\] Low " "Critical Warning: Register baud:bd\|cnt\[0\] will power up to Low" {  } { { "baud.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/baud.vhd" 19 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1}  } {  } 1 0 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Warning: Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[0\] " "Warning (15610): No output dependent on input pin \"x\[0\]\"" {  } { { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[1\] " "Warning (15610): No output dependent on input pin \"x\[1\]\"" {  } { { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[2\] " "Warning (15610): No output dependent on input pin \"x\[2\]\"" {  } { { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[3\] " "Warning (15610): No output dependent on input pin \"x\[3\]\"" {  } { { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[4\] " "Warning (15610): No output dependent on input pin \"x\[4\]\"" {  } { { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[5\] " "Warning (15610): No output dependent on input pin \"x\[5\]\"" {  } { { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[6\] " "Warning (15610): No output dependent on input pin \"x\[6\]\"" {  } { { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[7\] " "Warning (15610): No output dependent on input pin \"x\[7\]\"" {  } { { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[0\] " "Warning (15610): No output dependent on input pin \"y\[0\]\"" {  } { { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[1\] " "Warning (15610): No output dependent on input pin \"y\[1\]\"" {  } { { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[2\] " "Warning (15610): No output dependent on input pin \"y\[2\]\"" {  } { { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[3\] " "Warning (15610): No output dependent on input pin \"y\[3\]\"" {  } { { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[4\] " "Warning (15610): No output dependent on input pin \"y\[4\]\"" {  } { { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[5\] " "Warning (15610): No output dependent on input pin \"y\[5\]\"" {  } { { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[6\] " "Warning (15610): No output dependent on input pin \"y\[6\]\"" {  } { { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[7\] " "Warning (15610): No output dependent on input pin \"y\[7\]\"" {  } { { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "436 " "Info: Implemented 436 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Info: Implemented 19 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Info: Implemented 2 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "415 " "Info: Implemented 415 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "268 " "Info: Peak virtual memory: 268 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 09 08:00:14 2017 " "Info: Processing ended: Fri Jun 09 08:00:14 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
