// Seed: 2847161002
module module_0 #(
    parameter id_1 = 32'd98
);
  logic _id_1 = id_1, id_2;
  wire [id_1  ==  -1 : id_1] id_3;
endmodule
module module_1 (
    input  wor   id_0,
    input  uwire id_1,
    output tri0  id_2,
    input  tri   id_3,
    output wand  id_4,
    output tri0  id_5,
    output tri   id_6,
    output wor   id_7,
    input  tri   id_8,
    output tri   id_9,
    input  tri0  id_10,
    input  uwire id_11
);
  assign id_7 = id_11;
  wire id_13;
  assign id_6 = id_8 == id_8;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
