0.6
2019.2
Nov  6 2019
21:57:16
D:/aaa/UCAS_CAlab_19/exp20/myCPU/cache.v,1733043570,verilog,,D:/aaa/UCAS_CAlab_19/exp20/mycpu_env/cache_verify/rtl/cache_top.v,,cache,,,../../../../../../rtl/xilinx_ip,,,,,
D:/aaa/UCAS_CAlab_19/exp20/mycpu_env/cache_verify/rtl/cache_top.v,1733043462,verilog,,D:/aaa/UCAS_CAlab_19/exp20/mycpu_env/cache_verify/testbench/testbench.v,,cache_top,,,../../../../../../rtl/xilinx_ip,,,,,
D:/aaa/UCAS_CAlab_19/exp20/mycpu_env/cache_verify/rtl/xilinx_ip/clk_pll.v,1733043736,verilog,,D:/aaa/UCAS_CAlab_19/exp20/myCPU/cache.v,,clk_pll,,,../../../../../../rtl/xilinx_ip,,,,,
D:/aaa/UCAS_CAlab_19/exp20/mycpu_env/cache_verify/rtl/xilinx_ip/clk_pll_clk_wiz.v,1733043736,verilog,,D:/aaa/UCAS_CAlab_19/exp20/mycpu_env/cache_verify/rtl/xilinx_ip/clk_pll.v,,clk_pll_clk_wiz,,,../../../../../../rtl/xilinx_ip,,,,,
D:/aaa/UCAS_CAlab_19/exp20/mycpu_env/cache_verify/run_vivado/project/loongson.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/aaa/UCAS_CAlab_19/exp20/mycpu_env/cache_verify/run_vivado/project/loongson.srcs/sources_1/ip/data_bank_ram/sim/data_bank_ram.v,1733046152,verilog,,D:/aaa/UCAS_CAlab_19/exp20/mycpu_env/cache_verify/run_vivado/project/loongson.srcs/sources_1/ip/tagv_ram/sim/tagv_ram.v,,data_bank_ram,,,../../../../../../rtl/xilinx_ip,,,,,
D:/aaa/UCAS_CAlab_19/exp20/mycpu_env/cache_verify/run_vivado/project/loongson.srcs/sources_1/ip/tagv_ram/sim/tagv_ram.v,1733046106,verilog,,D:/aaa/UCAS_CAlab_19/exp20/mycpu_env/cache_verify/rtl/xilinx_ip/clk_pll_clk_wiz.v,,tagv_ram,,,../../../../../../rtl/xilinx_ip,,,,,
D:/aaa/UCAS_CAlab_19/exp20/mycpu_env/cache_verify/testbench/testbench.v,1733043462,verilog,,,,tb_top,,,../../../../../../rtl/xilinx_ip,,,,,
