DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
instances [
(Instance
name "mcif_1"
duLibraryName "pcif_lib"
duName "pcif_mcif"
elements [
]
mwi 0
uid 1062,0
)
]
libraryRefs [
"ieee"
]
)
version "30.1"
appVersion "2012.2a (Build 3)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\FDAS_AGILEX\\Projects\\SKA\\PCIF\\pcif_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\FDAS_AGILEX\\Projects\\SKA\\PCIF\\pcif_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\FDAS_AGILEX\\Projects\\SKA\\PCIF\\pcif_lib\\hds\\pcif\\scm.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\FDAS_AGILEX\\Projects\\SKA\\PCIF\\pcif_lib\\hds\\pcif\\scm.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\FDAS_AGILEX\\Projects\\SKA\\PCIF\\pcif_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "scm"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\FDAS_AGILEX\\Projects\\SKA\\PCIF\\pcif_lib\\hds\\pcif"
)
(vvPair
variable "d_logical"
value "C:\\FDAS_AGILEX\\Projects\\SKA\\PCIF\\pcif_lib\\hds\\pcif"
)
(vvPair
variable "date"
value "11/03/2022"
)
(vvPair
variable "day"
value "Fri"
)
(vvPair
variable "day_long"
value "Friday"
)
(vvPair
variable "dd"
value "11"
)
(vvPair
variable "entity_name"
value "pcif"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "scm.bd"
)
(vvPair
variable "f_logical"
value "scm.bd"
)
(vvPair
variable "f_noext"
value "scm"
)
(vvPair
variable "graphical_source_author"
value "droogm"
)
(vvPair
variable "graphical_source_date"
value "03/11/22"
)
(vvPair
variable "graphical_source_group"
value "Domain Users"
)
(vvPair
variable "graphical_source_time"
value "14:33:00"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "COVNETICSDT17"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "pcif_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/pcif_lib/designcheck"
)
(vvPair
variable "library_downstream_QuestaSimCompiler"
value "$HDS_PROJECT_DIR/pcif_lib/work"
)
(vvPair
variable "mm"
value "03"
)
(vvPair
variable "module_name"
value "pcif"
)
(vvPair
variable "month"
value "Mar"
)
(vvPair
variable "month_long"
value "March"
)
(vvPair
variable "p"
value "C:\\FDAS_AGILEX\\Projects\\SKA\\PCIF\\pcif_lib\\hds\\pcif\\scm.bd"
)
(vvPair
variable "p_logical"
value "C:\\FDAS_AGILEX\\Projects\\SKA\\PCIF\\pcif_lib\\hds\\pcif\\scm.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "pcif"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\intelFPGA_pro\\17.0\\modelsim_ase\\win32aloem"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "C:\\questa_sim64_10.2b\\win64"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "scm"
)
(vvPair
variable "this_file_logical"
value "scm"
)
(vvPair
variable "time"
value "14:33:02"
)
(vvPair
variable "unit"
value "pcif"
)
(vvPair
variable "user"
value "droogm"
)
(vvPair
variable "version"
value "2012.2a (Build 3)"
)
(vvPair
variable "view"
value "scm"
)
(vvPair
variable "year"
value "2022"
)
(vvPair
variable "yy"
value "22"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 52,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,47599,53000,48999"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "36200,47799,46400,48799"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1400
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,42001,57000,43401"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "53200,42201,56200,43201"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1400
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,44801,53000,46199"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "36200,45000,46200,46000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1398
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,44801,36000,46199"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,45000,34300,46000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1398
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,43401,73000,48999"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "53200,43601,70500,47601"
st "
Issue 1: Initial Issue
Issue 2: Address now 22 bits
Issue 3: Added rxm_write_response_valid and 
rxm_response[1:0] signals

"
tm "CommentText"
wrapOption 3
visibleHeight 5598
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "57000,42001,73000,43401"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "57200,42201,58800,43201"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1400
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,42001,53000,44801"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "39050,42901,45950,43901"
st "
Covnetics Limited
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2800
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,46199,36000,47599"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,46399,34300,47399"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1400
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,47599,36000,48999"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,47799,34900,48799"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1400
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,46199,53000,47599"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "36200,46399,42500,47399"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1400
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "32000,42000,73000,49000"
)
oxt "14000,66000,55000,71000"
)
*12 (PortIoIn
uid 119,0
shape (CompositeShape
uid 120,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 121,0
sl 0
ro 270
xt "6000,24625,7500,25375"
)
(Line
uid 122,0
sl 0
ro 270
xt "7500,25000,8000,25000"
pts [
"7500,25000"
"8000,25000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 123,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 124,0
va (VaSet
)
xt "1100,24500,5000,25500"
st "mcdataout"
ju 2
blo "5000,25300"
tm "WireNameMgr"
)
)
)
*13 (PortIoIn
uid 125,0
shape (CompositeShape
uid 126,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 127,0
sl 0
ro 90
xt "63500,2625,65000,3375"
)
(Line
uid 128,0
sl 0
ro 90
xt "63000,3000,63500,3000"
pts [
"63500,3000"
"63000,3000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 129,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 130,0
va (VaSet
)
xt "66000,2500,69700,3500"
st "rxm_read"
blo "66000,3300"
tm "WireNameMgr"
)
)
)
*14 (PortIoIn
uid 131,0
shape (CompositeShape
uid 132,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 133,0
sl 0
ro 90
xt "63500,4625,65000,5375"
)
(Line
uid 134,0
sl 0
ro 90
xt "63000,5000,63500,5000"
pts [
"63500,5000"
"63000,5000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 135,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 136,0
va (VaSet
)
xt "66000,4500,69900,5500"
st "rxm_write"
blo "66000,5300"
tm "WireNameMgr"
)
)
)
*15 (PortIoIn
uid 137,0
shape (CompositeShape
uid 138,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 139,0
sl 0
ro 90
xt "63500,7625,65000,8375"
)
(Line
uid 140,0
sl 0
ro 90
xt "63000,8000,63500,8000"
pts [
"63500,8000"
"63000,8000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 141,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 142,0
va (VaSet
)
xt "66000,7500,71300,8500"
st "rxm_address"
blo "66000,8300"
tm "WireNameMgr"
)
)
)
*16 (PortIoIn
uid 143,0
shape (CompositeShape
uid 144,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 145,0
sl 0
ro 90
xt "63500,13625,65000,14375"
)
(Line
uid 146,0
sl 0
ro 90
xt "63000,14000,63500,14000"
pts [
"63500,14000"
"63000,14000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 147,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 148,0
va (VaSet
)
xt "66000,13500,72600,14500"
st "rxm_byte_enable"
blo "66000,14300"
tm "WireNameMgr"
)
)
)
*17 (PortIoIn
uid 149,0
shape (CompositeShape
uid 150,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 151,0
sl 0
ro 90
xt "63500,10625,65000,11375"
)
(Line
uid 152,0
sl 0
ro 90
xt "63000,11000,63500,11000"
pts [
"63500,11000"
"63000,11000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 153,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 154,0
va (VaSet
)
xt "66000,10500,72100,11500"
st "rxm_write_data"
blo "66000,11300"
tm "WireNameMgr"
)
)
)
*18 (PortIoOut
uid 155,0
shape (CompositeShape
uid 156,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 157,0
sl 0
ro 270
xt "63500,19625,65000,20375"
)
(Line
uid 158,0
sl 0
ro 270
xt "63000,20000,63500,20000"
pts [
"63000,20000"
"63500,20000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 159,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 160,0
va (VaSet
)
xt "66000,19500,71900,20500"
st "rxm_read_data"
blo "66000,20300"
tm "WireNameMgr"
)
)
)
*19 (PortIoOut
uid 161,0
shape (CompositeShape
uid 162,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 163,0
sl 0
ro 270
xt "63500,22625,65000,23375"
)
(Line
uid 164,0
sl 0
ro 270
xt "63000,23000,63500,23000"
pts [
"63000,23000"
"63500,23000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 165,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 166,0
va (VaSet
)
xt "66000,22500,73700,23500"
st "rxm_read_data_vald"
blo "66000,23300"
tm "WireNameMgr"
)
)
)
*20 (PortIoOut
uid 167,0
shape (CompositeShape
uid 168,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 169,0
sl 0
ro 270
xt "63500,16625,65000,17375"
)
(Line
uid 170,0
sl 0
ro 270
xt "63000,17000,63500,17000"
pts [
"63000,17000"
"63500,17000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 171,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 172,0
va (VaSet
)
xt "66000,16500,72900,17500"
st "rxm_wait_request"
blo "66000,17300"
tm "WireNameMgr"
)
)
)
*21 (PortIoOut
uid 173,0
shape (CompositeShape
uid 174,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 175,0
sl 0
ro 90
xt "6000,4625,7500,5375"
)
(Line
uid 176,0
sl 0
ro 90
xt "7500,5000,8000,5000"
pts [
"8000,5000"
"7500,5000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 177,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 178,0
va (VaSet
)
xt "2200,4500,5000,5500"
st "mcrwn"
ju 2
blo "5000,5300"
tm "WireNameMgr"
)
)
)
*22 (PortIoOut
uid 179,0
shape (CompositeShape
uid 180,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 181,0
sl 0
ro 90
xt "6000,10625,7500,11375"
)
(Line
uid 182,0
sl 0
ro 90
xt "7500,11000,8000,11000"
pts [
"8000,11000"
"7500,11000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 183,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 184,0
va (VaSet
)
xt "2000,10500,5000,11500"
st "mcaddr"
ju 2
blo "5000,11300"
tm "WireNameMgr"
)
)
)
*23 (PortIoOut
uid 185,0
shape (CompositeShape
uid 186,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 187,0
sl 0
ro 90
xt "6000,13625,7500,14375"
)
(Line
uid 188,0
sl 0
ro 90
xt "7500,14000,8000,14000"
pts [
"8000,14000"
"7500,14000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 189,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 190,0
va (VaSet
)
xt "1500,13500,5000,14500"
st "mcdatain"
ju 2
blo "5000,14300"
tm "WireNameMgr"
)
)
)
*24 (PortIoOut
uid 191,0
shape (CompositeShape
uid 192,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 193,0
sl 0
ro 90
xt "6000,20625,7500,21375"
)
(Line
uid 194,0
sl 0
ro 90
xt "7500,21000,8000,21000"
pts [
"8000,21000"
"7500,21000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 195,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 196,0
va (VaSet
)
xt "2700,20500,5000,21500"
st "mccs"
ju 2
blo "5000,21300"
tm "WireNameMgr"
)
)
)
*25 (PortIoIn
uid 197,0
shape (CompositeShape
uid 198,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 199,0
sl 0
ro 270
xt "6000,32625,7500,33375"
)
(Line
uid 200,0
sl 0
ro 270
xt "7500,33000,8000,33000"
pts [
"7500,33000"
"8000,33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 201,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 202,0
va (VaSet
)
xt "1400,32500,5000,33500"
st "rst_mc_n"
ju 2
blo "5000,33300"
tm "WireNameMgr"
)
)
)
*26 (PortIoIn
uid 203,0
shape (CompositeShape
uid 204,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 205,0
sl 0
ro 270
xt "6000,34625,7500,35375"
)
(Line
uid 206,0
sl 0
ro 270
xt "7500,35000,8000,35000"
pts [
"7500,35000"
"8000,35000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 207,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 208,0
va (VaSet
)
xt "2100,34500,5000,35500"
st "clk_mc"
ju 2
blo "5000,35300"
tm "WireNameMgr"
)
)
)
*27 (PortIoIn
uid 209,0
shape (CompositeShape
uid 210,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 211,0
sl 0
ro 90
xt "63500,34625,65000,35375"
)
(Line
uid 212,0
sl 0
ro 90
xt "63000,35000,63500,35000"
pts [
"63500,35000"
"63000,35000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 213,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 214,0
va (VaSet
)
xt "66000,34500,69200,35500"
st "clk_pcie"
blo "66000,35300"
tm "WireNameMgr"
)
)
)
*28 (Net
uid 343,0
decl (Decl
n "mcrwn"
t "std_logic"
o 14
suid 17,0
)
declText (MLText
uid 344,0
va (VaSet
font "Courier New,8,0"
)
xt "24000,-4400,43500,-3600"
st "mcrwn                    : std_logic"
)
)
*29 (Net
uid 345,0
decl (Decl
n "mcaddr"
t "std_logic_vector"
b "(21 DOWNTO 0)"
o 11
suid 18,0
)
declText (MLText
uid 346,0
va (VaSet
font "Courier New,8,0"
)
xt "24000,-6800,54000,-6000"
st "mcaddr                   : std_logic_vector(21 DOWNTO 0)"
)
)
*30 (Net
uid 347,0
decl (Decl
n "mcdatain"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 13
suid 19,0
)
declText (MLText
uid 348,0
va (VaSet
font "Courier New,8,0"
)
xt "24000,-5200,54000,-4400"
st "mcdatain                 : std_logic_vector(31 DOWNTO 0)"
)
)
*31 (Net
uid 349,0
decl (Decl
n "mccs"
t "std_logic"
o 12
suid 20,0
)
declText (MLText
uid 350,0
va (VaSet
font "Courier New,8,0"
)
xt "24000,-6000,43500,-5200"
st "mccs                     : std_logic"
)
)
*32 (Net
uid 361,0
decl (Decl
n "mcdataout"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 3
suid 23,0
)
declText (MLText
uid 362,0
va (VaSet
font "Courier New,8,0"
)
xt "24000,-13200,54000,-12400"
st "mcdataout                : std_logic_vector(31 DOWNTO 0)"
)
)
*33 (Net
uid 367,0
decl (Decl
n "rxm_read"
t "std_logic"
o 8
suid 26,0
)
declText (MLText
uid 368,0
va (VaSet
font "Courier New,8,0"
)
xt "24000,-9200,43500,-8400"
st "rxm_read                 : std_logic"
)
)
*34 (Net
uid 369,0
decl (Decl
n "rxm_write"
t "std_logic"
o 9
suid 27,0
)
declText (MLText
uid 370,0
va (VaSet
font "Courier New,8,0"
)
xt "24000,-8400,43500,-7600"
st "rxm_write                : std_logic"
)
)
*35 (Net
uid 371,0
decl (Decl
n "rxm_address"
t "std_logic_vector"
b "(21 DOWNTO 0)"
o 6
suid 28,0
)
declText (MLText
uid 372,0
va (VaSet
font "Courier New,8,0"
)
xt "24000,-10800,54000,-10000"
st "rxm_address              : std_logic_vector(21 DOWNTO 0)"
)
)
*36 (Net
uid 373,0
decl (Decl
n "rxm_byte_enable"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 7
suid 29,0
)
declText (MLText
uid 374,0
va (VaSet
font "Courier New,8,0"
)
xt "24000,-10000,53500,-9200"
st "rxm_byte_enable          : std_logic_vector(3 DOWNTO 0)"
)
)
*37 (Net
uid 377,0
decl (Decl
n "rxm_write_data"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 10
suid 31,0
)
declText (MLText
uid 378,0
va (VaSet
font "Courier New,8,0"
)
xt "24000,-7600,54000,-6800"
st "rxm_write_data           : std_logic_vector(31 DOWNTO 0)"
)
)
*38 (Net
uid 379,0
decl (Decl
n "rxm_read_data"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 15
suid 32,0
)
declText (MLText
uid 380,0
va (VaSet
font "Courier New,8,0"
)
xt "24000,-3600,54000,-2800"
st "rxm_read_data            : std_logic_vector(31 DOWNTO 0)"
)
)
*39 (Net
uid 381,0
decl (Decl
n "rxm_read_data_vald"
t "std_logic"
o 16
suid 33,0
)
declText (MLText
uid 382,0
va (VaSet
font "Courier New,8,0"
)
xt "24000,-2800,43500,-2000"
st "rxm_read_data_vald       : std_logic"
)
)
*40 (Net
uid 383,0
decl (Decl
n "rxm_wait_request"
t "std_logic"
o 18
suid 34,0
)
declText (MLText
uid 384,0
va (VaSet
font "Courier New,8,0"
)
xt "24000,-1200,43500,-400"
st "rxm_wait_request         : std_logic"
)
)
*41 (Net
uid 385,0
decl (Decl
n "clk_pcie"
t "std_logic"
o 2
suid 35,0
)
declText (MLText
uid 386,0
va (VaSet
font "Courier New,8,0"
)
xt "24000,-14000,43500,-13200"
st "clk_pcie                 : std_logic"
)
)
*42 (Net
uid 664,0
decl (Decl
n "rst_mc_n"
t "std_logic"
o 4
suid 36,0
)
declText (MLText
uid 665,0
va (VaSet
font "Courier New,8,0"
)
xt "24000,-12400,43500,-11600"
st "rst_mc_n                 : std_logic"
)
)
*43 (Net
uid 666,0
decl (Decl
n "clk_mc"
t "std_logic"
o 1
suid 37,0
)
declText (MLText
uid 667,0
va (VaSet
font "Courier New,8,0"
)
xt "24000,-14800,43500,-14000"
st "clk_mc                   : std_logic"
)
)
*44 (PortIoIn
uid 750,0
shape (CompositeShape
uid 751,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 752,0
sl 0
ro 90
xt "63500,32625,65000,33375"
)
(Line
uid 753,0
sl 0
ro 90
xt "63000,33000,63500,33000"
pts [
"63500,33000"
"63000,33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 754,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 755,0
va (VaSet
)
xt "66000,32500,70300,33500"
st "rst_pcie_n"
blo "66000,33300"
tm "WireNameMgr"
)
)
)
*45 (Net
uid 756,0
decl (Decl
n "rst_pcie_n"
t "std_logic"
o 5
suid 38,0
)
declText (MLText
uid 757,0
va (VaSet
font "Courier New,8,0"
)
xt "24000,-11600,43500,-10800"
st "rst_pcie_n               : std_logic"
)
)
*46 (SaComponent
uid 1062,0
optionalChildren [
*47 (CptPort
uid 986,0
ps "OnEdgeStrategy"
shape (Triangle
uid 987,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "48000,34625,48750,35375"
)
tg (CPTG
uid 988,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 989,0
va (VaSet
)
xt "43800,34500,47000,35500"
st "clk_pcie"
ju 2
blo "47000,35300"
)
)
thePort (LogicalPort
decl (Decl
n "clk_pcie"
t "std_logic"
o 16
suid 1,0
)
)
)
*48 (CptPort
uid 990,0
ps "OnEdgeStrategy"
shape (Triangle
uid 991,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "20250,34625,21000,35375"
)
tg (CPTG
uid 992,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 993,0
va (VaSet
)
xt "22000,34500,24900,35500"
st "clk_mc"
blo "22000,35300"
)
)
thePort (LogicalPort
decl (Decl
n "clk_mc"
t "std_logic"
o 7
suid 2,0
)
)
)
*49 (CptPort
uid 994,0
ps "OnEdgeStrategy"
shape (Triangle
uid 995,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "20250,10625,21000,11375"
)
tg (CPTG
uid 996,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 997,0
va (VaSet
)
xt "22000,10500,28000,11500"
st "mcaddr : (21:0)"
blo "22000,11300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "mcaddr"
t "std_logic_vector"
b "(21 DOWNTO 0)"
o 2
suid 3,0
)
)
)
*50 (CptPort
uid 998,0
ps "OnEdgeStrategy"
shape (Triangle
uid 999,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "20250,20625,21000,21375"
)
tg (CPTG
uid 1000,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1001,0
va (VaSet
)
xt "22000,20500,24300,21500"
st "mccs"
blo "22000,21300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "mccs"
t "std_logic"
o 4
suid 4,0
)
)
)
*51 (CptPort
uid 1002,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1003,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "20250,13625,21000,14375"
)
tg (CPTG
uid 1004,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1005,0
va (VaSet
)
xt "22000,13500,28500,14500"
st "mcdatain : (31:0)"
blo "22000,14300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "mcdatain"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 3
suid 5,0
)
)
)
*52 (CptPort
uid 1006,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1007,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "20250,24625,21000,25375"
)
tg (CPTG
uid 1008,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1009,0
va (VaSet
)
xt "22000,24500,28900,25500"
st "mcdataout : (31:0)"
blo "22000,25300"
)
)
thePort (LogicalPort
decl (Decl
n "mcdataout"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 16
suid 6,0
)
)
)
*53 (CptPort
uid 1010,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1011,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "20250,4625,21000,5375"
)
tg (CPTG
uid 1012,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1013,0
va (VaSet
)
xt "22000,4500,24800,5500"
st "mcrwn"
blo "22000,5300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "mcrwn"
t "std_logic"
o 1
suid 7,0
)
)
)
*54 (CptPort
uid 1014,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1015,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "20250,32625,21000,33375"
)
tg (CPTG
uid 1016,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1017,0
va (VaSet
)
xt "22000,32500,25600,33500"
st "rst_mc_n"
blo "22000,33300"
)
)
thePort (LogicalPort
decl (Decl
n "rst_mc_n"
t "std_logic"
o 6
suid 8,0
)
)
)
*55 (CptPort
uid 1018,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1019,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "48000,7625,48750,8375"
)
tg (CPTG
uid 1020,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1021,0
va (VaSet
)
xt "38700,7500,47000,8500"
st "rxm_address : (21:0)"
ju 2
blo "47000,8300"
)
)
thePort (LogicalPort
decl (Decl
n "rxm_address"
t "std_logic_vector"
b "(21 DOWNTO 0)"
o 10
suid 9,0
)
)
)
*56 (CptPort
uid 1022,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1023,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "48000,13625,48750,14375"
)
tg (CPTG
uid 1024,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1025,0
va (VaSet
)
xt "37800,13500,47000,14500"
st "rxm_byte_enable : (3:0)"
ju 2
blo "47000,14300"
)
)
thePort (LogicalPort
decl (Decl
n "rxm_byte_enable"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 11
suid 10,0
)
)
)
*57 (CptPort
uid 1026,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1027,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "48000,2625,48750,3375"
)
tg (CPTG
uid 1028,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1029,0
va (VaSet
)
xt "43300,2500,47000,3500"
st "rxm_read"
ju 2
blo "47000,3300"
)
)
thePort (LogicalPort
decl (Decl
n "rxm_read"
t "std_logic"
o 8
suid 11,0
)
)
)
*58 (CptPort
uid 1030,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1031,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "48000,19625,48750,20375"
)
tg (CPTG
uid 1032,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1033,0
va (VaSet
)
xt "38100,19500,47000,20500"
st "rxm_read_data : (31:0)"
ju 2
blo "47000,20300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxm_read_data"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 13
suid 12,0
)
)
)
*59 (CptPort
uid 1034,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1035,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "48000,22625,48750,23375"
)
tg (CPTG
uid 1036,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1037,0
va (VaSet
)
xt "39100,22500,47000,23500"
st "rxm_read_data_valid"
ju 2
blo "47000,23300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxm_read_data_valid"
t "std_logic"
o 14
suid 13,0
)
)
)
*60 (CptPort
uid 1038,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1039,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "48000,16625,48750,17375"
)
tg (CPTG
uid 1040,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1041,0
va (VaSet
)
xt "40100,16500,47000,17500"
st "rxm_wait_request"
ju 2
blo "47000,17300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxm_wait_request"
t "std_logic"
o 15
suid 14,0
)
)
)
*61 (CptPort
uid 1042,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1043,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "48000,4625,48750,5375"
)
tg (CPTG
uid 1044,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1045,0
va (VaSet
)
xt "43100,4500,47000,5500"
st "rxm_write"
ju 2
blo "47000,5300"
)
)
thePort (LogicalPort
decl (Decl
n "rxm_write"
t "std_logic"
o 9
suid 15,0
)
)
)
*62 (CptPort
uid 1046,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1047,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "48000,10625,48750,11375"
)
tg (CPTG
uid 1048,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1049,0
va (VaSet
)
xt "37900,10500,47000,11500"
st "rxm_write_data : (31:0)"
ju 2
blo "47000,11300"
)
)
thePort (LogicalPort
decl (Decl
n "rxm_write_data"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 12
suid 16,0
)
)
)
*63 (CptPort
uid 1050,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1051,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "48000,32625,48750,33375"
)
tg (CPTG
uid 1052,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1053,0
va (VaSet
)
xt "42700,32500,47000,33500"
st "rst_pcie_n"
ju 2
blo "47000,33300"
)
)
thePort (LogicalPort
decl (Decl
n "rst_pcie_n"
t "std_logic"
o 17
suid 17,0
)
)
)
*64 (CptPort
uid 1232,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1233,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "48000,26625,48750,27375"
)
tg (CPTG
uid 1234,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1235,0
va (VaSet
)
xt "38700,26500,47000,27500"
st "rxm_response : (1:0)"
ju 2
blo "47000,27300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxm_response"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 19
suid 20,0
)
)
)
*65 (CptPort
uid 1267,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1268,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "48000,29625,48750,30375"
)
tg (CPTG
uid 1269,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1270,0
va (VaSet
)
xt "36800,29500,47000,30500"
st "rxm_write_response_valid"
ju 2
blo "47000,30300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxm_write_response_valid"
t "std_logic"
o 18
suid 19,0
)
)
)
]
shape (Rectangle
uid 1063,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "21000,1000,48000,38000"
)
oxt "15000,4000,42000,41000"
ttg (MlTextGroup
uid 1064,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*66 (Text
uid 1065,0
va (VaSet
font "Arial,8,1"
)
xt "31600,19500,34700,20500"
st "pcif_lib"
blo "31600,20300"
tm "BdLibraryNameMgr"
)
*67 (Text
uid 1066,0
va (VaSet
font "Arial,8,1"
)
xt "31600,20500,35400,21500"
st "pcif_mcif"
blo "31600,21300"
tm "CptNameMgr"
)
*68 (Text
uid 1067,0
va (VaSet
font "Arial,8,1"
)
xt "31600,21500,34400,22500"
st "mcif_1"
blo "31600,22300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1068,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1069,0
text (MLText
uid 1070,0
va (VaSet
font "Courier New,8,0"
)
xt "2500,16500,2500,16500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1071,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "21250,36250,22750,37750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*69 (PortIoOut
uid 1150,0
shape (CompositeShape
uid 1151,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1152,0
sl 0
ro 270
xt "63500,29625,65000,30375"
)
(Line
uid 1153,0
sl 0
ro 270
xt "63000,30000,63500,30000"
pts [
"63000,30000"
"63500,30000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1154,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1155,0
va (VaSet
)
xt "66000,29500,76200,30500"
st "rxm_write_response_valid"
blo "66000,30300"
tm "WireNameMgr"
)
)
)
*70 (Net
uid 1162,0
decl (Decl
n "rxm_write_response_valid"
t "std_logic"
o 19
suid 43,0
)
declText (MLText
uid 1163,0
va (VaSet
font "Courier New,8,0"
)
xt "24000,-400,43500,400"
st "rxm_write_response_valid : std_logic"
)
)
*71 (PortIoOut
uid 1164,0
shape (CompositeShape
uid 1165,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1166,0
sl 0
ro 270
xt "63500,26625,65000,27375"
)
(Line
uid 1167,0
sl 0
ro 270
xt "63000,27000,63500,27000"
pts [
"63000,27000"
"63500,27000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1168,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1169,0
va (VaSet
)
xt "66000,26500,71700,27500"
st "rxm_response"
blo "66000,27300"
tm "WireNameMgr"
)
)
)
*72 (Net
uid 1176,0
decl (Decl
n "rxm_response"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 17
suid 44,0
)
declText (MLText
uid 1177,0
va (VaSet
font "Courier New,8,0"
)
xt "24000,-2000,53500,-1200"
st "rxm_response             : std_logic_vector(1 DOWNTO 0)"
)
)
*73 (Wire
uid 217,0
shape (OrthoPolyLine
uid 218,0
va (VaSet
vasetType 3
)
xt "8000,5000,20250,5000"
pts [
"8000,5000"
"20250,5000"
]
)
start &21
end &53
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 221,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 222,0
va (VaSet
)
xt "12000,4000,14800,5000"
st "mcrwn"
blo "12000,4800"
tm "WireNameMgr"
)
)
on &28
)
*74 (Wire
uid 225,0
shape (OrthoPolyLine
uid 226,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "8000,11000,20250,11000"
pts [
"8000,11000"
"20250,11000"
]
)
start &22
end &49
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 229,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 230,0
va (VaSet
)
xt "10000,10000,16000,11000"
st "mcaddr : (21:0)"
blo "10000,10800"
tm "WireNameMgr"
)
)
on &29
)
*75 (Wire
uid 233,0
shape (OrthoPolyLine
uid 234,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "8000,14000,20250,14000"
pts [
"8000,14000"
"20250,14000"
]
)
start &23
end &51
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 237,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 238,0
va (VaSet
)
xt "10000,13000,16500,14000"
st "mcdatain : (31:0)"
blo "10000,13800"
tm "WireNameMgr"
)
)
on &30
)
*76 (Wire
uid 241,0
shape (OrthoPolyLine
uid 242,0
va (VaSet
vasetType 3
)
xt "8000,21000,20250,21000"
pts [
"8000,21000"
"20250,21000"
]
)
start &24
end &50
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 245,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 246,0
va (VaSet
)
xt "11000,20000,13300,21000"
st "mccs"
blo "11000,20800"
tm "WireNameMgr"
)
)
on &31
)
*77 (Wire
uid 257,0
shape (OrthoPolyLine
uid 258,0
va (VaSet
vasetType 3
)
xt "8000,33000,20250,33000"
pts [
"8000,33000"
"20250,33000"
]
)
start &25
end &54
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 261,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 262,0
va (VaSet
)
xt "11000,32000,14600,33000"
st "rst_mc_n"
blo "11000,32800"
tm "WireNameMgr"
)
)
on &42
)
*78 (Wire
uid 265,0
shape (OrthoPolyLine
uid 266,0
va (VaSet
vasetType 3
)
xt "8000,35000,20250,35000"
pts [
"8000,35000"
"20250,35000"
]
)
start &26
end &48
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 269,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 270,0
va (VaSet
)
xt "11000,34000,13900,35000"
st "clk_mc"
blo "11000,34800"
tm "WireNameMgr"
)
)
on &43
)
*79 (Wire
uid 273,0
shape (OrthoPolyLine
uid 274,0
va (VaSet
vasetType 3
)
xt "48750,3000,63000,3000"
pts [
"63000,3000"
"48750,3000"
]
)
start &13
end &57
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 277,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 278,0
va (VaSet
)
xt "53000,2000,56500,3000"
st "rxm_read"
blo "53000,2800"
tm "WireNameMgr"
)
)
on &33
)
*80 (Wire
uid 281,0
shape (OrthoPolyLine
uid 282,0
va (VaSet
vasetType 3
)
xt "48750,5000,63000,5000"
pts [
"63000,5000"
"48750,5000"
]
)
start &14
end &61
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 285,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 286,0
va (VaSet
)
xt "53000,4000,56600,5000"
st "rxm_write"
blo "53000,4800"
tm "WireNameMgr"
)
)
on &34
)
*81 (Wire
uid 289,0
shape (OrthoPolyLine
uid 290,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "48750,8000,63000,8000"
pts [
"63000,8000"
"48750,8000"
]
)
start &15
end &55
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 293,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 294,0
va (VaSet
)
xt "53000,7000,61300,8000"
st "rxm_address : (21:0)"
blo "53000,7800"
tm "WireNameMgr"
)
)
on &35
)
*82 (Wire
uid 297,0
shape (OrthoPolyLine
uid 298,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "48750,14000,63000,14000"
pts [
"63000,14000"
"48750,14000"
]
)
start &16
end &56
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 301,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 302,0
va (VaSet
)
xt "52000,13000,61200,14000"
st "rxm_byte_enable : (3:0)"
blo "52000,13800"
tm "WireNameMgr"
)
)
on &36
)
*83 (Wire
uid 305,0
shape (OrthoPolyLine
uid 306,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "48750,11000,63000,11000"
pts [
"63000,11000"
"48750,11000"
]
)
start &17
end &62
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 309,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 310,0
va (VaSet
)
xt "53000,10000,62100,11000"
st "rxm_write_data : (31:0)"
blo "53000,10800"
tm "WireNameMgr"
)
)
on &37
)
*84 (Wire
uid 313,0
shape (OrthoPolyLine
uid 314,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "48750,20000,63000,20000"
pts [
"48750,20000"
"63000,20000"
]
)
start &58
end &18
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 317,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 318,0
va (VaSet
)
xt "52000,19000,60900,20000"
st "rxm_read_data : (31:0)"
blo "52000,19800"
tm "WireNameMgr"
)
)
on &38
)
*85 (Wire
uid 321,0
shape (OrthoPolyLine
uid 322,0
va (VaSet
vasetType 3
)
xt "48750,23000,63000,23000"
pts [
"48750,23000"
"63000,23000"
]
)
start &59
end &19
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 325,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 326,0
va (VaSet
)
xt "51000,22000,58700,23000"
st "rxm_read_data_vald"
blo "51000,22800"
tm "WireNameMgr"
)
)
on &39
)
*86 (Wire
uid 329,0
shape (OrthoPolyLine
uid 330,0
va (VaSet
vasetType 3
)
xt "48750,17000,63000,17000"
pts [
"48750,17000"
"63000,17000"
]
)
start &60
end &20
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 333,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 334,0
va (VaSet
)
xt "51000,16000,57900,17000"
st "rxm_wait_request"
blo "51000,16800"
tm "WireNameMgr"
)
)
on &40
)
*87 (Wire
uid 337,0
shape (OrthoPolyLine
uid 338,0
va (VaSet
vasetType 3
)
xt "48750,35000,63000,35000"
pts [
"63000,35000"
"48750,35000"
]
)
start &27
end &47
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 341,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 342,0
va (VaSet
)
xt "53000,34000,56200,35000"
st "clk_pcie"
blo "53000,34800"
tm "WireNameMgr"
)
)
on &41
)
*88 (Wire
uid 355,0
shape (OrthoPolyLine
uid 356,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "8000,25000,20250,25000"
pts [
"8000,25000"
"20250,25000"
]
)
start &12
end &52
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 359,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 360,0
va (VaSet
)
xt "11000,24000,17900,25000"
st "mcdataout : (31:0)"
blo "11000,24800"
tm "WireNameMgr"
)
)
on &32
)
*89 (Wire
uid 758,0
shape (OrthoPolyLine
uid 759,0
va (VaSet
vasetType 3
)
xt "48750,33000,63000,33000"
pts [
"63000,33000"
"48750,33000"
]
)
start &44
end &63
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 760,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 761,0
va (VaSet
)
xt "53000,32000,57300,33000"
st "rst_pcie_n"
blo "53000,32800"
tm "WireNameMgr"
)
)
on &45
)
*90 (Wire
uid 1156,0
shape (OrthoPolyLine
uid 1157,0
va (VaSet
vasetType 3
)
xt "48750,30000,63000,30000"
pts [
"48750,30000"
"63000,30000"
]
)
start &65
end &69
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1160,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1161,0
va (VaSet
isHidden 1
)
xt "55000,29000,65200,30000"
st "rxm_write_response_valid"
blo "55000,29800"
tm "WireNameMgr"
)
)
on &70
)
*91 (Wire
uid 1170,0
shape (OrthoPolyLine
uid 1171,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "48750,27000,63000,27000"
pts [
"48750,27000"
"63000,27000"
]
)
start &64
end &71
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1174,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1175,0
va (VaSet
isHidden 1
)
xt "55000,26000,63300,27000"
st "rxm_response : (1:0)"
blo "55000,26800"
tm "WireNameMgr"
)
)
on &72
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *92 (PackageList
uid 41,0
stg "VerticalLayoutStrategy"
textVec [
*93 (Text
uid 42,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*94 (MLText
uid 43,0
va (VaSet
)
xt "0,1000,10400,4000"
st "library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 44,0
stg "VerticalLayoutStrategy"
textVec [
*95 (Text
uid 45,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*96 (Text
uid 46,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*97 (MLText
uid 47,0
va (VaSet
isHidden 1
)
xt "20000,2000,27600,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*98 (Text
uid 48,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*99 (MLText
uid 49,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*100 (Text
uid 50,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*101 (MLText
uid 51,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "1280,22,2561,790"
viewArea "-3000,-1128,77636,46144"
cachedDiagramExtent "0,-16800,76200,49000"
hasePageBreakOrigin 1
pageBreakOrigin "0,-49000"
lastUid 1324,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2100,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*102 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*103 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*104 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*105 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*106 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*107 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*108 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*109 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*110 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*111 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*112 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*113 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*114 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*115 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*116 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*117 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*118 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2100,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,12500,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*119 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*120 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,7300,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*121 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*122 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "22000,-16800,27400,-15800"
st "Declarations"
blo "22000,-16000"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "22000,-15800,24700,-14800"
st "Ports:"
blo "22000,-15000"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "22000,-16800,25800,-15800"
st "Pre User:"
blo "22000,-16000"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,-16800,22000,-16800"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Arial,8,1"
)
xt "22000,400,29100,1400"
st "Diagram Signals:"
blo "22000,1200"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "22000,-16800,26700,-15800"
st "Post User:"
blo "22000,-16000"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,-16800,22000,-16800"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 44,0
usingSuid 1
emptyRow *123 (LEmptyRow
)
uid 54,0
optionalChildren [
*124 (RefLabelRowHdr
)
*125 (TitleRowHdr
)
*126 (FilterRowHdr
)
*127 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*128 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*129 (GroupColHdr
tm "GroupColHdrMgr"
)
*130 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*131 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*132 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*133 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*134 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*135 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*136 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "mcrwn"
t "std_logic"
o 14
suid 17,0
)
)
uid 387,0
)
*137 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "mcaddr"
t "std_logic_vector"
b "(21 DOWNTO 0)"
o 11
suid 18,0
)
)
uid 389,0
)
*138 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "mcdatain"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 13
suid 19,0
)
)
uid 391,0
)
*139 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "mccs"
t "std_logic"
o 12
suid 20,0
)
)
uid 393,0
)
*140 (LeafLogPort
port (LogicalPort
decl (Decl
n "mcdataout"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 3
suid 23,0
)
)
uid 395,0
)
*141 (LeafLogPort
port (LogicalPort
decl (Decl
n "rxm_read"
t "std_logic"
o 8
suid 26,0
)
)
uid 401,0
)
*142 (LeafLogPort
port (LogicalPort
decl (Decl
n "rxm_write"
t "std_logic"
o 9
suid 27,0
)
)
uid 403,0
)
*143 (LeafLogPort
port (LogicalPort
decl (Decl
n "rxm_address"
t "std_logic_vector"
b "(21 DOWNTO 0)"
o 6
suid 28,0
)
)
uid 405,0
)
*144 (LeafLogPort
port (LogicalPort
decl (Decl
n "rxm_byte_enable"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 7
suid 29,0
)
)
uid 407,0
)
*145 (LeafLogPort
port (LogicalPort
decl (Decl
n "rxm_write_data"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 10
suid 31,0
)
)
uid 409,0
)
*146 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rxm_read_data"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 15
suid 32,0
)
)
uid 411,0
)
*147 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rxm_read_data_vald"
t "std_logic"
o 16
suid 33,0
)
)
uid 413,0
)
*148 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rxm_wait_request"
t "std_logic"
o 18
suid 34,0
)
)
uid 415,0
)
*149 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk_pcie"
t "std_logic"
o 2
suid 35,0
)
)
uid 417,0
)
*150 (LeafLogPort
port (LogicalPort
decl (Decl
n "rst_mc_n"
t "std_logic"
o 4
suid 36,0
)
)
uid 668,0
)
*151 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk_mc"
t "std_logic"
o 1
suid 37,0
)
)
uid 670,0
)
*152 (LeafLogPort
port (LogicalPort
decl (Decl
n "rst_pcie_n"
t "std_logic"
o 5
suid 38,0
)
)
uid 762,0
)
*153 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rxm_write_response_valid"
t "std_logic"
o 19
suid 43,0
)
)
uid 1147,0
)
*154 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rxm_response"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 17
suid 44,0
)
)
uid 1149,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*155 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *156 (MRCItem
litem &123
pos 19
dimension 20
)
uid 69,0
optionalChildren [
*157 (MRCItem
litem &124
pos 0
dimension 20
uid 70,0
)
*158 (MRCItem
litem &125
pos 1
dimension 23
uid 71,0
)
*159 (MRCItem
litem &126
pos 2
hidden 1
dimension 20
uid 72,0
)
*160 (MRCItem
litem &136
pos 0
dimension 20
uid 388,0
)
*161 (MRCItem
litem &137
pos 1
dimension 20
uid 390,0
)
*162 (MRCItem
litem &138
pos 2
dimension 20
uid 392,0
)
*163 (MRCItem
litem &139
pos 3
dimension 20
uid 394,0
)
*164 (MRCItem
litem &140
pos 4
dimension 20
uid 396,0
)
*165 (MRCItem
litem &141
pos 5
dimension 20
uid 402,0
)
*166 (MRCItem
litem &142
pos 6
dimension 20
uid 404,0
)
*167 (MRCItem
litem &143
pos 7
dimension 20
uid 406,0
)
*168 (MRCItem
litem &144
pos 8
dimension 20
uid 408,0
)
*169 (MRCItem
litem &145
pos 9
dimension 20
uid 410,0
)
*170 (MRCItem
litem &146
pos 10
dimension 20
uid 412,0
)
*171 (MRCItem
litem &147
pos 11
dimension 20
uid 414,0
)
*172 (MRCItem
litem &148
pos 12
dimension 20
uid 416,0
)
*173 (MRCItem
litem &149
pos 13
dimension 20
uid 418,0
)
*174 (MRCItem
litem &150
pos 14
dimension 20
uid 669,0
)
*175 (MRCItem
litem &151
pos 15
dimension 20
uid 671,0
)
*176 (MRCItem
litem &152
pos 16
dimension 20
uid 763,0
)
*177 (MRCItem
litem &153
pos 17
dimension 20
uid 1146,0
)
*178 (MRCItem
litem &154
pos 18
dimension 20
uid 1148,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*179 (MRCItem
litem &127
pos 0
dimension 20
uid 74,0
)
*180 (MRCItem
litem &129
pos 1
dimension 50
uid 75,0
)
*181 (MRCItem
litem &130
pos 2
dimension 100
uid 76,0
)
*182 (MRCItem
litem &131
pos 3
dimension 50
uid 77,0
)
*183 (MRCItem
litem &132
pos 4
dimension 100
uid 78,0
)
*184 (MRCItem
litem &133
pos 5
dimension 100
uid 79,0
)
*185 (MRCItem
litem &134
pos 6
dimension 50
uid 80,0
)
*186 (MRCItem
litem &135
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *187 (LEmptyRow
)
uid 83,0
optionalChildren [
*188 (RefLabelRowHdr
)
*189 (TitleRowHdr
)
*190 (FilterRowHdr
)
*191 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*192 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*193 (GroupColHdr
tm "GroupColHdrMgr"
)
*194 (NameColHdr
tm "GenericNameColHdrMgr"
)
*195 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*196 (InitColHdr
tm "GenericValueColHdrMgr"
)
*197 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*198 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*199 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *200 (MRCItem
litem &187
pos 0
dimension 20
)
uid 97,0
optionalChildren [
*201 (MRCItem
litem &188
pos 0
dimension 20
uid 98,0
)
*202 (MRCItem
litem &189
pos 1
dimension 23
uid 99,0
)
*203 (MRCItem
litem &190
pos 2
hidden 1
dimension 20
uid 100,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*204 (MRCItem
litem &191
pos 0
dimension 20
uid 102,0
)
*205 (MRCItem
litem &193
pos 1
dimension 50
uid 103,0
)
*206 (MRCItem
litem &194
pos 2
dimension 100
uid 104,0
)
*207 (MRCItem
litem &195
pos 3
dimension 100
uid 105,0
)
*208 (MRCItem
litem &196
pos 4
dimension 50
uid 106,0
)
*209 (MRCItem
litem &197
pos 5
dimension 50
uid 107,0
)
*210 (MRCItem
litem &198
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
