// Seed: 4106796346
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  assign module_1._id_15 = 0;
  inout wire id_1;
  wire id_3;
  wire id_4;
  wire id_5;
  wire id_6;
  ;
endmodule
module module_1 #(
    parameter id_13 = 32'd36,
    parameter id_15 = 32'd60
) (
    output tri1 id_0,
    input tri0 id_1,
    output wor id_2,
    input tri1 id_3,
    output supply1 id_4,
    output wand id_5,
    input tri0 id_6,
    input wire id_7,
    input supply0 id_8,
    output tri id_9,
    input tri1 id_10,
    output uwire id_11,
    output wire id_12,
    input wand _id_13,
    output tri0 id_14,
    output wor _id_15,
    input tri0 id_16,
    input wire id_17
);
  assign id_5 = -1;
  assign {id_17, 1} = id_16;
  wire id_19[id_15 : -1];
  ;
  wire  id_20;
  logic id_21;
  assign id_12 = id_10;
  wire id_22;
  wire [-1 : -1 'b0] id_23;
  logic [7:0] id_24, id_25, id_26, id_27, id_28 = id_28, id_29, id_30, id_31, id_32;
  module_0 modCall_1 (
      id_21,
      id_22
  );
  assign id_31[id_13] = 1;
endmodule
