// ==============================================================
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __softmax_stable_ap_fixed_ap_fixed_softmax_config13_s_exp_tcud_H__
#define __softmax_stable_ap_fixed_ap_fixed_softmax_config13_s_exp_tcud_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct softmax_stable_ap_fixed_ap_fixed_softmax_config13_s_exp_tcud_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 18;
  static const unsigned AddressRange = 1024;
  static const unsigned AddressWidth = 10;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in <sc_lv<AddressWidth> > address1;
sc_core::sc_in <sc_logic> ce1;
sc_core::sc_out <sc_lv<DataWidth> > q1;
sc_core::sc_in <sc_lv<AddressWidth> > address2;
sc_core::sc_in <sc_logic> ce2;
sc_core::sc_out <sc_lv<DataWidth> > q2;
sc_core::sc_in <sc_lv<AddressWidth> > address3;
sc_core::sc_in <sc_logic> ce3;
sc_core::sc_out <sc_lv<DataWidth> > q3;
sc_core::sc_in <sc_lv<AddressWidth> > address4;
sc_core::sc_in <sc_logic> ce4;
sc_core::sc_out <sc_lv<DataWidth> > q4;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(softmax_stable_ap_fixed_ap_fixed_softmax_config13_s_exp_tcud_ram) {
        ram[0] = "0b000001000000000000";
        ram[1] = "0b000001000100001000";
        ram[2] = "0b000001001000100001";
        ram[3] = "0b000001001101001100";
        ram[4] = "0b000001010010001011";
        ram[5] = "0b000001010111011110";
        ram[6] = "0b000001011101000111";
        ram[7] = "0b000001100011001000";
        ram[8] = "0b000001101001100001";
        ram[9] = "0b000001110000010100";
        ram[10] = "0b000001110111100100";
        ram[11] = "0b000001111111010001";
        ram[12] = "0b000010000111011111";
        ram[13] = "0b000010010000001110";
        ram[14] = "0b000010011001100001";
        ram[15] = "0b000010100011011011";
        ram[16] = "0b000010101101111110";
        ram[17] = "0b000010111001001100";
        ram[18] = "0b000011000101001000";
        ram[19] = "0b000011010001110110";
        ram[20] = "0b000011011111011000";
        ram[21] = "0b000011101101110010";
        ram[22] = "0b000011111101000111";
        ram[23] = "0b000100001101011100";
        ram[24] = "0b000100011110110100";
        ram[25] = "0b000100110001010100";
        ram[26] = "0b000101000101000001";
        ram[27] = "0b000101011001111110";
        ram[28] = "0b000101110000010010";
        ram[29] = "0b000110001000000011";
        ram[30] = "0b000110100001010101";
        ram[31] = "0b000110111100001111";
        ram[32] = "0b000111011000111001";
        ram[33] = "0b000111110111011001";
        ram[34] = "0b001000010111110111";
        ram[35] = "0b001000111010011011";
        ram[36] = "0b001001011111001101";
        ram[37] = "0b001010000110011000";
        ram[38] = "0b001010110000000100";
        ram[39] = "0b001011011100011100";
        ram[40] = "0b001100001011101011";
        ram[41] = "0b001100111101111101";
        ram[42] = "0b001101110011011111";
        ram[43] = "0b001110101100011110";
        ram[44] = "0b001111101001001000";
        ram[45] = "0b010000101001101100";
        ram[46] = "0b010001101110011011";
        ram[47] = "0b010010110111100101";
        ram[48] = "0b010100000101011110";
        ram[49] = "0b010101011000011000";
        ram[50] = "0b010110110000101000";
        ram[51] = "0b011000001110100100";
        ram[52] = "0b011001110010100101";
        ram[53] = "0b011011011101000010";
        ram[54] = "0b011101001110010110";
        ram[55] = "0b011111000110111110";
        ram[56] = "0b100001000111011000";
        ram[57] = "0b100011010000000100";
        ram[58] = "0b100101100001100101";
        ram[59] = "0b100111111100011110";
        ram[60] = "0b101010100001010110";
        ram[61] = "0b101101010000110111";
        ram[62] = "0b110000001011101100";
        ram[63] = "0b110011010010100100";
        ram[64] = "0b110110100110010010";
        ram[65] = "0b111010000111101001";
        ram[66] = "0b111101110111100010";
        ram[67] = "0b000001110110111010";
        ram[68] = "0b000110000110101111";
        ram[69] = "0b001010101000000111";
        ram[70] = "0b001111011100001001";
        ram[71] = "0b010100100100000011";
        ram[72] = "0b011010000001000110";
        ram[73] = "0b011111110100101001";
        ram[74] = "0b100110000000001011";
        ram[75] = "0b101100100101001101";
        ram[76] = "0b110011100101011001";
        ram[77] = "0b111011000010011111";
        ram[78] = "0b000010111110010110";
        ram[79] = "0b001011011010111101";
        ram[80] = "0b010100011010011100";
        ram[81] = "0b011101111111000010";
        ram[82] = "0b101000001011001001";
        ram[83] = "0b110011000001010011";
        ram[84] = "0b111110100100001111";
        ram[85] = "0b001010110110110101";
        ram[86] = "0b010111111100001001";
        ram[87] = "0b100101110111011110";
        ram[88] = "0b110100101100010010";
        ram[89] = "0b000100011110010010";
        ram[90] = "0b010101010001011011";
        ram[91] = "0b100111001001111010";
        ram[92] = "0b111010001100001101";
        ram[93] = "0b001110011101000100";
        ram[94] = "0b100100000001100101";
        ram[95] = "0b111010111111000111";
        ram[96] = "0b010011011011011100";
        ram[97] = "0b101101011100101001";
        ram[98] = "0b001001001001010000";
        ram[99] = "0b100110101000001100";
        ram[100] = "0b000110000000110100";
        ram[101] = "0b100111011010111111";
        ram[102] = "0b001010111111000100";
        ram[103] = "0b110000110101111011";
        ram[104] = "0b011001001001000100";
        ram[105] = "0b000100000010100010";
        ram[106] = "0b110001101101000100";
        ram[107] = "0b100010010100000110";
        ram[108] = "0b010110000011110000";
        ram[109] = "0b001101001001000000";
        ram[110] = "0b000111110001101000";
        ram[111] = "0b000110001100010000";
        ram[112] = "0b001000101000100001";
        ram[113] = "0b001111010111000010";
        ram[114] = "0b011010101001011111";
        ram[115] = "0b101010110010101100";
        ram[116] = "0b000000000110101101";
        ram[117] = "0b011010111010110111";
        ram[118] = "0b111011100101111000";
        ram[119] = "0b100010011111111010";
        ram[120] = "0b010000000010101101";
        ram[121] = "0b000100101001101011";
        ram[122] = "0b000000110001111101";
        ram[123] = "0b000100111010100110";
        ram[124] = "0b010001100100101001";
        ram[125] = "0b100111010011010001";
        ram[126] = "0b000110101011111011";
        ram[127] = "0b110000010110011101";
        ram[128] = "0b100100111101010100";
        ram[129] = "0b100101001101101010";
        ram[130] = "0b110001110111100011";
        ram[131] = "0b001011101110001100";
        ram[132] = "0b110011101000000011";
        ram[133] = "0b101010011111001001";
        ram[134] = "0b110001010001001010";
        ram[135] = "0b001000111111111000";
        ram[136] = "0b110010110001001110";
        ram[137] = "0b101111101111101000";
        ram[138] = "0b000001001010011010";
        ram[139] = "0b101000010101111100";
        ram[140] = "0b100110101100000010";
        ram[141] = "0b111101101100010100";
        ram[142] = "0b101110111100100100";
        ram[143] = "0b111100001001001010";
        ram[144] = "0b100111000101011000";
        ram[145] = "0b110001101100000000";
        ram[146] = "0b011101111111110100";
        ram[147] = "0b101110001011110100";
        ram[148] = "0b100100100100001100";
        ram[149] = "0b000011100110100100";
        ram[150] = "0b001101111010110000";
        ram[151] = "0b000110010011010100";
        ram[152] = "0b101111101110100000";
        ram[153] = "0b001101010110110000";
        ram[154] = "0b100010100011011100";
        ram[155] = "0b110010111010000000";
        ram[156] = "0b000010001110101000";
        ram[157] = "0b010100100101010000";
        ram[158] = "0b101110010010011000";
        ram[159] = "0b010011111100110000";
        ram[160] = "0b001010011101110000";
        ram[161] = "0b010111000011010000";
        ram[162] = "0b111111010000011000";
        ram[163] = "0b001000111111011000";
        ram[164] = "0b111010100010101000";
        ram[165] = "0b011010100111000000";
        ram[166] = "0b110000010100011000";
        ram[167] = "0b000011010000100000";
        ram[168] = "0b011011100000010000";
        ram[169] = "0b000001101001110000";
        ram[170] = "0b111110110110110000";
        ram[171] = "0b011100110111000000";
        ram[172] = "0b100110000001110000";
        ram[173] = "0b100101011010000000";
        ram[174] = "0b100110101111110000";
        ram[175] = "0b110110100011010000";
        ram[176] = "0b100010001001000000";
        ram[177] = "0b110111101100010000";
        ram[178] = "0b000110010010100000";
        ram[179] = "0b011110000000000000";
        ram[180] = "0b001111111011000000";
        ram[181] = "0b101110010000000000";
        ram[182] = "0b001100010111000000";
        ram[183] = "0b111110111000100000";
        ram[184] = "0b011011110001100000";
        ram[185] = "0b111010011001000000";
        ram[186] = "0b110011101000000000";
        ram[187] = "0b100001111100100000";
        ram[188] = "0b100001100100000000";
        ram[189] = "0b010000011110000000";
        ram[190] = "0b001110100110000000";
        ram[191] = "0b111101111111000000";
        ram[192] = "0b000010110011000000";
        ram[193] = "0b000011100101000000";
        ram[194] = "0b101001010110000000";
        ram[195] = "0b011111110000000000";
        ram[196] = "0b010101010010000000";
        ram[197] = "0b111011011011000000";
        ram[198] = "0b000110110101000000";
        ram[199] = "0b101111100011000000";
        ram[200] = "0b110001010010000000";
        ram[201] = "0b001011100100000000";
        ram[202] = "0b000001111110000000";
        ram[203] = "0b011100100100000000";
        ram[204] = "0b100111111010000000";
        ram[205] = "0b110101100110000000";
        ram[206] = "0b011100011100000000";
        ram[207] = "0b111000111010000000";
        ram[208] = "0b101101011010000000";
        ram[209] = "0b100010100110000000";
        ram[210] = "0b001000000100000000";
        ram[211] = "0b010100011100000000";
        ram[212] = "0b000110000100000000";
        ram[213] = "0b100011011100000000";
        ram[214] = "0b111011101100000000";
        ram[215] = "0b100111010000000000";
        ram[216] = "0b001000011000000000";
        ram[217] = "0b001011101100000000";
        ram[218] = "0b101001000000000000";
        ram[219] = "0b100100000100000000";
        ram[220] = "0b001101001100000000";
        ram[221] = "0b000010000000000000";
        ram[222] = "0b101110100000000000";
        ram[223] = "0b001110001000000000";
        ram[224] = "0b101100010000000000";
        ram[225] = "0b100101101000000000";
        ram[226] = "0b101001001000000000";
        ram[227] = "0b111001101000000000";
        ram[228] = "0b101110100000000000";
        ram[229] = "0b110101001000000000";
        ram[230] = "0b010010111000000000";
        ram[231] = "0b100110000000000000";
        ram[232] = "0b100111010000000000";
        ram[233] = "0b101100010000000000";
        ram[234] = "0b101000100000000000";
        ram[235] = "0b110000010000000000";
        ram[236] = "0b111001010000000000";
        ram[237] = "0b011110100000000000";
        ram[238] = "0b100001110000000000";
        ram[239] = "0b101101100000000000";
        ram[240] = "0b011001010000000000";
        ram[241] = "0b101011000000000000";
        ram[242] = "0b011010000000000000";
        ram[243] = "0b010011110000000000";
        ram[244] = "0b111101100000000000";
        ram[245] = "0b111001000000000000";
        ram[246] = "0b101000000000000000";
        ram[247] = "0b110001000000000000";
        ram[248] = "0b000010100000000000";
        ram[249] = "0b011000000000000000";
        ram[250] = "0b000000100000000000";
        ram[251] = "0b100001100000000000";
        ram[252] = "0b111110000000000000";
        ram[253] = "0b111100100000000000";
        ram[254] = "0b101101000000000000";
        ram[255] = "0b010000100000000000";
        ram[256] = "0b011111000000000000";
        ram[257] = "0b001111000000000000";
        ram[258] = "0b100010000000000000";
        ram[259] = "0b100111000000000000";
        ram[260] = "0b001000000000000000";
        ram[261] = "0b010001000000000000";
        ram[262] = "0b111111000000000000";
        ram[263] = "0b000101000000000000";
        ram[264] = "0b011111000000000000";
        ram[265] = "0b011010000000000000";
        ram[266] = "0b100000000000000000";
        ram[267] = "0b001100000000000000";
        ram[268] = "0b111000000000000000";
        ram[269] = "0b001000000000000000";
        ram[270] = "0b111110000000000000";
        ram[271] = "0b010110000000000000";
        ram[272] = "0b001000000000000000";
        ram[273] = "0b101110000000000000";
        ram[274] = "0b001100000000000000";
        ram[275] = "0b110010000000000000";
        ram[276] = "0b010110000000000000";
        ram[277] = "0b100010000000000000";
        ram[278] = "0b100000000000000000";
        ram[279] = "0b010100000000000000";
        ram[280] = "0b010000000000000000";
        ram[281] = "0b110000000000000000";
        ram[282] = "0b100000000000000000";
        ram[283] = "0b100100000000000000";
        ram[284] = "0b100100000000000000";
        ram[285] = "0b101100000000000000";
        ram[286] = "0b010000000000000000";
        ram[287] = "0b101000000000000000";
        ram[288] = "0b000000000000000000";
        ram[289] = "0b010000000000000000";
        ram[290] = "0b000000000000000000";
        ram[291] = "0b010000000000000000";
        ram[292] = "0b010000000000000000";
        ram[293] = "0b101000000000000000";
        ram[294] = "0b100000000000000000";
        ram[295] = "0b011000000000000000";
        ram[296] = "0b001000000000000000";
        ram[297] = "0b100000000000000000";
        ram[298] = "0b101000000000000000";
        ram[299] = "0b011000000000000000";
        ram[300] = "0b110000000000000000";
        ram[301] = "0b110000000000000000";
        ram[302] = "0b000000000000000000";
        ram[303] = "0b000000000000000000";
        ram[304] = "0b000000000000000000";
        ram[305] = "0b010000000000000000";
        ram[306] = "0b100000000000000000";
        ram[307] = "0b000000000000000000";
        ram[308] = "0b000000000000000000";
        ram[309] = "0b100000000000000000";
        ram[310] = "0b100000000000000000";
        ram[311] = "0b000000000000000000";
        ram[312] = "0b100000000000000000";
        for (unsigned i = 313; i < 318 ; i = i + 1) {
            ram[i] = "0b000000000000000000";
        }
        ram[318] = "0b100000000000000000";
        ram[319] = "0b100000000000000000";
        ram[320] = "0b000000000000000000";
        ram[321] = "0b100000000000000000";
        for (unsigned i = 322; i < 891 ; i = i + 1) {
            ram[i] = "0b000000000000000000";
        }
        for (unsigned i = 891; i < 903 ; i = i + 1) {
            ram[i] = "0b000000000000000001";
        }
        for (unsigned i = 903; i < 909 ; i = i + 1) {
            ram[i] = "0b000000000000000010";
        }
        for (unsigned i = 909; i < 914 ; i = i + 1) {
            ram[i] = "0b000000000000000011";
        }
        ram[914] = "0b000000000000000100";
        ram[915] = "0b000000000000000100";
        ram[916] = "0b000000000000000100";
        ram[917] = "0b000000000000000101";
        ram[918] = "0b000000000000000101";
        ram[919] = "0b000000000000000101";
        ram[920] = "0b000000000000000110";
        ram[921] = "0b000000000000000110";
        ram[922] = "0b000000000000000110";
        ram[923] = "0b000000000000000111";
        ram[924] = "0b000000000000000111";
        ram[925] = "0b000000000000001000";
        ram[926] = "0b000000000000001000";
        ram[927] = "0b000000000000001001";
        ram[928] = "0b000000000000001010";
        ram[929] = "0b000000000000001010";
        ram[930] = "0b000000000000001011";
        ram[931] = "0b000000000000001100";
        ram[932] = "0b000000000000001101";
        ram[933] = "0b000000000000001101";
        ram[934] = "0b000000000000001110";
        ram[935] = "0b000000000000001111";
        ram[936] = "0b000000000000010000";
        ram[937] = "0b000000000000010001";
        ram[938] = "0b000000000000010010";
        ram[939] = "0b000000000000010100";
        ram[940] = "0b000000000000010101";
        ram[941] = "0b000000000000010110";
        ram[942] = "0b000000000000011000";
        ram[943] = "0b000000000000011001";
        ram[944] = "0b000000000000011011";
        ram[945] = "0b000000000000011101";
        ram[946] = "0b000000000000011111";
        ram[947] = "0b000000000000100001";
        ram[948] = "0b000000000000100011";
        ram[949] = "0b000000000000100101";
        ram[950] = "0b000000000000101000";
        ram[951] = "0b000000000000101010";
        ram[952] = "0b000000000000101101";
        ram[953] = "0b000000000000110000";
        ram[954] = "0b000000000000110011";
        ram[955] = "0b000000000000110110";
        ram[956] = "0b000000000000111010";
        ram[957] = "0b000000000000111110";
        ram[958] = "0b000000000001000010";
        ram[959] = "0b000000000001000110";
        ram[960] = "0b000000000001001011";
        ram[961] = "0b000000000001001111";
        ram[962] = "0b000000000001010101";
        ram[963] = "0b000000000001011010";
        ram[964] = "0b000000000001100000";
        ram[965] = "0b000000000001100110";
        ram[966] = "0b000000000001101101";
        ram[967] = "0b000000000001110100";
        ram[968] = "0b000000000001111011";
        ram[969] = "0b000000000010000011";
        ram[970] = "0b000000000010001100";
        ram[971] = "0b000000000010010101";
        ram[972] = "0b000000000010011110";
        ram[973] = "0b000000000010101001";
        ram[974] = "0b000000000010110011";
        ram[975] = "0b000000000010111111";
        ram[976] = "0b000000000011001011";
        ram[977] = "0b000000000011011001";
        ram[978] = "0b000000000011100111";
        ram[979] = "0b000000000011110101";
        ram[980] = "0b000000000100000101";
        ram[981] = "0b000000000100010110";
        ram[982] = "0b000000000100101000";
        ram[983] = "0b000000000100111011";
        ram[984] = "0b000000000101010000";
        ram[985] = "0b000000000101100101";
        ram[986] = "0b000000000101111100";
        ram[987] = "0b000000000110010101";
        ram[988] = "0b000000000110101111";
        ram[989] = "0b000000000111001011";
        ram[990] = "0b000000000111101001";
        ram[991] = "0b000000001000001000";
        ram[992] = "0b000000001000101010";
        ram[993] = "0b000000001001001110";
        ram[994] = "0b000000001001110100";
        ram[995] = "0b000000001010011100";
        ram[996] = "0b000000001011000111";
        ram[997] = "0b000000001011110101";
        ram[998] = "0b000000001100100110";
        ram[999] = "0b000000001101011010";
        ram[1000] = "0b000000001110010001";
        ram[1001] = "0b000000001111001100";
        ram[1002] = "0b000000010000001011";
        ram[1003] = "0b000000010001001110";
        ram[1004] = "0b000000010010010101";
        ram[1005] = "0b000000010011100001";
        ram[1006] = "0b000000010100110001";
        ram[1007] = "0b000000010110000111";
        ram[1008] = "0b000000010111100010";
        ram[1009] = "0b000000011001000100";
        ram[1010] = "0b000000011010101011";
        ram[1011] = "0b000000011100011001";
        ram[1012] = "0b000000011110001110";
        ram[1013] = "0b000000100000001011";
        ram[1014] = "0b000000100010010000";
        ram[1015] = "0b000000100100011101";
        ram[1016] = "0b000000100110110100";
        ram[1017] = "0b000000101001010100";
        ram[1018] = "0b000000101011111111";
        ram[1019] = "0b000000101110110100";
        ram[1020] = "0b000000110001110101";
        ram[1021] = "0b000000110101000011";
        ram[1022] = "0b000000111000011110";
        ram[1023] = "0b000000111100000111";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();


SC_METHOD(prc_write_1);
  sensitive<<clk.pos();


SC_METHOD(prc_write_2);
  sensitive<<clk.pos();


SC_METHOD(prc_write_3);
  sensitive<<clk.pos();


SC_METHOD(prc_write_4);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


void prc_write_1()
{
    if (ce1.read() == sc_dt::Log_1) 
    {
            if(address1.read().is_01() && address1.read().to_uint()<AddressRange)
              q1 = ram[address1.read().to_uint()];
            else
              q1 = sc_lv<DataWidth>();
    }
}


void prc_write_2()
{
    if (ce2.read() == sc_dt::Log_1) 
    {
            if(address2.read().is_01() && address2.read().to_uint()<AddressRange)
              q2 = ram[address2.read().to_uint()];
            else
              q2 = sc_lv<DataWidth>();
    }
}


void prc_write_3()
{
    if (ce3.read() == sc_dt::Log_1) 
    {
            if(address3.read().is_01() && address3.read().to_uint()<AddressRange)
              q3 = ram[address3.read().to_uint()];
            else
              q3 = sc_lv<DataWidth>();
    }
}


void prc_write_4()
{
    if (ce4.read() == sc_dt::Log_1) 
    {
            if(address4.read().is_01() && address4.read().to_uint()<AddressRange)
              q4 = ram[address4.read().to_uint()];
            else
              q4 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(softmax_stable_ap_fixed_ap_fixed_softmax_config13_s_exp_tcud) {


static const unsigned DataWidth = 18;
static const unsigned AddressRange = 1024;
static const unsigned AddressWidth = 10;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in <sc_lv<AddressWidth> > address1;
sc_core::sc_in<sc_logic> ce1;
sc_core::sc_out <sc_lv<DataWidth> > q1;
sc_core::sc_in <sc_lv<AddressWidth> > address2;
sc_core::sc_in<sc_logic> ce2;
sc_core::sc_out <sc_lv<DataWidth> > q2;
sc_core::sc_in <sc_lv<AddressWidth> > address3;
sc_core::sc_in<sc_logic> ce3;
sc_core::sc_out <sc_lv<DataWidth> > q3;
sc_core::sc_in <sc_lv<AddressWidth> > address4;
sc_core::sc_in<sc_logic> ce4;
sc_core::sc_out <sc_lv<DataWidth> > q4;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


softmax_stable_ap_fixed_ap_fixed_softmax_config13_s_exp_tcud_ram* meminst;


SC_CTOR(softmax_stable_ap_fixed_ap_fixed_softmax_config13_s_exp_tcud) {
meminst = new softmax_stable_ap_fixed_ap_fixed_softmax_config13_s_exp_tcud_ram("softmax_stable_ap_fixed_ap_fixed_softmax_config13_s_exp_tcud_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->address1(address1);
meminst->ce1(ce1);
meminst->q1(q1);

meminst->address2(address2);
meminst->ce2(ce2);
meminst->q2(q2);

meminst->address3(address3);
meminst->ce3(ce3);
meminst->q3(q3);

meminst->address4(address4);
meminst->ce4(ce4);
meminst->q4(q4);

meminst->reset(reset);
meminst->clk(clk);
}
~softmax_stable_ap_fixed_ap_fixed_softmax_config13_s_exp_tcud() {
    delete meminst;
}


};//endmodule
#endif
