0.6
2018.2
Jun 14 2018
20:07:38
/home/xe-lpt-47/Documents/Maple/Pre-boarding/Git/fpga/rtl/bram_sum.v,1714108988,verilog,,,,bram_sum,,,,,,,,
/home/xe-lpt-47/Documents/Maple/Pre-boarding/Git/fpga/work/project_git_test.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
