/*
 * Generated by Bluespec Compiler (build 00185f79)
 * 
 * On Sun May 23 21:16:52 IST 2021
 * 
 */

/* Generation options: */
#ifndef __mkSum8_h__
#define __mkSum8_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkPermute.h"
#include "mkLine3.h"


/* Class declaration for the mkSum8 module */
class MOD_mkSum8 : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_Reg<tUInt8> INST__unnamed_;
  MOD_Reg<tUInt32> INST__unnamed__0_1;
  MOD_Reg<tUInt32> INST__unnamed__0_10;
  MOD_Reg<tUInt32> INST__unnamed__0_11;
  MOD_Reg<tUInt32> INST__unnamed__0_2;
  MOD_Reg<tUInt32> INST__unnamed__0_3;
  MOD_Reg<tUInt32> INST__unnamed__0_4;
  MOD_Reg<tUInt32> INST__unnamed__0_5;
  MOD_Reg<tUInt32> INST__unnamed__0_6;
  MOD_Reg<tUInt32> INST__unnamed__0_7;
  MOD_Reg<tUInt32> INST__unnamed__0_8;
  MOD_Reg<tUInt32> INST__unnamed__0_9;
  MOD_Reg<tUInt8> INST__unnamed__1;
  MOD_Reg<tUInt8> INST__unnamed__10;
  MOD_Reg<tUInt32> INST__unnamed__10_1;
  MOD_Reg<tUInt32> INST__unnamed__10_2;
  MOD_Reg<tUInt32> INST__unnamed__10_3;
  MOD_Reg<tUInt32> INST__unnamed__10_4;
  MOD_Reg<tUInt32> INST__unnamed__10_5;
  MOD_Reg<tUInt32> INST__unnamed__10_6;
  MOD_Reg<tUInt32> INST__unnamed__10_7;
  MOD_Reg<tUInt32> INST__unnamed__10_8;
  MOD_Reg<tUWide> INST__unnamed__10_9;
  MOD_Reg<tUInt8> INST__unnamed__11;
  MOD_Reg<tUInt32> INST__unnamed__11_1;
  MOD_Reg<tUInt32> INST__unnamed__11_2;
  MOD_Reg<tUInt32> INST__unnamed__11_3;
  MOD_Reg<tUInt32> INST__unnamed__11_4;
  MOD_Reg<tUInt32> INST__unnamed__11_5;
  MOD_Reg<tUInt32> INST__unnamed__11_6;
  MOD_Reg<tUInt32> INST__unnamed__11_7;
  MOD_Reg<tUInt32> INST__unnamed__11_8;
  MOD_Reg<tUWide> INST__unnamed__11_9;
  MOD_Reg<tUInt8> INST__unnamed__12;
  MOD_Reg<tUInt32> INST__unnamed__12_1;
  MOD_Reg<tUInt32> INST__unnamed__12_2;
  MOD_Reg<tUInt32> INST__unnamed__12_3;
  MOD_Reg<tUInt32> INST__unnamed__12_4;
  MOD_Reg<tUInt32> INST__unnamed__12_5;
  MOD_Reg<tUInt32> INST__unnamed__12_6;
  MOD_Reg<tUInt32> INST__unnamed__12_7;
  MOD_Reg<tUInt32> INST__unnamed__12_8;
  MOD_Reg<tUWide> INST__unnamed__12_9;
  MOD_Reg<tUInt8> INST__unnamed__13;
  MOD_Reg<tUInt32> INST__unnamed__13_1;
  MOD_Reg<tUInt32> INST__unnamed__13_2;
  MOD_Reg<tUInt32> INST__unnamed__13_3;
  MOD_Reg<tUInt32> INST__unnamed__13_4;
  MOD_Reg<tUInt32> INST__unnamed__13_5;
  MOD_Reg<tUInt32> INST__unnamed__13_6;
  MOD_Reg<tUInt32> INST__unnamed__13_7;
  MOD_Reg<tUInt32> INST__unnamed__13_8;
  MOD_Reg<tUInt8> INST__unnamed__14;
  MOD_Reg<tUInt32> INST__unnamed__14_1;
  MOD_Reg<tUInt32> INST__unnamed__14_2;
  MOD_Reg<tUInt32> INST__unnamed__14_3;
  MOD_Reg<tUInt32> INST__unnamed__14_4;
  MOD_Reg<tUInt32> INST__unnamed__14_5;
  MOD_Reg<tUInt32> INST__unnamed__14_6;
  MOD_Reg<tUInt32> INST__unnamed__14_7;
  MOD_Reg<tUInt32> INST__unnamed__14_8;
  MOD_Reg<tUInt8> INST__unnamed__15;
  MOD_Reg<tUInt32> INST__unnamed__15_1;
  MOD_Reg<tUInt32> INST__unnamed__15_2;
  MOD_Reg<tUInt32> INST__unnamed__15_3;
  MOD_Reg<tUInt32> INST__unnamed__15_4;
  MOD_Reg<tUInt32> INST__unnamed__15_5;
  MOD_Reg<tUInt32> INST__unnamed__15_6;
  MOD_Reg<tUInt32> INST__unnamed__15_7;
  MOD_Reg<tUInt32> INST__unnamed__15_8;
  MOD_Reg<tUInt8> INST__unnamed__16;
  MOD_Reg<tUInt32> INST__unnamed__16_1;
  MOD_Reg<tUInt32> INST__unnamed__16_2;
  MOD_Reg<tUInt8> INST__unnamed__17;
  MOD_Reg<tUInt32> INST__unnamed__17_1;
  MOD_Reg<tUInt32> INST__unnamed__17_2;
  MOD_Reg<tUInt8> INST__unnamed__18;
  MOD_Reg<tUInt32> INST__unnamed__18_1;
  MOD_Reg<tUInt32> INST__unnamed__18_2;
  MOD_Reg<tUInt8> INST__unnamed__19;
  MOD_Reg<tUInt32> INST__unnamed__19_1;
  MOD_Reg<tUInt32> INST__unnamed__19_2;
  MOD_Reg<tUInt32> INST__unnamed__1_1;
  MOD_Reg<tUInt32> INST__unnamed__1_10;
  MOD_Reg<tUInt32> INST__unnamed__1_11;
  MOD_Reg<tUInt32> INST__unnamed__1_1_1;
  MOD_Reg<tUInt32> INST__unnamed__1_2;
  MOD_Reg<tUInt32> INST__unnamed__1_3;
  MOD_Reg<tUInt32> INST__unnamed__1_4;
  MOD_Reg<tUInt32> INST__unnamed__1_5;
  MOD_Reg<tUInt32> INST__unnamed__1_6;
  MOD_Reg<tUInt32> INST__unnamed__1_7;
  MOD_Reg<tUInt32> INST__unnamed__1_8;
  MOD_Reg<tUInt32> INST__unnamed__1_9;
  MOD_Reg<tUInt8> INST__unnamed__2;
  MOD_Reg<tUInt8> INST__unnamed__20;
  MOD_Reg<tUInt32> INST__unnamed__20_1;
  MOD_Reg<tUInt32> INST__unnamed__20_2;
  MOD_Reg<tUInt8> INST__unnamed__21;
  MOD_Reg<tUInt32> INST__unnamed__21_1;
  MOD_Reg<tUInt32> INST__unnamed__21_2;
  MOD_Reg<tUInt8> INST__unnamed__22;
  MOD_Reg<tUInt32> INST__unnamed__22_1;
  MOD_Reg<tUInt32> INST__unnamed__22_2;
  MOD_Reg<tUInt8> INST__unnamed__23;
  MOD_Reg<tUInt32> INST__unnamed__23_1;
  MOD_Reg<tUInt32> INST__unnamed__23_2;
  MOD_Reg<tUInt8> INST__unnamed__24;
  MOD_Reg<tUInt32> INST__unnamed__24_1;
  MOD_Reg<tUInt32> INST__unnamed__24_2;
  MOD_Reg<tUInt8> INST__unnamed__25;
  MOD_Reg<tUInt32> INST__unnamed__25_1;
  MOD_Reg<tUInt32> INST__unnamed__25_2;
  MOD_Reg<tUInt8> INST__unnamed__26;
  MOD_Reg<tUInt32> INST__unnamed__26_1;
  MOD_Reg<tUInt32> INST__unnamed__26_2;
  MOD_Reg<tUInt8> INST__unnamed__27;
  MOD_Reg<tUInt32> INST__unnamed__27_1;
  MOD_Reg<tUInt32> INST__unnamed__27_2;
  MOD_Reg<tUInt8> INST__unnamed__28;
  MOD_Reg<tUInt32> INST__unnamed__28_1;
  MOD_Reg<tUInt32> INST__unnamed__28_2;
  MOD_Reg<tUInt8> INST__unnamed__29;
  MOD_Reg<tUInt32> INST__unnamed__29_1;
  MOD_Reg<tUInt32> INST__unnamed__29_2;
  MOD_Reg<tUInt32> INST__unnamed__2_1;
  MOD_Reg<tUInt32> INST__unnamed__2_10;
  MOD_Reg<tUInt32> INST__unnamed__2_1_1;
  MOD_Reg<tUInt32> INST__unnamed__2_2;
  MOD_Reg<tUInt32> INST__unnamed__2_3;
  MOD_Reg<tUInt32> INST__unnamed__2_4;
  MOD_Reg<tUInt32> INST__unnamed__2_5;
  MOD_Reg<tUInt32> INST__unnamed__2_6;
  MOD_Reg<tUInt32> INST__unnamed__2_7;
  MOD_Reg<tUInt32> INST__unnamed__2_8;
  MOD_Reg<tUInt32> INST__unnamed__2_9;
  MOD_Reg<tUInt8> INST__unnamed__3;
  MOD_Reg<tUInt8> INST__unnamed__30;
  MOD_Reg<tUInt32> INST__unnamed__30_1;
  MOD_Reg<tUInt32> INST__unnamed__30_2;
  MOD_Reg<tUInt8> INST__unnamed__31;
  MOD_Reg<tUInt32> INST__unnamed__31_1;
  MOD_Reg<tUInt32> INST__unnamed__31_2;
  MOD_Reg<tUInt32> INST__unnamed__32;
  MOD_Reg<tUInt32> INST__unnamed__33;
  MOD_Reg<tUInt32> INST__unnamed__34;
  MOD_Reg<tUInt32> INST__unnamed__35;
  MOD_Reg<tUInt32> INST__unnamed__36;
  MOD_Reg<tUInt32> INST__unnamed__37;
  MOD_Reg<tUInt32> INST__unnamed__38;
  MOD_Reg<tUInt32> INST__unnamed__39;
  MOD_Reg<tUInt32> INST__unnamed__3_1;
  MOD_Reg<tUInt32> INST__unnamed__3_10;
  MOD_Reg<tUInt32> INST__unnamed__3_1_1;
  MOD_Reg<tUInt32> INST__unnamed__3_2;
  MOD_Reg<tUInt32> INST__unnamed__3_3;
  MOD_Reg<tUInt32> INST__unnamed__3_4;
  MOD_Reg<tUInt32> INST__unnamed__3_5;
  MOD_Reg<tUInt32> INST__unnamed__3_6;
  MOD_Reg<tUInt32> INST__unnamed__3_7;
  MOD_Reg<tUInt32> INST__unnamed__3_8;
  MOD_Reg<tUInt32> INST__unnamed__3_9;
  MOD_Reg<tUInt8> INST__unnamed__4;
  MOD_Reg<tUInt32> INST__unnamed__40;
  MOD_Reg<tUInt32> INST__unnamed__41;
  MOD_Reg<tUInt32> INST__unnamed__42;
  MOD_Reg<tUInt32> INST__unnamed__43;
  MOD_Reg<tUInt32> INST__unnamed__44;
  MOD_Reg<tUInt32> INST__unnamed__45;
  MOD_Reg<tUInt32> INST__unnamed__46;
  MOD_Reg<tUInt32> INST__unnamed__47;
  MOD_Reg<tUInt32> INST__unnamed__48;
  MOD_Reg<tUInt32> INST__unnamed__49;
  MOD_Reg<tUInt32> INST__unnamed__4_1;
  MOD_Reg<tUInt32> INST__unnamed__4_1_1;
  MOD_Reg<tUInt32> INST__unnamed__4_2;
  MOD_Reg<tUInt32> INST__unnamed__4_3;
  MOD_Reg<tUInt32> INST__unnamed__4_4;
  MOD_Reg<tUInt32> INST__unnamed__4_5;
  MOD_Reg<tUInt32> INST__unnamed__4_6;
  MOD_Reg<tUInt32> INST__unnamed__4_7;
  MOD_Reg<tUInt32> INST__unnamed__4_8;
  MOD_Reg<tUInt32> INST__unnamed__4_9;
  MOD_Reg<tUInt8> INST__unnamed__5;
  MOD_Reg<tUInt32> INST__unnamed__50;
  MOD_Reg<tUInt32> INST__unnamed__51;
  MOD_Reg<tUInt32> INST__unnamed__52;
  MOD_Reg<tUInt32> INST__unnamed__53;
  MOD_Reg<tUInt32> INST__unnamed__54;
  MOD_Reg<tUInt32> INST__unnamed__55;
  MOD_Reg<tUInt32> INST__unnamed__56;
  MOD_Reg<tUInt32> INST__unnamed__57;
  MOD_Reg<tUInt32> INST__unnamed__58;
  MOD_Reg<tUInt32> INST__unnamed__59;
  MOD_Reg<tUInt32> INST__unnamed__5_1;
  MOD_Reg<tUInt32> INST__unnamed__5_1_1;
  MOD_Reg<tUInt32> INST__unnamed__5_2;
  MOD_Reg<tUInt32> INST__unnamed__5_3;
  MOD_Reg<tUInt32> INST__unnamed__5_4;
  MOD_Reg<tUInt32> INST__unnamed__5_5;
  MOD_Reg<tUInt32> INST__unnamed__5_6;
  MOD_Reg<tUInt32> INST__unnamed__5_7;
  MOD_Reg<tUInt32> INST__unnamed__5_8;
  MOD_Reg<tUInt32> INST__unnamed__5_9;
  MOD_Reg<tUInt8> INST__unnamed__6;
  MOD_Reg<tUInt32> INST__unnamed__60;
  MOD_Reg<tUInt32> INST__unnamed__61;
  MOD_Reg<tUInt32> INST__unnamed__62;
  MOD_Reg<tUInt32> INST__unnamed__63;
  MOD_Reg<tUInt32> INST__unnamed__64;
  MOD_mkPermute INST__unnamed__65;
  MOD_mkPermute INST__unnamed__66;
  MOD_mkPermute INST__unnamed__67;
  MOD_mkPermute INST__unnamed__68;
  MOD_mkPermute INST__unnamed__69;
  MOD_Reg<tUInt32> INST__unnamed__6_1;
  MOD_Reg<tUInt32> INST__unnamed__6_1_1;
  MOD_Reg<tUInt32> INST__unnamed__6_2;
  MOD_Reg<tUInt32> INST__unnamed__6_3;
  MOD_Reg<tUInt32> INST__unnamed__6_4;
  MOD_Reg<tUInt32> INST__unnamed__6_5;
  MOD_Reg<tUInt32> INST__unnamed__6_6;
  MOD_Reg<tUInt32> INST__unnamed__6_7;
  MOD_Reg<tUInt32> INST__unnamed__6_8;
  MOD_Reg<tUInt32> INST__unnamed__6_9;
  MOD_Reg<tUInt8> INST__unnamed__7;
  MOD_mkPermute INST__unnamed__70;
  MOD_mkPermute INST__unnamed__71;
  MOD_mkPermute INST__unnamed__72;
  MOD_mkPermute INST__unnamed__73;
  MOD_mkPermute INST__unnamed__74;
  MOD_mkPermute INST__unnamed__75;
  MOD_mkPermute INST__unnamed__76;
  MOD_mkPermute INST__unnamed__77;
  MOD_mkPermute INST__unnamed__78;
  MOD_mkPermute INST__unnamed__79;
  MOD_Reg<tUInt32> INST__unnamed__7_1;
  MOD_Reg<tUWide> INST__unnamed__7_10;
  MOD_Reg<tUInt32> INST__unnamed__7_2;
  MOD_Reg<tUInt32> INST__unnamed__7_3;
  MOD_Reg<tUInt32> INST__unnamed__7_4;
  MOD_Reg<tUInt32> INST__unnamed__7_5;
  MOD_Reg<tUInt32> INST__unnamed__7_6;
  MOD_Reg<tUInt32> INST__unnamed__7_7;
  MOD_Reg<tUInt32> INST__unnamed__7_8;
  MOD_Reg<tUInt32> INST__unnamed__7_9;
  MOD_Reg<tUInt8> INST__unnamed__8;
  MOD_mkPermute INST__unnamed__80;
  MOD_mkPermute INST__unnamed__81;
  MOD_mkPermute INST__unnamed__82;
  MOD_mkPermute INST__unnamed__83;
  MOD_mkPermute INST__unnamed__84;
  MOD_mkPermute INST__unnamed__85;
  MOD_mkPermute INST__unnamed__86;
  MOD_mkPermute INST__unnamed__87;
  MOD_mkPermute INST__unnamed__88;
  MOD_mkPermute INST__unnamed__89;
  MOD_Reg<tUInt32> INST__unnamed__8_1;
  MOD_Reg<tUInt32> INST__unnamed__8_2;
  MOD_Reg<tUInt32> INST__unnamed__8_3;
  MOD_Reg<tUInt32> INST__unnamed__8_4;
  MOD_Reg<tUInt32> INST__unnamed__8_5;
  MOD_Reg<tUInt32> INST__unnamed__8_6;
  MOD_Reg<tUInt32> INST__unnamed__8_7;
  MOD_Reg<tUInt32> INST__unnamed__8_8;
  MOD_Reg<tUWide> INST__unnamed__8_9;
  MOD_Reg<tUInt8> INST__unnamed__9;
  MOD_mkPermute INST__unnamed__90;
  MOD_mkPermute INST__unnamed__91;
  MOD_mkPermute INST__unnamed__92;
  MOD_mkPermute INST__unnamed__93;
  MOD_mkPermute INST__unnamed__94;
  MOD_mkPermute INST__unnamed__95;
  MOD_mkPermute INST__unnamed__96;
  MOD_Reg<tUInt32> INST__unnamed__9_1;
  MOD_Reg<tUInt32> INST__unnamed__9_2;
  MOD_Reg<tUInt32> INST__unnamed__9_3;
  MOD_Reg<tUInt32> INST__unnamed__9_4;
  MOD_Reg<tUInt32> INST__unnamed__9_5;
  MOD_Reg<tUInt32> INST__unnamed__9_6;
  MOD_Reg<tUInt32> INST__unnamed__9_7;
  MOD_Reg<tUInt32> INST__unnamed__9_8;
  MOD_Reg<tUWide> INST__unnamed__9_9;
  MOD_Reg<tUInt8> INST_combine_0;
  MOD_Reg<tUInt8> INST_combine_1;
  MOD_Reg<tUInt8> INST_combine_2;
  MOD_Reg<tUInt8> INST_combine_3;
  MOD_BRAM<tUInt32,tUInt32,tUInt8> INST_fQ_0_memory;
  MOD_Wire<tUInt8> INST_fQ_0_pwClear;
  MOD_Wire<tUInt8> INST_fQ_0_pwDequeue;
  MOD_Wire<tUInt8> INST_fQ_0_pwEnqueue;
  MOD_Reg<tUInt32> INST_fQ_0_rCache;
  MOD_ConfigReg<tUInt32> INST_fQ_0_rRdPtr;
  MOD_ConfigReg<tUInt32> INST_fQ_0_rWrPtr;
  MOD_Wire<tUInt32> INST_fQ_0_wDataIn;
  MOD_Wire<tUInt32> INST_fQ_0_wDataOut;
  MOD_BRAM<tUInt32,tUInt32,tUInt8> INST_fQ_10_memory;
  MOD_Wire<tUInt8> INST_fQ_10_pwClear;
  MOD_Wire<tUInt8> INST_fQ_10_pwDequeue;
  MOD_Wire<tUInt8> INST_fQ_10_pwEnqueue;
  MOD_Reg<tUInt32> INST_fQ_10_rCache;
  MOD_ConfigReg<tUInt32> INST_fQ_10_rRdPtr;
  MOD_ConfigReg<tUInt32> INST_fQ_10_rWrPtr;
  MOD_Wire<tUInt32> INST_fQ_10_wDataIn;
  MOD_Wire<tUInt32> INST_fQ_10_wDataOut;
  MOD_BRAM<tUInt32,tUInt32,tUInt8> INST_fQ_11_memory;
  MOD_Wire<tUInt8> INST_fQ_11_pwClear;
  MOD_Wire<tUInt8> INST_fQ_11_pwDequeue;
  MOD_Wire<tUInt8> INST_fQ_11_pwEnqueue;
  MOD_Reg<tUInt32> INST_fQ_11_rCache;
  MOD_ConfigReg<tUInt32> INST_fQ_11_rRdPtr;
  MOD_ConfigReg<tUInt32> INST_fQ_11_rWrPtr;
  MOD_Wire<tUInt32> INST_fQ_11_wDataIn;
  MOD_Wire<tUInt32> INST_fQ_11_wDataOut;
  MOD_BRAM<tUInt32,tUInt32,tUInt8> INST_fQ_12_memory;
  MOD_Wire<tUInt8> INST_fQ_12_pwClear;
  MOD_Wire<tUInt8> INST_fQ_12_pwDequeue;
  MOD_Wire<tUInt8> INST_fQ_12_pwEnqueue;
  MOD_Reg<tUInt32> INST_fQ_12_rCache;
  MOD_ConfigReg<tUInt32> INST_fQ_12_rRdPtr;
  MOD_ConfigReg<tUInt32> INST_fQ_12_rWrPtr;
  MOD_Wire<tUInt32> INST_fQ_12_wDataIn;
  MOD_Wire<tUInt32> INST_fQ_12_wDataOut;
  MOD_BRAM<tUInt32,tUInt32,tUInt8> INST_fQ_13_memory;
  MOD_Wire<tUInt8> INST_fQ_13_pwClear;
  MOD_Wire<tUInt8> INST_fQ_13_pwDequeue;
  MOD_Wire<tUInt8> INST_fQ_13_pwEnqueue;
  MOD_Reg<tUInt32> INST_fQ_13_rCache;
  MOD_ConfigReg<tUInt32> INST_fQ_13_rRdPtr;
  MOD_ConfigReg<tUInt32> INST_fQ_13_rWrPtr;
  MOD_Wire<tUInt32> INST_fQ_13_wDataIn;
  MOD_Wire<tUInt32> INST_fQ_13_wDataOut;
  MOD_BRAM<tUInt32,tUInt32,tUInt8> INST_fQ_14_memory;
  MOD_Wire<tUInt8> INST_fQ_14_pwClear;
  MOD_Wire<tUInt8> INST_fQ_14_pwDequeue;
  MOD_Wire<tUInt8> INST_fQ_14_pwEnqueue;
  MOD_Reg<tUInt32> INST_fQ_14_rCache;
  MOD_ConfigReg<tUInt32> INST_fQ_14_rRdPtr;
  MOD_ConfigReg<tUInt32> INST_fQ_14_rWrPtr;
  MOD_Wire<tUInt32> INST_fQ_14_wDataIn;
  MOD_Wire<tUInt32> INST_fQ_14_wDataOut;
  MOD_BRAM<tUInt32,tUInt32,tUInt8> INST_fQ_15_memory;
  MOD_Wire<tUInt8> INST_fQ_15_pwClear;
  MOD_Wire<tUInt8> INST_fQ_15_pwDequeue;
  MOD_Wire<tUInt8> INST_fQ_15_pwEnqueue;
  MOD_Reg<tUInt32> INST_fQ_15_rCache;
  MOD_ConfigReg<tUInt32> INST_fQ_15_rRdPtr;
  MOD_ConfigReg<tUInt32> INST_fQ_15_rWrPtr;
  MOD_Wire<tUInt32> INST_fQ_15_wDataIn;
  MOD_Wire<tUInt32> INST_fQ_15_wDataOut;
  MOD_BRAM<tUInt32,tUInt32,tUInt8> INST_fQ_16_memory;
  MOD_Wire<tUInt8> INST_fQ_16_pwClear;
  MOD_Wire<tUInt8> INST_fQ_16_pwDequeue;
  MOD_Wire<tUInt8> INST_fQ_16_pwEnqueue;
  MOD_Reg<tUInt32> INST_fQ_16_rCache;
  MOD_ConfigReg<tUInt32> INST_fQ_16_rRdPtr;
  MOD_ConfigReg<tUInt32> INST_fQ_16_rWrPtr;
  MOD_Wire<tUInt32> INST_fQ_16_wDataIn;
  MOD_Wire<tUInt32> INST_fQ_16_wDataOut;
  MOD_BRAM<tUInt32,tUInt32,tUInt8> INST_fQ_17_memory;
  MOD_Wire<tUInt8> INST_fQ_17_pwClear;
  MOD_Wire<tUInt8> INST_fQ_17_pwDequeue;
  MOD_Wire<tUInt8> INST_fQ_17_pwEnqueue;
  MOD_Reg<tUInt32> INST_fQ_17_rCache;
  MOD_ConfigReg<tUInt32> INST_fQ_17_rRdPtr;
  MOD_ConfigReg<tUInt32> INST_fQ_17_rWrPtr;
  MOD_Wire<tUInt32> INST_fQ_17_wDataIn;
  MOD_Wire<tUInt32> INST_fQ_17_wDataOut;
  MOD_BRAM<tUInt32,tUInt32,tUInt8> INST_fQ_18_memory;
  MOD_Wire<tUInt8> INST_fQ_18_pwClear;
  MOD_Wire<tUInt8> INST_fQ_18_pwDequeue;
  MOD_Wire<tUInt8> INST_fQ_18_pwEnqueue;
  MOD_Reg<tUInt32> INST_fQ_18_rCache;
  MOD_ConfigReg<tUInt32> INST_fQ_18_rRdPtr;
  MOD_ConfigReg<tUInt32> INST_fQ_18_rWrPtr;
  MOD_Wire<tUInt32> INST_fQ_18_wDataIn;
  MOD_Wire<tUInt32> INST_fQ_18_wDataOut;
  MOD_BRAM<tUInt32,tUInt32,tUInt8> INST_fQ_19_memory;
  MOD_Wire<tUInt8> INST_fQ_19_pwClear;
  MOD_Wire<tUInt8> INST_fQ_19_pwDequeue;
  MOD_Wire<tUInt8> INST_fQ_19_pwEnqueue;
  MOD_Reg<tUInt32> INST_fQ_19_rCache;
  MOD_ConfigReg<tUInt32> INST_fQ_19_rRdPtr;
  MOD_ConfigReg<tUInt32> INST_fQ_19_rWrPtr;
  MOD_Wire<tUInt32> INST_fQ_19_wDataIn;
  MOD_Wire<tUInt32> INST_fQ_19_wDataOut;
  MOD_BRAM<tUInt32,tUInt32,tUInt8> INST_fQ_1_memory;
  MOD_Wire<tUInt8> INST_fQ_1_pwClear;
  MOD_Wire<tUInt8> INST_fQ_1_pwDequeue;
  MOD_Wire<tUInt8> INST_fQ_1_pwEnqueue;
  MOD_Reg<tUInt32> INST_fQ_1_rCache;
  MOD_ConfigReg<tUInt32> INST_fQ_1_rRdPtr;
  MOD_ConfigReg<tUInt32> INST_fQ_1_rWrPtr;
  MOD_Wire<tUInt32> INST_fQ_1_wDataIn;
  MOD_Wire<tUInt32> INST_fQ_1_wDataOut;
  MOD_BRAM<tUInt32,tUInt32,tUInt8> INST_fQ_20_memory;
  MOD_Wire<tUInt8> INST_fQ_20_pwClear;
  MOD_Wire<tUInt8> INST_fQ_20_pwDequeue;
  MOD_Wire<tUInt8> INST_fQ_20_pwEnqueue;
  MOD_Reg<tUInt32> INST_fQ_20_rCache;
  MOD_ConfigReg<tUInt32> INST_fQ_20_rRdPtr;
  MOD_ConfigReg<tUInt32> INST_fQ_20_rWrPtr;
  MOD_Wire<tUInt32> INST_fQ_20_wDataIn;
  MOD_Wire<tUInt32> INST_fQ_20_wDataOut;
  MOD_BRAM<tUInt32,tUInt32,tUInt8> INST_fQ_21_memory;
  MOD_Wire<tUInt8> INST_fQ_21_pwClear;
  MOD_Wire<tUInt8> INST_fQ_21_pwDequeue;
  MOD_Wire<tUInt8> INST_fQ_21_pwEnqueue;
  MOD_Reg<tUInt32> INST_fQ_21_rCache;
  MOD_ConfigReg<tUInt32> INST_fQ_21_rRdPtr;
  MOD_ConfigReg<tUInt32> INST_fQ_21_rWrPtr;
  MOD_Wire<tUInt32> INST_fQ_21_wDataIn;
  MOD_Wire<tUInt32> INST_fQ_21_wDataOut;
  MOD_BRAM<tUInt32,tUInt32,tUInt8> INST_fQ_22_memory;
  MOD_Wire<tUInt8> INST_fQ_22_pwClear;
  MOD_Wire<tUInt8> INST_fQ_22_pwDequeue;
  MOD_Wire<tUInt8> INST_fQ_22_pwEnqueue;
  MOD_Reg<tUInt32> INST_fQ_22_rCache;
  MOD_ConfigReg<tUInt32> INST_fQ_22_rRdPtr;
  MOD_ConfigReg<tUInt32> INST_fQ_22_rWrPtr;
  MOD_Wire<tUInt32> INST_fQ_22_wDataIn;
  MOD_Wire<tUInt32> INST_fQ_22_wDataOut;
  MOD_BRAM<tUInt32,tUInt32,tUInt8> INST_fQ_23_memory;
  MOD_Wire<tUInt8> INST_fQ_23_pwClear;
  MOD_Wire<tUInt8> INST_fQ_23_pwDequeue;
  MOD_Wire<tUInt8> INST_fQ_23_pwEnqueue;
  MOD_Reg<tUInt32> INST_fQ_23_rCache;
  MOD_ConfigReg<tUInt32> INST_fQ_23_rRdPtr;
  MOD_ConfigReg<tUInt32> INST_fQ_23_rWrPtr;
  MOD_Wire<tUInt32> INST_fQ_23_wDataIn;
  MOD_Wire<tUInt32> INST_fQ_23_wDataOut;
  MOD_BRAM<tUInt32,tUInt32,tUInt8> INST_fQ_24_memory;
  MOD_Wire<tUInt8> INST_fQ_24_pwClear;
  MOD_Wire<tUInt8> INST_fQ_24_pwDequeue;
  MOD_Wire<tUInt8> INST_fQ_24_pwEnqueue;
  MOD_Reg<tUInt32> INST_fQ_24_rCache;
  MOD_ConfigReg<tUInt32> INST_fQ_24_rRdPtr;
  MOD_ConfigReg<tUInt32> INST_fQ_24_rWrPtr;
  MOD_Wire<tUInt32> INST_fQ_24_wDataIn;
  MOD_Wire<tUInt32> INST_fQ_24_wDataOut;
  MOD_BRAM<tUInt32,tUInt32,tUInt8> INST_fQ_25_memory;
  MOD_Wire<tUInt8> INST_fQ_25_pwClear;
  MOD_Wire<tUInt8> INST_fQ_25_pwDequeue;
  MOD_Wire<tUInt8> INST_fQ_25_pwEnqueue;
  MOD_Reg<tUInt32> INST_fQ_25_rCache;
  MOD_ConfigReg<tUInt32> INST_fQ_25_rRdPtr;
  MOD_ConfigReg<tUInt32> INST_fQ_25_rWrPtr;
  MOD_Wire<tUInt32> INST_fQ_25_wDataIn;
  MOD_Wire<tUInt32> INST_fQ_25_wDataOut;
  MOD_BRAM<tUInt32,tUInt32,tUInt8> INST_fQ_26_memory;
  MOD_Wire<tUInt8> INST_fQ_26_pwClear;
  MOD_Wire<tUInt8> INST_fQ_26_pwDequeue;
  MOD_Wire<tUInt8> INST_fQ_26_pwEnqueue;
  MOD_Reg<tUInt32> INST_fQ_26_rCache;
  MOD_ConfigReg<tUInt32> INST_fQ_26_rRdPtr;
  MOD_ConfigReg<tUInt32> INST_fQ_26_rWrPtr;
  MOD_Wire<tUInt32> INST_fQ_26_wDataIn;
  MOD_Wire<tUInt32> INST_fQ_26_wDataOut;
  MOD_BRAM<tUInt32,tUInt32,tUInt8> INST_fQ_27_memory;
  MOD_Wire<tUInt8> INST_fQ_27_pwClear;
  MOD_Wire<tUInt8> INST_fQ_27_pwDequeue;
  MOD_Wire<tUInt8> INST_fQ_27_pwEnqueue;
  MOD_Reg<tUInt32> INST_fQ_27_rCache;
  MOD_ConfigReg<tUInt32> INST_fQ_27_rRdPtr;
  MOD_ConfigReg<tUInt32> INST_fQ_27_rWrPtr;
  MOD_Wire<tUInt32> INST_fQ_27_wDataIn;
  MOD_Wire<tUInt32> INST_fQ_27_wDataOut;
  MOD_BRAM<tUInt32,tUInt32,tUInt8> INST_fQ_28_memory;
  MOD_Wire<tUInt8> INST_fQ_28_pwClear;
  MOD_Wire<tUInt8> INST_fQ_28_pwDequeue;
  MOD_Wire<tUInt8> INST_fQ_28_pwEnqueue;
  MOD_Reg<tUInt32> INST_fQ_28_rCache;
  MOD_ConfigReg<tUInt32> INST_fQ_28_rRdPtr;
  MOD_ConfigReg<tUInt32> INST_fQ_28_rWrPtr;
  MOD_Wire<tUInt32> INST_fQ_28_wDataIn;
  MOD_Wire<tUInt32> INST_fQ_28_wDataOut;
  MOD_BRAM<tUInt32,tUInt32,tUInt8> INST_fQ_29_memory;
  MOD_Wire<tUInt8> INST_fQ_29_pwClear;
  MOD_Wire<tUInt8> INST_fQ_29_pwDequeue;
  MOD_Wire<tUInt8> INST_fQ_29_pwEnqueue;
  MOD_Reg<tUInt32> INST_fQ_29_rCache;
  MOD_ConfigReg<tUInt32> INST_fQ_29_rRdPtr;
  MOD_ConfigReg<tUInt32> INST_fQ_29_rWrPtr;
  MOD_Wire<tUInt32> INST_fQ_29_wDataIn;
  MOD_Wire<tUInt32> INST_fQ_29_wDataOut;
  MOD_BRAM<tUInt32,tUInt32,tUInt8> INST_fQ_2_memory;
  MOD_Wire<tUInt8> INST_fQ_2_pwClear;
  MOD_Wire<tUInt8> INST_fQ_2_pwDequeue;
  MOD_Wire<tUInt8> INST_fQ_2_pwEnqueue;
  MOD_Reg<tUInt32> INST_fQ_2_rCache;
  MOD_ConfigReg<tUInt32> INST_fQ_2_rRdPtr;
  MOD_ConfigReg<tUInt32> INST_fQ_2_rWrPtr;
  MOD_Wire<tUInt32> INST_fQ_2_wDataIn;
  MOD_Wire<tUInt32> INST_fQ_2_wDataOut;
  MOD_BRAM<tUInt32,tUInt32,tUInt8> INST_fQ_30_memory;
  MOD_Wire<tUInt8> INST_fQ_30_pwClear;
  MOD_Wire<tUInt8> INST_fQ_30_pwDequeue;
  MOD_Wire<tUInt8> INST_fQ_30_pwEnqueue;
  MOD_Reg<tUInt32> INST_fQ_30_rCache;
  MOD_ConfigReg<tUInt32> INST_fQ_30_rRdPtr;
  MOD_ConfigReg<tUInt32> INST_fQ_30_rWrPtr;
  MOD_Wire<tUInt32> INST_fQ_30_wDataIn;
  MOD_Wire<tUInt32> INST_fQ_30_wDataOut;
  MOD_BRAM<tUInt32,tUInt32,tUInt8> INST_fQ_31_memory;
  MOD_Wire<tUInt8> INST_fQ_31_pwClear;
  MOD_Wire<tUInt8> INST_fQ_31_pwDequeue;
  MOD_Wire<tUInt8> INST_fQ_31_pwEnqueue;
  MOD_Reg<tUInt32> INST_fQ_31_rCache;
  MOD_ConfigReg<tUInt32> INST_fQ_31_rRdPtr;
  MOD_ConfigReg<tUInt32> INST_fQ_31_rWrPtr;
  MOD_Wire<tUInt32> INST_fQ_31_wDataIn;
  MOD_Wire<tUInt32> INST_fQ_31_wDataOut;
  MOD_BRAM<tUInt32,tUInt32,tUInt8> INST_fQ_3_memory;
  MOD_Wire<tUInt8> INST_fQ_3_pwClear;
  MOD_Wire<tUInt8> INST_fQ_3_pwDequeue;
  MOD_Wire<tUInt8> INST_fQ_3_pwEnqueue;
  MOD_Reg<tUInt32> INST_fQ_3_rCache;
  MOD_ConfigReg<tUInt32> INST_fQ_3_rRdPtr;
  MOD_ConfigReg<tUInt32> INST_fQ_3_rWrPtr;
  MOD_Wire<tUInt32> INST_fQ_3_wDataIn;
  MOD_Wire<tUInt32> INST_fQ_3_wDataOut;
  MOD_BRAM<tUInt32,tUInt32,tUInt8> INST_fQ_4_memory;
  MOD_Wire<tUInt8> INST_fQ_4_pwClear;
  MOD_Wire<tUInt8> INST_fQ_4_pwDequeue;
  MOD_Wire<tUInt8> INST_fQ_4_pwEnqueue;
  MOD_Reg<tUInt32> INST_fQ_4_rCache;
  MOD_ConfigReg<tUInt32> INST_fQ_4_rRdPtr;
  MOD_ConfigReg<tUInt32> INST_fQ_4_rWrPtr;
  MOD_Wire<tUInt32> INST_fQ_4_wDataIn;
  MOD_Wire<tUInt32> INST_fQ_4_wDataOut;
  MOD_BRAM<tUInt32,tUInt32,tUInt8> INST_fQ_5_memory;
  MOD_Wire<tUInt8> INST_fQ_5_pwClear;
  MOD_Wire<tUInt8> INST_fQ_5_pwDequeue;
  MOD_Wire<tUInt8> INST_fQ_5_pwEnqueue;
  MOD_Reg<tUInt32> INST_fQ_5_rCache;
  MOD_ConfigReg<tUInt32> INST_fQ_5_rRdPtr;
  MOD_ConfigReg<tUInt32> INST_fQ_5_rWrPtr;
  MOD_Wire<tUInt32> INST_fQ_5_wDataIn;
  MOD_Wire<tUInt32> INST_fQ_5_wDataOut;
  MOD_BRAM<tUInt32,tUInt32,tUInt8> INST_fQ_6_memory;
  MOD_Wire<tUInt8> INST_fQ_6_pwClear;
  MOD_Wire<tUInt8> INST_fQ_6_pwDequeue;
  MOD_Wire<tUInt8> INST_fQ_6_pwEnqueue;
  MOD_Reg<tUInt32> INST_fQ_6_rCache;
  MOD_ConfigReg<tUInt32> INST_fQ_6_rRdPtr;
  MOD_ConfigReg<tUInt32> INST_fQ_6_rWrPtr;
  MOD_Wire<tUInt32> INST_fQ_6_wDataIn;
  MOD_Wire<tUInt32> INST_fQ_6_wDataOut;
  MOD_BRAM<tUInt32,tUInt32,tUInt8> INST_fQ_7_memory;
  MOD_Wire<tUInt8> INST_fQ_7_pwClear;
  MOD_Wire<tUInt8> INST_fQ_7_pwDequeue;
  MOD_Wire<tUInt8> INST_fQ_7_pwEnqueue;
  MOD_Reg<tUInt32> INST_fQ_7_rCache;
  MOD_ConfigReg<tUInt32> INST_fQ_7_rRdPtr;
  MOD_ConfigReg<tUInt32> INST_fQ_7_rWrPtr;
  MOD_Wire<tUInt32> INST_fQ_7_wDataIn;
  MOD_Wire<tUInt32> INST_fQ_7_wDataOut;
  MOD_BRAM<tUInt32,tUInt32,tUInt8> INST_fQ_8_memory;
  MOD_Wire<tUInt8> INST_fQ_8_pwClear;
  MOD_Wire<tUInt8> INST_fQ_8_pwDequeue;
  MOD_Wire<tUInt8> INST_fQ_8_pwEnqueue;
  MOD_Reg<tUInt32> INST_fQ_8_rCache;
  MOD_ConfigReg<tUInt32> INST_fQ_8_rRdPtr;
  MOD_ConfigReg<tUInt32> INST_fQ_8_rWrPtr;
  MOD_Wire<tUInt32> INST_fQ_8_wDataIn;
  MOD_Wire<tUInt32> INST_fQ_8_wDataOut;
  MOD_BRAM<tUInt32,tUInt32,tUInt8> INST_fQ_9_memory;
  MOD_Wire<tUInt8> INST_fQ_9_pwClear;
  MOD_Wire<tUInt8> INST_fQ_9_pwDequeue;
  MOD_Wire<tUInt8> INST_fQ_9_pwEnqueue;
  MOD_Reg<tUInt32> INST_fQ_9_rCache;
  MOD_ConfigReg<tUInt32> INST_fQ_9_rRdPtr;
  MOD_ConfigReg<tUInt32> INST_fQ_9_rWrPtr;
  MOD_Wire<tUInt32> INST_fQ_9_wDataIn;
  MOD_Wire<tUInt32> INST_fQ_9_wDataOut;
  MOD_Reg<tUWide> INST_inReg;
  MOD_mkLine3 INST_lb0;
  MOD_mkLine3 INST_lb1;
  MOD_Reg<tUWide> INST_lbx0;
  MOD_Reg<tUWide> INST_lbx1;
  MOD_Reg<tUInt32> INST_ldx;
  MOD_Reg<tUInt8> INST_outLevel_0;
  MOD_Reg<tUInt8> INST_outLevel_1;
  MOD_Reg<tUInt8> INST_outLevel_2;
  MOD_Reg<tUInt8> INST_outLevel_3;
  MOD_Fifo<tUWide> INST_outQ;
  MOD_CReg<tUInt8> INST_p00_rv;
  MOD_CReg<tUInt8> INST_p0_rv;
  MOD_CReg<tUInt8> INST_p10_rv;
  MOD_CReg<tUInt8> INST_p11_rv;
  MOD_CReg<tUInt8> INST_p12_rv;
  MOD_CReg<tUInt8> INST_p1_rv;
  MOD_CReg<tUInt8> INST_p2_rv;
  MOD_CReg<tUInt8> INST_p3_rv;
  MOD_CReg<tUInt8> INST_p4_rv;
  MOD_CReg<tUInt8> INST_p5_rv;
  MOD_CReg<tUInt8> INST_p6_rv;
  MOD_CReg<tUInt8> INST_p7_rv;
  MOD_CReg<tUInt8> INST_p8_rv;
  MOD_CReg<tUInt8> INST_p9_rv;
  MOD_Wire<tUInt8> INST_rx;
  MOD_Reg<tUInt8> INST_s0;
  MOD_Reg<tUInt8> INST_s1;
  MOD_Reg<tUInt32> INST_t_0;
  MOD_Reg<tUInt32> INST_t_1;
  MOD_Reg<tUInt32> INST_t_10;
  MOD_Reg<tUInt32> INST_t_11;
  MOD_Reg<tUInt32> INST_t_12;
  MOD_Reg<tUInt32> INST_t_13;
  MOD_Reg<tUInt32> INST_t_14;
  MOD_Reg<tUInt32> INST_t_15;
  MOD_Reg<tUInt32> INST_t_16;
  MOD_Reg<tUInt32> INST_t_17;
  MOD_Reg<tUInt32> INST_t_18;
  MOD_Reg<tUInt32> INST_t_19;
  MOD_Reg<tUInt32> INST_t_2;
  MOD_Reg<tUInt32> INST_t_20;
  MOD_Reg<tUInt32> INST_t_21;
  MOD_Reg<tUInt32> INST_t_22;
  MOD_Reg<tUInt32> INST_t_23;
  MOD_Reg<tUInt32> INST_t_24;
  MOD_Reg<tUInt32> INST_t_25;
  MOD_Reg<tUInt32> INST_t_26;
  MOD_Reg<tUInt32> INST_t_27;
  MOD_Reg<tUInt32> INST_t_28;
  MOD_Reg<tUInt32> INST_t_29;
  MOD_Reg<tUInt32> INST_t_3;
  MOD_Reg<tUInt32> INST_t_30;
  MOD_Reg<tUInt32> INST_t_31;
  MOD_Reg<tUInt32> INST_t_4;
  MOD_Reg<tUInt32> INST_t_5;
  MOD_Reg<tUInt32> INST_t_6;
  MOD_Reg<tUInt32> INST_t_7;
  MOD_Reg<tUInt32> INST_t_8;
  MOD_Reg<tUInt32> INST_t_9;
 
 /* Constructor */
 public:
  MOD_mkSum8(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
  void init_symbols_1();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUWide PORT_put_datas;
  tUWide PORT_get;
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_ldx_917_ULT_5___d1918;
  tUInt32 DEF_x__h35855;
  tUInt32 DEF_x__h35707;
  tUInt32 DEF_x__h34730;
  tUInt32 DEF_x__h34582;
  tUInt32 DEF_x__h33605;
  tUInt32 DEF_x__h33457;
  tUInt32 DEF_x__h32480;
  tUInt32 DEF_x__h32332;
  tUInt32 DEF_x__h31355;
  tUInt32 DEF_x__h31207;
  tUInt32 DEF_x__h30230;
  tUInt32 DEF_x__h30082;
  tUInt32 DEF_x__h29105;
  tUInt32 DEF_x__h28957;
  tUInt32 DEF_x__h27980;
  tUInt32 DEF_x__h27832;
  tUInt32 DEF_x__h26855;
  tUInt32 DEF_x__h26707;
  tUInt32 DEF_x__h25730;
  tUInt32 DEF_x__h25582;
  tUInt32 DEF_x__h24605;
  tUInt32 DEF_x__h24457;
  tUInt32 DEF_x__h23480;
  tUInt32 DEF_x__h23332;
  tUInt32 DEF_x__h22355;
  tUInt32 DEF_x__h22207;
  tUInt32 DEF_x__h21230;
  tUInt32 DEF_x__h21082;
  tUInt32 DEF_x__h20105;
  tUInt32 DEF_x__h19957;
  tUInt32 DEF_x__h18980;
  tUInt32 DEF_x__h18832;
  tUInt32 DEF_x__h17855;
  tUInt32 DEF_x__h17707;
  tUInt32 DEF_x__h16730;
  tUInt32 DEF_x__h16582;
  tUInt32 DEF_x__h15605;
  tUInt32 DEF_x__h15457;
  tUInt32 DEF_x__h14480;
  tUInt32 DEF_x__h14332;
  tUInt32 DEF_x__h13355;
  tUInt32 DEF_x__h13207;
  tUInt32 DEF_x__h12230;
  tUInt32 DEF_x__h12082;
  tUInt32 DEF_x__h11105;
  tUInt32 DEF_x__h10957;
  tUInt32 DEF_x__h9980;
  tUInt32 DEF_x__h9832;
  tUInt32 DEF_x__h8855;
  tUInt32 DEF_x__h8707;
  tUInt32 DEF_x__h7730;
  tUInt32 DEF_x__h7582;
  tUInt32 DEF_x__h6605;
  tUInt32 DEF_x__h6457;
  tUInt32 DEF_x__h5480;
  tUInt32 DEF_x__h5332;
  tUInt32 DEF_x__h4355;
  tUInt32 DEF_x__h4207;
  tUInt32 DEF_x__h3230;
  tUInt32 DEF_x__h3082;
  tUInt32 DEF_x__h2105;
  tUInt32 DEF_x__h1957;
  tUInt32 DEF_x__h980;
  tUInt32 DEF_x__h832;
  tUInt32 DEF_b__h184695;
 
 /* Local definitions */
 private:
  tUWide DEF_lb1_get___d1809;
  tUWide DEF_lb0_get___d1807;
  tUWide DEF__unnamed__12_9___d2029;
  tUWide DEF__unnamed__11_9___d2025;
  tUWide DEF__unnamed__10_9___d2021;
  tUWide DEF__unnamed__9_9___d2017;
  tUWide DEF__unnamed__8_9___d1916;
  tUWide DEF__unnamed__7_10___d1915;
  tUWide DEF_inReg___d1908;
  tUWide DEF_lbx1__h95994;
  tUWide DEF_lbx0__h101064;
  tUInt32 DEF_b__h185016;
  tUInt32 DEF_b__h184951;
  tUInt32 DEF_b__h184886;
  tUInt32 DEF_b__h184821;
  tUInt32 DEF_x_BITS_511_TO_496___h122973;
  tUInt32 DEF_x_BITS_495_TO_480___h123040;
  tUInt32 DEF_x_BITS_479_TO_464___h123107;
  tUInt32 DEF_x_BITS_463_TO_448___h123174;
  tUInt32 DEF_x_BITS_447_TO_432___h123241;
  tUInt32 DEF_x_BITS_431_TO_416___h123308;
  tUInt32 DEF_x_BITS_415_TO_400___h123375;
  tUInt32 DEF_x_BITS_399_TO_384___h123442;
  tUInt32 DEF_x_BITS_383_TO_368___h123509;
  tUInt32 DEF_x_BITS_367_TO_352___h123576;
  tUInt32 DEF_x_BITS_351_TO_336___h123643;
  tUInt32 DEF_x_BITS_335_TO_320___h123710;
  tUInt32 DEF_x_BITS_319_TO_304___h123777;
  tUInt32 DEF_x_BITS_303_TO_288___h123844;
  tUInt32 DEF_x_BITS_287_TO_272___h123911;
  tUInt32 DEF_x_BITS_271_TO_256___h123978;
  tUInt32 DEF_x_BITS_255_TO_240___h124045;
  tUInt32 DEF_x_BITS_239_TO_224___h124112;
  tUInt32 DEF_x_BITS_223_TO_208___h124179;
  tUInt32 DEF_x_BITS_207_TO_192___h124246;
  tUInt32 DEF_x_BITS_191_TO_176___h124313;
  tUInt32 DEF_x_BITS_175_TO_160___h124380;
  tUInt32 DEF_x_BITS_159_TO_144___h124447;
  tUInt32 DEF_x_BITS_143_TO_128___h124514;
  tUInt32 DEF_x_BITS_127_TO_112___h124581;
  tUInt32 DEF_x_BITS_111_TO_96___h124648;
  tUInt32 DEF_x_BITS_95_TO_80___h124715;
  tUInt32 DEF_x_BITS_79_TO_64___h124782;
  tUInt32 DEF_x_BITS_63_TO_48___h124849;
  tUInt32 DEF_x_BITS_47_TO_32___h124916;
  tUInt32 DEF_x_BITS_31_TO_16___h124983;
  tUInt32 DEF_x_BITS_15_TO_0___h125050;
  tUInt8 DEF_b__h187697;
  tUInt8 DEF_b__h187611;
  tUInt8 DEF_b__h187525;
  tUInt8 DEF_b__h187439;
  tUInt8 DEF_b__h187353;
  tUInt8 DEF_b__h187267;
  tUInt8 DEF_b__h187181;
  tUInt8 DEF_b__h187095;
  tUInt8 DEF_b__h187009;
  tUInt8 DEF_b__h186923;
  tUInt8 DEF_b__h186837;
  tUInt8 DEF_b__h186751;
  tUInt8 DEF_b__h186665;
  tUInt8 DEF_b__h186579;
  tUInt8 DEF_b__h186493;
  tUInt8 DEF_b__h186407;
  tUInt8 DEF_b__h186321;
  tUInt8 DEF_b__h186235;
  tUInt8 DEF_b__h186149;
  tUInt8 DEF_b__h186063;
  tUInt8 DEF_b__h185977;
  tUInt8 DEF_b__h185891;
  tUInt8 DEF_b__h185805;
  tUInt8 DEF_b__h185719;
  tUInt8 DEF_b__h185633;
  tUInt8 DEF_b__h185547;
  tUInt8 DEF_b__h185461;
  tUInt8 DEF_b__h185375;
  tUInt8 DEF_b__h185289;
  tUInt8 DEF_b__h185203;
  tUInt8 DEF_b__h185117;
  tUInt8 DEF_fQ_31_pwClear_whas____d1055;
  tUInt8 DEF_fQ_30_pwClear_whas____d1021;
  tUInt8 DEF_fQ_29_pwClear_whas____d987;
  tUInt8 DEF_fQ_28_pwClear_whas____d953;
  tUInt8 DEF_fQ_27_pwClear_whas____d919;
  tUInt8 DEF_fQ_26_pwClear_whas____d885;
  tUInt8 DEF_fQ_25_pwClear_whas____d851;
  tUInt8 DEF_fQ_24_pwClear_whas____d817;
  tUInt8 DEF_fQ_23_pwClear_whas____d783;
  tUInt8 DEF_fQ_22_pwClear_whas____d749;
  tUInt8 DEF_fQ_21_pwClear_whas____d715;
  tUInt8 DEF_fQ_20_pwClear_whas____d681;
  tUInt8 DEF_fQ_19_pwClear_whas____d647;
  tUInt8 DEF_fQ_18_pwClear_whas____d613;
  tUInt8 DEF_fQ_17_pwClear_whas____d579;
  tUInt8 DEF_fQ_16_pwClear_whas____d545;
  tUInt8 DEF_fQ_15_pwClear_whas____d511;
  tUInt8 DEF_fQ_14_pwClear_whas____d477;
  tUInt8 DEF_fQ_13_pwClear_whas____d443;
  tUInt8 DEF_fQ_12_pwClear_whas____d409;
  tUInt8 DEF_fQ_11_pwClear_whas____d375;
  tUInt8 DEF_fQ_10_pwClear_whas____d341;
  tUInt8 DEF_fQ_9_pwClear_whas____d307;
  tUInt8 DEF_fQ_8_pwClear_whas____d273;
  tUInt8 DEF_fQ_7_pwClear_whas____d239;
  tUInt8 DEF_fQ_6_pwClear_whas____d205;
  tUInt8 DEF_fQ_5_pwClear_whas____d171;
  tUInt8 DEF_fQ_4_pwClear_whas____d137;
  tUInt8 DEF_fQ_3_pwClear_whas____d103;
  tUInt8 DEF_fQ_2_pwClear_whas____d69;
  tUInt8 DEF_fQ_1_pwClear_whas____d35;
  tUInt8 DEF_fQ_0_pwClear_whas____d1;
  tUWide DEF_unnamed__31_2_361_CONCAT_unnamed__30_2_362_363_ETC___d2411;
  tUWide DEF_unnamed__15_5_701_CONCAT_unnamed__14_5_702_703_ETC___d2727;
  tUWide DEF_unnamed__7_6_899_CONCAT_unnamed__6_6_900_901_C_ETC___d2913;
  tUWide DEF__0_CONCAT_fQ_31_wDataOut_wget__787_CONCAT_fQ_30_ETC___d1901;
  tUWide DEF__0_CONCAT_fQ_31_wDataOut_wget__787_CONCAT_fQ_30_ETC___d1900;
  tUWide DEF_lbx1_818_CONCAT_lbx1_818_CONCAT_lbx0_819___d1820;
  tUWide DEF__0_CONCAT_fQ_31_wDataOut_wget__787_CONCAT_fQ_30_ETC___d1899;
  tUWide DEF__0_CONCAT_fQ_31_wDataOut_wget__787_CONCAT_fQ_30_ETC___d1898;
  tUWide DEF__0_CONCAT_fQ_31_wDataOut_wget__787_CONCAT_fQ_30_ETC___d1897;
  tUWide DEF__0_CONCAT_fQ_31_wDataOut_wget__787_CONCAT_fQ_30_ETC___d1896;
  tUWide DEF__0_CONCAT_fQ_31_wDataOut_wget__787_CONCAT_fQ_30_ETC___d1895;
  tUWide DEF__0_CONCAT_fQ_31_wDataOut_wget__787_CONCAT_fQ_30_ETC___d1894;
  tUWide DEF__0_CONCAT_fQ_31_wDataOut_wget__787_CONCAT_fQ_30_ETC___d1893;
  tUWide DEF__0_CONCAT_fQ_31_wDataOut_wget__787_CONCAT_fQ_30_ETC___d1892;
  tUWide DEF__0_CONCAT_fQ_31_wDataOut_wget__787_CONCAT_fQ_30_ETC___d1891;
  tUWide DEF__0_CONCAT_fQ_31_wDataOut_wget__787_CONCAT_fQ_30_ETC___d1890;
  tUWide DEF__0_CONCAT_fQ_31_wDataOut_wget__787_CONCAT_fQ_30_ETC___d1889;
  tUWide DEF__0_CONCAT_fQ_31_wDataOut_wget__787_CONCAT_fQ_30_ETC___d1888;
  tUWide DEF__0_CONCAT_fQ_31_wDataOut_wget__787_CONCAT_fQ_30_ETC___d1887;
  tUWide DEF__0_CONCAT_fQ_31_wDataOut_wget__787_CONCAT_fQ_30_ETC___d1886;
  tUWide DEF_unnamed__31_2_361_CONCAT_unnamed__30_2_362_363_ETC___d2408;
  tUWide DEF_unnamed__31_2_361_CONCAT_unnamed__30_2_362_363_ETC___d2405;
  tUWide DEF_unnamed__31_2_361_CONCAT_unnamed__30_2_362_363_ETC___d2402;
  tUWide DEF_unnamed__31_2_361_CONCAT_unnamed__30_2_362_363_ETC___d2399;
  tUWide DEF_unnamed__31_2_361_CONCAT_unnamed__30_2_362_363_ETC___d2396;
  tUWide DEF_unnamed__31_2_361_CONCAT_unnamed__30_2_362_363_ETC___d2393;
  tUWide DEF_unnamed__31_2_361_CONCAT_unnamed__30_2_362_363_ETC___d2390;
  tUWide DEF_unnamed__31_2_361_CONCAT_unnamed__30_2_362_363_ETC___d2387;
  tUWide DEF_unnamed__31_2_361_CONCAT_unnamed__30_2_362_363_ETC___d2384;
  tUWide DEF_unnamed__15_5_701_CONCAT_unnamed__14_5_702_703_ETC___d2724;
  tUWide DEF_unnamed__15_5_701_CONCAT_unnamed__14_5_702_703_ETC___d2721;
  tUWide DEF_unnamed__31_2_361_CONCAT_unnamed__30_2_362_363_ETC___d2381;
  tUWide DEF_unnamed__15_5_701_CONCAT_unnamed__14_5_702_703_ETC___d2718;
  tUWide DEF_unnamed__31_2_361_CONCAT_unnamed__30_2_362_363_ETC___d2378;
  tUWide DEF_unnamed__15_5_701_CONCAT_unnamed__14_5_702_703_ETC___d2715;
  tUWide DEF_unnamed__31_2_361_CONCAT_unnamed__30_2_362_363_ETC___d2375;
  tUWide DEF_unnamed__15_5_701_CONCAT_unnamed__14_5_702_703_ETC___d2712;
  tUWide DEF_unnamed__31_2_361_CONCAT_unnamed__30_2_362_363_ETC___d2372;
  tUWide DEF_unnamed__7_8_064_CONCAT_unnamed__6_8_065_066_C_ETC___d3075;
  tUWide DEF_unnamed__7_8_064_CONCAT_unnamed__6_8_065_066_C_ETC___d3072;
  tUWide DEF_unnamed__7_6_899_CONCAT_unnamed__6_6_900_901_C_ETC___d2910;
  tUWide DEF_unnamed__7_6_899_CONCAT_unnamed__6_6_900_901_C_ETC___d2907;
  tUWide DEF_unnamed__15_5_701_CONCAT_unnamed__14_5_702_703_ETC___d2709;
  tUWide DEF_unnamed__31_2_361_CONCAT_unnamed__30_2_362_363_ETC___d2369;
  tUInt8 DEF__0_CONCAT_DONTCARE___d1817;
  tUInt8 DEF_NOT_fQ_31_pwClear_whas__055___d1061;
  tUInt8 DEF_NOT_fQ_30_pwClear_whas__021___d1027;
  tUInt8 DEF_NOT_fQ_29_pwClear_whas__87___d993;
  tUInt8 DEF_NOT_fQ_28_pwClear_whas__53___d959;
  tUInt8 DEF_NOT_fQ_27_pwClear_whas__19___d925;
  tUInt8 DEF_NOT_fQ_26_pwClear_whas__85___d891;
  tUInt8 DEF_NOT_fQ_25_pwClear_whas__51___d857;
  tUInt8 DEF_NOT_fQ_24_pwClear_whas__17___d823;
  tUInt8 DEF_NOT_fQ_23_pwClear_whas__83___d789;
  tUInt8 DEF_NOT_fQ_22_pwClear_whas__49___d755;
  tUInt8 DEF_NOT_fQ_21_pwClear_whas__15___d721;
  tUInt8 DEF_NOT_fQ_20_pwClear_whas__81___d687;
  tUInt8 DEF_NOT_fQ_19_pwClear_whas__47___d653;
  tUInt8 DEF_NOT_fQ_18_pwClear_whas__13___d619;
  tUInt8 DEF_NOT_fQ_17_pwClear_whas__79___d585;
  tUInt8 DEF_NOT_fQ_16_pwClear_whas__45___d551;
  tUInt8 DEF_NOT_fQ_15_pwClear_whas__11___d517;
  tUInt8 DEF_NOT_fQ_14_pwClear_whas__77___d483;
  tUInt8 DEF_NOT_fQ_13_pwClear_whas__43___d449;
  tUInt8 DEF_NOT_fQ_12_pwClear_whas__09___d415;
  tUInt8 DEF_NOT_fQ_11_pwClear_whas__75___d381;
  tUInt8 DEF_NOT_fQ_10_pwClear_whas__41___d347;
  tUInt8 DEF_NOT_fQ_9_pwClear_whas__07___d313;
  tUInt8 DEF_NOT_fQ_8_pwClear_whas__73___d279;
  tUInt8 DEF_NOT_fQ_7_pwClear_whas__39___d245;
  tUInt8 DEF_NOT_fQ_6_pwClear_whas__05___d211;
  tUInt8 DEF_NOT_fQ_5_pwClear_whas__71___d177;
  tUInt8 DEF_NOT_fQ_4_pwClear_whas__37___d143;
  tUInt8 DEF_NOT_fQ_3_pwClear_whas__03___d109;
  tUInt8 DEF_NOT_fQ_2_pwClear_whas__9___d75;
  tUInt8 DEF_NOT_fQ_1_pwClear_whas__5___d41;
  tUInt8 DEF_NOT_fQ_0_pwClear_whas___d7;
  tUWide DEF_get__avValue1;
 
 /* Rules */
 public:
  void RL_fQ_0_portA();
  void RL_fQ_0_portB();
  void RL_fQ_0_portB_read_data();
  void RL_fQ_1_portA();
  void RL_fQ_1_portB();
  void RL_fQ_1_portB_read_data();
  void RL_fQ_2_portA();
  void RL_fQ_2_portB();
  void RL_fQ_2_portB_read_data();
  void RL_fQ_3_portA();
  void RL_fQ_3_portB();
  void RL_fQ_3_portB_read_data();
  void RL_fQ_4_portA();
  void RL_fQ_4_portB();
  void RL_fQ_4_portB_read_data();
  void RL_fQ_5_portA();
  void RL_fQ_5_portB();
  void RL_fQ_5_portB_read_data();
  void RL_fQ_6_portA();
  void RL_fQ_6_portB();
  void RL_fQ_6_portB_read_data();
  void RL_fQ_7_portA();
  void RL_fQ_7_portB();
  void RL_fQ_7_portB_read_data();
  void RL_fQ_8_portA();
  void RL_fQ_8_portB();
  void RL_fQ_8_portB_read_data();
  void RL_fQ_9_portA();
  void RL_fQ_9_portB();
  void RL_fQ_9_portB_read_data();
  void RL_fQ_10_portA();
  void RL_fQ_10_portB();
  void RL_fQ_10_portB_read_data();
  void RL_fQ_11_portA();
  void RL_fQ_11_portB();
  void RL_fQ_11_portB_read_data();
  void RL_fQ_12_portA();
  void RL_fQ_12_portB();
  void RL_fQ_12_portB_read_data();
  void RL_fQ_13_portA();
  void RL_fQ_13_portB();
  void RL_fQ_13_portB_read_data();
  void RL_fQ_14_portA();
  void RL_fQ_14_portB();
  void RL_fQ_14_portB_read_data();
  void RL_fQ_15_portA();
  void RL_fQ_15_portB();
  void RL_fQ_15_portB_read_data();
  void RL_fQ_16_portA();
  void RL_fQ_16_portB();
  void RL_fQ_16_portB_read_data();
  void RL_fQ_17_portA();
  void RL_fQ_17_portB();
  void RL_fQ_17_portB_read_data();
  void RL_fQ_18_portA();
  void RL_fQ_18_portB();
  void RL_fQ_18_portB_read_data();
  void RL_fQ_19_portA();
  void RL_fQ_19_portB();
  void RL_fQ_19_portB_read_data();
  void RL_fQ_20_portA();
  void RL_fQ_20_portB();
  void RL_fQ_20_portB_read_data();
  void RL_fQ_21_portA();
  void RL_fQ_21_portB();
  void RL_fQ_21_portB_read_data();
  void RL_fQ_22_portA();
  void RL_fQ_22_portB();
  void RL_fQ_22_portB_read_data();
  void RL_fQ_23_portA();
  void RL_fQ_23_portB();
  void RL_fQ_23_portB_read_data();
  void RL_fQ_24_portA();
  void RL_fQ_24_portB();
  void RL_fQ_24_portB_read_data();
  void RL_fQ_25_portA();
  void RL_fQ_25_portB();
  void RL_fQ_25_portB_read_data();
  void RL_fQ_26_portA();
  void RL_fQ_26_portB();
  void RL_fQ_26_portB_read_data();
  void RL_fQ_27_portA();
  void RL_fQ_27_portB();
  void RL_fQ_27_portB_read_data();
  void RL_fQ_28_portA();
  void RL_fQ_28_portB();
  void RL_fQ_28_portB_read_data();
  void RL_fQ_29_portA();
  void RL_fQ_29_portB();
  void RL_fQ_29_portB_read_data();
  void RL_fQ_30_portA();
  void RL_fQ_30_portB();
  void RL_fQ_30_portB_read_data();
  void RL_fQ_31_portA();
  void RL_fQ_31_portB();
  void RL_fQ_31_portB_read_data();
  void RL__LB1();
  void RL__LB2();
  void RL__LB3();
  void RL__LB1_1();
  void RL__LB2_1();
  void RL__LB3_1();
  void RL__LB1_2();
  void RL__LB2_2();
  void RL__LB3_2();
  void RL__LB1_3();
  void RL__LB2_3();
  void RL__LB3_3();
  void RL__LB1_4();
  void RL__LB2_4();
  void RL__LB3_4();
  void RL__LB1_5();
  void RL__LB2_5();
  void RL__LB3_5();
  void RL__LB1_6();
  void RL__LB2_6();
  void RL__LB3_6();
  void RL__LB1_7();
  void RL__LB2_7();
  void RL__LB3_7();
  void RL__LB1_8();
  void RL__LB2_8();
  void RL__LB3_8();
  void RL__LB1_9();
  void RL__LB2_9();
  void RL__LB3_9();
  void RL__LB1_10();
  void RL__LB2_10();
  void RL__LB3_10();
  void RL__LB1_11();
  void RL__LB2_11();
  void RL__LB3_11();
  void RL__LB1_12();
  void RL__LB2_12();
  void RL__LB3_12();
  void RL__LB1_13();
  void RL__LB2_13();
  void RL__LB3_13();
  void RL__LB1_14();
  void RL__LB2_14();
  void RL__LB3_14();
  void RL__LB1_15();
  void RL__LB2_15();
  void RL__LB3_15();
  void RL__LB1_16();
  void RL__LB2_16();
  void RL__LB3_16();
  void RL__LB1_17();
  void RL__LB2_17();
  void RL__LB3_17();
  void RL__LB1_18();
  void RL__LB2_18();
  void RL__LB3_18();
  void RL__LB1_19();
  void RL__LB2_19();
  void RL__LB3_19();
  void RL__LB1_20();
  void RL__LB2_20();
  void RL__LB3_20();
  void RL__LB1_21();
  void RL__LB2_21();
  void RL__LB3_21();
  void RL__LB1_22();
  void RL__LB2_22();
  void RL__LB3_22();
  void RL__LB1_23();
  void RL__LB2_23();
  void RL__LB3_23();
  void RL__LB1_24();
  void RL__LB2_24();
  void RL__LB3_24();
  void RL__LB1_25();
  void RL__LB2_25();
  void RL__LB3_25();
  void RL__LB1_26();
  void RL__LB2_26();
  void RL__LB3_26();
  void RL__LB1_27();
  void RL__LB2_27();
  void RL__LB3_27();
  void RL__LB1_28();
  void RL__LB2_28();
  void RL__LB3_28();
  void RL__LB1_29();
  void RL__LB2_29();
  void RL__LB3_29();
  void RL__LB1_30();
  void RL__LB2_30();
  void RL__LB3_30();
  void RL__LB1_31();
  void RL__LB2_31();
  void RL__LB3_31();
  void RL__LB4();
  void RL__LB5();
  void RL__LB6();
  void RL__LB7();
  void RL__D1();
  void RL__D2();
  void RL_getSft2();
  void RL_getSft2_1();
  void RL_getSft2_2();
  void RL_getSft2_3();
  void RL_getSfts();
  void RL_getSfts_1();
  void RL_getSfts_2();
  void RL_getSfts_3();
  void RL_getSfts_4();
  void RL_getSfts_5();
  void RL_getSfts_6();
  void RL_getSfts_7();
  void RL_getSfts_8();
  void RL_getSfts_9();
  void RL_getSfts_10();
  void RL_getSfts_11();
  void RL_getSfts_12();
  void RL_getSfts_13();
  void RL_getSfts_14();
  void RL_getSfts_15();
  void RL_getSfts_16();
  void RL_getSfts_17();
  void RL_getSfts_18();
  void RL_getSfts_19();
  void RL_getSfts_20();
  void RL_getSfts_21();
  void RL_getSfts_22();
  void RL_getSfts_23();
  void RL_getSfts_24();
  void RL_getSfts_25();
  void RL_getSfts_26();
  void RL_getSfts_27();
  void RL_getSfts_28();
  void RL_getSfts_29();
  void RL_getSfts_30();
  void RL_loadShifts();
  void RL_act0();
  void RL_act1();
  void RL_act2();
  void RL_act3();
  void RL_act4();
  void RL_act5();
  void RL_act6();
  void RL_act7();
  void RL_act8();
  void RL_act9();
  void RL__PERMUTE();
  void RL__MAC();
  void RL__PERMUTE_1();
  void RL__MAC_1();
  void RL__PERMUTE_2();
  void RL__MAC_2();
  void RL__PERMUTE_3();
  void RL__MAC_3();
  void RL__PERMUTE_4();
  void RL__MAC_4();
  void RL__PERMUTE_5();
  void RL__MAC_5();
  void RL__PERMUTE_6();
  void RL__MAC_6();
  void RL__PERMUTE_7();
  void RL__MAC_7();
  void RL__PERMUTE_8();
  void RL__MAC_8();
  void RL__PERMUTE_9();
  void RL__MAC_9();
  void RL__PERMUTE_10();
  void RL__MAC_10();
  void RL__PERMUTE_11();
  void RL__MAC_11();
  void RL__PERMUTE_12();
  void RL__MAC_12();
  void RL__PERMUTE_13();
  void RL__MAC_13();
  void RL__PERMUTE_14();
  void RL__MAC_14();
  void RL__PERMUTE_15();
  void RL__MAC_15();
  void RL__PERMUTE_16();
  void RL__MAC_16();
  void RL__PERMUTE_17();
  void RL__MAC_17();
  void RL__PERMUTE_18();
  void RL__MAC_18();
  void RL__PERMUTE_19();
  void RL__MAC_19();
  void RL__PERMUTE_20();
  void RL__MAC_20();
  void RL__PERMUTE_21();
  void RL__MAC_21();
  void RL__PERMUTE_22();
  void RL__MAC_22();
  void RL__PERMUTE_23();
  void RL__MAC_23();
  void RL__PERMUTE_24();
  void RL__MAC_24();
  void RL__PERMUTE_25();
  void RL__MAC_25();
  void RL__PERMUTE_26();
  void RL__MAC_26();
  void RL__PERMUTE_27();
  void RL__MAC_27();
  void RL__PERMUTE_28();
  void RL__MAC_28();
  void RL__PERMUTE_29();
  void RL__MAC_29();
  void RL__PERMUTE_30();
  void RL__MAC_30();
  void RL__PERMUTE_31();
  void RL__MAC_31();
  void RL__SAD2_0();
  void RL__SAD2_1();
  void RL__SAD4();
  void RL__SAD8();
  void RL__SAD16();
  void RL_collect();
 
 /* Methods */
 public:
  void METH_put(tUWide ARG_put_datas);
  tUInt8 METH_RDY_put();
  tUWide METH_get();
  tUInt8 METH_RDY_get();
  void METH_loadConfig(tUInt32 ARG_loadConfig_inx);
  tUInt8 METH_RDY_loadConfig();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkSum8 &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkSum8 &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkSum8 &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkSum8 &backing);
};

#endif /* ifndef __mkSum8_h__ */
