$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 1 # clk $end
  $var wire 1 $ rst $end
  $var wire 32 % next_pc [31:0] $end
  $var wire 32 & pc [31:0] $end
  $scope module smolPC $end
   $var wire 1 # clk $end
   $var wire 1 $ rst $end
   $var wire 32 % next_pc [31:0] $end
   $var wire 32 & pc [31:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


