

================================================================
== Vitis HLS Report for 'fft'
================================================================
* Date:           Thu Sep  1 13:56:47 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        fft_HLS
* Solution:       fft_HLS (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.232 ns|     0.10 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- outer   |        ?|        ?|         ?|          -|          -|    10|        no|
        | + inner  |        ?|        ?|        24|         24|          1|     ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    159|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       16|   50|    2514|   4930|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    350|    -|
|Register         |        -|    -|    1241|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       16|   50|    3755|   5439|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        5|   22|       3|     10|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+----+-----+------+-----+
    |                Instance               |               Module               | BRAM_18K| DSP|  FF |  LUT | URAM|
    +---------------------------------------+------------------------------------+---------+----+-----+------+-----+
    |BUS_A_s_axi_U                          |BUS_A_s_axi                         |       16|   0|  356|   320|    0|
    |dadddsub_64ns_64ns_64_5_full_dsp_1_U1  |dadddsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  445|  1149|    0|
    |dadddsub_64ns_64ns_64_5_full_dsp_1_U2  |dadddsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  445|  1149|    0|
    |dmul_64ns_64ns_64_6_max_dsp_1_U3       |dmul_64ns_64ns_64_6_max_dsp_1       |        0|  11|  317|   578|    0|
    |dmul_64ns_64ns_64_6_max_dsp_1_U4       |dmul_64ns_64ns_64_6_max_dsp_1       |        0|  11|  317|   578|    0|
    |dmul_64ns_64ns_64_6_max_dsp_1_U5       |dmul_64ns_64ns_64_6_max_dsp_1       |        0|  11|  317|   578|    0|
    |dmul_64ns_64ns_64_6_max_dsp_1_U6       |dmul_64ns_64ns_64_6_max_dsp_1       |        0|  11|  317|   578|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+------+-----+
    |Total                                  |                                    |       16|  50| 2514|  4930|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |log_1_fu_224_p2      |         +|   0|  0|  13|           4|           1|
    |odd_3_fu_382_p2      |         +|   0|  0|  39|          32|           1|
    |even_fu_279_p2       |       and|   0|  0|  10|          10|          10|
    |icmp_ln16_fu_230_p2  |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln17_fu_264_p2  |      icmp|   0|  0|  14|          22|           1|
    |icmp_ln30_fu_295_p2  |      icmp|   0|  0|  11|          10|           1|
    |odd_2_fu_274_p2      |        or|   0|  0|  32|          32|          32|
    |rootindex_fu_290_p2  |       shl|   0|  0|  21|          10|          10|
    |xor_ln19_fu_248_p2   |       xor|   0|  0|  10|          10|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 159|         134|          62|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  125|         28|    1|         28|
    |grp_fu_184_opcode  |   14|          3|    2|          6|
    |grp_fu_184_p0      |   20|          4|   64|        256|
    |grp_fu_184_p1      |   20|          4|   64|        256|
    |grp_fu_188_opcode  |   14|          3|    2|          6|
    |grp_fu_188_p0      |   20|          4|   64|        256|
    |grp_fu_188_p1      |   20|          4|   64|        256|
    |img_address0       |   25|          5|   10|         50|
    |img_d0             |   20|          4|   64|        256|
    |log_reg_164        |    9|          2|    4|          8|
    |odd_1_reg_175      |    9|          2|   32|         64|
    |real_r_address0    |   25|          5|   10|         50|
    |real_r_d0          |   20|          4|   64|        256|
    |span_1_reg_152     |    9|          2|   30|         60|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  350|         74|  475|       1808|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |ap_CS_fsm               |  27|   0|   27|          0|
    |bitcast_ln21_1_reg_495  |  64|   0|   64|          0|
    |bitcast_ln21_reg_490    |  64|   0|   64|          0|
    |bitcast_ln25_1_reg_505  |  64|   0|   64|          0|
    |bitcast_ln25_reg_500    |  64|   0|   64|          0|
    |icmp_ln17_reg_426       |   1|   0|    1|          0|
    |icmp_ln30_reg_446       |   1|   0|    1|          0|
    |img_addr_1_reg_465      |  10|   0|   10|          0|
    |img_addr_reg_441        |  10|   0|   10|          0|
    |img_load_1_reg_485      |  64|   0|   64|          0|
    |img_twid_load_reg_475   |  64|   0|   64|          0|
    |log_1_reg_401           |   4|   0|    4|          0|
    |log_reg_164             |   4|   0|    4|          0|
    |mul1_reg_539            |  64|   0|   64|          0|
    |mul2_reg_544            |  64|   0|   64|          0|
    |mul3_reg_549            |  64|   0|   64|          0|
    |mul_reg_534             |  64|   0|   64|          0|
    |odd_1_reg_175           |  32|   0|   32|          0|
    |odd_2_reg_430           |  32|   0|   32|          0|
    |real_addr_1_reg_460     |  10|   0|   10|          0|
    |real_addr_reg_436       |  10|   0|   10|          0|
    |real_load_1_reg_480     |  64|   0|   64|          0|
    |real_twid_load_reg_470  |  64|   0|   64|          0|
    |reg_208                 |  64|   0|   64|          0|
    |reg_212                 |  64|   0|   64|          0|
    |reg_216                 |  64|   0|   64|          0|
    |reg_220                 |  64|   0|   64|          0|
    |sext_ln12_reg_410       |  32|   0|   32|          0|
    |span_1_reg_152          |  30|   0|   30|          0|
    |xor_ln19_reg_421        |  10|   0|   10|          0|
    |zext_ln12_reg_416       |   4|   0|   10|          6|
    +------------------------+----+----+-----+-----------+
    |Total                   |1241|   0| 1247|          6|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|s_axi_BUS_A_AWVALID  |   in|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_AWREADY  |  out|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_AWADDR   |   in|   15|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_WVALID   |   in|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_WREADY   |  out|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_WDATA    |   in|   32|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_WSTRB    |   in|    4|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_ARVALID  |   in|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_ARREADY  |  out|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_ARADDR   |   in|   15|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_RVALID   |  out|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_RREADY   |   in|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_RDATA    |  out|   32|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_RRESP    |  out|    2|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_BVALID   |  out|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_BREADY   |   in|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_BRESP    |  out|    2|       s_axi|         BUS_A|         array|
|ap_clk               |   in|    1|  ap_ctrl_hs|           fft|  return value|
|ap_rst_n             |   in|    1|  ap_ctrl_hs|           fft|  return value|
|interrupt            |  out|    1|  ap_ctrl_hs|           fft|  return value|
+---------------------+-----+-----+------------+--------------+--------------+

