// Seed: 1426782739
module module_0 (
    input  tri  id_0,
    output tri  id_1,
    id_5,
    output tri0 id_2,
    output tri1 id_3
);
  wire id_6;
  assign id_1 = 1;
  assign id_2 = 1;
  assign id_5 = id_0;
  wire id_7;
  module_2 modCall_1 (
      id_3,
      id_1,
      id_5,
      id_0,
      id_3,
      id_0,
      id_1
  );
  assign modCall_1.type_19 = 0;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input  tri1 id_0,
    output wor  id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_1
  );
  logic [7:0][1 'b0 : 1] id_4;
  supply1 id_5 = -1;
endmodule
module module_2 (
    output uwire id_0,
    output tri0 id_1,
    output wor id_2,
    id_8,
    input wor id_3#(
        .id_9 (-1 - {1, id_8, id_5, id_8}),
        .id_10(~id_8),
        .id_11(1 == id_9),
        .id_12(id_11),
        .id_13(id_11),
        .id_14(-id_10)
    ),
    output supply1 id_4,
    input tri1 id_5,
    output supply1 id_6
);
  wire id_15;
  wire id_16;
  assign id_6 = id_3;
  wire id_17, id_18;
  assign id_0 = -1;
endmodule
