# ADPLL
A simulation-only implementation of a digital PLL with phase detector, loop filter, NCO, and CORDIC-based sine/cosine generation. Demonstrates stable lock behavior. ⚠️ Not synthesizable — provided for evaluation and educational purposes only.
