/*---------------------------------------------------------------------------*
  Project:  Horizon - IO Register List
  File:     nn/hw/CTR-EIU/MPCore/ioreg_eiupatch_GS1.h

  Copyright 2008 Nintendo.  All rights reserved.

  These coded instructions, statements, and computer programs contain
  proprietary information of Nintendo of America Inc. and/or Nintendo
  Company Ltd., and are protected by Federal copyright law.  They may
  not be disclosed to third parties or copied or duplicated in any form,
  in whole or in part, without the prior written consent of Nintendo.

 *---------------------------------------------------------------------------*/
//
//  I was generated automatically, don't edit me directly!!!
//
#ifndef NN_HW_CTR_EIU_MPCORE_IOREG_EIUPATCH_GS1_H_
#define NN_HW_CTR_EIU_MPCORE_IOREG_EIUPATCH_GS1_H_

#ifndef SDK_ASM
#include <nn/types.h>
#endif

#ifdef __cplusplus
extern "C" {
#endif

/*
 * Definition of Register offsets, addresses and variables.
 */


/* SWREG0 */

#define REG_SWREG0_OFFSET                                  0x207000
#define REG_SWREG0_ADDR                                    (HW_REG_BASE + REG_SWREG0_OFFSET)
#define reg_GS1_SWREG0                                     (*(const REGType32v *) REG_SWREG0_ADDR)

/* SWREG1 */

#define REG_SWREG1_OFFSET                                  0x207004
#define REG_SWREG1_ADDR                                    (HW_REG_BASE + REG_SWREG1_OFFSET)
#define reg_GS1_SWREG1                                     (*( REGType32v *) REG_SWREG1_ADDR)

/* SWREG2 */

#define REG_SWREG2_OFFSET                                  0x207008
#define REG_SWREG2_ADDR                                    (HW_REG_BASE + REG_SWREG2_OFFSET)
#define reg_GS1_SWREG2                                     (*( REGType32v *) REG_SWREG2_ADDR)

/* SWREG3 */

#define REG_SWREG3_OFFSET                                  0x20700c
#define REG_SWREG3_ADDR                                    (HW_REG_BASE + REG_SWREG3_OFFSET)
#define reg_GS1_SWREG3                                     (*( REGType32v *) REG_SWREG3_ADDR)

/* SWREG4 */

#define REG_SWREG4_OFFSET                                  0x207010
#define REG_SWREG4_ADDR                                    (HW_REG_BASE + REG_SWREG4_OFFSET)
#define reg_GS1_SWREG4                                     (*( REGType32v *) REG_SWREG4_ADDR)

/* SWREG5 */

#define REG_SWREG5_OFFSET                                  0x207014
#define REG_SWREG5_ADDR                                    (HW_REG_BASE + REG_SWREG5_OFFSET)
#define reg_GS1_SWREG5                                     (*( REGType32v *) REG_SWREG5_ADDR)

/* SWREG6 */

#define REG_SWREG6_OFFSET                                  0x207018
#define REG_SWREG6_ADDR                                    (HW_REG_BASE + REG_SWREG6_OFFSET)
#define reg_GS1_SWREG6                                     (*( REGType32v *) REG_SWREG6_ADDR)

/* SWREG7 */

#define REG_SWREG7_OFFSET                                  0x20701c
#define REG_SWREG7_ADDR                                    (HW_REG_BASE + REG_SWREG7_OFFSET)
#define reg_GS1_SWREG7                                     (*( REGType32v *) REG_SWREG7_ADDR)

/* SWREG8 */

#define REG_SWREG8_OFFSET                                  0x207020
#define REG_SWREG8_ADDR                                    (HW_REG_BASE + REG_SWREG8_OFFSET)
#define reg_GS1_SWREG8                                     (*( REGType32v *) REG_SWREG8_ADDR)

/* SWREG9 */

#define REG_SWREG9_OFFSET                                  0x207024
#define REG_SWREG9_ADDR                                    (HW_REG_BASE + REG_SWREG9_OFFSET)
#define reg_GS1_SWREG9                                     (*( REGType32v *) REG_SWREG9_ADDR)

/* SWREG10 */

#define REG_SWREG10_OFFSET                                 0x207028
#define REG_SWREG10_ADDR                                   (HW_REG_BASE + REG_SWREG10_OFFSET)
#define reg_GS1_SWREG10                                    (*( REGType32v *) REG_SWREG10_ADDR)

/* SWREG11 */

#define REG_SWREG11_OFFSET                                 0x20702c
#define REG_SWREG11_ADDR                                   (HW_REG_BASE + REG_SWREG11_OFFSET)
#define reg_GS1_SWREG11                                    (*( REGType32v *) REG_SWREG11_ADDR)

/* SWREG12 */

#define REG_SWREG12_OFFSET                                 0x207030
#define REG_SWREG12_ADDR                                   (HW_REG_BASE + REG_SWREG12_OFFSET)
#define reg_GS1_SWREG12                                    (*( REGType32v *) REG_SWREG12_ADDR)

/* SWREG13 */

#define REG_SWREG13_OFFSET                                 0x207034
#define REG_SWREG13_ADDR                                   (HW_REG_BASE + REG_SWREG13_OFFSET)
#define reg_GS1_SWREG13                                    (*( REGType32v *) REG_SWREG13_ADDR)

/* SWREG14 */

#define REG_SWREG14_OFFSET                                 0x207038
#define REG_SWREG14_ADDR                                   (HW_REG_BASE + REG_SWREG14_OFFSET)
#define reg_GS1_SWREG14                                    (*( REGType32v *) REG_SWREG14_ADDR)

/* SWREG15 */

#define REG_SWREG15_OFFSET                                 0x20703c
#define REG_SWREG15_ADDR                                   (HW_REG_BASE + REG_SWREG15_OFFSET)
#define reg_GS1_SWREG15                                    (*( REGType32v *) REG_SWREG15_ADDR)

/* SWREG16 */

#define REG_SWREG16_OFFSET                                 0x207040
#define REG_SWREG16_ADDR                                   (HW_REG_BASE + REG_SWREG16_OFFSET)
#define reg_GS1_SWREG16                                    (*( REGType32v *) REG_SWREG16_ADDR)

/* SWREG17 */

#define REG_SWREG17_OFFSET                                 0x207044
#define REG_SWREG17_ADDR                                   (HW_REG_BASE + REG_SWREG17_OFFSET)
#define reg_GS1_SWREG17                                    (*( REGType32v *) REG_SWREG17_ADDR)

/* SWREG18 */

#define REG_SWREG18_OFFSET                                 0x207048
#define REG_SWREG18_ADDR                                   (HW_REG_BASE + REG_SWREG18_OFFSET)
#define reg_GS1_SWREG18                                    (*( REGType32v *) REG_SWREG18_ADDR)

/* SWREG19 */

#define REG_SWREG19_OFFSET                                 0x20704c
#define REG_SWREG19_ADDR                                   (HW_REG_BASE + REG_SWREG19_OFFSET)
#define reg_GS1_SWREG19                                    (*( REGType32v *) REG_SWREG19_ADDR)

/* SWREG20 */

#define REG_SWREG20_OFFSET                                 0x207050
#define REG_SWREG20_ADDR                                   (HW_REG_BASE + REG_SWREG20_OFFSET)
#define reg_GS1_SWREG20                                    (*( REGType32v *) REG_SWREG20_ADDR)

/* SWREG21 */

#define REG_SWREG21_OFFSET                                 0x207054
#define REG_SWREG21_ADDR                                   (HW_REG_BASE + REG_SWREG21_OFFSET)
#define reg_GS1_SWREG21                                    (*( REGType32v *) REG_SWREG21_ADDR)

/* SWREG22 */

#define REG_SWREG22_OFFSET                                 0x207058
#define REG_SWREG22_ADDR                                   (HW_REG_BASE + REG_SWREG22_OFFSET)
#define reg_GS1_SWREG22                                    (*( REGType32v *) REG_SWREG22_ADDR)

/* SWREG23 */

#define REG_SWREG23_OFFSET                                 0x20705c
#define REG_SWREG23_ADDR                                   (HW_REG_BASE + REG_SWREG23_OFFSET)
#define reg_GS1_SWREG23                                    (*( REGType32v *) REG_SWREG23_ADDR)

/* SWREG24 */

#define REG_SWREG24_OFFSET                                 0x207060
#define REG_SWREG24_ADDR                                   (HW_REG_BASE + REG_SWREG24_OFFSET)
#define reg_GS1_SWREG24                                    (*( REGType32v *) REG_SWREG24_ADDR)

/* SWREG25 */

#define REG_SWREG25_OFFSET                                 0x207064
#define REG_SWREG25_ADDR                                   (HW_REG_BASE + REG_SWREG25_OFFSET)
#define reg_GS1_SWREG25                                    (*( REGType32v *) REG_SWREG25_ADDR)

/* SWREG26 */

#define REG_SWREG26_OFFSET                                 0x207068
#define REG_SWREG26_ADDR                                   (HW_REG_BASE + REG_SWREG26_OFFSET)
#define reg_GS1_SWREG26                                    (*( REGType32v *) REG_SWREG26_ADDR)

/* SWREG27 */

#define REG_SWREG27_OFFSET                                 0x20706c
#define REG_SWREG27_ADDR                                   (HW_REG_BASE + REG_SWREG27_OFFSET)
#define reg_GS1_SWREG27                                    (*( REGType32v *) REG_SWREG27_ADDR)

/* SWREG28 */

#define REG_SWREG28_OFFSET                                 0x207070
#define REG_SWREG28_ADDR                                   (HW_REG_BASE + REG_SWREG28_OFFSET)
#define reg_GS1_SWREG28                                    (*( REGType32v *) REG_SWREG28_ADDR)

/* SWREG29 */

#define REG_SWREG29_OFFSET                                 0x207074
#define REG_SWREG29_ADDR                                   (HW_REG_BASE + REG_SWREG29_OFFSET)
#define reg_GS1_SWREG29                                    (*( REGType32v *) REG_SWREG29_ADDR)

/* SWREG30 */

#define REG_SWREG30_OFFSET                                 0x207078
#define REG_SWREG30_ADDR                                   (HW_REG_BASE + REG_SWREG30_OFFSET)
#define reg_GS1_SWREG30                                    (*( REGType32v *) REG_SWREG30_ADDR)

/* SWREG31 */

#define REG_SWREG31_OFFSET                                 0x20707c
#define REG_SWREG31_ADDR                                   (HW_REG_BASE + REG_SWREG31_OFFSET)
#define reg_GS1_SWREG31                                    (*( REGType32v *) REG_SWREG31_ADDR)

/* SWREG32 */

#define REG_SWREG32_OFFSET                                 0x207080
#define REG_SWREG32_ADDR                                   (HW_REG_BASE + REG_SWREG32_OFFSET)
#define reg_GS1_SWREG32                                    (*( REGType32v *) REG_SWREG32_ADDR)

/* SWREG33 */

#define REG_SWREG33_OFFSET                                 0x207084
#define REG_SWREG33_ADDR                                   (HW_REG_BASE + REG_SWREG33_OFFSET)
#define reg_GS1_SWREG33                                    (*( REGType32v *) REG_SWREG33_ADDR)

/* SWREG34 */

#define REG_SWREG34_OFFSET                                 0x207088
#define REG_SWREG34_ADDR                                   (HW_REG_BASE + REG_SWREG34_OFFSET)
#define reg_GS1_SWREG34                                    (*( REGType32v *) REG_SWREG34_ADDR)

/* SWREG35 */

#define REG_SWREG35_OFFSET                                 0x20708c
#define REG_SWREG35_ADDR                                   (HW_REG_BASE + REG_SWREG35_OFFSET)
#define reg_GS1_SWREG35                                    (*( REGType32v *) REG_SWREG35_ADDR)

/* SWREG36 */

#define REG_SWREG36_OFFSET                                 0x207090
#define REG_SWREG36_ADDR                                   (HW_REG_BASE + REG_SWREG36_OFFSET)
#define reg_GS1_SWREG36                                    (*( REGType32v *) REG_SWREG36_ADDR)

/* SWREG37 */

#define REG_SWREG37_OFFSET                                 0x207094
#define REG_SWREG37_ADDR                                   (HW_REG_BASE + REG_SWREG37_OFFSET)
#define reg_GS1_SWREG37                                    (*( REGType32v *) REG_SWREG37_ADDR)

/* SWREG38 */

#define REG_SWREG38_OFFSET                                 0x207098
#define REG_SWREG38_ADDR                                   (HW_REG_BASE + REG_SWREG38_OFFSET)
#define reg_GS1_SWREG38                                    (*( REGType32v *) REG_SWREG38_ADDR)

/* SWREG39 */

#define REG_SWREG39_OFFSET                                 0x20709c
#define REG_SWREG39_ADDR                                   (HW_REG_BASE + REG_SWREG39_OFFSET)
#define reg_GS1_SWREG39                                    (*( REGType32v *) REG_SWREG39_ADDR)

/* SWREG40 */

#define REG_SWREG40_OFFSET                                 0x2070a0
#define REG_SWREG40_ADDR                                   (HW_REG_BASE + REG_SWREG40_OFFSET)
#define reg_GS1_SWREG40                                    (*( REGType32v *) REG_SWREG40_ADDR)

/* SWREG41 */

#define REG_SWREG41_OFFSET                                 0x2070a4
#define REG_SWREG41_ADDR                                   (HW_REG_BASE + REG_SWREG41_OFFSET)
#define reg_GS1_SWREG41                                    (*( REGType32v *) REG_SWREG41_ADDR)

/* SWREG42 */

#define REG_SWREG42_OFFSET                                 0x2070a8
#define REG_SWREG42_ADDR                                   (HW_REG_BASE + REG_SWREG42_OFFSET)
#define reg_GS1_SWREG42                                    (*( REGType32v *) REG_SWREG42_ADDR)

/* SWREG43 */

#define REG_SWREG43_OFFSET                                 0x2070ac
#define REG_SWREG43_ADDR                                   (HW_REG_BASE + REG_SWREG43_OFFSET)
#define reg_GS1_SWREG43                                    (*( REGType32v *) REG_SWREG43_ADDR)

/* SWREG44 */

#define REG_SWREG44_OFFSET                                 0x2070b0
#define REG_SWREG44_ADDR                                   (HW_REG_BASE + REG_SWREG44_OFFSET)
#define reg_GS1_SWREG44                                    (*( REGType32v *) REG_SWREG44_ADDR)

/* SWREG45 */

#define REG_SWREG45_OFFSET                                 0x2070b4
#define REG_SWREG45_ADDR                                   (HW_REG_BASE + REG_SWREG45_OFFSET)
#define reg_GS1_SWREG45                                    (*( REGType32v *) REG_SWREG45_ADDR)

/* SWREG46 */

#define REG_SWREG46_OFFSET                                 0x2070b8
#define REG_SWREG46_ADDR                                   (HW_REG_BASE + REG_SWREG46_OFFSET)
#define reg_GS1_SWREG46                                    (*( REGType32v *) REG_SWREG46_ADDR)

/* SWREG47 */

#define REG_SWREG47_OFFSET                                 0x2070bc
#define REG_SWREG47_ADDR                                   (HW_REG_BASE + REG_SWREG47_OFFSET)
#define reg_GS1_SWREG47                                    (*( REGType32v *) REG_SWREG47_ADDR)

/* SWREG48 */

#define REG_SWREG48_OFFSET                                 0x2070c0
#define REG_SWREG48_ADDR                                   (HW_REG_BASE + REG_SWREG48_OFFSET)
#define reg_GS1_SWREG48                                    (*( REGType32v *) REG_SWREG48_ADDR)

/* SWREG49 */

#define REG_SWREG49_OFFSET                                 0x2070c4
#define REG_SWREG49_ADDR                                   (HW_REG_BASE + REG_SWREG49_OFFSET)
#define reg_GS1_SWREG49                                    (*( REGType32v *) REG_SWREG49_ADDR)

/* SWREG50 */

#define REG_SWREG50_OFFSET                                 0x2070c8
#define REG_SWREG50_ADDR                                   (HW_REG_BASE + REG_SWREG50_OFFSET)
#define reg_GS1_SWREG50                                    (*(const REGType32v *) REG_SWREG50_ADDR)

/* SWREG51 */

#define REG_SWREG51_OFFSET                                 0x2070cc
#define REG_SWREG51_ADDR                                   (HW_REG_BASE + REG_SWREG51_OFFSET)
#define reg_GS1_SWREG51                                    (*( REGType32v *) REG_SWREG51_ADDR)

/* SWREG52 */

#define REG_SWREG52_OFFSET                                 0x2070d0
#define REG_SWREG52_ADDR                                   (HW_REG_BASE + REG_SWREG52_OFFSET)
#define reg_GS1_SWREG52                                    (*(const REGType32v *) REG_SWREG52_ADDR)

/* SWREG53 */

#define REG_SWREG53_OFFSET                                 0x2070d4
#define REG_SWREG53_ADDR                                   (HW_REG_BASE + REG_SWREG53_OFFSET)
#define reg_GS1_SWREG53                                    (*(const REGType32v *) REG_SWREG53_ADDR)

/* SWREG54 */

#define REG_SWREG54_OFFSET                                 0x2070d8
#define REG_SWREG54_ADDR                                   (HW_REG_BASE + REG_SWREG54_OFFSET)
#define reg_GS1_SWREG54                                    (*(const REGType32v *) REG_SWREG54_ADDR)

/* SWREG55 */

#define REG_SWREG55_OFFSET                                 0x2070dc
#define REG_SWREG55_ADDR                                   (HW_REG_BASE + REG_SWREG55_OFFSET)
#define reg_GS1_SWREG55                                    (*( REGType32v *) REG_SWREG55_ADDR)

/* SWREG56 */

#define REG_SWREG56_OFFSET                                 0x2070e0
#define REG_SWREG56_ADDR                                   (HW_REG_BASE + REG_SWREG56_OFFSET)
#define reg_GS1_SWREG56                                    (*(const REGType32v *) REG_SWREG56_ADDR)

/* SWREG57 */

#define REG_SWREG57_OFFSET                                 0x2070e4
#define REG_SWREG57_ADDR                                   (HW_REG_BASE + REG_SWREG57_OFFSET)
#define reg_GS1_SWREG57                                    (*(const REGType32v *) REG_SWREG57_ADDR)

/* SWREG58 */

#define REG_SWREG58_OFFSET                                 0x2070e8
#define REG_SWREG58_ADDR                                   (HW_REG_BASE + REG_SWREG58_OFFSET)
#define reg_GS1_SWREG58                                    (*(const REGType32v *) REG_SWREG58_ADDR)

/* SWREG59 */

#define REG_SWREG59_OFFSET                                 0x2070ec
#define REG_SWREG59_ADDR                                   (HW_REG_BASE + REG_SWREG59_OFFSET)
#define reg_GS1_SWREG59                                    (*( REGType32v *) REG_SWREG59_ADDR)

/* SWREG60 */

#define REG_SWREG60_OFFSET                                 0x2070f0
#define REG_SWREG60_ADDR                                   (HW_REG_BASE + REG_SWREG60_OFFSET)
#define reg_GS1_SWREG60                                    (*( REGType32v *) REG_SWREG60_ADDR)

/* SWREG61 */

#define REG_SWREG61_OFFSET                                 0x2070f4
#define REG_SWREG61_ADDR                                   (HW_REG_BASE + REG_SWREG61_OFFSET)
#define reg_GS1_SWREG61                                    (*( REGType32v *) REG_SWREG61_ADDR)

/* SWREG62 */

#define REG_SWREG62_OFFSET                                 0x2070f8
#define REG_SWREG62_ADDR                                   (HW_REG_BASE + REG_SWREG62_OFFSET)
#define reg_GS1_SWREG62                                    (*( REGType32v *) REG_SWREG62_ADDR)

/* SWREG63 */

#define REG_SWREG63_OFFSET                                 0x2070fc
#define REG_SWREG63_ADDR                                   (HW_REG_BASE + REG_SWREG63_OFFSET)
#define reg_GS1_SWREG63                                    (*( REGType32v *) REG_SWREG63_ADDR)

/* SWREG64 */

#define REG_SWREG64_OFFSET                                 0x207100
#define REG_SWREG64_ADDR                                   (HW_REG_BASE + REG_SWREG64_OFFSET)
#define reg_GS1_SWREG64                                    (*( REGType32v *) REG_SWREG64_ADDR)

/* SWREG65 */

#define REG_SWREG65_OFFSET                                 0x207104
#define REG_SWREG65_ADDR                                   (HW_REG_BASE + REG_SWREG65_OFFSET)
#define reg_GS1_SWREG65                                    (*( REGType32v *) REG_SWREG65_ADDR)

/* SWREG66 */

#define REG_SWREG66_OFFSET                                 0x207108
#define REG_SWREG66_ADDR                                   (HW_REG_BASE + REG_SWREG66_OFFSET)
#define reg_GS1_SWREG66                                    (*( REGType32v *) REG_SWREG66_ADDR)

/* SWREG67 */

#define REG_SWREG67_OFFSET                                 0x20710c
#define REG_SWREG67_ADDR                                   (HW_REG_BASE + REG_SWREG67_OFFSET)
#define reg_GS1_SWREG67                                    (*( REGType32v *) REG_SWREG67_ADDR)

/* SWREG68 */

#define REG_SWREG68_OFFSET                                 0x207110
#define REG_SWREG68_ADDR                                   (HW_REG_BASE + REG_SWREG68_OFFSET)
#define reg_GS1_SWREG68                                    (*( REGType32v *) REG_SWREG68_ADDR)

/* SWREG69 */

#define REG_SWREG69_OFFSET                                 0x207114
#define REG_SWREG69_ADDR                                   (HW_REG_BASE + REG_SWREG69_OFFSET)
#define reg_GS1_SWREG69                                    (*( REGType32v *) REG_SWREG69_ADDR)

/* SWREG70 */

#define REG_SWREG70_OFFSET                                 0x207118
#define REG_SWREG70_ADDR                                   (HW_REG_BASE + REG_SWREG70_OFFSET)
#define reg_GS1_SWREG70                                    (*( REGType32v *) REG_SWREG70_ADDR)

/* SWREG71 */

#define REG_SWREG71_OFFSET                                 0x20711c
#define REG_SWREG71_ADDR                                   (HW_REG_BASE + REG_SWREG71_OFFSET)
#define reg_GS1_SWREG71                                    (*( REGType32v *) REG_SWREG71_ADDR)

/* SWREG72 */

#define REG_SWREG72_OFFSET                                 0x207120
#define REG_SWREG72_ADDR                                   (HW_REG_BASE + REG_SWREG72_OFFSET)
#define reg_GS1_SWREG72                                    (*( REGType32v *) REG_SWREG72_ADDR)

/* SWREG73 */

#define REG_SWREG73_OFFSET                                 0x207124
#define REG_SWREG73_ADDR                                   (HW_REG_BASE + REG_SWREG73_OFFSET)
#define reg_GS1_SWREG73                                    (*( REGType32v *) REG_SWREG73_ADDR)

/* SWREG74 */

#define REG_SWREG74_OFFSET                                 0x207128
#define REG_SWREG74_ADDR                                   (HW_REG_BASE + REG_SWREG74_OFFSET)
#define reg_GS1_SWREG74                                    (*( REGType32v *) REG_SWREG74_ADDR)

/* SWREG79 */

#define REG_SWREG79_OFFSET                                 0x20713c
#define REG_SWREG79_ADDR                                   (HW_REG_BASE + REG_SWREG79_OFFSET)
#define reg_GS1_SWREG79                                    (*( REGType32v *) REG_SWREG79_ADDR)

/* SWREG80 */

#define REG_SWREG80_OFFSET                                 0x207140
#define REG_SWREG80_ADDR                                   (HW_REG_BASE + REG_SWREG80_OFFSET)
#define reg_GS1_SWREG80                                    (*( REGType32v *) REG_SWREG80_ADDR)

/* SWREG81 */

#define REG_SWREG81_OFFSET                                 0x207144
#define REG_SWREG81_ADDR                                   (HW_REG_BASE + REG_SWREG81_OFFSET)
#define reg_GS1_SWREG81                                    (*( REGType32v *) REG_SWREG81_ADDR)

/* SWREG82 */

#define REG_SWREG82_OFFSET                                 0x207148
#define REG_SWREG82_ADDR                                   (HW_REG_BASE + REG_SWREG82_OFFSET)
#define reg_GS1_SWREG82                                    (*( REGType32v *) REG_SWREG82_ADDR)

/* SWREG83 */

#define REG_SWREG83_OFFSET                                 0x20714c
#define REG_SWREG83_ADDR                                   (HW_REG_BASE + REG_SWREG83_OFFSET)
#define reg_GS1_SWREG83                                    (*( REGType32v *) REG_SWREG83_ADDR)

/* SWREG84 */

#define REG_SWREG84_OFFSET                                 0x207150
#define REG_SWREG84_ADDR                                   (HW_REG_BASE + REG_SWREG84_OFFSET)
#define reg_GS1_SWREG84                                    (*( REGType32v *) REG_SWREG84_ADDR)

/* SWREG85 */

#define REG_SWREG85_OFFSET                                 0x207154
#define REG_SWREG85_ADDR                                   (HW_REG_BASE + REG_SWREG85_OFFSET)
#define reg_GS1_SWREG85                                    (*( REGType32v *) REG_SWREG85_ADDR)

/* SWREG86 */

#define REG_SWREG86_OFFSET                                 0x207158
#define REG_SWREG86_ADDR                                   (HW_REG_BASE + REG_SWREG86_OFFSET)
#define reg_GS1_SWREG86                                    (*( REGType32v *) REG_SWREG86_ADDR)

/* SWREG87 */

#define REG_SWREG87_OFFSET                                 0x20715c
#define REG_SWREG87_ADDR                                   (HW_REG_BASE + REG_SWREG87_OFFSET)
#define reg_GS1_SWREG87                                    (*( REGType32v *) REG_SWREG87_ADDR)

/* SWREG88 */

#define REG_SWREG88_OFFSET                                 0x207160
#define REG_SWREG88_ADDR                                   (HW_REG_BASE + REG_SWREG88_OFFSET)
#define reg_GS1_SWREG88                                    (*( REGType32v *) REG_SWREG88_ADDR)

/* SWREG89 */

#define REG_SWREG89_OFFSET                                 0x207164
#define REG_SWREG89_ADDR                                   (HW_REG_BASE + REG_SWREG89_OFFSET)
#define reg_GS1_SWREG89                                    (*( REGType32v *) REG_SWREG89_ADDR)

/* SWREG90 */

#define REG_SWREG90_OFFSET                                 0x207168
#define REG_SWREG90_ADDR                                   (HW_REG_BASE + REG_SWREG90_OFFSET)
#define reg_GS1_SWREG90                                    (*( REGType32v *) REG_SWREG90_ADDR)

/* SWREG91 */

#define REG_SWREG91_OFFSET                                 0x20716c
#define REG_SWREG91_ADDR                                   (HW_REG_BASE + REG_SWREG91_OFFSET)
#define reg_GS1_SWREG91                                    (*( REGType32v *) REG_SWREG91_ADDR)

/* SWREG92 */

#define REG_SWREG92_OFFSET                                 0x207170
#define REG_SWREG92_ADDR                                   (HW_REG_BASE + REG_SWREG92_OFFSET)
#define reg_GS1_SWREG92                                    (*( REGType32v *) REG_SWREG92_ADDR)

/* SWREG93 */

#define REG_SWREG93_OFFSET                                 0x207174
#define REG_SWREG93_ADDR                                   (HW_REG_BASE + REG_SWREG93_OFFSET)
#define reg_GS1_SWREG93                                    (*( REGType32v *) REG_SWREG93_ADDR)

/* SWREG94 */

#define REG_SWREG94_OFFSET                                 0x207178
#define REG_SWREG94_ADDR                                   (HW_REG_BASE + REG_SWREG94_OFFSET)
#define reg_GS1_SWREG94                                    (*( REGType32v *) REG_SWREG94_ADDR)

/* SWREG95 */

#define REG_SWREG95_OFFSET                                 0x20717c
#define REG_SWREG95_ADDR                                   (HW_REG_BASE + REG_SWREG95_OFFSET)
#define reg_GS1_SWREG95                                    (*( REGType32v *) REG_SWREG95_ADDR)

/* SWREG99 */

#define REG_SWREG99_OFFSET                                 0x20718c
#define REG_SWREG99_ADDR                                   (HW_REG_BASE + REG_SWREG99_OFFSET)
#define reg_GS1_SWREG99                                    (*(const REGType32v *) REG_SWREG99_ADDR)

/* SWREG100 */

#define REG_SWREG100_OFFSET                                0x207190
#define REG_SWREG100_ADDR                                  (HW_REG_BASE + REG_SWREG100_OFFSET)
#define reg_GS1_SWREG100                                   (*(const REGType32v *) REG_SWREG100_ADDR)


/*
 * Definitions of Register fields
 */


/* SWREG0 */

/* SWREG1 */

/* SWREG2 */

/* SWREG3 */

/* SWREG4 */

/* SWREG5 */

/* SWREG6 */

/* SWREG7 */

/* SWREG8 */

/* SWREG9 */

/* SWREG10 */

/* SWREG11 */

/* SWREG12 */

/* SWREG13 */

/* SWREG14 */

/* SWREG15 */

/* SWREG16 */

/* SWREG17 */

/* SWREG18 */

/* SWREG19 */

/* SWREG20 */

/* SWREG21 */

/* SWREG22 */

/* SWREG23 */

/* SWREG24 */

/* SWREG25 */

/* SWREG26 */

/* SWREG27 */

/* SWREG28 */

/* SWREG29 */

/* SWREG30 */

/* SWREG31 */

/* SWREG32 */

/* SWREG33 */

/* SWREG34 */

/* SWREG35 */

/* SWREG36 */

/* SWREG37 */

/* SWREG38 */

/* SWREG39 */

/* SWREG40 */

/* SWREG41 */

/* SWREG42 */

/* SWREG43 */

/* SWREG44 */

/* SWREG45 */

/* SWREG46 */

/* SWREG47 */

/* SWREG48 */

/* SWREG49 */

/* SWREG50 */

/* SWREG51 */

/* SWREG52 */

/* SWREG53 */

/* SWREG54 */

/* SWREG55 */

/* SWREG56 */

/* SWREG57 */

/* SWREG58 */

/* SWREG59 */

/* SWREG60 */

/* SWREG61 */

/* SWREG62 */

/* SWREG63 */

/* SWREG64 */

/* SWREG65 */

/* SWREG66 */

/* SWREG67 */

/* SWREG68 */

/* SWREG69 */

/* SWREG70 */

/* SWREG71 */

/* SWREG72 */

/* SWREG73 */

/* SWREG74 */

/* SWREG79 */

/* SWREG80 */

/* SWREG81 */

/* SWREG82 */

/* SWREG83 */

/* SWREG84 */

/* SWREG85 */

/* SWREG86 */

/* SWREG87 */

/* SWREG88 */

/* SWREG89 */

/* SWREG90 */

/* SWREG91 */

/* SWREG92 */

/* SWREG93 */

/* SWREG94 */

/* SWREG95 */

/* SWREG99 */

/* SWREG100 */

#ifdef __cplusplus
} /* extern "C" */
#endif

/* NN_HW_CTR_EIU_MPCORE_IOREG_EIUPATCH_GS1_H_ */
#endif
