INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/Experiment_5/Experiment_5.srcs/sources_1/new/CU_CLn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_CLn
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/Experiment_5/Experiment_5.srcs/sources_1/new/CU_CLo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_CLo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/Experiment_5/Experiment_5.srcs/sources_1/new/CU_OR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/Experiment_5/Experiment_5.srcs/sources_1/new/CU_SR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_SR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/Experiment_5/Experiment_5.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/Experiment_5/Experiment_5.srcs/sources_1/new/DataIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataIO
