strict digraph "" {
	node [label="\N"];
	"726:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f702a65dad0>",
		fillcolor=springgreen,
		label="726:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"726:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f702a65db10>",
		fillcolor=firebrick,
		label="726:NS
rudi <= 2;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f702a65db10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"726:IF" -> "726:NS"	 [cond="['rudi_CONF_m_set']",
		label=rudi_CONF_m_set,
		lineno=726];
	"721:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f702a65dcd0>",
		fillcolor=firebrick,
		label="721:NS
rudi <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f702a65dcd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_719:AL"	 [def_var="['rudi']",
		label="Leaf_719:AL"];
	"721:NS" -> "Leaf_719:AL"	 [cond="[]",
		lineno=None];
	"725:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f702a65de10>",
		fillcolor=springgreen,
		label="725:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"725:IF" -> "726:IF"	 [cond="['rudi_IDLE_m_set']",
		label="!(rudi_IDLE_m_set)",
		lineno=725];
	"725:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f702a65de50>",
		fillcolor=firebrick,
		label="725:NS
rudi <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f702a65de50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"725:IF" -> "725:NS"	 [cond="['rudi_IDLE_m_set']",
		label=rudi_IDLE_m_set,
		lineno=725];
	"724:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f702a66b050>",
		fillcolor=firebrick,
		label="724:NS
rudi <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f702a66b050>]",
		style=filled,
		typ=NonblockingSubstitution];
	"724:NS" -> "Leaf_719:AL"	 [cond="[]",
		lineno=None];
	"719:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f702a66b1d0>",
		clk_sens=True,
		fillcolor=gold,
		label="719:AL",
		sens="['ck', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'rudi_IDLE_m_set', 'rudi_INVALID_m_set', 'rudi_CONF_m_set']"];
	"720:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f702a66b350>",
		fillcolor=springgreen,
		label="720:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"719:AL" -> "720:IF"	 [cond="[]",
		lineno=None];
	"720:IF" -> "721:NS"	 [cond="['reset']",
		label=reset,
		lineno=720];
	"723:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f702a66b390>",
		fillcolor=turquoise,
		label="723:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"720:IF" -> "723:BL"	 [cond="['reset']",
		label="!(reset)",
		lineno=720];
	"724:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f702a66b3d0>",
		fillcolor=springgreen,
		label="724:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"723:BL" -> "724:IF"	 [cond="[]",
		lineno=None];
	"724:IF" -> "725:IF"	 [cond="['rudi_INVALID_m_set']",
		label="!(rudi_INVALID_m_set)",
		lineno=724];
	"724:IF" -> "724:NS"	 [cond="['rudi_INVALID_m_set']",
		label=rudi_INVALID_m_set,
		lineno=724];
	"726:NS" -> "Leaf_719:AL"	 [cond="[]",
		lineno=None];
	"725:NS" -> "Leaf_719:AL"	 [cond="[]",
		lineno=None];
}
