/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 264 272)
	(text "tristate_if" (rect 5 0 52 12)(font "Arial" ))
	(text "inst" (rect 8 240 25 252)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "D_DATA_OE[31..0]" (rect 0 0 95 12)(font "Arial" ))
		(text "D_DATA_OE[31..0]" (rect 21 27 116 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "D_DATA_OUT[31..0]" (rect 0 0 102 12)(font "Arial" ))
		(text "D_DATA_OUT[31..0]" (rect 21 43 123 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "E_DATA_OE[31..0]" (rect 0 0 94 12)(font "Arial" ))
		(text "E_DATA_OE[31..0]" (rect 21 59 115 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "E_DATA_OUT[31..0]" (rect 0 0 101 12)(font "Arial" ))
		(text "E_DATA_OUT[31..0]" (rect 21 75 122 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "F_DATA_OE[31..0]" (rect 0 0 94 12)(font "Arial" ))
		(text "F_DATA_OE[31..0]" (rect 21 91 115 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "F_DATA_OUT[31..0]" (rect 0 0 101 12)(font "Arial" ))
		(text "F_DATA_OUT[31..0]" (rect 21 107 122 119)(font "Arial" ))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 0 128)
		(input)
		(text "LAD_OE" (rect 0 0 42 12)(font "Arial" ))
		(text "LAD_OE" (rect 21 123 63 135)(font "Arial" ))
		(line (pt 0 128)(pt 16 128)(line_width 1))
	)
	(port
		(pt 0 144)
		(input)
		(text "LAD_OUT[15..0]" (rect 0 0 81 12)(font "Arial" ))
		(text "LAD_OUT[15..0]" (rect 21 139 102 151)(font "Arial" ))
		(line (pt 0 144)(pt 16 144)(line_width 3))
	)
	(port
		(pt 0 160)
		(input)
		(text "DDLY_OE" (rect 0 0 51 12)(font "Arial" ))
		(text "DDLY_OE" (rect 21 155 72 167)(font "Arial" ))
		(line (pt 0 160)(pt 16 160)(line_width 1))
	)
	(port
		(pt 0 176)
		(input)
		(text "DDLY_OUT[7..0]" (rect 0 0 84 12)(font "Arial" ))
		(text "DDLY_OUT[7..0]" (rect 21 171 105 183)(font "Arial" ))
		(line (pt 0 176)(pt 16 176)(line_width 3))
	)
	(port
		(pt 0 192)
		(input)
		(text "FPGA_OUT[3..0]" (rect 0 0 83 12)(font "Arial" ))
		(text "FPGA_OUT[3..0]" (rect 21 187 104 199)(font "Arial" ))
		(line (pt 0 192)(pt 16 192)(line_width 3))
	)
	(port
		(pt 0 208)
		(input)
		(text "FPGA_DIR[3..0]" (rect 0 0 81 12)(font "Arial" ))
		(text "FPGA_DIR[3..0]" (rect 21 203 102 215)(font "Arial" ))
		(line (pt 0 208)(pt 16 208)(line_width 3))
	)
	(port
		(pt 248 32)
		(output)
		(text "D_DATA_IN[31..0]" (rect 0 0 92 12)(font "Arial" ))
		(text "D_DATA_IN[31..0]" (rect 135 27 227 39)(font "Arial" ))
		(line (pt 248 32)(pt 232 32)(line_width 3))
	)
	(port
		(pt 248 48)
		(output)
		(text "E_DATA_IN[31..0]" (rect 0 0 90 12)(font "Arial" ))
		(text "E_DATA_IN[31..0]" (rect 137 43 227 55)(font "Arial" ))
		(line (pt 248 48)(pt 232 48)(line_width 3))
	)
	(port
		(pt 248 64)
		(output)
		(text "F_DATA_IN[31..0]" (rect 0 0 90 12)(font "Arial" ))
		(text "F_DATA_IN[31..0]" (rect 137 59 227 71)(font "Arial" ))
		(line (pt 248 64)(pt 232 64)(line_width 3))
	)
	(port
		(pt 248 80)
		(output)
		(text "LAD_IN[15..0]" (rect 0 0 70 12)(font "Arial" ))
		(text "LAD_IN[15..0]" (rect 157 75 227 87)(font "Arial" ))
		(line (pt 248 80)(pt 232 80)(line_width 3))
	)
	(port
		(pt 248 96)
		(output)
		(text "DDLY_IN[7..0]" (rect 0 0 74 12)(font "Arial" ))
		(text "DDLY_IN[7..0]" (rect 153 91 227 103)(font "Arial" ))
		(line (pt 248 96)(pt 232 96)(line_width 3))
	)
	(port
		(pt 248 112)
		(output)
		(text "FPGA_IN[3..0]" (rect 0 0 73 12)(font "Arial" ))
		(text "FPGA_IN[3..0]" (rect 154 107 227 119)(font "Arial" ))
		(line (pt 248 112)(pt 232 112)(line_width 3))
	)
	(port
		(pt 248 128)
		(bidir)
		(text "D[31..0]" (rect 0 0 40 12)(font "Arial" ))
		(text "D[31..0]" (rect 187 123 227 135)(font "Arial" ))
		(line (pt 248 128)(pt 232 128)(line_width 3))
	)
	(port
		(pt 248 144)
		(bidir)
		(text "DDLY[7..0]" (rect 0 0 56 12)(font "Arial" ))
		(text "DDLY[7..0]" (rect 171 139 227 151)(font "Arial" ))
		(line (pt 248 144)(pt 232 144)(line_width 3))
	)
	(port
		(pt 248 160)
		(bidir)
		(text "E[31..0]" (rect 0 0 38 12)(font "Arial" ))
		(text "E[31..0]" (rect 189 155 227 167)(font "Arial" ))
		(line (pt 248 160)(pt 232 160)(line_width 3))
	)
	(port
		(pt 248 176)
		(bidir)
		(text "F[31..0]" (rect 0 0 38 12)(font "Arial" ))
		(text "F[31..0]" (rect 189 171 227 183)(font "Arial" ))
		(line (pt 248 176)(pt 232 176)(line_width 3))
	)
	(port
		(pt 248 192)
		(bidir)
		(text "LAD[15..0]" (rect 0 0 53 12)(font "Arial" ))
		(text "LAD[15..0]" (rect 174 187 227 199)(font "Arial" ))
		(line (pt 248 192)(pt 232 192)(line_width 3))
	)
	(port
		(pt 248 208)
		(bidir)
		(text "FPGA[3..0]" (rect 0 0 55 12)(font "Arial" ))
		(text "FPGA[3..0]" (rect 172 203 227 215)(font "Arial" ))
		(line (pt 248 208)(pt 232 208)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 232 240)(line_width 1))
	)
)
