
f303_flash-read-write.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003564  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a4  08003704  08003704  00013704  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080037a8  080037a8  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  080037a8  080037a8  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  080037a8  080037a8  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080037a8  080037a8  000137a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080037ac  080037ac  000137ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080037b0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001f0  20000070  08003820  00020070  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000260  08003820  00020260  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   000092d2  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001bb8  00000000  00000000  00029372  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007a0  00000000  00000000  0002af30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000006f8  00000000  00000000  0002b6d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002000e  00000000  00000000  0002bdc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000099a3  00000000  00000000  0004bdd6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c0ba8  00000000  00000000  00055779  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00116321  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002148  00000000  00000000  00116374  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000070 	.word	0x20000070
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080036ec 	.word	0x080036ec

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000074 	.word	0x20000074
 80001dc:	080036ec 	.word	0x080036ec

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <myprintf>:
extern void    FLASH_PageErase(uint32_t PageAddress);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void myprintf(const char *fmt, ...) {
 8000290:	b40f      	push	{r0, r1, r2, r3}
 8000292:	b580      	push	{r7, lr}
 8000294:	b082      	sub	sp, #8
 8000296:	af00      	add	r7, sp, #0
	static char buffer[256];
	va_list args;
	va_start(args, fmt);
 8000298:	f107 0314 	add.w	r3, r7, #20
 800029c:	603b      	str	r3, [r7, #0]
	vsnprintf(buffer, sizeof(buffer), fmt, args);
 800029e:	683b      	ldr	r3, [r7, #0]
 80002a0:	693a      	ldr	r2, [r7, #16]
 80002a2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80002a6:	480b      	ldr	r0, [pc, #44]	; (80002d4 <myprintf+0x44>)
 80002a8:	f002 fe04 	bl	8002eb4 <vsniprintf>
	va_end(args);

	int len = strlen(buffer);
 80002ac:	4809      	ldr	r0, [pc, #36]	; (80002d4 <myprintf+0x44>)
 80002ae:	f7ff ff97 	bl	80001e0 <strlen>
 80002b2:	4603      	mov	r3, r0
 80002b4:	607b      	str	r3, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*) buffer, len, -1);
 80002b6:	687b      	ldr	r3, [r7, #4]
 80002b8:	b29a      	uxth	r2, r3
 80002ba:	f04f 33ff 	mov.w	r3, #4294967295
 80002be:	4905      	ldr	r1, [pc, #20]	; (80002d4 <myprintf+0x44>)
 80002c0:	4805      	ldr	r0, [pc, #20]	; (80002d8 <myprintf+0x48>)
 80002c2:	f002 f9c7 	bl	8002654 <HAL_UART_Transmit>

}
 80002c6:	bf00      	nop
 80002c8:	3708      	adds	r7, #8
 80002ca:	46bd      	mov	sp, r7
 80002cc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80002d0:	b004      	add	sp, #16
 80002d2:	4770      	bx	lr
 80002d4:	2000008c 	.word	0x2000008c
 80002d8:	200001a4 	.word	0x200001a4

080002dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002dc:	b580      	push	{r7, lr}
 80002de:	b084      	sub	sp, #16
 80002e0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002e2:	f000 f9dd 	bl	80006a0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002e6:	f000 f839 	bl	800035c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002ea:	f000 f8b9 	bl	8000460 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80002ee:	f000 f887 	bl	8000400 <MX_USART2_UART_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint32_t number = 12;
 80002f2:	230c      	movs	r3, #12
 80002f4:	60fb      	str	r3, [r7, #12]
  uint32_t address =  0x0807F800U;
 80002f6:	4b14      	ldr	r3, [pc, #80]	; (8000348 <main+0x6c>)
 80002f8:	60bb      	str	r3, [r7, #8]
  uint32_t reg = 0;
 80002fa:	2300      	movs	r3, #0
 80002fc:	603b      	str	r3, [r7, #0]

  if(HAL_FLASH_Unlock() != HAL_OK){
 80002fe:	f000 fb1b 	bl	8000938 <HAL_FLASH_Unlock>
 8000302:	4603      	mov	r3, r0
 8000304:	2b00      	cmp	r3, #0
 8000306:	d003      	beq.n	8000310 <main+0x34>
	  while (1){
		  myprintf("Mistakes were made\n");
 8000308:	4810      	ldr	r0, [pc, #64]	; (800034c <main+0x70>)
 800030a:	f7ff ffc1 	bl	8000290 <myprintf>
 800030e:	e7fb      	b.n	8000308 <main+0x2c>
	  }
  }

  static FLASH_EraseInitTypeDef EraseInitStruct;
      EraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 8000310:	4b0f      	ldr	r3, [pc, #60]	; (8000350 <main+0x74>)
 8000312:	2200      	movs	r2, #0
 8000314:	601a      	str	r2, [r3, #0]
     EraseInitStruct.PageAddress = address;
 8000316:	4a0e      	ldr	r2, [pc, #56]	; (8000350 <main+0x74>)
 8000318:	68bb      	ldr	r3, [r7, #8]
 800031a:	6053      	str	r3, [r2, #4]
      EraseInitStruct.NbPages = 1;
 800031c:	4b0c      	ldr	r3, [pc, #48]	; (8000350 <main+0x74>)
 800031e:	2201      	movs	r2, #1
 8000320:	609a      	str	r2, [r3, #8]
      HAL_FLASHEx_Erase(&EraseInitStruct, &reg);
 8000322:	463b      	mov	r3, r7
 8000324:	4619      	mov	r1, r3
 8000326:	480a      	ldr	r0, [pc, #40]	; (8000350 <main+0x74>)
 8000328:	f000 fbae 	bl	8000a88 <HAL_FLASHEx_Erase>

      if(reg | 0xFFFFFFFF == 0xFFFFFFFF){
    	  myprintf("Memory is gone yey\n");
 800032c:	4809      	ldr	r0, [pc, #36]	; (8000354 <main+0x78>)
 800032e:	f7ff ffaf 	bl	8000290 <myprintf>
      }

  HAL_FLASH_Lock();
 8000332:	f000 fb27 	bl	8000984 <HAL_FLASH_Lock>
  //}

  //HAL_FLASH_Lock();


  const volatile uint32_t *readData = (const volatile uint32_t *) address;
 8000336:	68bb      	ldr	r3, [r7, #8]
 8000338:	607b      	str	r3, [r7, #4]

  myprintf("すごい%i\n", *readData);
 800033a:	687b      	ldr	r3, [r7, #4]
 800033c:	681b      	ldr	r3, [r3, #0]
 800033e:	4619      	mov	r1, r3
 8000340:	4805      	ldr	r0, [pc, #20]	; (8000358 <main+0x7c>)
 8000342:	f7ff ffa5 	bl	8000290 <myprintf>

  while (1)
 8000346:	e7fe      	b.n	8000346 <main+0x6a>
 8000348:	0807f800 	.word	0x0807f800
 800034c:	08003704 	.word	0x08003704
 8000350:	2000018c 	.word	0x2000018c
 8000354:	08003718 	.word	0x08003718
 8000358:	0800372c 	.word	0x0800372c

0800035c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800035c:	b580      	push	{r7, lr}
 800035e:	b0a6      	sub	sp, #152	; 0x98
 8000360:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000362:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000366:	2228      	movs	r2, #40	; 0x28
 8000368:	2100      	movs	r1, #0
 800036a:	4618      	mov	r0, r3
 800036c:	f002 fd6e 	bl	8002e4c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000370:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000374:	2200      	movs	r2, #0
 8000376:	601a      	str	r2, [r3, #0]
 8000378:	605a      	str	r2, [r3, #4]
 800037a:	609a      	str	r2, [r3, #8]
 800037c:	60da      	str	r2, [r3, #12]
 800037e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000380:	1d3b      	adds	r3, r7, #4
 8000382:	2258      	movs	r2, #88	; 0x58
 8000384:	2100      	movs	r1, #0
 8000386:	4618      	mov	r0, r3
 8000388:	f002 fd60 	bl	8002e4c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800038c:	2302      	movs	r3, #2
 800038e:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000390:	2301      	movs	r3, #1
 8000392:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000394:	2310      	movs	r3, #16
 8000396:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800039a:	2300      	movs	r3, #0
 800039c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003a0:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80003a4:	4618      	mov	r0, r3
 80003a6:	f000 fd9d 	bl	8000ee4 <HAL_RCC_OscConfig>
 80003aa:	4603      	mov	r3, r0
 80003ac:	2b00      	cmp	r3, #0
 80003ae:	d001      	beq.n	80003b4 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80003b0:	f000 f86e 	bl	8000490 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003b4:	230f      	movs	r3, #15
 80003b6:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80003b8:	2300      	movs	r3, #0
 80003ba:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003bc:	2300      	movs	r3, #0
 80003be:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80003c0:	2300      	movs	r3, #0
 80003c2:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80003c4:	2300      	movs	r3, #0
 80003c6:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80003c8:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80003cc:	2100      	movs	r1, #0
 80003ce:	4618      	mov	r0, r3
 80003d0:	f001 fc9e 	bl	8001d10 <HAL_RCC_ClockConfig>
 80003d4:	4603      	mov	r3, r0
 80003d6:	2b00      	cmp	r3, #0
 80003d8:	d001      	beq.n	80003de <SystemClock_Config+0x82>
  {
    Error_Handler();
 80003da:	f000 f859 	bl	8000490 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80003de:	2302      	movs	r3, #2
 80003e0:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80003e2:	2300      	movs	r3, #0
 80003e4:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80003e6:	1d3b      	adds	r3, r7, #4
 80003e8:	4618      	mov	r0, r3
 80003ea:	f001 fec7 	bl	800217c <HAL_RCCEx_PeriphCLKConfig>
 80003ee:	4603      	mov	r3, r0
 80003f0:	2b00      	cmp	r3, #0
 80003f2:	d001      	beq.n	80003f8 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80003f4:	f000 f84c 	bl	8000490 <Error_Handler>
  }
}
 80003f8:	bf00      	nop
 80003fa:	3798      	adds	r7, #152	; 0x98
 80003fc:	46bd      	mov	sp, r7
 80003fe:	bd80      	pop	{r7, pc}

08000400 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000400:	b580      	push	{r7, lr}
 8000402:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000404:	4b14      	ldr	r3, [pc, #80]	; (8000458 <MX_USART2_UART_Init+0x58>)
 8000406:	4a15      	ldr	r2, [pc, #84]	; (800045c <MX_USART2_UART_Init+0x5c>)
 8000408:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 800040a:	4b13      	ldr	r3, [pc, #76]	; (8000458 <MX_USART2_UART_Init+0x58>)
 800040c:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8000410:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000412:	4b11      	ldr	r3, [pc, #68]	; (8000458 <MX_USART2_UART_Init+0x58>)
 8000414:	2200      	movs	r2, #0
 8000416:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000418:	4b0f      	ldr	r3, [pc, #60]	; (8000458 <MX_USART2_UART_Init+0x58>)
 800041a:	2200      	movs	r2, #0
 800041c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800041e:	4b0e      	ldr	r3, [pc, #56]	; (8000458 <MX_USART2_UART_Init+0x58>)
 8000420:	2200      	movs	r2, #0
 8000422:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000424:	4b0c      	ldr	r3, [pc, #48]	; (8000458 <MX_USART2_UART_Init+0x58>)
 8000426:	220c      	movs	r2, #12
 8000428:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800042a:	4b0b      	ldr	r3, [pc, #44]	; (8000458 <MX_USART2_UART_Init+0x58>)
 800042c:	2200      	movs	r2, #0
 800042e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000430:	4b09      	ldr	r3, [pc, #36]	; (8000458 <MX_USART2_UART_Init+0x58>)
 8000432:	2200      	movs	r2, #0
 8000434:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000436:	4b08      	ldr	r3, [pc, #32]	; (8000458 <MX_USART2_UART_Init+0x58>)
 8000438:	2200      	movs	r2, #0
 800043a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800043c:	4b06      	ldr	r3, [pc, #24]	; (8000458 <MX_USART2_UART_Init+0x58>)
 800043e:	2200      	movs	r2, #0
 8000440:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000442:	4805      	ldr	r0, [pc, #20]	; (8000458 <MX_USART2_UART_Init+0x58>)
 8000444:	f002 f8b8 	bl	80025b8 <HAL_UART_Init>
 8000448:	4603      	mov	r3, r0
 800044a:	2b00      	cmp	r3, #0
 800044c:	d001      	beq.n	8000452 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800044e:	f000 f81f 	bl	8000490 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000452:	bf00      	nop
 8000454:	bd80      	pop	{r7, pc}
 8000456:	bf00      	nop
 8000458:	200001a4 	.word	0x200001a4
 800045c:	40004400 	.word	0x40004400

08000460 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000460:	b480      	push	{r7}
 8000462:	b083      	sub	sp, #12
 8000464:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000466:	4b09      	ldr	r3, [pc, #36]	; (800048c <MX_GPIO_Init+0x2c>)
 8000468:	695b      	ldr	r3, [r3, #20]
 800046a:	4a08      	ldr	r2, [pc, #32]	; (800048c <MX_GPIO_Init+0x2c>)
 800046c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000470:	6153      	str	r3, [r2, #20]
 8000472:	4b06      	ldr	r3, [pc, #24]	; (800048c <MX_GPIO_Init+0x2c>)
 8000474:	695b      	ldr	r3, [r3, #20]
 8000476:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800047a:	607b      	str	r3, [r7, #4]
 800047c:	687b      	ldr	r3, [r7, #4]

}
 800047e:	bf00      	nop
 8000480:	370c      	adds	r7, #12
 8000482:	46bd      	mov	sp, r7
 8000484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000488:	4770      	bx	lr
 800048a:	bf00      	nop
 800048c:	40021000 	.word	0x40021000

08000490 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000490:	b480      	push	{r7}
 8000492:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000494:	b672      	cpsid	i
}
 8000496:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000498:	e7fe      	b.n	8000498 <Error_Handler+0x8>
	...

0800049c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800049c:	b480      	push	{r7}
 800049e:	b083      	sub	sp, #12
 80004a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80004a2:	4b0f      	ldr	r3, [pc, #60]	; (80004e0 <HAL_MspInit+0x44>)
 80004a4:	699b      	ldr	r3, [r3, #24]
 80004a6:	4a0e      	ldr	r2, [pc, #56]	; (80004e0 <HAL_MspInit+0x44>)
 80004a8:	f043 0301 	orr.w	r3, r3, #1
 80004ac:	6193      	str	r3, [r2, #24]
 80004ae:	4b0c      	ldr	r3, [pc, #48]	; (80004e0 <HAL_MspInit+0x44>)
 80004b0:	699b      	ldr	r3, [r3, #24]
 80004b2:	f003 0301 	and.w	r3, r3, #1
 80004b6:	607b      	str	r3, [r7, #4]
 80004b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80004ba:	4b09      	ldr	r3, [pc, #36]	; (80004e0 <HAL_MspInit+0x44>)
 80004bc:	69db      	ldr	r3, [r3, #28]
 80004be:	4a08      	ldr	r2, [pc, #32]	; (80004e0 <HAL_MspInit+0x44>)
 80004c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80004c4:	61d3      	str	r3, [r2, #28]
 80004c6:	4b06      	ldr	r3, [pc, #24]	; (80004e0 <HAL_MspInit+0x44>)
 80004c8:	69db      	ldr	r3, [r3, #28]
 80004ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80004ce:	603b      	str	r3, [r7, #0]
 80004d0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004d2:	bf00      	nop
 80004d4:	370c      	adds	r7, #12
 80004d6:	46bd      	mov	sp, r7
 80004d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004dc:	4770      	bx	lr
 80004de:	bf00      	nop
 80004e0:	40021000 	.word	0x40021000

080004e4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80004e4:	b580      	push	{r7, lr}
 80004e6:	b08a      	sub	sp, #40	; 0x28
 80004e8:	af00      	add	r7, sp, #0
 80004ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004ec:	f107 0314 	add.w	r3, r7, #20
 80004f0:	2200      	movs	r2, #0
 80004f2:	601a      	str	r2, [r3, #0]
 80004f4:	605a      	str	r2, [r3, #4]
 80004f6:	609a      	str	r2, [r3, #8]
 80004f8:	60da      	str	r2, [r3, #12]
 80004fa:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80004fc:	687b      	ldr	r3, [r7, #4]
 80004fe:	681b      	ldr	r3, [r3, #0]
 8000500:	4a17      	ldr	r2, [pc, #92]	; (8000560 <HAL_UART_MspInit+0x7c>)
 8000502:	4293      	cmp	r3, r2
 8000504:	d128      	bne.n	8000558 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000506:	4b17      	ldr	r3, [pc, #92]	; (8000564 <HAL_UART_MspInit+0x80>)
 8000508:	69db      	ldr	r3, [r3, #28]
 800050a:	4a16      	ldr	r2, [pc, #88]	; (8000564 <HAL_UART_MspInit+0x80>)
 800050c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000510:	61d3      	str	r3, [r2, #28]
 8000512:	4b14      	ldr	r3, [pc, #80]	; (8000564 <HAL_UART_MspInit+0x80>)
 8000514:	69db      	ldr	r3, [r3, #28]
 8000516:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800051a:	613b      	str	r3, [r7, #16]
 800051c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800051e:	4b11      	ldr	r3, [pc, #68]	; (8000564 <HAL_UART_MspInit+0x80>)
 8000520:	695b      	ldr	r3, [r3, #20]
 8000522:	4a10      	ldr	r2, [pc, #64]	; (8000564 <HAL_UART_MspInit+0x80>)
 8000524:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000528:	6153      	str	r3, [r2, #20]
 800052a:	4b0e      	ldr	r3, [pc, #56]	; (8000564 <HAL_UART_MspInit+0x80>)
 800052c:	695b      	ldr	r3, [r3, #20]
 800052e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000532:	60fb      	str	r3, [r7, #12]
 8000534:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000536:	230c      	movs	r3, #12
 8000538:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800053a:	2302      	movs	r3, #2
 800053c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800053e:	2300      	movs	r3, #0
 8000540:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000542:	2303      	movs	r3, #3
 8000544:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000546:	2307      	movs	r3, #7
 8000548:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800054a:	f107 0314 	add.w	r3, r7, #20
 800054e:	4619      	mov	r1, r3
 8000550:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000554:	f000 fb3c 	bl	8000bd0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000558:	bf00      	nop
 800055a:	3728      	adds	r7, #40	; 0x28
 800055c:	46bd      	mov	sp, r7
 800055e:	bd80      	pop	{r7, pc}
 8000560:	40004400 	.word	0x40004400
 8000564:	40021000 	.word	0x40021000

08000568 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000568:	b480      	push	{r7}
 800056a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800056c:	e7fe      	b.n	800056c <NMI_Handler+0x4>

0800056e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800056e:	b480      	push	{r7}
 8000570:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000572:	e7fe      	b.n	8000572 <HardFault_Handler+0x4>

08000574 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000574:	b480      	push	{r7}
 8000576:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000578:	e7fe      	b.n	8000578 <MemManage_Handler+0x4>

0800057a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800057a:	b480      	push	{r7}
 800057c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800057e:	e7fe      	b.n	800057e <BusFault_Handler+0x4>

08000580 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000580:	b480      	push	{r7}
 8000582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000584:	e7fe      	b.n	8000584 <UsageFault_Handler+0x4>

08000586 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000586:	b480      	push	{r7}
 8000588:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800058a:	bf00      	nop
 800058c:	46bd      	mov	sp, r7
 800058e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000592:	4770      	bx	lr

08000594 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000594:	b480      	push	{r7}
 8000596:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000598:	bf00      	nop
 800059a:	46bd      	mov	sp, r7
 800059c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a0:	4770      	bx	lr

080005a2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80005a2:	b480      	push	{r7}
 80005a4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80005a6:	bf00      	nop
 80005a8:	46bd      	mov	sp, r7
 80005aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ae:	4770      	bx	lr

080005b0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80005b4:	f000 f8ba 	bl	800072c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80005b8:	bf00      	nop
 80005ba:	bd80      	pop	{r7, pc}

080005bc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b086      	sub	sp, #24
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80005c4:	4a14      	ldr	r2, [pc, #80]	; (8000618 <_sbrk+0x5c>)
 80005c6:	4b15      	ldr	r3, [pc, #84]	; (800061c <_sbrk+0x60>)
 80005c8:	1ad3      	subs	r3, r2, r3
 80005ca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80005cc:	697b      	ldr	r3, [r7, #20]
 80005ce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80005d0:	4b13      	ldr	r3, [pc, #76]	; (8000620 <_sbrk+0x64>)
 80005d2:	681b      	ldr	r3, [r3, #0]
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	d102      	bne.n	80005de <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80005d8:	4b11      	ldr	r3, [pc, #68]	; (8000620 <_sbrk+0x64>)
 80005da:	4a12      	ldr	r2, [pc, #72]	; (8000624 <_sbrk+0x68>)
 80005dc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80005de:	4b10      	ldr	r3, [pc, #64]	; (8000620 <_sbrk+0x64>)
 80005e0:	681a      	ldr	r2, [r3, #0]
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	4413      	add	r3, r2
 80005e6:	693a      	ldr	r2, [r7, #16]
 80005e8:	429a      	cmp	r2, r3
 80005ea:	d207      	bcs.n	80005fc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80005ec:	f002 fc04 	bl	8002df8 <__errno>
 80005f0:	4603      	mov	r3, r0
 80005f2:	220c      	movs	r2, #12
 80005f4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80005f6:	f04f 33ff 	mov.w	r3, #4294967295
 80005fa:	e009      	b.n	8000610 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80005fc:	4b08      	ldr	r3, [pc, #32]	; (8000620 <_sbrk+0x64>)
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000602:	4b07      	ldr	r3, [pc, #28]	; (8000620 <_sbrk+0x64>)
 8000604:	681a      	ldr	r2, [r3, #0]
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	4413      	add	r3, r2
 800060a:	4a05      	ldr	r2, [pc, #20]	; (8000620 <_sbrk+0x64>)
 800060c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800060e:	68fb      	ldr	r3, [r7, #12]
}
 8000610:	4618      	mov	r0, r3
 8000612:	3718      	adds	r7, #24
 8000614:	46bd      	mov	sp, r7
 8000616:	bd80      	pop	{r7, pc}
 8000618:	20010000 	.word	0x20010000
 800061c:	00000400 	.word	0x00000400
 8000620:	20000198 	.word	0x20000198
 8000624:	20000260 	.word	0x20000260

08000628 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000628:	b480      	push	{r7}
 800062a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800062c:	4b06      	ldr	r3, [pc, #24]	; (8000648 <SystemInit+0x20>)
 800062e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000632:	4a05      	ldr	r2, [pc, #20]	; (8000648 <SystemInit+0x20>)
 8000634:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000638:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800063c:	bf00      	nop
 800063e:	46bd      	mov	sp, r7
 8000640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000644:	4770      	bx	lr
 8000646:	bf00      	nop
 8000648:	e000ed00 	.word	0xe000ed00

0800064c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800064c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000684 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000650:	480d      	ldr	r0, [pc, #52]	; (8000688 <LoopForever+0x6>)
  ldr r1, =_edata
 8000652:	490e      	ldr	r1, [pc, #56]	; (800068c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000654:	4a0e      	ldr	r2, [pc, #56]	; (8000690 <LoopForever+0xe>)
  movs r3, #0
 8000656:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000658:	e002      	b.n	8000660 <LoopCopyDataInit>

0800065a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800065a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800065c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800065e:	3304      	adds	r3, #4

08000660 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000660:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000662:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000664:	d3f9      	bcc.n	800065a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000666:	4a0b      	ldr	r2, [pc, #44]	; (8000694 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000668:	4c0b      	ldr	r4, [pc, #44]	; (8000698 <LoopForever+0x16>)
  movs r3, #0
 800066a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800066c:	e001      	b.n	8000672 <LoopFillZerobss>

0800066e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800066e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000670:	3204      	adds	r2, #4

08000672 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000672:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000674:	d3fb      	bcc.n	800066e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000676:	f7ff ffd7 	bl	8000628 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800067a:	f002 fbc3 	bl	8002e04 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800067e:	f7ff fe2d 	bl	80002dc <main>

08000682 <LoopForever>:

LoopForever:
    b LoopForever
 8000682:	e7fe      	b.n	8000682 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000684:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000688:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800068c:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000690:	080037b0 	.word	0x080037b0
  ldr r2, =_sbss
 8000694:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000698:	20000260 	.word	0x20000260

0800069c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800069c:	e7fe      	b.n	800069c <ADC1_2_IRQHandler>
	...

080006a0 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80006a4:	4b08      	ldr	r3, [pc, #32]	; (80006c8 <HAL_Init+0x28>)
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	4a07      	ldr	r2, [pc, #28]	; (80006c8 <HAL_Init+0x28>)
 80006aa:	f043 0310 	orr.w	r3, r3, #16
 80006ae:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80006b0:	2003      	movs	r0, #3
 80006b2:	f000 f90d 	bl	80008d0 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80006b6:	2000      	movs	r0, #0
 80006b8:	f000 f808 	bl	80006cc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80006bc:	f7ff feee 	bl	800049c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80006c0:	2300      	movs	r3, #0
}
 80006c2:	4618      	mov	r0, r3
 80006c4:	bd80      	pop	{r7, pc}
 80006c6:	bf00      	nop
 80006c8:	40022000 	.word	0x40022000

080006cc <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b082      	sub	sp, #8
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80006d4:	4b12      	ldr	r3, [pc, #72]	; (8000720 <HAL_InitTick+0x54>)
 80006d6:	681a      	ldr	r2, [r3, #0]
 80006d8:	4b12      	ldr	r3, [pc, #72]	; (8000724 <HAL_InitTick+0x58>)
 80006da:	781b      	ldrb	r3, [r3, #0]
 80006dc:	4619      	mov	r1, r3
 80006de:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80006e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80006e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80006ea:	4618      	mov	r0, r3
 80006ec:	f000 f917 	bl	800091e <HAL_SYSTICK_Config>
 80006f0:	4603      	mov	r3, r0
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d001      	beq.n	80006fa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80006f6:	2301      	movs	r3, #1
 80006f8:	e00e      	b.n	8000718 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	2b0f      	cmp	r3, #15
 80006fe:	d80a      	bhi.n	8000716 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000700:	2200      	movs	r2, #0
 8000702:	6879      	ldr	r1, [r7, #4]
 8000704:	f04f 30ff 	mov.w	r0, #4294967295
 8000708:	f000 f8ed 	bl	80008e6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800070c:	4a06      	ldr	r2, [pc, #24]	; (8000728 <HAL_InitTick+0x5c>)
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000712:	2300      	movs	r3, #0
 8000714:	e000      	b.n	8000718 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000716:	2301      	movs	r3, #1
}
 8000718:	4618      	mov	r0, r3
 800071a:	3708      	adds	r7, #8
 800071c:	46bd      	mov	sp, r7
 800071e:	bd80      	pop	{r7, pc}
 8000720:	20000000 	.word	0x20000000
 8000724:	20000008 	.word	0x20000008
 8000728:	20000004 	.word	0x20000004

0800072c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800072c:	b480      	push	{r7}
 800072e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000730:	4b06      	ldr	r3, [pc, #24]	; (800074c <HAL_IncTick+0x20>)
 8000732:	781b      	ldrb	r3, [r3, #0]
 8000734:	461a      	mov	r2, r3
 8000736:	4b06      	ldr	r3, [pc, #24]	; (8000750 <HAL_IncTick+0x24>)
 8000738:	681b      	ldr	r3, [r3, #0]
 800073a:	4413      	add	r3, r2
 800073c:	4a04      	ldr	r2, [pc, #16]	; (8000750 <HAL_IncTick+0x24>)
 800073e:	6013      	str	r3, [r2, #0]
}
 8000740:	bf00      	nop
 8000742:	46bd      	mov	sp, r7
 8000744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000748:	4770      	bx	lr
 800074a:	bf00      	nop
 800074c:	20000008 	.word	0x20000008
 8000750:	20000228 	.word	0x20000228

08000754 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000754:	b480      	push	{r7}
 8000756:	af00      	add	r7, sp, #0
  return uwTick;  
 8000758:	4b03      	ldr	r3, [pc, #12]	; (8000768 <HAL_GetTick+0x14>)
 800075a:	681b      	ldr	r3, [r3, #0]
}
 800075c:	4618      	mov	r0, r3
 800075e:	46bd      	mov	sp, r7
 8000760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000764:	4770      	bx	lr
 8000766:	bf00      	nop
 8000768:	20000228 	.word	0x20000228

0800076c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800076c:	b480      	push	{r7}
 800076e:	b085      	sub	sp, #20
 8000770:	af00      	add	r7, sp, #0
 8000772:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	f003 0307 	and.w	r3, r3, #7
 800077a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800077c:	4b0c      	ldr	r3, [pc, #48]	; (80007b0 <__NVIC_SetPriorityGrouping+0x44>)
 800077e:	68db      	ldr	r3, [r3, #12]
 8000780:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000782:	68ba      	ldr	r2, [r7, #8]
 8000784:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000788:	4013      	ands	r3, r2
 800078a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800078c:	68fb      	ldr	r3, [r7, #12]
 800078e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000790:	68bb      	ldr	r3, [r7, #8]
 8000792:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000794:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000798:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800079c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800079e:	4a04      	ldr	r2, [pc, #16]	; (80007b0 <__NVIC_SetPriorityGrouping+0x44>)
 80007a0:	68bb      	ldr	r3, [r7, #8]
 80007a2:	60d3      	str	r3, [r2, #12]
}
 80007a4:	bf00      	nop
 80007a6:	3714      	adds	r7, #20
 80007a8:	46bd      	mov	sp, r7
 80007aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ae:	4770      	bx	lr
 80007b0:	e000ed00 	.word	0xe000ed00

080007b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80007b4:	b480      	push	{r7}
 80007b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80007b8:	4b04      	ldr	r3, [pc, #16]	; (80007cc <__NVIC_GetPriorityGrouping+0x18>)
 80007ba:	68db      	ldr	r3, [r3, #12]
 80007bc:	0a1b      	lsrs	r3, r3, #8
 80007be:	f003 0307 	and.w	r3, r3, #7
}
 80007c2:	4618      	mov	r0, r3
 80007c4:	46bd      	mov	sp, r7
 80007c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ca:	4770      	bx	lr
 80007cc:	e000ed00 	.word	0xe000ed00

080007d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80007d0:	b480      	push	{r7}
 80007d2:	b083      	sub	sp, #12
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	4603      	mov	r3, r0
 80007d8:	6039      	str	r1, [r7, #0]
 80007da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80007dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	db0a      	blt.n	80007fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007e4:	683b      	ldr	r3, [r7, #0]
 80007e6:	b2da      	uxtb	r2, r3
 80007e8:	490c      	ldr	r1, [pc, #48]	; (800081c <__NVIC_SetPriority+0x4c>)
 80007ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007ee:	0112      	lsls	r2, r2, #4
 80007f0:	b2d2      	uxtb	r2, r2
 80007f2:	440b      	add	r3, r1
 80007f4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80007f8:	e00a      	b.n	8000810 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007fa:	683b      	ldr	r3, [r7, #0]
 80007fc:	b2da      	uxtb	r2, r3
 80007fe:	4908      	ldr	r1, [pc, #32]	; (8000820 <__NVIC_SetPriority+0x50>)
 8000800:	79fb      	ldrb	r3, [r7, #7]
 8000802:	f003 030f 	and.w	r3, r3, #15
 8000806:	3b04      	subs	r3, #4
 8000808:	0112      	lsls	r2, r2, #4
 800080a:	b2d2      	uxtb	r2, r2
 800080c:	440b      	add	r3, r1
 800080e:	761a      	strb	r2, [r3, #24]
}
 8000810:	bf00      	nop
 8000812:	370c      	adds	r7, #12
 8000814:	46bd      	mov	sp, r7
 8000816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800081a:	4770      	bx	lr
 800081c:	e000e100 	.word	0xe000e100
 8000820:	e000ed00 	.word	0xe000ed00

08000824 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000824:	b480      	push	{r7}
 8000826:	b089      	sub	sp, #36	; 0x24
 8000828:	af00      	add	r7, sp, #0
 800082a:	60f8      	str	r0, [r7, #12]
 800082c:	60b9      	str	r1, [r7, #8]
 800082e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000830:	68fb      	ldr	r3, [r7, #12]
 8000832:	f003 0307 	and.w	r3, r3, #7
 8000836:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000838:	69fb      	ldr	r3, [r7, #28]
 800083a:	f1c3 0307 	rsb	r3, r3, #7
 800083e:	2b04      	cmp	r3, #4
 8000840:	bf28      	it	cs
 8000842:	2304      	movcs	r3, #4
 8000844:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000846:	69fb      	ldr	r3, [r7, #28]
 8000848:	3304      	adds	r3, #4
 800084a:	2b06      	cmp	r3, #6
 800084c:	d902      	bls.n	8000854 <NVIC_EncodePriority+0x30>
 800084e:	69fb      	ldr	r3, [r7, #28]
 8000850:	3b03      	subs	r3, #3
 8000852:	e000      	b.n	8000856 <NVIC_EncodePriority+0x32>
 8000854:	2300      	movs	r3, #0
 8000856:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000858:	f04f 32ff 	mov.w	r2, #4294967295
 800085c:	69bb      	ldr	r3, [r7, #24]
 800085e:	fa02 f303 	lsl.w	r3, r2, r3
 8000862:	43da      	mvns	r2, r3
 8000864:	68bb      	ldr	r3, [r7, #8]
 8000866:	401a      	ands	r2, r3
 8000868:	697b      	ldr	r3, [r7, #20]
 800086a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800086c:	f04f 31ff 	mov.w	r1, #4294967295
 8000870:	697b      	ldr	r3, [r7, #20]
 8000872:	fa01 f303 	lsl.w	r3, r1, r3
 8000876:	43d9      	mvns	r1, r3
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800087c:	4313      	orrs	r3, r2
         );
}
 800087e:	4618      	mov	r0, r3
 8000880:	3724      	adds	r7, #36	; 0x24
 8000882:	46bd      	mov	sp, r7
 8000884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000888:	4770      	bx	lr
	...

0800088c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	b082      	sub	sp, #8
 8000890:	af00      	add	r7, sp, #0
 8000892:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	3b01      	subs	r3, #1
 8000898:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800089c:	d301      	bcc.n	80008a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800089e:	2301      	movs	r3, #1
 80008a0:	e00f      	b.n	80008c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80008a2:	4a0a      	ldr	r2, [pc, #40]	; (80008cc <SysTick_Config+0x40>)
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	3b01      	subs	r3, #1
 80008a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80008aa:	210f      	movs	r1, #15
 80008ac:	f04f 30ff 	mov.w	r0, #4294967295
 80008b0:	f7ff ff8e 	bl	80007d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80008b4:	4b05      	ldr	r3, [pc, #20]	; (80008cc <SysTick_Config+0x40>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80008ba:	4b04      	ldr	r3, [pc, #16]	; (80008cc <SysTick_Config+0x40>)
 80008bc:	2207      	movs	r2, #7
 80008be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80008c0:	2300      	movs	r3, #0
}
 80008c2:	4618      	mov	r0, r3
 80008c4:	3708      	adds	r7, #8
 80008c6:	46bd      	mov	sp, r7
 80008c8:	bd80      	pop	{r7, pc}
 80008ca:	bf00      	nop
 80008cc:	e000e010 	.word	0xe000e010

080008d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b082      	sub	sp, #8
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80008d8:	6878      	ldr	r0, [r7, #4]
 80008da:	f7ff ff47 	bl	800076c <__NVIC_SetPriorityGrouping>
}
 80008de:	bf00      	nop
 80008e0:	3708      	adds	r7, #8
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bd80      	pop	{r7, pc}

080008e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80008e6:	b580      	push	{r7, lr}
 80008e8:	b086      	sub	sp, #24
 80008ea:	af00      	add	r7, sp, #0
 80008ec:	4603      	mov	r3, r0
 80008ee:	60b9      	str	r1, [r7, #8]
 80008f0:	607a      	str	r2, [r7, #4]
 80008f2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80008f4:	2300      	movs	r3, #0
 80008f6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80008f8:	f7ff ff5c 	bl	80007b4 <__NVIC_GetPriorityGrouping>
 80008fc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80008fe:	687a      	ldr	r2, [r7, #4]
 8000900:	68b9      	ldr	r1, [r7, #8]
 8000902:	6978      	ldr	r0, [r7, #20]
 8000904:	f7ff ff8e 	bl	8000824 <NVIC_EncodePriority>
 8000908:	4602      	mov	r2, r0
 800090a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800090e:	4611      	mov	r1, r2
 8000910:	4618      	mov	r0, r3
 8000912:	f7ff ff5d 	bl	80007d0 <__NVIC_SetPriority>
}
 8000916:	bf00      	nop
 8000918:	3718      	adds	r7, #24
 800091a:	46bd      	mov	sp, r7
 800091c:	bd80      	pop	{r7, pc}

0800091e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800091e:	b580      	push	{r7, lr}
 8000920:	b082      	sub	sp, #8
 8000922:	af00      	add	r7, sp, #0
 8000924:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000926:	6878      	ldr	r0, [r7, #4]
 8000928:	f7ff ffb0 	bl	800088c <SysTick_Config>
 800092c:	4603      	mov	r3, r0
}
 800092e:	4618      	mov	r0, r3
 8000930:	3708      	adds	r7, #8
 8000932:	46bd      	mov	sp, r7
 8000934:	bd80      	pop	{r7, pc}
	...

08000938 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8000938:	b480      	push	{r7}
 800093a:	b083      	sub	sp, #12
 800093c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800093e:	2300      	movs	r3, #0
 8000940:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8000942:	4b0d      	ldr	r3, [pc, #52]	; (8000978 <HAL_FLASH_Unlock+0x40>)
 8000944:	691b      	ldr	r3, [r3, #16]
 8000946:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800094a:	2b00      	cmp	r3, #0
 800094c:	d00d      	beq.n	800096a <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800094e:	4b0a      	ldr	r3, [pc, #40]	; (8000978 <HAL_FLASH_Unlock+0x40>)
 8000950:	4a0a      	ldr	r2, [pc, #40]	; (800097c <HAL_FLASH_Unlock+0x44>)
 8000952:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8000954:	4b08      	ldr	r3, [pc, #32]	; (8000978 <HAL_FLASH_Unlock+0x40>)
 8000956:	4a0a      	ldr	r2, [pc, #40]	; (8000980 <HAL_FLASH_Unlock+0x48>)
 8000958:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800095a:	4b07      	ldr	r3, [pc, #28]	; (8000978 <HAL_FLASH_Unlock+0x40>)
 800095c:	691b      	ldr	r3, [r3, #16]
 800095e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000962:	2b00      	cmp	r3, #0
 8000964:	d001      	beq.n	800096a <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8000966:	2301      	movs	r3, #1
 8000968:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 800096a:	79fb      	ldrb	r3, [r7, #7]
}
 800096c:	4618      	mov	r0, r3
 800096e:	370c      	adds	r7, #12
 8000970:	46bd      	mov	sp, r7
 8000972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000976:	4770      	bx	lr
 8000978:	40022000 	.word	0x40022000
 800097c:	45670123 	.word	0x45670123
 8000980:	cdef89ab 	.word	0xcdef89ab

08000984 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8000984:	b480      	push	{r7}
 8000986:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8000988:	4b05      	ldr	r3, [pc, #20]	; (80009a0 <HAL_FLASH_Lock+0x1c>)
 800098a:	691b      	ldr	r3, [r3, #16]
 800098c:	4a04      	ldr	r2, [pc, #16]	; (80009a0 <HAL_FLASH_Lock+0x1c>)
 800098e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000992:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8000994:	2300      	movs	r3, #0
}
 8000996:	4618      	mov	r0, r3
 8000998:	46bd      	mov	sp, r7
 800099a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800099e:	4770      	bx	lr
 80009a0:	40022000 	.word	0x40022000

080009a4 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b084      	sub	sp, #16
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 80009ac:	f7ff fed2 	bl	8000754 <HAL_GetTick>
 80009b0:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80009b2:	e010      	b.n	80009d6 <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80009ba:	d00c      	beq.n	80009d6 <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	2b00      	cmp	r3, #0
 80009c0:	d007      	beq.n	80009d2 <FLASH_WaitForLastOperation+0x2e>
 80009c2:	f7ff fec7 	bl	8000754 <HAL_GetTick>
 80009c6:	4602      	mov	r2, r0
 80009c8:	68fb      	ldr	r3, [r7, #12]
 80009ca:	1ad3      	subs	r3, r2, r3
 80009cc:	687a      	ldr	r2, [r7, #4]
 80009ce:	429a      	cmp	r2, r3
 80009d0:	d201      	bcs.n	80009d6 <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 80009d2:	2303      	movs	r3, #3
 80009d4:	e01f      	b.n	8000a16 <FLASH_WaitForLastOperation+0x72>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80009d6:	4b12      	ldr	r3, [pc, #72]	; (8000a20 <FLASH_WaitForLastOperation+0x7c>)
 80009d8:	68db      	ldr	r3, [r3, #12]
 80009da:	f003 0301 	and.w	r3, r3, #1
 80009de:	2b01      	cmp	r3, #1
 80009e0:	d0e8      	beq.n	80009b4 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 80009e2:	4b0f      	ldr	r3, [pc, #60]	; (8000a20 <FLASH_WaitForLastOperation+0x7c>)
 80009e4:	68db      	ldr	r3, [r3, #12]
 80009e6:	f003 0320 	and.w	r3, r3, #32
 80009ea:	2b20      	cmp	r3, #32
 80009ec:	d102      	bne.n	80009f4 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80009ee:	4b0c      	ldr	r3, [pc, #48]	; (8000a20 <FLASH_WaitForLastOperation+0x7c>)
 80009f0:	2220      	movs	r2, #32
 80009f2:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 80009f4:	4b0a      	ldr	r3, [pc, #40]	; (8000a20 <FLASH_WaitForLastOperation+0x7c>)
 80009f6:	68db      	ldr	r3, [r3, #12]
 80009f8:	f003 0310 	and.w	r3, r3, #16
 80009fc:	2b10      	cmp	r3, #16
 80009fe:	d005      	beq.n	8000a0c <FLASH_WaitForLastOperation+0x68>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8000a00:	4b07      	ldr	r3, [pc, #28]	; (8000a20 <FLASH_WaitForLastOperation+0x7c>)
 8000a02:	68db      	ldr	r3, [r3, #12]
 8000a04:	f003 0304 	and.w	r3, r3, #4
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8000a08:	2b04      	cmp	r3, #4
 8000a0a:	d103      	bne.n	8000a14 <FLASH_WaitForLastOperation+0x70>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8000a0c:	f000 f80a 	bl	8000a24 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8000a10:	2301      	movs	r3, #1
 8000a12:	e000      	b.n	8000a16 <FLASH_WaitForLastOperation+0x72>
  }

  /* There is no error flag set */
  return HAL_OK;
 8000a14:	2300      	movs	r3, #0
}
 8000a16:	4618      	mov	r0, r3
 8000a18:	3710      	adds	r7, #16
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bd80      	pop	{r7, pc}
 8000a1e:	bf00      	nop
 8000a20:	40022000 	.word	0x40022000

08000a24 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8000a24:	b480      	push	{r7}
 8000a26:	b083      	sub	sp, #12
 8000a28:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	607b      	str	r3, [r7, #4]
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8000a2e:	4b14      	ldr	r3, [pc, #80]	; (8000a80 <FLASH_SetErrorCode+0x5c>)
 8000a30:	68db      	ldr	r3, [r3, #12]
 8000a32:	f003 0310 	and.w	r3, r3, #16
 8000a36:	2b10      	cmp	r3, #16
 8000a38:	d109      	bne.n	8000a4e <FLASH_SetErrorCode+0x2a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8000a3a:	4b12      	ldr	r3, [pc, #72]	; (8000a84 <FLASH_SetErrorCode+0x60>)
 8000a3c:	69db      	ldr	r3, [r3, #28]
 8000a3e:	f043 0302 	orr.w	r3, r3, #2
 8000a42:	4a10      	ldr	r2, [pc, #64]	; (8000a84 <FLASH_SetErrorCode+0x60>)
 8000a44:	61d3      	str	r3, [r2, #28]
    flags |= FLASH_FLAG_WRPERR;
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	f043 0310 	orr.w	r3, r3, #16
 8000a4c:	607b      	str	r3, [r7, #4]
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8000a4e:	4b0c      	ldr	r3, [pc, #48]	; (8000a80 <FLASH_SetErrorCode+0x5c>)
 8000a50:	68db      	ldr	r3, [r3, #12]
 8000a52:	f003 0304 	and.w	r3, r3, #4
 8000a56:	2b04      	cmp	r3, #4
 8000a58:	d109      	bne.n	8000a6e <FLASH_SetErrorCode+0x4a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8000a5a:	4b0a      	ldr	r3, [pc, #40]	; (8000a84 <FLASH_SetErrorCode+0x60>)
 8000a5c:	69db      	ldr	r3, [r3, #28]
 8000a5e:	f043 0301 	orr.w	r3, r3, #1
 8000a62:	4a08      	ldr	r2, [pc, #32]	; (8000a84 <FLASH_SetErrorCode+0x60>)
 8000a64:	61d3      	str	r3, [r2, #28]
    flags |= FLASH_FLAG_PGERR;
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	f043 0304 	orr.w	r3, r3, #4
 8000a6c:	607b      	str	r3, [r7, #4]
  }
  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8000a6e:	4a04      	ldr	r2, [pc, #16]	; (8000a80 <FLASH_SetErrorCode+0x5c>)
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	60d3      	str	r3, [r2, #12]
}  
 8000a74:	bf00      	nop
 8000a76:	370c      	adds	r7, #12
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7e:	4770      	bx	lr
 8000a80:	40022000 	.word	0x40022000
 8000a84:	20000230 	.word	0x20000230

08000a88 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b084      	sub	sp, #16
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	6078      	str	r0, [r7, #4]
 8000a90:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8000a92:	2301      	movs	r3, #1
 8000a94:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 8000a96:	2300      	movs	r3, #0
 8000a98:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8000a9a:	4b2e      	ldr	r3, [pc, #184]	; (8000b54 <HAL_FLASHEx_Erase+0xcc>)
 8000a9c:	7e1b      	ldrb	r3, [r3, #24]
 8000a9e:	2b01      	cmp	r3, #1
 8000aa0:	d101      	bne.n	8000aa6 <HAL_FLASHEx_Erase+0x1e>
 8000aa2:	2302      	movs	r3, #2
 8000aa4:	e052      	b.n	8000b4c <HAL_FLASHEx_Erase+0xc4>
 8000aa6:	4b2b      	ldr	r3, [pc, #172]	; (8000b54 <HAL_FLASHEx_Erase+0xcc>)
 8000aa8:	2201      	movs	r2, #1
 8000aaa:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	2b01      	cmp	r3, #1
 8000ab2:	d115      	bne.n	8000ae0 <HAL_FLASHEx_Erase+0x58>
  {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8000ab4:	f24c 3050 	movw	r0, #50000	; 0xc350
 8000ab8:	f7ff ff74 	bl	80009a4 <FLASH_WaitForLastOperation>
 8000abc:	4603      	mov	r3, r0
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d140      	bne.n	8000b44 <HAL_FLASHEx_Erase+0xbc>
      {
        /*Mass erase to be done*/
        FLASH_MassErase();
 8000ac2:	f000 f84b 	bl	8000b5c <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8000ac6:	f24c 3050 	movw	r0, #50000	; 0xc350
 8000aca:	f7ff ff6b 	bl	80009a4 <FLASH_WaitForLastOperation>
 8000ace:	4603      	mov	r3, r0
 8000ad0:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8000ad2:	4b21      	ldr	r3, [pc, #132]	; (8000b58 <HAL_FLASHEx_Erase+0xd0>)
 8000ad4:	691b      	ldr	r3, [r3, #16]
 8000ad6:	4a20      	ldr	r2, [pc, #128]	; (8000b58 <HAL_FLASHEx_Erase+0xd0>)
 8000ad8:	f023 0304 	bic.w	r3, r3, #4
 8000adc:	6113      	str	r3, [r2, #16]
 8000ade:	e031      	b.n	8000b44 <HAL_FLASHEx_Erase+0xbc>
    assert_param(IS_FLASH_PROGRAM_ADDRESS(pEraseInit->PageAddress));
    assert_param(IS_FLASH_NB_PAGES(pEraseInit->PageAddress, pEraseInit->NbPages));
    
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8000ae0:	f24c 3050 	movw	r0, #50000	; 0xc350
 8000ae4:	f7ff ff5e 	bl	80009a4 <FLASH_WaitForLastOperation>
 8000ae8:	4603      	mov	r3, r0
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d12a      	bne.n	8000b44 <HAL_FLASHEx_Erase+0xbc>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 8000aee:	683b      	ldr	r3, [r7, #0]
 8000af0:	f04f 32ff 	mov.w	r2, #4294967295
 8000af4:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	685b      	ldr	r3, [r3, #4]
 8000afa:	60bb      	str	r3, [r7, #8]
 8000afc:	e019      	b.n	8000b32 <HAL_FLASHEx_Erase+0xaa>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 8000afe:	68b8      	ldr	r0, [r7, #8]
 8000b00:	f000 f846 	bl	8000b90 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8000b04:	f24c 3050 	movw	r0, #50000	; 0xc350
 8000b08:	f7ff ff4c 	bl	80009a4 <FLASH_WaitForLastOperation>
 8000b0c:	4603      	mov	r3, r0
 8000b0e:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8000b10:	4b11      	ldr	r3, [pc, #68]	; (8000b58 <HAL_FLASHEx_Erase+0xd0>)
 8000b12:	691b      	ldr	r3, [r3, #16]
 8000b14:	4a10      	ldr	r2, [pc, #64]	; (8000b58 <HAL_FLASHEx_Erase+0xd0>)
 8000b16:	f023 0302 	bic.w	r3, r3, #2
 8000b1a:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 8000b1c:	7bfb      	ldrb	r3, [r7, #15]
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	d003      	beq.n	8000b2a <HAL_FLASHEx_Erase+0xa2>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 8000b22:	683b      	ldr	r3, [r7, #0]
 8000b24:	68ba      	ldr	r2, [r7, #8]
 8000b26:	601a      	str	r2, [r3, #0]
            break;
 8000b28:	e00c      	b.n	8000b44 <HAL_FLASHEx_Erase+0xbc>
            address += FLASH_PAGE_SIZE)
 8000b2a:	68bb      	ldr	r3, [r7, #8]
 8000b2c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8000b30:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	689b      	ldr	r3, [r3, #8]
 8000b36:	02da      	lsls	r2, r3, #11
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	685b      	ldr	r3, [r3, #4]
 8000b3c:	4413      	add	r3, r2
        for(address = pEraseInit->PageAddress;
 8000b3e:	68ba      	ldr	r2, [r7, #8]
 8000b40:	429a      	cmp	r2, r3
 8000b42:	d3dc      	bcc.n	8000afe <HAL_FLASHEx_Erase+0x76>
        }
      }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8000b44:	4b03      	ldr	r3, [pc, #12]	; (8000b54 <HAL_FLASHEx_Erase+0xcc>)
 8000b46:	2200      	movs	r2, #0
 8000b48:	761a      	strb	r2, [r3, #24]

  return status;
 8000b4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b4c:	4618      	mov	r0, r3
 8000b4e:	3710      	adds	r7, #16
 8000b50:	46bd      	mov	sp, r7
 8000b52:	bd80      	pop	{r7, pc}
 8000b54:	20000230 	.word	0x20000230
 8000b58:	40022000 	.word	0x40022000

08000b5c <FLASH_MassErase>:
  * @brief  Full erase of FLASH memory Bank 
  *
  * @retval None
  */
static void FLASH_MassErase(void)
{
 8000b5c:	b480      	push	{r7}
 8000b5e:	af00      	add	r7, sp, #0
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8000b60:	4b09      	ldr	r3, [pc, #36]	; (8000b88 <FLASH_MassErase+0x2c>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	61da      	str	r2, [r3, #28]

    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8000b66:	4b09      	ldr	r3, [pc, #36]	; (8000b8c <FLASH_MassErase+0x30>)
 8000b68:	691b      	ldr	r3, [r3, #16]
 8000b6a:	4a08      	ldr	r2, [pc, #32]	; (8000b8c <FLASH_MassErase+0x30>)
 8000b6c:	f043 0304 	orr.w	r3, r3, #4
 8000b70:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8000b72:	4b06      	ldr	r3, [pc, #24]	; (8000b8c <FLASH_MassErase+0x30>)
 8000b74:	691b      	ldr	r3, [r3, #16]
 8000b76:	4a05      	ldr	r2, [pc, #20]	; (8000b8c <FLASH_MassErase+0x30>)
 8000b78:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000b7c:	6113      	str	r3, [r2, #16]
}
 8000b7e:	bf00      	nop
 8000b80:	46bd      	mov	sp, r7
 8000b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b86:	4770      	bx	lr
 8000b88:	20000230 	.word	0x20000230
 8000b8c:	40022000 	.word	0x40022000

08000b90 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8000b90:	b480      	push	{r7}
 8000b92:	b083      	sub	sp, #12
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8000b98:	4b0b      	ldr	r3, [pc, #44]	; (8000bc8 <FLASH_PageErase+0x38>)
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	61da      	str	r2, [r3, #28]

    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8000b9e:	4b0b      	ldr	r3, [pc, #44]	; (8000bcc <FLASH_PageErase+0x3c>)
 8000ba0:	691b      	ldr	r3, [r3, #16]
 8000ba2:	4a0a      	ldr	r2, [pc, #40]	; (8000bcc <FLASH_PageErase+0x3c>)
 8000ba4:	f043 0302 	orr.w	r3, r3, #2
 8000ba8:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8000baa:	4a08      	ldr	r2, [pc, #32]	; (8000bcc <FLASH_PageErase+0x3c>)
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8000bb0:	4b06      	ldr	r3, [pc, #24]	; (8000bcc <FLASH_PageErase+0x3c>)
 8000bb2:	691b      	ldr	r3, [r3, #16]
 8000bb4:	4a05      	ldr	r2, [pc, #20]	; (8000bcc <FLASH_PageErase+0x3c>)
 8000bb6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000bba:	6113      	str	r3, [r2, #16]
}
 8000bbc:	bf00      	nop
 8000bbe:	370c      	adds	r7, #12
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc6:	4770      	bx	lr
 8000bc8:	20000230 	.word	0x20000230
 8000bcc:	40022000 	.word	0x40022000

08000bd0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000bd0:	b480      	push	{r7}
 8000bd2:	b087      	sub	sp, #28
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	6078      	str	r0, [r7, #4]
 8000bd8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000bda:	2300      	movs	r3, #0
 8000bdc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000bde:	e160      	b.n	8000ea2 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000be0:	683b      	ldr	r3, [r7, #0]
 8000be2:	681a      	ldr	r2, [r3, #0]
 8000be4:	2101      	movs	r1, #1
 8000be6:	697b      	ldr	r3, [r7, #20]
 8000be8:	fa01 f303 	lsl.w	r3, r1, r3
 8000bec:	4013      	ands	r3, r2
 8000bee:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000bf0:	68fb      	ldr	r3, [r7, #12]
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	f000 8152 	beq.w	8000e9c <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000bf8:	683b      	ldr	r3, [r7, #0]
 8000bfa:	685b      	ldr	r3, [r3, #4]
 8000bfc:	2b01      	cmp	r3, #1
 8000bfe:	d00b      	beq.n	8000c18 <HAL_GPIO_Init+0x48>
 8000c00:	683b      	ldr	r3, [r7, #0]
 8000c02:	685b      	ldr	r3, [r3, #4]
 8000c04:	2b02      	cmp	r3, #2
 8000c06:	d007      	beq.n	8000c18 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000c08:	683b      	ldr	r3, [r7, #0]
 8000c0a:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000c0c:	2b11      	cmp	r3, #17
 8000c0e:	d003      	beq.n	8000c18 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000c10:	683b      	ldr	r3, [r7, #0]
 8000c12:	685b      	ldr	r3, [r3, #4]
 8000c14:	2b12      	cmp	r3, #18
 8000c16:	d130      	bne.n	8000c7a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	689b      	ldr	r3, [r3, #8]
 8000c1c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000c1e:	697b      	ldr	r3, [r7, #20]
 8000c20:	005b      	lsls	r3, r3, #1
 8000c22:	2203      	movs	r2, #3
 8000c24:	fa02 f303 	lsl.w	r3, r2, r3
 8000c28:	43db      	mvns	r3, r3
 8000c2a:	693a      	ldr	r2, [r7, #16]
 8000c2c:	4013      	ands	r3, r2
 8000c2e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000c30:	683b      	ldr	r3, [r7, #0]
 8000c32:	68da      	ldr	r2, [r3, #12]
 8000c34:	697b      	ldr	r3, [r7, #20]
 8000c36:	005b      	lsls	r3, r3, #1
 8000c38:	fa02 f303 	lsl.w	r3, r2, r3
 8000c3c:	693a      	ldr	r2, [r7, #16]
 8000c3e:	4313      	orrs	r3, r2
 8000c40:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	693a      	ldr	r2, [r7, #16]
 8000c46:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	685b      	ldr	r3, [r3, #4]
 8000c4c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000c4e:	2201      	movs	r2, #1
 8000c50:	697b      	ldr	r3, [r7, #20]
 8000c52:	fa02 f303 	lsl.w	r3, r2, r3
 8000c56:	43db      	mvns	r3, r3
 8000c58:	693a      	ldr	r2, [r7, #16]
 8000c5a:	4013      	ands	r3, r2
 8000c5c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000c5e:	683b      	ldr	r3, [r7, #0]
 8000c60:	685b      	ldr	r3, [r3, #4]
 8000c62:	091b      	lsrs	r3, r3, #4
 8000c64:	f003 0201 	and.w	r2, r3, #1
 8000c68:	697b      	ldr	r3, [r7, #20]
 8000c6a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c6e:	693a      	ldr	r2, [r7, #16]
 8000c70:	4313      	orrs	r3, r2
 8000c72:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	693a      	ldr	r2, [r7, #16]
 8000c78:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	68db      	ldr	r3, [r3, #12]
 8000c7e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000c80:	697b      	ldr	r3, [r7, #20]
 8000c82:	005b      	lsls	r3, r3, #1
 8000c84:	2203      	movs	r2, #3
 8000c86:	fa02 f303 	lsl.w	r3, r2, r3
 8000c8a:	43db      	mvns	r3, r3
 8000c8c:	693a      	ldr	r2, [r7, #16]
 8000c8e:	4013      	ands	r3, r2
 8000c90:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000c92:	683b      	ldr	r3, [r7, #0]
 8000c94:	689a      	ldr	r2, [r3, #8]
 8000c96:	697b      	ldr	r3, [r7, #20]
 8000c98:	005b      	lsls	r3, r3, #1
 8000c9a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c9e:	693a      	ldr	r2, [r7, #16]
 8000ca0:	4313      	orrs	r3, r2
 8000ca2:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	693a      	ldr	r2, [r7, #16]
 8000ca8:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000caa:	683b      	ldr	r3, [r7, #0]
 8000cac:	685b      	ldr	r3, [r3, #4]
 8000cae:	2b02      	cmp	r3, #2
 8000cb0:	d003      	beq.n	8000cba <HAL_GPIO_Init+0xea>
 8000cb2:	683b      	ldr	r3, [r7, #0]
 8000cb4:	685b      	ldr	r3, [r3, #4]
 8000cb6:	2b12      	cmp	r3, #18
 8000cb8:	d123      	bne.n	8000d02 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000cba:	697b      	ldr	r3, [r7, #20]
 8000cbc:	08da      	lsrs	r2, r3, #3
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	3208      	adds	r2, #8
 8000cc2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000cc6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000cc8:	697b      	ldr	r3, [r7, #20]
 8000cca:	f003 0307 	and.w	r3, r3, #7
 8000cce:	009b      	lsls	r3, r3, #2
 8000cd0:	220f      	movs	r2, #15
 8000cd2:	fa02 f303 	lsl.w	r3, r2, r3
 8000cd6:	43db      	mvns	r3, r3
 8000cd8:	693a      	ldr	r2, [r7, #16]
 8000cda:	4013      	ands	r3, r2
 8000cdc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000cde:	683b      	ldr	r3, [r7, #0]
 8000ce0:	691a      	ldr	r2, [r3, #16]
 8000ce2:	697b      	ldr	r3, [r7, #20]
 8000ce4:	f003 0307 	and.w	r3, r3, #7
 8000ce8:	009b      	lsls	r3, r3, #2
 8000cea:	fa02 f303 	lsl.w	r3, r2, r3
 8000cee:	693a      	ldr	r2, [r7, #16]
 8000cf0:	4313      	orrs	r3, r2
 8000cf2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000cf4:	697b      	ldr	r3, [r7, #20]
 8000cf6:	08da      	lsrs	r2, r3, #3
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	3208      	adds	r2, #8
 8000cfc:	6939      	ldr	r1, [r7, #16]
 8000cfe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000d08:	697b      	ldr	r3, [r7, #20]
 8000d0a:	005b      	lsls	r3, r3, #1
 8000d0c:	2203      	movs	r2, #3
 8000d0e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d12:	43db      	mvns	r3, r3
 8000d14:	693a      	ldr	r2, [r7, #16]
 8000d16:	4013      	ands	r3, r2
 8000d18:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000d1a:	683b      	ldr	r3, [r7, #0]
 8000d1c:	685b      	ldr	r3, [r3, #4]
 8000d1e:	f003 0203 	and.w	r2, r3, #3
 8000d22:	697b      	ldr	r3, [r7, #20]
 8000d24:	005b      	lsls	r3, r3, #1
 8000d26:	fa02 f303 	lsl.w	r3, r2, r3
 8000d2a:	693a      	ldr	r2, [r7, #16]
 8000d2c:	4313      	orrs	r3, r2
 8000d2e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	693a      	ldr	r2, [r7, #16]
 8000d34:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000d36:	683b      	ldr	r3, [r7, #0]
 8000d38:	685b      	ldr	r3, [r3, #4]
 8000d3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	f000 80ac 	beq.w	8000e9c <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d44:	4b5e      	ldr	r3, [pc, #376]	; (8000ec0 <HAL_GPIO_Init+0x2f0>)
 8000d46:	699b      	ldr	r3, [r3, #24]
 8000d48:	4a5d      	ldr	r2, [pc, #372]	; (8000ec0 <HAL_GPIO_Init+0x2f0>)
 8000d4a:	f043 0301 	orr.w	r3, r3, #1
 8000d4e:	6193      	str	r3, [r2, #24]
 8000d50:	4b5b      	ldr	r3, [pc, #364]	; (8000ec0 <HAL_GPIO_Init+0x2f0>)
 8000d52:	699b      	ldr	r3, [r3, #24]
 8000d54:	f003 0301 	and.w	r3, r3, #1
 8000d58:	60bb      	str	r3, [r7, #8]
 8000d5a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000d5c:	4a59      	ldr	r2, [pc, #356]	; (8000ec4 <HAL_GPIO_Init+0x2f4>)
 8000d5e:	697b      	ldr	r3, [r7, #20]
 8000d60:	089b      	lsrs	r3, r3, #2
 8000d62:	3302      	adds	r3, #2
 8000d64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d68:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000d6a:	697b      	ldr	r3, [r7, #20]
 8000d6c:	f003 0303 	and.w	r3, r3, #3
 8000d70:	009b      	lsls	r3, r3, #2
 8000d72:	220f      	movs	r2, #15
 8000d74:	fa02 f303 	lsl.w	r3, r2, r3
 8000d78:	43db      	mvns	r3, r3
 8000d7a:	693a      	ldr	r2, [r7, #16]
 8000d7c:	4013      	ands	r3, r2
 8000d7e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000d86:	d025      	beq.n	8000dd4 <HAL_GPIO_Init+0x204>
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	4a4f      	ldr	r2, [pc, #316]	; (8000ec8 <HAL_GPIO_Init+0x2f8>)
 8000d8c:	4293      	cmp	r3, r2
 8000d8e:	d01f      	beq.n	8000dd0 <HAL_GPIO_Init+0x200>
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	4a4e      	ldr	r2, [pc, #312]	; (8000ecc <HAL_GPIO_Init+0x2fc>)
 8000d94:	4293      	cmp	r3, r2
 8000d96:	d019      	beq.n	8000dcc <HAL_GPIO_Init+0x1fc>
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	4a4d      	ldr	r2, [pc, #308]	; (8000ed0 <HAL_GPIO_Init+0x300>)
 8000d9c:	4293      	cmp	r3, r2
 8000d9e:	d013      	beq.n	8000dc8 <HAL_GPIO_Init+0x1f8>
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	4a4c      	ldr	r2, [pc, #304]	; (8000ed4 <HAL_GPIO_Init+0x304>)
 8000da4:	4293      	cmp	r3, r2
 8000da6:	d00d      	beq.n	8000dc4 <HAL_GPIO_Init+0x1f4>
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	4a4b      	ldr	r2, [pc, #300]	; (8000ed8 <HAL_GPIO_Init+0x308>)
 8000dac:	4293      	cmp	r3, r2
 8000dae:	d007      	beq.n	8000dc0 <HAL_GPIO_Init+0x1f0>
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	4a4a      	ldr	r2, [pc, #296]	; (8000edc <HAL_GPIO_Init+0x30c>)
 8000db4:	4293      	cmp	r3, r2
 8000db6:	d101      	bne.n	8000dbc <HAL_GPIO_Init+0x1ec>
 8000db8:	2306      	movs	r3, #6
 8000dba:	e00c      	b.n	8000dd6 <HAL_GPIO_Init+0x206>
 8000dbc:	2307      	movs	r3, #7
 8000dbe:	e00a      	b.n	8000dd6 <HAL_GPIO_Init+0x206>
 8000dc0:	2305      	movs	r3, #5
 8000dc2:	e008      	b.n	8000dd6 <HAL_GPIO_Init+0x206>
 8000dc4:	2304      	movs	r3, #4
 8000dc6:	e006      	b.n	8000dd6 <HAL_GPIO_Init+0x206>
 8000dc8:	2303      	movs	r3, #3
 8000dca:	e004      	b.n	8000dd6 <HAL_GPIO_Init+0x206>
 8000dcc:	2302      	movs	r3, #2
 8000dce:	e002      	b.n	8000dd6 <HAL_GPIO_Init+0x206>
 8000dd0:	2301      	movs	r3, #1
 8000dd2:	e000      	b.n	8000dd6 <HAL_GPIO_Init+0x206>
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	697a      	ldr	r2, [r7, #20]
 8000dd8:	f002 0203 	and.w	r2, r2, #3
 8000ddc:	0092      	lsls	r2, r2, #2
 8000dde:	4093      	lsls	r3, r2
 8000de0:	693a      	ldr	r2, [r7, #16]
 8000de2:	4313      	orrs	r3, r2
 8000de4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000de6:	4937      	ldr	r1, [pc, #220]	; (8000ec4 <HAL_GPIO_Init+0x2f4>)
 8000de8:	697b      	ldr	r3, [r7, #20]
 8000dea:	089b      	lsrs	r3, r3, #2
 8000dec:	3302      	adds	r3, #2
 8000dee:	693a      	ldr	r2, [r7, #16]
 8000df0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000df4:	4b3a      	ldr	r3, [pc, #232]	; (8000ee0 <HAL_GPIO_Init+0x310>)
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000dfa:	68fb      	ldr	r3, [r7, #12]
 8000dfc:	43db      	mvns	r3, r3
 8000dfe:	693a      	ldr	r2, [r7, #16]
 8000e00:	4013      	ands	r3, r2
 8000e02:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000e04:	683b      	ldr	r3, [r7, #0]
 8000e06:	685b      	ldr	r3, [r3, #4]
 8000e08:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d003      	beq.n	8000e18 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8000e10:	693a      	ldr	r2, [r7, #16]
 8000e12:	68fb      	ldr	r3, [r7, #12]
 8000e14:	4313      	orrs	r3, r2
 8000e16:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000e18:	4a31      	ldr	r2, [pc, #196]	; (8000ee0 <HAL_GPIO_Init+0x310>)
 8000e1a:	693b      	ldr	r3, [r7, #16]
 8000e1c:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000e1e:	4b30      	ldr	r3, [pc, #192]	; (8000ee0 <HAL_GPIO_Init+0x310>)
 8000e20:	685b      	ldr	r3, [r3, #4]
 8000e22:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e24:	68fb      	ldr	r3, [r7, #12]
 8000e26:	43db      	mvns	r3, r3
 8000e28:	693a      	ldr	r2, [r7, #16]
 8000e2a:	4013      	ands	r3, r2
 8000e2c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000e2e:	683b      	ldr	r3, [r7, #0]
 8000e30:	685b      	ldr	r3, [r3, #4]
 8000e32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d003      	beq.n	8000e42 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8000e3a:	693a      	ldr	r2, [r7, #16]
 8000e3c:	68fb      	ldr	r3, [r7, #12]
 8000e3e:	4313      	orrs	r3, r2
 8000e40:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000e42:	4a27      	ldr	r2, [pc, #156]	; (8000ee0 <HAL_GPIO_Init+0x310>)
 8000e44:	693b      	ldr	r3, [r7, #16]
 8000e46:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000e48:	4b25      	ldr	r3, [pc, #148]	; (8000ee0 <HAL_GPIO_Init+0x310>)
 8000e4a:	689b      	ldr	r3, [r3, #8]
 8000e4c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e4e:	68fb      	ldr	r3, [r7, #12]
 8000e50:	43db      	mvns	r3, r3
 8000e52:	693a      	ldr	r2, [r7, #16]
 8000e54:	4013      	ands	r3, r2
 8000e56:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000e58:	683b      	ldr	r3, [r7, #0]
 8000e5a:	685b      	ldr	r3, [r3, #4]
 8000e5c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d003      	beq.n	8000e6c <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8000e64:	693a      	ldr	r2, [r7, #16]
 8000e66:	68fb      	ldr	r3, [r7, #12]
 8000e68:	4313      	orrs	r3, r2
 8000e6a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000e6c:	4a1c      	ldr	r2, [pc, #112]	; (8000ee0 <HAL_GPIO_Init+0x310>)
 8000e6e:	693b      	ldr	r3, [r7, #16]
 8000e70:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000e72:	4b1b      	ldr	r3, [pc, #108]	; (8000ee0 <HAL_GPIO_Init+0x310>)
 8000e74:	68db      	ldr	r3, [r3, #12]
 8000e76:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e78:	68fb      	ldr	r3, [r7, #12]
 8000e7a:	43db      	mvns	r3, r3
 8000e7c:	693a      	ldr	r2, [r7, #16]
 8000e7e:	4013      	ands	r3, r2
 8000e80:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000e82:	683b      	ldr	r3, [r7, #0]
 8000e84:	685b      	ldr	r3, [r3, #4]
 8000e86:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d003      	beq.n	8000e96 <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8000e8e:	693a      	ldr	r2, [r7, #16]
 8000e90:	68fb      	ldr	r3, [r7, #12]
 8000e92:	4313      	orrs	r3, r2
 8000e94:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000e96:	4a12      	ldr	r2, [pc, #72]	; (8000ee0 <HAL_GPIO_Init+0x310>)
 8000e98:	693b      	ldr	r3, [r7, #16]
 8000e9a:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8000e9c:	697b      	ldr	r3, [r7, #20]
 8000e9e:	3301      	adds	r3, #1
 8000ea0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ea2:	683b      	ldr	r3, [r7, #0]
 8000ea4:	681a      	ldr	r2, [r3, #0]
 8000ea6:	697b      	ldr	r3, [r7, #20]
 8000ea8:	fa22 f303 	lsr.w	r3, r2, r3
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	f47f ae97 	bne.w	8000be0 <HAL_GPIO_Init+0x10>
  }
}
 8000eb2:	bf00      	nop
 8000eb4:	bf00      	nop
 8000eb6:	371c      	adds	r7, #28
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ebe:	4770      	bx	lr
 8000ec0:	40021000 	.word	0x40021000
 8000ec4:	40010000 	.word	0x40010000
 8000ec8:	48000400 	.word	0x48000400
 8000ecc:	48000800 	.word	0x48000800
 8000ed0:	48000c00 	.word	0x48000c00
 8000ed4:	48001000 	.word	0x48001000
 8000ed8:	48001400 	.word	0x48001400
 8000edc:	48001800 	.word	0x48001800
 8000ee0:	40010400 	.word	0x40010400

08000ee4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8000eea:	af00      	add	r7, sp, #0
 8000eec:	1d3b      	adds	r3, r7, #4
 8000eee:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000ef0:	1d3b      	adds	r3, r7, #4
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d102      	bne.n	8000efe <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8000ef8:	2301      	movs	r3, #1
 8000efa:	f000 bf01 	b.w	8001d00 <HAL_RCC_OscConfig+0xe1c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000efe:	1d3b      	adds	r3, r7, #4
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	f003 0301 	and.w	r3, r3, #1
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	f000 8160 	beq.w	80011ce <HAL_RCC_OscConfig+0x2ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000f0e:	4bae      	ldr	r3, [pc, #696]	; (80011c8 <HAL_RCC_OscConfig+0x2e4>)
 8000f10:	685b      	ldr	r3, [r3, #4]
 8000f12:	f003 030c 	and.w	r3, r3, #12
 8000f16:	2b04      	cmp	r3, #4
 8000f18:	d00c      	beq.n	8000f34 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000f1a:	4bab      	ldr	r3, [pc, #684]	; (80011c8 <HAL_RCC_OscConfig+0x2e4>)
 8000f1c:	685b      	ldr	r3, [r3, #4]
 8000f1e:	f003 030c 	and.w	r3, r3, #12
 8000f22:	2b08      	cmp	r3, #8
 8000f24:	d159      	bne.n	8000fda <HAL_RCC_OscConfig+0xf6>
 8000f26:	4ba8      	ldr	r3, [pc, #672]	; (80011c8 <HAL_RCC_OscConfig+0x2e4>)
 8000f28:	685b      	ldr	r3, [r3, #4]
 8000f2a:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8000f2e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000f32:	d152      	bne.n	8000fda <HAL_RCC_OscConfig+0xf6>
 8000f34:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000f38:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f3c:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8000f40:	fa93 f3a3 	rbit	r3, r3
 8000f44:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000f48:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f4c:	fab3 f383 	clz	r3, r3
 8000f50:	b2db      	uxtb	r3, r3
 8000f52:	095b      	lsrs	r3, r3, #5
 8000f54:	b2db      	uxtb	r3, r3
 8000f56:	f043 0301 	orr.w	r3, r3, #1
 8000f5a:	b2db      	uxtb	r3, r3
 8000f5c:	2b01      	cmp	r3, #1
 8000f5e:	d102      	bne.n	8000f66 <HAL_RCC_OscConfig+0x82>
 8000f60:	4b99      	ldr	r3, [pc, #612]	; (80011c8 <HAL_RCC_OscConfig+0x2e4>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	e015      	b.n	8000f92 <HAL_RCC_OscConfig+0xae>
 8000f66:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000f6a:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f6e:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8000f72:	fa93 f3a3 	rbit	r3, r3
 8000f76:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8000f7a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000f7e:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8000f82:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8000f86:	fa93 f3a3 	rbit	r3, r3
 8000f8a:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8000f8e:	4b8e      	ldr	r3, [pc, #568]	; (80011c8 <HAL_RCC_OscConfig+0x2e4>)
 8000f90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f92:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000f96:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8000f9a:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8000f9e:	fa92 f2a2 	rbit	r2, r2
 8000fa2:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 8000fa6:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8000faa:	fab2 f282 	clz	r2, r2
 8000fae:	b2d2      	uxtb	r2, r2
 8000fb0:	f042 0220 	orr.w	r2, r2, #32
 8000fb4:	b2d2      	uxtb	r2, r2
 8000fb6:	f002 021f 	and.w	r2, r2, #31
 8000fba:	2101      	movs	r1, #1
 8000fbc:	fa01 f202 	lsl.w	r2, r1, r2
 8000fc0:	4013      	ands	r3, r2
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	f000 8102 	beq.w	80011cc <HAL_RCC_OscConfig+0x2e8>
 8000fc8:	1d3b      	adds	r3, r7, #4
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	685b      	ldr	r3, [r3, #4]
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	f040 80fc 	bne.w	80011cc <HAL_RCC_OscConfig+0x2e8>
      {
        return HAL_ERROR;
 8000fd4:	2301      	movs	r3, #1
 8000fd6:	f000 be93 	b.w	8001d00 <HAL_RCC_OscConfig+0xe1c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000fda:	1d3b      	adds	r3, r7, #4
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	685b      	ldr	r3, [r3, #4]
 8000fe0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000fe4:	d106      	bne.n	8000ff4 <HAL_RCC_OscConfig+0x110>
 8000fe6:	4b78      	ldr	r3, [pc, #480]	; (80011c8 <HAL_RCC_OscConfig+0x2e4>)
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	4a77      	ldr	r2, [pc, #476]	; (80011c8 <HAL_RCC_OscConfig+0x2e4>)
 8000fec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000ff0:	6013      	str	r3, [r2, #0]
 8000ff2:	e030      	b.n	8001056 <HAL_RCC_OscConfig+0x172>
 8000ff4:	1d3b      	adds	r3, r7, #4
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	685b      	ldr	r3, [r3, #4]
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d10c      	bne.n	8001018 <HAL_RCC_OscConfig+0x134>
 8000ffe:	4b72      	ldr	r3, [pc, #456]	; (80011c8 <HAL_RCC_OscConfig+0x2e4>)
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	4a71      	ldr	r2, [pc, #452]	; (80011c8 <HAL_RCC_OscConfig+0x2e4>)
 8001004:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001008:	6013      	str	r3, [r2, #0]
 800100a:	4b6f      	ldr	r3, [pc, #444]	; (80011c8 <HAL_RCC_OscConfig+0x2e4>)
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	4a6e      	ldr	r2, [pc, #440]	; (80011c8 <HAL_RCC_OscConfig+0x2e4>)
 8001010:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001014:	6013      	str	r3, [r2, #0]
 8001016:	e01e      	b.n	8001056 <HAL_RCC_OscConfig+0x172>
 8001018:	1d3b      	adds	r3, r7, #4
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	685b      	ldr	r3, [r3, #4]
 800101e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001022:	d10c      	bne.n	800103e <HAL_RCC_OscConfig+0x15a>
 8001024:	4b68      	ldr	r3, [pc, #416]	; (80011c8 <HAL_RCC_OscConfig+0x2e4>)
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	4a67      	ldr	r2, [pc, #412]	; (80011c8 <HAL_RCC_OscConfig+0x2e4>)
 800102a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800102e:	6013      	str	r3, [r2, #0]
 8001030:	4b65      	ldr	r3, [pc, #404]	; (80011c8 <HAL_RCC_OscConfig+0x2e4>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	4a64      	ldr	r2, [pc, #400]	; (80011c8 <HAL_RCC_OscConfig+0x2e4>)
 8001036:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800103a:	6013      	str	r3, [r2, #0]
 800103c:	e00b      	b.n	8001056 <HAL_RCC_OscConfig+0x172>
 800103e:	4b62      	ldr	r3, [pc, #392]	; (80011c8 <HAL_RCC_OscConfig+0x2e4>)
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	4a61      	ldr	r2, [pc, #388]	; (80011c8 <HAL_RCC_OscConfig+0x2e4>)
 8001044:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001048:	6013      	str	r3, [r2, #0]
 800104a:	4b5f      	ldr	r3, [pc, #380]	; (80011c8 <HAL_RCC_OscConfig+0x2e4>)
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	4a5e      	ldr	r2, [pc, #376]	; (80011c8 <HAL_RCC_OscConfig+0x2e4>)
 8001050:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001054:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001056:	1d3b      	adds	r3, r7, #4
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	685b      	ldr	r3, [r3, #4]
 800105c:	2b00      	cmp	r3, #0
 800105e:	d059      	beq.n	8001114 <HAL_RCC_OscConfig+0x230>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001060:	f7ff fb78 	bl	8000754 <HAL_GetTick>
 8001064:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001068:	e00a      	b.n	8001080 <HAL_RCC_OscConfig+0x19c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800106a:	f7ff fb73 	bl	8000754 <HAL_GetTick>
 800106e:	4602      	mov	r2, r0
 8001070:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001074:	1ad3      	subs	r3, r2, r3
 8001076:	2b64      	cmp	r3, #100	; 0x64
 8001078:	d902      	bls.n	8001080 <HAL_RCC_OscConfig+0x19c>
          {
            return HAL_TIMEOUT;
 800107a:	2303      	movs	r3, #3
 800107c:	f000 be40 	b.w	8001d00 <HAL_RCC_OscConfig+0xe1c>
 8001080:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001084:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001088:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 800108c:	fa93 f3a3 	rbit	r3, r3
 8001090:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 8001094:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001098:	fab3 f383 	clz	r3, r3
 800109c:	b2db      	uxtb	r3, r3
 800109e:	095b      	lsrs	r3, r3, #5
 80010a0:	b2db      	uxtb	r3, r3
 80010a2:	f043 0301 	orr.w	r3, r3, #1
 80010a6:	b2db      	uxtb	r3, r3
 80010a8:	2b01      	cmp	r3, #1
 80010aa:	d102      	bne.n	80010b2 <HAL_RCC_OscConfig+0x1ce>
 80010ac:	4b46      	ldr	r3, [pc, #280]	; (80011c8 <HAL_RCC_OscConfig+0x2e4>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	e015      	b.n	80010de <HAL_RCC_OscConfig+0x1fa>
 80010b2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80010b6:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010ba:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 80010be:	fa93 f3a3 	rbit	r3, r3
 80010c2:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 80010c6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80010ca:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 80010ce:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 80010d2:	fa93 f3a3 	rbit	r3, r3
 80010d6:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80010da:	4b3b      	ldr	r3, [pc, #236]	; (80011c8 <HAL_RCC_OscConfig+0x2e4>)
 80010dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010de:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80010e2:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 80010e6:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 80010ea:	fa92 f2a2 	rbit	r2, r2
 80010ee:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 80010f2:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 80010f6:	fab2 f282 	clz	r2, r2
 80010fa:	b2d2      	uxtb	r2, r2
 80010fc:	f042 0220 	orr.w	r2, r2, #32
 8001100:	b2d2      	uxtb	r2, r2
 8001102:	f002 021f 	and.w	r2, r2, #31
 8001106:	2101      	movs	r1, #1
 8001108:	fa01 f202 	lsl.w	r2, r1, r2
 800110c:	4013      	ands	r3, r2
 800110e:	2b00      	cmp	r3, #0
 8001110:	d0ab      	beq.n	800106a <HAL_RCC_OscConfig+0x186>
 8001112:	e05c      	b.n	80011ce <HAL_RCC_OscConfig+0x2ea>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001114:	f7ff fb1e 	bl	8000754 <HAL_GetTick>
 8001118:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800111c:	e00a      	b.n	8001134 <HAL_RCC_OscConfig+0x250>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800111e:	f7ff fb19 	bl	8000754 <HAL_GetTick>
 8001122:	4602      	mov	r2, r0
 8001124:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001128:	1ad3      	subs	r3, r2, r3
 800112a:	2b64      	cmp	r3, #100	; 0x64
 800112c:	d902      	bls.n	8001134 <HAL_RCC_OscConfig+0x250>
          {
            return HAL_TIMEOUT;
 800112e:	2303      	movs	r3, #3
 8001130:	f000 bde6 	b.w	8001d00 <HAL_RCC_OscConfig+0xe1c>
 8001134:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001138:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800113c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8001140:	fa93 f3a3 	rbit	r3, r3
 8001144:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 8001148:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800114c:	fab3 f383 	clz	r3, r3
 8001150:	b2db      	uxtb	r3, r3
 8001152:	095b      	lsrs	r3, r3, #5
 8001154:	b2db      	uxtb	r3, r3
 8001156:	f043 0301 	orr.w	r3, r3, #1
 800115a:	b2db      	uxtb	r3, r3
 800115c:	2b01      	cmp	r3, #1
 800115e:	d102      	bne.n	8001166 <HAL_RCC_OscConfig+0x282>
 8001160:	4b19      	ldr	r3, [pc, #100]	; (80011c8 <HAL_RCC_OscConfig+0x2e4>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	e015      	b.n	8001192 <HAL_RCC_OscConfig+0x2ae>
 8001166:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800116a:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800116e:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8001172:	fa93 f3a3 	rbit	r3, r3
 8001176:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 800117a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800117e:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8001182:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8001186:	fa93 f3a3 	rbit	r3, r3
 800118a:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 800118e:	4b0e      	ldr	r3, [pc, #56]	; (80011c8 <HAL_RCC_OscConfig+0x2e4>)
 8001190:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001192:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001196:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 800119a:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 800119e:	fa92 f2a2 	rbit	r2, r2
 80011a2:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 80011a6:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 80011aa:	fab2 f282 	clz	r2, r2
 80011ae:	b2d2      	uxtb	r2, r2
 80011b0:	f042 0220 	orr.w	r2, r2, #32
 80011b4:	b2d2      	uxtb	r2, r2
 80011b6:	f002 021f 	and.w	r2, r2, #31
 80011ba:	2101      	movs	r1, #1
 80011bc:	fa01 f202 	lsl.w	r2, r1, r2
 80011c0:	4013      	ands	r3, r2
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d1ab      	bne.n	800111e <HAL_RCC_OscConfig+0x23a>
 80011c6:	e002      	b.n	80011ce <HAL_RCC_OscConfig+0x2ea>
 80011c8:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80011ce:	1d3b      	adds	r3, r7, #4
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	f003 0302 	and.w	r3, r3, #2
 80011d8:	2b00      	cmp	r3, #0
 80011da:	f000 8170 	beq.w	80014be <HAL_RCC_OscConfig+0x5da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80011de:	4bd0      	ldr	r3, [pc, #832]	; (8001520 <HAL_RCC_OscConfig+0x63c>)
 80011e0:	685b      	ldr	r3, [r3, #4]
 80011e2:	f003 030c 	and.w	r3, r3, #12
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d00c      	beq.n	8001204 <HAL_RCC_OscConfig+0x320>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80011ea:	4bcd      	ldr	r3, [pc, #820]	; (8001520 <HAL_RCC_OscConfig+0x63c>)
 80011ec:	685b      	ldr	r3, [r3, #4]
 80011ee:	f003 030c 	and.w	r3, r3, #12
 80011f2:	2b08      	cmp	r3, #8
 80011f4:	d16d      	bne.n	80012d2 <HAL_RCC_OscConfig+0x3ee>
 80011f6:	4bca      	ldr	r3, [pc, #808]	; (8001520 <HAL_RCC_OscConfig+0x63c>)
 80011f8:	685b      	ldr	r3, [r3, #4]
 80011fa:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 80011fe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001202:	d166      	bne.n	80012d2 <HAL_RCC_OscConfig+0x3ee>
 8001204:	2302      	movs	r3, #2
 8001206:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800120a:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 800120e:	fa93 f3a3 	rbit	r3, r3
 8001212:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 8001216:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800121a:	fab3 f383 	clz	r3, r3
 800121e:	b2db      	uxtb	r3, r3
 8001220:	095b      	lsrs	r3, r3, #5
 8001222:	b2db      	uxtb	r3, r3
 8001224:	f043 0301 	orr.w	r3, r3, #1
 8001228:	b2db      	uxtb	r3, r3
 800122a:	2b01      	cmp	r3, #1
 800122c:	d102      	bne.n	8001234 <HAL_RCC_OscConfig+0x350>
 800122e:	4bbc      	ldr	r3, [pc, #752]	; (8001520 <HAL_RCC_OscConfig+0x63c>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	e013      	b.n	800125c <HAL_RCC_OscConfig+0x378>
 8001234:	2302      	movs	r3, #2
 8001236:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800123a:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 800123e:	fa93 f3a3 	rbit	r3, r3
 8001242:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8001246:	2302      	movs	r3, #2
 8001248:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 800124c:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8001250:	fa93 f3a3 	rbit	r3, r3
 8001254:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8001258:	4bb1      	ldr	r3, [pc, #708]	; (8001520 <HAL_RCC_OscConfig+0x63c>)
 800125a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800125c:	2202      	movs	r2, #2
 800125e:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8001262:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8001266:	fa92 f2a2 	rbit	r2, r2
 800126a:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 800126e:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8001272:	fab2 f282 	clz	r2, r2
 8001276:	b2d2      	uxtb	r2, r2
 8001278:	f042 0220 	orr.w	r2, r2, #32
 800127c:	b2d2      	uxtb	r2, r2
 800127e:	f002 021f 	and.w	r2, r2, #31
 8001282:	2101      	movs	r1, #1
 8001284:	fa01 f202 	lsl.w	r2, r1, r2
 8001288:	4013      	ands	r3, r2
 800128a:	2b00      	cmp	r3, #0
 800128c:	d007      	beq.n	800129e <HAL_RCC_OscConfig+0x3ba>
 800128e:	1d3b      	adds	r3, r7, #4
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	68db      	ldr	r3, [r3, #12]
 8001294:	2b01      	cmp	r3, #1
 8001296:	d002      	beq.n	800129e <HAL_RCC_OscConfig+0x3ba>
      {
        return HAL_ERROR;
 8001298:	2301      	movs	r3, #1
 800129a:	f000 bd31 	b.w	8001d00 <HAL_RCC_OscConfig+0xe1c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800129e:	4ba0      	ldr	r3, [pc, #640]	; (8001520 <HAL_RCC_OscConfig+0x63c>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80012a6:	1d3b      	adds	r3, r7, #4
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	691b      	ldr	r3, [r3, #16]
 80012ac:	21f8      	movs	r1, #248	; 0xf8
 80012ae:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012b2:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 80012b6:	fa91 f1a1 	rbit	r1, r1
 80012ba:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 80012be:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 80012c2:	fab1 f181 	clz	r1, r1
 80012c6:	b2c9      	uxtb	r1, r1
 80012c8:	408b      	lsls	r3, r1
 80012ca:	4995      	ldr	r1, [pc, #596]	; (8001520 <HAL_RCC_OscConfig+0x63c>)
 80012cc:	4313      	orrs	r3, r2
 80012ce:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80012d0:	e0f5      	b.n	80014be <HAL_RCC_OscConfig+0x5da>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80012d2:	1d3b      	adds	r3, r7, #4
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	68db      	ldr	r3, [r3, #12]
 80012d8:	2b00      	cmp	r3, #0
 80012da:	f000 8085 	beq.w	80013e8 <HAL_RCC_OscConfig+0x504>
 80012de:	2301      	movs	r3, #1
 80012e0:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012e4:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 80012e8:	fa93 f3a3 	rbit	r3, r3
 80012ec:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 80012f0:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80012f4:	fab3 f383 	clz	r3, r3
 80012f8:	b2db      	uxtb	r3, r3
 80012fa:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80012fe:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001302:	009b      	lsls	r3, r3, #2
 8001304:	461a      	mov	r2, r3
 8001306:	2301      	movs	r3, #1
 8001308:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800130a:	f7ff fa23 	bl	8000754 <HAL_GetTick>
 800130e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001312:	e00a      	b.n	800132a <HAL_RCC_OscConfig+0x446>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001314:	f7ff fa1e 	bl	8000754 <HAL_GetTick>
 8001318:	4602      	mov	r2, r0
 800131a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800131e:	1ad3      	subs	r3, r2, r3
 8001320:	2b02      	cmp	r3, #2
 8001322:	d902      	bls.n	800132a <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8001324:	2303      	movs	r3, #3
 8001326:	f000 bceb 	b.w	8001d00 <HAL_RCC_OscConfig+0xe1c>
 800132a:	2302      	movs	r3, #2
 800132c:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001330:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8001334:	fa93 f3a3 	rbit	r3, r3
 8001338:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 800133c:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001340:	fab3 f383 	clz	r3, r3
 8001344:	b2db      	uxtb	r3, r3
 8001346:	095b      	lsrs	r3, r3, #5
 8001348:	b2db      	uxtb	r3, r3
 800134a:	f043 0301 	orr.w	r3, r3, #1
 800134e:	b2db      	uxtb	r3, r3
 8001350:	2b01      	cmp	r3, #1
 8001352:	d102      	bne.n	800135a <HAL_RCC_OscConfig+0x476>
 8001354:	4b72      	ldr	r3, [pc, #456]	; (8001520 <HAL_RCC_OscConfig+0x63c>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	e013      	b.n	8001382 <HAL_RCC_OscConfig+0x49e>
 800135a:	2302      	movs	r3, #2
 800135c:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001360:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8001364:	fa93 f3a3 	rbit	r3, r3
 8001368:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 800136c:	2302      	movs	r3, #2
 800136e:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8001372:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8001376:	fa93 f3a3 	rbit	r3, r3
 800137a:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 800137e:	4b68      	ldr	r3, [pc, #416]	; (8001520 <HAL_RCC_OscConfig+0x63c>)
 8001380:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001382:	2202      	movs	r2, #2
 8001384:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8001388:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 800138c:	fa92 f2a2 	rbit	r2, r2
 8001390:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 8001394:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8001398:	fab2 f282 	clz	r2, r2
 800139c:	b2d2      	uxtb	r2, r2
 800139e:	f042 0220 	orr.w	r2, r2, #32
 80013a2:	b2d2      	uxtb	r2, r2
 80013a4:	f002 021f 	and.w	r2, r2, #31
 80013a8:	2101      	movs	r1, #1
 80013aa:	fa01 f202 	lsl.w	r2, r1, r2
 80013ae:	4013      	ands	r3, r2
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d0af      	beq.n	8001314 <HAL_RCC_OscConfig+0x430>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013b4:	4b5a      	ldr	r3, [pc, #360]	; (8001520 <HAL_RCC_OscConfig+0x63c>)
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80013bc:	1d3b      	adds	r3, r7, #4
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	691b      	ldr	r3, [r3, #16]
 80013c2:	21f8      	movs	r1, #248	; 0xf8
 80013c4:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013c8:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 80013cc:	fa91 f1a1 	rbit	r1, r1
 80013d0:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 80013d4:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 80013d8:	fab1 f181 	clz	r1, r1
 80013dc:	b2c9      	uxtb	r1, r1
 80013de:	408b      	lsls	r3, r1
 80013e0:	494f      	ldr	r1, [pc, #316]	; (8001520 <HAL_RCC_OscConfig+0x63c>)
 80013e2:	4313      	orrs	r3, r2
 80013e4:	600b      	str	r3, [r1, #0]
 80013e6:	e06a      	b.n	80014be <HAL_RCC_OscConfig+0x5da>
 80013e8:	2301      	movs	r3, #1
 80013ea:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013ee:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 80013f2:	fa93 f3a3 	rbit	r3, r3
 80013f6:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 80013fa:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80013fe:	fab3 f383 	clz	r3, r3
 8001402:	b2db      	uxtb	r3, r3
 8001404:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001408:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800140c:	009b      	lsls	r3, r3, #2
 800140e:	461a      	mov	r2, r3
 8001410:	2300      	movs	r3, #0
 8001412:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001414:	f7ff f99e 	bl	8000754 <HAL_GetTick>
 8001418:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800141c:	e00a      	b.n	8001434 <HAL_RCC_OscConfig+0x550>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800141e:	f7ff f999 	bl	8000754 <HAL_GetTick>
 8001422:	4602      	mov	r2, r0
 8001424:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001428:	1ad3      	subs	r3, r2, r3
 800142a:	2b02      	cmp	r3, #2
 800142c:	d902      	bls.n	8001434 <HAL_RCC_OscConfig+0x550>
          {
            return HAL_TIMEOUT;
 800142e:	2303      	movs	r3, #3
 8001430:	f000 bc66 	b.w	8001d00 <HAL_RCC_OscConfig+0xe1c>
 8001434:	2302      	movs	r3, #2
 8001436:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800143a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800143e:	fa93 f3a3 	rbit	r3, r3
 8001442:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 8001446:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800144a:	fab3 f383 	clz	r3, r3
 800144e:	b2db      	uxtb	r3, r3
 8001450:	095b      	lsrs	r3, r3, #5
 8001452:	b2db      	uxtb	r3, r3
 8001454:	f043 0301 	orr.w	r3, r3, #1
 8001458:	b2db      	uxtb	r3, r3
 800145a:	2b01      	cmp	r3, #1
 800145c:	d102      	bne.n	8001464 <HAL_RCC_OscConfig+0x580>
 800145e:	4b30      	ldr	r3, [pc, #192]	; (8001520 <HAL_RCC_OscConfig+0x63c>)
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	e013      	b.n	800148c <HAL_RCC_OscConfig+0x5a8>
 8001464:	2302      	movs	r3, #2
 8001466:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800146a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800146e:	fa93 f3a3 	rbit	r3, r3
 8001472:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8001476:	2302      	movs	r3, #2
 8001478:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 800147c:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8001480:	fa93 f3a3 	rbit	r3, r3
 8001484:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8001488:	4b25      	ldr	r3, [pc, #148]	; (8001520 <HAL_RCC_OscConfig+0x63c>)
 800148a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800148c:	2202      	movs	r2, #2
 800148e:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8001492:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8001496:	fa92 f2a2 	rbit	r2, r2
 800149a:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 800149e:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 80014a2:	fab2 f282 	clz	r2, r2
 80014a6:	b2d2      	uxtb	r2, r2
 80014a8:	f042 0220 	orr.w	r2, r2, #32
 80014ac:	b2d2      	uxtb	r2, r2
 80014ae:	f002 021f 	and.w	r2, r2, #31
 80014b2:	2101      	movs	r1, #1
 80014b4:	fa01 f202 	lsl.w	r2, r1, r2
 80014b8:	4013      	ands	r3, r2
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d1af      	bne.n	800141e <HAL_RCC_OscConfig+0x53a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80014be:	1d3b      	adds	r3, r7, #4
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	f003 0308 	and.w	r3, r3, #8
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	f000 80da 	beq.w	8001682 <HAL_RCC_OscConfig+0x79e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80014ce:	1d3b      	adds	r3, r7, #4
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	695b      	ldr	r3, [r3, #20]
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d069      	beq.n	80015ac <HAL_RCC_OscConfig+0x6c8>
 80014d8:	2301      	movs	r3, #1
 80014da:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014de:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80014e2:	fa93 f3a3 	rbit	r3, r3
 80014e6:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 80014ea:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80014ee:	fab3 f383 	clz	r3, r3
 80014f2:	b2db      	uxtb	r3, r3
 80014f4:	461a      	mov	r2, r3
 80014f6:	4b0b      	ldr	r3, [pc, #44]	; (8001524 <HAL_RCC_OscConfig+0x640>)
 80014f8:	4413      	add	r3, r2
 80014fa:	009b      	lsls	r3, r3, #2
 80014fc:	461a      	mov	r2, r3
 80014fe:	2301      	movs	r3, #1
 8001500:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001502:	f7ff f927 	bl	8000754 <HAL_GetTick>
 8001506:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800150a:	e00d      	b.n	8001528 <HAL_RCC_OscConfig+0x644>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800150c:	f7ff f922 	bl	8000754 <HAL_GetTick>
 8001510:	4602      	mov	r2, r0
 8001512:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001516:	1ad3      	subs	r3, r2, r3
 8001518:	2b02      	cmp	r3, #2
 800151a:	d905      	bls.n	8001528 <HAL_RCC_OscConfig+0x644>
        {
          return HAL_TIMEOUT;
 800151c:	2303      	movs	r3, #3
 800151e:	e3ef      	b.n	8001d00 <HAL_RCC_OscConfig+0xe1c>
 8001520:	40021000 	.word	0x40021000
 8001524:	10908120 	.word	0x10908120
 8001528:	2302      	movs	r3, #2
 800152a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800152e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001532:	fa93 f2a3 	rbit	r2, r3
 8001536:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800153a:	601a      	str	r2, [r3, #0]
 800153c:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8001540:	2202      	movs	r2, #2
 8001542:	601a      	str	r2, [r3, #0]
 8001544:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	fa93 f2a3 	rbit	r2, r3
 800154e:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001552:	601a      	str	r2, [r3, #0]
 8001554:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8001558:	2202      	movs	r2, #2
 800155a:	601a      	str	r2, [r3, #0]
 800155c:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	fa93 f2a3 	rbit	r2, r3
 8001566:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 800156a:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800156c:	4ba4      	ldr	r3, [pc, #656]	; (8001800 <HAL_RCC_OscConfig+0x91c>)
 800156e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001570:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8001574:	2102      	movs	r1, #2
 8001576:	6019      	str	r1, [r3, #0]
 8001578:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	fa93 f1a3 	rbit	r1, r3
 8001582:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8001586:	6019      	str	r1, [r3, #0]
  return result;
 8001588:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	fab3 f383 	clz	r3, r3
 8001592:	b2db      	uxtb	r3, r3
 8001594:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001598:	b2db      	uxtb	r3, r3
 800159a:	f003 031f 	and.w	r3, r3, #31
 800159e:	2101      	movs	r1, #1
 80015a0:	fa01 f303 	lsl.w	r3, r1, r3
 80015a4:	4013      	ands	r3, r2
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d0b0      	beq.n	800150c <HAL_RCC_OscConfig+0x628>
 80015aa:	e06a      	b.n	8001682 <HAL_RCC_OscConfig+0x79e>
 80015ac:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80015b0:	2201      	movs	r2, #1
 80015b2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015b4:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	fa93 f2a3 	rbit	r2, r3
 80015be:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80015c2:	601a      	str	r2, [r3, #0]
  return result;
 80015c4:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80015c8:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80015ca:	fab3 f383 	clz	r3, r3
 80015ce:	b2db      	uxtb	r3, r3
 80015d0:	461a      	mov	r2, r3
 80015d2:	4b8c      	ldr	r3, [pc, #560]	; (8001804 <HAL_RCC_OscConfig+0x920>)
 80015d4:	4413      	add	r3, r2
 80015d6:	009b      	lsls	r3, r3, #2
 80015d8:	461a      	mov	r2, r3
 80015da:	2300      	movs	r3, #0
 80015dc:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015de:	f7ff f8b9 	bl	8000754 <HAL_GetTick>
 80015e2:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80015e6:	e009      	b.n	80015fc <HAL_RCC_OscConfig+0x718>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80015e8:	f7ff f8b4 	bl	8000754 <HAL_GetTick>
 80015ec:	4602      	mov	r2, r0
 80015ee:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80015f2:	1ad3      	subs	r3, r2, r3
 80015f4:	2b02      	cmp	r3, #2
 80015f6:	d901      	bls.n	80015fc <HAL_RCC_OscConfig+0x718>
        {
          return HAL_TIMEOUT;
 80015f8:	2303      	movs	r3, #3
 80015fa:	e381      	b.n	8001d00 <HAL_RCC_OscConfig+0xe1c>
 80015fc:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8001600:	2202      	movs	r2, #2
 8001602:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001604:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	fa93 f2a3 	rbit	r2, r3
 800160e:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8001612:	601a      	str	r2, [r3, #0]
 8001614:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001618:	2202      	movs	r2, #2
 800161a:	601a      	str	r2, [r3, #0]
 800161c:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	fa93 f2a3 	rbit	r2, r3
 8001626:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 800162a:	601a      	str	r2, [r3, #0]
 800162c:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001630:	2202      	movs	r2, #2
 8001632:	601a      	str	r2, [r3, #0]
 8001634:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	fa93 f2a3 	rbit	r2, r3
 800163e:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8001642:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001644:	4b6e      	ldr	r3, [pc, #440]	; (8001800 <HAL_RCC_OscConfig+0x91c>)
 8001646:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001648:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 800164c:	2102      	movs	r1, #2
 800164e:	6019      	str	r1, [r3, #0]
 8001650:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	fa93 f1a3 	rbit	r1, r3
 800165a:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800165e:	6019      	str	r1, [r3, #0]
  return result;
 8001660:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	fab3 f383 	clz	r3, r3
 800166a:	b2db      	uxtb	r3, r3
 800166c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001670:	b2db      	uxtb	r3, r3
 8001672:	f003 031f 	and.w	r3, r3, #31
 8001676:	2101      	movs	r1, #1
 8001678:	fa01 f303 	lsl.w	r3, r1, r3
 800167c:	4013      	ands	r3, r2
 800167e:	2b00      	cmp	r3, #0
 8001680:	d1b2      	bne.n	80015e8 <HAL_RCC_OscConfig+0x704>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001682:	1d3b      	adds	r3, r7, #4
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	f003 0304 	and.w	r3, r3, #4
 800168c:	2b00      	cmp	r3, #0
 800168e:	f000 8157 	beq.w	8001940 <HAL_RCC_OscConfig+0xa5c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001692:	2300      	movs	r3, #0
 8001694:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001698:	4b59      	ldr	r3, [pc, #356]	; (8001800 <HAL_RCC_OscConfig+0x91c>)
 800169a:	69db      	ldr	r3, [r3, #28]
 800169c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d112      	bne.n	80016ca <HAL_RCC_OscConfig+0x7e6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80016a4:	4b56      	ldr	r3, [pc, #344]	; (8001800 <HAL_RCC_OscConfig+0x91c>)
 80016a6:	69db      	ldr	r3, [r3, #28]
 80016a8:	4a55      	ldr	r2, [pc, #340]	; (8001800 <HAL_RCC_OscConfig+0x91c>)
 80016aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016ae:	61d3      	str	r3, [r2, #28]
 80016b0:	4b53      	ldr	r3, [pc, #332]	; (8001800 <HAL_RCC_OscConfig+0x91c>)
 80016b2:	69db      	ldr	r3, [r3, #28]
 80016b4:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80016b8:	f107 030c 	add.w	r3, r7, #12
 80016bc:	601a      	str	r2, [r3, #0]
 80016be:	f107 030c 	add.w	r3, r7, #12
 80016c2:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80016c4:	2301      	movs	r3, #1
 80016c6:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016ca:	4b4f      	ldr	r3, [pc, #316]	; (8001808 <HAL_RCC_OscConfig+0x924>)
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d11a      	bne.n	800170c <HAL_RCC_OscConfig+0x828>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80016d6:	4b4c      	ldr	r3, [pc, #304]	; (8001808 <HAL_RCC_OscConfig+0x924>)
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	4a4b      	ldr	r2, [pc, #300]	; (8001808 <HAL_RCC_OscConfig+0x924>)
 80016dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80016e0:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80016e2:	f7ff f837 	bl	8000754 <HAL_GetTick>
 80016e6:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016ea:	e009      	b.n	8001700 <HAL_RCC_OscConfig+0x81c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80016ec:	f7ff f832 	bl	8000754 <HAL_GetTick>
 80016f0:	4602      	mov	r2, r0
 80016f2:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80016f6:	1ad3      	subs	r3, r2, r3
 80016f8:	2b64      	cmp	r3, #100	; 0x64
 80016fa:	d901      	bls.n	8001700 <HAL_RCC_OscConfig+0x81c>
        {
          return HAL_TIMEOUT;
 80016fc:	2303      	movs	r3, #3
 80016fe:	e2ff      	b.n	8001d00 <HAL_RCC_OscConfig+0xe1c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001700:	4b41      	ldr	r3, [pc, #260]	; (8001808 <HAL_RCC_OscConfig+0x924>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001708:	2b00      	cmp	r3, #0
 800170a:	d0ef      	beq.n	80016ec <HAL_RCC_OscConfig+0x808>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800170c:	1d3b      	adds	r3, r7, #4
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	689b      	ldr	r3, [r3, #8]
 8001712:	2b01      	cmp	r3, #1
 8001714:	d106      	bne.n	8001724 <HAL_RCC_OscConfig+0x840>
 8001716:	4b3a      	ldr	r3, [pc, #232]	; (8001800 <HAL_RCC_OscConfig+0x91c>)
 8001718:	6a1b      	ldr	r3, [r3, #32]
 800171a:	4a39      	ldr	r2, [pc, #228]	; (8001800 <HAL_RCC_OscConfig+0x91c>)
 800171c:	f043 0301 	orr.w	r3, r3, #1
 8001720:	6213      	str	r3, [r2, #32]
 8001722:	e02f      	b.n	8001784 <HAL_RCC_OscConfig+0x8a0>
 8001724:	1d3b      	adds	r3, r7, #4
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	689b      	ldr	r3, [r3, #8]
 800172a:	2b00      	cmp	r3, #0
 800172c:	d10c      	bne.n	8001748 <HAL_RCC_OscConfig+0x864>
 800172e:	4b34      	ldr	r3, [pc, #208]	; (8001800 <HAL_RCC_OscConfig+0x91c>)
 8001730:	6a1b      	ldr	r3, [r3, #32]
 8001732:	4a33      	ldr	r2, [pc, #204]	; (8001800 <HAL_RCC_OscConfig+0x91c>)
 8001734:	f023 0301 	bic.w	r3, r3, #1
 8001738:	6213      	str	r3, [r2, #32]
 800173a:	4b31      	ldr	r3, [pc, #196]	; (8001800 <HAL_RCC_OscConfig+0x91c>)
 800173c:	6a1b      	ldr	r3, [r3, #32]
 800173e:	4a30      	ldr	r2, [pc, #192]	; (8001800 <HAL_RCC_OscConfig+0x91c>)
 8001740:	f023 0304 	bic.w	r3, r3, #4
 8001744:	6213      	str	r3, [r2, #32]
 8001746:	e01d      	b.n	8001784 <HAL_RCC_OscConfig+0x8a0>
 8001748:	1d3b      	adds	r3, r7, #4
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	689b      	ldr	r3, [r3, #8]
 800174e:	2b05      	cmp	r3, #5
 8001750:	d10c      	bne.n	800176c <HAL_RCC_OscConfig+0x888>
 8001752:	4b2b      	ldr	r3, [pc, #172]	; (8001800 <HAL_RCC_OscConfig+0x91c>)
 8001754:	6a1b      	ldr	r3, [r3, #32]
 8001756:	4a2a      	ldr	r2, [pc, #168]	; (8001800 <HAL_RCC_OscConfig+0x91c>)
 8001758:	f043 0304 	orr.w	r3, r3, #4
 800175c:	6213      	str	r3, [r2, #32]
 800175e:	4b28      	ldr	r3, [pc, #160]	; (8001800 <HAL_RCC_OscConfig+0x91c>)
 8001760:	6a1b      	ldr	r3, [r3, #32]
 8001762:	4a27      	ldr	r2, [pc, #156]	; (8001800 <HAL_RCC_OscConfig+0x91c>)
 8001764:	f043 0301 	orr.w	r3, r3, #1
 8001768:	6213      	str	r3, [r2, #32]
 800176a:	e00b      	b.n	8001784 <HAL_RCC_OscConfig+0x8a0>
 800176c:	4b24      	ldr	r3, [pc, #144]	; (8001800 <HAL_RCC_OscConfig+0x91c>)
 800176e:	6a1b      	ldr	r3, [r3, #32]
 8001770:	4a23      	ldr	r2, [pc, #140]	; (8001800 <HAL_RCC_OscConfig+0x91c>)
 8001772:	f023 0301 	bic.w	r3, r3, #1
 8001776:	6213      	str	r3, [r2, #32]
 8001778:	4b21      	ldr	r3, [pc, #132]	; (8001800 <HAL_RCC_OscConfig+0x91c>)
 800177a:	6a1b      	ldr	r3, [r3, #32]
 800177c:	4a20      	ldr	r2, [pc, #128]	; (8001800 <HAL_RCC_OscConfig+0x91c>)
 800177e:	f023 0304 	bic.w	r3, r3, #4
 8001782:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001784:	1d3b      	adds	r3, r7, #4
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	689b      	ldr	r3, [r3, #8]
 800178a:	2b00      	cmp	r3, #0
 800178c:	d06a      	beq.n	8001864 <HAL_RCC_OscConfig+0x980>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800178e:	f7fe ffe1 	bl	8000754 <HAL_GetTick>
 8001792:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001796:	e00b      	b.n	80017b0 <HAL_RCC_OscConfig+0x8cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001798:	f7fe ffdc 	bl	8000754 <HAL_GetTick>
 800179c:	4602      	mov	r2, r0
 800179e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80017a2:	1ad3      	subs	r3, r2, r3
 80017a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80017a8:	4293      	cmp	r3, r2
 80017aa:	d901      	bls.n	80017b0 <HAL_RCC_OscConfig+0x8cc>
        {
          return HAL_TIMEOUT;
 80017ac:	2303      	movs	r3, #3
 80017ae:	e2a7      	b.n	8001d00 <HAL_RCC_OscConfig+0xe1c>
 80017b0:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80017b4:	2202      	movs	r2, #2
 80017b6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017b8:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	fa93 f2a3 	rbit	r2, r3
 80017c2:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80017c6:	601a      	str	r2, [r3, #0]
 80017c8:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80017cc:	2202      	movs	r2, #2
 80017ce:	601a      	str	r2, [r3, #0]
 80017d0:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	fa93 f2a3 	rbit	r2, r3
 80017da:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80017de:	601a      	str	r2, [r3, #0]
  return result;
 80017e0:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80017e4:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017e6:	fab3 f383 	clz	r3, r3
 80017ea:	b2db      	uxtb	r3, r3
 80017ec:	095b      	lsrs	r3, r3, #5
 80017ee:	b2db      	uxtb	r3, r3
 80017f0:	f043 0302 	orr.w	r3, r3, #2
 80017f4:	b2db      	uxtb	r3, r3
 80017f6:	2b02      	cmp	r3, #2
 80017f8:	d108      	bne.n	800180c <HAL_RCC_OscConfig+0x928>
 80017fa:	4b01      	ldr	r3, [pc, #4]	; (8001800 <HAL_RCC_OscConfig+0x91c>)
 80017fc:	6a1b      	ldr	r3, [r3, #32]
 80017fe:	e013      	b.n	8001828 <HAL_RCC_OscConfig+0x944>
 8001800:	40021000 	.word	0x40021000
 8001804:	10908120 	.word	0x10908120
 8001808:	40007000 	.word	0x40007000
 800180c:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001810:	2202      	movs	r2, #2
 8001812:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001814:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	fa93 f2a3 	rbit	r2, r3
 800181e:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8001822:	601a      	str	r2, [r3, #0]
 8001824:	4bc0      	ldr	r3, [pc, #768]	; (8001b28 <HAL_RCC_OscConfig+0xc44>)
 8001826:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001828:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 800182c:	2102      	movs	r1, #2
 800182e:	6011      	str	r1, [r2, #0]
 8001830:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8001834:	6812      	ldr	r2, [r2, #0]
 8001836:	fa92 f1a2 	rbit	r1, r2
 800183a:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 800183e:	6011      	str	r1, [r2, #0]
  return result;
 8001840:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001844:	6812      	ldr	r2, [r2, #0]
 8001846:	fab2 f282 	clz	r2, r2
 800184a:	b2d2      	uxtb	r2, r2
 800184c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001850:	b2d2      	uxtb	r2, r2
 8001852:	f002 021f 	and.w	r2, r2, #31
 8001856:	2101      	movs	r1, #1
 8001858:	fa01 f202 	lsl.w	r2, r1, r2
 800185c:	4013      	ands	r3, r2
 800185e:	2b00      	cmp	r3, #0
 8001860:	d09a      	beq.n	8001798 <HAL_RCC_OscConfig+0x8b4>
 8001862:	e063      	b.n	800192c <HAL_RCC_OscConfig+0xa48>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001864:	f7fe ff76 	bl	8000754 <HAL_GetTick>
 8001868:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800186c:	e00b      	b.n	8001886 <HAL_RCC_OscConfig+0x9a2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800186e:	f7fe ff71 	bl	8000754 <HAL_GetTick>
 8001872:	4602      	mov	r2, r0
 8001874:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001878:	1ad3      	subs	r3, r2, r3
 800187a:	f241 3288 	movw	r2, #5000	; 0x1388
 800187e:	4293      	cmp	r3, r2
 8001880:	d901      	bls.n	8001886 <HAL_RCC_OscConfig+0x9a2>
        {
          return HAL_TIMEOUT;
 8001882:	2303      	movs	r3, #3
 8001884:	e23c      	b.n	8001d00 <HAL_RCC_OscConfig+0xe1c>
 8001886:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800188a:	2202      	movs	r2, #2
 800188c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800188e:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	fa93 f2a3 	rbit	r2, r3
 8001898:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800189c:	601a      	str	r2, [r3, #0]
 800189e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80018a2:	2202      	movs	r2, #2
 80018a4:	601a      	str	r2, [r3, #0]
 80018a6:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	fa93 f2a3 	rbit	r2, r3
 80018b0:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80018b4:	601a      	str	r2, [r3, #0]
  return result;
 80018b6:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80018ba:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80018bc:	fab3 f383 	clz	r3, r3
 80018c0:	b2db      	uxtb	r3, r3
 80018c2:	095b      	lsrs	r3, r3, #5
 80018c4:	b2db      	uxtb	r3, r3
 80018c6:	f043 0302 	orr.w	r3, r3, #2
 80018ca:	b2db      	uxtb	r3, r3
 80018cc:	2b02      	cmp	r3, #2
 80018ce:	d102      	bne.n	80018d6 <HAL_RCC_OscConfig+0x9f2>
 80018d0:	4b95      	ldr	r3, [pc, #596]	; (8001b28 <HAL_RCC_OscConfig+0xc44>)
 80018d2:	6a1b      	ldr	r3, [r3, #32]
 80018d4:	e00d      	b.n	80018f2 <HAL_RCC_OscConfig+0xa0e>
 80018d6:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80018da:	2202      	movs	r2, #2
 80018dc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018de:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	fa93 f2a3 	rbit	r2, r3
 80018e8:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80018ec:	601a      	str	r2, [r3, #0]
 80018ee:	4b8e      	ldr	r3, [pc, #568]	; (8001b28 <HAL_RCC_OscConfig+0xc44>)
 80018f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018f2:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 80018f6:	2102      	movs	r1, #2
 80018f8:	6011      	str	r1, [r2, #0]
 80018fa:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 80018fe:	6812      	ldr	r2, [r2, #0]
 8001900:	fa92 f1a2 	rbit	r1, r2
 8001904:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001908:	6011      	str	r1, [r2, #0]
  return result;
 800190a:	f107 0288 	add.w	r2, r7, #136	; 0x88
 800190e:	6812      	ldr	r2, [r2, #0]
 8001910:	fab2 f282 	clz	r2, r2
 8001914:	b2d2      	uxtb	r2, r2
 8001916:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800191a:	b2d2      	uxtb	r2, r2
 800191c:	f002 021f 	and.w	r2, r2, #31
 8001920:	2101      	movs	r1, #1
 8001922:	fa01 f202 	lsl.w	r2, r1, r2
 8001926:	4013      	ands	r3, r2
 8001928:	2b00      	cmp	r3, #0
 800192a:	d1a0      	bne.n	800186e <HAL_RCC_OscConfig+0x98a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800192c:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 8001930:	2b01      	cmp	r3, #1
 8001932:	d105      	bne.n	8001940 <HAL_RCC_OscConfig+0xa5c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001934:	4b7c      	ldr	r3, [pc, #496]	; (8001b28 <HAL_RCC_OscConfig+0xc44>)
 8001936:	69db      	ldr	r3, [r3, #28]
 8001938:	4a7b      	ldr	r2, [pc, #492]	; (8001b28 <HAL_RCC_OscConfig+0xc44>)
 800193a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800193e:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001940:	1d3b      	adds	r3, r7, #4
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	699b      	ldr	r3, [r3, #24]
 8001946:	2b00      	cmp	r3, #0
 8001948:	f000 81d9 	beq.w	8001cfe <HAL_RCC_OscConfig+0xe1a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800194c:	4b76      	ldr	r3, [pc, #472]	; (8001b28 <HAL_RCC_OscConfig+0xc44>)
 800194e:	685b      	ldr	r3, [r3, #4]
 8001950:	f003 030c 	and.w	r3, r3, #12
 8001954:	2b08      	cmp	r3, #8
 8001956:	f000 81a6 	beq.w	8001ca6 <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800195a:	1d3b      	adds	r3, r7, #4
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	699b      	ldr	r3, [r3, #24]
 8001960:	2b02      	cmp	r3, #2
 8001962:	f040 811e 	bne.w	8001ba2 <HAL_RCC_OscConfig+0xcbe>
 8001966:	f107 0384 	add.w	r3, r7, #132	; 0x84
 800196a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800196e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001970:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	fa93 f2a3 	rbit	r2, r3
 800197a:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800197e:	601a      	str	r2, [r3, #0]
  return result;
 8001980:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001984:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001986:	fab3 f383 	clz	r3, r3
 800198a:	b2db      	uxtb	r3, r3
 800198c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001990:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001994:	009b      	lsls	r3, r3, #2
 8001996:	461a      	mov	r2, r3
 8001998:	2300      	movs	r3, #0
 800199a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800199c:	f7fe feda 	bl	8000754 <HAL_GetTick>
 80019a0:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80019a4:	e009      	b.n	80019ba <HAL_RCC_OscConfig+0xad6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019a6:	f7fe fed5 	bl	8000754 <HAL_GetTick>
 80019aa:	4602      	mov	r2, r0
 80019ac:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80019b0:	1ad3      	subs	r3, r2, r3
 80019b2:	2b02      	cmp	r3, #2
 80019b4:	d901      	bls.n	80019ba <HAL_RCC_OscConfig+0xad6>
          {
            return HAL_TIMEOUT;
 80019b6:	2303      	movs	r3, #3
 80019b8:	e1a2      	b.n	8001d00 <HAL_RCC_OscConfig+0xe1c>
 80019ba:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80019be:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80019c2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019c4:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	fa93 f2a3 	rbit	r2, r3
 80019ce:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80019d2:	601a      	str	r2, [r3, #0]
  return result;
 80019d4:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80019d8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80019da:	fab3 f383 	clz	r3, r3
 80019de:	b2db      	uxtb	r3, r3
 80019e0:	095b      	lsrs	r3, r3, #5
 80019e2:	b2db      	uxtb	r3, r3
 80019e4:	f043 0301 	orr.w	r3, r3, #1
 80019e8:	b2db      	uxtb	r3, r3
 80019ea:	2b01      	cmp	r3, #1
 80019ec:	d102      	bne.n	80019f4 <HAL_RCC_OscConfig+0xb10>
 80019ee:	4b4e      	ldr	r3, [pc, #312]	; (8001b28 <HAL_RCC_OscConfig+0xc44>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	e01b      	b.n	8001a2c <HAL_RCC_OscConfig+0xb48>
 80019f4:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80019f8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80019fc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019fe:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	fa93 f2a3 	rbit	r2, r3
 8001a08:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001a0c:	601a      	str	r2, [r3, #0]
 8001a0e:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001a12:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001a16:	601a      	str	r2, [r3, #0]
 8001a18:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	fa93 f2a3 	rbit	r2, r3
 8001a22:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001a26:	601a      	str	r2, [r3, #0]
 8001a28:	4b3f      	ldr	r3, [pc, #252]	; (8001b28 <HAL_RCC_OscConfig+0xc44>)
 8001a2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a2c:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8001a30:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001a34:	6011      	str	r1, [r2, #0]
 8001a36:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8001a3a:	6812      	ldr	r2, [r2, #0]
 8001a3c:	fa92 f1a2 	rbit	r1, r2
 8001a40:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001a44:	6011      	str	r1, [r2, #0]
  return result;
 8001a46:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001a4a:	6812      	ldr	r2, [r2, #0]
 8001a4c:	fab2 f282 	clz	r2, r2
 8001a50:	b2d2      	uxtb	r2, r2
 8001a52:	f042 0220 	orr.w	r2, r2, #32
 8001a56:	b2d2      	uxtb	r2, r2
 8001a58:	f002 021f 	and.w	r2, r2, #31
 8001a5c:	2101      	movs	r1, #1
 8001a5e:	fa01 f202 	lsl.w	r2, r1, r2
 8001a62:	4013      	ands	r3, r2
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d19e      	bne.n	80019a6 <HAL_RCC_OscConfig+0xac2>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001a68:	4b2f      	ldr	r3, [pc, #188]	; (8001b28 <HAL_RCC_OscConfig+0xc44>)
 8001a6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a6c:	f023 020f 	bic.w	r2, r3, #15
 8001a70:	1d3b      	adds	r3, r7, #4
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a76:	492c      	ldr	r1, [pc, #176]	; (8001b28 <HAL_RCC_OscConfig+0xc44>)
 8001a78:	4313      	orrs	r3, r2
 8001a7a:	62cb      	str	r3, [r1, #44]	; 0x2c
 8001a7c:	4b2a      	ldr	r3, [pc, #168]	; (8001b28 <HAL_RCC_OscConfig+0xc44>)
 8001a7e:	685b      	ldr	r3, [r3, #4]
 8001a80:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 8001a84:	1d3b      	adds	r3, r7, #4
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	6a19      	ldr	r1, [r3, #32]
 8001a8a:	1d3b      	adds	r3, r7, #4
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	69db      	ldr	r3, [r3, #28]
 8001a90:	430b      	orrs	r3, r1
 8001a92:	4925      	ldr	r1, [pc, #148]	; (8001b28 <HAL_RCC_OscConfig+0xc44>)
 8001a94:	4313      	orrs	r3, r2
 8001a96:	604b      	str	r3, [r1, #4]
 8001a98:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001a9c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001aa0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001aa2:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	fa93 f2a3 	rbit	r2, r3
 8001aac:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001ab0:	601a      	str	r2, [r3, #0]
  return result;
 8001ab2:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001ab6:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ab8:	fab3 f383 	clz	r3, r3
 8001abc:	b2db      	uxtb	r3, r3
 8001abe:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001ac2:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001ac6:	009b      	lsls	r3, r3, #2
 8001ac8:	461a      	mov	r2, r3
 8001aca:	2301      	movs	r3, #1
 8001acc:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ace:	f7fe fe41 	bl	8000754 <HAL_GetTick>
 8001ad2:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001ad6:	e009      	b.n	8001aec <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ad8:	f7fe fe3c 	bl	8000754 <HAL_GetTick>
 8001adc:	4602      	mov	r2, r0
 8001ade:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001ae2:	1ad3      	subs	r3, r2, r3
 8001ae4:	2b02      	cmp	r3, #2
 8001ae6:	d901      	bls.n	8001aec <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8001ae8:	2303      	movs	r3, #3
 8001aea:	e109      	b.n	8001d00 <HAL_RCC_OscConfig+0xe1c>
 8001aec:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001af0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001af4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001af6:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	fa93 f2a3 	rbit	r2, r3
 8001b00:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001b04:	601a      	str	r2, [r3, #0]
  return result;
 8001b06:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001b0a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001b0c:	fab3 f383 	clz	r3, r3
 8001b10:	b2db      	uxtb	r3, r3
 8001b12:	095b      	lsrs	r3, r3, #5
 8001b14:	b2db      	uxtb	r3, r3
 8001b16:	f043 0301 	orr.w	r3, r3, #1
 8001b1a:	b2db      	uxtb	r3, r3
 8001b1c:	2b01      	cmp	r3, #1
 8001b1e:	d105      	bne.n	8001b2c <HAL_RCC_OscConfig+0xc48>
 8001b20:	4b01      	ldr	r3, [pc, #4]	; (8001b28 <HAL_RCC_OscConfig+0xc44>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	e01e      	b.n	8001b64 <HAL_RCC_OscConfig+0xc80>
 8001b26:	bf00      	nop
 8001b28:	40021000 	.word	0x40021000
 8001b2c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001b30:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001b34:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b36:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	fa93 f2a3 	rbit	r2, r3
 8001b40:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001b44:	601a      	str	r2, [r3, #0]
 8001b46:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001b4a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001b4e:	601a      	str	r2, [r3, #0]
 8001b50:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	fa93 f2a3 	rbit	r2, r3
 8001b5a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001b5e:	601a      	str	r2, [r3, #0]
 8001b60:	4b6a      	ldr	r3, [pc, #424]	; (8001d0c <HAL_RCC_OscConfig+0xe28>)
 8001b62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b64:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8001b68:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001b6c:	6011      	str	r1, [r2, #0]
 8001b6e:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8001b72:	6812      	ldr	r2, [r2, #0]
 8001b74:	fa92 f1a2 	rbit	r1, r2
 8001b78:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001b7c:	6011      	str	r1, [r2, #0]
  return result;
 8001b7e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001b82:	6812      	ldr	r2, [r2, #0]
 8001b84:	fab2 f282 	clz	r2, r2
 8001b88:	b2d2      	uxtb	r2, r2
 8001b8a:	f042 0220 	orr.w	r2, r2, #32
 8001b8e:	b2d2      	uxtb	r2, r2
 8001b90:	f002 021f 	and.w	r2, r2, #31
 8001b94:	2101      	movs	r1, #1
 8001b96:	fa01 f202 	lsl.w	r2, r1, r2
 8001b9a:	4013      	ands	r3, r2
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d09b      	beq.n	8001ad8 <HAL_RCC_OscConfig+0xbf4>
 8001ba0:	e0ad      	b.n	8001cfe <HAL_RCC_OscConfig+0xe1a>
 8001ba2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001ba6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001baa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bac:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	fa93 f2a3 	rbit	r2, r3
 8001bb6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001bba:	601a      	str	r2, [r3, #0]
  return result;
 8001bbc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001bc0:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001bc2:	fab3 f383 	clz	r3, r3
 8001bc6:	b2db      	uxtb	r3, r3
 8001bc8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001bcc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001bd0:	009b      	lsls	r3, r3, #2
 8001bd2:	461a      	mov	r2, r3
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bd8:	f7fe fdbc 	bl	8000754 <HAL_GetTick>
 8001bdc:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001be0:	e009      	b.n	8001bf6 <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001be2:	f7fe fdb7 	bl	8000754 <HAL_GetTick>
 8001be6:	4602      	mov	r2, r0
 8001be8:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001bec:	1ad3      	subs	r3, r2, r3
 8001bee:	2b02      	cmp	r3, #2
 8001bf0:	d901      	bls.n	8001bf6 <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 8001bf2:	2303      	movs	r3, #3
 8001bf4:	e084      	b.n	8001d00 <HAL_RCC_OscConfig+0xe1c>
 8001bf6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001bfa:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001bfe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c00:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	fa93 f2a3 	rbit	r2, r3
 8001c0a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001c0e:	601a      	str	r2, [r3, #0]
  return result;
 8001c10:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001c14:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c16:	fab3 f383 	clz	r3, r3
 8001c1a:	b2db      	uxtb	r3, r3
 8001c1c:	095b      	lsrs	r3, r3, #5
 8001c1e:	b2db      	uxtb	r3, r3
 8001c20:	f043 0301 	orr.w	r3, r3, #1
 8001c24:	b2db      	uxtb	r3, r3
 8001c26:	2b01      	cmp	r3, #1
 8001c28:	d102      	bne.n	8001c30 <HAL_RCC_OscConfig+0xd4c>
 8001c2a:	4b38      	ldr	r3, [pc, #224]	; (8001d0c <HAL_RCC_OscConfig+0xe28>)
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	e01b      	b.n	8001c68 <HAL_RCC_OscConfig+0xd84>
 8001c30:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c34:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001c38:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c3a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	fa93 f2a3 	rbit	r2, r3
 8001c44:	f107 0320 	add.w	r3, r7, #32
 8001c48:	601a      	str	r2, [r3, #0]
 8001c4a:	f107 031c 	add.w	r3, r7, #28
 8001c4e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001c52:	601a      	str	r2, [r3, #0]
 8001c54:	f107 031c 	add.w	r3, r7, #28
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	fa93 f2a3 	rbit	r2, r3
 8001c5e:	f107 0318 	add.w	r3, r7, #24
 8001c62:	601a      	str	r2, [r3, #0]
 8001c64:	4b29      	ldr	r3, [pc, #164]	; (8001d0c <HAL_RCC_OscConfig+0xe28>)
 8001c66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c68:	f107 0214 	add.w	r2, r7, #20
 8001c6c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001c70:	6011      	str	r1, [r2, #0]
 8001c72:	f107 0214 	add.w	r2, r7, #20
 8001c76:	6812      	ldr	r2, [r2, #0]
 8001c78:	fa92 f1a2 	rbit	r1, r2
 8001c7c:	f107 0210 	add.w	r2, r7, #16
 8001c80:	6011      	str	r1, [r2, #0]
  return result;
 8001c82:	f107 0210 	add.w	r2, r7, #16
 8001c86:	6812      	ldr	r2, [r2, #0]
 8001c88:	fab2 f282 	clz	r2, r2
 8001c8c:	b2d2      	uxtb	r2, r2
 8001c8e:	f042 0220 	orr.w	r2, r2, #32
 8001c92:	b2d2      	uxtb	r2, r2
 8001c94:	f002 021f 	and.w	r2, r2, #31
 8001c98:	2101      	movs	r1, #1
 8001c9a:	fa01 f202 	lsl.w	r2, r1, r2
 8001c9e:	4013      	ands	r3, r2
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d19e      	bne.n	8001be2 <HAL_RCC_OscConfig+0xcfe>
 8001ca4:	e02b      	b.n	8001cfe <HAL_RCC_OscConfig+0xe1a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ca6:	1d3b      	adds	r3, r7, #4
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	699b      	ldr	r3, [r3, #24]
 8001cac:	2b01      	cmp	r3, #1
 8001cae:	d101      	bne.n	8001cb4 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8001cb0:	2301      	movs	r3, #1
 8001cb2:	e025      	b.n	8001d00 <HAL_RCC_OscConfig+0xe1c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001cb4:	4b15      	ldr	r3, [pc, #84]	; (8001d0c <HAL_RCC_OscConfig+0xe28>)
 8001cb6:	685b      	ldr	r3, [r3, #4]
 8001cb8:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8001cbc:	4b13      	ldr	r3, [pc, #76]	; (8001d0c <HAL_RCC_OscConfig+0xe28>)
 8001cbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cc0:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001cc4:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001cc8:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 8001ccc:	1d3b      	adds	r3, r7, #4
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	69db      	ldr	r3, [r3, #28]
 8001cd2:	429a      	cmp	r2, r3
 8001cd4:	d111      	bne.n	8001cfa <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8001cd6:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001cda:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001cde:	1d3b      	adds	r3, r7, #4
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001ce4:	429a      	cmp	r2, r3
 8001ce6:	d108      	bne.n	8001cfa <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8001ce8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001cec:	f003 020f 	and.w	r2, r3, #15
 8001cf0:	1d3b      	adds	r3, r7, #4
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8001cf6:	429a      	cmp	r2, r3
 8001cf8:	d001      	beq.n	8001cfe <HAL_RCC_OscConfig+0xe1a>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	e000      	b.n	8001d00 <HAL_RCC_OscConfig+0xe1c>
        }
      }
    }
  }

  return HAL_OK;
 8001cfe:	2300      	movs	r3, #0
}
 8001d00:	4618      	mov	r0, r3
 8001d02:	f507 7702 	add.w	r7, r7, #520	; 0x208
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bd80      	pop	{r7, pc}
 8001d0a:	bf00      	nop
 8001d0c:	40021000 	.word	0x40021000

08001d10 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b09e      	sub	sp, #120	; 0x78
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
 8001d18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d101      	bne.n	8001d28 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001d24:	2301      	movs	r3, #1
 8001d26:	e162      	b.n	8001fee <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001d28:	4b90      	ldr	r3, [pc, #576]	; (8001f6c <HAL_RCC_ClockConfig+0x25c>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	f003 0307 	and.w	r3, r3, #7
 8001d30:	683a      	ldr	r2, [r7, #0]
 8001d32:	429a      	cmp	r2, r3
 8001d34:	d910      	bls.n	8001d58 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d36:	4b8d      	ldr	r3, [pc, #564]	; (8001f6c <HAL_RCC_ClockConfig+0x25c>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f023 0207 	bic.w	r2, r3, #7
 8001d3e:	498b      	ldr	r1, [pc, #556]	; (8001f6c <HAL_RCC_ClockConfig+0x25c>)
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	4313      	orrs	r3, r2
 8001d44:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d46:	4b89      	ldr	r3, [pc, #548]	; (8001f6c <HAL_RCC_ClockConfig+0x25c>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f003 0307 	and.w	r3, r3, #7
 8001d4e:	683a      	ldr	r2, [r7, #0]
 8001d50:	429a      	cmp	r2, r3
 8001d52:	d001      	beq.n	8001d58 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001d54:	2301      	movs	r3, #1
 8001d56:	e14a      	b.n	8001fee <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f003 0302 	and.w	r3, r3, #2
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d008      	beq.n	8001d76 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d64:	4b82      	ldr	r3, [pc, #520]	; (8001f70 <HAL_RCC_ClockConfig+0x260>)
 8001d66:	685b      	ldr	r3, [r3, #4]
 8001d68:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	689b      	ldr	r3, [r3, #8]
 8001d70:	497f      	ldr	r1, [pc, #508]	; (8001f70 <HAL_RCC_ClockConfig+0x260>)
 8001d72:	4313      	orrs	r3, r2
 8001d74:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	f003 0301 	and.w	r3, r3, #1
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	f000 80dc 	beq.w	8001f3c <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	685b      	ldr	r3, [r3, #4]
 8001d88:	2b01      	cmp	r3, #1
 8001d8a:	d13c      	bne.n	8001e06 <HAL_RCC_ClockConfig+0xf6>
 8001d8c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001d90:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d92:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001d94:	fa93 f3a3 	rbit	r3, r3
 8001d98:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8001d9a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d9c:	fab3 f383 	clz	r3, r3
 8001da0:	b2db      	uxtb	r3, r3
 8001da2:	095b      	lsrs	r3, r3, #5
 8001da4:	b2db      	uxtb	r3, r3
 8001da6:	f043 0301 	orr.w	r3, r3, #1
 8001daa:	b2db      	uxtb	r3, r3
 8001dac:	2b01      	cmp	r3, #1
 8001dae:	d102      	bne.n	8001db6 <HAL_RCC_ClockConfig+0xa6>
 8001db0:	4b6f      	ldr	r3, [pc, #444]	; (8001f70 <HAL_RCC_ClockConfig+0x260>)
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	e00f      	b.n	8001dd6 <HAL_RCC_ClockConfig+0xc6>
 8001db6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001dba:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dbc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001dbe:	fa93 f3a3 	rbit	r3, r3
 8001dc2:	667b      	str	r3, [r7, #100]	; 0x64
 8001dc4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001dc8:	663b      	str	r3, [r7, #96]	; 0x60
 8001dca:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001dcc:	fa93 f3a3 	rbit	r3, r3
 8001dd0:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001dd2:	4b67      	ldr	r3, [pc, #412]	; (8001f70 <HAL_RCC_ClockConfig+0x260>)
 8001dd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dd6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001dda:	65ba      	str	r2, [r7, #88]	; 0x58
 8001ddc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001dde:	fa92 f2a2 	rbit	r2, r2
 8001de2:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8001de4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001de6:	fab2 f282 	clz	r2, r2
 8001dea:	b2d2      	uxtb	r2, r2
 8001dec:	f042 0220 	orr.w	r2, r2, #32
 8001df0:	b2d2      	uxtb	r2, r2
 8001df2:	f002 021f 	and.w	r2, r2, #31
 8001df6:	2101      	movs	r1, #1
 8001df8:	fa01 f202 	lsl.w	r2, r1, r2
 8001dfc:	4013      	ands	r3, r2
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d17b      	bne.n	8001efa <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001e02:	2301      	movs	r3, #1
 8001e04:	e0f3      	b.n	8001fee <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	685b      	ldr	r3, [r3, #4]
 8001e0a:	2b02      	cmp	r3, #2
 8001e0c:	d13c      	bne.n	8001e88 <HAL_RCC_ClockConfig+0x178>
 8001e0e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001e12:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e14:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001e16:	fa93 f3a3 	rbit	r3, r3
 8001e1a:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8001e1c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e1e:	fab3 f383 	clz	r3, r3
 8001e22:	b2db      	uxtb	r3, r3
 8001e24:	095b      	lsrs	r3, r3, #5
 8001e26:	b2db      	uxtb	r3, r3
 8001e28:	f043 0301 	orr.w	r3, r3, #1
 8001e2c:	b2db      	uxtb	r3, r3
 8001e2e:	2b01      	cmp	r3, #1
 8001e30:	d102      	bne.n	8001e38 <HAL_RCC_ClockConfig+0x128>
 8001e32:	4b4f      	ldr	r3, [pc, #316]	; (8001f70 <HAL_RCC_ClockConfig+0x260>)
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	e00f      	b.n	8001e58 <HAL_RCC_ClockConfig+0x148>
 8001e38:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001e3c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e3e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001e40:	fa93 f3a3 	rbit	r3, r3
 8001e44:	647b      	str	r3, [r7, #68]	; 0x44
 8001e46:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001e4a:	643b      	str	r3, [r7, #64]	; 0x40
 8001e4c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001e4e:	fa93 f3a3 	rbit	r3, r3
 8001e52:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001e54:	4b46      	ldr	r3, [pc, #280]	; (8001f70 <HAL_RCC_ClockConfig+0x260>)
 8001e56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e58:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001e5c:	63ba      	str	r2, [r7, #56]	; 0x38
 8001e5e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001e60:	fa92 f2a2 	rbit	r2, r2
 8001e64:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8001e66:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001e68:	fab2 f282 	clz	r2, r2
 8001e6c:	b2d2      	uxtb	r2, r2
 8001e6e:	f042 0220 	orr.w	r2, r2, #32
 8001e72:	b2d2      	uxtb	r2, r2
 8001e74:	f002 021f 	and.w	r2, r2, #31
 8001e78:	2101      	movs	r1, #1
 8001e7a:	fa01 f202 	lsl.w	r2, r1, r2
 8001e7e:	4013      	ands	r3, r2
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d13a      	bne.n	8001efa <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001e84:	2301      	movs	r3, #1
 8001e86:	e0b2      	b.n	8001fee <HAL_RCC_ClockConfig+0x2de>
 8001e88:	2302      	movs	r3, #2
 8001e8a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e8e:	fa93 f3a3 	rbit	r3, r3
 8001e92:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8001e94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e96:	fab3 f383 	clz	r3, r3
 8001e9a:	b2db      	uxtb	r3, r3
 8001e9c:	095b      	lsrs	r3, r3, #5
 8001e9e:	b2db      	uxtb	r3, r3
 8001ea0:	f043 0301 	orr.w	r3, r3, #1
 8001ea4:	b2db      	uxtb	r3, r3
 8001ea6:	2b01      	cmp	r3, #1
 8001ea8:	d102      	bne.n	8001eb0 <HAL_RCC_ClockConfig+0x1a0>
 8001eaa:	4b31      	ldr	r3, [pc, #196]	; (8001f70 <HAL_RCC_ClockConfig+0x260>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	e00d      	b.n	8001ecc <HAL_RCC_ClockConfig+0x1bc>
 8001eb0:	2302      	movs	r3, #2
 8001eb2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001eb6:	fa93 f3a3 	rbit	r3, r3
 8001eba:	627b      	str	r3, [r7, #36]	; 0x24
 8001ebc:	2302      	movs	r3, #2
 8001ebe:	623b      	str	r3, [r7, #32]
 8001ec0:	6a3b      	ldr	r3, [r7, #32]
 8001ec2:	fa93 f3a3 	rbit	r3, r3
 8001ec6:	61fb      	str	r3, [r7, #28]
 8001ec8:	4b29      	ldr	r3, [pc, #164]	; (8001f70 <HAL_RCC_ClockConfig+0x260>)
 8001eca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ecc:	2202      	movs	r2, #2
 8001ece:	61ba      	str	r2, [r7, #24]
 8001ed0:	69ba      	ldr	r2, [r7, #24]
 8001ed2:	fa92 f2a2 	rbit	r2, r2
 8001ed6:	617a      	str	r2, [r7, #20]
  return result;
 8001ed8:	697a      	ldr	r2, [r7, #20]
 8001eda:	fab2 f282 	clz	r2, r2
 8001ede:	b2d2      	uxtb	r2, r2
 8001ee0:	f042 0220 	orr.w	r2, r2, #32
 8001ee4:	b2d2      	uxtb	r2, r2
 8001ee6:	f002 021f 	and.w	r2, r2, #31
 8001eea:	2101      	movs	r1, #1
 8001eec:	fa01 f202 	lsl.w	r2, r1, r2
 8001ef0:	4013      	ands	r3, r2
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d101      	bne.n	8001efa <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001ef6:	2301      	movs	r3, #1
 8001ef8:	e079      	b.n	8001fee <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001efa:	4b1d      	ldr	r3, [pc, #116]	; (8001f70 <HAL_RCC_ClockConfig+0x260>)
 8001efc:	685b      	ldr	r3, [r3, #4]
 8001efe:	f023 0203 	bic.w	r2, r3, #3
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	685b      	ldr	r3, [r3, #4]
 8001f06:	491a      	ldr	r1, [pc, #104]	; (8001f70 <HAL_RCC_ClockConfig+0x260>)
 8001f08:	4313      	orrs	r3, r2
 8001f0a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001f0c:	f7fe fc22 	bl	8000754 <HAL_GetTick>
 8001f10:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f12:	e00a      	b.n	8001f2a <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f14:	f7fe fc1e 	bl	8000754 <HAL_GetTick>
 8001f18:	4602      	mov	r2, r0
 8001f1a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001f1c:	1ad3      	subs	r3, r2, r3
 8001f1e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f22:	4293      	cmp	r3, r2
 8001f24:	d901      	bls.n	8001f2a <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8001f26:	2303      	movs	r3, #3
 8001f28:	e061      	b.n	8001fee <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f2a:	4b11      	ldr	r3, [pc, #68]	; (8001f70 <HAL_RCC_ClockConfig+0x260>)
 8001f2c:	685b      	ldr	r3, [r3, #4]
 8001f2e:	f003 020c 	and.w	r2, r3, #12
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	685b      	ldr	r3, [r3, #4]
 8001f36:	009b      	lsls	r3, r3, #2
 8001f38:	429a      	cmp	r2, r3
 8001f3a:	d1eb      	bne.n	8001f14 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001f3c:	4b0b      	ldr	r3, [pc, #44]	; (8001f6c <HAL_RCC_ClockConfig+0x25c>)
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f003 0307 	and.w	r3, r3, #7
 8001f44:	683a      	ldr	r2, [r7, #0]
 8001f46:	429a      	cmp	r2, r3
 8001f48:	d214      	bcs.n	8001f74 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f4a:	4b08      	ldr	r3, [pc, #32]	; (8001f6c <HAL_RCC_ClockConfig+0x25c>)
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	f023 0207 	bic.w	r2, r3, #7
 8001f52:	4906      	ldr	r1, [pc, #24]	; (8001f6c <HAL_RCC_ClockConfig+0x25c>)
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	4313      	orrs	r3, r2
 8001f58:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f5a:	4b04      	ldr	r3, [pc, #16]	; (8001f6c <HAL_RCC_ClockConfig+0x25c>)
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f003 0307 	and.w	r3, r3, #7
 8001f62:	683a      	ldr	r2, [r7, #0]
 8001f64:	429a      	cmp	r2, r3
 8001f66:	d005      	beq.n	8001f74 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8001f68:	2301      	movs	r3, #1
 8001f6a:	e040      	b.n	8001fee <HAL_RCC_ClockConfig+0x2de>
 8001f6c:	40022000 	.word	0x40022000
 8001f70:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f003 0304 	and.w	r3, r3, #4
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d008      	beq.n	8001f92 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f80:	4b1d      	ldr	r3, [pc, #116]	; (8001ff8 <HAL_RCC_ClockConfig+0x2e8>)
 8001f82:	685b      	ldr	r3, [r3, #4]
 8001f84:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	68db      	ldr	r3, [r3, #12]
 8001f8c:	491a      	ldr	r1, [pc, #104]	; (8001ff8 <HAL_RCC_ClockConfig+0x2e8>)
 8001f8e:	4313      	orrs	r3, r2
 8001f90:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	f003 0308 	and.w	r3, r3, #8
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d009      	beq.n	8001fb2 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001f9e:	4b16      	ldr	r3, [pc, #88]	; (8001ff8 <HAL_RCC_ClockConfig+0x2e8>)
 8001fa0:	685b      	ldr	r3, [r3, #4]
 8001fa2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	691b      	ldr	r3, [r3, #16]
 8001faa:	00db      	lsls	r3, r3, #3
 8001fac:	4912      	ldr	r1, [pc, #72]	; (8001ff8 <HAL_RCC_ClockConfig+0x2e8>)
 8001fae:	4313      	orrs	r3, r2
 8001fb0:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001fb2:	f000 f829 	bl	8002008 <HAL_RCC_GetSysClockFreq>
 8001fb6:	4601      	mov	r1, r0
 8001fb8:	4b0f      	ldr	r3, [pc, #60]	; (8001ff8 <HAL_RCC_ClockConfig+0x2e8>)
 8001fba:	685b      	ldr	r3, [r3, #4]
 8001fbc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001fc0:	22f0      	movs	r2, #240	; 0xf0
 8001fc2:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fc4:	693a      	ldr	r2, [r7, #16]
 8001fc6:	fa92 f2a2 	rbit	r2, r2
 8001fca:	60fa      	str	r2, [r7, #12]
  return result;
 8001fcc:	68fa      	ldr	r2, [r7, #12]
 8001fce:	fab2 f282 	clz	r2, r2
 8001fd2:	b2d2      	uxtb	r2, r2
 8001fd4:	40d3      	lsrs	r3, r2
 8001fd6:	4a09      	ldr	r2, [pc, #36]	; (8001ffc <HAL_RCC_ClockConfig+0x2ec>)
 8001fd8:	5cd3      	ldrb	r3, [r2, r3]
 8001fda:	fa21 f303 	lsr.w	r3, r1, r3
 8001fde:	4a08      	ldr	r2, [pc, #32]	; (8002000 <HAL_RCC_ClockConfig+0x2f0>)
 8001fe0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8001fe2:	4b08      	ldr	r3, [pc, #32]	; (8002004 <HAL_RCC_ClockConfig+0x2f4>)
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	f7fe fb70 	bl	80006cc <HAL_InitTick>
  
  return HAL_OK;
 8001fec:	2300      	movs	r3, #0
}
 8001fee:	4618      	mov	r0, r3
 8001ff0:	3778      	adds	r7, #120	; 0x78
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bd80      	pop	{r7, pc}
 8001ff6:	bf00      	nop
 8001ff8:	40021000 	.word	0x40021000
 8001ffc:	0800373c 	.word	0x0800373c
 8002000:	20000000 	.word	0x20000000
 8002004:	20000004 	.word	0x20000004

08002008 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002008:	b480      	push	{r7}
 800200a:	b08b      	sub	sp, #44	; 0x2c
 800200c:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800200e:	2300      	movs	r3, #0
 8002010:	61fb      	str	r3, [r7, #28]
 8002012:	2300      	movs	r3, #0
 8002014:	61bb      	str	r3, [r7, #24]
 8002016:	2300      	movs	r3, #0
 8002018:	627b      	str	r3, [r7, #36]	; 0x24
 800201a:	2300      	movs	r3, #0
 800201c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800201e:	2300      	movs	r3, #0
 8002020:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8002022:	4b2a      	ldr	r3, [pc, #168]	; (80020cc <HAL_RCC_GetSysClockFreq+0xc4>)
 8002024:	685b      	ldr	r3, [r3, #4]
 8002026:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002028:	69fb      	ldr	r3, [r7, #28]
 800202a:	f003 030c 	and.w	r3, r3, #12
 800202e:	2b04      	cmp	r3, #4
 8002030:	d002      	beq.n	8002038 <HAL_RCC_GetSysClockFreq+0x30>
 8002032:	2b08      	cmp	r3, #8
 8002034:	d003      	beq.n	800203e <HAL_RCC_GetSysClockFreq+0x36>
 8002036:	e03f      	b.n	80020b8 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002038:	4b25      	ldr	r3, [pc, #148]	; (80020d0 <HAL_RCC_GetSysClockFreq+0xc8>)
 800203a:	623b      	str	r3, [r7, #32]
      break;
 800203c:	e03f      	b.n	80020be <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800203e:	69fb      	ldr	r3, [r7, #28]
 8002040:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8002044:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8002048:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800204a:	68ba      	ldr	r2, [r7, #8]
 800204c:	fa92 f2a2 	rbit	r2, r2
 8002050:	607a      	str	r2, [r7, #4]
  return result;
 8002052:	687a      	ldr	r2, [r7, #4]
 8002054:	fab2 f282 	clz	r2, r2
 8002058:	b2d2      	uxtb	r2, r2
 800205a:	40d3      	lsrs	r3, r2
 800205c:	4a1d      	ldr	r2, [pc, #116]	; (80020d4 <HAL_RCC_GetSysClockFreq+0xcc>)
 800205e:	5cd3      	ldrb	r3, [r2, r3]
 8002060:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8002062:	4b1a      	ldr	r3, [pc, #104]	; (80020cc <HAL_RCC_GetSysClockFreq+0xc4>)
 8002064:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002066:	f003 030f 	and.w	r3, r3, #15
 800206a:	220f      	movs	r2, #15
 800206c:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800206e:	693a      	ldr	r2, [r7, #16]
 8002070:	fa92 f2a2 	rbit	r2, r2
 8002074:	60fa      	str	r2, [r7, #12]
  return result;
 8002076:	68fa      	ldr	r2, [r7, #12]
 8002078:	fab2 f282 	clz	r2, r2
 800207c:	b2d2      	uxtb	r2, r2
 800207e:	40d3      	lsrs	r3, r2
 8002080:	4a15      	ldr	r2, [pc, #84]	; (80020d8 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002082:	5cd3      	ldrb	r3, [r2, r3]
 8002084:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8002086:	69fb      	ldr	r3, [r7, #28]
 8002088:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800208c:	2b00      	cmp	r3, #0
 800208e:	d008      	beq.n	80020a2 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002090:	4a0f      	ldr	r2, [pc, #60]	; (80020d0 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002092:	69bb      	ldr	r3, [r7, #24]
 8002094:	fbb2 f2f3 	udiv	r2, r2, r3
 8002098:	697b      	ldr	r3, [r7, #20]
 800209a:	fb02 f303 	mul.w	r3, r2, r3
 800209e:	627b      	str	r3, [r7, #36]	; 0x24
 80020a0:	e007      	b.n	80020b2 <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80020a2:	4a0b      	ldr	r2, [pc, #44]	; (80020d0 <HAL_RCC_GetSysClockFreq+0xc8>)
 80020a4:	69bb      	ldr	r3, [r7, #24]
 80020a6:	fbb2 f2f3 	udiv	r2, r2, r3
 80020aa:	697b      	ldr	r3, [r7, #20]
 80020ac:	fb02 f303 	mul.w	r3, r2, r3
 80020b0:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80020b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020b4:	623b      	str	r3, [r7, #32]
      break;
 80020b6:	e002      	b.n	80020be <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80020b8:	4b05      	ldr	r3, [pc, #20]	; (80020d0 <HAL_RCC_GetSysClockFreq+0xc8>)
 80020ba:	623b      	str	r3, [r7, #32]
      break;
 80020bc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80020be:	6a3b      	ldr	r3, [r7, #32]
}
 80020c0:	4618      	mov	r0, r3
 80020c2:	372c      	adds	r7, #44	; 0x2c
 80020c4:	46bd      	mov	sp, r7
 80020c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ca:	4770      	bx	lr
 80020cc:	40021000 	.word	0x40021000
 80020d0:	007a1200 	.word	0x007a1200
 80020d4:	08003754 	.word	0x08003754
 80020d8:	08003764 	.word	0x08003764

080020dc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80020dc:	b480      	push	{r7}
 80020de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80020e0:	4b03      	ldr	r3, [pc, #12]	; (80020f0 <HAL_RCC_GetHCLKFreq+0x14>)
 80020e2:	681b      	ldr	r3, [r3, #0]
}
 80020e4:	4618      	mov	r0, r3
 80020e6:	46bd      	mov	sp, r7
 80020e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ec:	4770      	bx	lr
 80020ee:	bf00      	nop
 80020f0:	20000000 	.word	0x20000000

080020f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b082      	sub	sp, #8
 80020f8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80020fa:	f7ff ffef 	bl	80020dc <HAL_RCC_GetHCLKFreq>
 80020fe:	4601      	mov	r1, r0
 8002100:	4b0b      	ldr	r3, [pc, #44]	; (8002130 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8002102:	685b      	ldr	r3, [r3, #4]
 8002104:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002108:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800210c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800210e:	687a      	ldr	r2, [r7, #4]
 8002110:	fa92 f2a2 	rbit	r2, r2
 8002114:	603a      	str	r2, [r7, #0]
  return result;
 8002116:	683a      	ldr	r2, [r7, #0]
 8002118:	fab2 f282 	clz	r2, r2
 800211c:	b2d2      	uxtb	r2, r2
 800211e:	40d3      	lsrs	r3, r2
 8002120:	4a04      	ldr	r2, [pc, #16]	; (8002134 <HAL_RCC_GetPCLK1Freq+0x40>)
 8002122:	5cd3      	ldrb	r3, [r2, r3]
 8002124:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8002128:	4618      	mov	r0, r3
 800212a:	3708      	adds	r7, #8
 800212c:	46bd      	mov	sp, r7
 800212e:	bd80      	pop	{r7, pc}
 8002130:	40021000 	.word	0x40021000
 8002134:	0800374c 	.word	0x0800374c

08002138 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b082      	sub	sp, #8
 800213c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800213e:	f7ff ffcd 	bl	80020dc <HAL_RCC_GetHCLKFreq>
 8002142:	4601      	mov	r1, r0
 8002144:	4b0b      	ldr	r3, [pc, #44]	; (8002174 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8002146:	685b      	ldr	r3, [r3, #4]
 8002148:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 800214c:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8002150:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002152:	687a      	ldr	r2, [r7, #4]
 8002154:	fa92 f2a2 	rbit	r2, r2
 8002158:	603a      	str	r2, [r7, #0]
  return result;
 800215a:	683a      	ldr	r2, [r7, #0]
 800215c:	fab2 f282 	clz	r2, r2
 8002160:	b2d2      	uxtb	r2, r2
 8002162:	40d3      	lsrs	r3, r2
 8002164:	4a04      	ldr	r2, [pc, #16]	; (8002178 <HAL_RCC_GetPCLK2Freq+0x40>)
 8002166:	5cd3      	ldrb	r3, [r2, r3]
 8002168:	fa21 f303 	lsr.w	r3, r1, r3
} 
 800216c:	4618      	mov	r0, r3
 800216e:	3708      	adds	r7, #8
 8002170:	46bd      	mov	sp, r7
 8002172:	bd80      	pop	{r7, pc}
 8002174:	40021000 	.word	0x40021000
 8002178:	0800374c 	.word	0x0800374c

0800217c <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b092      	sub	sp, #72	; 0x48
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002184:	2300      	movs	r3, #0
 8002186:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8002188:	2300      	movs	r3, #0
 800218a:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 800218c:	2300      	movs	r3, #0
 800218e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800219a:	2b00      	cmp	r3, #0
 800219c:	f000 80d4 	beq.w	8002348 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80021a0:	4b4e      	ldr	r3, [pc, #312]	; (80022dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80021a2:	69db      	ldr	r3, [r3, #28]
 80021a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d10e      	bne.n	80021ca <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80021ac:	4b4b      	ldr	r3, [pc, #300]	; (80022dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80021ae:	69db      	ldr	r3, [r3, #28]
 80021b0:	4a4a      	ldr	r2, [pc, #296]	; (80022dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80021b2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80021b6:	61d3      	str	r3, [r2, #28]
 80021b8:	4b48      	ldr	r3, [pc, #288]	; (80022dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80021ba:	69db      	ldr	r3, [r3, #28]
 80021bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021c0:	60bb      	str	r3, [r7, #8]
 80021c2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80021c4:	2301      	movs	r3, #1
 80021c6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021ca:	4b45      	ldr	r3, [pc, #276]	; (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d118      	bne.n	8002208 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80021d6:	4b42      	ldr	r3, [pc, #264]	; (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	4a41      	ldr	r2, [pc, #260]	; (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80021dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021e0:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80021e2:	f7fe fab7 	bl	8000754 <HAL_GetTick>
 80021e6:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021e8:	e008      	b.n	80021fc <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021ea:	f7fe fab3 	bl	8000754 <HAL_GetTick>
 80021ee:	4602      	mov	r2, r0
 80021f0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80021f2:	1ad3      	subs	r3, r2, r3
 80021f4:	2b64      	cmp	r3, #100	; 0x64
 80021f6:	d901      	bls.n	80021fc <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80021f8:	2303      	movs	r3, #3
 80021fa:	e1d6      	b.n	80025aa <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021fc:	4b38      	ldr	r3, [pc, #224]	; (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002204:	2b00      	cmp	r3, #0
 8002206:	d0f0      	beq.n	80021ea <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002208:	4b34      	ldr	r3, [pc, #208]	; (80022dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800220a:	6a1b      	ldr	r3, [r3, #32]
 800220c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002210:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002212:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002214:	2b00      	cmp	r3, #0
 8002216:	f000 8084 	beq.w	8002322 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	685b      	ldr	r3, [r3, #4]
 800221e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002222:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002224:	429a      	cmp	r2, r3
 8002226:	d07c      	beq.n	8002322 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002228:	4b2c      	ldr	r3, [pc, #176]	; (80022dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800222a:	6a1b      	ldr	r3, [r3, #32]
 800222c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002230:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002232:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002236:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002238:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800223a:	fa93 f3a3 	rbit	r3, r3
 800223e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002240:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002242:	fab3 f383 	clz	r3, r3
 8002246:	b2db      	uxtb	r3, r3
 8002248:	461a      	mov	r2, r3
 800224a:	4b26      	ldr	r3, [pc, #152]	; (80022e4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800224c:	4413      	add	r3, r2
 800224e:	009b      	lsls	r3, r3, #2
 8002250:	461a      	mov	r2, r3
 8002252:	2301      	movs	r3, #1
 8002254:	6013      	str	r3, [r2, #0]
 8002256:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800225a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800225c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800225e:	fa93 f3a3 	rbit	r3, r3
 8002262:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002264:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002266:	fab3 f383 	clz	r3, r3
 800226a:	b2db      	uxtb	r3, r3
 800226c:	461a      	mov	r2, r3
 800226e:	4b1d      	ldr	r3, [pc, #116]	; (80022e4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002270:	4413      	add	r3, r2
 8002272:	009b      	lsls	r3, r3, #2
 8002274:	461a      	mov	r2, r3
 8002276:	2300      	movs	r3, #0
 8002278:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800227a:	4a18      	ldr	r2, [pc, #96]	; (80022dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800227c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800227e:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002280:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002282:	f003 0301 	and.w	r3, r3, #1
 8002286:	2b00      	cmp	r3, #0
 8002288:	d04b      	beq.n	8002322 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800228a:	f7fe fa63 	bl	8000754 <HAL_GetTick>
 800228e:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002290:	e00a      	b.n	80022a8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002292:	f7fe fa5f 	bl	8000754 <HAL_GetTick>
 8002296:	4602      	mov	r2, r0
 8002298:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800229a:	1ad3      	subs	r3, r2, r3
 800229c:	f241 3288 	movw	r2, #5000	; 0x1388
 80022a0:	4293      	cmp	r3, r2
 80022a2:	d901      	bls.n	80022a8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 80022a4:	2303      	movs	r3, #3
 80022a6:	e180      	b.n	80025aa <HAL_RCCEx_PeriphCLKConfig+0x42e>
 80022a8:	2302      	movs	r3, #2
 80022aa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022ae:	fa93 f3a3 	rbit	r3, r3
 80022b2:	627b      	str	r3, [r7, #36]	; 0x24
 80022b4:	2302      	movs	r3, #2
 80022b6:	623b      	str	r3, [r7, #32]
 80022b8:	6a3b      	ldr	r3, [r7, #32]
 80022ba:	fa93 f3a3 	rbit	r3, r3
 80022be:	61fb      	str	r3, [r7, #28]
  return result;
 80022c0:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022c2:	fab3 f383 	clz	r3, r3
 80022c6:	b2db      	uxtb	r3, r3
 80022c8:	095b      	lsrs	r3, r3, #5
 80022ca:	b2db      	uxtb	r3, r3
 80022cc:	f043 0302 	orr.w	r3, r3, #2
 80022d0:	b2db      	uxtb	r3, r3
 80022d2:	2b02      	cmp	r3, #2
 80022d4:	d108      	bne.n	80022e8 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 80022d6:	4b01      	ldr	r3, [pc, #4]	; (80022dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80022d8:	6a1b      	ldr	r3, [r3, #32]
 80022da:	e00d      	b.n	80022f8 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 80022dc:	40021000 	.word	0x40021000
 80022e0:	40007000 	.word	0x40007000
 80022e4:	10908100 	.word	0x10908100
 80022e8:	2302      	movs	r3, #2
 80022ea:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022ec:	69bb      	ldr	r3, [r7, #24]
 80022ee:	fa93 f3a3 	rbit	r3, r3
 80022f2:	617b      	str	r3, [r7, #20]
 80022f4:	4ba0      	ldr	r3, [pc, #640]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80022f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022f8:	2202      	movs	r2, #2
 80022fa:	613a      	str	r2, [r7, #16]
 80022fc:	693a      	ldr	r2, [r7, #16]
 80022fe:	fa92 f2a2 	rbit	r2, r2
 8002302:	60fa      	str	r2, [r7, #12]
  return result;
 8002304:	68fa      	ldr	r2, [r7, #12]
 8002306:	fab2 f282 	clz	r2, r2
 800230a:	b2d2      	uxtb	r2, r2
 800230c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002310:	b2d2      	uxtb	r2, r2
 8002312:	f002 021f 	and.w	r2, r2, #31
 8002316:	2101      	movs	r1, #1
 8002318:	fa01 f202 	lsl.w	r2, r1, r2
 800231c:	4013      	ands	r3, r2
 800231e:	2b00      	cmp	r3, #0
 8002320:	d0b7      	beq.n	8002292 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002322:	4b95      	ldr	r3, [pc, #596]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002324:	6a1b      	ldr	r3, [r3, #32]
 8002326:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	685b      	ldr	r3, [r3, #4]
 800232e:	4992      	ldr	r1, [pc, #584]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002330:	4313      	orrs	r3, r2
 8002332:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002334:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8002338:	2b01      	cmp	r3, #1
 800233a:	d105      	bne.n	8002348 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800233c:	4b8e      	ldr	r3, [pc, #568]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800233e:	69db      	ldr	r3, [r3, #28]
 8002340:	4a8d      	ldr	r2, [pc, #564]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002342:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002346:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f003 0301 	and.w	r3, r3, #1
 8002350:	2b00      	cmp	r3, #0
 8002352:	d008      	beq.n	8002366 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002354:	4b88      	ldr	r3, [pc, #544]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002356:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002358:	f023 0203 	bic.w	r2, r3, #3
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	689b      	ldr	r3, [r3, #8]
 8002360:	4985      	ldr	r1, [pc, #532]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002362:	4313      	orrs	r3, r2
 8002364:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f003 0302 	and.w	r3, r3, #2
 800236e:	2b00      	cmp	r3, #0
 8002370:	d008      	beq.n	8002384 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002372:	4b81      	ldr	r3, [pc, #516]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002374:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002376:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	68db      	ldr	r3, [r3, #12]
 800237e:	497e      	ldr	r1, [pc, #504]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002380:	4313      	orrs	r3, r2
 8002382:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f003 0304 	and.w	r3, r3, #4
 800238c:	2b00      	cmp	r3, #0
 800238e:	d008      	beq.n	80023a2 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002390:	4b79      	ldr	r3, [pc, #484]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002392:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002394:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	691b      	ldr	r3, [r3, #16]
 800239c:	4976      	ldr	r1, [pc, #472]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800239e:	4313      	orrs	r3, r2
 80023a0:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f003 0320 	and.w	r3, r3, #32
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d008      	beq.n	80023c0 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80023ae:	4b72      	ldr	r3, [pc, #456]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80023b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023b2:	f023 0210 	bic.w	r2, r3, #16
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	69db      	ldr	r3, [r3, #28]
 80023ba:	496f      	ldr	r1, [pc, #444]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80023bc:	4313      	orrs	r3, r2
 80023be:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d008      	beq.n	80023de <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80023cc:	4b6a      	ldr	r3, [pc, #424]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80023ce:	685b      	ldr	r3, [r3, #4]
 80023d0:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023d8:	4967      	ldr	r1, [pc, #412]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80023da:	4313      	orrs	r3, r2
 80023dc:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d008      	beq.n	80023fc <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80023ea:	4b63      	ldr	r3, [pc, #396]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80023ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ee:	f023 0220 	bic.w	r2, r3, #32
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	6a1b      	ldr	r3, [r3, #32]
 80023f6:	4960      	ldr	r1, [pc, #384]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80023f8:	4313      	orrs	r3, r2
 80023fa:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002404:	2b00      	cmp	r3, #0
 8002406:	d008      	beq.n	800241a <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002408:	4b5b      	ldr	r3, [pc, #364]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800240a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800240c:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002414:	4958      	ldr	r1, [pc, #352]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002416:	4313      	orrs	r3, r2
 8002418:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f003 0308 	and.w	r3, r3, #8
 8002422:	2b00      	cmp	r3, #0
 8002424:	d008      	beq.n	8002438 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002426:	4b54      	ldr	r3, [pc, #336]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002428:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800242a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	695b      	ldr	r3, [r3, #20]
 8002432:	4951      	ldr	r1, [pc, #324]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002434:	4313      	orrs	r3, r2
 8002436:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f003 0310 	and.w	r3, r3, #16
 8002440:	2b00      	cmp	r3, #0
 8002442:	d008      	beq.n	8002456 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002444:	4b4c      	ldr	r3, [pc, #304]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002446:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002448:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	699b      	ldr	r3, [r3, #24]
 8002450:	4949      	ldr	r1, [pc, #292]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002452:	4313      	orrs	r3, r2
 8002454:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800245e:	2b00      	cmp	r3, #0
 8002460:	d008      	beq.n	8002474 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002462:	4b45      	ldr	r3, [pc, #276]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800246e:	4942      	ldr	r1, [pc, #264]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002470:	4313      	orrs	r3, r2
 8002472:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800247c:	2b00      	cmp	r3, #0
 800247e:	d008      	beq.n	8002492 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002480:	4b3d      	ldr	r3, [pc, #244]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002482:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002484:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800248c:	493a      	ldr	r1, [pc, #232]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800248e:	4313      	orrs	r3, r2
 8002490:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800249a:	2b00      	cmp	r3, #0
 800249c:	d008      	beq.n	80024b0 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 800249e:	4b36      	ldr	r3, [pc, #216]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80024a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024a2:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024aa:	4933      	ldr	r1, [pc, #204]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80024ac:	4313      	orrs	r3, r2
 80024ae:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d008      	beq.n	80024ce <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80024bc:	4b2e      	ldr	r3, [pc, #184]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80024be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024c0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80024c8:	492b      	ldr	r1, [pc, #172]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80024ca:	4313      	orrs	r3, r2
 80024cc:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d008      	beq.n	80024ec <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 80024da:	4b27      	ldr	r3, [pc, #156]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80024dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024de:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024e6:	4924      	ldr	r1, [pc, #144]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80024e8:	4313      	orrs	r3, r2
 80024ea:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d008      	beq.n	800250a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 80024f8:	4b1f      	ldr	r3, [pc, #124]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80024fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024fc:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002504:	491c      	ldr	r1, [pc, #112]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002506:	4313      	orrs	r3, r2
 8002508:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002512:	2b00      	cmp	r3, #0
 8002514:	d008      	beq.n	8002528 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8002516:	4b18      	ldr	r3, [pc, #96]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002518:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800251a:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002522:	4915      	ldr	r1, [pc, #84]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002524:	4313      	orrs	r3, r2
 8002526:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002530:	2b00      	cmp	r3, #0
 8002532:	d008      	beq.n	8002546 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8002534:	4b10      	ldr	r3, [pc, #64]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002536:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002538:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002540:	490d      	ldr	r1, [pc, #52]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002542:	4313      	orrs	r3, r2
 8002544:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800254e:	2b00      	cmp	r3, #0
 8002550:	d008      	beq.n	8002564 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8002552:	4b09      	ldr	r3, [pc, #36]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002554:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002556:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800255e:	4906      	ldr	r1, [pc, #24]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002560:	4313      	orrs	r3, r2
 8002562:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800256c:	2b00      	cmp	r3, #0
 800256e:	d00c      	beq.n	800258a <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8002570:	4b01      	ldr	r3, [pc, #4]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002572:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002574:	e002      	b.n	800257c <HAL_RCCEx_PeriphCLKConfig+0x400>
 8002576:	bf00      	nop
 8002578:	40021000 	.word	0x40021000
 800257c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002584:	490b      	ldr	r1, [pc, #44]	; (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002586:	4313      	orrs	r3, r2
 8002588:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002592:	2b00      	cmp	r3, #0
 8002594:	d008      	beq.n	80025a8 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8002596:	4b07      	ldr	r3, [pc, #28]	; (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002598:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800259a:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80025a2:	4904      	ldr	r1, [pc, #16]	; (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80025a4:	4313      	orrs	r3, r2
 80025a6:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80025a8:	2300      	movs	r3, #0
}
 80025aa:	4618      	mov	r0, r3
 80025ac:	3748      	adds	r7, #72	; 0x48
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bd80      	pop	{r7, pc}
 80025b2:	bf00      	nop
 80025b4:	40021000 	.word	0x40021000

080025b8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b082      	sub	sp, #8
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d101      	bne.n	80025ca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80025c6:	2301      	movs	r3, #1
 80025c8:	e040      	b.n	800264c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d106      	bne.n	80025e0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	2200      	movs	r2, #0
 80025d6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80025da:	6878      	ldr	r0, [r7, #4]
 80025dc:	f7fd ff82 	bl	80004e4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2224      	movs	r2, #36	; 0x24
 80025e4:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	681a      	ldr	r2, [r3, #0]
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f022 0201 	bic.w	r2, r2, #1
 80025f4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80025f6:	6878      	ldr	r0, [r7, #4]
 80025f8:	f000 f8c0 	bl	800277c <UART_SetConfig>
 80025fc:	4603      	mov	r3, r0
 80025fe:	2b01      	cmp	r3, #1
 8002600:	d101      	bne.n	8002606 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8002602:	2301      	movs	r3, #1
 8002604:	e022      	b.n	800264c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800260a:	2b00      	cmp	r3, #0
 800260c:	d002      	beq.n	8002614 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800260e:	6878      	ldr	r0, [r7, #4]
 8002610:	f000 fa8a 	bl	8002b28 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	685a      	ldr	r2, [r3, #4]
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002622:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	689a      	ldr	r2, [r3, #8]
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002632:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	681a      	ldr	r2, [r3, #0]
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f042 0201 	orr.w	r2, r2, #1
 8002642:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002644:	6878      	ldr	r0, [r7, #4]
 8002646:	f000 fb11 	bl	8002c6c <UART_CheckIdleState>
 800264a:	4603      	mov	r3, r0
}
 800264c:	4618      	mov	r0, r3
 800264e:	3708      	adds	r7, #8
 8002650:	46bd      	mov	sp, r7
 8002652:	bd80      	pop	{r7, pc}

08002654 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b08a      	sub	sp, #40	; 0x28
 8002658:	af02      	add	r7, sp, #8
 800265a:	60f8      	str	r0, [r7, #12]
 800265c:	60b9      	str	r1, [r7, #8]
 800265e:	603b      	str	r3, [r7, #0]
 8002660:	4613      	mov	r3, r2
 8002662:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002668:	2b20      	cmp	r3, #32
 800266a:	f040 8082 	bne.w	8002772 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 800266e:	68bb      	ldr	r3, [r7, #8]
 8002670:	2b00      	cmp	r3, #0
 8002672:	d002      	beq.n	800267a <HAL_UART_Transmit+0x26>
 8002674:	88fb      	ldrh	r3, [r7, #6]
 8002676:	2b00      	cmp	r3, #0
 8002678:	d101      	bne.n	800267e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800267a:	2301      	movs	r3, #1
 800267c:	e07a      	b.n	8002774 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8002684:	2b01      	cmp	r3, #1
 8002686:	d101      	bne.n	800268c <HAL_UART_Transmit+0x38>
 8002688:	2302      	movs	r3, #2
 800268a:	e073      	b.n	8002774 <HAL_UART_Transmit+0x120>
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	2201      	movs	r2, #1
 8002690:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	2200      	movs	r2, #0
 8002698:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	2221      	movs	r2, #33	; 0x21
 80026a0:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80026a2:	f7fe f857 	bl	8000754 <HAL_GetTick>
 80026a6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	88fa      	ldrh	r2, [r7, #6]
 80026ac:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	88fa      	ldrh	r2, [r7, #6]
 80026b4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	689b      	ldr	r3, [r3, #8]
 80026bc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80026c0:	d108      	bne.n	80026d4 <HAL_UART_Transmit+0x80>
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	691b      	ldr	r3, [r3, #16]
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d104      	bne.n	80026d4 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 80026ca:	2300      	movs	r3, #0
 80026cc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80026ce:	68bb      	ldr	r3, [r7, #8]
 80026d0:	61bb      	str	r3, [r7, #24]
 80026d2:	e003      	b.n	80026dc <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 80026d4:	68bb      	ldr	r3, [r7, #8]
 80026d6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80026d8:	2300      	movs	r3, #0
 80026da:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	2200      	movs	r2, #0
 80026e0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 80026e4:	e02d      	b.n	8002742 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80026e6:	683b      	ldr	r3, [r7, #0]
 80026e8:	9300      	str	r3, [sp, #0]
 80026ea:	697b      	ldr	r3, [r7, #20]
 80026ec:	2200      	movs	r2, #0
 80026ee:	2180      	movs	r1, #128	; 0x80
 80026f0:	68f8      	ldr	r0, [r7, #12]
 80026f2:	f000 fb04 	bl	8002cfe <UART_WaitOnFlagUntilTimeout>
 80026f6:	4603      	mov	r3, r0
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d001      	beq.n	8002700 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 80026fc:	2303      	movs	r3, #3
 80026fe:	e039      	b.n	8002774 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8002700:	69fb      	ldr	r3, [r7, #28]
 8002702:	2b00      	cmp	r3, #0
 8002704:	d10b      	bne.n	800271e <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002706:	69bb      	ldr	r3, [r7, #24]
 8002708:	881a      	ldrh	r2, [r3, #0]
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002712:	b292      	uxth	r2, r2
 8002714:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002716:	69bb      	ldr	r3, [r7, #24]
 8002718:	3302      	adds	r3, #2
 800271a:	61bb      	str	r3, [r7, #24]
 800271c:	e008      	b.n	8002730 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800271e:	69fb      	ldr	r3, [r7, #28]
 8002720:	781a      	ldrb	r2, [r3, #0]
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	b292      	uxth	r2, r2
 8002728:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800272a:	69fb      	ldr	r3, [r7, #28]
 800272c:	3301      	adds	r3, #1
 800272e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002736:	b29b      	uxth	r3, r3
 8002738:	3b01      	subs	r3, #1
 800273a:	b29a      	uxth	r2, r3
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002748:	b29b      	uxth	r3, r3
 800274a:	2b00      	cmp	r3, #0
 800274c:	d1cb      	bne.n	80026e6 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	9300      	str	r3, [sp, #0]
 8002752:	697b      	ldr	r3, [r7, #20]
 8002754:	2200      	movs	r2, #0
 8002756:	2140      	movs	r1, #64	; 0x40
 8002758:	68f8      	ldr	r0, [r7, #12]
 800275a:	f000 fad0 	bl	8002cfe <UART_WaitOnFlagUntilTimeout>
 800275e:	4603      	mov	r3, r0
 8002760:	2b00      	cmp	r3, #0
 8002762:	d001      	beq.n	8002768 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8002764:	2303      	movs	r3, #3
 8002766:	e005      	b.n	8002774 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	2220      	movs	r2, #32
 800276c:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800276e:	2300      	movs	r3, #0
 8002770:	e000      	b.n	8002774 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8002772:	2302      	movs	r3, #2
  }
}
 8002774:	4618      	mov	r0, r3
 8002776:	3720      	adds	r7, #32
 8002778:	46bd      	mov	sp, r7
 800277a:	bd80      	pop	{r7, pc}

0800277c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	b088      	sub	sp, #32
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002784:	2300      	movs	r3, #0
 8002786:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	689a      	ldr	r2, [r3, #8]
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	691b      	ldr	r3, [r3, #16]
 8002790:	431a      	orrs	r2, r3
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	695b      	ldr	r3, [r3, #20]
 8002796:	431a      	orrs	r2, r3
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	69db      	ldr	r3, [r3, #28]
 800279c:	4313      	orrs	r3, r2
 800279e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	681a      	ldr	r2, [r3, #0]
 80027a6:	4bab      	ldr	r3, [pc, #684]	; (8002a54 <UART_SetConfig+0x2d8>)
 80027a8:	4013      	ands	r3, r2
 80027aa:	687a      	ldr	r2, [r7, #4]
 80027ac:	6812      	ldr	r2, [r2, #0]
 80027ae:	6979      	ldr	r1, [r7, #20]
 80027b0:	430b      	orrs	r3, r1
 80027b2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	685b      	ldr	r3, [r3, #4]
 80027ba:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	68da      	ldr	r2, [r3, #12]
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	430a      	orrs	r2, r1
 80027c8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	699b      	ldr	r3, [r3, #24]
 80027ce:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	6a1b      	ldr	r3, [r3, #32]
 80027d4:	697a      	ldr	r2, [r7, #20]
 80027d6:	4313      	orrs	r3, r2
 80027d8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	689b      	ldr	r3, [r3, #8]
 80027e0:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	697a      	ldr	r2, [r7, #20]
 80027ea:	430a      	orrs	r2, r1
 80027ec:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	4a99      	ldr	r2, [pc, #612]	; (8002a58 <UART_SetConfig+0x2dc>)
 80027f4:	4293      	cmp	r3, r2
 80027f6:	d120      	bne.n	800283a <UART_SetConfig+0xbe>
 80027f8:	4b98      	ldr	r3, [pc, #608]	; (8002a5c <UART_SetConfig+0x2e0>)
 80027fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027fc:	f003 0303 	and.w	r3, r3, #3
 8002800:	2b03      	cmp	r3, #3
 8002802:	d817      	bhi.n	8002834 <UART_SetConfig+0xb8>
 8002804:	a201      	add	r2, pc, #4	; (adr r2, 800280c <UART_SetConfig+0x90>)
 8002806:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800280a:	bf00      	nop
 800280c:	0800281d 	.word	0x0800281d
 8002810:	08002829 	.word	0x08002829
 8002814:	0800282f 	.word	0x0800282f
 8002818:	08002823 	.word	0x08002823
 800281c:	2301      	movs	r3, #1
 800281e:	77fb      	strb	r3, [r7, #31]
 8002820:	e0b5      	b.n	800298e <UART_SetConfig+0x212>
 8002822:	2302      	movs	r3, #2
 8002824:	77fb      	strb	r3, [r7, #31]
 8002826:	e0b2      	b.n	800298e <UART_SetConfig+0x212>
 8002828:	2304      	movs	r3, #4
 800282a:	77fb      	strb	r3, [r7, #31]
 800282c:	e0af      	b.n	800298e <UART_SetConfig+0x212>
 800282e:	2308      	movs	r3, #8
 8002830:	77fb      	strb	r3, [r7, #31]
 8002832:	e0ac      	b.n	800298e <UART_SetConfig+0x212>
 8002834:	2310      	movs	r3, #16
 8002836:	77fb      	strb	r3, [r7, #31]
 8002838:	e0a9      	b.n	800298e <UART_SetConfig+0x212>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	4a88      	ldr	r2, [pc, #544]	; (8002a60 <UART_SetConfig+0x2e4>)
 8002840:	4293      	cmp	r3, r2
 8002842:	d124      	bne.n	800288e <UART_SetConfig+0x112>
 8002844:	4b85      	ldr	r3, [pc, #532]	; (8002a5c <UART_SetConfig+0x2e0>)
 8002846:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002848:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800284c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002850:	d011      	beq.n	8002876 <UART_SetConfig+0xfa>
 8002852:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002856:	d817      	bhi.n	8002888 <UART_SetConfig+0x10c>
 8002858:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800285c:	d011      	beq.n	8002882 <UART_SetConfig+0x106>
 800285e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002862:	d811      	bhi.n	8002888 <UART_SetConfig+0x10c>
 8002864:	2b00      	cmp	r3, #0
 8002866:	d003      	beq.n	8002870 <UART_SetConfig+0xf4>
 8002868:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800286c:	d006      	beq.n	800287c <UART_SetConfig+0x100>
 800286e:	e00b      	b.n	8002888 <UART_SetConfig+0x10c>
 8002870:	2300      	movs	r3, #0
 8002872:	77fb      	strb	r3, [r7, #31]
 8002874:	e08b      	b.n	800298e <UART_SetConfig+0x212>
 8002876:	2302      	movs	r3, #2
 8002878:	77fb      	strb	r3, [r7, #31]
 800287a:	e088      	b.n	800298e <UART_SetConfig+0x212>
 800287c:	2304      	movs	r3, #4
 800287e:	77fb      	strb	r3, [r7, #31]
 8002880:	e085      	b.n	800298e <UART_SetConfig+0x212>
 8002882:	2308      	movs	r3, #8
 8002884:	77fb      	strb	r3, [r7, #31]
 8002886:	e082      	b.n	800298e <UART_SetConfig+0x212>
 8002888:	2310      	movs	r3, #16
 800288a:	77fb      	strb	r3, [r7, #31]
 800288c:	e07f      	b.n	800298e <UART_SetConfig+0x212>
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	4a74      	ldr	r2, [pc, #464]	; (8002a64 <UART_SetConfig+0x2e8>)
 8002894:	4293      	cmp	r3, r2
 8002896:	d124      	bne.n	80028e2 <UART_SetConfig+0x166>
 8002898:	4b70      	ldr	r3, [pc, #448]	; (8002a5c <UART_SetConfig+0x2e0>)
 800289a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800289c:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80028a0:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80028a4:	d011      	beq.n	80028ca <UART_SetConfig+0x14e>
 80028a6:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80028aa:	d817      	bhi.n	80028dc <UART_SetConfig+0x160>
 80028ac:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80028b0:	d011      	beq.n	80028d6 <UART_SetConfig+0x15a>
 80028b2:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80028b6:	d811      	bhi.n	80028dc <UART_SetConfig+0x160>
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d003      	beq.n	80028c4 <UART_SetConfig+0x148>
 80028bc:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80028c0:	d006      	beq.n	80028d0 <UART_SetConfig+0x154>
 80028c2:	e00b      	b.n	80028dc <UART_SetConfig+0x160>
 80028c4:	2300      	movs	r3, #0
 80028c6:	77fb      	strb	r3, [r7, #31]
 80028c8:	e061      	b.n	800298e <UART_SetConfig+0x212>
 80028ca:	2302      	movs	r3, #2
 80028cc:	77fb      	strb	r3, [r7, #31]
 80028ce:	e05e      	b.n	800298e <UART_SetConfig+0x212>
 80028d0:	2304      	movs	r3, #4
 80028d2:	77fb      	strb	r3, [r7, #31]
 80028d4:	e05b      	b.n	800298e <UART_SetConfig+0x212>
 80028d6:	2308      	movs	r3, #8
 80028d8:	77fb      	strb	r3, [r7, #31]
 80028da:	e058      	b.n	800298e <UART_SetConfig+0x212>
 80028dc:	2310      	movs	r3, #16
 80028de:	77fb      	strb	r3, [r7, #31]
 80028e0:	e055      	b.n	800298e <UART_SetConfig+0x212>
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	4a60      	ldr	r2, [pc, #384]	; (8002a68 <UART_SetConfig+0x2ec>)
 80028e8:	4293      	cmp	r3, r2
 80028ea:	d124      	bne.n	8002936 <UART_SetConfig+0x1ba>
 80028ec:	4b5b      	ldr	r3, [pc, #364]	; (8002a5c <UART_SetConfig+0x2e0>)
 80028ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028f0:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80028f4:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80028f8:	d011      	beq.n	800291e <UART_SetConfig+0x1a2>
 80028fa:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80028fe:	d817      	bhi.n	8002930 <UART_SetConfig+0x1b4>
 8002900:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002904:	d011      	beq.n	800292a <UART_SetConfig+0x1ae>
 8002906:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800290a:	d811      	bhi.n	8002930 <UART_SetConfig+0x1b4>
 800290c:	2b00      	cmp	r3, #0
 800290e:	d003      	beq.n	8002918 <UART_SetConfig+0x19c>
 8002910:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002914:	d006      	beq.n	8002924 <UART_SetConfig+0x1a8>
 8002916:	e00b      	b.n	8002930 <UART_SetConfig+0x1b4>
 8002918:	2300      	movs	r3, #0
 800291a:	77fb      	strb	r3, [r7, #31]
 800291c:	e037      	b.n	800298e <UART_SetConfig+0x212>
 800291e:	2302      	movs	r3, #2
 8002920:	77fb      	strb	r3, [r7, #31]
 8002922:	e034      	b.n	800298e <UART_SetConfig+0x212>
 8002924:	2304      	movs	r3, #4
 8002926:	77fb      	strb	r3, [r7, #31]
 8002928:	e031      	b.n	800298e <UART_SetConfig+0x212>
 800292a:	2308      	movs	r3, #8
 800292c:	77fb      	strb	r3, [r7, #31]
 800292e:	e02e      	b.n	800298e <UART_SetConfig+0x212>
 8002930:	2310      	movs	r3, #16
 8002932:	77fb      	strb	r3, [r7, #31]
 8002934:	e02b      	b.n	800298e <UART_SetConfig+0x212>
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	4a4c      	ldr	r2, [pc, #304]	; (8002a6c <UART_SetConfig+0x2f0>)
 800293c:	4293      	cmp	r3, r2
 800293e:	d124      	bne.n	800298a <UART_SetConfig+0x20e>
 8002940:	4b46      	ldr	r3, [pc, #280]	; (8002a5c <UART_SetConfig+0x2e0>)
 8002942:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002944:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8002948:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800294c:	d011      	beq.n	8002972 <UART_SetConfig+0x1f6>
 800294e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002952:	d817      	bhi.n	8002984 <UART_SetConfig+0x208>
 8002954:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002958:	d011      	beq.n	800297e <UART_SetConfig+0x202>
 800295a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800295e:	d811      	bhi.n	8002984 <UART_SetConfig+0x208>
 8002960:	2b00      	cmp	r3, #0
 8002962:	d003      	beq.n	800296c <UART_SetConfig+0x1f0>
 8002964:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002968:	d006      	beq.n	8002978 <UART_SetConfig+0x1fc>
 800296a:	e00b      	b.n	8002984 <UART_SetConfig+0x208>
 800296c:	2300      	movs	r3, #0
 800296e:	77fb      	strb	r3, [r7, #31]
 8002970:	e00d      	b.n	800298e <UART_SetConfig+0x212>
 8002972:	2302      	movs	r3, #2
 8002974:	77fb      	strb	r3, [r7, #31]
 8002976:	e00a      	b.n	800298e <UART_SetConfig+0x212>
 8002978:	2304      	movs	r3, #4
 800297a:	77fb      	strb	r3, [r7, #31]
 800297c:	e007      	b.n	800298e <UART_SetConfig+0x212>
 800297e:	2308      	movs	r3, #8
 8002980:	77fb      	strb	r3, [r7, #31]
 8002982:	e004      	b.n	800298e <UART_SetConfig+0x212>
 8002984:	2310      	movs	r3, #16
 8002986:	77fb      	strb	r3, [r7, #31]
 8002988:	e001      	b.n	800298e <UART_SetConfig+0x212>
 800298a:	2310      	movs	r3, #16
 800298c:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	69db      	ldr	r3, [r3, #28]
 8002992:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002996:	d16d      	bne.n	8002a74 <UART_SetConfig+0x2f8>
  {
    switch (clocksource)
 8002998:	7ffb      	ldrb	r3, [r7, #31]
 800299a:	2b08      	cmp	r3, #8
 800299c:	d827      	bhi.n	80029ee <UART_SetConfig+0x272>
 800299e:	a201      	add	r2, pc, #4	; (adr r2, 80029a4 <UART_SetConfig+0x228>)
 80029a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029a4:	080029c9 	.word	0x080029c9
 80029a8:	080029d1 	.word	0x080029d1
 80029ac:	080029d9 	.word	0x080029d9
 80029b0:	080029ef 	.word	0x080029ef
 80029b4:	080029df 	.word	0x080029df
 80029b8:	080029ef 	.word	0x080029ef
 80029bc:	080029ef 	.word	0x080029ef
 80029c0:	080029ef 	.word	0x080029ef
 80029c4:	080029e7 	.word	0x080029e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80029c8:	f7ff fb94 	bl	80020f4 <HAL_RCC_GetPCLK1Freq>
 80029cc:	61b8      	str	r0, [r7, #24]
        break;
 80029ce:	e013      	b.n	80029f8 <UART_SetConfig+0x27c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80029d0:	f7ff fbb2 	bl	8002138 <HAL_RCC_GetPCLK2Freq>
 80029d4:	61b8      	str	r0, [r7, #24]
        break;
 80029d6:	e00f      	b.n	80029f8 <UART_SetConfig+0x27c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80029d8:	4b25      	ldr	r3, [pc, #148]	; (8002a70 <UART_SetConfig+0x2f4>)
 80029da:	61bb      	str	r3, [r7, #24]
        break;
 80029dc:	e00c      	b.n	80029f8 <UART_SetConfig+0x27c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80029de:	f7ff fb13 	bl	8002008 <HAL_RCC_GetSysClockFreq>
 80029e2:	61b8      	str	r0, [r7, #24]
        break;
 80029e4:	e008      	b.n	80029f8 <UART_SetConfig+0x27c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80029e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80029ea:	61bb      	str	r3, [r7, #24]
        break;
 80029ec:	e004      	b.n	80029f8 <UART_SetConfig+0x27c>
      default:
        pclk = 0U;
 80029ee:	2300      	movs	r3, #0
 80029f0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80029f2:	2301      	movs	r3, #1
 80029f4:	77bb      	strb	r3, [r7, #30]
        break;
 80029f6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80029f8:	69bb      	ldr	r3, [r7, #24]
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	f000 8086 	beq.w	8002b0c <UART_SetConfig+0x390>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002a00:	69bb      	ldr	r3, [r7, #24]
 8002a02:	005a      	lsls	r2, r3, #1
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	685b      	ldr	r3, [r3, #4]
 8002a08:	085b      	lsrs	r3, r3, #1
 8002a0a:	441a      	add	r2, r3
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	685b      	ldr	r3, [r3, #4]
 8002a10:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a14:	b29b      	uxth	r3, r3
 8002a16:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002a18:	693b      	ldr	r3, [r7, #16]
 8002a1a:	2b0f      	cmp	r3, #15
 8002a1c:	d916      	bls.n	8002a4c <UART_SetConfig+0x2d0>
 8002a1e:	693b      	ldr	r3, [r7, #16]
 8002a20:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a24:	d212      	bcs.n	8002a4c <UART_SetConfig+0x2d0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002a26:	693b      	ldr	r3, [r7, #16]
 8002a28:	b29b      	uxth	r3, r3
 8002a2a:	f023 030f 	bic.w	r3, r3, #15
 8002a2e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002a30:	693b      	ldr	r3, [r7, #16]
 8002a32:	085b      	lsrs	r3, r3, #1
 8002a34:	b29b      	uxth	r3, r3
 8002a36:	f003 0307 	and.w	r3, r3, #7
 8002a3a:	b29a      	uxth	r2, r3
 8002a3c:	89fb      	ldrh	r3, [r7, #14]
 8002a3e:	4313      	orrs	r3, r2
 8002a40:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	89fa      	ldrh	r2, [r7, #14]
 8002a48:	60da      	str	r2, [r3, #12]
 8002a4a:	e05f      	b.n	8002b0c <UART_SetConfig+0x390>
      }
      else
      {
        ret = HAL_ERROR;
 8002a4c:	2301      	movs	r3, #1
 8002a4e:	77bb      	strb	r3, [r7, #30]
 8002a50:	e05c      	b.n	8002b0c <UART_SetConfig+0x390>
 8002a52:	bf00      	nop
 8002a54:	efff69f3 	.word	0xefff69f3
 8002a58:	40013800 	.word	0x40013800
 8002a5c:	40021000 	.word	0x40021000
 8002a60:	40004400 	.word	0x40004400
 8002a64:	40004800 	.word	0x40004800
 8002a68:	40004c00 	.word	0x40004c00
 8002a6c:	40005000 	.word	0x40005000
 8002a70:	007a1200 	.word	0x007a1200
      }
    }
  }
  else
  {
    switch (clocksource)
 8002a74:	7ffb      	ldrb	r3, [r7, #31]
 8002a76:	2b08      	cmp	r3, #8
 8002a78:	d827      	bhi.n	8002aca <UART_SetConfig+0x34e>
 8002a7a:	a201      	add	r2, pc, #4	; (adr r2, 8002a80 <UART_SetConfig+0x304>)
 8002a7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a80:	08002aa5 	.word	0x08002aa5
 8002a84:	08002aad 	.word	0x08002aad
 8002a88:	08002ab5 	.word	0x08002ab5
 8002a8c:	08002acb 	.word	0x08002acb
 8002a90:	08002abb 	.word	0x08002abb
 8002a94:	08002acb 	.word	0x08002acb
 8002a98:	08002acb 	.word	0x08002acb
 8002a9c:	08002acb 	.word	0x08002acb
 8002aa0:	08002ac3 	.word	0x08002ac3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002aa4:	f7ff fb26 	bl	80020f4 <HAL_RCC_GetPCLK1Freq>
 8002aa8:	61b8      	str	r0, [r7, #24]
        break;
 8002aaa:	e013      	b.n	8002ad4 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002aac:	f7ff fb44 	bl	8002138 <HAL_RCC_GetPCLK2Freq>
 8002ab0:	61b8      	str	r0, [r7, #24]
        break;
 8002ab2:	e00f      	b.n	8002ad4 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002ab4:	4b1b      	ldr	r3, [pc, #108]	; (8002b24 <UART_SetConfig+0x3a8>)
 8002ab6:	61bb      	str	r3, [r7, #24]
        break;
 8002ab8:	e00c      	b.n	8002ad4 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002aba:	f7ff faa5 	bl	8002008 <HAL_RCC_GetSysClockFreq>
 8002abe:	61b8      	str	r0, [r7, #24]
        break;
 8002ac0:	e008      	b.n	8002ad4 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002ac2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002ac6:	61bb      	str	r3, [r7, #24]
        break;
 8002ac8:	e004      	b.n	8002ad4 <UART_SetConfig+0x358>
      default:
        pclk = 0U;
 8002aca:	2300      	movs	r3, #0
 8002acc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002ace:	2301      	movs	r3, #1
 8002ad0:	77bb      	strb	r3, [r7, #30]
        break;
 8002ad2:	bf00      	nop
    }

    if (pclk != 0U)
 8002ad4:	69bb      	ldr	r3, [r7, #24]
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d018      	beq.n	8002b0c <UART_SetConfig+0x390>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	685b      	ldr	r3, [r3, #4]
 8002ade:	085a      	lsrs	r2, r3, #1
 8002ae0:	69bb      	ldr	r3, [r7, #24]
 8002ae2:	441a      	add	r2, r3
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	685b      	ldr	r3, [r3, #4]
 8002ae8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002aec:	b29b      	uxth	r3, r3
 8002aee:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002af0:	693b      	ldr	r3, [r7, #16]
 8002af2:	2b0f      	cmp	r3, #15
 8002af4:	d908      	bls.n	8002b08 <UART_SetConfig+0x38c>
 8002af6:	693b      	ldr	r3, [r7, #16]
 8002af8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002afc:	d204      	bcs.n	8002b08 <UART_SetConfig+0x38c>
      {
        huart->Instance->BRR = usartdiv;
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	693a      	ldr	r2, [r7, #16]
 8002b04:	60da      	str	r2, [r3, #12]
 8002b06:	e001      	b.n	8002b0c <UART_SetConfig+0x390>
      }
      else
      {
        ret = HAL_ERROR;
 8002b08:	2301      	movs	r3, #1
 8002b0a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	2200      	movs	r2, #0
 8002b10:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	2200      	movs	r2, #0
 8002b16:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8002b18:	7fbb      	ldrb	r3, [r7, #30]
}
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	3720      	adds	r7, #32
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	bd80      	pop	{r7, pc}
 8002b22:	bf00      	nop
 8002b24:	007a1200 	.word	0x007a1200

08002b28 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002b28:	b480      	push	{r7}
 8002b2a:	b083      	sub	sp, #12
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b34:	f003 0301 	and.w	r3, r3, #1
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d00a      	beq.n	8002b52 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	685b      	ldr	r3, [r3, #4]
 8002b42:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	430a      	orrs	r2, r1
 8002b50:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b56:	f003 0302 	and.w	r3, r3, #2
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d00a      	beq.n	8002b74 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	685b      	ldr	r3, [r3, #4]
 8002b64:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	430a      	orrs	r2, r1
 8002b72:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b78:	f003 0304 	and.w	r3, r3, #4
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d00a      	beq.n	8002b96 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	685b      	ldr	r3, [r3, #4]
 8002b86:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	430a      	orrs	r2, r1
 8002b94:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b9a:	f003 0308 	and.w	r3, r3, #8
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d00a      	beq.n	8002bb8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	685b      	ldr	r3, [r3, #4]
 8002ba8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	430a      	orrs	r2, r1
 8002bb6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bbc:	f003 0310 	and.w	r3, r3, #16
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d00a      	beq.n	8002bda <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	689b      	ldr	r3, [r3, #8]
 8002bca:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	430a      	orrs	r2, r1
 8002bd8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bde:	f003 0320 	and.w	r3, r3, #32
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d00a      	beq.n	8002bfc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	689b      	ldr	r3, [r3, #8]
 8002bec:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	430a      	orrs	r2, r1
 8002bfa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d01a      	beq.n	8002c3e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	685b      	ldr	r3, [r3, #4]
 8002c0e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	430a      	orrs	r2, r1
 8002c1c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c22:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002c26:	d10a      	bne.n	8002c3e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	685b      	ldr	r3, [r3, #4]
 8002c2e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	430a      	orrs	r2, r1
 8002c3c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d00a      	beq.n	8002c60 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	685b      	ldr	r3, [r3, #4]
 8002c50:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	430a      	orrs	r2, r1
 8002c5e:	605a      	str	r2, [r3, #4]
  }
}
 8002c60:	bf00      	nop
 8002c62:	370c      	adds	r7, #12
 8002c64:	46bd      	mov	sp, r7
 8002c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6a:	4770      	bx	lr

08002c6c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b086      	sub	sp, #24
 8002c70:	af02      	add	r7, sp, #8
 8002c72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	2200      	movs	r2, #0
 8002c78:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002c7c:	f7fd fd6a 	bl	8000754 <HAL_GetTick>
 8002c80:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f003 0308 	and.w	r3, r3, #8
 8002c8c:	2b08      	cmp	r3, #8
 8002c8e:	d10e      	bne.n	8002cae <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002c90:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002c94:	9300      	str	r3, [sp, #0]
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	2200      	movs	r2, #0
 8002c9a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8002c9e:	6878      	ldr	r0, [r7, #4]
 8002ca0:	f000 f82d 	bl	8002cfe <UART_WaitOnFlagUntilTimeout>
 8002ca4:	4603      	mov	r3, r0
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d001      	beq.n	8002cae <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002caa:	2303      	movs	r3, #3
 8002cac:	e023      	b.n	8002cf6 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f003 0304 	and.w	r3, r3, #4
 8002cb8:	2b04      	cmp	r3, #4
 8002cba:	d10e      	bne.n	8002cda <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002cbc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002cc0:	9300      	str	r3, [sp, #0]
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8002cca:	6878      	ldr	r0, [r7, #4]
 8002ccc:	f000 f817 	bl	8002cfe <UART_WaitOnFlagUntilTimeout>
 8002cd0:	4603      	mov	r3, r0
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d001      	beq.n	8002cda <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002cd6:	2303      	movs	r3, #3
 8002cd8:	e00d      	b.n	8002cf6 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	2220      	movs	r2, #32
 8002cde:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	2220      	movs	r2, #32
 8002ce4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	2200      	movs	r2, #0
 8002cea:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	2200      	movs	r2, #0
 8002cf0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8002cf4:	2300      	movs	r3, #0
}
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	3710      	adds	r7, #16
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	bd80      	pop	{r7, pc}

08002cfe <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002cfe:	b580      	push	{r7, lr}
 8002d00:	b084      	sub	sp, #16
 8002d02:	af00      	add	r7, sp, #0
 8002d04:	60f8      	str	r0, [r7, #12]
 8002d06:	60b9      	str	r1, [r7, #8]
 8002d08:	603b      	str	r3, [r7, #0]
 8002d0a:	4613      	mov	r3, r2
 8002d0c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002d0e:	e05e      	b.n	8002dce <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d10:	69bb      	ldr	r3, [r7, #24]
 8002d12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d16:	d05a      	beq.n	8002dce <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d18:	f7fd fd1c 	bl	8000754 <HAL_GetTick>
 8002d1c:	4602      	mov	r2, r0
 8002d1e:	683b      	ldr	r3, [r7, #0]
 8002d20:	1ad3      	subs	r3, r2, r3
 8002d22:	69ba      	ldr	r2, [r7, #24]
 8002d24:	429a      	cmp	r2, r3
 8002d26:	d302      	bcc.n	8002d2e <UART_WaitOnFlagUntilTimeout+0x30>
 8002d28:	69bb      	ldr	r3, [r7, #24]
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d11b      	bne.n	8002d66 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	681a      	ldr	r2, [r3, #0]
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002d3c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	689a      	ldr	r2, [r3, #8]
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f022 0201 	bic.w	r2, r2, #1
 8002d4c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	2220      	movs	r2, #32
 8002d52:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	2220      	movs	r2, #32
 8002d58:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8002d62:	2303      	movs	r3, #3
 8002d64:	e043      	b.n	8002dee <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f003 0304 	and.w	r3, r3, #4
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d02c      	beq.n	8002dce <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	69db      	ldr	r3, [r3, #28]
 8002d7a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002d7e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002d82:	d124      	bne.n	8002dce <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002d8c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	681a      	ldr	r2, [r3, #0]
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002d9c:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	689a      	ldr	r2, [r3, #8]
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f022 0201 	bic.w	r2, r2, #1
 8002dac:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	2220      	movs	r2, #32
 8002db2:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	2220      	movs	r2, #32
 8002db8:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	2220      	movs	r2, #32
 8002dbe:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8002dca:	2303      	movs	r3, #3
 8002dcc:	e00f      	b.n	8002dee <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	69da      	ldr	r2, [r3, #28]
 8002dd4:	68bb      	ldr	r3, [r7, #8]
 8002dd6:	4013      	ands	r3, r2
 8002dd8:	68ba      	ldr	r2, [r7, #8]
 8002dda:	429a      	cmp	r2, r3
 8002ddc:	bf0c      	ite	eq
 8002dde:	2301      	moveq	r3, #1
 8002de0:	2300      	movne	r3, #0
 8002de2:	b2db      	uxtb	r3, r3
 8002de4:	461a      	mov	r2, r3
 8002de6:	79fb      	ldrb	r3, [r7, #7]
 8002de8:	429a      	cmp	r2, r3
 8002dea:	d091      	beq.n	8002d10 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002dec:	2300      	movs	r3, #0
}
 8002dee:	4618      	mov	r0, r3
 8002df0:	3710      	adds	r7, #16
 8002df2:	46bd      	mov	sp, r7
 8002df4:	bd80      	pop	{r7, pc}
	...

08002df8 <__errno>:
 8002df8:	4b01      	ldr	r3, [pc, #4]	; (8002e00 <__errno+0x8>)
 8002dfa:	6818      	ldr	r0, [r3, #0]
 8002dfc:	4770      	bx	lr
 8002dfe:	bf00      	nop
 8002e00:	2000000c 	.word	0x2000000c

08002e04 <__libc_init_array>:
 8002e04:	b570      	push	{r4, r5, r6, lr}
 8002e06:	4d0d      	ldr	r5, [pc, #52]	; (8002e3c <__libc_init_array+0x38>)
 8002e08:	4c0d      	ldr	r4, [pc, #52]	; (8002e40 <__libc_init_array+0x3c>)
 8002e0a:	1b64      	subs	r4, r4, r5
 8002e0c:	10a4      	asrs	r4, r4, #2
 8002e0e:	2600      	movs	r6, #0
 8002e10:	42a6      	cmp	r6, r4
 8002e12:	d109      	bne.n	8002e28 <__libc_init_array+0x24>
 8002e14:	4d0b      	ldr	r5, [pc, #44]	; (8002e44 <__libc_init_array+0x40>)
 8002e16:	4c0c      	ldr	r4, [pc, #48]	; (8002e48 <__libc_init_array+0x44>)
 8002e18:	f000 fc68 	bl	80036ec <_init>
 8002e1c:	1b64      	subs	r4, r4, r5
 8002e1e:	10a4      	asrs	r4, r4, #2
 8002e20:	2600      	movs	r6, #0
 8002e22:	42a6      	cmp	r6, r4
 8002e24:	d105      	bne.n	8002e32 <__libc_init_array+0x2e>
 8002e26:	bd70      	pop	{r4, r5, r6, pc}
 8002e28:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e2c:	4798      	blx	r3
 8002e2e:	3601      	adds	r6, #1
 8002e30:	e7ee      	b.n	8002e10 <__libc_init_array+0xc>
 8002e32:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e36:	4798      	blx	r3
 8002e38:	3601      	adds	r6, #1
 8002e3a:	e7f2      	b.n	8002e22 <__libc_init_array+0x1e>
 8002e3c:	080037a8 	.word	0x080037a8
 8002e40:	080037a8 	.word	0x080037a8
 8002e44:	080037a8 	.word	0x080037a8
 8002e48:	080037ac 	.word	0x080037ac

08002e4c <memset>:
 8002e4c:	4402      	add	r2, r0
 8002e4e:	4603      	mov	r3, r0
 8002e50:	4293      	cmp	r3, r2
 8002e52:	d100      	bne.n	8002e56 <memset+0xa>
 8002e54:	4770      	bx	lr
 8002e56:	f803 1b01 	strb.w	r1, [r3], #1
 8002e5a:	e7f9      	b.n	8002e50 <memset+0x4>

08002e5c <_vsniprintf_r>:
 8002e5c:	b530      	push	{r4, r5, lr}
 8002e5e:	1e14      	subs	r4, r2, #0
 8002e60:	4605      	mov	r5, r0
 8002e62:	b09b      	sub	sp, #108	; 0x6c
 8002e64:	4618      	mov	r0, r3
 8002e66:	da05      	bge.n	8002e74 <_vsniprintf_r+0x18>
 8002e68:	238b      	movs	r3, #139	; 0x8b
 8002e6a:	602b      	str	r3, [r5, #0]
 8002e6c:	f04f 30ff 	mov.w	r0, #4294967295
 8002e70:	b01b      	add	sp, #108	; 0x6c
 8002e72:	bd30      	pop	{r4, r5, pc}
 8002e74:	f44f 7302 	mov.w	r3, #520	; 0x208
 8002e78:	f8ad 300c 	strh.w	r3, [sp, #12]
 8002e7c:	bf14      	ite	ne
 8002e7e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8002e82:	4623      	moveq	r3, r4
 8002e84:	9302      	str	r3, [sp, #8]
 8002e86:	9305      	str	r3, [sp, #20]
 8002e88:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002e8c:	9100      	str	r1, [sp, #0]
 8002e8e:	9104      	str	r1, [sp, #16]
 8002e90:	f8ad 300e 	strh.w	r3, [sp, #14]
 8002e94:	4602      	mov	r2, r0
 8002e96:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8002e98:	4669      	mov	r1, sp
 8002e9a:	4628      	mov	r0, r5
 8002e9c:	f000 f874 	bl	8002f88 <_svfiprintf_r>
 8002ea0:	1c43      	adds	r3, r0, #1
 8002ea2:	bfbc      	itt	lt
 8002ea4:	238b      	movlt	r3, #139	; 0x8b
 8002ea6:	602b      	strlt	r3, [r5, #0]
 8002ea8:	2c00      	cmp	r4, #0
 8002eaa:	d0e1      	beq.n	8002e70 <_vsniprintf_r+0x14>
 8002eac:	9b00      	ldr	r3, [sp, #0]
 8002eae:	2200      	movs	r2, #0
 8002eb0:	701a      	strb	r2, [r3, #0]
 8002eb2:	e7dd      	b.n	8002e70 <_vsniprintf_r+0x14>

08002eb4 <vsniprintf>:
 8002eb4:	b507      	push	{r0, r1, r2, lr}
 8002eb6:	9300      	str	r3, [sp, #0]
 8002eb8:	4613      	mov	r3, r2
 8002eba:	460a      	mov	r2, r1
 8002ebc:	4601      	mov	r1, r0
 8002ebe:	4803      	ldr	r0, [pc, #12]	; (8002ecc <vsniprintf+0x18>)
 8002ec0:	6800      	ldr	r0, [r0, #0]
 8002ec2:	f7ff ffcb 	bl	8002e5c <_vsniprintf_r>
 8002ec6:	b003      	add	sp, #12
 8002ec8:	f85d fb04 	ldr.w	pc, [sp], #4
 8002ecc:	2000000c 	.word	0x2000000c

08002ed0 <__ssputs_r>:
 8002ed0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002ed4:	688e      	ldr	r6, [r1, #8]
 8002ed6:	429e      	cmp	r6, r3
 8002ed8:	4682      	mov	sl, r0
 8002eda:	460c      	mov	r4, r1
 8002edc:	4690      	mov	r8, r2
 8002ede:	461f      	mov	r7, r3
 8002ee0:	d838      	bhi.n	8002f54 <__ssputs_r+0x84>
 8002ee2:	898a      	ldrh	r2, [r1, #12]
 8002ee4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002ee8:	d032      	beq.n	8002f50 <__ssputs_r+0x80>
 8002eea:	6825      	ldr	r5, [r4, #0]
 8002eec:	6909      	ldr	r1, [r1, #16]
 8002eee:	eba5 0901 	sub.w	r9, r5, r1
 8002ef2:	6965      	ldr	r5, [r4, #20]
 8002ef4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002ef8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002efc:	3301      	adds	r3, #1
 8002efe:	444b      	add	r3, r9
 8002f00:	106d      	asrs	r5, r5, #1
 8002f02:	429d      	cmp	r5, r3
 8002f04:	bf38      	it	cc
 8002f06:	461d      	movcc	r5, r3
 8002f08:	0553      	lsls	r3, r2, #21
 8002f0a:	d531      	bpl.n	8002f70 <__ssputs_r+0xa0>
 8002f0c:	4629      	mov	r1, r5
 8002f0e:	f000 fb47 	bl	80035a0 <_malloc_r>
 8002f12:	4606      	mov	r6, r0
 8002f14:	b950      	cbnz	r0, 8002f2c <__ssputs_r+0x5c>
 8002f16:	230c      	movs	r3, #12
 8002f18:	f8ca 3000 	str.w	r3, [sl]
 8002f1c:	89a3      	ldrh	r3, [r4, #12]
 8002f1e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002f22:	81a3      	strh	r3, [r4, #12]
 8002f24:	f04f 30ff 	mov.w	r0, #4294967295
 8002f28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002f2c:	6921      	ldr	r1, [r4, #16]
 8002f2e:	464a      	mov	r2, r9
 8002f30:	f000 fabe 	bl	80034b0 <memcpy>
 8002f34:	89a3      	ldrh	r3, [r4, #12]
 8002f36:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002f3a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002f3e:	81a3      	strh	r3, [r4, #12]
 8002f40:	6126      	str	r6, [r4, #16]
 8002f42:	6165      	str	r5, [r4, #20]
 8002f44:	444e      	add	r6, r9
 8002f46:	eba5 0509 	sub.w	r5, r5, r9
 8002f4a:	6026      	str	r6, [r4, #0]
 8002f4c:	60a5      	str	r5, [r4, #8]
 8002f4e:	463e      	mov	r6, r7
 8002f50:	42be      	cmp	r6, r7
 8002f52:	d900      	bls.n	8002f56 <__ssputs_r+0x86>
 8002f54:	463e      	mov	r6, r7
 8002f56:	4632      	mov	r2, r6
 8002f58:	6820      	ldr	r0, [r4, #0]
 8002f5a:	4641      	mov	r1, r8
 8002f5c:	f000 fab6 	bl	80034cc <memmove>
 8002f60:	68a3      	ldr	r3, [r4, #8]
 8002f62:	6822      	ldr	r2, [r4, #0]
 8002f64:	1b9b      	subs	r3, r3, r6
 8002f66:	4432      	add	r2, r6
 8002f68:	60a3      	str	r3, [r4, #8]
 8002f6a:	6022      	str	r2, [r4, #0]
 8002f6c:	2000      	movs	r0, #0
 8002f6e:	e7db      	b.n	8002f28 <__ssputs_r+0x58>
 8002f70:	462a      	mov	r2, r5
 8002f72:	f000 fb6f 	bl	8003654 <_realloc_r>
 8002f76:	4606      	mov	r6, r0
 8002f78:	2800      	cmp	r0, #0
 8002f7a:	d1e1      	bne.n	8002f40 <__ssputs_r+0x70>
 8002f7c:	6921      	ldr	r1, [r4, #16]
 8002f7e:	4650      	mov	r0, sl
 8002f80:	f000 fabe 	bl	8003500 <_free_r>
 8002f84:	e7c7      	b.n	8002f16 <__ssputs_r+0x46>
	...

08002f88 <_svfiprintf_r>:
 8002f88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002f8c:	4698      	mov	r8, r3
 8002f8e:	898b      	ldrh	r3, [r1, #12]
 8002f90:	061b      	lsls	r3, r3, #24
 8002f92:	b09d      	sub	sp, #116	; 0x74
 8002f94:	4607      	mov	r7, r0
 8002f96:	460d      	mov	r5, r1
 8002f98:	4614      	mov	r4, r2
 8002f9a:	d50e      	bpl.n	8002fba <_svfiprintf_r+0x32>
 8002f9c:	690b      	ldr	r3, [r1, #16]
 8002f9e:	b963      	cbnz	r3, 8002fba <_svfiprintf_r+0x32>
 8002fa0:	2140      	movs	r1, #64	; 0x40
 8002fa2:	f000 fafd 	bl	80035a0 <_malloc_r>
 8002fa6:	6028      	str	r0, [r5, #0]
 8002fa8:	6128      	str	r0, [r5, #16]
 8002faa:	b920      	cbnz	r0, 8002fb6 <_svfiprintf_r+0x2e>
 8002fac:	230c      	movs	r3, #12
 8002fae:	603b      	str	r3, [r7, #0]
 8002fb0:	f04f 30ff 	mov.w	r0, #4294967295
 8002fb4:	e0d1      	b.n	800315a <_svfiprintf_r+0x1d2>
 8002fb6:	2340      	movs	r3, #64	; 0x40
 8002fb8:	616b      	str	r3, [r5, #20]
 8002fba:	2300      	movs	r3, #0
 8002fbc:	9309      	str	r3, [sp, #36]	; 0x24
 8002fbe:	2320      	movs	r3, #32
 8002fc0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002fc4:	f8cd 800c 	str.w	r8, [sp, #12]
 8002fc8:	2330      	movs	r3, #48	; 0x30
 8002fca:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8003174 <_svfiprintf_r+0x1ec>
 8002fce:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002fd2:	f04f 0901 	mov.w	r9, #1
 8002fd6:	4623      	mov	r3, r4
 8002fd8:	469a      	mov	sl, r3
 8002fda:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002fde:	b10a      	cbz	r2, 8002fe4 <_svfiprintf_r+0x5c>
 8002fe0:	2a25      	cmp	r2, #37	; 0x25
 8002fe2:	d1f9      	bne.n	8002fd8 <_svfiprintf_r+0x50>
 8002fe4:	ebba 0b04 	subs.w	fp, sl, r4
 8002fe8:	d00b      	beq.n	8003002 <_svfiprintf_r+0x7a>
 8002fea:	465b      	mov	r3, fp
 8002fec:	4622      	mov	r2, r4
 8002fee:	4629      	mov	r1, r5
 8002ff0:	4638      	mov	r0, r7
 8002ff2:	f7ff ff6d 	bl	8002ed0 <__ssputs_r>
 8002ff6:	3001      	adds	r0, #1
 8002ff8:	f000 80aa 	beq.w	8003150 <_svfiprintf_r+0x1c8>
 8002ffc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002ffe:	445a      	add	r2, fp
 8003000:	9209      	str	r2, [sp, #36]	; 0x24
 8003002:	f89a 3000 	ldrb.w	r3, [sl]
 8003006:	2b00      	cmp	r3, #0
 8003008:	f000 80a2 	beq.w	8003150 <_svfiprintf_r+0x1c8>
 800300c:	2300      	movs	r3, #0
 800300e:	f04f 32ff 	mov.w	r2, #4294967295
 8003012:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003016:	f10a 0a01 	add.w	sl, sl, #1
 800301a:	9304      	str	r3, [sp, #16]
 800301c:	9307      	str	r3, [sp, #28]
 800301e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003022:	931a      	str	r3, [sp, #104]	; 0x68
 8003024:	4654      	mov	r4, sl
 8003026:	2205      	movs	r2, #5
 8003028:	f814 1b01 	ldrb.w	r1, [r4], #1
 800302c:	4851      	ldr	r0, [pc, #324]	; (8003174 <_svfiprintf_r+0x1ec>)
 800302e:	f7fd f8df 	bl	80001f0 <memchr>
 8003032:	9a04      	ldr	r2, [sp, #16]
 8003034:	b9d8      	cbnz	r0, 800306e <_svfiprintf_r+0xe6>
 8003036:	06d0      	lsls	r0, r2, #27
 8003038:	bf44      	itt	mi
 800303a:	2320      	movmi	r3, #32
 800303c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003040:	0711      	lsls	r1, r2, #28
 8003042:	bf44      	itt	mi
 8003044:	232b      	movmi	r3, #43	; 0x2b
 8003046:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800304a:	f89a 3000 	ldrb.w	r3, [sl]
 800304e:	2b2a      	cmp	r3, #42	; 0x2a
 8003050:	d015      	beq.n	800307e <_svfiprintf_r+0xf6>
 8003052:	9a07      	ldr	r2, [sp, #28]
 8003054:	4654      	mov	r4, sl
 8003056:	2000      	movs	r0, #0
 8003058:	f04f 0c0a 	mov.w	ip, #10
 800305c:	4621      	mov	r1, r4
 800305e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003062:	3b30      	subs	r3, #48	; 0x30
 8003064:	2b09      	cmp	r3, #9
 8003066:	d94e      	bls.n	8003106 <_svfiprintf_r+0x17e>
 8003068:	b1b0      	cbz	r0, 8003098 <_svfiprintf_r+0x110>
 800306a:	9207      	str	r2, [sp, #28]
 800306c:	e014      	b.n	8003098 <_svfiprintf_r+0x110>
 800306e:	eba0 0308 	sub.w	r3, r0, r8
 8003072:	fa09 f303 	lsl.w	r3, r9, r3
 8003076:	4313      	orrs	r3, r2
 8003078:	9304      	str	r3, [sp, #16]
 800307a:	46a2      	mov	sl, r4
 800307c:	e7d2      	b.n	8003024 <_svfiprintf_r+0x9c>
 800307e:	9b03      	ldr	r3, [sp, #12]
 8003080:	1d19      	adds	r1, r3, #4
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	9103      	str	r1, [sp, #12]
 8003086:	2b00      	cmp	r3, #0
 8003088:	bfbb      	ittet	lt
 800308a:	425b      	neglt	r3, r3
 800308c:	f042 0202 	orrlt.w	r2, r2, #2
 8003090:	9307      	strge	r3, [sp, #28]
 8003092:	9307      	strlt	r3, [sp, #28]
 8003094:	bfb8      	it	lt
 8003096:	9204      	strlt	r2, [sp, #16]
 8003098:	7823      	ldrb	r3, [r4, #0]
 800309a:	2b2e      	cmp	r3, #46	; 0x2e
 800309c:	d10c      	bne.n	80030b8 <_svfiprintf_r+0x130>
 800309e:	7863      	ldrb	r3, [r4, #1]
 80030a0:	2b2a      	cmp	r3, #42	; 0x2a
 80030a2:	d135      	bne.n	8003110 <_svfiprintf_r+0x188>
 80030a4:	9b03      	ldr	r3, [sp, #12]
 80030a6:	1d1a      	adds	r2, r3, #4
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	9203      	str	r2, [sp, #12]
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	bfb8      	it	lt
 80030b0:	f04f 33ff 	movlt.w	r3, #4294967295
 80030b4:	3402      	adds	r4, #2
 80030b6:	9305      	str	r3, [sp, #20]
 80030b8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8003184 <_svfiprintf_r+0x1fc>
 80030bc:	7821      	ldrb	r1, [r4, #0]
 80030be:	2203      	movs	r2, #3
 80030c0:	4650      	mov	r0, sl
 80030c2:	f7fd f895 	bl	80001f0 <memchr>
 80030c6:	b140      	cbz	r0, 80030da <_svfiprintf_r+0x152>
 80030c8:	2340      	movs	r3, #64	; 0x40
 80030ca:	eba0 000a 	sub.w	r0, r0, sl
 80030ce:	fa03 f000 	lsl.w	r0, r3, r0
 80030d2:	9b04      	ldr	r3, [sp, #16]
 80030d4:	4303      	orrs	r3, r0
 80030d6:	3401      	adds	r4, #1
 80030d8:	9304      	str	r3, [sp, #16]
 80030da:	f814 1b01 	ldrb.w	r1, [r4], #1
 80030de:	4826      	ldr	r0, [pc, #152]	; (8003178 <_svfiprintf_r+0x1f0>)
 80030e0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80030e4:	2206      	movs	r2, #6
 80030e6:	f7fd f883 	bl	80001f0 <memchr>
 80030ea:	2800      	cmp	r0, #0
 80030ec:	d038      	beq.n	8003160 <_svfiprintf_r+0x1d8>
 80030ee:	4b23      	ldr	r3, [pc, #140]	; (800317c <_svfiprintf_r+0x1f4>)
 80030f0:	bb1b      	cbnz	r3, 800313a <_svfiprintf_r+0x1b2>
 80030f2:	9b03      	ldr	r3, [sp, #12]
 80030f4:	3307      	adds	r3, #7
 80030f6:	f023 0307 	bic.w	r3, r3, #7
 80030fa:	3308      	adds	r3, #8
 80030fc:	9303      	str	r3, [sp, #12]
 80030fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003100:	4433      	add	r3, r6
 8003102:	9309      	str	r3, [sp, #36]	; 0x24
 8003104:	e767      	b.n	8002fd6 <_svfiprintf_r+0x4e>
 8003106:	fb0c 3202 	mla	r2, ip, r2, r3
 800310a:	460c      	mov	r4, r1
 800310c:	2001      	movs	r0, #1
 800310e:	e7a5      	b.n	800305c <_svfiprintf_r+0xd4>
 8003110:	2300      	movs	r3, #0
 8003112:	3401      	adds	r4, #1
 8003114:	9305      	str	r3, [sp, #20]
 8003116:	4619      	mov	r1, r3
 8003118:	f04f 0c0a 	mov.w	ip, #10
 800311c:	4620      	mov	r0, r4
 800311e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003122:	3a30      	subs	r2, #48	; 0x30
 8003124:	2a09      	cmp	r2, #9
 8003126:	d903      	bls.n	8003130 <_svfiprintf_r+0x1a8>
 8003128:	2b00      	cmp	r3, #0
 800312a:	d0c5      	beq.n	80030b8 <_svfiprintf_r+0x130>
 800312c:	9105      	str	r1, [sp, #20]
 800312e:	e7c3      	b.n	80030b8 <_svfiprintf_r+0x130>
 8003130:	fb0c 2101 	mla	r1, ip, r1, r2
 8003134:	4604      	mov	r4, r0
 8003136:	2301      	movs	r3, #1
 8003138:	e7f0      	b.n	800311c <_svfiprintf_r+0x194>
 800313a:	ab03      	add	r3, sp, #12
 800313c:	9300      	str	r3, [sp, #0]
 800313e:	462a      	mov	r2, r5
 8003140:	4b0f      	ldr	r3, [pc, #60]	; (8003180 <_svfiprintf_r+0x1f8>)
 8003142:	a904      	add	r1, sp, #16
 8003144:	4638      	mov	r0, r7
 8003146:	f3af 8000 	nop.w
 800314a:	1c42      	adds	r2, r0, #1
 800314c:	4606      	mov	r6, r0
 800314e:	d1d6      	bne.n	80030fe <_svfiprintf_r+0x176>
 8003150:	89ab      	ldrh	r3, [r5, #12]
 8003152:	065b      	lsls	r3, r3, #25
 8003154:	f53f af2c 	bmi.w	8002fb0 <_svfiprintf_r+0x28>
 8003158:	9809      	ldr	r0, [sp, #36]	; 0x24
 800315a:	b01d      	add	sp, #116	; 0x74
 800315c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003160:	ab03      	add	r3, sp, #12
 8003162:	9300      	str	r3, [sp, #0]
 8003164:	462a      	mov	r2, r5
 8003166:	4b06      	ldr	r3, [pc, #24]	; (8003180 <_svfiprintf_r+0x1f8>)
 8003168:	a904      	add	r1, sp, #16
 800316a:	4638      	mov	r0, r7
 800316c:	f000 f87a 	bl	8003264 <_printf_i>
 8003170:	e7eb      	b.n	800314a <_svfiprintf_r+0x1c2>
 8003172:	bf00      	nop
 8003174:	08003774 	.word	0x08003774
 8003178:	0800377e 	.word	0x0800377e
 800317c:	00000000 	.word	0x00000000
 8003180:	08002ed1 	.word	0x08002ed1
 8003184:	0800377a 	.word	0x0800377a

08003188 <_printf_common>:
 8003188:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800318c:	4616      	mov	r6, r2
 800318e:	4699      	mov	r9, r3
 8003190:	688a      	ldr	r2, [r1, #8]
 8003192:	690b      	ldr	r3, [r1, #16]
 8003194:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003198:	4293      	cmp	r3, r2
 800319a:	bfb8      	it	lt
 800319c:	4613      	movlt	r3, r2
 800319e:	6033      	str	r3, [r6, #0]
 80031a0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80031a4:	4607      	mov	r7, r0
 80031a6:	460c      	mov	r4, r1
 80031a8:	b10a      	cbz	r2, 80031ae <_printf_common+0x26>
 80031aa:	3301      	adds	r3, #1
 80031ac:	6033      	str	r3, [r6, #0]
 80031ae:	6823      	ldr	r3, [r4, #0]
 80031b0:	0699      	lsls	r1, r3, #26
 80031b2:	bf42      	ittt	mi
 80031b4:	6833      	ldrmi	r3, [r6, #0]
 80031b6:	3302      	addmi	r3, #2
 80031b8:	6033      	strmi	r3, [r6, #0]
 80031ba:	6825      	ldr	r5, [r4, #0]
 80031bc:	f015 0506 	ands.w	r5, r5, #6
 80031c0:	d106      	bne.n	80031d0 <_printf_common+0x48>
 80031c2:	f104 0a19 	add.w	sl, r4, #25
 80031c6:	68e3      	ldr	r3, [r4, #12]
 80031c8:	6832      	ldr	r2, [r6, #0]
 80031ca:	1a9b      	subs	r3, r3, r2
 80031cc:	42ab      	cmp	r3, r5
 80031ce:	dc26      	bgt.n	800321e <_printf_common+0x96>
 80031d0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80031d4:	1e13      	subs	r3, r2, #0
 80031d6:	6822      	ldr	r2, [r4, #0]
 80031d8:	bf18      	it	ne
 80031da:	2301      	movne	r3, #1
 80031dc:	0692      	lsls	r2, r2, #26
 80031de:	d42b      	bmi.n	8003238 <_printf_common+0xb0>
 80031e0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80031e4:	4649      	mov	r1, r9
 80031e6:	4638      	mov	r0, r7
 80031e8:	47c0      	blx	r8
 80031ea:	3001      	adds	r0, #1
 80031ec:	d01e      	beq.n	800322c <_printf_common+0xa4>
 80031ee:	6823      	ldr	r3, [r4, #0]
 80031f0:	68e5      	ldr	r5, [r4, #12]
 80031f2:	6832      	ldr	r2, [r6, #0]
 80031f4:	f003 0306 	and.w	r3, r3, #6
 80031f8:	2b04      	cmp	r3, #4
 80031fa:	bf08      	it	eq
 80031fc:	1aad      	subeq	r5, r5, r2
 80031fe:	68a3      	ldr	r3, [r4, #8]
 8003200:	6922      	ldr	r2, [r4, #16]
 8003202:	bf0c      	ite	eq
 8003204:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003208:	2500      	movne	r5, #0
 800320a:	4293      	cmp	r3, r2
 800320c:	bfc4      	itt	gt
 800320e:	1a9b      	subgt	r3, r3, r2
 8003210:	18ed      	addgt	r5, r5, r3
 8003212:	2600      	movs	r6, #0
 8003214:	341a      	adds	r4, #26
 8003216:	42b5      	cmp	r5, r6
 8003218:	d11a      	bne.n	8003250 <_printf_common+0xc8>
 800321a:	2000      	movs	r0, #0
 800321c:	e008      	b.n	8003230 <_printf_common+0xa8>
 800321e:	2301      	movs	r3, #1
 8003220:	4652      	mov	r2, sl
 8003222:	4649      	mov	r1, r9
 8003224:	4638      	mov	r0, r7
 8003226:	47c0      	blx	r8
 8003228:	3001      	adds	r0, #1
 800322a:	d103      	bne.n	8003234 <_printf_common+0xac>
 800322c:	f04f 30ff 	mov.w	r0, #4294967295
 8003230:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003234:	3501      	adds	r5, #1
 8003236:	e7c6      	b.n	80031c6 <_printf_common+0x3e>
 8003238:	18e1      	adds	r1, r4, r3
 800323a:	1c5a      	adds	r2, r3, #1
 800323c:	2030      	movs	r0, #48	; 0x30
 800323e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003242:	4422      	add	r2, r4
 8003244:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003248:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800324c:	3302      	adds	r3, #2
 800324e:	e7c7      	b.n	80031e0 <_printf_common+0x58>
 8003250:	2301      	movs	r3, #1
 8003252:	4622      	mov	r2, r4
 8003254:	4649      	mov	r1, r9
 8003256:	4638      	mov	r0, r7
 8003258:	47c0      	blx	r8
 800325a:	3001      	adds	r0, #1
 800325c:	d0e6      	beq.n	800322c <_printf_common+0xa4>
 800325e:	3601      	adds	r6, #1
 8003260:	e7d9      	b.n	8003216 <_printf_common+0x8e>
	...

08003264 <_printf_i>:
 8003264:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003268:	460c      	mov	r4, r1
 800326a:	4691      	mov	r9, r2
 800326c:	7e27      	ldrb	r7, [r4, #24]
 800326e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003270:	2f78      	cmp	r7, #120	; 0x78
 8003272:	4680      	mov	r8, r0
 8003274:	469a      	mov	sl, r3
 8003276:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800327a:	d807      	bhi.n	800328c <_printf_i+0x28>
 800327c:	2f62      	cmp	r7, #98	; 0x62
 800327e:	d80a      	bhi.n	8003296 <_printf_i+0x32>
 8003280:	2f00      	cmp	r7, #0
 8003282:	f000 80d8 	beq.w	8003436 <_printf_i+0x1d2>
 8003286:	2f58      	cmp	r7, #88	; 0x58
 8003288:	f000 80a3 	beq.w	80033d2 <_printf_i+0x16e>
 800328c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003290:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003294:	e03a      	b.n	800330c <_printf_i+0xa8>
 8003296:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800329a:	2b15      	cmp	r3, #21
 800329c:	d8f6      	bhi.n	800328c <_printf_i+0x28>
 800329e:	a001      	add	r0, pc, #4	; (adr r0, 80032a4 <_printf_i+0x40>)
 80032a0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80032a4:	080032fd 	.word	0x080032fd
 80032a8:	08003311 	.word	0x08003311
 80032ac:	0800328d 	.word	0x0800328d
 80032b0:	0800328d 	.word	0x0800328d
 80032b4:	0800328d 	.word	0x0800328d
 80032b8:	0800328d 	.word	0x0800328d
 80032bc:	08003311 	.word	0x08003311
 80032c0:	0800328d 	.word	0x0800328d
 80032c4:	0800328d 	.word	0x0800328d
 80032c8:	0800328d 	.word	0x0800328d
 80032cc:	0800328d 	.word	0x0800328d
 80032d0:	0800341d 	.word	0x0800341d
 80032d4:	08003341 	.word	0x08003341
 80032d8:	080033ff 	.word	0x080033ff
 80032dc:	0800328d 	.word	0x0800328d
 80032e0:	0800328d 	.word	0x0800328d
 80032e4:	0800343f 	.word	0x0800343f
 80032e8:	0800328d 	.word	0x0800328d
 80032ec:	08003341 	.word	0x08003341
 80032f0:	0800328d 	.word	0x0800328d
 80032f4:	0800328d 	.word	0x0800328d
 80032f8:	08003407 	.word	0x08003407
 80032fc:	680b      	ldr	r3, [r1, #0]
 80032fe:	1d1a      	adds	r2, r3, #4
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	600a      	str	r2, [r1, #0]
 8003304:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003308:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800330c:	2301      	movs	r3, #1
 800330e:	e0a3      	b.n	8003458 <_printf_i+0x1f4>
 8003310:	6825      	ldr	r5, [r4, #0]
 8003312:	6808      	ldr	r0, [r1, #0]
 8003314:	062e      	lsls	r6, r5, #24
 8003316:	f100 0304 	add.w	r3, r0, #4
 800331a:	d50a      	bpl.n	8003332 <_printf_i+0xce>
 800331c:	6805      	ldr	r5, [r0, #0]
 800331e:	600b      	str	r3, [r1, #0]
 8003320:	2d00      	cmp	r5, #0
 8003322:	da03      	bge.n	800332c <_printf_i+0xc8>
 8003324:	232d      	movs	r3, #45	; 0x2d
 8003326:	426d      	negs	r5, r5
 8003328:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800332c:	485e      	ldr	r0, [pc, #376]	; (80034a8 <_printf_i+0x244>)
 800332e:	230a      	movs	r3, #10
 8003330:	e019      	b.n	8003366 <_printf_i+0x102>
 8003332:	f015 0f40 	tst.w	r5, #64	; 0x40
 8003336:	6805      	ldr	r5, [r0, #0]
 8003338:	600b      	str	r3, [r1, #0]
 800333a:	bf18      	it	ne
 800333c:	b22d      	sxthne	r5, r5
 800333e:	e7ef      	b.n	8003320 <_printf_i+0xbc>
 8003340:	680b      	ldr	r3, [r1, #0]
 8003342:	6825      	ldr	r5, [r4, #0]
 8003344:	1d18      	adds	r0, r3, #4
 8003346:	6008      	str	r0, [r1, #0]
 8003348:	0628      	lsls	r0, r5, #24
 800334a:	d501      	bpl.n	8003350 <_printf_i+0xec>
 800334c:	681d      	ldr	r5, [r3, #0]
 800334e:	e002      	b.n	8003356 <_printf_i+0xf2>
 8003350:	0669      	lsls	r1, r5, #25
 8003352:	d5fb      	bpl.n	800334c <_printf_i+0xe8>
 8003354:	881d      	ldrh	r5, [r3, #0]
 8003356:	4854      	ldr	r0, [pc, #336]	; (80034a8 <_printf_i+0x244>)
 8003358:	2f6f      	cmp	r7, #111	; 0x6f
 800335a:	bf0c      	ite	eq
 800335c:	2308      	moveq	r3, #8
 800335e:	230a      	movne	r3, #10
 8003360:	2100      	movs	r1, #0
 8003362:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003366:	6866      	ldr	r6, [r4, #4]
 8003368:	60a6      	str	r6, [r4, #8]
 800336a:	2e00      	cmp	r6, #0
 800336c:	bfa2      	ittt	ge
 800336e:	6821      	ldrge	r1, [r4, #0]
 8003370:	f021 0104 	bicge.w	r1, r1, #4
 8003374:	6021      	strge	r1, [r4, #0]
 8003376:	b90d      	cbnz	r5, 800337c <_printf_i+0x118>
 8003378:	2e00      	cmp	r6, #0
 800337a:	d04d      	beq.n	8003418 <_printf_i+0x1b4>
 800337c:	4616      	mov	r6, r2
 800337e:	fbb5 f1f3 	udiv	r1, r5, r3
 8003382:	fb03 5711 	mls	r7, r3, r1, r5
 8003386:	5dc7      	ldrb	r7, [r0, r7]
 8003388:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800338c:	462f      	mov	r7, r5
 800338e:	42bb      	cmp	r3, r7
 8003390:	460d      	mov	r5, r1
 8003392:	d9f4      	bls.n	800337e <_printf_i+0x11a>
 8003394:	2b08      	cmp	r3, #8
 8003396:	d10b      	bne.n	80033b0 <_printf_i+0x14c>
 8003398:	6823      	ldr	r3, [r4, #0]
 800339a:	07df      	lsls	r7, r3, #31
 800339c:	d508      	bpl.n	80033b0 <_printf_i+0x14c>
 800339e:	6923      	ldr	r3, [r4, #16]
 80033a0:	6861      	ldr	r1, [r4, #4]
 80033a2:	4299      	cmp	r1, r3
 80033a4:	bfde      	ittt	le
 80033a6:	2330      	movle	r3, #48	; 0x30
 80033a8:	f806 3c01 	strble.w	r3, [r6, #-1]
 80033ac:	f106 36ff 	addle.w	r6, r6, #4294967295
 80033b0:	1b92      	subs	r2, r2, r6
 80033b2:	6122      	str	r2, [r4, #16]
 80033b4:	f8cd a000 	str.w	sl, [sp]
 80033b8:	464b      	mov	r3, r9
 80033ba:	aa03      	add	r2, sp, #12
 80033bc:	4621      	mov	r1, r4
 80033be:	4640      	mov	r0, r8
 80033c0:	f7ff fee2 	bl	8003188 <_printf_common>
 80033c4:	3001      	adds	r0, #1
 80033c6:	d14c      	bne.n	8003462 <_printf_i+0x1fe>
 80033c8:	f04f 30ff 	mov.w	r0, #4294967295
 80033cc:	b004      	add	sp, #16
 80033ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80033d2:	4835      	ldr	r0, [pc, #212]	; (80034a8 <_printf_i+0x244>)
 80033d4:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80033d8:	6823      	ldr	r3, [r4, #0]
 80033da:	680e      	ldr	r6, [r1, #0]
 80033dc:	061f      	lsls	r7, r3, #24
 80033de:	f856 5b04 	ldr.w	r5, [r6], #4
 80033e2:	600e      	str	r6, [r1, #0]
 80033e4:	d514      	bpl.n	8003410 <_printf_i+0x1ac>
 80033e6:	07d9      	lsls	r1, r3, #31
 80033e8:	bf44      	itt	mi
 80033ea:	f043 0320 	orrmi.w	r3, r3, #32
 80033ee:	6023      	strmi	r3, [r4, #0]
 80033f0:	b91d      	cbnz	r5, 80033fa <_printf_i+0x196>
 80033f2:	6823      	ldr	r3, [r4, #0]
 80033f4:	f023 0320 	bic.w	r3, r3, #32
 80033f8:	6023      	str	r3, [r4, #0]
 80033fa:	2310      	movs	r3, #16
 80033fc:	e7b0      	b.n	8003360 <_printf_i+0xfc>
 80033fe:	6823      	ldr	r3, [r4, #0]
 8003400:	f043 0320 	orr.w	r3, r3, #32
 8003404:	6023      	str	r3, [r4, #0]
 8003406:	2378      	movs	r3, #120	; 0x78
 8003408:	4828      	ldr	r0, [pc, #160]	; (80034ac <_printf_i+0x248>)
 800340a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800340e:	e7e3      	b.n	80033d8 <_printf_i+0x174>
 8003410:	065e      	lsls	r6, r3, #25
 8003412:	bf48      	it	mi
 8003414:	b2ad      	uxthmi	r5, r5
 8003416:	e7e6      	b.n	80033e6 <_printf_i+0x182>
 8003418:	4616      	mov	r6, r2
 800341a:	e7bb      	b.n	8003394 <_printf_i+0x130>
 800341c:	680b      	ldr	r3, [r1, #0]
 800341e:	6826      	ldr	r6, [r4, #0]
 8003420:	6960      	ldr	r0, [r4, #20]
 8003422:	1d1d      	adds	r5, r3, #4
 8003424:	600d      	str	r5, [r1, #0]
 8003426:	0635      	lsls	r5, r6, #24
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	d501      	bpl.n	8003430 <_printf_i+0x1cc>
 800342c:	6018      	str	r0, [r3, #0]
 800342e:	e002      	b.n	8003436 <_printf_i+0x1d2>
 8003430:	0671      	lsls	r1, r6, #25
 8003432:	d5fb      	bpl.n	800342c <_printf_i+0x1c8>
 8003434:	8018      	strh	r0, [r3, #0]
 8003436:	2300      	movs	r3, #0
 8003438:	6123      	str	r3, [r4, #16]
 800343a:	4616      	mov	r6, r2
 800343c:	e7ba      	b.n	80033b4 <_printf_i+0x150>
 800343e:	680b      	ldr	r3, [r1, #0]
 8003440:	1d1a      	adds	r2, r3, #4
 8003442:	600a      	str	r2, [r1, #0]
 8003444:	681e      	ldr	r6, [r3, #0]
 8003446:	6862      	ldr	r2, [r4, #4]
 8003448:	2100      	movs	r1, #0
 800344a:	4630      	mov	r0, r6
 800344c:	f7fc fed0 	bl	80001f0 <memchr>
 8003450:	b108      	cbz	r0, 8003456 <_printf_i+0x1f2>
 8003452:	1b80      	subs	r0, r0, r6
 8003454:	6060      	str	r0, [r4, #4]
 8003456:	6863      	ldr	r3, [r4, #4]
 8003458:	6123      	str	r3, [r4, #16]
 800345a:	2300      	movs	r3, #0
 800345c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003460:	e7a8      	b.n	80033b4 <_printf_i+0x150>
 8003462:	6923      	ldr	r3, [r4, #16]
 8003464:	4632      	mov	r2, r6
 8003466:	4649      	mov	r1, r9
 8003468:	4640      	mov	r0, r8
 800346a:	47d0      	blx	sl
 800346c:	3001      	adds	r0, #1
 800346e:	d0ab      	beq.n	80033c8 <_printf_i+0x164>
 8003470:	6823      	ldr	r3, [r4, #0]
 8003472:	079b      	lsls	r3, r3, #30
 8003474:	d413      	bmi.n	800349e <_printf_i+0x23a>
 8003476:	68e0      	ldr	r0, [r4, #12]
 8003478:	9b03      	ldr	r3, [sp, #12]
 800347a:	4298      	cmp	r0, r3
 800347c:	bfb8      	it	lt
 800347e:	4618      	movlt	r0, r3
 8003480:	e7a4      	b.n	80033cc <_printf_i+0x168>
 8003482:	2301      	movs	r3, #1
 8003484:	4632      	mov	r2, r6
 8003486:	4649      	mov	r1, r9
 8003488:	4640      	mov	r0, r8
 800348a:	47d0      	blx	sl
 800348c:	3001      	adds	r0, #1
 800348e:	d09b      	beq.n	80033c8 <_printf_i+0x164>
 8003490:	3501      	adds	r5, #1
 8003492:	68e3      	ldr	r3, [r4, #12]
 8003494:	9903      	ldr	r1, [sp, #12]
 8003496:	1a5b      	subs	r3, r3, r1
 8003498:	42ab      	cmp	r3, r5
 800349a:	dcf2      	bgt.n	8003482 <_printf_i+0x21e>
 800349c:	e7eb      	b.n	8003476 <_printf_i+0x212>
 800349e:	2500      	movs	r5, #0
 80034a0:	f104 0619 	add.w	r6, r4, #25
 80034a4:	e7f5      	b.n	8003492 <_printf_i+0x22e>
 80034a6:	bf00      	nop
 80034a8:	08003785 	.word	0x08003785
 80034ac:	08003796 	.word	0x08003796

080034b0 <memcpy>:
 80034b0:	440a      	add	r2, r1
 80034b2:	4291      	cmp	r1, r2
 80034b4:	f100 33ff 	add.w	r3, r0, #4294967295
 80034b8:	d100      	bne.n	80034bc <memcpy+0xc>
 80034ba:	4770      	bx	lr
 80034bc:	b510      	push	{r4, lr}
 80034be:	f811 4b01 	ldrb.w	r4, [r1], #1
 80034c2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80034c6:	4291      	cmp	r1, r2
 80034c8:	d1f9      	bne.n	80034be <memcpy+0xe>
 80034ca:	bd10      	pop	{r4, pc}

080034cc <memmove>:
 80034cc:	4288      	cmp	r0, r1
 80034ce:	b510      	push	{r4, lr}
 80034d0:	eb01 0402 	add.w	r4, r1, r2
 80034d4:	d902      	bls.n	80034dc <memmove+0x10>
 80034d6:	4284      	cmp	r4, r0
 80034d8:	4623      	mov	r3, r4
 80034da:	d807      	bhi.n	80034ec <memmove+0x20>
 80034dc:	1e43      	subs	r3, r0, #1
 80034de:	42a1      	cmp	r1, r4
 80034e0:	d008      	beq.n	80034f4 <memmove+0x28>
 80034e2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80034e6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80034ea:	e7f8      	b.n	80034de <memmove+0x12>
 80034ec:	4402      	add	r2, r0
 80034ee:	4601      	mov	r1, r0
 80034f0:	428a      	cmp	r2, r1
 80034f2:	d100      	bne.n	80034f6 <memmove+0x2a>
 80034f4:	bd10      	pop	{r4, pc}
 80034f6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80034fa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80034fe:	e7f7      	b.n	80034f0 <memmove+0x24>

08003500 <_free_r>:
 8003500:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003502:	2900      	cmp	r1, #0
 8003504:	d048      	beq.n	8003598 <_free_r+0x98>
 8003506:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800350a:	9001      	str	r0, [sp, #4]
 800350c:	2b00      	cmp	r3, #0
 800350e:	f1a1 0404 	sub.w	r4, r1, #4
 8003512:	bfb8      	it	lt
 8003514:	18e4      	addlt	r4, r4, r3
 8003516:	f000 f8d3 	bl	80036c0 <__malloc_lock>
 800351a:	4a20      	ldr	r2, [pc, #128]	; (800359c <_free_r+0x9c>)
 800351c:	9801      	ldr	r0, [sp, #4]
 800351e:	6813      	ldr	r3, [r2, #0]
 8003520:	4615      	mov	r5, r2
 8003522:	b933      	cbnz	r3, 8003532 <_free_r+0x32>
 8003524:	6063      	str	r3, [r4, #4]
 8003526:	6014      	str	r4, [r2, #0]
 8003528:	b003      	add	sp, #12
 800352a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800352e:	f000 b8cd 	b.w	80036cc <__malloc_unlock>
 8003532:	42a3      	cmp	r3, r4
 8003534:	d90b      	bls.n	800354e <_free_r+0x4e>
 8003536:	6821      	ldr	r1, [r4, #0]
 8003538:	1862      	adds	r2, r4, r1
 800353a:	4293      	cmp	r3, r2
 800353c:	bf04      	itt	eq
 800353e:	681a      	ldreq	r2, [r3, #0]
 8003540:	685b      	ldreq	r3, [r3, #4]
 8003542:	6063      	str	r3, [r4, #4]
 8003544:	bf04      	itt	eq
 8003546:	1852      	addeq	r2, r2, r1
 8003548:	6022      	streq	r2, [r4, #0]
 800354a:	602c      	str	r4, [r5, #0]
 800354c:	e7ec      	b.n	8003528 <_free_r+0x28>
 800354e:	461a      	mov	r2, r3
 8003550:	685b      	ldr	r3, [r3, #4]
 8003552:	b10b      	cbz	r3, 8003558 <_free_r+0x58>
 8003554:	42a3      	cmp	r3, r4
 8003556:	d9fa      	bls.n	800354e <_free_r+0x4e>
 8003558:	6811      	ldr	r1, [r2, #0]
 800355a:	1855      	adds	r5, r2, r1
 800355c:	42a5      	cmp	r5, r4
 800355e:	d10b      	bne.n	8003578 <_free_r+0x78>
 8003560:	6824      	ldr	r4, [r4, #0]
 8003562:	4421      	add	r1, r4
 8003564:	1854      	adds	r4, r2, r1
 8003566:	42a3      	cmp	r3, r4
 8003568:	6011      	str	r1, [r2, #0]
 800356a:	d1dd      	bne.n	8003528 <_free_r+0x28>
 800356c:	681c      	ldr	r4, [r3, #0]
 800356e:	685b      	ldr	r3, [r3, #4]
 8003570:	6053      	str	r3, [r2, #4]
 8003572:	4421      	add	r1, r4
 8003574:	6011      	str	r1, [r2, #0]
 8003576:	e7d7      	b.n	8003528 <_free_r+0x28>
 8003578:	d902      	bls.n	8003580 <_free_r+0x80>
 800357a:	230c      	movs	r3, #12
 800357c:	6003      	str	r3, [r0, #0]
 800357e:	e7d3      	b.n	8003528 <_free_r+0x28>
 8003580:	6825      	ldr	r5, [r4, #0]
 8003582:	1961      	adds	r1, r4, r5
 8003584:	428b      	cmp	r3, r1
 8003586:	bf04      	itt	eq
 8003588:	6819      	ldreq	r1, [r3, #0]
 800358a:	685b      	ldreq	r3, [r3, #4]
 800358c:	6063      	str	r3, [r4, #4]
 800358e:	bf04      	itt	eq
 8003590:	1949      	addeq	r1, r1, r5
 8003592:	6021      	streq	r1, [r4, #0]
 8003594:	6054      	str	r4, [r2, #4]
 8003596:	e7c7      	b.n	8003528 <_free_r+0x28>
 8003598:	b003      	add	sp, #12
 800359a:	bd30      	pop	{r4, r5, pc}
 800359c:	2000019c 	.word	0x2000019c

080035a0 <_malloc_r>:
 80035a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80035a2:	1ccd      	adds	r5, r1, #3
 80035a4:	f025 0503 	bic.w	r5, r5, #3
 80035a8:	3508      	adds	r5, #8
 80035aa:	2d0c      	cmp	r5, #12
 80035ac:	bf38      	it	cc
 80035ae:	250c      	movcc	r5, #12
 80035b0:	2d00      	cmp	r5, #0
 80035b2:	4606      	mov	r6, r0
 80035b4:	db01      	blt.n	80035ba <_malloc_r+0x1a>
 80035b6:	42a9      	cmp	r1, r5
 80035b8:	d903      	bls.n	80035c2 <_malloc_r+0x22>
 80035ba:	230c      	movs	r3, #12
 80035bc:	6033      	str	r3, [r6, #0]
 80035be:	2000      	movs	r0, #0
 80035c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80035c2:	f000 f87d 	bl	80036c0 <__malloc_lock>
 80035c6:	4921      	ldr	r1, [pc, #132]	; (800364c <_malloc_r+0xac>)
 80035c8:	680a      	ldr	r2, [r1, #0]
 80035ca:	4614      	mov	r4, r2
 80035cc:	b99c      	cbnz	r4, 80035f6 <_malloc_r+0x56>
 80035ce:	4f20      	ldr	r7, [pc, #128]	; (8003650 <_malloc_r+0xb0>)
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	b923      	cbnz	r3, 80035de <_malloc_r+0x3e>
 80035d4:	4621      	mov	r1, r4
 80035d6:	4630      	mov	r0, r6
 80035d8:	f000 f862 	bl	80036a0 <_sbrk_r>
 80035dc:	6038      	str	r0, [r7, #0]
 80035de:	4629      	mov	r1, r5
 80035e0:	4630      	mov	r0, r6
 80035e2:	f000 f85d 	bl	80036a0 <_sbrk_r>
 80035e6:	1c43      	adds	r3, r0, #1
 80035e8:	d123      	bne.n	8003632 <_malloc_r+0x92>
 80035ea:	230c      	movs	r3, #12
 80035ec:	6033      	str	r3, [r6, #0]
 80035ee:	4630      	mov	r0, r6
 80035f0:	f000 f86c 	bl	80036cc <__malloc_unlock>
 80035f4:	e7e3      	b.n	80035be <_malloc_r+0x1e>
 80035f6:	6823      	ldr	r3, [r4, #0]
 80035f8:	1b5b      	subs	r3, r3, r5
 80035fa:	d417      	bmi.n	800362c <_malloc_r+0x8c>
 80035fc:	2b0b      	cmp	r3, #11
 80035fe:	d903      	bls.n	8003608 <_malloc_r+0x68>
 8003600:	6023      	str	r3, [r4, #0]
 8003602:	441c      	add	r4, r3
 8003604:	6025      	str	r5, [r4, #0]
 8003606:	e004      	b.n	8003612 <_malloc_r+0x72>
 8003608:	6863      	ldr	r3, [r4, #4]
 800360a:	42a2      	cmp	r2, r4
 800360c:	bf0c      	ite	eq
 800360e:	600b      	streq	r3, [r1, #0]
 8003610:	6053      	strne	r3, [r2, #4]
 8003612:	4630      	mov	r0, r6
 8003614:	f000 f85a 	bl	80036cc <__malloc_unlock>
 8003618:	f104 000b 	add.w	r0, r4, #11
 800361c:	1d23      	adds	r3, r4, #4
 800361e:	f020 0007 	bic.w	r0, r0, #7
 8003622:	1ac2      	subs	r2, r0, r3
 8003624:	d0cc      	beq.n	80035c0 <_malloc_r+0x20>
 8003626:	1a1b      	subs	r3, r3, r0
 8003628:	50a3      	str	r3, [r4, r2]
 800362a:	e7c9      	b.n	80035c0 <_malloc_r+0x20>
 800362c:	4622      	mov	r2, r4
 800362e:	6864      	ldr	r4, [r4, #4]
 8003630:	e7cc      	b.n	80035cc <_malloc_r+0x2c>
 8003632:	1cc4      	adds	r4, r0, #3
 8003634:	f024 0403 	bic.w	r4, r4, #3
 8003638:	42a0      	cmp	r0, r4
 800363a:	d0e3      	beq.n	8003604 <_malloc_r+0x64>
 800363c:	1a21      	subs	r1, r4, r0
 800363e:	4630      	mov	r0, r6
 8003640:	f000 f82e 	bl	80036a0 <_sbrk_r>
 8003644:	3001      	adds	r0, #1
 8003646:	d1dd      	bne.n	8003604 <_malloc_r+0x64>
 8003648:	e7cf      	b.n	80035ea <_malloc_r+0x4a>
 800364a:	bf00      	nop
 800364c:	2000019c 	.word	0x2000019c
 8003650:	200001a0 	.word	0x200001a0

08003654 <_realloc_r>:
 8003654:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003656:	4607      	mov	r7, r0
 8003658:	4614      	mov	r4, r2
 800365a:	460e      	mov	r6, r1
 800365c:	b921      	cbnz	r1, 8003668 <_realloc_r+0x14>
 800365e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8003662:	4611      	mov	r1, r2
 8003664:	f7ff bf9c 	b.w	80035a0 <_malloc_r>
 8003668:	b922      	cbnz	r2, 8003674 <_realloc_r+0x20>
 800366a:	f7ff ff49 	bl	8003500 <_free_r>
 800366e:	4625      	mov	r5, r4
 8003670:	4628      	mov	r0, r5
 8003672:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003674:	f000 f830 	bl	80036d8 <_malloc_usable_size_r>
 8003678:	42a0      	cmp	r0, r4
 800367a:	d20f      	bcs.n	800369c <_realloc_r+0x48>
 800367c:	4621      	mov	r1, r4
 800367e:	4638      	mov	r0, r7
 8003680:	f7ff ff8e 	bl	80035a0 <_malloc_r>
 8003684:	4605      	mov	r5, r0
 8003686:	2800      	cmp	r0, #0
 8003688:	d0f2      	beq.n	8003670 <_realloc_r+0x1c>
 800368a:	4631      	mov	r1, r6
 800368c:	4622      	mov	r2, r4
 800368e:	f7ff ff0f 	bl	80034b0 <memcpy>
 8003692:	4631      	mov	r1, r6
 8003694:	4638      	mov	r0, r7
 8003696:	f7ff ff33 	bl	8003500 <_free_r>
 800369a:	e7e9      	b.n	8003670 <_realloc_r+0x1c>
 800369c:	4635      	mov	r5, r6
 800369e:	e7e7      	b.n	8003670 <_realloc_r+0x1c>

080036a0 <_sbrk_r>:
 80036a0:	b538      	push	{r3, r4, r5, lr}
 80036a2:	4d06      	ldr	r5, [pc, #24]	; (80036bc <_sbrk_r+0x1c>)
 80036a4:	2300      	movs	r3, #0
 80036a6:	4604      	mov	r4, r0
 80036a8:	4608      	mov	r0, r1
 80036aa:	602b      	str	r3, [r5, #0]
 80036ac:	f7fc ff86 	bl	80005bc <_sbrk>
 80036b0:	1c43      	adds	r3, r0, #1
 80036b2:	d102      	bne.n	80036ba <_sbrk_r+0x1a>
 80036b4:	682b      	ldr	r3, [r5, #0]
 80036b6:	b103      	cbz	r3, 80036ba <_sbrk_r+0x1a>
 80036b8:	6023      	str	r3, [r4, #0]
 80036ba:	bd38      	pop	{r3, r4, r5, pc}
 80036bc:	20000250 	.word	0x20000250

080036c0 <__malloc_lock>:
 80036c0:	4801      	ldr	r0, [pc, #4]	; (80036c8 <__malloc_lock+0x8>)
 80036c2:	f000 b811 	b.w	80036e8 <__retarget_lock_acquire_recursive>
 80036c6:	bf00      	nop
 80036c8:	20000258 	.word	0x20000258

080036cc <__malloc_unlock>:
 80036cc:	4801      	ldr	r0, [pc, #4]	; (80036d4 <__malloc_unlock+0x8>)
 80036ce:	f000 b80c 	b.w	80036ea <__retarget_lock_release_recursive>
 80036d2:	bf00      	nop
 80036d4:	20000258 	.word	0x20000258

080036d8 <_malloc_usable_size_r>:
 80036d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80036dc:	1f18      	subs	r0, r3, #4
 80036de:	2b00      	cmp	r3, #0
 80036e0:	bfbc      	itt	lt
 80036e2:	580b      	ldrlt	r3, [r1, r0]
 80036e4:	18c0      	addlt	r0, r0, r3
 80036e6:	4770      	bx	lr

080036e8 <__retarget_lock_acquire_recursive>:
 80036e8:	4770      	bx	lr

080036ea <__retarget_lock_release_recursive>:
 80036ea:	4770      	bx	lr

080036ec <_init>:
 80036ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036ee:	bf00      	nop
 80036f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80036f2:	bc08      	pop	{r3}
 80036f4:	469e      	mov	lr, r3
 80036f6:	4770      	bx	lr

080036f8 <_fini>:
 80036f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036fa:	bf00      	nop
 80036fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80036fe:	bc08      	pop	{r3}
 8003700:	469e      	mov	lr, r3
 8003702:	4770      	bx	lr
