// Seed: 4019984911
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  assign module_1.id_25 = 0;
  output wire id_1;
  int id_3;
  assign id_3 = id_2;
endmodule
module module_1 #(
    parameter id_15 = 32'd96,
    parameter id_17 = 32'd25,
    parameter id_21 = 32'd4,
    parameter id_25 = 32'd22,
    parameter id_27 = 32'd92,
    parameter id_34 = 32'd51,
    parameter id_4  = 32'd97
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7#(
        .id_8 (-1),
        .id_9 (id_10 + id_11),
        .id_12(id_13[-1])
    ),
    id_14,
    _id_15,
    id_16,
    _id_17,
    id_18,
    id_19,
    id_20,
    _id_21,
    id_22,
    id_23,
    id_24,
    _id_25,
    id_26,
    _id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    _id_34,
    id_35[{id_34#(
        .id_15(id_21),
        .id_25(id_34),
        .id_4 (1?id_27 :-1)
    ) {id_17}} :-1'b0],
    id_36,
    id_37
);
  output wire id_31;
  output wire id_30;
  input wire id_29;
  module_0 modCall_1 (
      id_1,
      id_37
  );
  inout wire id_28;
  input wire _id_27;
  inout wire id_26;
  input wire _id_25;
  inout wire id_24;
  inout wire id_23;
  output wire id_22;
  input wire _id_21;
  input wire id_20;
  output wire id_19;
  inout wire id_18;
  output wire _id_17;
  output wire id_16;
  inout wire _id_15;
  inout wire id_14;
  input logic [7:0] id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire _id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  for (id_38 = 1; id_18; id_36 = id_27) logic [7:0] id_39, id_40, id_41;
  assign id_41[-1 : 1'b0] = id_4;
endmodule
