#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x124eacee0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x124eae400 .scope module, "tb_tiled_gemm" "tb_tiled_gemm" 3 18;
 .timescale -9 -12;
P_0x124e10fe0 .param/l "CLK" 0 3 20, +C4<00000000000000000000000000001010>;
P_0x124e11020 .param/l "OP_HALT" 1 3 76, C4<11111111>;
P_0x124e11060 .param/l "OP_SYNC" 1 3 75, C4<00000100>;
P_0x124e110a0 .param/l "OP_TENSOR" 1 3 73, C4<00000001>;
P_0x124e110e0 .param/l "OP_VECTOR" 1 3 74, C4<00000010>;
P_0x124e11120 .param/l "SRAM_WIDTH" 0 3 21, +C4<00000000000000000000000100000000>;
P_0x124e11160 .param/l "SYNC_MXU" 1 3 80, C4<00000001>;
P_0x124e111a0 .param/l "SYNC_VPU" 1 3 81, C4<00000010>;
P_0x124e111e0 .param/l "VOP_ADD" 1 3 77, C4<00000001>;
P_0x124e11220 .param/l "VOP_LOAD" 1 3 78, C4<00110000>;
P_0x124e11260 .param/l "VOP_STORE" 1 3 79, C4<00110001>;
v0x600002ffac70_0 .net "axi_araddr", 39 0, L_0x6000036a6ca0;  1 drivers
v0x600002ffad00_0 .net "axi_arlen", 7 0, L_0x6000036a6d10;  1 drivers
v0x600002ffad90_0 .var "axi_arready", 0 0;
v0x600002ffae20_0 .net "axi_arvalid", 0 0, L_0x6000036a6df0;  1 drivers
v0x600002ffaeb0_0 .net "axi_awaddr", 39 0, L_0x6000036a6a00;  1 drivers
v0x600002ffaf40_0 .net "axi_awlen", 7 0, L_0x6000036a6a70;  1 drivers
v0x600002ffafd0_0 .var "axi_awready", 0 0;
v0x600002ffb060_0 .net "axi_awvalid", 0 0, L_0x6000036a6ae0;  1 drivers
L_0x12809a968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600002ffb0f0_0 .net "axi_bready", 0 0, L_0x12809a968;  1 drivers
v0x600002ffb180_0 .var "axi_bresp", 1 0;
v0x600002ffb210_0 .var "axi_bvalid", 0 0;
v0x600002ffb2a0_0 .var "axi_rdata", 255 0;
v0x600002ffb330_0 .var "axi_rlast", 0 0;
v0x600002ffb3c0_0 .net "axi_rready", 0 0, L_0x6000036a6e60;  1 drivers
v0x600002ffb450_0 .var "axi_rvalid", 0 0;
v0x600002ffb4e0_0 .net "axi_wdata", 255 0, L_0x6000036a6b50;  1 drivers
v0x600002ffb570_0 .net "axi_wlast", 0 0, L_0x6000036a6bc0;  1 drivers
v0x600002ffb600_0 .var "axi_wready", 0 0;
v0x600002ffb690_0 .net "axi_wvalid", 0 0, L_0x6000036a6c30;  1 drivers
v0x600002ffb720_0 .var "clk", 0 0;
v0x600002ffb7b0_0 .var/i "errors", 31 0;
v0x600002ffb840_0 .var "global_sync_in", 0 0;
v0x600002ffb8d0_0 .var/i "i", 31 0;
v0x600002ffb960_0 .var "noc_rx_addr", 19 0;
v0x600002ffb9f0_0 .var "noc_rx_data", 255 0;
v0x600002ffba80_0 .var "noc_rx_is_instr", 0 0;
v0x600002ffbb10_0 .net "noc_rx_ready", 0 0, L_0x600002cb2e40;  1 drivers
v0x600002ffbba0_0 .var "noc_rx_valid", 0 0;
L_0x12809a9f8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002ffbc30_0 .net "noc_tx_addr", 19 0, L_0x12809a9f8;  1 drivers
L_0x12809a9b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002ffbcc0_0 .net "noc_tx_data", 255 0, L_0x12809a9b0;  1 drivers
v0x600002ffbd50_0 .var "noc_tx_ready", 0 0;
L_0x12809aa40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002ffbde0_0 .net "noc_tx_valid", 0 0, L_0x12809aa40;  1 drivers
v0x600002ffbe70_0 .var "rst_n", 0 0;
v0x600002ffbf00_0 .var "sync_grant", 0 0;
v0x600002ff4000_0 .net "sync_request", 0 0, L_0x6000036aad10;  1 drivers
v0x600002ff4090_0 .net "tpc_busy", 0 0, L_0x6000036aaed0;  1 drivers
v0x600002ff4120_0 .net "tpc_done", 0 0, L_0x6000036aaf40;  1 drivers
v0x600002ff41b0_0 .net "tpc_error", 0 0, L_0x6000036aae60;  1 drivers
v0x600002ff4240_0 .var "tpc_start", 0 0;
v0x600002ff42d0_0 .var "tpc_start_pc", 19 0;
E_0x6000008e1040 .event negedge, v0x600002f9c090_0;
S_0x124e9fc60 .scope module, "dut" "tensor_processing_cluster" 3 56, 4 15 0, S_0x124eae400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x125010c00 .param/l "ACC_WIDTH" 0 4 19, +C4<00000000000000000000000000100000>;
P_0x125010c40 .param/l "ARRAY_SIZE" 0 4 17, +C4<00000000000000000000000000000100>;
P_0x125010c80 .param/l "DATA_WIDTH" 0 4 18, +C4<00000000000000000000000000001000>;
P_0x125010cc0 .param/l "EXT_ADDR_W" 0 4 32, +C4<00000000000000000000000000101000>;
P_0x125010d00 .param/l "EXT_DATA_W" 0 4 33, +C4<00000000000000000000000100000000>;
P_0x125010d40 .param/l "MXU_COMPUTE" 1 4 250, C4<010>;
P_0x125010d80 .param/l "MXU_DONE" 1 4 252, C4<100>;
P_0x125010dc0 .param/l "MXU_DRAIN" 1 4 251, C4<011>;
P_0x125010e00 .param/l "MXU_IDLE" 1 4 248, C4<000>;
P_0x125010e40 .param/l "MXU_LOAD_W" 1 4 249, C4<001>;
P_0x125010e80 .param/l "SRAM_ADDR_W" 0 4 29, +C4<00000000000000000000000000010100>;
P_0x125010ec0 .param/l "SRAM_BANKS" 0 4 26, +C4<00000000000000000000000000000100>;
P_0x125010f00 .param/l "SRAM_DEPTH" 0 4 27, +C4<00000000000000000000000100000000>;
P_0x125010f40 .param/l "SRAM_WIDTH" 0 4 28, +C4<00000000000000000000000100000000>;
P_0x125010f80 .param/l "TPC_ID" 0 4 36, +C4<00000000000000000000000000000000>;
P_0x125010fc0 .param/l "VPU_DATA_W" 0 4 23, +C4<00000000000000000000000000010000>;
P_0x125011000 .param/l "VPU_LANES" 0 4 22, +C4<00000000000000000000000000010000>;
L_0x6000036abb10 .functor BUFZ 1, v0x600002ff83f0_0, C4<0>, C4<0>, C4<0>;
L_0x6000036a6300 .functor OR 1, L_0x600002cb7ca0, L_0x600002cb7e80, C4<0>, C4<0>;
L_0x6000036a6370 .functor AND 1, L_0x6000036a6290, L_0x6000036a6300, C4<1>, C4<1>;
L_0x6000036a63e0 .functor BUFZ 1, v0x600002ff9440_0, C4<0>, C4<0>, C4<0>;
L_0x6000036a6450 .functor BUFZ 1, v0x600002ff8f30_0, C4<0>, C4<0>, C4<0>;
L_0x6000036a7020 .functor AND 1, v0x600002ffbba0_0, L_0x600002cb2e40, C4<1>, C4<1>;
L_0x6000036a7090 .functor AND 1, L_0x6000036a7020, L_0x600002cb2ee0, C4<1>, C4<1>;
v0x600002ffe370_0 .net *"_ivl_24", 19 0, L_0x600002cb75c0;  1 drivers
L_0x12809a530 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002ffe400_0 .net *"_ivl_27", 3 0, L_0x12809a530;  1 drivers
v0x600002ffe490_0 .net *"_ivl_28", 19 0, L_0x600002cb7660;  1 drivers
L_0x12809a578 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002ffe520_0 .net *"_ivl_31", 14 0, L_0x12809a578;  1 drivers
L_0x12809a5c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002ffe5b0_0 .net/2u *"_ivl_34", 2 0, L_0x12809a5c0;  1 drivers
v0x600002ffe640_0 .net *"_ivl_38", 19 0, L_0x600002cb7840;  1 drivers
L_0x12809a608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002ffe6d0_0 .net *"_ivl_41", 3 0, L_0x12809a608;  1 drivers
v0x600002ffe760_0 .net *"_ivl_42", 19 0, L_0x600002cb78e0;  1 drivers
L_0x12809a650 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002ffe7f0_0 .net *"_ivl_45", 3 0, L_0x12809a650;  1 drivers
L_0x12809a698 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002ffe880_0 .net/2u *"_ivl_48", 2 0, L_0x12809a698;  1 drivers
v0x600002ffe910_0 .net *"_ivl_52", 19 0, L_0x600002cb7ac0;  1 drivers
L_0x12809a6e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002ffe9a0_0 .net *"_ivl_55", 3 0, L_0x12809a6e0;  1 drivers
v0x600002ffea30_0 .net *"_ivl_56", 19 0, L_0x600002cb7b60;  1 drivers
L_0x12809a728 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002ffeac0_0 .net *"_ivl_59", 3 0, L_0x12809a728;  1 drivers
L_0x12809a770 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x600002ffeb50_0 .net *"_ivl_63", 127 0, L_0x12809a770;  1 drivers
v0x600002ffebe0_0 .net *"_ivl_65", 127 0, L_0x600002cb7d40;  1 drivers
L_0x12809a7b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002ffec70_0 .net/2u *"_ivl_68", 2 0, L_0x12809a7b8;  1 drivers
v0x600002ffed00_0 .net *"_ivl_70", 0 0, L_0x600002cb7ca0;  1 drivers
L_0x12809a800 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600002ffed90_0 .net/2u *"_ivl_72", 2 0, L_0x12809a800;  1 drivers
v0x600002ffee20_0 .net *"_ivl_74", 0 0, L_0x600002cb7e80;  1 drivers
v0x600002ffeeb0_0 .net *"_ivl_77", 0 0, L_0x6000036a6300;  1 drivers
v0x600002ffef40_0 .net *"_ivl_87", 0 0, L_0x6000036a7020;  1 drivers
v0x600002ffefd0_0 .net *"_ivl_89", 0 0, L_0x600002cb2ee0;  1 drivers
v0x600002fff060_0 .var "act_data_d", 31 0;
v0x600002fff0f0_0 .var "act_valid_d", 0 0;
v0x600002fff180_0 .var "act_valid_d2", 0 0;
v0x600002fff210_0 .net "axi_araddr", 39 0, L_0x6000036a6ca0;  alias, 1 drivers
v0x600002fff2a0_0 .net "axi_arlen", 7 0, L_0x6000036a6d10;  alias, 1 drivers
v0x600002fff330_0 .net "axi_arready", 0 0, v0x600002ffad90_0;  1 drivers
v0x600002fff3c0_0 .net "axi_arvalid", 0 0, L_0x6000036a6df0;  alias, 1 drivers
v0x600002fff450_0 .net "axi_awaddr", 39 0, L_0x6000036a6a00;  alias, 1 drivers
v0x600002fff4e0_0 .net "axi_awlen", 7 0, L_0x6000036a6a70;  alias, 1 drivers
v0x600002fff570_0 .net "axi_awready", 0 0, v0x600002ffafd0_0;  1 drivers
v0x600002fff600_0 .net "axi_awvalid", 0 0, L_0x6000036a6ae0;  alias, 1 drivers
v0x600002fff690_0 .net "axi_bready", 0 0, L_0x12809a968;  alias, 1 drivers
v0x600002fff720_0 .net "axi_bresp", 1 0, v0x600002ffb180_0;  1 drivers
v0x600002fff7b0_0 .net "axi_bvalid", 0 0, v0x600002ffb210_0;  1 drivers
v0x600002fff840_0 .net "axi_rdata", 255 0, v0x600002ffb2a0_0;  1 drivers
v0x600002fff8d0_0 .net "axi_rlast", 0 0, v0x600002ffb330_0;  1 drivers
v0x600002fff960_0 .net "axi_rready", 0 0, L_0x6000036a6e60;  alias, 1 drivers
v0x600002fff9f0_0 .net "axi_rvalid", 0 0, v0x600002ffb450_0;  1 drivers
v0x600002fffa80_0 .net "axi_wdata", 255 0, L_0x6000036a6b50;  alias, 1 drivers
v0x600002fffb10_0 .net "axi_wlast", 0 0, L_0x6000036a6bc0;  alias, 1 drivers
v0x600002fffba0_0 .net "axi_wready", 0 0, v0x600002ffb600_0;  1 drivers
v0x600002fffc30_0 .net "axi_wvalid", 0 0, L_0x6000036a6c30;  alias, 1 drivers
v0x600002fffcc0_0 .net "clk", 0 0, v0x600002ffb720_0;  1 drivers
v0x600002fffd50_0 .net "dma_lcp_done", 0 0, L_0x6000036a67d0;  1 drivers
v0x600002fffde0_0 .net "dma_lcp_ready", 0 0, L_0x600002cb1f40;  1 drivers
v0x600002fffe70_0 .net "dma_sram_addr", 19 0, v0x600002f9ce10_0;  1 drivers
v0x600002ffff00_0 .net "dma_sram_rdata", 255 0, L_0x6000036a6fb0;  1 drivers
v0x600002ff8000_0 .net "dma_sram_re", 0 0, L_0x6000036a6990;  1 drivers
v0x600002ff8090_0 .net "dma_sram_ready", 0 0, L_0x600002cb2da0;  1 drivers
v0x600002ff8120_0 .net "dma_sram_wdata", 255 0, L_0x6000036a68b0;  1 drivers
v0x600002ff81b0_0 .net "dma_sram_we", 0 0, L_0x6000036a6920;  1 drivers
v0x600002ff8240_0 .net "global_sync_in", 0 0, v0x600002ffb840_0;  1 drivers
v0x600002ff82d0 .array "instr_mem", 4095 0, 127 0;
v0x600002ff8360_0 .var "instr_rdata_reg", 127 0;
v0x600002ff83f0_0 .var "instr_valid_reg", 0 0;
v0x600002ff8480_0 .net "lcp_dma_cmd", 127 0, v0x600002f9e910_0;  1 drivers
v0x600002ff8510_0 .net "lcp_dma_valid", 0 0, L_0x6000036ab9c0;  1 drivers
v0x600002ff85a0_0 .net "lcp_imem_addr", 19 0, L_0x6000036abc60;  1 drivers
v0x600002ff8630_0 .net "lcp_imem_data", 127 0, v0x600002ff8360_0;  1 drivers
v0x600002ff86c0_0 .net "lcp_imem_re", 0 0, L_0x6000036abcd0;  1 drivers
v0x600002ff8750_0 .net "lcp_imem_valid", 0 0, L_0x6000036abb10;  1 drivers
v0x600002ff87e0_0 .net "lcp_mxu_cmd", 127 0, v0x600002f9f600_0;  1 drivers
v0x600002ff8870_0 .net "lcp_mxu_valid", 0 0, L_0x6000036abe20;  1 drivers
v0x600002ff8900_0 .net "lcp_vpu_cmd", 127 0, v0x600002f98240_0;  1 drivers
v0x600002ff8990_0 .net "lcp_vpu_valid", 0 0, L_0x6000036ab8e0;  1 drivers
v0x600002ff8a20_0 .net "mxu_a_addr", 19 0, L_0x600002cb7980;  1 drivers
v0x600002ff8ab0_0 .net "mxu_a_rdata", 255 0, L_0x6000036a6ed0;  1 drivers
v0x600002ff8b40_0 .net "mxu_a_re", 0 0, L_0x600002cb7a20;  1 drivers
v0x600002ff8bd0_0 .net "mxu_a_ready", 0 0, L_0x600002cb2c60;  1 drivers
v0x600002ff8c60_0 .net "mxu_cfg_k", 15 0, L_0x600002cb9900;  1 drivers
v0x600002ff8cf0_0 .net "mxu_cfg_m", 15 0, L_0x600002cb97c0;  1 drivers
v0x600002ff8d80_0 .net "mxu_cfg_n", 15 0, L_0x600002cb9860;  1 drivers
v0x600002ff8e10_0 .var "mxu_col_cnt", 4 0;
v0x600002ff8ea0_0 .var "mxu_cycle_cnt", 15 0;
v0x600002ff8f30_0 .var "mxu_done_reg", 0 0;
v0x600002ff8fc0_0 .net "mxu_dst_addr", 15 0, L_0x600002cb95e0;  1 drivers
v0x600002ff9050_0 .net "mxu_lcp_done", 0 0, L_0x6000036a6450;  1 drivers
v0x600002ff90e0_0 .net "mxu_lcp_ready", 0 0, L_0x6000036a63e0;  1 drivers
v0x600002ff9170_0 .net "mxu_o_addr", 19 0, L_0x600002cb7c00;  1 drivers
v0x600002ff9200_0 .net "mxu_o_ready", 0 0, L_0x600002cb2d00;  1 drivers
v0x600002ff9290_0 .net "mxu_o_wdata", 255 0, L_0x600002cb7de0;  1 drivers
v0x600002ff9320_0 .net "mxu_o_we", 0 0, L_0x6000036a6370;  1 drivers
v0x600002ff93b0_0 .var "mxu_out_cnt", 15 0;
v0x600002ff9440_0 .var "mxu_ready_reg", 0 0;
v0x600002ff94d0_0 .net "mxu_src0_addr", 15 0, L_0x600002cb9680;  1 drivers
v0x600002ff9560_0 .net "mxu_src1_addr", 15 0, L_0x600002cb9720;  1 drivers
v0x600002ff95f0_0 .var "mxu_start_array", 0 0;
v0x600002ff9680_0 .var "mxu_start_array_d", 0 0;
v0x600002ff9710_0 .var "mxu_state", 2 0;
v0x600002ff97a0_0 .net "mxu_subop", 7 0, L_0x600002cb9540;  1 drivers
v0x600002ff9830_0 .net "mxu_w_addr", 19 0, L_0x600002cb7700;  1 drivers
v0x600002ff98c0_0 .net "mxu_w_rdata", 255 0, v0x600002f838d0_0;  1 drivers
v0x600002ff9950_0 .net "mxu_w_re", 0 0, L_0x600002cb77a0;  1 drivers
v0x600002ff99e0_0 .net "mxu_w_ready", 0 0, L_0x600002cb2b20;  1 drivers
v0x600002ff9a70_0 .net "noc_data_write", 0 0, L_0x6000036a7090;  1 drivers
v0x600002ff9b00_0 .net "noc_rx_addr", 19 0, v0x600002ffb960_0;  1 drivers
v0x600002ff9b90_0 .net "noc_rx_data", 255 0, v0x600002ffb9f0_0;  1 drivers
v0x600002ff9c20_0 .net "noc_rx_is_instr", 0 0, v0x600002ffba80_0;  1 drivers
v0x600002ff9cb0_0 .net "noc_rx_ready", 0 0, L_0x600002cb2e40;  alias, 1 drivers
v0x600002ff9d40_0 .net "noc_rx_valid", 0 0, v0x600002ffbba0_0;  1 drivers
v0x600002ff9dd0_0 .net "noc_tx_addr", 19 0, L_0x12809a9f8;  alias, 1 drivers
v0x600002ff9e60_0 .net "noc_tx_data", 255 0, L_0x12809a9b0;  alias, 1 drivers
v0x600002ff9ef0_0 .net "noc_tx_ready", 0 0, v0x600002ffbd50_0;  1 drivers
v0x600002ff9f80_0 .net "noc_tx_valid", 0 0, L_0x12809aa40;  alias, 1 drivers
v0x600002ffa010_0 .net "rst_n", 0 0, v0x600002ffbe70_0;  1 drivers
v0x600002ffa0a0_0 .net "sync_grant", 0 0, v0x600002ffbf00_0;  1 drivers
v0x600002ffa130_0 .net "sync_request", 0 0, L_0x6000036aad10;  alias, 1 drivers
v0x600002ffa1c0_0 .net "systolic_busy", 0 0, L_0x6000036a61b0;  1 drivers
v0x600002ffa250_0 .net "systolic_done", 0 0, L_0x600002cb70c0;  1 drivers
v0x600002ffa2e0_0 .net "systolic_result", 127 0, L_0x600002cb6c60;  1 drivers
v0x600002ffa370_0 .net "systolic_result_valid", 0 0, L_0x6000036a6290;  1 drivers
v0x600002ffa400_0 .net "tpc_busy", 0 0, L_0x6000036aaed0;  alias, 1 drivers
v0x600002ffa490_0 .net "tpc_done", 0 0, L_0x6000036aaf40;  alias, 1 drivers
v0x600002ffa520_0 .net "tpc_error", 0 0, L_0x6000036aae60;  alias, 1 drivers
v0x600002ffa5b0_0 .net "tpc_start", 0 0, v0x600002ff4240_0;  1 drivers
v0x600002ffa640_0 .net "tpc_start_pc", 19 0, v0x600002ff42d0_0;  1 drivers
v0x600002ffa6d0_0 .net "vpu_lcp_done", 0 0, L_0x6000036a65a0;  1 drivers
v0x600002ffa760_0 .net "vpu_lcp_ready", 0 0, L_0x600002cb1a40;  1 drivers
v0x600002ffa7f0_0 .net "vpu_sram_addr", 19 0, v0x600002ffd710_0;  1 drivers
v0x600002ffa880_0 .net "vpu_sram_rdata", 255 0, L_0x6000036a6f40;  1 drivers
v0x600002ffa910_0 .net "vpu_sram_re", 0 0, L_0x6000036a6760;  1 drivers
v0x600002ffa9a0_0 .net "vpu_sram_ready", 0 0, L_0x600002cb2bc0;  1 drivers
v0x600002ffaa30_0 .net "vpu_sram_wdata", 255 0, L_0x6000036a6680;  1 drivers
v0x600002ffaac0_0 .net "vpu_sram_we", 0 0, L_0x6000036a66f0;  1 drivers
v0x600002ffab50_0 .var "weight_load_col_d", 1 0;
v0x600002ffabe0_0 .var "weight_load_en_d", 0 0;
L_0x600002cb9540 .part v0x600002f9f600_0, 112, 8;
L_0x600002cb95e0 .part v0x600002f9f600_0, 96, 16;
L_0x600002cb9680 .part v0x600002f9f600_0, 80, 16;
L_0x600002cb9720 .part v0x600002f9f600_0, 64, 16;
L_0x600002cb97c0 .part v0x600002f9f600_0, 48, 16;
L_0x600002cb9860 .part v0x600002f9f600_0, 32, 16;
L_0x600002cb9900 .part v0x600002f9f600_0, 16, 16;
L_0x600002cb7520 .part v0x600002f838d0_0, 0, 32;
L_0x600002cb75c0 .concat [ 16 4 0 0], L_0x600002cb9720, L_0x12809a530;
L_0x600002cb7660 .concat [ 5 15 0 0], v0x600002ff8e10_0, L_0x12809a578;
L_0x600002cb7700 .arith/sum 20, L_0x600002cb75c0, L_0x600002cb7660;
L_0x600002cb77a0 .cmp/eq 3, v0x600002ff9710_0, L_0x12809a5c0;
L_0x600002cb7840 .concat [ 16 4 0 0], L_0x600002cb9680, L_0x12809a608;
L_0x600002cb78e0 .concat [ 16 4 0 0], v0x600002ff8ea0_0, L_0x12809a650;
L_0x600002cb7980 .arith/sum 20, L_0x600002cb7840, L_0x600002cb78e0;
L_0x600002cb7a20 .cmp/eq 3, v0x600002ff9710_0, L_0x12809a698;
L_0x600002cb7ac0 .concat [ 16 4 0 0], L_0x600002cb95e0, L_0x12809a6e0;
L_0x600002cb7b60 .concat [ 16 4 0 0], v0x600002ff93b0_0, L_0x12809a728;
L_0x600002cb7c00 .arith/sum 20, L_0x600002cb7ac0, L_0x600002cb7b60;
L_0x600002cb7d40 .part L_0x600002cb6c60, 0, 128;
L_0x600002cb7de0 .concat [ 128 128 0 0], L_0x600002cb7d40, L_0x12809a770;
L_0x600002cb7ca0 .cmp/eq 3, v0x600002ff9710_0, L_0x12809a7b8;
L_0x600002cb7e80 .cmp/eq 3, v0x600002ff9710_0, L_0x12809a800;
L_0x600002cb2e40 .reduce/nor L_0x6000036aaed0;
L_0x600002cb2ee0 .reduce/nor v0x600002ffba80_0;
S_0x124eacae0 .scope module, "dma_inst" "dma_engine" 4 431, 5 14 0, S_0x124e9fc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x125021600 .param/l "BYTES_PER_WORD" 1 5 101, +C4<00000000000000000000000000100000>;
P_0x125021640 .param/l "DATA_WIDTH" 0 5 17, +C4<00000000000000000000000100000000>;
P_0x125021680 .param/l "DMA_LOAD" 1 5 98, C4<00000001>;
P_0x1250216c0 .param/l "DMA_STORE" 1 5 99, C4<00000010>;
P_0x125021700 .param/l "EXT_ADDR_W" 0 5 15, +C4<00000000000000000000000000101000>;
P_0x125021740 .param/l "INT_ADDR_W" 0 5 16, +C4<00000000000000000000000000010100>;
P_0x125021780 .param/l "MAX_BURST" 0 5 18, +C4<00000000000000000000000000010000>;
P_0x1250217c0 .param/l "S_DECODE" 1 5 108, C4<0001>;
P_0x125021800 .param/l "S_DONE" 1 5 123, C4<1100>;
P_0x125021840 .param/l "S_IDLE" 1 5 107, C4<0000>;
P_0x125021880 .param/l "S_LOAD_ADDR" 1 5 110, C4<0010>;
P_0x1250218c0 .param/l "S_LOAD_DATA" 1 5 111, C4<0011>;
P_0x125021900 .param/l "S_LOAD_WRITE" 1 5 112, C4<0100>;
P_0x125021940 .param/l "S_NEXT_COL" 1 5 121, C4<1010>;
P_0x125021980 .param/l "S_NEXT_ROW" 1 5 122, C4<1011>;
P_0x1250219c0 .param/l "S_STORE_ADDR" 1 5 117, C4<0111>;
P_0x125021a00 .param/l "S_STORE_CAP" 1 5 116, C4<1101>;
P_0x125021a40 .param/l "S_STORE_DATA" 1 5 118, C4<1000>;
P_0x125021a80 .param/l "S_STORE_REQ" 1 5 114, C4<0101>;
P_0x125021ac0 .param/l "S_STORE_RESP" 1 5 119, C4<1001>;
P_0x125021b00 .param/l "S_STORE_WAIT" 1 5 115, C4<0110>;
L_0x6000036a67d0 .functor BUFZ 1, v0x600002f9c510_0, C4<0>, C4<0>, C4<0>;
L_0x6000036a68b0 .functor BUFZ 256, v0x600002f9d170_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000036a6920 .functor BUFZ 1, v0x600002f9d290_0, C4<0>, C4<0>, C4<0>;
L_0x6000036a6990 .functor BUFZ 1, v0x600002f9cfc0_0, C4<0>, C4<0>, C4<0>;
L_0x6000036a6a00 .functor BUFZ 40, v0x600002fa3450_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x6000036a6a70 .functor BUFZ 8, v0x600002fa3570_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x6000036a6ae0 .functor BUFZ 1, v0x600002fa3720_0, C4<0>, C4<0>, C4<0>;
L_0x6000036a6b50 .functor BUFZ 256, v0x600002fa3cc0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000036a6bc0 .functor BUFZ 1, v0x600002fa3de0_0, C4<0>, C4<0>, C4<0>;
L_0x6000036a6c30 .functor BUFZ 1, v0x600002fa46c0_0, C4<0>, C4<0>, C4<0>;
L_0x6000036a6ca0 .functor BUFZ 40, v0x600002fa3060_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x6000036a6d10 .functor BUFZ 8, v0x600002fa3180_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x6000036a6df0 .functor BUFZ 1, v0x600002fa3330_0, C4<0>, C4<0>, C4<0>;
L_0x6000036a6e60 .functor BUFZ 1, v0x600002fa3b10_0, C4<0>, C4<0>, C4<0>;
L_0x12809a920 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002fa2f40_0 .net/2u *"_ivl_14", 3 0, L_0x12809a920;  1 drivers
v0x600002fa2fd0_0 .net "axi_araddr", 39 0, L_0x6000036a6ca0;  alias, 1 drivers
v0x600002fa3060_0 .var "axi_araddr_reg", 39 0;
v0x600002fa30f0_0 .net "axi_arlen", 7 0, L_0x6000036a6d10;  alias, 1 drivers
v0x600002fa3180_0 .var "axi_arlen_reg", 7 0;
v0x600002fa3210_0 .net "axi_arready", 0 0, v0x600002ffad90_0;  alias, 1 drivers
v0x600002fa32a0_0 .net "axi_arvalid", 0 0, L_0x6000036a6df0;  alias, 1 drivers
v0x600002fa3330_0 .var "axi_arvalid_reg", 0 0;
v0x600002fa33c0_0 .net "axi_awaddr", 39 0, L_0x6000036a6a00;  alias, 1 drivers
v0x600002fa3450_0 .var "axi_awaddr_reg", 39 0;
v0x600002fa34e0_0 .net "axi_awlen", 7 0, L_0x6000036a6a70;  alias, 1 drivers
v0x600002fa3570_0 .var "axi_awlen_reg", 7 0;
v0x600002fa3600_0 .net "axi_awready", 0 0, v0x600002ffafd0_0;  alias, 1 drivers
v0x600002fa3690_0 .net "axi_awvalid", 0 0, L_0x6000036a6ae0;  alias, 1 drivers
v0x600002fa3720_0 .var "axi_awvalid_reg", 0 0;
v0x600002fa37b0_0 .net "axi_bready", 0 0, L_0x12809a968;  alias, 1 drivers
v0x600002fa3840_0 .net "axi_bresp", 1 0, v0x600002ffb180_0;  alias, 1 drivers
v0x600002fa38d0_0 .net "axi_bvalid", 0 0, v0x600002ffb210_0;  alias, 1 drivers
v0x600002fa3960_0 .net "axi_rdata", 255 0, v0x600002ffb2a0_0;  alias, 1 drivers
v0x600002fa39f0_0 .net "axi_rlast", 0 0, v0x600002ffb330_0;  alias, 1 drivers
v0x600002fa3a80_0 .net "axi_rready", 0 0, L_0x6000036a6e60;  alias, 1 drivers
v0x600002fa3b10_0 .var "axi_rready_reg", 0 0;
v0x600002fa3ba0_0 .net "axi_rvalid", 0 0, v0x600002ffb450_0;  alias, 1 drivers
v0x600002fa3c30_0 .net "axi_wdata", 255 0, L_0x6000036a6b50;  alias, 1 drivers
v0x600002fa3cc0_0 .var "axi_wdata_reg", 255 0;
v0x600002fa3d50_0 .net "axi_wlast", 0 0, L_0x6000036a6bc0;  alias, 1 drivers
v0x600002fa3de0_0 .var "axi_wlast_reg", 0 0;
v0x600002fa3e70_0 .net "axi_wready", 0 0, v0x600002ffb600_0;  alias, 1 drivers
v0x600002fa3f00_0 .net "axi_wvalid", 0 0, L_0x6000036a6c30;  alias, 1 drivers
v0x600002fa46c0_0 .var "axi_wvalid_reg", 0 0;
v0x600002fa4630_0 .net "cfg_cols", 11 0, L_0x600002cb1d60;  1 drivers
v0x600002f9c000_0 .net "cfg_rows", 11 0, L_0x600002cb1cc0;  1 drivers
v0x600002f9c090_0 .net "clk", 0 0, v0x600002ffb720_0;  alias, 1 drivers
v0x600002f9c120_0 .net "cmd", 127 0, v0x600002f9e910_0;  alias, 1 drivers
v0x600002f9c1b0_0 .net "cmd_done", 0 0, L_0x6000036a67d0;  alias, 1 drivers
v0x600002f9c240_0 .net "cmd_ready", 0 0, L_0x600002cb1f40;  alias, 1 drivers
v0x600002f9c2d0_0 .net "cmd_valid", 0 0, L_0x6000036ab9c0;  alias, 1 drivers
v0x600002f9c360_0 .var "col_count", 11 0;
v0x600002f9c3f0_0 .var "cols_cfg", 11 0;
v0x600002f9c480_0 .var "data_buf", 255 0;
v0x600002f9c510_0 .var "done_reg", 0 0;
v0x600002f9c5a0_0 .net "ext_addr", 39 0, L_0x600002cb1b80;  1 drivers
v0x600002f9c630_0 .var "ext_base", 39 0;
v0x600002f9c6c0_0 .var "ext_ptr", 39 0;
v0x600002f9c750_0 .net "ext_stride", 11 0, L_0x600002cb1e00;  1 drivers
v0x600002f9c7e0_0 .var "ext_stride_cfg", 11 0;
v0x600002f9c870_0 .net "int_addr", 19 0, L_0x600002cb1c20;  1 drivers
v0x600002f9c900_0 .var "int_base", 19 0;
v0x600002f9c990_0 .var "int_ptr", 19 0;
v0x600002f9ca20_0 .net "int_stride", 11 0, L_0x600002cb1ea0;  1 drivers
v0x600002f9cab0_0 .var "int_stride_cfg", 11 0;
v0x600002f9cb40_0 .var "op_type", 7 0;
v0x600002f9cbd0_0 .var "row_count", 11 0;
v0x600002f9cc60_0 .var "rows_cfg", 11 0;
v0x600002f9ccf0_0 .net "rst_n", 0 0, v0x600002ffbe70_0;  alias, 1 drivers
v0x600002f9cd80_0 .net "sram_addr", 19 0, v0x600002f9ce10_0;  alias, 1 drivers
v0x600002f9ce10_0 .var "sram_addr_reg", 19 0;
v0x600002f9cea0_0 .net "sram_rdata", 255 0, L_0x6000036a6fb0;  alias, 1 drivers
v0x600002f9cf30_0 .net "sram_re", 0 0, L_0x6000036a6990;  alias, 1 drivers
v0x600002f9cfc0_0 .var "sram_re_reg", 0 0;
v0x600002f9d050_0 .net "sram_ready", 0 0, L_0x600002cb2da0;  alias, 1 drivers
v0x600002f9d0e0_0 .net "sram_wdata", 255 0, L_0x6000036a68b0;  alias, 1 drivers
v0x600002f9d170_0 .var "sram_wdata_reg", 255 0;
v0x600002f9d200_0 .net "sram_we", 0 0, L_0x6000036a6920;  alias, 1 drivers
v0x600002f9d290_0 .var "sram_we_reg", 0 0;
v0x600002f9d320_0 .var "state", 3 0;
v0x600002f9d3b0_0 .net "subop", 7 0, L_0x600002cb1ae0;  1 drivers
E_0x6000008e1a00/0 .event negedge, v0x600002f9ccf0_0;
E_0x6000008e1a00/1 .event posedge, v0x600002f9c090_0;
E_0x6000008e1a00 .event/or E_0x6000008e1a00/0, E_0x6000008e1a00/1;
L_0x600002cb1ae0 .part v0x600002f9e910_0, 112, 8;
L_0x600002cb1b80 .part v0x600002f9e910_0, 72, 40;
L_0x600002cb1c20 .part v0x600002f9e910_0, 52, 20;
L_0x600002cb1cc0 .part v0x600002f9e910_0, 40, 12;
L_0x600002cb1d60 .part v0x600002f9e910_0, 28, 12;
L_0x600002cb1e00 .part v0x600002f9e910_0, 16, 12;
L_0x600002cb1ea0 .part v0x600002f9e910_0, 4, 12;
L_0x600002cb1f40 .cmp/eq 4, v0x600002f9d320_0, L_0x12809a920;
S_0x124e37e00 .scope module, "lcp_inst" "local_cmd_processor" 4 193, 6 12 0, S_0x124e9fc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x125025200 .param/l "INSTR_DEPTH" 0 6 14, +C4<00000000000000000001000000000000>;
P_0x125025240 .param/l "INSTR_WIDTH" 0 6 13, +C4<00000000000000000000000010000000>;
P_0x125025280 .param/l "MAX_LOOP_NEST" 0 6 15, +C4<00000000000000000000000000000100>;
P_0x1250252c0 .param/l "OP_BARRIER" 1 6 87, C4<00000111>;
P_0x125025300 .param/l "OP_DMA" 1 6 83, C4<00000011>;
P_0x125025340 .param/l "OP_ENDLOOP" 1 6 86, C4<00000110>;
P_0x125025380 .param/l "OP_HALT" 1 6 88, C4<11111111>;
P_0x1250253c0 .param/l "OP_LOOP" 1 6 85, C4<00000101>;
P_0x125025400 .param/l "OP_NOP" 1 6 80, C4<00000000>;
P_0x125025440 .param/l "OP_SYNC" 1 6 84, C4<00000100>;
P_0x125025480 .param/l "OP_TENSOR" 1 6 81, C4<00000001>;
P_0x1250254c0 .param/l "OP_VECTOR" 1 6 82, C4<00000010>;
P_0x125025500 .param/l "SRAM_ADDR_W" 0 6 16, +C4<00000000000000000000000000010100>;
P_0x125025540 .param/l "SYNC_ALL" 1 6 94, C4<11111111>;
P_0x125025580 .param/l "SYNC_DMA" 1 6 93, C4<00000011>;
P_0x1250255c0 .param/l "SYNC_MXU" 1 6 91, C4<00000001>;
P_0x125025600 .param/l "SYNC_VPU" 1 6 92, C4<00000010>;
P_0x125025640 .param/l "S_BARRIER" 1 6 107, C4<0111>;
P_0x125025680 .param/l "S_CHECK_DEP" 1 6 104, C4<0100>;
P_0x1250256c0 .param/l "S_DECODE" 1 6 103, C4<0011>;
P_0x125025700 .param/l "S_ERROR" 1 6 109, C4<1001>;
P_0x125025740 .param/l "S_FETCH" 1 6 101, C4<0001>;
P_0x125025780 .param/l "S_FETCH_WAIT" 1 6 102, C4<0010>;
P_0x1250257c0 .param/l "S_HALTED" 1 6 108, C4<1000>;
P_0x125025800 .param/l "S_IDLE" 1 6 100, C4<0000>;
P_0x125025840 .param/l "S_ISSUE" 1 6 105, C4<0101>;
P_0x125025880 .param/l "S_WAIT_SYNC" 1 6 106, C4<0110>;
L_0x6000036abb80 .functor AND 1, L_0x600002cb9220, L_0x600002cb8960, C4<1>, C4<1>;
L_0x6000036abbf0 .functor AND 1, L_0x6000036abb80, L_0x600002cb8aa0, C4<1>, C4<1>;
L_0x6000036abc60 .functor BUFZ 20, v0x600002f9ef40_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x6000036abcd0 .functor BUFZ 1, v0x600002f9f0f0_0, C4<0>, C4<0>, C4<0>;
L_0x6000036abe20 .functor BUFZ 1, v0x600002f9f840_0, C4<0>, C4<0>, C4<0>;
L_0x6000036ab8e0 .functor BUFZ 1, v0x600002f98480_0, C4<0>, C4<0>, C4<0>;
L_0x6000036ab9c0 .functor BUFZ 1, v0x600002f9eb50_0, C4<0>, C4<0>, C4<0>;
L_0x6000036ab100 .functor AND 1, L_0x600002cb85a0, L_0x600002cb8500, C4<1>, C4<1>;
L_0x6000036aaed0 .functor AND 1, L_0x6000036ab100, L_0x600002cb9400, C4<1>, C4<1>;
L_0x6000036aaf40 .functor BUFZ 1, v0x600002f9ec70_0, C4<0>, C4<0>, C4<0>;
L_0x6000036aae60 .functor BUFZ 1, v0x600002f9ed90_0, C4<0>, C4<0>, C4<0>;
L_0x6000036aad10 .functor BUFZ 1, v0x600002f98090_0, C4<0>, C4<0>, C4<0>;
L_0x128098010 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002f9d4d0_0 .net *"_ivl_11", 23 0, L_0x128098010;  1 drivers
L_0x128098058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002f9d560_0 .net/2u *"_ivl_12", 31 0, L_0x128098058;  1 drivers
v0x600002f9d5f0_0 .net *"_ivl_14", 0 0, L_0x600002cb9220;  1 drivers
v0x600002f9d680_0 .net *"_ivl_16", 31 0, L_0x600002cb9360;  1 drivers
L_0x1280980a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002f9d710_0 .net *"_ivl_19", 23 0, L_0x1280980a0;  1 drivers
L_0x1280980e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002f9d7a0_0 .net/2u *"_ivl_20", 31 0, L_0x1280980e8;  1 drivers
v0x600002f9d830_0 .net *"_ivl_22", 0 0, L_0x600002cb8960;  1 drivers
v0x600002f9d8c0_0 .net *"_ivl_25", 0 0, L_0x6000036abb80;  1 drivers
v0x600002f9d950_0 .net *"_ivl_26", 31 0, L_0x600002cb8a00;  1 drivers
L_0x128098130 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002f9d9e0_0 .net *"_ivl_29", 23 0, L_0x128098130;  1 drivers
L_0x128098178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002f9da70_0 .net/2u *"_ivl_30", 31 0, L_0x128098178;  1 drivers
v0x600002f9db00_0 .net *"_ivl_32", 0 0, L_0x600002cb8aa0;  1 drivers
v0x600002f9db90_0 .net *"_ivl_36", 31 0, L_0x600002cb8b40;  1 drivers
L_0x1280981c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002f9dc20_0 .net *"_ivl_39", 23 0, L_0x1280981c0;  1 drivers
L_0x128098208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002f9dcb0_0 .net/2u *"_ivl_40", 31 0, L_0x128098208;  1 drivers
v0x600002f9dd40_0 .net *"_ivl_44", 31 0, L_0x600002cb8c80;  1 drivers
L_0x128098250 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002f9ddd0_0 .net *"_ivl_47", 23 0, L_0x128098250;  1 drivers
L_0x128098298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002f9de60_0 .net/2u *"_ivl_48", 31 0, L_0x128098298;  1 drivers
v0x600002f9def0_0 .net *"_ivl_52", 31 0, L_0x600002cb8820;  1 drivers
L_0x1280982e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002f9df80_0 .net *"_ivl_55", 23 0, L_0x1280982e0;  1 drivers
L_0x128098328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002f9e010_0 .net/2u *"_ivl_56", 31 0, L_0x128098328;  1 drivers
L_0x128098370 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002f9e0a0_0 .net/2u *"_ivl_76", 3 0, L_0x128098370;  1 drivers
v0x600002f9e130_0 .net *"_ivl_78", 0 0, L_0x600002cb85a0;  1 drivers
v0x600002f9e1c0_0 .net *"_ivl_8", 31 0, L_0x600002cb9180;  1 drivers
L_0x1280983b8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x600002f9e250_0 .net/2u *"_ivl_80", 3 0, L_0x1280983b8;  1 drivers
v0x600002f9e2e0_0 .net *"_ivl_82", 0 0, L_0x600002cb8500;  1 drivers
v0x600002f9e370_0 .net *"_ivl_85", 0 0, L_0x6000036ab100;  1 drivers
L_0x128098400 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x600002f9e400_0 .net/2u *"_ivl_86", 3 0, L_0x128098400;  1 drivers
v0x600002f9e490_0 .net *"_ivl_88", 0 0, L_0x600002cb9400;  1 drivers
v0x600002f9e520_0 .net "all_done", 0 0, L_0x6000036abbf0;  1 drivers
v0x600002f9e5b0_0 .net "busy", 0 0, L_0x6000036aaed0;  alias, 1 drivers
v0x600002f9e640_0 .net "clk", 0 0, v0x600002ffb720_0;  alias, 1 drivers
v0x600002f9e6d0_0 .var "decoded_opcode", 7 0;
v0x600002f9e760_0 .var "decoded_subop", 7 0;
v0x600002f9e7f0_0 .net "dma_clear", 0 0, L_0x600002cb8640;  1 drivers
v0x600002f9e880_0 .net "dma_cmd", 127 0, v0x600002f9e910_0;  alias, 1 drivers
v0x600002f9e910_0 .var "dma_cmd_reg", 127 0;
v0x600002f9e9a0_0 .net "dma_done", 0 0, L_0x6000036a67d0;  alias, 1 drivers
v0x600002f9ea30_0 .net "dma_ready", 0 0, L_0x600002cb1f40;  alias, 1 drivers
v0x600002f9eac0_0 .net "dma_valid", 0 0, L_0x6000036ab9c0;  alias, 1 drivers
v0x600002f9eb50_0 .var "dma_valid_reg", 0 0;
v0x600002f9ebe0_0 .net "done", 0 0, L_0x6000036aaf40;  alias, 1 drivers
v0x600002f9ec70_0 .var "done_reg", 0 0;
v0x600002f9ed00_0 .net "error", 0 0, L_0x6000036aae60;  alias, 1 drivers
v0x600002f9ed90_0 .var "error_reg", 0 0;
v0x600002f9ee20_0 .net "global_sync_in", 0 0, v0x600002ffb840_0;  alias, 1 drivers
v0x600002f9eeb0_0 .net "imem_addr", 19 0, L_0x6000036abc60;  alias, 1 drivers
v0x600002f9ef40_0 .var "imem_addr_reg", 19 0;
v0x600002f9efd0_0 .net "imem_data", 127 0, v0x600002ff8360_0;  alias, 1 drivers
v0x600002f9f060_0 .net "imem_re", 0 0, L_0x6000036abcd0;  alias, 1 drivers
v0x600002f9f0f0_0 .var "imem_re_reg", 0 0;
v0x600002f9f180_0 .net "imem_valid", 0 0, L_0x6000036abb10;  alias, 1 drivers
v0x600002f9f210_0 .var "instr_reg", 127 0;
v0x600002f9f2a0_0 .net "loop_count", 15 0, L_0x600002cb9040;  1 drivers
v0x600002f9f330 .array "loop_counter", 3 0, 15 0;
v0x600002f9f3c0_0 .var "loop_sp", 1 0;
v0x600002f9f450 .array "loop_start_addr", 3 0, 19 0;
v0x600002f9f4e0_0 .net "mxu_clear", 0 0, L_0x600002cb8be0;  1 drivers
v0x600002f9f570_0 .net "mxu_cmd", 127 0, v0x600002f9f600_0;  alias, 1 drivers
v0x600002f9f600_0 .var "mxu_cmd_reg", 127 0;
v0x600002f9f690_0 .net "mxu_done", 0 0, L_0x6000036a6450;  alias, 1 drivers
v0x600002f9f720_0 .net "mxu_ready", 0 0, L_0x6000036a63e0;  alias, 1 drivers
v0x600002f9f7b0_0 .net "mxu_valid", 0 0, L_0x6000036abe20;  alias, 1 drivers
v0x600002f9f840_0 .var "mxu_valid_reg", 0 0;
v0x600002f9f8d0_0 .net "opcode", 7 0, L_0x600002cb8f00;  1 drivers
v0x600002f9f960_0 .var "pc", 19 0;
v0x600002f9f9f0_0 .var "pending_dma", 7 0;
v0x600002f9fa80_0 .var "pending_mxu", 7 0;
v0x600002f9fb10_0 .var "pending_vpu", 7 0;
v0x600002f9fba0_0 .net "rst_n", 0 0, v0x600002ffbe70_0;  alias, 1 drivers
v0x600002f9fc30_0 .net "start", 0 0, v0x600002ff4240_0;  alias, 1 drivers
v0x600002f9fcc0_0 .net "start_pc", 19 0, v0x600002ff42d0_0;  alias, 1 drivers
v0x600002f9fd50_0 .var "state", 3 0;
v0x600002f9fde0_0 .net "subop", 7 0, L_0x600002cb8fa0;  1 drivers
v0x600002f9fe70_0 .net "sync_grant", 0 0, v0x600002ffbf00_0;  alias, 1 drivers
v0x600002f9ff00_0 .net "sync_mask", 7 0, L_0x600002cb90e0;  1 drivers
v0x600002f98000_0 .net "sync_request", 0 0, L_0x6000036aad10;  alias, 1 drivers
v0x600002f98090_0 .var "sync_request_reg", 0 0;
v0x600002f98120_0 .net "vpu_clear", 0 0, L_0x600002cb8d20;  1 drivers
v0x600002f981b0_0 .net "vpu_cmd", 127 0, v0x600002f98240_0;  alias, 1 drivers
v0x600002f98240_0 .var "vpu_cmd_reg", 127 0;
v0x600002f982d0_0 .net "vpu_done", 0 0, L_0x6000036a65a0;  alias, 1 drivers
v0x600002f98360_0 .net "vpu_ready", 0 0, L_0x600002cb1a40;  alias, 1 drivers
v0x600002f983f0_0 .net "vpu_valid", 0 0, L_0x6000036ab8e0;  alias, 1 drivers
v0x600002f98480_0 .var "vpu_valid_reg", 0 0;
L_0x600002cb8f00 .part v0x600002ff8360_0, 120, 8;
L_0x600002cb8fa0 .part v0x600002ff8360_0, 112, 8;
L_0x600002cb9040 .part v0x600002ff8360_0, 32, 16;
L_0x600002cb90e0 .part v0x600002ff8360_0, 104, 8;
L_0x600002cb9180 .concat [ 8 24 0 0], v0x600002f9fa80_0, L_0x128098010;
L_0x600002cb9220 .cmp/eq 32, L_0x600002cb9180, L_0x128098058;
L_0x600002cb9360 .concat [ 8 24 0 0], v0x600002f9fb10_0, L_0x1280980a0;
L_0x600002cb8960 .cmp/eq 32, L_0x600002cb9360, L_0x1280980e8;
L_0x600002cb8a00 .concat [ 8 24 0 0], v0x600002f9f9f0_0, L_0x128098130;
L_0x600002cb8aa0 .cmp/eq 32, L_0x600002cb8a00, L_0x128098178;
L_0x600002cb8b40 .concat [ 8 24 0 0], v0x600002f9fa80_0, L_0x1280981c0;
L_0x600002cb8be0 .cmp/eq 32, L_0x600002cb8b40, L_0x128098208;
L_0x600002cb8c80 .concat [ 8 24 0 0], v0x600002f9fb10_0, L_0x128098250;
L_0x600002cb8d20 .cmp/eq 32, L_0x600002cb8c80, L_0x128098298;
L_0x600002cb8820 .concat [ 8 24 0 0], v0x600002f9f9f0_0, L_0x1280982e0;
L_0x600002cb8640 .cmp/eq 32, L_0x600002cb8820, L_0x128098328;
L_0x600002cb85a0 .cmp/ne 4, v0x600002f9fd50_0, L_0x128098370;
L_0x600002cb8500 .cmp/ne 4, v0x600002f9fd50_0, L_0x1280983b8;
L_0x600002cb9400 .cmp/ne 4, v0x600002f9fd50_0, L_0x128098400;
S_0x124e36260 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 212, 6 212 0, S_0x124e37e00;
 .timescale 0 0;
v0x600002f9d440_0 .var/i "i", 31 0;
S_0x124e70c10 .scope module, "mxu_array" "systolic_array" 4 296, 7 13 0, S_0x124e9fc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x124e9aa70 .param/l "ACC_WIDTH" 0 7 16, +C4<00000000000000000000000000100000>;
P_0x124e9aab0 .param/l "ARRAY_SIZE" 0 7 14, +C4<00000000000000000000000000000100>;
P_0x124e9aaf0 .param/l "DATA_WIDTH" 0 7 15, +C4<00000000000000000000000000001000>;
P_0x124e9ab30 .param/l "S_COMPUTE" 1 7 51, C4<010>;
P_0x124e9ab70 .param/l "S_DONE" 1 7 53, C4<100>;
P_0x124e9abb0 .param/l "S_DRAIN" 1 7 52, C4<011>;
P_0x124e9abf0 .param/l "S_IDLE" 1 7 49, C4<000>;
P_0x124e9ac30 .param/l "S_LOAD" 1 7 50, C4<001>;
L_0x6000036a5f80 .functor OR 1, L_0x600002cb6d00, L_0x600002cb6da0, C4<0>, C4<0>;
L_0x6000036a5ff0 .functor AND 1, L_0x600002cb6e40, v0x600002ff9680_0, C4<1>, C4<1>;
L_0x6000036a6060 .functor AND 1, L_0x6000036a5ff0, L_0x600002cb6ee0, C4<1>, C4<1>;
L_0x6000036a60d0 .functor OR 1, L_0x6000036a5f80, L_0x6000036a6060, C4<0>, C4<0>;
L_0x6000036a6140 .functor BUFZ 1, L_0x6000036a60d0, C4<0>, C4<0>, C4<0>;
L_0x6000036a61b0 .functor AND 1, L_0x600002cb6f80, L_0x600002cb7020, C4<1>, C4<1>;
L_0x6000036a6220 .functor AND 1, L_0x600002cb7200, L_0x600002cb72a0, C4<1>, C4<1>;
L_0x6000036a6290 .functor AND 1, L_0x6000036a6220, L_0x600002cb7480, C4<1>, C4<1>;
v0x600002f86d00_0 .net *"_ivl_101", 0 0, L_0x600002cb7480;  1 drivers
L_0x12809a188 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002f86d90_0 .net/2u *"_ivl_37", 2 0, L_0x12809a188;  1 drivers
v0x600002f86e20_0 .net *"_ivl_39", 0 0, L_0x600002cb6d00;  1 drivers
L_0x12809a1d0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600002f86eb0_0 .net/2u *"_ivl_41", 2 0, L_0x12809a1d0;  1 drivers
v0x600002f86f40_0 .net *"_ivl_43", 0 0, L_0x600002cb6da0;  1 drivers
v0x600002f86fd0_0 .net *"_ivl_46", 0 0, L_0x6000036a5f80;  1 drivers
L_0x12809a218 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002f87060_0 .net/2u *"_ivl_47", 2 0, L_0x12809a218;  1 drivers
v0x600002f870f0_0 .net *"_ivl_49", 0 0, L_0x600002cb6e40;  1 drivers
v0x600002f87180_0 .net *"_ivl_52", 0 0, L_0x6000036a5ff0;  1 drivers
v0x600002f87210_0 .net *"_ivl_54", 0 0, L_0x600002cb6ee0;  1 drivers
v0x600002f872a0_0 .net *"_ivl_56", 0 0, L_0x6000036a6060;  1 drivers
L_0x12809a260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002f87330_0 .net/2u *"_ivl_61", 2 0, L_0x12809a260;  1 drivers
v0x600002f873c0_0 .net *"_ivl_63", 0 0, L_0x600002cb6f80;  1 drivers
L_0x12809a2a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600002f87450_0 .net/2u *"_ivl_65", 2 0, L_0x12809a2a8;  1 drivers
v0x600002f874e0_0 .net *"_ivl_67", 0 0, L_0x600002cb7020;  1 drivers
L_0x12809a2f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600002f87570_0 .net/2u *"_ivl_71", 2 0, L_0x12809a2f0;  1 drivers
L_0x12809a338 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002f87600_0 .net/2u *"_ivl_75", 2 0, L_0x12809a338;  1 drivers
L_0x12809a3c8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600002f87690_0 .net/2u *"_ivl_81", 2 0, L_0x12809a3c8;  1 drivers
v0x600002f87720_0 .net *"_ivl_83", 0 0, L_0x600002cb7200;  1 drivers
v0x600002f877b0_0 .net *"_ivl_85", 0 0, L_0x600002cb72a0;  1 drivers
v0x600002f87840_0 .net *"_ivl_88", 0 0, L_0x6000036a6220;  1 drivers
v0x600002f878d0_0 .net *"_ivl_89", 31 0, L_0x600002cb7340;  1 drivers
L_0x12809a410 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002f87960_0 .net *"_ivl_92", 15 0, L_0x12809a410;  1 drivers
L_0x12809aa88 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600002f879f0_0 .net *"_ivl_93", 31 0, L_0x12809aa88;  1 drivers
L_0x12809a458 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600002f87a80_0 .net/2u *"_ivl_97", 31 0, L_0x12809a458;  1 drivers
v0x600002f87b10_0 .net *"_ivl_99", 31 0, L_0x600002cb73e0;  1 drivers
v0x600002f87ba0_0 .net "act_data", 31 0, v0x600002fff060_0;  1 drivers
v0x600002f87c30 .array "act_h", 19 0;
v0x600002f87c30_0 .net v0x600002f87c30 0, 7 0, L_0x6000036aab50; 1 drivers
v0x600002f87c30_1 .net v0x600002f87c30 1, 7 0, v0x600002f995f0_0; 1 drivers
v0x600002f87c30_2 .net v0x600002f87c30 2, 7 0, v0x600002f9ab50_0; 1 drivers
v0x600002f87c30_3 .net v0x600002f87c30 3, 7 0, v0x600002f94120_0; 1 drivers
v0x600002f87c30_4 .net v0x600002f87c30 4, 7 0, v0x600002f95680_0; 1 drivers
v0x600002f87c30_5 .net v0x600002f87c30 5, 7 0, L_0x6000036aabc0; 1 drivers
v0x600002f87c30_6 .net v0x600002f87c30 6, 7 0, v0x600002f96be0_0; 1 drivers
v0x600002f87c30_7 .net v0x600002f87c30 7, 7 0, v0x600002f901b0_0; 1 drivers
v0x600002f87c30_8 .net v0x600002f87c30 8, 7 0, v0x600002f91710_0; 1 drivers
v0x600002f87c30_9 .net v0x600002f87c30 9, 7 0, v0x600002f92c70_0; 1 drivers
v0x600002f87c30_10 .net v0x600002f87c30 10, 7 0, L_0x6000036aaa70; 1 drivers
v0x600002f87c30_11 .net v0x600002f87c30 11, 7 0, v0x600002f8c240_0; 1 drivers
v0x600002f87c30_12 .net v0x600002f87c30 12, 7 0, v0x600002f8d7a0_0; 1 drivers
v0x600002f87c30_13 .net v0x600002f87c30 13, 7 0, v0x600002f8ed00_0; 1 drivers
v0x600002f87c30_14 .net v0x600002f87c30 14, 7 0, v0x600002f882d0_0; 1 drivers
v0x600002f87c30_15 .net v0x600002f87c30 15, 7 0, L_0x6000036aaae0; 1 drivers
v0x600002f87c30_16 .net v0x600002f87c30 16, 7 0, v0x600002f89830_0; 1 drivers
v0x600002f87c30_17 .net v0x600002f87c30 17, 7 0, v0x600002f8ad90_0; 1 drivers
v0x600002f87c30_18 .net v0x600002f87c30 18, 7 0, v0x600002f84360_0; 1 drivers
v0x600002f87c30_19 .net v0x600002f87c30 19, 7 0, v0x600002f858c0_0; 1 drivers
v0x600002f87cc0_0 .net "act_ready", 0 0, L_0x600002cb7160;  1 drivers
v0x600002f87d50_0 .net "act_valid", 0 0, v0x600002fff180_0;  1 drivers
v0x600002f87de0_0 .net "busy", 0 0, L_0x6000036a61b0;  alias, 1 drivers
v0x600002f87e70_0 .net "cfg_k_tiles", 15 0, L_0x600002cb9900;  alias, 1 drivers
L_0x12809a4a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600002f87f00_0 .net "clear_acc", 0 0, L_0x12809a4a0;  1 drivers
v0x600002f80000_0 .net "clk", 0 0, v0x600002ffb720_0;  alias, 1 drivers
v0x600002f80090_0 .var "cycle_count", 15 0;
v0x600002f80120_0 .var "cycle_count_next", 15 0;
v0x600002f98510_5 .array/port v0x600002f98510, 5;
v0x600002f801b0 .array "deskew_output", 3 0;
v0x600002f801b0_0 .net v0x600002f801b0 0, 31 0, v0x600002f98510_5; 1 drivers
v0x600002f98630_3 .array/port v0x600002f98630, 3;
v0x600002f801b0_1 .net v0x600002f801b0 1, 31 0, v0x600002f98630_3; 1 drivers
v0x600002f98750_1 .array/port v0x600002f98750, 1;
v0x600002f801b0_2 .net v0x600002f801b0 2, 31 0, v0x600002f98750_1; 1 drivers
v0x600002f801b0_3 .net v0x600002f801b0 3, 31 0, L_0x6000036a5d50; 1 drivers
v0x600002f80240_0 .net "done", 0 0, L_0x600002cb70c0;  alias, 1 drivers
L_0x12809a380 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600002f802d0_0 .net "drain_delay", 15 0, L_0x12809a380;  1 drivers
v0x600002f80360_0 .net "pe_enable", 0 0, L_0x6000036a60d0;  1 drivers
v0x600002f803f0 .array "psum_bottom", 3 0;
v0x600002f803f0_0 .net v0x600002f803f0 0, 31 0, L_0x6000036a5a40; 1 drivers
v0x600002f803f0_1 .net v0x600002f803f0 1, 31 0, L_0x6000036a5b20; 1 drivers
v0x600002f803f0_2 .net v0x600002f803f0 2, 31 0, L_0x6000036a5c00; 1 drivers
v0x600002f803f0_3 .net v0x600002f803f0 3, 31 0, L_0x6000036a5ce0; 1 drivers
L_0x128098568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002f80480 .array "psum_v", 19 0;
v0x600002f80480_0 .net v0x600002f80480 0, 31 0, L_0x128098568; 1 drivers
L_0x1280985b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002f80480_1 .net v0x600002f80480 1, 31 0, L_0x1280985b0; 1 drivers
L_0x1280985f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002f80480_2 .net v0x600002f80480 2, 31 0, L_0x1280985f8; 1 drivers
L_0x128098640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002f80480_3 .net v0x600002f80480 3, 31 0, L_0x128098640; 1 drivers
v0x600002f80480_4 .net v0x600002f80480 4, 31 0, v0x600002f99b00_0; 1 drivers
v0x600002f80480_5 .net v0x600002f80480 5, 31 0, v0x600002f9b060_0; 1 drivers
v0x600002f80480_6 .net v0x600002f80480 6, 31 0, v0x600002f94630_0; 1 drivers
v0x600002f80480_7 .net v0x600002f80480 7, 31 0, v0x600002f95b90_0; 1 drivers
v0x600002f80480_8 .net v0x600002f80480 8, 31 0, v0x600002f970f0_0; 1 drivers
v0x600002f80480_9 .net v0x600002f80480 9, 31 0, v0x600002f906c0_0; 1 drivers
v0x600002f80480_10 .net v0x600002f80480 10, 31 0, v0x600002f91c20_0; 1 drivers
v0x600002f80480_11 .net v0x600002f80480 11, 31 0, v0x600002f93180_0; 1 drivers
v0x600002f80480_12 .net v0x600002f80480 12, 31 0, v0x600002f8c750_0; 1 drivers
v0x600002f80480_13 .net v0x600002f80480 13, 31 0, v0x600002f8dcb0_0; 1 drivers
v0x600002f80480_14 .net v0x600002f80480 14, 31 0, v0x600002f8f210_0; 1 drivers
v0x600002f80480_15 .net v0x600002f80480 15, 31 0, v0x600002f887e0_0; 1 drivers
v0x600002f80480_16 .net v0x600002f80480 16, 31 0, v0x600002f89d40_0; 1 drivers
v0x600002f80480_17 .net v0x600002f80480 17, 31 0, v0x600002f8b2a0_0; 1 drivers
v0x600002f80480_18 .net v0x600002f80480 18, 31 0, v0x600002f84870_0; 1 drivers
v0x600002f80480_19 .net v0x600002f80480 19, 31 0, v0x600002f85dd0_0; 1 drivers
v0x600002f80510_0 .net "result_data", 127 0, L_0x600002cb6c60;  alias, 1 drivers
L_0x12809a4e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600002f805a0_0 .net "result_ready", 0 0, L_0x12809a4e8;  1 drivers
v0x600002f80630_0 .net "result_valid", 0 0, L_0x6000036a6290;  alias, 1 drivers
v0x600002f806c0_0 .net "rst_n", 0 0, v0x600002ffbe70_0;  alias, 1 drivers
v0x600002f80750_0 .net "skew_enable", 0 0, L_0x6000036a6140;  1 drivers
v0x600002f807e0 .array "skew_input", 3 0;
v0x600002f807e0_0 .net v0x600002f807e0 0, 7 0, L_0x600002cb9a40; 1 drivers
v0x600002f807e0_1 .net v0x600002f807e0 1, 7 0, L_0x600002cb9b80; 1 drivers
v0x600002f807e0_2 .net v0x600002f807e0 2, 7 0, L_0x600002cb9cc0; 1 drivers
v0x600002f807e0_3 .net v0x600002f807e0 3, 7 0, L_0x600002cb9e00; 1 drivers
v0x600002f80870 .array "skew_output", 3 0;
v0x600002f80870_0 .net v0x600002f80870 0, 7 0, v0x600002f98870_0; 1 drivers
v0x600002f80870_1 .net v0x600002f80870 1, 7 0, v0x600002f98b40_0; 1 drivers
v0x600002f80870_2 .net v0x600002f80870 2, 7 0, v0x600002f98e10_0; 1 drivers
v0x600002f80870_3 .net v0x600002f80870 3, 7 0, v0x600002f990e0_0; 1 drivers
v0x600002f80900_0 .net "start", 0 0, v0x600002ff9680_0;  1 drivers
v0x600002f80990_0 .var "state", 2 0;
v0x600002f80a20_0 .var "state_next", 2 0;
v0x600002f80ab0_0 .net "weight_load_col", 1 0, v0x600002ffab50_0;  1 drivers
v0x600002f80b40_0 .net "weight_load_data", 31 0, L_0x600002cb7520;  1 drivers
v0x600002f80bd0_0 .net "weight_load_en", 0 0, v0x600002ffabe0_0;  1 drivers
E_0x6000008e2300/0 .event anyedge, v0x600002f80990_0, v0x600002f80090_0, v0x600002f80900_0, v0x600002f80bd0_0;
E_0x6000008e2300/1 .event anyedge, v0x600002f87e70_0, v0x600002f802d0_0;
E_0x6000008e2300 .event/or E_0x6000008e2300/0, E_0x6000008e2300/1;
L_0x600002cb99a0 .part v0x600002fff060_0, 0, 8;
L_0x128098448 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600002cb9a40 .functor MUXZ 8, L_0x128098448, L_0x600002cb99a0, v0x600002fff180_0, C4<>;
L_0x600002cb9ae0 .part v0x600002fff060_0, 8, 8;
L_0x128098490 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600002cb9b80 .functor MUXZ 8, L_0x128098490, L_0x600002cb9ae0, v0x600002fff180_0, C4<>;
L_0x600002cb9c20 .part v0x600002fff060_0, 16, 8;
L_0x1280984d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600002cb9cc0 .functor MUXZ 8, L_0x1280984d8, L_0x600002cb9c20, v0x600002fff180_0, C4<>;
L_0x600002cb9d60 .part v0x600002fff060_0, 24, 8;
L_0x128098520 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600002cb9e00 .functor MUXZ 8, L_0x128098520, L_0x600002cb9d60, v0x600002fff180_0, C4<>;
L_0x600002cb9fe0 .part L_0x600002cb7520, 0, 8;
L_0x600002cba800 .part L_0x600002cb7520, 0, 8;
L_0x600002cbb020 .part L_0x600002cb7520, 0, 8;
L_0x600002cbb840 .part L_0x600002cb7520, 0, 8;
L_0x600002cbfa20 .part L_0x600002cb7520, 8, 8;
L_0x600002cbf3e0 .part L_0x600002cb7520, 8, 8;
L_0x600002cbec60 .part L_0x600002cb7520, 8, 8;
L_0x600002cbdd60 .part L_0x600002cb7520, 8, 8;
L_0x600002cbd680 .part L_0x600002cb7520, 16, 8;
L_0x600002cbcd20 .part L_0x600002cb7520, 16, 8;
L_0x600002cbe300 .part L_0x600002cb7520, 16, 8;
L_0x600002cb4500 .part L_0x600002cb7520, 16, 8;
L_0x600002cb4d20 .part L_0x600002cb7520, 24, 8;
L_0x600002cb5540 .part L_0x600002cb7520, 24, 8;
L_0x600002cb5d60 .part L_0x600002cb7520, 24, 8;
L_0x600002cb6580 .part L_0x600002cb7520, 24, 8;
L_0x600002cb6c60 .concat8 [ 32 32 32 32], L_0x6000036a5dc0, L_0x6000036a5e30, L_0x6000036a5ea0, L_0x6000036a5f10;
L_0x600002cb6d00 .cmp/eq 3, v0x600002f80990_0, L_0x12809a188;
L_0x600002cb6da0 .cmp/eq 3, v0x600002f80990_0, L_0x12809a1d0;
L_0x600002cb6e40 .cmp/eq 3, v0x600002f80990_0, L_0x12809a218;
L_0x600002cb6ee0 .reduce/nor v0x600002ffabe0_0;
L_0x600002cb6f80 .cmp/ne 3, v0x600002f80990_0, L_0x12809a260;
L_0x600002cb7020 .cmp/ne 3, v0x600002f80990_0, L_0x12809a2a8;
L_0x600002cb70c0 .cmp/eq 3, v0x600002f80990_0, L_0x12809a2f0;
L_0x600002cb7160 .cmp/eq 3, v0x600002f80990_0, L_0x12809a338;
L_0x600002cb7200 .cmp/eq 3, v0x600002f80990_0, L_0x12809a3c8;
L_0x600002cb72a0 .cmp/ge 16, v0x600002f80090_0, L_0x12809a380;
L_0x600002cb7340 .concat [ 16 16 0 0], v0x600002f80090_0, L_0x12809a410;
L_0x600002cb73e0 .arith/sum 32, L_0x12809aa88, L_0x12809a458;
L_0x600002cb7480 .cmp/gt 32, L_0x600002cb73e0, L_0x600002cb7340;
S_0x124e70390 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 7 248, 7 248 0, S_0x124e70c10;
 .timescale 0 0;
P_0x6000033a7c80 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000110>;
P_0x6000033a7cc0 .param/l "col" 1 7 248, +C4<00>;
L_0x6000036a5a40 .functor BUFZ 32, v0x600002f89d40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x124e96220 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x124e70390;
 .timescale 0 0;
v0x600002f98510 .array "delay_stages", 5 0, 31 0;
v0x600002f985a0_0 .var/i "i", 31 0;
S_0x124e93bd0 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 7 248, 7 248 0, S_0x124e70c10;
 .timescale 0 0;
P_0x6000033a7c00 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000100>;
P_0x6000033a7c40 .param/l "col" 1 7 248, +C4<01>;
L_0x6000036a5b20 .functor BUFZ 32, v0x600002f8b2a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x124e91580 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x124e93bd0;
 .timescale 0 0;
v0x600002f98630 .array "delay_stages", 3 0, 31 0;
v0x600002f986c0_0 .var/i "i", 31 0;
S_0x124e8ef30 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 7 248, 7 248 0, S_0x124e70c10;
 .timescale 0 0;
P_0x6000033a7d00 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000010>;
P_0x6000033a7d40 .param/l "col" 1 7 248, +C4<010>;
L_0x6000036a5c00 .functor BUFZ 32, v0x600002f84870_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x124e8c8e0 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x124e8ef30;
 .timescale 0 0;
v0x600002f98750 .array "delay_stages", 1 0, 31 0;
v0x600002f987e0_0 .var/i "i", 31 0;
S_0x124e8a290 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 7 248, 7 248 0, S_0x124e70c10;
 .timescale 0 0;
P_0x6000033a7d80 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000000>;
P_0x6000033a7dc0 .param/l "col" 1 7 248, +C4<011>;
L_0x6000036a5ce0 .functor BUFZ 32, v0x600002f85dd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x124e87c40 .scope generate, "col_no_delay" "col_no_delay" 7 253, 7 253 0, S_0x124e8a290;
 .timescale 0 0;
L_0x6000036a5d50 .functor BUFZ 32, L_0x6000036a5ce0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x124e855f0 .scope generate, "gen_skew[0]" "gen_skew[0]" 7 142, 7 142 0, S_0x124e70c10;
 .timescale 0 0;
P_0x6000008e2580 .param/l "row" 1 7 142, +C4<00>;
v0x600002f98900_0 .net *"_ivl_1", 7 0, L_0x600002cb99a0;  1 drivers
v0x600002f98990_0 .net/2u *"_ivl_2", 7 0, L_0x128098448;  1 drivers
S_0x124e82fa0 .scope generate, "row0_skew" "row0_skew" 7 146, 7 146 0, S_0x124e855f0;
 .timescale 0 0;
v0x600002f98870_0 .var "out_reg", 7 0;
S_0x124e80950 .scope generate, "gen_skew[1]" "gen_skew[1]" 7 142, 7 142 0, S_0x124e70c10;
 .timescale 0 0;
P_0x6000008e2600 .param/l "row" 1 7 142, +C4<01>;
v0x600002f98bd0_0 .net *"_ivl_1", 7 0, L_0x600002cb9ae0;  1 drivers
v0x600002f98c60_0 .net/2u *"_ivl_2", 7 0, L_0x128098490;  1 drivers
S_0x124e7e300 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x124e80950;
 .timescale 0 0;
v0x600002f98a20 .array "delay_stages", 0 0, 7 0;
v0x600002f98ab0_0 .var/i "i", 31 0;
v0x600002f98b40_0 .var "out_reg", 7 0;
S_0x124e7bcb0 .scope generate, "gen_skew[2]" "gen_skew[2]" 7 142, 7 142 0, S_0x124e70c10;
 .timescale 0 0;
P_0x6000008e2680 .param/l "row" 1 7 142, +C4<010>;
v0x600002f98ea0_0 .net *"_ivl_1", 7 0, L_0x600002cb9c20;  1 drivers
v0x600002f98f30_0 .net/2u *"_ivl_2", 7 0, L_0x1280984d8;  1 drivers
S_0x124e79660 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x124e7bcb0;
 .timescale 0 0;
v0x600002f98cf0 .array "delay_stages", 1 0, 7 0;
v0x600002f98d80_0 .var/i "i", 31 0;
v0x600002f98e10_0 .var "out_reg", 7 0;
S_0x124e77010 .scope generate, "gen_skew[3]" "gen_skew[3]" 7 142, 7 142 0, S_0x124e70c10;
 .timescale 0 0;
P_0x6000008e2700 .param/l "row" 1 7 142, +C4<011>;
v0x600002f99170_0 .net *"_ivl_1", 7 0, L_0x600002cb9d60;  1 drivers
v0x600002f99200_0 .net/2u *"_ivl_2", 7 0, L_0x128098520;  1 drivers
S_0x124e749c0 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x124e77010;
 .timescale 0 0;
v0x600002f98fc0 .array "delay_stages", 2 0, 7 0;
v0x600002f99050_0 .var/i "i", 31 0;
v0x600002f990e0_0 .var "out_reg", 7 0;
S_0x124e72370 .scope generate, "pe_row[0]" "pe_row[0]" 7 213, 7 213 0, S_0x124e70c10;
 .timescale 0 0;
P_0x6000008e2540 .param/l "row" 1 7 213, +C4<00>;
S_0x124e0baa0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x124e72370;
 .timescale 0 0;
P_0x6000008e27c0 .param/l "col" 1 7 214, +C4<00>;
L_0x6000036aa990 .functor AND 1, v0x600002ffabe0_0, L_0x600002cb9f40, C4<1>, C4<1>;
L_0x6000036aaa00 .functor AND 1, L_0x600002cba120, v0x600002ff9680_0, C4<1>, C4<1>;
L_0x6000036aa8b0 .functor OR 1, L_0x600002cba080, L_0x6000036aaa00, C4<0>, C4<0>;
L_0x6000036aa920 .functor AND 1, L_0x12809a4a0, L_0x6000036aa8b0, C4<1>, C4<1>;
L_0x6000036aa7d0 .functor AND 1, L_0x6000036aa920, L_0x600002cba260, C4<1>, C4<1>;
v0x600002f99dd0_0 .net *"_ivl_0", 2 0, L_0x600002cb9ea0;  1 drivers
L_0x128098718 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002f99e60_0 .net/2u *"_ivl_11", 2 0, L_0x128098718;  1 drivers
v0x600002f99ef0_0 .net *"_ivl_13", 0 0, L_0x600002cba080;  1 drivers
L_0x128098760 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002f99f80_0 .net/2u *"_ivl_15", 2 0, L_0x128098760;  1 drivers
v0x600002f9a010_0 .net *"_ivl_17", 0 0, L_0x600002cba120;  1 drivers
v0x600002f9a0a0_0 .net *"_ivl_20", 0 0, L_0x6000036aaa00;  1 drivers
v0x600002f9a130_0 .net *"_ivl_22", 0 0, L_0x6000036aa8b0;  1 drivers
v0x600002f9a1c0_0 .net *"_ivl_24", 0 0, L_0x6000036aa920;  1 drivers
v0x600002f9a250_0 .net *"_ivl_25", 31 0, L_0x600002cba1c0;  1 drivers
L_0x1280987a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002f9a2e0_0 .net *"_ivl_28", 15 0, L_0x1280987a8;  1 drivers
L_0x1280987f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002f9a370_0 .net/2u *"_ivl_29", 31 0, L_0x1280987f0;  1 drivers
L_0x128098688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002f9a400_0 .net *"_ivl_3", 0 0, L_0x128098688;  1 drivers
v0x600002f9a490_0 .net *"_ivl_31", 0 0, L_0x600002cba260;  1 drivers
L_0x1280986d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002f9a520_0 .net/2u *"_ivl_4", 2 0, L_0x1280986d0;  1 drivers
v0x600002f9a5b0_0 .net *"_ivl_6", 0 0, L_0x600002cb9f40;  1 drivers
v0x600002f9a640_0 .net "do_clear", 0 0, L_0x6000036aa7d0;  1 drivers
v0x600002f9a6d0_0 .net "load_weight", 0 0, L_0x6000036aa990;  1 drivers
v0x600002f9a760_0 .net "weight_in", 7 0, L_0x600002cb9fe0;  1 drivers
L_0x600002cb9ea0 .concat [ 2 1 0 0], v0x600002ffab50_0, L_0x128098688;
L_0x600002cb9f40 .cmp/eq 3, L_0x600002cb9ea0, L_0x1280986d0;
L_0x600002cba080 .cmp/eq 3, v0x600002f80990_0, L_0x128098718;
L_0x600002cba120 .cmp/eq 3, v0x600002f80990_0, L_0x128098760;
L_0x600002cba1c0 .concat [ 16 16 0 0], v0x600002f80090_0, L_0x1280987a8;
L_0x600002cba260 .cmp/eq 32, L_0x600002cba1c0, L_0x1280987f0;
S_0x124e0bc10 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x124e0baa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000033a7f80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000033a7fc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002f99290_0 .net *"_ivl_11", 0 0, L_0x600002cba4e0;  1 drivers
v0x600002f99320_0 .net *"_ivl_12", 15 0, L_0x600002cba580;  1 drivers
v0x600002f993b0_0 .net/s *"_ivl_4", 15 0, L_0x600002cba300;  1 drivers
v0x600002f99440_0 .net/s *"_ivl_6", 15 0, L_0x600002cba3a0;  1 drivers
v0x600002f994d0_0 .net/s "a_signed", 7 0, v0x600002f99680_0;  1 drivers
v0x600002f99560_0 .net "act_in", 7 0, L_0x6000036aab50;  alias, 1 drivers
v0x600002f995f0_0 .var "act_out", 7 0;
v0x600002f99680_0 .var "act_reg", 7 0;
v0x600002f99710_0 .net "clear_acc", 0 0, L_0x6000036aa7d0;  alias, 1 drivers
v0x600002f997a0_0 .net "clk", 0 0, v0x600002ffb720_0;  alias, 1 drivers
v0x600002f99830_0 .net "enable", 0 0, L_0x6000036a60d0;  alias, 1 drivers
v0x600002f998c0_0 .net "load_weight", 0 0, L_0x6000036aa990;  alias, 1 drivers
v0x600002f99950_0 .net/s "product", 15 0, L_0x600002cba440;  1 drivers
v0x600002f999e0_0 .net/s "product_ext", 31 0, L_0x600002cba620;  1 drivers
v0x600002f99a70_0 .net "psum_in", 31 0, L_0x128098568;  alias, 1 drivers
v0x600002f99b00_0 .var "psum_out", 31 0;
v0x600002f99b90_0 .net "rst_n", 0 0, v0x600002ffbe70_0;  alias, 1 drivers
v0x600002f99c20_0 .net/s "w_signed", 7 0, v0x600002f99d40_0;  1 drivers
v0x600002f99cb0_0 .net "weight_in", 7 0, L_0x600002cb9fe0;  alias, 1 drivers
v0x600002f99d40_0 .var "weight_reg", 7 0;
L_0x600002cba300 .extend/s 16, v0x600002f99680_0;
L_0x600002cba3a0 .extend/s 16, v0x600002f99d40_0;
L_0x600002cba440 .arith/mult 16, L_0x600002cba300, L_0x600002cba3a0;
L_0x600002cba4e0 .part L_0x600002cba440, 15, 1;
LS_0x600002cba580_0_0 .concat [ 1 1 1 1], L_0x600002cba4e0, L_0x600002cba4e0, L_0x600002cba4e0, L_0x600002cba4e0;
LS_0x600002cba580_0_4 .concat [ 1 1 1 1], L_0x600002cba4e0, L_0x600002cba4e0, L_0x600002cba4e0, L_0x600002cba4e0;
LS_0x600002cba580_0_8 .concat [ 1 1 1 1], L_0x600002cba4e0, L_0x600002cba4e0, L_0x600002cba4e0, L_0x600002cba4e0;
LS_0x600002cba580_0_12 .concat [ 1 1 1 1], L_0x600002cba4e0, L_0x600002cba4e0, L_0x600002cba4e0, L_0x600002cba4e0;
L_0x600002cba580 .concat [ 4 4 4 4], LS_0x600002cba580_0_0, LS_0x600002cba580_0_4, LS_0x600002cba580_0_8, LS_0x600002cba580_0_12;
L_0x600002cba620 .concat [ 16 16 0 0], L_0x600002cba440, L_0x600002cba580;
S_0x124e19c40 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x124e72370;
 .timescale 0 0;
P_0x6000008e2940 .param/l "col" 1 7 214, +C4<01>;
L_0x6000036aa760 .functor AND 1, v0x600002ffabe0_0, L_0x600002cba760, C4<1>, C4<1>;
L_0x6000036aa610 .functor AND 1, L_0x600002cba940, v0x600002ff9680_0, C4<1>, C4<1>;
L_0x6000036aa680 .functor OR 1, L_0x600002cba8a0, L_0x6000036aa610, C4<0>, C4<0>;
L_0x6000036aa530 .functor AND 1, L_0x12809a4a0, L_0x6000036aa680, C4<1>, C4<1>;
L_0x6000036aa5a0 .functor AND 1, L_0x6000036aa530, L_0x600002cbaa80, C4<1>, C4<1>;
v0x600002f9b330_0 .net *"_ivl_0", 2 0, L_0x600002cba6c0;  1 drivers
L_0x1280988c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002f9b3c0_0 .net/2u *"_ivl_11", 2 0, L_0x1280988c8;  1 drivers
v0x600002f9b450_0 .net *"_ivl_13", 0 0, L_0x600002cba8a0;  1 drivers
L_0x128098910 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002f9b4e0_0 .net/2u *"_ivl_15", 2 0, L_0x128098910;  1 drivers
v0x600002f9b570_0 .net *"_ivl_17", 0 0, L_0x600002cba940;  1 drivers
v0x600002f9b600_0 .net *"_ivl_20", 0 0, L_0x6000036aa610;  1 drivers
v0x600002f9b690_0 .net *"_ivl_22", 0 0, L_0x6000036aa680;  1 drivers
v0x600002f9b720_0 .net *"_ivl_24", 0 0, L_0x6000036aa530;  1 drivers
v0x600002f9b7b0_0 .net *"_ivl_25", 31 0, L_0x600002cba9e0;  1 drivers
L_0x128098958 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002f9b840_0 .net *"_ivl_28", 15 0, L_0x128098958;  1 drivers
L_0x1280989a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002f9b8d0_0 .net/2u *"_ivl_29", 31 0, L_0x1280989a0;  1 drivers
L_0x128098838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002f9b960_0 .net *"_ivl_3", 0 0, L_0x128098838;  1 drivers
v0x600002f9b9f0_0 .net *"_ivl_31", 0 0, L_0x600002cbaa80;  1 drivers
L_0x128098880 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002f9ba80_0 .net/2u *"_ivl_4", 2 0, L_0x128098880;  1 drivers
v0x600002f9bb10_0 .net *"_ivl_6", 0 0, L_0x600002cba760;  1 drivers
v0x600002f9bba0_0 .net "do_clear", 0 0, L_0x6000036aa5a0;  1 drivers
v0x600002f9bc30_0 .net "load_weight", 0 0, L_0x6000036aa760;  1 drivers
v0x600002f9bcc0_0 .net "weight_in", 7 0, L_0x600002cba800;  1 drivers
L_0x600002cba6c0 .concat [ 2 1 0 0], v0x600002ffab50_0, L_0x128098838;
L_0x600002cba760 .cmp/eq 3, L_0x600002cba6c0, L_0x128098880;
L_0x600002cba8a0 .cmp/eq 3, v0x600002f80990_0, L_0x1280988c8;
L_0x600002cba940 .cmp/eq 3, v0x600002f80990_0, L_0x128098910;
L_0x600002cba9e0 .concat [ 16 16 0 0], v0x600002f80090_0, L_0x128098958;
L_0x600002cbaa80 .cmp/eq 32, L_0x600002cba9e0, L_0x1280989a0;
S_0x124e19db0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x124e19c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000033abf80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000033abfc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002f9a7f0_0 .net *"_ivl_11", 0 0, L_0x600002cbad00;  1 drivers
v0x600002f9a880_0 .net *"_ivl_12", 15 0, L_0x600002cbada0;  1 drivers
v0x600002f9a910_0 .net/s *"_ivl_4", 15 0, L_0x600002cbab20;  1 drivers
v0x600002f9a9a0_0 .net/s *"_ivl_6", 15 0, L_0x600002cbabc0;  1 drivers
v0x600002f9aa30_0 .net/s "a_signed", 7 0, v0x600002f9abe0_0;  1 drivers
v0x600002f9aac0_0 .net "act_in", 7 0, v0x600002f995f0_0;  alias, 1 drivers
v0x600002f9ab50_0 .var "act_out", 7 0;
v0x600002f9abe0_0 .var "act_reg", 7 0;
v0x600002f9ac70_0 .net "clear_acc", 0 0, L_0x6000036aa5a0;  alias, 1 drivers
v0x600002f9ad00_0 .net "clk", 0 0, v0x600002ffb720_0;  alias, 1 drivers
v0x600002f9ad90_0 .net "enable", 0 0, L_0x6000036a60d0;  alias, 1 drivers
v0x600002f9ae20_0 .net "load_weight", 0 0, L_0x6000036aa760;  alias, 1 drivers
v0x600002f9aeb0_0 .net/s "product", 15 0, L_0x600002cbac60;  1 drivers
v0x600002f9af40_0 .net/s "product_ext", 31 0, L_0x600002cbae40;  1 drivers
v0x600002f9afd0_0 .net "psum_in", 31 0, L_0x1280985b0;  alias, 1 drivers
v0x600002f9b060_0 .var "psum_out", 31 0;
v0x600002f9b0f0_0 .net "rst_n", 0 0, v0x600002ffbe70_0;  alias, 1 drivers
v0x600002f9b180_0 .net/s "w_signed", 7 0, v0x600002f9b2a0_0;  1 drivers
v0x600002f9b210_0 .net "weight_in", 7 0, L_0x600002cba800;  alias, 1 drivers
v0x600002f9b2a0_0 .var "weight_reg", 7 0;
L_0x600002cbab20 .extend/s 16, v0x600002f9abe0_0;
L_0x600002cbabc0 .extend/s 16, v0x600002f9b2a0_0;
L_0x600002cbac60 .arith/mult 16, L_0x600002cbab20, L_0x600002cbabc0;
L_0x600002cbad00 .part L_0x600002cbac60, 15, 1;
LS_0x600002cbada0_0_0 .concat [ 1 1 1 1], L_0x600002cbad00, L_0x600002cbad00, L_0x600002cbad00, L_0x600002cbad00;
LS_0x600002cbada0_0_4 .concat [ 1 1 1 1], L_0x600002cbad00, L_0x600002cbad00, L_0x600002cbad00, L_0x600002cbad00;
LS_0x600002cbada0_0_8 .concat [ 1 1 1 1], L_0x600002cbad00, L_0x600002cbad00, L_0x600002cbad00, L_0x600002cbad00;
LS_0x600002cbada0_0_12 .concat [ 1 1 1 1], L_0x600002cbad00, L_0x600002cbad00, L_0x600002cbad00, L_0x600002cbad00;
L_0x600002cbada0 .concat [ 4 4 4 4], LS_0x600002cbada0_0_0, LS_0x600002cbada0_0_4, LS_0x600002cbada0_0_8, LS_0x600002cbada0_0_12;
L_0x600002cbae40 .concat [ 16 16 0 0], L_0x600002cbac60, L_0x600002cbada0;
S_0x124e1c0a0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x124e72370;
 .timescale 0 0;
P_0x6000008e2a40 .param/l "col" 1 7 214, +C4<010>;
L_0x6000036aa370 .functor AND 1, v0x600002ffabe0_0, L_0x600002cbaf80, C4<1>, C4<1>;
L_0x6000036aa3e0 .functor AND 1, L_0x600002cbb160, v0x600002ff9680_0, C4<1>, C4<1>;
L_0x6000036aa290 .functor OR 1, L_0x600002cbb0c0, L_0x6000036aa3e0, C4<0>, C4<0>;
L_0x6000036aa300 .functor AND 1, L_0x12809a4a0, L_0x6000036aa290, C4<1>, C4<1>;
L_0x6000036ab6b0 .functor AND 1, L_0x6000036aa300, L_0x600002cbb2a0, C4<1>, C4<1>;
v0x600002f94900_0 .net *"_ivl_0", 3 0, L_0x600002cbaee0;  1 drivers
L_0x128098a78 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002f94990_0 .net/2u *"_ivl_11", 2 0, L_0x128098a78;  1 drivers
v0x600002f94a20_0 .net *"_ivl_13", 0 0, L_0x600002cbb0c0;  1 drivers
L_0x128098ac0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002f94ab0_0 .net/2u *"_ivl_15", 2 0, L_0x128098ac0;  1 drivers
v0x600002f94b40_0 .net *"_ivl_17", 0 0, L_0x600002cbb160;  1 drivers
v0x600002f94bd0_0 .net *"_ivl_20", 0 0, L_0x6000036aa3e0;  1 drivers
v0x600002f94c60_0 .net *"_ivl_22", 0 0, L_0x6000036aa290;  1 drivers
v0x600002f94cf0_0 .net *"_ivl_24", 0 0, L_0x6000036aa300;  1 drivers
v0x600002f94d80_0 .net *"_ivl_25", 31 0, L_0x600002cbb200;  1 drivers
L_0x128098b08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002f94e10_0 .net *"_ivl_28", 15 0, L_0x128098b08;  1 drivers
L_0x128098b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002f94ea0_0 .net/2u *"_ivl_29", 31 0, L_0x128098b50;  1 drivers
L_0x1280989e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002f94f30_0 .net *"_ivl_3", 1 0, L_0x1280989e8;  1 drivers
v0x600002f94fc0_0 .net *"_ivl_31", 0 0, L_0x600002cbb2a0;  1 drivers
L_0x128098a30 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600002f95050_0 .net/2u *"_ivl_4", 3 0, L_0x128098a30;  1 drivers
v0x600002f950e0_0 .net *"_ivl_6", 0 0, L_0x600002cbaf80;  1 drivers
v0x600002f95170_0 .net "do_clear", 0 0, L_0x6000036ab6b0;  1 drivers
v0x600002f95200_0 .net "load_weight", 0 0, L_0x6000036aa370;  1 drivers
v0x600002f95290_0 .net "weight_in", 7 0, L_0x600002cbb020;  1 drivers
L_0x600002cbaee0 .concat [ 2 2 0 0], v0x600002ffab50_0, L_0x1280989e8;
L_0x600002cbaf80 .cmp/eq 4, L_0x600002cbaee0, L_0x128098a30;
L_0x600002cbb0c0 .cmp/eq 3, v0x600002f80990_0, L_0x128098a78;
L_0x600002cbb160 .cmp/eq 3, v0x600002f80990_0, L_0x128098ac0;
L_0x600002cbb200 .concat [ 16 16 0 0], v0x600002f80090_0, L_0x128098b08;
L_0x600002cbb2a0 .cmp/eq 32, L_0x600002cbb200, L_0x128098b50;
S_0x124e1c210 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x124e1c0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000033bc200 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000033bc240 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002f9bd50_0 .net *"_ivl_11", 0 0, L_0x600002cbb520;  1 drivers
v0x600002f9bde0_0 .net *"_ivl_12", 15 0, L_0x600002cbb5c0;  1 drivers
v0x600002f9be70_0 .net/s *"_ivl_4", 15 0, L_0x600002cbb340;  1 drivers
v0x600002f9bf00_0 .net/s *"_ivl_6", 15 0, L_0x600002cbb3e0;  1 drivers
v0x600002f94000_0 .net/s "a_signed", 7 0, v0x600002f941b0_0;  1 drivers
v0x600002f94090_0 .net "act_in", 7 0, v0x600002f9ab50_0;  alias, 1 drivers
v0x600002f94120_0 .var "act_out", 7 0;
v0x600002f941b0_0 .var "act_reg", 7 0;
v0x600002f94240_0 .net "clear_acc", 0 0, L_0x6000036ab6b0;  alias, 1 drivers
v0x600002f942d0_0 .net "clk", 0 0, v0x600002ffb720_0;  alias, 1 drivers
v0x600002f94360_0 .net "enable", 0 0, L_0x6000036a60d0;  alias, 1 drivers
v0x600002f943f0_0 .net "load_weight", 0 0, L_0x6000036aa370;  alias, 1 drivers
v0x600002f94480_0 .net/s "product", 15 0, L_0x600002cbb480;  1 drivers
v0x600002f94510_0 .net/s "product_ext", 31 0, L_0x600002cbb660;  1 drivers
v0x600002f945a0_0 .net "psum_in", 31 0, L_0x1280985f8;  alias, 1 drivers
v0x600002f94630_0 .var "psum_out", 31 0;
v0x600002f946c0_0 .net "rst_n", 0 0, v0x600002ffbe70_0;  alias, 1 drivers
v0x600002f94750_0 .net/s "w_signed", 7 0, v0x600002f94870_0;  1 drivers
v0x600002f947e0_0 .net "weight_in", 7 0, L_0x600002cbb020;  alias, 1 drivers
v0x600002f94870_0 .var "weight_reg", 7 0;
L_0x600002cbb340 .extend/s 16, v0x600002f941b0_0;
L_0x600002cbb3e0 .extend/s 16, v0x600002f94870_0;
L_0x600002cbb480 .arith/mult 16, L_0x600002cbb340, L_0x600002cbb3e0;
L_0x600002cbb520 .part L_0x600002cbb480, 15, 1;
LS_0x600002cbb5c0_0_0 .concat [ 1 1 1 1], L_0x600002cbb520, L_0x600002cbb520, L_0x600002cbb520, L_0x600002cbb520;
LS_0x600002cbb5c0_0_4 .concat [ 1 1 1 1], L_0x600002cbb520, L_0x600002cbb520, L_0x600002cbb520, L_0x600002cbb520;
LS_0x600002cbb5c0_0_8 .concat [ 1 1 1 1], L_0x600002cbb520, L_0x600002cbb520, L_0x600002cbb520, L_0x600002cbb520;
LS_0x600002cbb5c0_0_12 .concat [ 1 1 1 1], L_0x600002cbb520, L_0x600002cbb520, L_0x600002cbb520, L_0x600002cbb520;
L_0x600002cbb5c0 .concat [ 4 4 4 4], LS_0x600002cbb5c0_0_0, LS_0x600002cbb5c0_0_4, LS_0x600002cbb5c0_0_8, LS_0x600002cbb5c0_0_12;
L_0x600002cbb660 .concat [ 16 16 0 0], L_0x600002cbb480, L_0x600002cbb5c0;
S_0x124e0ff40 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x124e72370;
 .timescale 0 0;
P_0x6000008e2900 .param/l "col" 1 7 214, +C4<011>;
L_0x6000036ab250 .functor AND 1, v0x600002ffabe0_0, L_0x600002cbb7a0, C4<1>, C4<1>;
L_0x6000036a9ce0 .functor AND 1, L_0x600002cbb980, v0x600002ff9680_0, C4<1>, C4<1>;
L_0x6000036a9730 .functor OR 1, L_0x600002cbb8e0, L_0x6000036a9ce0, C4<0>, C4<0>;
L_0x6000036a92d0 .functor AND 1, L_0x12809a4a0, L_0x6000036a9730, C4<1>, C4<1>;
L_0x6000036a8e70 .functor AND 1, L_0x6000036a92d0, L_0x600002cbbac0, C4<1>, C4<1>;
v0x600002f95e60_0 .net *"_ivl_0", 3 0, L_0x600002cbb700;  1 drivers
L_0x128098c28 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002f95ef0_0 .net/2u *"_ivl_11", 2 0, L_0x128098c28;  1 drivers
v0x600002f95f80_0 .net *"_ivl_13", 0 0, L_0x600002cbb8e0;  1 drivers
L_0x128098c70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002f96010_0 .net/2u *"_ivl_15", 2 0, L_0x128098c70;  1 drivers
v0x600002f960a0_0 .net *"_ivl_17", 0 0, L_0x600002cbb980;  1 drivers
v0x600002f96130_0 .net *"_ivl_20", 0 0, L_0x6000036a9ce0;  1 drivers
v0x600002f961c0_0 .net *"_ivl_22", 0 0, L_0x6000036a9730;  1 drivers
v0x600002f96250_0 .net *"_ivl_24", 0 0, L_0x6000036a92d0;  1 drivers
v0x600002f962e0_0 .net *"_ivl_25", 31 0, L_0x600002cbba20;  1 drivers
L_0x128098cb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002f96370_0 .net *"_ivl_28", 15 0, L_0x128098cb8;  1 drivers
L_0x128098d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002f96400_0 .net/2u *"_ivl_29", 31 0, L_0x128098d00;  1 drivers
L_0x128098b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002f96490_0 .net *"_ivl_3", 1 0, L_0x128098b98;  1 drivers
v0x600002f96520_0 .net *"_ivl_31", 0 0, L_0x600002cbbac0;  1 drivers
L_0x128098be0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600002f965b0_0 .net/2u *"_ivl_4", 3 0, L_0x128098be0;  1 drivers
v0x600002f96640_0 .net *"_ivl_6", 0 0, L_0x600002cbb7a0;  1 drivers
v0x600002f966d0_0 .net "do_clear", 0 0, L_0x6000036a8e70;  1 drivers
v0x600002f96760_0 .net "load_weight", 0 0, L_0x6000036ab250;  1 drivers
v0x600002f967f0_0 .net "weight_in", 7 0, L_0x600002cbb840;  1 drivers
L_0x600002cbb700 .concat [ 2 2 0 0], v0x600002ffab50_0, L_0x128098b98;
L_0x600002cbb7a0 .cmp/eq 4, L_0x600002cbb700, L_0x128098be0;
L_0x600002cbb8e0 .cmp/eq 3, v0x600002f80990_0, L_0x128098c28;
L_0x600002cbb980 .cmp/eq 3, v0x600002f80990_0, L_0x128098c70;
L_0x600002cbba20 .concat [ 16 16 0 0], v0x600002f80090_0, L_0x128098cb8;
L_0x600002cbbac0 .cmp/eq 32, L_0x600002cbba20, L_0x128098d00;
S_0x124e100b0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x124e0ff40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000033a0100 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000033a0140 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002f95320_0 .net *"_ivl_11", 0 0, L_0x600002cbbd40;  1 drivers
v0x600002f953b0_0 .net *"_ivl_12", 15 0, L_0x600002cbbde0;  1 drivers
v0x600002f95440_0 .net/s *"_ivl_4", 15 0, L_0x600002cbbb60;  1 drivers
v0x600002f954d0_0 .net/s *"_ivl_6", 15 0, L_0x600002cbbc00;  1 drivers
v0x600002f95560_0 .net/s "a_signed", 7 0, v0x600002f95710_0;  1 drivers
v0x600002f955f0_0 .net "act_in", 7 0, v0x600002f94120_0;  alias, 1 drivers
v0x600002f95680_0 .var "act_out", 7 0;
v0x600002f95710_0 .var "act_reg", 7 0;
v0x600002f957a0_0 .net "clear_acc", 0 0, L_0x6000036a8e70;  alias, 1 drivers
v0x600002f95830_0 .net "clk", 0 0, v0x600002ffb720_0;  alias, 1 drivers
v0x600002f958c0_0 .net "enable", 0 0, L_0x6000036a60d0;  alias, 1 drivers
v0x600002f95950_0 .net "load_weight", 0 0, L_0x6000036ab250;  alias, 1 drivers
v0x600002f959e0_0 .net/s "product", 15 0, L_0x600002cbbca0;  1 drivers
v0x600002f95a70_0 .net/s "product_ext", 31 0, L_0x600002cbbe80;  1 drivers
v0x600002f95b00_0 .net "psum_in", 31 0, L_0x128098640;  alias, 1 drivers
v0x600002f95b90_0 .var "psum_out", 31 0;
v0x600002f95c20_0 .net "rst_n", 0 0, v0x600002ffbe70_0;  alias, 1 drivers
v0x600002f95cb0_0 .net/s "w_signed", 7 0, v0x600002f95dd0_0;  1 drivers
v0x600002f95d40_0 .net "weight_in", 7 0, L_0x600002cbb840;  alias, 1 drivers
v0x600002f95dd0_0 .var "weight_reg", 7 0;
L_0x600002cbbb60 .extend/s 16, v0x600002f95710_0;
L_0x600002cbbc00 .extend/s 16, v0x600002f95dd0_0;
L_0x600002cbbca0 .arith/mult 16, L_0x600002cbbb60, L_0x600002cbbc00;
L_0x600002cbbd40 .part L_0x600002cbbca0, 15, 1;
LS_0x600002cbbde0_0_0 .concat [ 1 1 1 1], L_0x600002cbbd40, L_0x600002cbbd40, L_0x600002cbbd40, L_0x600002cbbd40;
LS_0x600002cbbde0_0_4 .concat [ 1 1 1 1], L_0x600002cbbd40, L_0x600002cbbd40, L_0x600002cbbd40, L_0x600002cbbd40;
LS_0x600002cbbde0_0_8 .concat [ 1 1 1 1], L_0x600002cbbd40, L_0x600002cbbd40, L_0x600002cbbd40, L_0x600002cbbd40;
LS_0x600002cbbde0_0_12 .concat [ 1 1 1 1], L_0x600002cbbd40, L_0x600002cbbd40, L_0x600002cbbd40, L_0x600002cbbd40;
L_0x600002cbbde0 .concat [ 4 4 4 4], LS_0x600002cbbde0_0_0, LS_0x600002cbbde0_0_4, LS_0x600002cbbde0_0_8, LS_0x600002cbbde0_0_12;
L_0x600002cbbe80 .concat [ 16 16 0 0], L_0x600002cbbca0, L_0x600002cbbde0;
S_0x124e04b10 .scope generate, "pe_row[1]" "pe_row[1]" 7 213, 7 213 0, S_0x124e70c10;
 .timescale 0 0;
P_0x6000008e2c00 .param/l "row" 1 7 213, +C4<01>;
S_0x124e04c80 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x124e04b10;
 .timescale 0 0;
P_0x6000008e2c80 .param/l "col" 1 7 214, +C4<00>;
L_0x6000036a8150 .functor AND 1, v0x600002ffabe0_0, L_0x600002cbfb60, C4<1>, C4<1>;
L_0x6000036a9810 .functor AND 1, L_0x600002cbfe80, v0x600002ff9680_0, C4<1>, C4<1>;
L_0x6000036a97a0 .functor OR 1, L_0x600002cbf7a0, L_0x6000036a9810, C4<0>, C4<0>;
L_0x6000036a9c00 .functor AND 1, L_0x12809a4a0, L_0x6000036a97a0, C4<1>, C4<1>;
L_0x6000036abe90 .functor AND 1, L_0x6000036a9c00, L_0x600002cbfd40, C4<1>, C4<1>;
v0x600002f973c0_0 .net *"_ivl_0", 2 0, L_0x600002cbbf20;  1 drivers
L_0x128098dd8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002f97450_0 .net/2u *"_ivl_11", 2 0, L_0x128098dd8;  1 drivers
v0x600002f974e0_0 .net *"_ivl_13", 0 0, L_0x600002cbf7a0;  1 drivers
L_0x128098e20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002f97570_0 .net/2u *"_ivl_15", 2 0, L_0x128098e20;  1 drivers
v0x600002f97600_0 .net *"_ivl_17", 0 0, L_0x600002cbfe80;  1 drivers
v0x600002f97690_0 .net *"_ivl_20", 0 0, L_0x6000036a9810;  1 drivers
v0x600002f97720_0 .net *"_ivl_22", 0 0, L_0x6000036a97a0;  1 drivers
v0x600002f977b0_0 .net *"_ivl_24", 0 0, L_0x6000036a9c00;  1 drivers
v0x600002f97840_0 .net *"_ivl_25", 31 0, L_0x600002cbf660;  1 drivers
L_0x128098e68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002f978d0_0 .net *"_ivl_28", 15 0, L_0x128098e68;  1 drivers
L_0x128098eb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002f97960_0 .net/2u *"_ivl_29", 31 0, L_0x128098eb0;  1 drivers
L_0x128098d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002f979f0_0 .net *"_ivl_3", 0 0, L_0x128098d48;  1 drivers
v0x600002f97a80_0 .net *"_ivl_31", 0 0, L_0x600002cbfd40;  1 drivers
L_0x128098d90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002f97b10_0 .net/2u *"_ivl_4", 2 0, L_0x128098d90;  1 drivers
v0x600002f97ba0_0 .net *"_ivl_6", 0 0, L_0x600002cbfb60;  1 drivers
v0x600002f97c30_0 .net "do_clear", 0 0, L_0x6000036abe90;  1 drivers
v0x600002f97cc0_0 .net "load_weight", 0 0, L_0x6000036a8150;  1 drivers
v0x600002f97d50_0 .net "weight_in", 7 0, L_0x600002cbfa20;  1 drivers
L_0x600002cbbf20 .concat [ 2 1 0 0], v0x600002ffab50_0, L_0x128098d48;
L_0x600002cbfb60 .cmp/eq 3, L_0x600002cbbf20, L_0x128098d90;
L_0x600002cbf7a0 .cmp/eq 3, v0x600002f80990_0, L_0x128098dd8;
L_0x600002cbfe80 .cmp/eq 3, v0x600002f80990_0, L_0x128098e20;
L_0x600002cbf660 .concat [ 16 16 0 0], v0x600002f80090_0, L_0x128098e68;
L_0x600002cbfd40 .cmp/eq 32, L_0x600002cbf660, L_0x128098eb0;
S_0x124e16100 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x124e04c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000033a0180 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000033a01c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002f96880_0 .net *"_ivl_11", 0 0, L_0x600002cbfac0;  1 drivers
v0x600002f96910_0 .net *"_ivl_12", 15 0, L_0x600002cbf2a0;  1 drivers
v0x600002f969a0_0 .net/s *"_ivl_4", 15 0, L_0x600002cbf520;  1 drivers
v0x600002f96a30_0 .net/s *"_ivl_6", 15 0, L_0x600002cbfc00;  1 drivers
v0x600002f96ac0_0 .net/s "a_signed", 7 0, v0x600002f96c70_0;  1 drivers
v0x600002f96b50_0 .net "act_in", 7 0, L_0x6000036aabc0;  alias, 1 drivers
v0x600002f96be0_0 .var "act_out", 7 0;
v0x600002f96c70_0 .var "act_reg", 7 0;
v0x600002f96d00_0 .net "clear_acc", 0 0, L_0x6000036abe90;  alias, 1 drivers
v0x600002f96d90_0 .net "clk", 0 0, v0x600002ffb720_0;  alias, 1 drivers
v0x600002f96e20_0 .net "enable", 0 0, L_0x6000036a60d0;  alias, 1 drivers
v0x600002f96eb0_0 .net "load_weight", 0 0, L_0x6000036a8150;  alias, 1 drivers
v0x600002f96f40_0 .net/s "product", 15 0, L_0x600002cbf200;  1 drivers
v0x600002f96fd0_0 .net/s "product_ext", 31 0, L_0x600002cbf980;  1 drivers
v0x600002f97060_0 .net "psum_in", 31 0, v0x600002f99b00_0;  alias, 1 drivers
v0x600002f970f0_0 .var "psum_out", 31 0;
v0x600002f97180_0 .net "rst_n", 0 0, v0x600002ffbe70_0;  alias, 1 drivers
v0x600002f97210_0 .net/s "w_signed", 7 0, v0x600002f97330_0;  1 drivers
v0x600002f972a0_0 .net "weight_in", 7 0, L_0x600002cbfa20;  alias, 1 drivers
v0x600002f97330_0 .var "weight_reg", 7 0;
L_0x600002cbf520 .extend/s 16, v0x600002f96c70_0;
L_0x600002cbfc00 .extend/s 16, v0x600002f97330_0;
L_0x600002cbf200 .arith/mult 16, L_0x600002cbf520, L_0x600002cbfc00;
L_0x600002cbfac0 .part L_0x600002cbf200, 15, 1;
LS_0x600002cbf2a0_0_0 .concat [ 1 1 1 1], L_0x600002cbfac0, L_0x600002cbfac0, L_0x600002cbfac0, L_0x600002cbfac0;
LS_0x600002cbf2a0_0_4 .concat [ 1 1 1 1], L_0x600002cbfac0, L_0x600002cbfac0, L_0x600002cbfac0, L_0x600002cbfac0;
LS_0x600002cbf2a0_0_8 .concat [ 1 1 1 1], L_0x600002cbfac0, L_0x600002cbfac0, L_0x600002cbfac0, L_0x600002cbfac0;
LS_0x600002cbf2a0_0_12 .concat [ 1 1 1 1], L_0x600002cbfac0, L_0x600002cbfac0, L_0x600002cbfac0, L_0x600002cbfac0;
L_0x600002cbf2a0 .concat [ 4 4 4 4], LS_0x600002cbf2a0_0_0, LS_0x600002cbf2a0_0_4, LS_0x600002cbf2a0_0_8, LS_0x600002cbf2a0_0_12;
L_0x600002cbf980 .concat [ 16 16 0 0], L_0x600002cbf200, L_0x600002cbf2a0;
S_0x124e16270 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x124e04b10;
 .timescale 0 0;
P_0x6000008e28c0 .param/l "col" 1 7 214, +C4<01>;
L_0x6000036afcd0 .functor AND 1, v0x600002ffabe0_0, L_0x600002cbf840, C4<1>, C4<1>;
L_0x6000036af870 .functor AND 1, L_0x600002cbf480, v0x600002ff9680_0, C4<1>, C4<1>;
L_0x6000036af410 .functor OR 1, L_0x600002cbf700, L_0x6000036af870, C4<0>, C4<0>;
L_0x6000036aefb0 .functor AND 1, L_0x12809a4a0, L_0x6000036af410, C4<1>, C4<1>;
L_0x6000036aeb50 .functor AND 1, L_0x6000036aefb0, L_0x600002cbf0c0, C4<1>, C4<1>;
v0x600002f90990_0 .net *"_ivl_0", 2 0, L_0x600002cbf340;  1 drivers
L_0x128098f88 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002f90a20_0 .net/2u *"_ivl_11", 2 0, L_0x128098f88;  1 drivers
v0x600002f90ab0_0 .net *"_ivl_13", 0 0, L_0x600002cbf700;  1 drivers
L_0x128098fd0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002f90b40_0 .net/2u *"_ivl_15", 2 0, L_0x128098fd0;  1 drivers
v0x600002f90bd0_0 .net *"_ivl_17", 0 0, L_0x600002cbf480;  1 drivers
v0x600002f90c60_0 .net *"_ivl_20", 0 0, L_0x6000036af870;  1 drivers
v0x600002f90cf0_0 .net *"_ivl_22", 0 0, L_0x6000036af410;  1 drivers
v0x600002f90d80_0 .net *"_ivl_24", 0 0, L_0x6000036aefb0;  1 drivers
v0x600002f90e10_0 .net *"_ivl_25", 31 0, L_0x600002cbf5c0;  1 drivers
L_0x128099018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002f90ea0_0 .net *"_ivl_28", 15 0, L_0x128099018;  1 drivers
L_0x128099060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002f90f30_0 .net/2u *"_ivl_29", 31 0, L_0x128099060;  1 drivers
L_0x128098ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002f90fc0_0 .net *"_ivl_3", 0 0, L_0x128098ef8;  1 drivers
v0x600002f91050_0 .net *"_ivl_31", 0 0, L_0x600002cbf0c0;  1 drivers
L_0x128098f40 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002f910e0_0 .net/2u *"_ivl_4", 2 0, L_0x128098f40;  1 drivers
v0x600002f91170_0 .net *"_ivl_6", 0 0, L_0x600002cbf840;  1 drivers
v0x600002f91200_0 .net "do_clear", 0 0, L_0x6000036aeb50;  1 drivers
v0x600002f91290_0 .net "load_weight", 0 0, L_0x6000036afcd0;  1 drivers
v0x600002f91320_0 .net "weight_in", 7 0, L_0x600002cbf3e0;  1 drivers
L_0x600002cbf340 .concat [ 2 1 0 0], v0x600002ffab50_0, L_0x128098ef8;
L_0x600002cbf840 .cmp/eq 3, L_0x600002cbf340, L_0x128098f40;
L_0x600002cbf700 .cmp/eq 3, v0x600002f80990_0, L_0x128098f88;
L_0x600002cbf480 .cmp/eq 3, v0x600002f80990_0, L_0x128098fd0;
L_0x600002cbf5c0 .concat [ 16 16 0 0], v0x600002f80090_0, L_0x128099018;
L_0x600002cbf0c0 .cmp/eq 32, L_0x600002cbf5c0, L_0x128099060;
S_0x124eaf7e0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x124e16270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000033a0200 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000033a0240 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002f97de0_0 .net *"_ivl_11", 0 0, L_0x600002cbee40;  1 drivers
v0x600002f97e70_0 .net *"_ivl_12", 15 0, L_0x600002cbeee0;  1 drivers
v0x600002f97f00_0 .net/s *"_ivl_4", 15 0, L_0x600002cbf160;  1 drivers
v0x600002f90000_0 .net/s *"_ivl_6", 15 0, L_0x600002cbef80;  1 drivers
v0x600002f90090_0 .net/s "a_signed", 7 0, v0x600002f90240_0;  1 drivers
v0x600002f90120_0 .net "act_in", 7 0, v0x600002f96be0_0;  alias, 1 drivers
v0x600002f901b0_0 .var "act_out", 7 0;
v0x600002f90240_0 .var "act_reg", 7 0;
v0x600002f902d0_0 .net "clear_acc", 0 0, L_0x6000036aeb50;  alias, 1 drivers
v0x600002f90360_0 .net "clk", 0 0, v0x600002ffb720_0;  alias, 1 drivers
v0x600002f903f0_0 .net "enable", 0 0, L_0x6000036a60d0;  alias, 1 drivers
v0x600002f90480_0 .net "load_weight", 0 0, L_0x6000036afcd0;  alias, 1 drivers
v0x600002f90510_0 .net/s "product", 15 0, L_0x600002cbf020;  1 drivers
v0x600002f905a0_0 .net/s "product_ext", 31 0, L_0x600002cbed00;  1 drivers
v0x600002f90630_0 .net "psum_in", 31 0, v0x600002f9b060_0;  alias, 1 drivers
v0x600002f906c0_0 .var "psum_out", 31 0;
v0x600002f90750_0 .net "rst_n", 0 0, v0x600002ffbe70_0;  alias, 1 drivers
v0x600002f907e0_0 .net/s "w_signed", 7 0, v0x600002f90900_0;  1 drivers
v0x600002f90870_0 .net "weight_in", 7 0, L_0x600002cbf3e0;  alias, 1 drivers
v0x600002f90900_0 .var "weight_reg", 7 0;
L_0x600002cbf160 .extend/s 16, v0x600002f90240_0;
L_0x600002cbef80 .extend/s 16, v0x600002f90900_0;
L_0x600002cbf020 .arith/mult 16, L_0x600002cbf160, L_0x600002cbef80;
L_0x600002cbee40 .part L_0x600002cbf020, 15, 1;
LS_0x600002cbeee0_0_0 .concat [ 1 1 1 1], L_0x600002cbee40, L_0x600002cbee40, L_0x600002cbee40, L_0x600002cbee40;
LS_0x600002cbeee0_0_4 .concat [ 1 1 1 1], L_0x600002cbee40, L_0x600002cbee40, L_0x600002cbee40, L_0x600002cbee40;
LS_0x600002cbeee0_0_8 .concat [ 1 1 1 1], L_0x600002cbee40, L_0x600002cbee40, L_0x600002cbee40, L_0x600002cbee40;
LS_0x600002cbeee0_0_12 .concat [ 1 1 1 1], L_0x600002cbee40, L_0x600002cbee40, L_0x600002cbee40, L_0x600002cbee40;
L_0x600002cbeee0 .concat [ 4 4 4 4], LS_0x600002cbeee0_0_0, LS_0x600002cbeee0_0_4, LS_0x600002cbeee0_0_8, LS_0x600002cbeee0_0_12;
L_0x600002cbed00 .concat [ 16 16 0 0], L_0x600002cbf020, L_0x600002cbeee0;
S_0x124eaf950 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x124e04b10;
 .timescale 0 0;
P_0x6000008e2e40 .param/l "col" 1 7 214, +C4<010>;
L_0x6000036ade30 .functor AND 1, v0x600002ffabe0_0, L_0x600002cbebc0, C4<1>, C4<1>;
L_0x6000036ad9d0 .functor AND 1, L_0x600002cbeb20, v0x600002ff9680_0, C4<1>, C4<1>;
L_0x6000036ad570 .functor OR 1, L_0x600002cbea80, L_0x6000036ad9d0, C4<0>, C4<0>;
L_0x6000036ad110 .functor AND 1, L_0x12809a4a0, L_0x6000036ad570, C4<1>, C4<1>;
L_0x6000036ad0a0 .functor AND 1, L_0x6000036ad110, L_0x600002cbe9e0, C4<1>, C4<1>;
v0x600002f91ef0_0 .net *"_ivl_0", 3 0, L_0x600002cbeda0;  1 drivers
L_0x128099138 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002f91f80_0 .net/2u *"_ivl_11", 2 0, L_0x128099138;  1 drivers
v0x600002f92010_0 .net *"_ivl_13", 0 0, L_0x600002cbea80;  1 drivers
L_0x128099180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002f920a0_0 .net/2u *"_ivl_15", 2 0, L_0x128099180;  1 drivers
v0x600002f92130_0 .net *"_ivl_17", 0 0, L_0x600002cbeb20;  1 drivers
v0x600002f921c0_0 .net *"_ivl_20", 0 0, L_0x6000036ad9d0;  1 drivers
v0x600002f92250_0 .net *"_ivl_22", 0 0, L_0x6000036ad570;  1 drivers
v0x600002f922e0_0 .net *"_ivl_24", 0 0, L_0x6000036ad110;  1 drivers
v0x600002f92370_0 .net *"_ivl_25", 31 0, L_0x600002cbe940;  1 drivers
L_0x1280991c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002f92400_0 .net *"_ivl_28", 15 0, L_0x1280991c8;  1 drivers
L_0x128099210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002f92490_0 .net/2u *"_ivl_29", 31 0, L_0x128099210;  1 drivers
L_0x1280990a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002f92520_0 .net *"_ivl_3", 1 0, L_0x1280990a8;  1 drivers
v0x600002f925b0_0 .net *"_ivl_31", 0 0, L_0x600002cbe9e0;  1 drivers
L_0x1280990f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600002f92640_0 .net/2u *"_ivl_4", 3 0, L_0x1280990f0;  1 drivers
v0x600002f926d0_0 .net *"_ivl_6", 0 0, L_0x600002cbebc0;  1 drivers
v0x600002f92760_0 .net "do_clear", 0 0, L_0x6000036ad0a0;  1 drivers
v0x600002f927f0_0 .net "load_weight", 0 0, L_0x6000036ade30;  1 drivers
v0x600002f92880_0 .net "weight_in", 7 0, L_0x600002cbec60;  1 drivers
L_0x600002cbeda0 .concat [ 2 2 0 0], v0x600002ffab50_0, L_0x1280990a8;
L_0x600002cbebc0 .cmp/eq 4, L_0x600002cbeda0, L_0x1280990f0;
L_0x600002cbea80 .cmp/eq 3, v0x600002f80990_0, L_0x128099138;
L_0x600002cbeb20 .cmp/eq 3, v0x600002f80990_0, L_0x128099180;
L_0x600002cbe940 .concat [ 16 16 0 0], v0x600002f80090_0, L_0x1280991c8;
L_0x600002cbe9e0 .cmp/eq 32, L_0x600002cbe940, L_0x128099210;
S_0x124e9cce0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x124eaf950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000033a0300 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000033a0340 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002f913b0_0 .net *"_ivl_11", 0 0, L_0x600002cbe1c0;  1 drivers
v0x600002f91440_0 .net *"_ivl_12", 15 0, L_0x600002cbdfe0;  1 drivers
v0x600002f914d0_0 .net/s *"_ivl_4", 15 0, L_0x600002cbe620;  1 drivers
v0x600002f91560_0 .net/s *"_ivl_6", 15 0, L_0x600002cbe6c0;  1 drivers
v0x600002f915f0_0 .net/s "a_signed", 7 0, v0x600002f917a0_0;  1 drivers
v0x600002f91680_0 .net "act_in", 7 0, v0x600002f901b0_0;  alias, 1 drivers
v0x600002f91710_0 .var "act_out", 7 0;
v0x600002f917a0_0 .var "act_reg", 7 0;
v0x600002f91830_0 .net "clear_acc", 0 0, L_0x6000036ad0a0;  alias, 1 drivers
v0x600002f918c0_0 .net "clk", 0 0, v0x600002ffb720_0;  alias, 1 drivers
v0x600002f91950_0 .net "enable", 0 0, L_0x6000036a60d0;  alias, 1 drivers
v0x600002f919e0_0 .net "load_weight", 0 0, L_0x6000036ade30;  alias, 1 drivers
v0x600002f91a70_0 .net/s "product", 15 0, L_0x600002cbe120;  1 drivers
v0x600002f91b00_0 .net/s "product_ext", 31 0, L_0x600002cbe080;  1 drivers
v0x600002f91b90_0 .net "psum_in", 31 0, v0x600002f94630_0;  alias, 1 drivers
v0x600002f91c20_0 .var "psum_out", 31 0;
v0x600002f91cb0_0 .net "rst_n", 0 0, v0x600002ffbe70_0;  alias, 1 drivers
v0x600002f91d40_0 .net/s "w_signed", 7 0, v0x600002f91e60_0;  1 drivers
v0x600002f91dd0_0 .net "weight_in", 7 0, L_0x600002cbec60;  alias, 1 drivers
v0x600002f91e60_0 .var "weight_reg", 7 0;
L_0x600002cbe620 .extend/s 16, v0x600002f917a0_0;
L_0x600002cbe6c0 .extend/s 16, v0x600002f91e60_0;
L_0x600002cbe120 .arith/mult 16, L_0x600002cbe620, L_0x600002cbe6c0;
L_0x600002cbe1c0 .part L_0x600002cbe120, 15, 1;
LS_0x600002cbdfe0_0_0 .concat [ 1 1 1 1], L_0x600002cbe1c0, L_0x600002cbe1c0, L_0x600002cbe1c0, L_0x600002cbe1c0;
LS_0x600002cbdfe0_0_4 .concat [ 1 1 1 1], L_0x600002cbe1c0, L_0x600002cbe1c0, L_0x600002cbe1c0, L_0x600002cbe1c0;
LS_0x600002cbdfe0_0_8 .concat [ 1 1 1 1], L_0x600002cbe1c0, L_0x600002cbe1c0, L_0x600002cbe1c0, L_0x600002cbe1c0;
LS_0x600002cbdfe0_0_12 .concat [ 1 1 1 1], L_0x600002cbe1c0, L_0x600002cbe1c0, L_0x600002cbe1c0, L_0x600002cbe1c0;
L_0x600002cbdfe0 .concat [ 4 4 4 4], LS_0x600002cbdfe0_0_0, LS_0x600002cbdfe0_0_4, LS_0x600002cbdfe0_0_8, LS_0x600002cbdfe0_0_12;
L_0x600002cbe080 .concat [ 16 16 0 0], L_0x600002cbe120, L_0x600002cbdfe0;
S_0x124e9ce50 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x124e04b10;
 .timescale 0 0;
P_0x6000008e2f40 .param/l "col" 1 7 214, +C4<011>;
L_0x6000036acee0 .functor AND 1, v0x600002ffabe0_0, L_0x600002cbdf40, C4<1>, C4<1>;
L_0x6000036acf50 .functor AND 1, L_0x600002cbdc20, v0x600002ff9680_0, C4<1>, C4<1>;
L_0x6000036a9880 .functor OR 1, L_0x600002cbde00, L_0x6000036acf50, C4<0>, C4<0>;
L_0x6000036a4000 .functor AND 1, L_0x12809a4a0, L_0x6000036a9880, C4<1>, C4<1>;
L_0x6000036a4070 .functor AND 1, L_0x6000036a4000, L_0x600002cbdae0, C4<1>, C4<1>;
v0x600002f93450_0 .net *"_ivl_0", 3 0, L_0x600002cbdea0;  1 drivers
L_0x1280992e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002f934e0_0 .net/2u *"_ivl_11", 2 0, L_0x1280992e8;  1 drivers
v0x600002f93570_0 .net *"_ivl_13", 0 0, L_0x600002cbde00;  1 drivers
L_0x128099330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002f93600_0 .net/2u *"_ivl_15", 2 0, L_0x128099330;  1 drivers
v0x600002f93690_0 .net *"_ivl_17", 0 0, L_0x600002cbdc20;  1 drivers
v0x600002f93720_0 .net *"_ivl_20", 0 0, L_0x6000036acf50;  1 drivers
v0x600002f937b0_0 .net *"_ivl_22", 0 0, L_0x6000036a9880;  1 drivers
v0x600002f93840_0 .net *"_ivl_24", 0 0, L_0x6000036a4000;  1 drivers
v0x600002f938d0_0 .net *"_ivl_25", 31 0, L_0x600002cbdcc0;  1 drivers
L_0x128099378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002f93960_0 .net *"_ivl_28", 15 0, L_0x128099378;  1 drivers
L_0x1280993c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002f939f0_0 .net/2u *"_ivl_29", 31 0, L_0x1280993c0;  1 drivers
L_0x128099258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002f93a80_0 .net *"_ivl_3", 1 0, L_0x128099258;  1 drivers
v0x600002f93b10_0 .net *"_ivl_31", 0 0, L_0x600002cbdae0;  1 drivers
L_0x1280992a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600002f93ba0_0 .net/2u *"_ivl_4", 3 0, L_0x1280992a0;  1 drivers
v0x600002f93c30_0 .net *"_ivl_6", 0 0, L_0x600002cbdf40;  1 drivers
v0x600002f93cc0_0 .net "do_clear", 0 0, L_0x6000036a4070;  1 drivers
v0x600002f93d50_0 .net "load_weight", 0 0, L_0x6000036acee0;  1 drivers
v0x600002f93de0_0 .net "weight_in", 7 0, L_0x600002cbdd60;  1 drivers
L_0x600002cbdea0 .concat [ 2 2 0 0], v0x600002ffab50_0, L_0x128099258;
L_0x600002cbdf40 .cmp/eq 4, L_0x600002cbdea0, L_0x1280992a0;
L_0x600002cbde00 .cmp/eq 3, v0x600002f80990_0, L_0x1280992e8;
L_0x600002cbdc20 .cmp/eq 3, v0x600002f80990_0, L_0x128099330;
L_0x600002cbdcc0 .concat [ 16 16 0 0], v0x600002f80090_0, L_0x128099378;
L_0x600002cbdae0 .cmp/eq 32, L_0x600002cbdcc0, L_0x1280993c0;
S_0x124e97320 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x124e9ce50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000033a0000 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000033a0040 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002f92910_0 .net *"_ivl_11", 0 0, L_0x600002cbd860;  1 drivers
v0x600002f929a0_0 .net *"_ivl_12", 15 0, L_0x600002cbd900;  1 drivers
v0x600002f92a30_0 .net/s *"_ivl_4", 15 0, L_0x600002cbdb80;  1 drivers
v0x600002f92ac0_0 .net/s *"_ivl_6", 15 0, L_0x600002cbd9a0;  1 drivers
v0x600002f92b50_0 .net/s "a_signed", 7 0, v0x600002f92d00_0;  1 drivers
v0x600002f92be0_0 .net "act_in", 7 0, v0x600002f91710_0;  alias, 1 drivers
v0x600002f92c70_0 .var "act_out", 7 0;
v0x600002f92d00_0 .var "act_reg", 7 0;
v0x600002f92d90_0 .net "clear_acc", 0 0, L_0x6000036a4070;  alias, 1 drivers
v0x600002f92e20_0 .net "clk", 0 0, v0x600002ffb720_0;  alias, 1 drivers
v0x600002f92eb0_0 .net "enable", 0 0, L_0x6000036a60d0;  alias, 1 drivers
v0x600002f92f40_0 .net "load_weight", 0 0, L_0x6000036acee0;  alias, 1 drivers
v0x600002f92fd0_0 .net/s "product", 15 0, L_0x600002cbda40;  1 drivers
v0x600002f93060_0 .net/s "product_ext", 31 0, L_0x600002cbd720;  1 drivers
v0x600002f930f0_0 .net "psum_in", 31 0, v0x600002f95b90_0;  alias, 1 drivers
v0x600002f93180_0 .var "psum_out", 31 0;
v0x600002f93210_0 .net "rst_n", 0 0, v0x600002ffbe70_0;  alias, 1 drivers
v0x600002f932a0_0 .net/s "w_signed", 7 0, v0x600002f933c0_0;  1 drivers
v0x600002f93330_0 .net "weight_in", 7 0, L_0x600002cbdd60;  alias, 1 drivers
v0x600002f933c0_0 .var "weight_reg", 7 0;
L_0x600002cbdb80 .extend/s 16, v0x600002f92d00_0;
L_0x600002cbd9a0 .extend/s 16, v0x600002f933c0_0;
L_0x600002cbda40 .arith/mult 16, L_0x600002cbdb80, L_0x600002cbd9a0;
L_0x600002cbd860 .part L_0x600002cbda40, 15, 1;
LS_0x600002cbd900_0_0 .concat [ 1 1 1 1], L_0x600002cbd860, L_0x600002cbd860, L_0x600002cbd860, L_0x600002cbd860;
LS_0x600002cbd900_0_4 .concat [ 1 1 1 1], L_0x600002cbd860, L_0x600002cbd860, L_0x600002cbd860, L_0x600002cbd860;
LS_0x600002cbd900_0_8 .concat [ 1 1 1 1], L_0x600002cbd860, L_0x600002cbd860, L_0x600002cbd860, L_0x600002cbd860;
LS_0x600002cbd900_0_12 .concat [ 1 1 1 1], L_0x600002cbd860, L_0x600002cbd860, L_0x600002cbd860, L_0x600002cbd860;
L_0x600002cbd900 .concat [ 4 4 4 4], LS_0x600002cbd900_0_0, LS_0x600002cbd900_0_4, LS_0x600002cbd900_0_8, LS_0x600002cbd900_0_12;
L_0x600002cbd720 .concat [ 16 16 0 0], L_0x600002cbda40, L_0x600002cbd900;
S_0x124e97490 .scope generate, "pe_row[2]" "pe_row[2]" 7 213, 7 213 0, S_0x124e70c10;
 .timescale 0 0;
P_0x6000008e3040 .param/l "row" 1 7 213, +C4<010>;
S_0x124e94cd0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x124e97490;
 .timescale 0 0;
P_0x6000008e30c0 .param/l "col" 1 7 214, +C4<00>;
L_0x6000036a41c0 .functor AND 1, v0x600002ffabe0_0, L_0x600002cbd5e0, C4<1>, C4<1>;
L_0x6000036a4230 .functor AND 1, L_0x600002cbd540, v0x600002ff9680_0, C4<1>, C4<1>;
L_0x6000036a42a0 .functor OR 1, L_0x600002cbd4a0, L_0x6000036a4230, C4<0>, C4<0>;
L_0x6000036a4310 .functor AND 1, L_0x12809a4a0, L_0x6000036a42a0, C4<1>, C4<1>;
L_0x6000036a4380 .functor AND 1, L_0x6000036a4310, L_0x600002cbd400, C4<1>, C4<1>;
v0x600002f8ca20_0 .net *"_ivl_0", 2 0, L_0x600002cbd7c0;  1 drivers
L_0x128099498 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002f8cab0_0 .net/2u *"_ivl_11", 2 0, L_0x128099498;  1 drivers
v0x600002f8cb40_0 .net *"_ivl_13", 0 0, L_0x600002cbd4a0;  1 drivers
L_0x1280994e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002f8cbd0_0 .net/2u *"_ivl_15", 2 0, L_0x1280994e0;  1 drivers
v0x600002f8cc60_0 .net *"_ivl_17", 0 0, L_0x600002cbd540;  1 drivers
v0x600002f8ccf0_0 .net *"_ivl_20", 0 0, L_0x6000036a4230;  1 drivers
v0x600002f8cd80_0 .net *"_ivl_22", 0 0, L_0x6000036a42a0;  1 drivers
v0x600002f8ce10_0 .net *"_ivl_24", 0 0, L_0x6000036a4310;  1 drivers
v0x600002f8cea0_0 .net *"_ivl_25", 31 0, L_0x600002cbd360;  1 drivers
L_0x128099528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002f8cf30_0 .net *"_ivl_28", 15 0, L_0x128099528;  1 drivers
L_0x128099570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002f8cfc0_0 .net/2u *"_ivl_29", 31 0, L_0x128099570;  1 drivers
L_0x128099408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002f8d050_0 .net *"_ivl_3", 0 0, L_0x128099408;  1 drivers
v0x600002f8d0e0_0 .net *"_ivl_31", 0 0, L_0x600002cbd400;  1 drivers
L_0x128099450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002f8d170_0 .net/2u *"_ivl_4", 2 0, L_0x128099450;  1 drivers
v0x600002f8d200_0 .net *"_ivl_6", 0 0, L_0x600002cbd5e0;  1 drivers
v0x600002f8d290_0 .net "do_clear", 0 0, L_0x6000036a4380;  1 drivers
v0x600002f8d320_0 .net "load_weight", 0 0, L_0x6000036a41c0;  1 drivers
v0x600002f8d3b0_0 .net "weight_in", 7 0, L_0x600002cbd680;  1 drivers
L_0x600002cbd7c0 .concat [ 2 1 0 0], v0x600002ffab50_0, L_0x128099408;
L_0x600002cbd5e0 .cmp/eq 3, L_0x600002cbd7c0, L_0x128099450;
L_0x600002cbd4a0 .cmp/eq 3, v0x600002f80990_0, L_0x128099498;
L_0x600002cbd540 .cmp/eq 3, v0x600002f80990_0, L_0x1280994e0;
L_0x600002cbd360 .concat [ 16 16 0 0], v0x600002f80090_0, L_0x128099528;
L_0x600002cbd400 .cmp/eq 32, L_0x600002cbd360, L_0x128099570;
S_0x124e94e40 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x124e94cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000033a0380 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000033a03c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002f93e70_0 .net *"_ivl_11", 0 0, L_0x600002cbd180;  1 drivers
v0x600002f93f00_0 .net *"_ivl_12", 15 0, L_0x600002cbcfa0;  1 drivers
v0x600002f8c000_0 .net/s *"_ivl_4", 15 0, L_0x600002cbd220;  1 drivers
v0x600002f8c090_0 .net/s *"_ivl_6", 15 0, L_0x600002cbd2c0;  1 drivers
v0x600002f8c120_0 .net/s "a_signed", 7 0, v0x600002f8c2d0_0;  1 drivers
v0x600002f8c1b0_0 .net "act_in", 7 0, L_0x6000036aaa70;  alias, 1 drivers
v0x600002f8c240_0 .var "act_out", 7 0;
v0x600002f8c2d0_0 .var "act_reg", 7 0;
v0x600002f8c360_0 .net "clear_acc", 0 0, L_0x6000036a4380;  alias, 1 drivers
v0x600002f8c3f0_0 .net "clk", 0 0, v0x600002ffb720_0;  alias, 1 drivers
v0x600002f8c480_0 .net "enable", 0 0, L_0x6000036a60d0;  alias, 1 drivers
v0x600002f8c510_0 .net "load_weight", 0 0, L_0x6000036a41c0;  alias, 1 drivers
v0x600002f8c5a0_0 .net/s "product", 15 0, L_0x600002cbd0e0;  1 drivers
v0x600002f8c630_0 .net/s "product_ext", 31 0, L_0x600002cbd040;  1 drivers
v0x600002f8c6c0_0 .net "psum_in", 31 0, v0x600002f970f0_0;  alias, 1 drivers
v0x600002f8c750_0 .var "psum_out", 31 0;
v0x600002f8c7e0_0 .net "rst_n", 0 0, v0x600002ffbe70_0;  alias, 1 drivers
v0x600002f8c870_0 .net/s "w_signed", 7 0, v0x600002f8c990_0;  1 drivers
v0x600002f8c900_0 .net "weight_in", 7 0, L_0x600002cbd680;  alias, 1 drivers
v0x600002f8c990_0 .var "weight_reg", 7 0;
L_0x600002cbd220 .extend/s 16, v0x600002f8c2d0_0;
L_0x600002cbd2c0 .extend/s 16, v0x600002f8c990_0;
L_0x600002cbd0e0 .arith/mult 16, L_0x600002cbd220, L_0x600002cbd2c0;
L_0x600002cbd180 .part L_0x600002cbd0e0, 15, 1;
LS_0x600002cbcfa0_0_0 .concat [ 1 1 1 1], L_0x600002cbd180, L_0x600002cbd180, L_0x600002cbd180, L_0x600002cbd180;
LS_0x600002cbcfa0_0_4 .concat [ 1 1 1 1], L_0x600002cbd180, L_0x600002cbd180, L_0x600002cbd180, L_0x600002cbd180;
LS_0x600002cbcfa0_0_8 .concat [ 1 1 1 1], L_0x600002cbd180, L_0x600002cbd180, L_0x600002cbd180, L_0x600002cbd180;
LS_0x600002cbcfa0_0_12 .concat [ 1 1 1 1], L_0x600002cbd180, L_0x600002cbd180, L_0x600002cbd180, L_0x600002cbd180;
L_0x600002cbcfa0 .concat [ 4 4 4 4], LS_0x600002cbcfa0_0_0, LS_0x600002cbcfa0_0_4, LS_0x600002cbcfa0_0_8, LS_0x600002cbcfa0_0_12;
L_0x600002cbd040 .concat [ 16 16 0 0], L_0x600002cbd0e0, L_0x600002cbcfa0;
S_0x124e92680 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x124e97490;
 .timescale 0 0;
P_0x6000008e31c0 .param/l "col" 1 7 214, +C4<01>;
L_0x6000036a44d0 .functor AND 1, v0x600002ffabe0_0, L_0x600002cbcf00, C4<1>, C4<1>;
L_0x6000036a4540 .functor AND 1, L_0x600002cbcbe0, v0x600002ff9680_0, C4<1>, C4<1>;
L_0x6000036a45b0 .functor OR 1, L_0x600002cbcdc0, L_0x6000036a4540, C4<0>, C4<0>;
L_0x6000036a4620 .functor AND 1, L_0x12809a4a0, L_0x6000036a45b0, C4<1>, C4<1>;
L_0x6000036a4690 .functor AND 1, L_0x6000036a4620, L_0x600002cbcaa0, C4<1>, C4<1>;
v0x600002f8df80_0 .net *"_ivl_0", 2 0, L_0x600002cbce60;  1 drivers
L_0x128099648 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002f8e010_0 .net/2u *"_ivl_11", 2 0, L_0x128099648;  1 drivers
v0x600002f8e0a0_0 .net *"_ivl_13", 0 0, L_0x600002cbcdc0;  1 drivers
L_0x128099690 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002f8e130_0 .net/2u *"_ivl_15", 2 0, L_0x128099690;  1 drivers
v0x600002f8e1c0_0 .net *"_ivl_17", 0 0, L_0x600002cbcbe0;  1 drivers
v0x600002f8e250_0 .net *"_ivl_20", 0 0, L_0x6000036a4540;  1 drivers
v0x600002f8e2e0_0 .net *"_ivl_22", 0 0, L_0x6000036a45b0;  1 drivers
v0x600002f8e370_0 .net *"_ivl_24", 0 0, L_0x6000036a4620;  1 drivers
v0x600002f8e400_0 .net *"_ivl_25", 31 0, L_0x600002cbcc80;  1 drivers
L_0x1280996d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002f8e490_0 .net *"_ivl_28", 15 0, L_0x1280996d8;  1 drivers
L_0x128099720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002f8e520_0 .net/2u *"_ivl_29", 31 0, L_0x128099720;  1 drivers
L_0x1280995b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002f8e5b0_0 .net *"_ivl_3", 0 0, L_0x1280995b8;  1 drivers
v0x600002f8e640_0 .net *"_ivl_31", 0 0, L_0x600002cbcaa0;  1 drivers
L_0x128099600 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002f8e6d0_0 .net/2u *"_ivl_4", 2 0, L_0x128099600;  1 drivers
v0x600002f8e760_0 .net *"_ivl_6", 0 0, L_0x600002cbcf00;  1 drivers
v0x600002f8e7f0_0 .net "do_clear", 0 0, L_0x6000036a4690;  1 drivers
v0x600002f8e880_0 .net "load_weight", 0 0, L_0x6000036a44d0;  1 drivers
v0x600002f8e910_0 .net "weight_in", 7 0, L_0x600002cbcd20;  1 drivers
L_0x600002cbce60 .concat [ 2 1 0 0], v0x600002ffab50_0, L_0x1280995b8;
L_0x600002cbcf00 .cmp/eq 3, L_0x600002cbce60, L_0x128099600;
L_0x600002cbcdc0 .cmp/eq 3, v0x600002f80990_0, L_0x128099648;
L_0x600002cbcbe0 .cmp/eq 3, v0x600002f80990_0, L_0x128099690;
L_0x600002cbcc80 .concat [ 16 16 0 0], v0x600002f80090_0, L_0x1280996d8;
L_0x600002cbcaa0 .cmp/eq 32, L_0x600002cbcc80, L_0x128099720;
S_0x124e927f0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x124e92680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000033a0080 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000033a00c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002f8d440_0 .net *"_ivl_11", 0 0, L_0x600002cbe4e0;  1 drivers
v0x600002f8d4d0_0 .net *"_ivl_12", 15 0, L_0x600002cbe580;  1 drivers
v0x600002f8d560_0 .net/s *"_ivl_4", 15 0, L_0x600002cbcb40;  1 drivers
v0x600002f8d5f0_0 .net/s *"_ivl_6", 15 0, L_0x600002cbc960;  1 drivers
v0x600002f8d680_0 .net/s "a_signed", 7 0, v0x600002f8d830_0;  1 drivers
v0x600002f8d710_0 .net "act_in", 7 0, v0x600002f8c240_0;  alias, 1 drivers
v0x600002f8d7a0_0 .var "act_out", 7 0;
v0x600002f8d830_0 .var "act_reg", 7 0;
v0x600002f8d8c0_0 .net "clear_acc", 0 0, L_0x6000036a4690;  alias, 1 drivers
v0x600002f8d950_0 .net "clk", 0 0, v0x600002ffb720_0;  alias, 1 drivers
v0x600002f8d9e0_0 .net "enable", 0 0, L_0x6000036a60d0;  alias, 1 drivers
v0x600002f8da70_0 .net "load_weight", 0 0, L_0x6000036a44d0;  alias, 1 drivers
v0x600002f8db00_0 .net/s "product", 15 0, L_0x600002cbca00;  1 drivers
v0x600002f8db90_0 .net/s "product_ext", 31 0, L_0x600002cbe3a0;  1 drivers
v0x600002f8dc20_0 .net "psum_in", 31 0, v0x600002f906c0_0;  alias, 1 drivers
v0x600002f8dcb0_0 .var "psum_out", 31 0;
v0x600002f8dd40_0 .net "rst_n", 0 0, v0x600002ffbe70_0;  alias, 1 drivers
v0x600002f8ddd0_0 .net/s "w_signed", 7 0, v0x600002f8def0_0;  1 drivers
v0x600002f8de60_0 .net "weight_in", 7 0, L_0x600002cbcd20;  alias, 1 drivers
v0x600002f8def0_0 .var "weight_reg", 7 0;
L_0x600002cbcb40 .extend/s 16, v0x600002f8d830_0;
L_0x600002cbc960 .extend/s 16, v0x600002f8def0_0;
L_0x600002cbca00 .arith/mult 16, L_0x600002cbcb40, L_0x600002cbc960;
L_0x600002cbe4e0 .part L_0x600002cbca00, 15, 1;
LS_0x600002cbe580_0_0 .concat [ 1 1 1 1], L_0x600002cbe4e0, L_0x600002cbe4e0, L_0x600002cbe4e0, L_0x600002cbe4e0;
LS_0x600002cbe580_0_4 .concat [ 1 1 1 1], L_0x600002cbe4e0, L_0x600002cbe4e0, L_0x600002cbe4e0, L_0x600002cbe4e0;
LS_0x600002cbe580_0_8 .concat [ 1 1 1 1], L_0x600002cbe4e0, L_0x600002cbe4e0, L_0x600002cbe4e0, L_0x600002cbe4e0;
LS_0x600002cbe580_0_12 .concat [ 1 1 1 1], L_0x600002cbe4e0, L_0x600002cbe4e0, L_0x600002cbe4e0, L_0x600002cbe4e0;
L_0x600002cbe580 .concat [ 4 4 4 4], LS_0x600002cbe580_0_0, LS_0x600002cbe580_0_4, LS_0x600002cbe580_0_8, LS_0x600002cbe580_0_12;
L_0x600002cbe3a0 .concat [ 16 16 0 0], L_0x600002cbca00, L_0x600002cbe580;
S_0x124e90030 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x124e97490;
 .timescale 0 0;
P_0x6000008e32c0 .param/l "col" 1 7 214, +C4<010>;
L_0x6000036a47e0 .functor AND 1, v0x600002ffabe0_0, L_0x600002cbe260, C4<1>, C4<1>;
L_0x6000036a4850 .functor AND 1, L_0x600002cbc820, v0x600002ff9680_0, C4<1>, C4<1>;
L_0x6000036a48c0 .functor OR 1, L_0x600002cbc6e0, L_0x6000036a4850, C4<0>, C4<0>;
L_0x6000036a4930 .functor AND 1, L_0x12809a4a0, L_0x6000036a48c0, C4<1>, C4<1>;
L_0x6000036a49a0 .functor AND 1, L_0x6000036a4930, L_0x600002cbf8e0, C4<1>, C4<1>;
v0x600002f8f4e0_0 .net *"_ivl_0", 3 0, L_0x600002cbe440;  1 drivers
L_0x1280997f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002f8f570_0 .net/2u *"_ivl_11", 2 0, L_0x1280997f8;  1 drivers
v0x600002f8f600_0 .net *"_ivl_13", 0 0, L_0x600002cbc6e0;  1 drivers
L_0x128099840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002f8f690_0 .net/2u *"_ivl_15", 2 0, L_0x128099840;  1 drivers
v0x600002f8f720_0 .net *"_ivl_17", 0 0, L_0x600002cbc820;  1 drivers
v0x600002f8f7b0_0 .net *"_ivl_20", 0 0, L_0x6000036a4850;  1 drivers
v0x600002f8f840_0 .net *"_ivl_22", 0 0, L_0x6000036a48c0;  1 drivers
v0x600002f8f8d0_0 .net *"_ivl_24", 0 0, L_0x6000036a4930;  1 drivers
v0x600002f8f960_0 .net *"_ivl_25", 31 0, L_0x600002cbc8c0;  1 drivers
L_0x128099888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002f8f9f0_0 .net *"_ivl_28", 15 0, L_0x128099888;  1 drivers
L_0x1280998d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002f8fa80_0 .net/2u *"_ivl_29", 31 0, L_0x1280998d0;  1 drivers
L_0x128099768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002f8fb10_0 .net *"_ivl_3", 1 0, L_0x128099768;  1 drivers
v0x600002f8fba0_0 .net *"_ivl_31", 0 0, L_0x600002cbf8e0;  1 drivers
L_0x1280997b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600002f8fc30_0 .net/2u *"_ivl_4", 3 0, L_0x1280997b0;  1 drivers
v0x600002f8fcc0_0 .net *"_ivl_6", 0 0, L_0x600002cbe260;  1 drivers
v0x600002f8fd50_0 .net "do_clear", 0 0, L_0x6000036a49a0;  1 drivers
v0x600002f8fde0_0 .net "load_weight", 0 0, L_0x6000036a47e0;  1 drivers
v0x600002f8fe70_0 .net "weight_in", 7 0, L_0x600002cbe300;  1 drivers
L_0x600002cbe440 .concat [ 2 2 0 0], v0x600002ffab50_0, L_0x128099768;
L_0x600002cbe260 .cmp/eq 4, L_0x600002cbe440, L_0x1280997b0;
L_0x600002cbc6e0 .cmp/eq 3, v0x600002f80990_0, L_0x1280997f8;
L_0x600002cbc820 .cmp/eq 3, v0x600002f80990_0, L_0x128099840;
L_0x600002cbc8c0 .concat [ 16 16 0 0], v0x600002f80090_0, L_0x128099888;
L_0x600002cbf8e0 .cmp/eq 32, L_0x600002cbc8c0, L_0x1280998d0;
S_0x124e901a0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x124e90030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000033a0280 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000033a02c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002f8e9a0_0 .net *"_ivl_11", 0 0, L_0x600002cb41e0;  1 drivers
v0x600002f8ea30_0 .net *"_ivl_12", 15 0, L_0x600002cb4280;  1 drivers
v0x600002f8eac0_0 .net/s *"_ivl_4", 15 0, L_0x600002cb4000;  1 drivers
v0x600002f8eb50_0 .net/s *"_ivl_6", 15 0, L_0x600002cb40a0;  1 drivers
v0x600002f8ebe0_0 .net/s "a_signed", 7 0, v0x600002f8ed90_0;  1 drivers
v0x600002f8ec70_0 .net "act_in", 7 0, v0x600002f8d7a0_0;  alias, 1 drivers
v0x600002f8ed00_0 .var "act_out", 7 0;
v0x600002f8ed90_0 .var "act_reg", 7 0;
v0x600002f8ee20_0 .net "clear_acc", 0 0, L_0x6000036a49a0;  alias, 1 drivers
v0x600002f8eeb0_0 .net "clk", 0 0, v0x600002ffb720_0;  alias, 1 drivers
v0x600002f8ef40_0 .net "enable", 0 0, L_0x6000036a60d0;  alias, 1 drivers
v0x600002f8efd0_0 .net "load_weight", 0 0, L_0x6000036a47e0;  alias, 1 drivers
v0x600002f8f060_0 .net/s "product", 15 0, L_0x600002cb4140;  1 drivers
v0x600002f8f0f0_0 .net/s "product_ext", 31 0, L_0x600002cb4320;  1 drivers
v0x600002f8f180_0 .net "psum_in", 31 0, v0x600002f91c20_0;  alias, 1 drivers
v0x600002f8f210_0 .var "psum_out", 31 0;
v0x600002f8f2a0_0 .net "rst_n", 0 0, v0x600002ffbe70_0;  alias, 1 drivers
v0x600002f8f330_0 .net/s "w_signed", 7 0, v0x600002f8f450_0;  1 drivers
v0x600002f8f3c0_0 .net "weight_in", 7 0, L_0x600002cbe300;  alias, 1 drivers
v0x600002f8f450_0 .var "weight_reg", 7 0;
L_0x600002cb4000 .extend/s 16, v0x600002f8ed90_0;
L_0x600002cb40a0 .extend/s 16, v0x600002f8f450_0;
L_0x600002cb4140 .arith/mult 16, L_0x600002cb4000, L_0x600002cb40a0;
L_0x600002cb41e0 .part L_0x600002cb4140, 15, 1;
LS_0x600002cb4280_0_0 .concat [ 1 1 1 1], L_0x600002cb41e0, L_0x600002cb41e0, L_0x600002cb41e0, L_0x600002cb41e0;
LS_0x600002cb4280_0_4 .concat [ 1 1 1 1], L_0x600002cb41e0, L_0x600002cb41e0, L_0x600002cb41e0, L_0x600002cb41e0;
LS_0x600002cb4280_0_8 .concat [ 1 1 1 1], L_0x600002cb41e0, L_0x600002cb41e0, L_0x600002cb41e0, L_0x600002cb41e0;
LS_0x600002cb4280_0_12 .concat [ 1 1 1 1], L_0x600002cb41e0, L_0x600002cb41e0, L_0x600002cb41e0, L_0x600002cb41e0;
L_0x600002cb4280 .concat [ 4 4 4 4], LS_0x600002cb4280_0_0, LS_0x600002cb4280_0_4, LS_0x600002cb4280_0_8, LS_0x600002cb4280_0_12;
L_0x600002cb4320 .concat [ 16 16 0 0], L_0x600002cb4140, L_0x600002cb4280;
S_0x124e8d9e0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x124e97490;
 .timescale 0 0;
P_0x6000008e33c0 .param/l "col" 1 7 214, +C4<011>;
L_0x6000036a4af0 .functor AND 1, v0x600002ffabe0_0, L_0x600002cb4460, C4<1>, C4<1>;
L_0x6000036a4b60 .functor AND 1, L_0x600002cb4640, v0x600002ff9680_0, C4<1>, C4<1>;
L_0x6000036a4bd0 .functor OR 1, L_0x600002cb45a0, L_0x6000036a4b60, C4<0>, C4<0>;
L_0x6000036a4c40 .functor AND 1, L_0x12809a4a0, L_0x6000036a4bd0, C4<1>, C4<1>;
L_0x6000036a4cb0 .functor AND 1, L_0x6000036a4c40, L_0x600002cb4780, C4<1>, C4<1>;
v0x600002f88ab0_0 .net *"_ivl_0", 3 0, L_0x600002cb43c0;  1 drivers
L_0x1280999a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002f88b40_0 .net/2u *"_ivl_11", 2 0, L_0x1280999a8;  1 drivers
v0x600002f88bd0_0 .net *"_ivl_13", 0 0, L_0x600002cb45a0;  1 drivers
L_0x1280999f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002f88c60_0 .net/2u *"_ivl_15", 2 0, L_0x1280999f0;  1 drivers
v0x600002f88cf0_0 .net *"_ivl_17", 0 0, L_0x600002cb4640;  1 drivers
v0x600002f88d80_0 .net *"_ivl_20", 0 0, L_0x6000036a4b60;  1 drivers
v0x600002f88e10_0 .net *"_ivl_22", 0 0, L_0x6000036a4bd0;  1 drivers
v0x600002f88ea0_0 .net *"_ivl_24", 0 0, L_0x6000036a4c40;  1 drivers
v0x600002f88f30_0 .net *"_ivl_25", 31 0, L_0x600002cb46e0;  1 drivers
L_0x128099a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002f88fc0_0 .net *"_ivl_28", 15 0, L_0x128099a38;  1 drivers
L_0x128099a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002f89050_0 .net/2u *"_ivl_29", 31 0, L_0x128099a80;  1 drivers
L_0x128099918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002f890e0_0 .net *"_ivl_3", 1 0, L_0x128099918;  1 drivers
v0x600002f89170_0 .net *"_ivl_31", 0 0, L_0x600002cb4780;  1 drivers
L_0x128099960 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600002f89200_0 .net/2u *"_ivl_4", 3 0, L_0x128099960;  1 drivers
v0x600002f89290_0 .net *"_ivl_6", 0 0, L_0x600002cb4460;  1 drivers
v0x600002f89320_0 .net "do_clear", 0 0, L_0x6000036a4cb0;  1 drivers
v0x600002f893b0_0 .net "load_weight", 0 0, L_0x6000036a4af0;  1 drivers
v0x600002f89440_0 .net "weight_in", 7 0, L_0x600002cb4500;  1 drivers
L_0x600002cb43c0 .concat [ 2 2 0 0], v0x600002ffab50_0, L_0x128099918;
L_0x600002cb4460 .cmp/eq 4, L_0x600002cb43c0, L_0x128099960;
L_0x600002cb45a0 .cmp/eq 3, v0x600002f80990_0, L_0x1280999a8;
L_0x600002cb4640 .cmp/eq 3, v0x600002f80990_0, L_0x1280999f0;
L_0x600002cb46e0 .concat [ 16 16 0 0], v0x600002f80090_0, L_0x128099a38;
L_0x600002cb4780 .cmp/eq 32, L_0x600002cb46e0, L_0x128099a80;
S_0x124e8db50 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x124e8d9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000033a0400 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000033a0440 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002f8ff00_0 .net *"_ivl_11", 0 0, L_0x600002cb4a00;  1 drivers
v0x600002f88000_0 .net *"_ivl_12", 15 0, L_0x600002cb4aa0;  1 drivers
v0x600002f88090_0 .net/s *"_ivl_4", 15 0, L_0x600002cb4820;  1 drivers
v0x600002f88120_0 .net/s *"_ivl_6", 15 0, L_0x600002cb48c0;  1 drivers
v0x600002f881b0_0 .net/s "a_signed", 7 0, v0x600002f88360_0;  1 drivers
v0x600002f88240_0 .net "act_in", 7 0, v0x600002f8ed00_0;  alias, 1 drivers
v0x600002f882d0_0 .var "act_out", 7 0;
v0x600002f88360_0 .var "act_reg", 7 0;
v0x600002f883f0_0 .net "clear_acc", 0 0, L_0x6000036a4cb0;  alias, 1 drivers
v0x600002f88480_0 .net "clk", 0 0, v0x600002ffb720_0;  alias, 1 drivers
v0x600002f88510_0 .net "enable", 0 0, L_0x6000036a60d0;  alias, 1 drivers
v0x600002f885a0_0 .net "load_weight", 0 0, L_0x6000036a4af0;  alias, 1 drivers
v0x600002f88630_0 .net/s "product", 15 0, L_0x600002cb4960;  1 drivers
v0x600002f886c0_0 .net/s "product_ext", 31 0, L_0x600002cb4b40;  1 drivers
v0x600002f88750_0 .net "psum_in", 31 0, v0x600002f93180_0;  alias, 1 drivers
v0x600002f887e0_0 .var "psum_out", 31 0;
v0x600002f88870_0 .net "rst_n", 0 0, v0x600002ffbe70_0;  alias, 1 drivers
v0x600002f88900_0 .net/s "w_signed", 7 0, v0x600002f88a20_0;  1 drivers
v0x600002f88990_0 .net "weight_in", 7 0, L_0x600002cb4500;  alias, 1 drivers
v0x600002f88a20_0 .var "weight_reg", 7 0;
L_0x600002cb4820 .extend/s 16, v0x600002f88360_0;
L_0x600002cb48c0 .extend/s 16, v0x600002f88a20_0;
L_0x600002cb4960 .arith/mult 16, L_0x600002cb4820, L_0x600002cb48c0;
L_0x600002cb4a00 .part L_0x600002cb4960, 15, 1;
LS_0x600002cb4aa0_0_0 .concat [ 1 1 1 1], L_0x600002cb4a00, L_0x600002cb4a00, L_0x600002cb4a00, L_0x600002cb4a00;
LS_0x600002cb4aa0_0_4 .concat [ 1 1 1 1], L_0x600002cb4a00, L_0x600002cb4a00, L_0x600002cb4a00, L_0x600002cb4a00;
LS_0x600002cb4aa0_0_8 .concat [ 1 1 1 1], L_0x600002cb4a00, L_0x600002cb4a00, L_0x600002cb4a00, L_0x600002cb4a00;
LS_0x600002cb4aa0_0_12 .concat [ 1 1 1 1], L_0x600002cb4a00, L_0x600002cb4a00, L_0x600002cb4a00, L_0x600002cb4a00;
L_0x600002cb4aa0 .concat [ 4 4 4 4], LS_0x600002cb4aa0_0_0, LS_0x600002cb4aa0_0_4, LS_0x600002cb4aa0_0_8, LS_0x600002cb4aa0_0_12;
L_0x600002cb4b40 .concat [ 16 16 0 0], L_0x600002cb4960, L_0x600002cb4aa0;
S_0x124e8b390 .scope generate, "pe_row[3]" "pe_row[3]" 7 213, 7 213 0, S_0x124e70c10;
 .timescale 0 0;
P_0x6000008e34c0 .param/l "row" 1 7 213, +C4<011>;
S_0x124e8b500 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x124e8b390;
 .timescale 0 0;
P_0x6000008e3540 .param/l "col" 1 7 214, +C4<00>;
L_0x6000036a4e00 .functor AND 1, v0x600002ffabe0_0, L_0x600002cb4c80, C4<1>, C4<1>;
L_0x6000036a4e70 .functor AND 1, L_0x600002cb4e60, v0x600002ff9680_0, C4<1>, C4<1>;
L_0x6000036a4ee0 .functor OR 1, L_0x600002cb4dc0, L_0x6000036a4e70, C4<0>, C4<0>;
L_0x6000036a4f50 .functor AND 1, L_0x12809a4a0, L_0x6000036a4ee0, C4<1>, C4<1>;
L_0x6000036a4fc0 .functor AND 1, L_0x6000036a4f50, L_0x600002cb4fa0, C4<1>, C4<1>;
v0x600002f8a010_0 .net *"_ivl_0", 2 0, L_0x600002cb4be0;  1 drivers
L_0x128099b58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002f8a0a0_0 .net/2u *"_ivl_11", 2 0, L_0x128099b58;  1 drivers
v0x600002f8a130_0 .net *"_ivl_13", 0 0, L_0x600002cb4dc0;  1 drivers
L_0x128099ba0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002f8a1c0_0 .net/2u *"_ivl_15", 2 0, L_0x128099ba0;  1 drivers
v0x600002f8a250_0 .net *"_ivl_17", 0 0, L_0x600002cb4e60;  1 drivers
v0x600002f8a2e0_0 .net *"_ivl_20", 0 0, L_0x6000036a4e70;  1 drivers
v0x600002f8a370_0 .net *"_ivl_22", 0 0, L_0x6000036a4ee0;  1 drivers
v0x600002f8a400_0 .net *"_ivl_24", 0 0, L_0x6000036a4f50;  1 drivers
v0x600002f8a490_0 .net *"_ivl_25", 31 0, L_0x600002cb4f00;  1 drivers
L_0x128099be8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002f8a520_0 .net *"_ivl_28", 15 0, L_0x128099be8;  1 drivers
L_0x128099c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002f8a5b0_0 .net/2u *"_ivl_29", 31 0, L_0x128099c30;  1 drivers
L_0x128099ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002f8a640_0 .net *"_ivl_3", 0 0, L_0x128099ac8;  1 drivers
v0x600002f8a6d0_0 .net *"_ivl_31", 0 0, L_0x600002cb4fa0;  1 drivers
L_0x128099b10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002f8a760_0 .net/2u *"_ivl_4", 2 0, L_0x128099b10;  1 drivers
v0x600002f8a7f0_0 .net *"_ivl_6", 0 0, L_0x600002cb4c80;  1 drivers
v0x600002f8a880_0 .net "do_clear", 0 0, L_0x6000036a4fc0;  1 drivers
v0x600002f8a910_0 .net "load_weight", 0 0, L_0x6000036a4e00;  1 drivers
v0x600002f8a9a0_0 .net "weight_in", 7 0, L_0x600002cb4d20;  1 drivers
L_0x600002cb4be0 .concat [ 2 1 0 0], v0x600002ffab50_0, L_0x128099ac8;
L_0x600002cb4c80 .cmp/eq 3, L_0x600002cb4be0, L_0x128099b10;
L_0x600002cb4dc0 .cmp/eq 3, v0x600002f80990_0, L_0x128099b58;
L_0x600002cb4e60 .cmp/eq 3, v0x600002f80990_0, L_0x128099ba0;
L_0x600002cb4f00 .concat [ 16 16 0 0], v0x600002f80090_0, L_0x128099be8;
L_0x600002cb4fa0 .cmp/eq 32, L_0x600002cb4f00, L_0x128099c30;
S_0x124e88d40 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x124e8b500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000033a0480 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000033a04c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002f894d0_0 .net *"_ivl_11", 0 0, L_0x600002cb5220;  1 drivers
v0x600002f89560_0 .net *"_ivl_12", 15 0, L_0x600002cb52c0;  1 drivers
v0x600002f895f0_0 .net/s *"_ivl_4", 15 0, L_0x600002cb5040;  1 drivers
v0x600002f89680_0 .net/s *"_ivl_6", 15 0, L_0x600002cb50e0;  1 drivers
v0x600002f89710_0 .net/s "a_signed", 7 0, v0x600002f898c0_0;  1 drivers
v0x600002f897a0_0 .net "act_in", 7 0, L_0x6000036aaae0;  alias, 1 drivers
v0x600002f89830_0 .var "act_out", 7 0;
v0x600002f898c0_0 .var "act_reg", 7 0;
v0x600002f89950_0 .net "clear_acc", 0 0, L_0x6000036a4fc0;  alias, 1 drivers
v0x600002f899e0_0 .net "clk", 0 0, v0x600002ffb720_0;  alias, 1 drivers
v0x600002f89a70_0 .net "enable", 0 0, L_0x6000036a60d0;  alias, 1 drivers
v0x600002f89b00_0 .net "load_weight", 0 0, L_0x6000036a4e00;  alias, 1 drivers
v0x600002f89b90_0 .net/s "product", 15 0, L_0x600002cb5180;  1 drivers
v0x600002f89c20_0 .net/s "product_ext", 31 0, L_0x600002cb5360;  1 drivers
v0x600002f89cb0_0 .net "psum_in", 31 0, v0x600002f8c750_0;  alias, 1 drivers
v0x600002f89d40_0 .var "psum_out", 31 0;
v0x600002f89dd0_0 .net "rst_n", 0 0, v0x600002ffbe70_0;  alias, 1 drivers
v0x600002f89e60_0 .net/s "w_signed", 7 0, v0x600002f89f80_0;  1 drivers
v0x600002f89ef0_0 .net "weight_in", 7 0, L_0x600002cb4d20;  alias, 1 drivers
v0x600002f89f80_0 .var "weight_reg", 7 0;
L_0x600002cb5040 .extend/s 16, v0x600002f898c0_0;
L_0x600002cb50e0 .extend/s 16, v0x600002f89f80_0;
L_0x600002cb5180 .arith/mult 16, L_0x600002cb5040, L_0x600002cb50e0;
L_0x600002cb5220 .part L_0x600002cb5180, 15, 1;
LS_0x600002cb52c0_0_0 .concat [ 1 1 1 1], L_0x600002cb5220, L_0x600002cb5220, L_0x600002cb5220, L_0x600002cb5220;
LS_0x600002cb52c0_0_4 .concat [ 1 1 1 1], L_0x600002cb5220, L_0x600002cb5220, L_0x600002cb5220, L_0x600002cb5220;
LS_0x600002cb52c0_0_8 .concat [ 1 1 1 1], L_0x600002cb5220, L_0x600002cb5220, L_0x600002cb5220, L_0x600002cb5220;
LS_0x600002cb52c0_0_12 .concat [ 1 1 1 1], L_0x600002cb5220, L_0x600002cb5220, L_0x600002cb5220, L_0x600002cb5220;
L_0x600002cb52c0 .concat [ 4 4 4 4], LS_0x600002cb52c0_0_0, LS_0x600002cb52c0_0_4, LS_0x600002cb52c0_0_8, LS_0x600002cb52c0_0_12;
L_0x600002cb5360 .concat [ 16 16 0 0], L_0x600002cb5180, L_0x600002cb52c0;
S_0x124e88eb0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x124e8b390;
 .timescale 0 0;
P_0x6000008e3640 .param/l "col" 1 7 214, +C4<01>;
L_0x6000036a5110 .functor AND 1, v0x600002ffabe0_0, L_0x600002cb54a0, C4<1>, C4<1>;
L_0x6000036a5180 .functor AND 1, L_0x600002cb5680, v0x600002ff9680_0, C4<1>, C4<1>;
L_0x6000036a51f0 .functor OR 1, L_0x600002cb55e0, L_0x6000036a5180, C4<0>, C4<0>;
L_0x6000036a5260 .functor AND 1, L_0x12809a4a0, L_0x6000036a51f0, C4<1>, C4<1>;
L_0x6000036a52d0 .functor AND 1, L_0x6000036a5260, L_0x600002cb57c0, C4<1>, C4<1>;
v0x600002f8b570_0 .net *"_ivl_0", 2 0, L_0x600002cb5400;  1 drivers
L_0x128099d08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002f8b600_0 .net/2u *"_ivl_11", 2 0, L_0x128099d08;  1 drivers
v0x600002f8b690_0 .net *"_ivl_13", 0 0, L_0x600002cb55e0;  1 drivers
L_0x128099d50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002f8b720_0 .net/2u *"_ivl_15", 2 0, L_0x128099d50;  1 drivers
v0x600002f8b7b0_0 .net *"_ivl_17", 0 0, L_0x600002cb5680;  1 drivers
v0x600002f8b840_0 .net *"_ivl_20", 0 0, L_0x6000036a5180;  1 drivers
v0x600002f8b8d0_0 .net *"_ivl_22", 0 0, L_0x6000036a51f0;  1 drivers
v0x600002f8b960_0 .net *"_ivl_24", 0 0, L_0x6000036a5260;  1 drivers
v0x600002f8b9f0_0 .net *"_ivl_25", 31 0, L_0x600002cb5720;  1 drivers
L_0x128099d98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002f8ba80_0 .net *"_ivl_28", 15 0, L_0x128099d98;  1 drivers
L_0x128099de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002f8bb10_0 .net/2u *"_ivl_29", 31 0, L_0x128099de0;  1 drivers
L_0x128099c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002f8bba0_0 .net *"_ivl_3", 0 0, L_0x128099c78;  1 drivers
v0x600002f8bc30_0 .net *"_ivl_31", 0 0, L_0x600002cb57c0;  1 drivers
L_0x128099cc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002f8bcc0_0 .net/2u *"_ivl_4", 2 0, L_0x128099cc0;  1 drivers
v0x600002f8bd50_0 .net *"_ivl_6", 0 0, L_0x600002cb54a0;  1 drivers
v0x600002f8bde0_0 .net "do_clear", 0 0, L_0x6000036a52d0;  1 drivers
v0x600002f8be70_0 .net "load_weight", 0 0, L_0x6000036a5110;  1 drivers
v0x600002f8bf00_0 .net "weight_in", 7 0, L_0x600002cb5540;  1 drivers
L_0x600002cb5400 .concat [ 2 1 0 0], v0x600002ffab50_0, L_0x128099c78;
L_0x600002cb54a0 .cmp/eq 3, L_0x600002cb5400, L_0x128099cc0;
L_0x600002cb55e0 .cmp/eq 3, v0x600002f80990_0, L_0x128099d08;
L_0x600002cb5680 .cmp/eq 3, v0x600002f80990_0, L_0x128099d50;
L_0x600002cb5720 .concat [ 16 16 0 0], v0x600002f80090_0, L_0x128099d98;
L_0x600002cb57c0 .cmp/eq 32, L_0x600002cb5720, L_0x128099de0;
S_0x124e866f0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x124e88eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000033a0500 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000033a0540 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002f8aa30_0 .net *"_ivl_11", 0 0, L_0x600002cb5a40;  1 drivers
v0x600002f8aac0_0 .net *"_ivl_12", 15 0, L_0x600002cb5ae0;  1 drivers
v0x600002f8ab50_0 .net/s *"_ivl_4", 15 0, L_0x600002cb5860;  1 drivers
v0x600002f8abe0_0 .net/s *"_ivl_6", 15 0, L_0x600002cb5900;  1 drivers
v0x600002f8ac70_0 .net/s "a_signed", 7 0, v0x600002f8ae20_0;  1 drivers
v0x600002f8ad00_0 .net "act_in", 7 0, v0x600002f89830_0;  alias, 1 drivers
v0x600002f8ad90_0 .var "act_out", 7 0;
v0x600002f8ae20_0 .var "act_reg", 7 0;
v0x600002f8aeb0_0 .net "clear_acc", 0 0, L_0x6000036a52d0;  alias, 1 drivers
v0x600002f8af40_0 .net "clk", 0 0, v0x600002ffb720_0;  alias, 1 drivers
v0x600002f8afd0_0 .net "enable", 0 0, L_0x6000036a60d0;  alias, 1 drivers
v0x600002f8b060_0 .net "load_weight", 0 0, L_0x6000036a5110;  alias, 1 drivers
v0x600002f8b0f0_0 .net/s "product", 15 0, L_0x600002cb59a0;  1 drivers
v0x600002f8b180_0 .net/s "product_ext", 31 0, L_0x600002cb5b80;  1 drivers
v0x600002f8b210_0 .net "psum_in", 31 0, v0x600002f8dcb0_0;  alias, 1 drivers
v0x600002f8b2a0_0 .var "psum_out", 31 0;
v0x600002f8b330_0 .net "rst_n", 0 0, v0x600002ffbe70_0;  alias, 1 drivers
v0x600002f8b3c0_0 .net/s "w_signed", 7 0, v0x600002f8b4e0_0;  1 drivers
v0x600002f8b450_0 .net "weight_in", 7 0, L_0x600002cb5540;  alias, 1 drivers
v0x600002f8b4e0_0 .var "weight_reg", 7 0;
L_0x600002cb5860 .extend/s 16, v0x600002f8ae20_0;
L_0x600002cb5900 .extend/s 16, v0x600002f8b4e0_0;
L_0x600002cb59a0 .arith/mult 16, L_0x600002cb5860, L_0x600002cb5900;
L_0x600002cb5a40 .part L_0x600002cb59a0, 15, 1;
LS_0x600002cb5ae0_0_0 .concat [ 1 1 1 1], L_0x600002cb5a40, L_0x600002cb5a40, L_0x600002cb5a40, L_0x600002cb5a40;
LS_0x600002cb5ae0_0_4 .concat [ 1 1 1 1], L_0x600002cb5a40, L_0x600002cb5a40, L_0x600002cb5a40, L_0x600002cb5a40;
LS_0x600002cb5ae0_0_8 .concat [ 1 1 1 1], L_0x600002cb5a40, L_0x600002cb5a40, L_0x600002cb5a40, L_0x600002cb5a40;
LS_0x600002cb5ae0_0_12 .concat [ 1 1 1 1], L_0x600002cb5a40, L_0x600002cb5a40, L_0x600002cb5a40, L_0x600002cb5a40;
L_0x600002cb5ae0 .concat [ 4 4 4 4], LS_0x600002cb5ae0_0_0, LS_0x600002cb5ae0_0_4, LS_0x600002cb5ae0_0_8, LS_0x600002cb5ae0_0_12;
L_0x600002cb5b80 .concat [ 16 16 0 0], L_0x600002cb59a0, L_0x600002cb5ae0;
S_0x124e86860 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x124e8b390;
 .timescale 0 0;
P_0x6000008e3740 .param/l "col" 1 7 214, +C4<010>;
L_0x6000036a5420 .functor AND 1, v0x600002ffabe0_0, L_0x600002cb5cc0, C4<1>, C4<1>;
L_0x6000036a5490 .functor AND 1, L_0x600002cb5ea0, v0x600002ff9680_0, C4<1>, C4<1>;
L_0x6000036a5500 .functor OR 1, L_0x600002cb5e00, L_0x6000036a5490, C4<0>, C4<0>;
L_0x6000036a5570 .functor AND 1, L_0x12809a4a0, L_0x6000036a5500, C4<1>, C4<1>;
L_0x6000036a55e0 .functor AND 1, L_0x6000036a5570, L_0x600002cb5fe0, C4<1>, C4<1>;
v0x600002f84b40_0 .net *"_ivl_0", 3 0, L_0x600002cb5c20;  1 drivers
L_0x128099eb8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002f84bd0_0 .net/2u *"_ivl_11", 2 0, L_0x128099eb8;  1 drivers
v0x600002f84c60_0 .net *"_ivl_13", 0 0, L_0x600002cb5e00;  1 drivers
L_0x128099f00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002f84cf0_0 .net/2u *"_ivl_15", 2 0, L_0x128099f00;  1 drivers
v0x600002f84d80_0 .net *"_ivl_17", 0 0, L_0x600002cb5ea0;  1 drivers
v0x600002f84e10_0 .net *"_ivl_20", 0 0, L_0x6000036a5490;  1 drivers
v0x600002f84ea0_0 .net *"_ivl_22", 0 0, L_0x6000036a5500;  1 drivers
v0x600002f84f30_0 .net *"_ivl_24", 0 0, L_0x6000036a5570;  1 drivers
v0x600002f84fc0_0 .net *"_ivl_25", 31 0, L_0x600002cb5f40;  1 drivers
L_0x128099f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002f85050_0 .net *"_ivl_28", 15 0, L_0x128099f48;  1 drivers
L_0x128099f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002f850e0_0 .net/2u *"_ivl_29", 31 0, L_0x128099f90;  1 drivers
L_0x128099e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002f85170_0 .net *"_ivl_3", 1 0, L_0x128099e28;  1 drivers
v0x600002f85200_0 .net *"_ivl_31", 0 0, L_0x600002cb5fe0;  1 drivers
L_0x128099e70 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600002f85290_0 .net/2u *"_ivl_4", 3 0, L_0x128099e70;  1 drivers
v0x600002f85320_0 .net *"_ivl_6", 0 0, L_0x600002cb5cc0;  1 drivers
v0x600002f853b0_0 .net "do_clear", 0 0, L_0x6000036a55e0;  1 drivers
v0x600002f85440_0 .net "load_weight", 0 0, L_0x6000036a5420;  1 drivers
v0x600002f854d0_0 .net "weight_in", 7 0, L_0x600002cb5d60;  1 drivers
L_0x600002cb5c20 .concat [ 2 2 0 0], v0x600002ffab50_0, L_0x128099e28;
L_0x600002cb5cc0 .cmp/eq 4, L_0x600002cb5c20, L_0x128099e70;
L_0x600002cb5e00 .cmp/eq 3, v0x600002f80990_0, L_0x128099eb8;
L_0x600002cb5ea0 .cmp/eq 3, v0x600002f80990_0, L_0x128099f00;
L_0x600002cb5f40 .concat [ 16 16 0 0], v0x600002f80090_0, L_0x128099f48;
L_0x600002cb5fe0 .cmp/eq 32, L_0x600002cb5f40, L_0x128099f90;
S_0x124e840a0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x124e86860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000033a0580 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000033a05c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002f84000_0 .net *"_ivl_11", 0 0, L_0x600002cb6260;  1 drivers
v0x600002f84090_0 .net *"_ivl_12", 15 0, L_0x600002cb6300;  1 drivers
v0x600002f84120_0 .net/s *"_ivl_4", 15 0, L_0x600002cb6080;  1 drivers
v0x600002f841b0_0 .net/s *"_ivl_6", 15 0, L_0x600002cb6120;  1 drivers
v0x600002f84240_0 .net/s "a_signed", 7 0, v0x600002f843f0_0;  1 drivers
v0x600002f842d0_0 .net "act_in", 7 0, v0x600002f8ad90_0;  alias, 1 drivers
v0x600002f84360_0 .var "act_out", 7 0;
v0x600002f843f0_0 .var "act_reg", 7 0;
v0x600002f84480_0 .net "clear_acc", 0 0, L_0x6000036a55e0;  alias, 1 drivers
v0x600002f84510_0 .net "clk", 0 0, v0x600002ffb720_0;  alias, 1 drivers
v0x600002f845a0_0 .net "enable", 0 0, L_0x6000036a60d0;  alias, 1 drivers
v0x600002f84630_0 .net "load_weight", 0 0, L_0x6000036a5420;  alias, 1 drivers
v0x600002f846c0_0 .net/s "product", 15 0, L_0x600002cb61c0;  1 drivers
v0x600002f84750_0 .net/s "product_ext", 31 0, L_0x600002cb63a0;  1 drivers
v0x600002f847e0_0 .net "psum_in", 31 0, v0x600002f8f210_0;  alias, 1 drivers
v0x600002f84870_0 .var "psum_out", 31 0;
v0x600002f84900_0 .net "rst_n", 0 0, v0x600002ffbe70_0;  alias, 1 drivers
v0x600002f84990_0 .net/s "w_signed", 7 0, v0x600002f84ab0_0;  1 drivers
v0x600002f84a20_0 .net "weight_in", 7 0, L_0x600002cb5d60;  alias, 1 drivers
v0x600002f84ab0_0 .var "weight_reg", 7 0;
L_0x600002cb6080 .extend/s 16, v0x600002f843f0_0;
L_0x600002cb6120 .extend/s 16, v0x600002f84ab0_0;
L_0x600002cb61c0 .arith/mult 16, L_0x600002cb6080, L_0x600002cb6120;
L_0x600002cb6260 .part L_0x600002cb61c0, 15, 1;
LS_0x600002cb6300_0_0 .concat [ 1 1 1 1], L_0x600002cb6260, L_0x600002cb6260, L_0x600002cb6260, L_0x600002cb6260;
LS_0x600002cb6300_0_4 .concat [ 1 1 1 1], L_0x600002cb6260, L_0x600002cb6260, L_0x600002cb6260, L_0x600002cb6260;
LS_0x600002cb6300_0_8 .concat [ 1 1 1 1], L_0x600002cb6260, L_0x600002cb6260, L_0x600002cb6260, L_0x600002cb6260;
LS_0x600002cb6300_0_12 .concat [ 1 1 1 1], L_0x600002cb6260, L_0x600002cb6260, L_0x600002cb6260, L_0x600002cb6260;
L_0x600002cb6300 .concat [ 4 4 4 4], LS_0x600002cb6300_0_0, LS_0x600002cb6300_0_4, LS_0x600002cb6300_0_8, LS_0x600002cb6300_0_12;
L_0x600002cb63a0 .concat [ 16 16 0 0], L_0x600002cb61c0, L_0x600002cb6300;
S_0x124e84210 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x124e8b390;
 .timescale 0 0;
P_0x6000008e3840 .param/l "col" 1 7 214, +C4<011>;
L_0x6000036a5730 .functor AND 1, v0x600002ffabe0_0, L_0x600002cb64e0, C4<1>, C4<1>;
L_0x6000036a57a0 .functor AND 1, L_0x600002cb66c0, v0x600002ff9680_0, C4<1>, C4<1>;
L_0x6000036a5810 .functor OR 1, L_0x600002cb6620, L_0x6000036a57a0, C4<0>, C4<0>;
L_0x6000036a5880 .functor AND 1, L_0x12809a4a0, L_0x6000036a5810, C4<1>, C4<1>;
L_0x6000036a58f0 .functor AND 1, L_0x6000036a5880, L_0x600002cb6800, C4<1>, C4<1>;
v0x600002f860a0_0 .net *"_ivl_0", 3 0, L_0x600002cb6440;  1 drivers
L_0x12809a068 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002f86130_0 .net/2u *"_ivl_11", 2 0, L_0x12809a068;  1 drivers
v0x600002f861c0_0 .net *"_ivl_13", 0 0, L_0x600002cb6620;  1 drivers
L_0x12809a0b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002f86250_0 .net/2u *"_ivl_15", 2 0, L_0x12809a0b0;  1 drivers
v0x600002f862e0_0 .net *"_ivl_17", 0 0, L_0x600002cb66c0;  1 drivers
v0x600002f86370_0 .net *"_ivl_20", 0 0, L_0x6000036a57a0;  1 drivers
v0x600002f86400_0 .net *"_ivl_22", 0 0, L_0x6000036a5810;  1 drivers
v0x600002f86490_0 .net *"_ivl_24", 0 0, L_0x6000036a5880;  1 drivers
v0x600002f86520_0 .net *"_ivl_25", 31 0, L_0x600002cb6760;  1 drivers
L_0x12809a0f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002f865b0_0 .net *"_ivl_28", 15 0, L_0x12809a0f8;  1 drivers
L_0x12809a140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002f86640_0 .net/2u *"_ivl_29", 31 0, L_0x12809a140;  1 drivers
L_0x128099fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002f866d0_0 .net *"_ivl_3", 1 0, L_0x128099fd8;  1 drivers
v0x600002f86760_0 .net *"_ivl_31", 0 0, L_0x600002cb6800;  1 drivers
L_0x12809a020 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600002f867f0_0 .net/2u *"_ivl_4", 3 0, L_0x12809a020;  1 drivers
v0x600002f86880_0 .net *"_ivl_6", 0 0, L_0x600002cb64e0;  1 drivers
v0x600002f86910_0 .net "do_clear", 0 0, L_0x6000036a58f0;  1 drivers
v0x600002f869a0_0 .net "load_weight", 0 0, L_0x6000036a5730;  1 drivers
v0x600002f86a30_0 .net "weight_in", 7 0, L_0x600002cb6580;  1 drivers
L_0x600002cb6440 .concat [ 2 2 0 0], v0x600002ffab50_0, L_0x128099fd8;
L_0x600002cb64e0 .cmp/eq 4, L_0x600002cb6440, L_0x12809a020;
L_0x600002cb6620 .cmp/eq 3, v0x600002f80990_0, L_0x12809a068;
L_0x600002cb66c0 .cmp/eq 3, v0x600002f80990_0, L_0x12809a0b0;
L_0x600002cb6760 .concat [ 16 16 0 0], v0x600002f80090_0, L_0x12809a0f8;
L_0x600002cb6800 .cmp/eq 32, L_0x600002cb6760, L_0x12809a140;
S_0x124e7cdb0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x124e84210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000033a0600 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000033a0640 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002f85560_0 .net *"_ivl_11", 0 0, L_0x600002cb6a80;  1 drivers
v0x600002f855f0_0 .net *"_ivl_12", 15 0, L_0x600002cb6b20;  1 drivers
v0x600002f85680_0 .net/s *"_ivl_4", 15 0, L_0x600002cb68a0;  1 drivers
v0x600002f85710_0 .net/s *"_ivl_6", 15 0, L_0x600002cb6940;  1 drivers
v0x600002f857a0_0 .net/s "a_signed", 7 0, v0x600002f85950_0;  1 drivers
v0x600002f85830_0 .net "act_in", 7 0, v0x600002f84360_0;  alias, 1 drivers
v0x600002f858c0_0 .var "act_out", 7 0;
v0x600002f85950_0 .var "act_reg", 7 0;
v0x600002f859e0_0 .net "clear_acc", 0 0, L_0x6000036a58f0;  alias, 1 drivers
v0x600002f85a70_0 .net "clk", 0 0, v0x600002ffb720_0;  alias, 1 drivers
v0x600002f85b00_0 .net "enable", 0 0, L_0x6000036a60d0;  alias, 1 drivers
v0x600002f85b90_0 .net "load_weight", 0 0, L_0x6000036a5730;  alias, 1 drivers
v0x600002f85c20_0 .net/s "product", 15 0, L_0x600002cb69e0;  1 drivers
v0x600002f85cb0_0 .net/s "product_ext", 31 0, L_0x600002cb6bc0;  1 drivers
v0x600002f85d40_0 .net "psum_in", 31 0, v0x600002f887e0_0;  alias, 1 drivers
v0x600002f85dd0_0 .var "psum_out", 31 0;
v0x600002f85e60_0 .net "rst_n", 0 0, v0x600002ffbe70_0;  alias, 1 drivers
v0x600002f85ef0_0 .net/s "w_signed", 7 0, v0x600002f86010_0;  1 drivers
v0x600002f85f80_0 .net "weight_in", 7 0, L_0x600002cb6580;  alias, 1 drivers
v0x600002f86010_0 .var "weight_reg", 7 0;
L_0x600002cb68a0 .extend/s 16, v0x600002f85950_0;
L_0x600002cb6940 .extend/s 16, v0x600002f86010_0;
L_0x600002cb69e0 .arith/mult 16, L_0x600002cb68a0, L_0x600002cb6940;
L_0x600002cb6a80 .part L_0x600002cb69e0, 15, 1;
LS_0x600002cb6b20_0_0 .concat [ 1 1 1 1], L_0x600002cb6a80, L_0x600002cb6a80, L_0x600002cb6a80, L_0x600002cb6a80;
LS_0x600002cb6b20_0_4 .concat [ 1 1 1 1], L_0x600002cb6a80, L_0x600002cb6a80, L_0x600002cb6a80, L_0x600002cb6a80;
LS_0x600002cb6b20_0_8 .concat [ 1 1 1 1], L_0x600002cb6a80, L_0x600002cb6a80, L_0x600002cb6a80, L_0x600002cb6a80;
LS_0x600002cb6b20_0_12 .concat [ 1 1 1 1], L_0x600002cb6a80, L_0x600002cb6a80, L_0x600002cb6a80, L_0x600002cb6a80;
L_0x600002cb6b20 .concat [ 4 4 4 4], LS_0x600002cb6b20_0_0, LS_0x600002cb6b20_0_4, LS_0x600002cb6b20_0_8, LS_0x600002cb6b20_0_12;
L_0x600002cb6bc0 .concat [ 16 16 0 0], L_0x600002cb69e0, L_0x600002cb6b20;
S_0x124e7cf20 .scope generate, "wire_col0[0]" "wire_col0[0]" 7 198, 7 198 0, S_0x124e70c10;
 .timescale 0 0;
P_0x6000008e3940 .param/l "row" 1 7 198, +C4<00>;
L_0x6000036aab50 .functor BUFZ 8, v0x600002f98870_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x124e7a760 .scope generate, "wire_col0[1]" "wire_col0[1]" 7 198, 7 198 0, S_0x124e70c10;
 .timescale 0 0;
P_0x6000008e39c0 .param/l "row" 1 7 198, +C4<01>;
L_0x6000036aabc0 .functor BUFZ 8, v0x600002f98b40_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x124e7a8d0 .scope generate, "wire_col0[2]" "wire_col0[2]" 7 198, 7 198 0, S_0x124e70c10;
 .timescale 0 0;
P_0x6000008e3a40 .param/l "row" 1 7 198, +C4<010>;
L_0x6000036aaa70 .functor BUFZ 8, v0x600002f98e10_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x124e78110 .scope generate, "wire_col0[3]" "wire_col0[3]" 7 198, 7 198 0, S_0x124e70c10;
 .timescale 0 0;
P_0x6000008e3ac0 .param/l "row" 1 7 198, +C4<011>;
L_0x6000036aaae0 .functor BUFZ 8, v0x600002f990e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x124e78280 .scope generate, "wire_output[0]" "wire_output[0]" 7 279, 7 279 0, S_0x124e70c10;
 .timescale 0 0;
P_0x6000008e3b40 .param/l "col" 1 7 279, +C4<00>;
L_0x6000036a5dc0 .functor BUFZ 32, v0x600002f98510_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002f86ac0_0 .net *"_ivl_2", 31 0, L_0x6000036a5dc0;  1 drivers
S_0x124e75ac0 .scope generate, "wire_output[1]" "wire_output[1]" 7 279, 7 279 0, S_0x124e70c10;
 .timescale 0 0;
P_0x6000008e3bc0 .param/l "col" 1 7 279, +C4<01>;
L_0x6000036a5e30 .functor BUFZ 32, v0x600002f98630_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002f86b50_0 .net *"_ivl_2", 31 0, L_0x6000036a5e30;  1 drivers
S_0x124e75c30 .scope generate, "wire_output[2]" "wire_output[2]" 7 279, 7 279 0, S_0x124e70c10;
 .timescale 0 0;
P_0x6000008e3c40 .param/l "col" 1 7 279, +C4<010>;
L_0x6000036a5ea0 .functor BUFZ 32, v0x600002f98750_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002f86be0_0 .net *"_ivl_2", 31 0, L_0x6000036a5ea0;  1 drivers
S_0x124e73470 .scope generate, "wire_output[3]" "wire_output[3]" 7 279, 7 279 0, S_0x124e70c10;
 .timescale 0 0;
P_0x6000008e3cc0 .param/l "col" 1 7 279, +C4<011>;
L_0x6000036a5f10 .functor BUFZ 32, L_0x6000036a5d50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002f86c70_0 .net *"_ivl_2", 31 0, L_0x6000036a5f10;  1 drivers
S_0x124e735e0 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 7 206, 7 206 0, S_0x124e70c10;
 .timescale 0 0;
P_0x6000008e3d40 .param/l "col" 1 7 206, +C4<00>;
S_0x124eb0580 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 7 206, 7 206 0, S_0x124e70c10;
 .timescale 0 0;
P_0x6000008e3dc0 .param/l "col" 1 7 206, +C4<01>;
S_0x124eb06f0 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 7 206, 7 206 0, S_0x124e70c10;
 .timescale 0 0;
P_0x6000008e3e40 .param/l "col" 1 7 206, +C4<010>;
S_0x124eb0c00 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 7 206, 7 206 0, S_0x124e70c10;
 .timescale 0 0;
P_0x6000008e3ec0 .param/l "col" 1 7 206, +C4<011>;
S_0x124eac110 .scope module, "sram_inst" "sram_subsystem" 4 480, 9 11 0, S_0x124e9fc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x124e9f3f0 .param/l "ADDR_WIDTH" 0 9 15, +C4<00000000000000000000000000010100>;
P_0x124e9f430 .param/l "BANK_BITS" 1 9 69, +C4<00000000000000000000000000000010>;
P_0x124e9f470 .param/l "BANK_DEPTH" 0 9 13, +C4<00000000000000000000000100000000>;
P_0x124e9f4b0 .param/l "DATA_WIDTH" 0 9 14, +C4<00000000000000000000000100000000>;
P_0x124e9f4f0 .param/l "NUM_BANKS" 0 9 12, +C4<00000000000000000000000000000100>;
P_0x124e9f530 .param/l "WORD_BITS" 1 9 70, +C4<00000000000000000000000000001000>;
L_0x6000036a6ed0 .functor BUFZ 256, v0x600002f833c0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000036a6f40 .functor BUFZ 256, v0x600002f83f00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000036a6fb0 .functor BUFZ 256, v0x600002f82d00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x600002f822e0_0 .var/i "b", 31 0;
v0x600002f82370 .array "bank_addr", 3 0, 7 0;
v0x600002f82400_0 .net "bank_dma", 1 0, L_0x600002cb2760;  1 drivers
v0x600002f82490_0 .var "bank_dma_d", 1 0;
v0x600002f82520_0 .net "bank_mxu_a", 1 0, L_0x600002cb2580;  1 drivers
v0x600002f825b0_0 .var "bank_mxu_a_d", 1 0;
v0x600002f82640_0 .net "bank_mxu_o", 1 0, L_0x600002cb2620;  1 drivers
v0x600002f826d0_0 .net "bank_mxu_w", 1 0, L_0x600002cb24e0;  1 drivers
v0x600002f82760_0 .var "bank_mxu_w_d", 1 0;
v0x600002f827f0 .array "bank_rdata", 3 0;
v0x600002f827f0_0 .net v0x600002f827f0 0, 255 0, v0x600002f80f30_0; 1 drivers
v0x600002f827f0_1 .net v0x600002f827f0 1, 255 0, v0x600002f81440_0; 1 drivers
v0x600002f827f0_2 .net v0x600002f827f0 2, 255 0, v0x600002f81950_0; 1 drivers
v0x600002f827f0_3 .net v0x600002f827f0 3, 255 0, v0x600002f81e60_0; 1 drivers
v0x600002f82880_0 .var "bank_re", 3 0;
v0x600002f82910_0 .net "bank_vpu", 1 0, L_0x600002cb26c0;  1 drivers
v0x600002f829a0_0 .var "bank_vpu_d", 1 0;
v0x600002f82a30 .array "bank_wdata", 3 0, 255 0;
v0x600002f82ac0_0 .var "bank_we", 3 0;
v0x600002f82b50_0 .net "clk", 0 0, v0x600002ffb720_0;  alias, 1 drivers
v0x600002f82be0_0 .net "dma_addr", 19 0, v0x600002f9ce10_0;  alias, 1 drivers
v0x600002f82c70_0 .net "dma_rdata", 255 0, L_0x6000036a6fb0;  alias, 1 drivers
v0x600002f82d00_0 .var "dma_rdata_reg", 255 0;
v0x600002f82d90_0 .net "dma_re", 0 0, L_0x6000036a6990;  alias, 1 drivers
v0x600002f82e20_0 .net "dma_ready", 0 0, L_0x600002cb2da0;  alias, 1 drivers
v0x600002f82eb0_0 .net "dma_wdata", 255 0, L_0x6000036a68b0;  alias, 1 drivers
v0x600002f82f40_0 .net "dma_we", 0 0, L_0x6000036a6920;  alias, 1 drivers
v0x600002f82fd0_0 .var "grant_dma", 3 0;
v0x600002f83060_0 .var "grant_mxu_a", 3 0;
v0x600002f830f0_0 .var "grant_mxu_o", 3 0;
v0x600002f83180_0 .var "grant_mxu_w", 3 0;
v0x600002f83210_0 .var "grant_vpu", 3 0;
v0x600002f832a0_0 .net "mxu_a_addr", 19 0, L_0x600002cb7980;  alias, 1 drivers
v0x600002f83330_0 .net "mxu_a_rdata", 255 0, L_0x6000036a6ed0;  alias, 1 drivers
v0x600002f833c0_0 .var "mxu_a_rdata_reg", 255 0;
v0x600002f83450_0 .net "mxu_a_re", 0 0, L_0x600002cb7a20;  alias, 1 drivers
v0x600002f834e0_0 .net "mxu_a_ready", 0 0, L_0x600002cb2c60;  alias, 1 drivers
v0x600002f83570_0 .net "mxu_o_addr", 19 0, L_0x600002cb7c00;  alias, 1 drivers
v0x600002f83600_0 .net "mxu_o_ready", 0 0, L_0x600002cb2d00;  alias, 1 drivers
v0x600002f83690_0 .net "mxu_o_wdata", 255 0, L_0x600002cb7de0;  alias, 1 drivers
v0x600002f83720_0 .net "mxu_o_we", 0 0, L_0x6000036a6370;  alias, 1 drivers
v0x600002f837b0_0 .net "mxu_w_addr", 19 0, L_0x600002cb7700;  alias, 1 drivers
v0x600002f83840_0 .net "mxu_w_rdata", 255 0, v0x600002f838d0_0;  alias, 1 drivers
v0x600002f838d0_0 .var "mxu_w_rdata_reg", 255 0;
v0x600002f83960_0 .net "mxu_w_re", 0 0, L_0x600002cb77a0;  alias, 1 drivers
v0x600002f839f0_0 .net "mxu_w_ready", 0 0, L_0x600002cb2b20;  alias, 1 drivers
v0x600002f83a80_0 .var "req_dma", 3 0;
v0x600002f83b10_0 .var "req_mxu_a", 3 0;
v0x600002f83ba0_0 .var "req_mxu_o", 3 0;
v0x600002f83c30_0 .var "req_mxu_w", 3 0;
v0x600002f83cc0_0 .var "req_vpu", 3 0;
v0x600002f83d50_0 .net "rst_n", 0 0, v0x600002ffbe70_0;  alias, 1 drivers
v0x600002f83de0_0 .net "vpu_addr", 19 0, v0x600002ffd710_0;  alias, 1 drivers
v0x600002f83e70_0 .net "vpu_rdata", 255 0, L_0x6000036a6f40;  alias, 1 drivers
v0x600002f83f00_0 .var "vpu_rdata_reg", 255 0;
v0x600002ffc000_0 .net "vpu_re", 0 0, L_0x6000036a6760;  alias, 1 drivers
v0x600002ffc090_0 .net "vpu_ready", 0 0, L_0x600002cb2bc0;  alias, 1 drivers
v0x600002ffc120_0 .net "vpu_wdata", 255 0, L_0x6000036a6680;  alias, 1 drivers
v0x600002ffc1b0_0 .net "vpu_we", 0 0, L_0x6000036a66f0;  alias, 1 drivers
v0x600002ffc240_0 .net "word_dma", 7 0, L_0x600002cb2a80;  1 drivers
v0x600002ffc2d0_0 .net "word_mxu_a", 7 0, L_0x600002cb28a0;  1 drivers
v0x600002ffc360_0 .net "word_mxu_o", 7 0, L_0x600002cb2940;  1 drivers
v0x600002ffc3f0_0 .net "word_mxu_w", 7 0, L_0x600002cb2800;  1 drivers
v0x600002ffc480_0 .net "word_vpu", 7 0, L_0x600002cb29e0;  1 drivers
E_0x6000008dc680/0 .event anyedge, v0x600002f82760_0, v0x600002f80f30_0, v0x600002f81440_0, v0x600002f81950_0;
E_0x6000008dc680/1 .event anyedge, v0x600002f81e60_0, v0x600002f825b0_0, v0x600002f829a0_0, v0x600002f82490_0;
E_0x6000008dc680 .event/or E_0x6000008dc680/0, E_0x6000008dc680/1;
E_0x6000008dc700/0 .event anyedge, v0x600002f83c30_0, v0x600002f83b10_0, v0x600002f83ba0_0, v0x600002f83cc0_0;
E_0x6000008dc700/1 .event anyedge, v0x600002f83a80_0, v0x600002f83180_0, v0x600002ffc3f0_0, v0x600002f83060_0;
E_0x6000008dc700/2 .event anyedge, v0x600002ffc2d0_0, v0x600002f830f0_0, v0x600002ffc360_0, v0x600002f83690_0;
E_0x6000008dc700/3 .event anyedge, v0x600002f83210_0, v0x600002ffc480_0, v0x600002ffc120_0, v0x600002ffc1b0_0;
E_0x6000008dc700/4 .event anyedge, v0x600002ffc000_0, v0x600002f82fd0_0, v0x600002ffc240_0, v0x600002f9d0e0_0;
E_0x6000008dc700/5 .event anyedge, v0x600002f9d200_0, v0x600002f9cf30_0;
E_0x6000008dc700 .event/or E_0x6000008dc700/0, E_0x6000008dc700/1, E_0x6000008dc700/2, E_0x6000008dc700/3, E_0x6000008dc700/4, E_0x6000008dc700/5;
E_0x6000008dc740/0 .event anyedge, v0x600002f83960_0, v0x600002f826d0_0, v0x600002f83450_0, v0x600002f82520_0;
E_0x6000008dc740/1 .event anyedge, v0x600002f83720_0, v0x600002f82640_0, v0x600002ffc1b0_0, v0x600002ffc000_0;
E_0x6000008dc740/2 .event anyedge, v0x600002f82910_0, v0x600002f9d200_0, v0x600002f9cf30_0, v0x600002f82400_0;
E_0x6000008dc740 .event/or E_0x6000008dc740/0, E_0x6000008dc740/1, E_0x6000008dc740/2;
L_0x600002cb1fe0 .part v0x600002f82ac0_0, 0, 1;
L_0x600002cb2080 .part v0x600002f82880_0, 0, 1;
L_0x600002cb2120 .part v0x600002f82ac0_0, 1, 1;
L_0x600002cb21c0 .part v0x600002f82880_0, 1, 1;
L_0x600002cb2260 .part v0x600002f82ac0_0, 2, 1;
L_0x600002cb2300 .part v0x600002f82880_0, 2, 1;
L_0x600002cb23a0 .part v0x600002f82ac0_0, 3, 1;
L_0x600002cb2440 .part v0x600002f82880_0, 3, 1;
L_0x600002cb24e0 .ufunc/vec4 TD_tb_tiled_gemm.dut.sram_inst.get_bank, 2, L_0x600002cb7700 (v0x600002f820a0_0) S_0x124e6fe50;
L_0x600002cb2580 .ufunc/vec4 TD_tb_tiled_gemm.dut.sram_inst.get_bank, 2, L_0x600002cb7980 (v0x600002f820a0_0) S_0x124e6fe50;
L_0x600002cb2620 .ufunc/vec4 TD_tb_tiled_gemm.dut.sram_inst.get_bank, 2, L_0x600002cb7c00 (v0x600002f820a0_0) S_0x124e6fe50;
L_0x600002cb26c0 .ufunc/vec4 TD_tb_tiled_gemm.dut.sram_inst.get_bank, 2, v0x600002ffd710_0 (v0x600002f820a0_0) S_0x124e6fe50;
L_0x600002cb2760 .ufunc/vec4 TD_tb_tiled_gemm.dut.sram_inst.get_bank, 2, v0x600002f9ce10_0 (v0x600002f820a0_0) S_0x124e6fe50;
L_0x600002cb2800 .ufunc/vec4 TD_tb_tiled_gemm.dut.sram_inst.get_word, 8, L_0x600002cb7700 (v0x600002f821c0_0) S_0x124ea5e60;
L_0x600002cb28a0 .ufunc/vec4 TD_tb_tiled_gemm.dut.sram_inst.get_word, 8, L_0x600002cb7980 (v0x600002f821c0_0) S_0x124ea5e60;
L_0x600002cb2940 .ufunc/vec4 TD_tb_tiled_gemm.dut.sram_inst.get_word, 8, L_0x600002cb7c00 (v0x600002f821c0_0) S_0x124ea5e60;
L_0x600002cb29e0 .ufunc/vec4 TD_tb_tiled_gemm.dut.sram_inst.get_word, 8, v0x600002ffd710_0 (v0x600002f821c0_0) S_0x124ea5e60;
L_0x600002cb2a80 .ufunc/vec4 TD_tb_tiled_gemm.dut.sram_inst.get_word, 8, v0x600002f9ce10_0 (v0x600002f821c0_0) S_0x124ea5e60;
L_0x600002cb2b20 .part/v v0x600002f83180_0, L_0x600002cb24e0, 1;
L_0x600002cb2c60 .part/v v0x600002f83060_0, L_0x600002cb2580, 1;
L_0x600002cb2d00 .part/v v0x600002f830f0_0, L_0x600002cb2620, 1;
L_0x600002cb2bc0 .part/v v0x600002f83210_0, L_0x600002cb26c0, 1;
L_0x600002cb2da0 .part/v v0x600002f82fd0_0, L_0x600002cb2760, 1;
S_0x124e9f7e0 .scope generate, "bank_gen[0]" "bank_gen[0]" 9 184, 9 184 0, S_0x124eac110;
 .timescale 0 0;
P_0x6000008dc780 .param/l "i" 1 9 184, +C4<00>;
S_0x124e6e950 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x124e9f7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000033a0700 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000033a0740 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600002f82370_0 .array/port v0x600002f82370, 0;
v0x600002f80cf0_0 .net "addr", 7 0, v0x600002f82370_0;  1 drivers
v0x600002f80d80_0 .net "clk", 0 0, v0x600002ffb720_0;  alias, 1 drivers
v0x600002f80e10_0 .var/i "i", 31 0;
v0x600002f80ea0 .array "mem", 255 0, 255 0;
v0x600002f80f30_0 .var "rdata", 255 0;
v0x600002f80fc0_0 .net "re", 0 0, L_0x600002cb2080;  1 drivers
v0x600002f82a30_0 .array/port v0x600002f82a30, 0;
v0x600002f81050_0 .net "wdata", 255 0, v0x600002f82a30_0;  1 drivers
v0x600002f810e0_0 .net "we", 0 0, L_0x600002cb1fe0;  1 drivers
E_0x6000008dc880 .event posedge, v0x600002f9c090_0;
S_0x124e6eac0 .scope generate, "bank_gen[1]" "bank_gen[1]" 9 184, 9 184 0, S_0x124eac110;
 .timescale 0 0;
P_0x6000008dc900 .param/l "i" 1 9 184, +C4<01>;
S_0x124e6ec30 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x124e6eac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000033a0780 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000033a07c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600002f82370_1 .array/port v0x600002f82370, 1;
v0x600002f81200_0 .net "addr", 7 0, v0x600002f82370_1;  1 drivers
v0x600002f81290_0 .net "clk", 0 0, v0x600002ffb720_0;  alias, 1 drivers
v0x600002f81320_0 .var/i "i", 31 0;
v0x600002f813b0 .array "mem", 255 0, 255 0;
v0x600002f81440_0 .var "rdata", 255 0;
v0x600002f814d0_0 .net "re", 0 0, L_0x600002cb21c0;  1 drivers
v0x600002f82a30_1 .array/port v0x600002f82a30, 1;
v0x600002f81560_0 .net "wdata", 255 0, v0x600002f82a30_1;  1 drivers
v0x600002f815f0_0 .net "we", 0 0, L_0x600002cb2120;  1 drivers
S_0x124e6eda0 .scope generate, "bank_gen[2]" "bank_gen[2]" 9 184, 9 184 0, S_0x124eac110;
 .timescale 0 0;
P_0x6000008dca40 .param/l "i" 1 9 184, +C4<010>;
S_0x124e6fa00 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x124e6eda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000033a0800 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000033a0840 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600002f82370_2 .array/port v0x600002f82370, 2;
v0x600002f81710_0 .net "addr", 7 0, v0x600002f82370_2;  1 drivers
v0x600002f817a0_0 .net "clk", 0 0, v0x600002ffb720_0;  alias, 1 drivers
v0x600002f81830_0 .var/i "i", 31 0;
v0x600002f818c0 .array "mem", 255 0, 255 0;
v0x600002f81950_0 .var "rdata", 255 0;
v0x600002f819e0_0 .net "re", 0 0, L_0x600002cb2300;  1 drivers
v0x600002f82a30_2 .array/port v0x600002f82a30, 2;
v0x600002f81a70_0 .net "wdata", 255 0, v0x600002f82a30_2;  1 drivers
v0x600002f81b00_0 .net "we", 0 0, L_0x600002cb2260;  1 drivers
S_0x124e6fb70 .scope generate, "bank_gen[3]" "bank_gen[3]" 9 184, 9 184 0, S_0x124eac110;
 .timescale 0 0;
P_0x6000008dcb80 .param/l "i" 1 9 184, +C4<011>;
S_0x124e6fce0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x124e6fb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000033a0880 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000033a08c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600002f82370_3 .array/port v0x600002f82370, 3;
v0x600002f81c20_0 .net "addr", 7 0, v0x600002f82370_3;  1 drivers
v0x600002f81cb0_0 .net "clk", 0 0, v0x600002ffb720_0;  alias, 1 drivers
v0x600002f81d40_0 .var/i "i", 31 0;
v0x600002f81dd0 .array "mem", 255 0, 255 0;
v0x600002f81e60_0 .var "rdata", 255 0;
v0x600002f81ef0_0 .net "re", 0 0, L_0x600002cb2440;  1 drivers
v0x600002f82a30_3 .array/port v0x600002f82a30, 3;
v0x600002f81f80_0 .net "wdata", 255 0, v0x600002f82a30_3;  1 drivers
v0x600002f82010_0 .net "we", 0 0, L_0x600002cb23a0;  1 drivers
S_0x124e6fe50 .scope function.vec4.s2, "get_bank" "get_bank" 9 73, 9 73 0, S_0x124eac110;
 .timescale 0 0;
v0x600002f820a0_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x124e6fe50
TD_tb_tiled_gemm.dut.sram_inst.get_bank ;
    %load/vec4 v0x600002f820a0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x600002f820a0_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x124ea5e60 .scope function.vec4.s8, "get_word" "get_word" 9 81, 9 81 0, S_0x124eac110;
 .timescale 0 0;
v0x600002f821c0_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x124ea5e60
TD_tb_tiled_gemm.dut.sram_inst.get_word ;
    %load/vec4 v0x600002f821c0_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x124ea61d0 .scope module, "vpu_inst" "vector_unit" 4 407, 10 17 0, S_0x124e9fc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x125026600 .param/l "DATA_WIDTH" 0 10 19, +C4<00000000000000000000000000010000>;
P_0x125026640 .param/l "LANES" 0 10 18, +C4<00000000000000000000000000010000>;
P_0x125026680 .param/l "REDUCE_STAGES" 1 10 201, +C4<00000000000000000000000000000100>;
P_0x1250266c0 .param/l "SRAM_ADDR_W" 0 10 21, +C4<00000000000000000000000000010100>;
P_0x125026700 .param/l "S_DECODE" 1 10 112, C4<001>;
P_0x125026740 .param/l "S_DONE" 1 10 117, C4<110>;
P_0x125026780 .param/l "S_EXECUTE" 1 10 113, C4<010>;
P_0x1250267c0 .param/l "S_IDLE" 1 10 111, C4<000>;
P_0x125026800 .param/l "S_MEM_WAIT" 1 10 114, C4<011>;
P_0x125026840 .param/l "S_REDUCE" 1 10 115, C4<100>;
P_0x125026880 .param/l "S_WRITEBACK" 1 10 116, C4<101>;
P_0x1250268c0 .param/l "VOP_ADD" 1 10 78, C4<00000001>;
P_0x125026900 .param/l "VOP_BCAST" 1 10 92, C4<00110010>;
P_0x125026940 .param/l "VOP_GELU" 1 10 83, C4<00010001>;
P_0x125026980 .param/l "VOP_LOAD" 1 10 90, C4<00110000>;
P_0x1250269c0 .param/l "VOP_MADD" 1 10 81, C4<00000100>;
P_0x125026a00 .param/l "VOP_MAX" 1 10 88, C4<00100001>;
P_0x125026a40 .param/l "VOP_MIN" 1 10 89, C4<00100010>;
P_0x125026a80 .param/l "VOP_MOV" 1 10 93, C4<00110011>;
P_0x125026ac0 .param/l "VOP_MUL" 1 10 80, C4<00000011>;
P_0x125026b00 .param/l "VOP_RELU" 1 10 82, C4<00010000>;
P_0x125026b40 .param/l "VOP_SIGMOID" 1 10 85, C4<00010011>;
P_0x125026b80 .param/l "VOP_SILU" 1 10 84, C4<00010010>;
P_0x125026bc0 .param/l "VOP_STORE" 1 10 91, C4<00110001>;
P_0x125026c00 .param/l "VOP_SUB" 1 10 79, C4<00000010>;
P_0x125026c40 .param/l "VOP_SUM" 1 10 87, C4<00100000>;
P_0x125026c80 .param/l "VOP_TANH" 1 10 86, C4<00010100>;
P_0x125026cc0 .param/l "VOP_ZERO" 1 10 94, C4<00110100>;
P_0x125026d00 .param/l "VREG_COUNT" 0 10 20, +C4<00000000000000000000000000100000>;
L_0x6000036a64c0 .functor BUFZ 256, L_0x600002cb17c0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000036a6530 .functor BUFZ 256, L_0x600002cb1900, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000036a65a0 .functor BUFZ 1, v0x600002ffcea0_0, C4<0>, C4<0>, C4<0>;
L_0x6000036a6680 .functor BUFZ 256, v0x600002ffda70_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000036a66f0 .functor BUFZ 1, v0x600002ffdb90_0, C4<0>, C4<0>, C4<0>;
L_0x6000036a6760 .functor BUFZ 1, v0x600002ffd8c0_0, C4<0>, C4<0>, C4<0>;
v0x600002ffc510_0 .net *"_ivl_48", 255 0, L_0x600002cb17c0;  1 drivers
v0x600002ffc5a0_0 .net *"_ivl_50", 6 0, L_0x600002cb1860;  1 drivers
L_0x12809a848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002ffc630_0 .net *"_ivl_53", 1 0, L_0x12809a848;  1 drivers
v0x600002ffc6c0_0 .net *"_ivl_56", 255 0, L_0x600002cb1900;  1 drivers
v0x600002ffc750_0 .net *"_ivl_58", 6 0, L_0x600002cb19a0;  1 drivers
L_0x12809a890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002ffc7e0_0 .net *"_ivl_61", 1 0, L_0x12809a890;  1 drivers
L_0x12809a8d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002ffc870_0 .net/2u *"_ivl_64", 2 0, L_0x12809a8d8;  1 drivers
v0x600002ffc900_0 .var "addr_reg", 19 0;
v0x600002ffc990_0 .var "alu_result", 255 0;
v0x600002ffca20_0 .net "clk", 0 0, v0x600002ffb720_0;  alias, 1 drivers
v0x600002ffcab0_0 .net "cmd", 127 0, v0x600002f98240_0;  alias, 1 drivers
v0x600002ffcb40_0 .net "cmd_done", 0 0, L_0x6000036a65a0;  alias, 1 drivers
v0x600002ffcbd0_0 .net "cmd_ready", 0 0, L_0x600002cb1a40;  alias, 1 drivers
v0x600002ffcc60_0 .var "cmd_reg", 127 0;
v0x600002ffccf0_0 .net "cmd_valid", 0 0, L_0x6000036ab8e0;  alias, 1 drivers
v0x600002ffcd80_0 .net "count", 15 0, L_0x600002cb1720;  1 drivers
v0x600002ffce10_0 .var "count_reg", 15 0;
v0x600002ffcea0_0 .var "done_reg", 0 0;
v0x600002ffcf30_0 .var "elem_count", 15 0;
v0x600002ffcfc0_0 .net "imm", 15 0, L_0x600002cb15e0;  1 drivers
v0x600002ffd050_0 .var "imm_reg", 15 0;
v0x600002ffd0e0_0 .var/i "lane", 31 0;
v0x600002ffd170 .array "lane_a", 15 0;
v0x600002ffd170_0 .net v0x600002ffd170 0, 15 0, L_0x600002cb7f20; 1 drivers
v0x600002ffd170_1 .net v0x600002ffd170 1, 15 0, L_0x600002cb0000; 1 drivers
v0x600002ffd170_2 .net v0x600002ffd170 2, 15 0, L_0x600002cb0140; 1 drivers
v0x600002ffd170_3 .net v0x600002ffd170 3, 15 0, L_0x600002cb0280; 1 drivers
v0x600002ffd170_4 .net v0x600002ffd170 4, 15 0, L_0x600002cb03c0; 1 drivers
v0x600002ffd170_5 .net v0x600002ffd170 5, 15 0, L_0x600002cb0500; 1 drivers
v0x600002ffd170_6 .net v0x600002ffd170 6, 15 0, L_0x600002cb0640; 1 drivers
v0x600002ffd170_7 .net v0x600002ffd170 7, 15 0, L_0x600002cb0780; 1 drivers
v0x600002ffd170_8 .net v0x600002ffd170 8, 15 0, L_0x600002cb08c0; 1 drivers
v0x600002ffd170_9 .net v0x600002ffd170 9, 15 0, L_0x600002cb0a00; 1 drivers
v0x600002ffd170_10 .net v0x600002ffd170 10, 15 0, L_0x600002cb0be0; 1 drivers
v0x600002ffd170_11 .net v0x600002ffd170 11, 15 0, L_0x600002cb0c80; 1 drivers
v0x600002ffd170_12 .net v0x600002ffd170 12, 15 0, L_0x600002cb0dc0; 1 drivers
v0x600002ffd170_13 .net v0x600002ffd170 13, 15 0, L_0x600002cb0f00; 1 drivers
v0x600002ffd170_14 .net v0x600002ffd170 14, 15 0, L_0x600002cb1040; 1 drivers
v0x600002ffd170_15 .net v0x600002ffd170 15, 15 0, L_0x600002cb1180; 1 drivers
v0x600002ffd200 .array "lane_b", 15 0;
v0x600002ffd200_0 .net v0x600002ffd200 0, 15 0, L_0x600002cbc640; 1 drivers
v0x600002ffd200_1 .net v0x600002ffd200 1, 15 0, L_0x600002cb00a0; 1 drivers
v0x600002ffd200_2 .net v0x600002ffd200 2, 15 0, L_0x600002cb01e0; 1 drivers
v0x600002ffd200_3 .net v0x600002ffd200 3, 15 0, L_0x600002cb0320; 1 drivers
v0x600002ffd200_4 .net v0x600002ffd200 4, 15 0, L_0x600002cb0460; 1 drivers
v0x600002ffd200_5 .net v0x600002ffd200 5, 15 0, L_0x600002cb05a0; 1 drivers
v0x600002ffd200_6 .net v0x600002ffd200 6, 15 0, L_0x600002cb06e0; 1 drivers
v0x600002ffd200_7 .net v0x600002ffd200 7, 15 0, L_0x600002cb0820; 1 drivers
v0x600002ffd200_8 .net v0x600002ffd200 8, 15 0, L_0x600002cb0960; 1 drivers
v0x600002ffd200_9 .net v0x600002ffd200 9, 15 0, L_0x600002cb0b40; 1 drivers
v0x600002ffd200_10 .net v0x600002ffd200 10, 15 0, L_0x600002cb0aa0; 1 drivers
v0x600002ffd200_11 .net v0x600002ffd200 11, 15 0, L_0x600002cb0d20; 1 drivers
v0x600002ffd200_12 .net v0x600002ffd200 12, 15 0, L_0x600002cb0e60; 1 drivers
v0x600002ffd200_13 .net v0x600002ffd200 13, 15 0, L_0x600002cb0fa0; 1 drivers
v0x600002ffd200_14 .net v0x600002ffd200 14, 15 0, L_0x600002cb10e0; 1 drivers
v0x600002ffd200_15 .net v0x600002ffd200 15, 15 0, L_0x600002cb1220; 1 drivers
v0x600002ffd290 .array "lane_result", 15 0, 15 0;
v0x600002ffd320_0 .net "mem_addr", 19 0, L_0x600002cb1680;  1 drivers
v0x600002ffd3b0_0 .var "mem_addr_reg", 19 0;
v0x600002ffd440_0 .net "opcode", 7 0, L_0x600002cb12c0;  1 drivers
v0x600002ffd4d0_0 .var "reduce_result", 15 0;
v0x600002ffd560 .array "reduce_tree", 79 0, 15 0;
v0x600002ffd5f0_0 .net "rst_n", 0 0, v0x600002ffbe70_0;  alias, 1 drivers
v0x600002ffd680_0 .net "sram_addr", 19 0, v0x600002ffd710_0;  alias, 1 drivers
v0x600002ffd710_0 .var "sram_addr_reg", 19 0;
v0x600002ffd7a0_0 .net "sram_rdata", 255 0, L_0x6000036a6f40;  alias, 1 drivers
v0x600002ffd830_0 .net "sram_re", 0 0, L_0x6000036a6760;  alias, 1 drivers
v0x600002ffd8c0_0 .var "sram_re_reg", 0 0;
v0x600002ffd950_0 .net "sram_ready", 0 0, L_0x600002cb2bc0;  alias, 1 drivers
v0x600002ffd9e0_0 .net "sram_wdata", 255 0, L_0x6000036a6680;  alias, 1 drivers
v0x600002ffda70_0 .var "sram_wdata_reg", 255 0;
v0x600002ffdb00_0 .net "sram_we", 0 0, L_0x6000036a66f0;  alias, 1 drivers
v0x600002ffdb90_0 .var "sram_we_reg", 0 0;
v0x600002ffdc20_0 .var/i "stage", 31 0;
v0x600002ffdcb0_0 .var "state", 2 0;
v0x600002ffdd40_0 .net "subop", 7 0, L_0x600002cb1360;  1 drivers
v0x600002ffddd0_0 .var "subop_reg", 7 0;
v0x600002ffde60_0 .net "vd", 4 0, L_0x600002cb1400;  1 drivers
v0x600002ffdef0_0 .var "vd_reg", 4 0;
v0x600002ffdf80 .array "vrf", 31 0, 255 0;
v0x600002ffe010_0 .net "vs1", 4 0, L_0x600002cb14a0;  1 drivers
v0x600002ffe0a0_0 .net "vs1_data", 255 0, L_0x6000036a64c0;  1 drivers
v0x600002ffe130_0 .var "vs1_reg", 4 0;
v0x600002ffe1c0_0 .net "vs2", 4 0, L_0x600002cb1540;  1 drivers
v0x600002ffe250_0 .net "vs2_data", 255 0, L_0x6000036a6530;  1 drivers
v0x600002ffe2e0_0 .var "vs2_reg", 4 0;
E_0x6000008dd480/0 .event anyedge, v0x600002ffd170_0, v0x600002ffd170_1, v0x600002ffd170_2, v0x600002ffd170_3;
E_0x6000008dd480/1 .event anyedge, v0x600002ffd170_4, v0x600002ffd170_5, v0x600002ffd170_6, v0x600002ffd170_7;
E_0x6000008dd480/2 .event anyedge, v0x600002ffd170_8, v0x600002ffd170_9, v0x600002ffd170_10, v0x600002ffd170_11;
E_0x6000008dd480/3 .event anyedge, v0x600002ffd170_12, v0x600002ffd170_13, v0x600002ffd170_14, v0x600002ffd170_15;
v0x600002ffd560_0 .array/port v0x600002ffd560, 0;
v0x600002ffd560_1 .array/port v0x600002ffd560, 1;
v0x600002ffd560_2 .array/port v0x600002ffd560, 2;
E_0x6000008dd480/4 .event anyedge, v0x600002ffddd0_0, v0x600002ffd560_0, v0x600002ffd560_1, v0x600002ffd560_2;
v0x600002ffd560_3 .array/port v0x600002ffd560, 3;
v0x600002ffd560_4 .array/port v0x600002ffd560, 4;
v0x600002ffd560_5 .array/port v0x600002ffd560, 5;
v0x600002ffd560_6 .array/port v0x600002ffd560, 6;
E_0x6000008dd480/5 .event anyedge, v0x600002ffd560_3, v0x600002ffd560_4, v0x600002ffd560_5, v0x600002ffd560_6;
v0x600002ffd560_7 .array/port v0x600002ffd560, 7;
v0x600002ffd560_8 .array/port v0x600002ffd560, 8;
v0x600002ffd560_9 .array/port v0x600002ffd560, 9;
v0x600002ffd560_10 .array/port v0x600002ffd560, 10;
E_0x6000008dd480/6 .event anyedge, v0x600002ffd560_7, v0x600002ffd560_8, v0x600002ffd560_9, v0x600002ffd560_10;
v0x600002ffd560_11 .array/port v0x600002ffd560, 11;
v0x600002ffd560_12 .array/port v0x600002ffd560, 12;
v0x600002ffd560_13 .array/port v0x600002ffd560, 13;
v0x600002ffd560_14 .array/port v0x600002ffd560, 14;
E_0x6000008dd480/7 .event anyedge, v0x600002ffd560_11, v0x600002ffd560_12, v0x600002ffd560_13, v0x600002ffd560_14;
v0x600002ffd560_15 .array/port v0x600002ffd560, 15;
v0x600002ffd560_16 .array/port v0x600002ffd560, 16;
v0x600002ffd560_17 .array/port v0x600002ffd560, 17;
v0x600002ffd560_18 .array/port v0x600002ffd560, 18;
E_0x6000008dd480/8 .event anyedge, v0x600002ffd560_15, v0x600002ffd560_16, v0x600002ffd560_17, v0x600002ffd560_18;
v0x600002ffd560_19 .array/port v0x600002ffd560, 19;
v0x600002ffd560_20 .array/port v0x600002ffd560, 20;
v0x600002ffd560_21 .array/port v0x600002ffd560, 21;
v0x600002ffd560_22 .array/port v0x600002ffd560, 22;
E_0x6000008dd480/9 .event anyedge, v0x600002ffd560_19, v0x600002ffd560_20, v0x600002ffd560_21, v0x600002ffd560_22;
v0x600002ffd560_23 .array/port v0x600002ffd560, 23;
v0x600002ffd560_24 .array/port v0x600002ffd560, 24;
v0x600002ffd560_25 .array/port v0x600002ffd560, 25;
v0x600002ffd560_26 .array/port v0x600002ffd560, 26;
E_0x6000008dd480/10 .event anyedge, v0x600002ffd560_23, v0x600002ffd560_24, v0x600002ffd560_25, v0x600002ffd560_26;
v0x600002ffd560_27 .array/port v0x600002ffd560, 27;
v0x600002ffd560_28 .array/port v0x600002ffd560, 28;
v0x600002ffd560_29 .array/port v0x600002ffd560, 29;
v0x600002ffd560_30 .array/port v0x600002ffd560, 30;
E_0x6000008dd480/11 .event anyedge, v0x600002ffd560_27, v0x600002ffd560_28, v0x600002ffd560_29, v0x600002ffd560_30;
v0x600002ffd560_31 .array/port v0x600002ffd560, 31;
v0x600002ffd560_32 .array/port v0x600002ffd560, 32;
v0x600002ffd560_33 .array/port v0x600002ffd560, 33;
v0x600002ffd560_34 .array/port v0x600002ffd560, 34;
E_0x6000008dd480/12 .event anyedge, v0x600002ffd560_31, v0x600002ffd560_32, v0x600002ffd560_33, v0x600002ffd560_34;
v0x600002ffd560_35 .array/port v0x600002ffd560, 35;
v0x600002ffd560_36 .array/port v0x600002ffd560, 36;
v0x600002ffd560_37 .array/port v0x600002ffd560, 37;
v0x600002ffd560_38 .array/port v0x600002ffd560, 38;
E_0x6000008dd480/13 .event anyedge, v0x600002ffd560_35, v0x600002ffd560_36, v0x600002ffd560_37, v0x600002ffd560_38;
v0x600002ffd560_39 .array/port v0x600002ffd560, 39;
v0x600002ffd560_40 .array/port v0x600002ffd560, 40;
v0x600002ffd560_41 .array/port v0x600002ffd560, 41;
v0x600002ffd560_42 .array/port v0x600002ffd560, 42;
E_0x6000008dd480/14 .event anyedge, v0x600002ffd560_39, v0x600002ffd560_40, v0x600002ffd560_41, v0x600002ffd560_42;
v0x600002ffd560_43 .array/port v0x600002ffd560, 43;
v0x600002ffd560_44 .array/port v0x600002ffd560, 44;
v0x600002ffd560_45 .array/port v0x600002ffd560, 45;
v0x600002ffd560_46 .array/port v0x600002ffd560, 46;
E_0x6000008dd480/15 .event anyedge, v0x600002ffd560_43, v0x600002ffd560_44, v0x600002ffd560_45, v0x600002ffd560_46;
v0x600002ffd560_47 .array/port v0x600002ffd560, 47;
v0x600002ffd560_48 .array/port v0x600002ffd560, 48;
v0x600002ffd560_49 .array/port v0x600002ffd560, 49;
v0x600002ffd560_50 .array/port v0x600002ffd560, 50;
E_0x6000008dd480/16 .event anyedge, v0x600002ffd560_47, v0x600002ffd560_48, v0x600002ffd560_49, v0x600002ffd560_50;
v0x600002ffd560_51 .array/port v0x600002ffd560, 51;
v0x600002ffd560_52 .array/port v0x600002ffd560, 52;
v0x600002ffd560_53 .array/port v0x600002ffd560, 53;
v0x600002ffd560_54 .array/port v0x600002ffd560, 54;
E_0x6000008dd480/17 .event anyedge, v0x600002ffd560_51, v0x600002ffd560_52, v0x600002ffd560_53, v0x600002ffd560_54;
v0x600002ffd560_55 .array/port v0x600002ffd560, 55;
v0x600002ffd560_56 .array/port v0x600002ffd560, 56;
v0x600002ffd560_57 .array/port v0x600002ffd560, 57;
v0x600002ffd560_58 .array/port v0x600002ffd560, 58;
E_0x6000008dd480/18 .event anyedge, v0x600002ffd560_55, v0x600002ffd560_56, v0x600002ffd560_57, v0x600002ffd560_58;
v0x600002ffd560_59 .array/port v0x600002ffd560, 59;
v0x600002ffd560_60 .array/port v0x600002ffd560, 60;
v0x600002ffd560_61 .array/port v0x600002ffd560, 61;
v0x600002ffd560_62 .array/port v0x600002ffd560, 62;
E_0x6000008dd480/19 .event anyedge, v0x600002ffd560_59, v0x600002ffd560_60, v0x600002ffd560_61, v0x600002ffd560_62;
v0x600002ffd560_63 .array/port v0x600002ffd560, 63;
v0x600002ffd560_64 .array/port v0x600002ffd560, 64;
v0x600002ffd560_65 .array/port v0x600002ffd560, 65;
v0x600002ffd560_66 .array/port v0x600002ffd560, 66;
E_0x6000008dd480/20 .event anyedge, v0x600002ffd560_63, v0x600002ffd560_64, v0x600002ffd560_65, v0x600002ffd560_66;
v0x600002ffd560_67 .array/port v0x600002ffd560, 67;
v0x600002ffd560_68 .array/port v0x600002ffd560, 68;
v0x600002ffd560_69 .array/port v0x600002ffd560, 69;
v0x600002ffd560_70 .array/port v0x600002ffd560, 70;
E_0x6000008dd480/21 .event anyedge, v0x600002ffd560_67, v0x600002ffd560_68, v0x600002ffd560_69, v0x600002ffd560_70;
v0x600002ffd560_71 .array/port v0x600002ffd560, 71;
v0x600002ffd560_72 .array/port v0x600002ffd560, 72;
v0x600002ffd560_73 .array/port v0x600002ffd560, 73;
v0x600002ffd560_74 .array/port v0x600002ffd560, 74;
E_0x6000008dd480/22 .event anyedge, v0x600002ffd560_71, v0x600002ffd560_72, v0x600002ffd560_73, v0x600002ffd560_74;
v0x600002ffd560_75 .array/port v0x600002ffd560, 75;
v0x600002ffd560_76 .array/port v0x600002ffd560, 76;
v0x600002ffd560_77 .array/port v0x600002ffd560, 77;
v0x600002ffd560_78 .array/port v0x600002ffd560, 78;
E_0x6000008dd480/23 .event anyedge, v0x600002ffd560_75, v0x600002ffd560_76, v0x600002ffd560_77, v0x600002ffd560_78;
v0x600002ffd560_79 .array/port v0x600002ffd560, 79;
E_0x6000008dd480/24 .event anyedge, v0x600002ffd560_79;
E_0x6000008dd480 .event/or E_0x6000008dd480/0, E_0x6000008dd480/1, E_0x6000008dd480/2, E_0x6000008dd480/3, E_0x6000008dd480/4, E_0x6000008dd480/5, E_0x6000008dd480/6, E_0x6000008dd480/7, E_0x6000008dd480/8, E_0x6000008dd480/9, E_0x6000008dd480/10, E_0x6000008dd480/11, E_0x6000008dd480/12, E_0x6000008dd480/13, E_0x6000008dd480/14, E_0x6000008dd480/15, E_0x6000008dd480/16, E_0x6000008dd480/17, E_0x6000008dd480/18, E_0x6000008dd480/19, E_0x6000008dd480/20, E_0x6000008dd480/21, E_0x6000008dd480/22, E_0x6000008dd480/23, E_0x6000008dd480/24;
L_0x600002cb7f20 .part L_0x6000036a64c0, 0, 16;
L_0x600002cbc640 .part L_0x6000036a6530, 0, 16;
L_0x600002cb0000 .part L_0x6000036a64c0, 16, 16;
L_0x600002cb00a0 .part L_0x6000036a6530, 16, 16;
L_0x600002cb0140 .part L_0x6000036a64c0, 32, 16;
L_0x600002cb01e0 .part L_0x6000036a6530, 32, 16;
L_0x600002cb0280 .part L_0x6000036a64c0, 48, 16;
L_0x600002cb0320 .part L_0x6000036a6530, 48, 16;
L_0x600002cb03c0 .part L_0x6000036a64c0, 64, 16;
L_0x600002cb0460 .part L_0x6000036a6530, 64, 16;
L_0x600002cb0500 .part L_0x6000036a64c0, 80, 16;
L_0x600002cb05a0 .part L_0x6000036a6530, 80, 16;
L_0x600002cb0640 .part L_0x6000036a64c0, 96, 16;
L_0x600002cb06e0 .part L_0x6000036a6530, 96, 16;
L_0x600002cb0780 .part L_0x6000036a64c0, 112, 16;
L_0x600002cb0820 .part L_0x6000036a6530, 112, 16;
L_0x600002cb08c0 .part L_0x6000036a64c0, 128, 16;
L_0x600002cb0960 .part L_0x6000036a6530, 128, 16;
L_0x600002cb0a00 .part L_0x6000036a64c0, 144, 16;
L_0x600002cb0b40 .part L_0x6000036a6530, 144, 16;
L_0x600002cb0be0 .part L_0x6000036a64c0, 160, 16;
L_0x600002cb0aa0 .part L_0x6000036a6530, 160, 16;
L_0x600002cb0c80 .part L_0x6000036a64c0, 176, 16;
L_0x600002cb0d20 .part L_0x6000036a6530, 176, 16;
L_0x600002cb0dc0 .part L_0x6000036a64c0, 192, 16;
L_0x600002cb0e60 .part L_0x6000036a6530, 192, 16;
L_0x600002cb0f00 .part L_0x6000036a64c0, 208, 16;
L_0x600002cb0fa0 .part L_0x6000036a6530, 208, 16;
L_0x600002cb1040 .part L_0x6000036a64c0, 224, 16;
L_0x600002cb10e0 .part L_0x6000036a6530, 224, 16;
L_0x600002cb1180 .part L_0x6000036a64c0, 240, 16;
L_0x600002cb1220 .part L_0x6000036a6530, 240, 16;
L_0x600002cb12c0 .part v0x600002f98240_0, 120, 8;
L_0x600002cb1360 .part v0x600002f98240_0, 112, 8;
L_0x600002cb1400 .part v0x600002f98240_0, 107, 5;
L_0x600002cb14a0 .part v0x600002f98240_0, 102, 5;
L_0x600002cb1540 .part v0x600002f98240_0, 97, 5;
L_0x600002cb15e0 .part v0x600002f98240_0, 32, 16;
L_0x600002cb1680 .part v0x600002f98240_0, 76, 20;
L_0x600002cb1720 .part v0x600002f98240_0, 48, 16;
L_0x600002cb17c0 .array/port v0x600002ffdf80, L_0x600002cb1860;
L_0x600002cb1860 .concat [ 5 2 0 0], v0x600002ffe130_0, L_0x12809a848;
L_0x600002cb1900 .array/port v0x600002ffdf80, L_0x600002cb19a0;
L_0x600002cb19a0 .concat [ 5 2 0 0], v0x600002ffe2e0_0, L_0x12809a890;
L_0x600002cb1a40 .cmp/eq 3, v0x600002ffdcb0_0, L_0x12809a8d8;
S_0x124ea0370 .scope generate, "lane_extract[0]" "lane_extract[0]" 10 137, 10 137 0, S_0x124ea61d0;
 .timescale 0 0;
P_0x6000008dd4c0 .param/l "i" 1 10 137, +C4<00>;
v0x600002ffd290_0 .array/port v0x600002ffd290, 0;
v0x600002ffd290_1 .array/port v0x600002ffd290, 1;
v0x600002ffd290_2 .array/port v0x600002ffd290, 2;
v0x600002ffd290_3 .array/port v0x600002ffd290, 3;
E_0x6000008dd540/0 .event anyedge, v0x600002ffd290_0, v0x600002ffd290_1, v0x600002ffd290_2, v0x600002ffd290_3;
v0x600002ffd290_4 .array/port v0x600002ffd290, 4;
v0x600002ffd290_5 .array/port v0x600002ffd290, 5;
v0x600002ffd290_6 .array/port v0x600002ffd290, 6;
v0x600002ffd290_7 .array/port v0x600002ffd290, 7;
E_0x6000008dd540/1 .event anyedge, v0x600002ffd290_4, v0x600002ffd290_5, v0x600002ffd290_6, v0x600002ffd290_7;
v0x600002ffd290_8 .array/port v0x600002ffd290, 8;
v0x600002ffd290_9 .array/port v0x600002ffd290, 9;
v0x600002ffd290_10 .array/port v0x600002ffd290, 10;
v0x600002ffd290_11 .array/port v0x600002ffd290, 11;
E_0x6000008dd540/2 .event anyedge, v0x600002ffd290_8, v0x600002ffd290_9, v0x600002ffd290_10, v0x600002ffd290_11;
v0x600002ffd290_12 .array/port v0x600002ffd290, 12;
v0x600002ffd290_13 .array/port v0x600002ffd290, 13;
v0x600002ffd290_14 .array/port v0x600002ffd290, 14;
v0x600002ffd290_15 .array/port v0x600002ffd290, 15;
E_0x6000008dd540/3 .event anyedge, v0x600002ffd290_12, v0x600002ffd290_13, v0x600002ffd290_14, v0x600002ffd290_15;
E_0x6000008dd540 .event/or E_0x6000008dd540/0, E_0x6000008dd540/1, E_0x6000008dd540/2, E_0x6000008dd540/3;
E_0x6000008dd580/0 .event anyedge, v0x600002ffddd0_0, v0x600002ffd170_0, v0x600002ffd170_1, v0x600002ffd170_2;
E_0x6000008dd580/1 .event anyedge, v0x600002ffd170_3, v0x600002ffd170_4, v0x600002ffd170_5, v0x600002ffd170_6;
E_0x6000008dd580/2 .event anyedge, v0x600002ffd170_7, v0x600002ffd170_8, v0x600002ffd170_9, v0x600002ffd170_10;
E_0x6000008dd580/3 .event anyedge, v0x600002ffd170_11, v0x600002ffd170_12, v0x600002ffd170_13, v0x600002ffd170_14;
E_0x6000008dd580/4 .event anyedge, v0x600002ffd170_15, v0x600002ffd200_0, v0x600002ffd200_1, v0x600002ffd200_2;
E_0x6000008dd580/5 .event anyedge, v0x600002ffd200_3, v0x600002ffd200_4, v0x600002ffd200_5, v0x600002ffd200_6;
E_0x6000008dd580/6 .event anyedge, v0x600002ffd200_7, v0x600002ffd200_8, v0x600002ffd200_9, v0x600002ffd200_10;
E_0x6000008dd580/7 .event anyedge, v0x600002ffd200_11, v0x600002ffd200_12, v0x600002ffd200_13, v0x600002ffd200_14;
E_0x6000008dd580/8 .event anyedge, v0x600002ffd200_15, v0x600002ffd050_0;
E_0x6000008dd580 .event/or E_0x6000008dd580/0, E_0x6000008dd580/1, E_0x6000008dd580/2, E_0x6000008dd580/3, E_0x6000008dd580/4, E_0x6000008dd580/5, E_0x6000008dd580/6, E_0x6000008dd580/7, E_0x6000008dd580/8;
S_0x124ea04e0 .scope generate, "lane_extract[1]" "lane_extract[1]" 10 137, 10 137 0, S_0x124ea61d0;
 .timescale 0 0;
P_0x6000008dd5c0 .param/l "i" 1 10 137, +C4<01>;
S_0x124ea0650 .scope generate, "lane_extract[2]" "lane_extract[2]" 10 137, 10 137 0, S_0x124ea61d0;
 .timescale 0 0;
P_0x6000008dd640 .param/l "i" 1 10 137, +C4<010>;
S_0x124ea07c0 .scope generate, "lane_extract[3]" "lane_extract[3]" 10 137, 10 137 0, S_0x124ea61d0;
 .timescale 0 0;
P_0x6000008dd6c0 .param/l "i" 1 10 137, +C4<011>;
S_0x124ea0930 .scope generate, "lane_extract[4]" "lane_extract[4]" 10 137, 10 137 0, S_0x124ea61d0;
 .timescale 0 0;
P_0x6000008dd780 .param/l "i" 1 10 137, +C4<0100>;
S_0x124ea0aa0 .scope generate, "lane_extract[5]" "lane_extract[5]" 10 137, 10 137 0, S_0x124ea61d0;
 .timescale 0 0;
P_0x6000008dd800 .param/l "i" 1 10 137, +C4<0101>;
S_0x124ea0c10 .scope generate, "lane_extract[6]" "lane_extract[6]" 10 137, 10 137 0, S_0x124ea61d0;
 .timescale 0 0;
P_0x6000008dd880 .param/l "i" 1 10 137, +C4<0110>;
S_0x124ea0d80 .scope generate, "lane_extract[7]" "lane_extract[7]" 10 137, 10 137 0, S_0x124ea61d0;
 .timescale 0 0;
P_0x6000008dd900 .param/l "i" 1 10 137, +C4<0111>;
S_0x124ea0ef0 .scope generate, "lane_extract[8]" "lane_extract[8]" 10 137, 10 137 0, S_0x124ea61d0;
 .timescale 0 0;
P_0x6000008dd740 .param/l "i" 1 10 137, +C4<01000>;
S_0x124ea1060 .scope generate, "lane_extract[9]" "lane_extract[9]" 10 137, 10 137 0, S_0x124ea61d0;
 .timescale 0 0;
P_0x6000008dd9c0 .param/l "i" 1 10 137, +C4<01001>;
S_0x124ea11d0 .scope generate, "lane_extract[10]" "lane_extract[10]" 10 137, 10 137 0, S_0x124ea61d0;
 .timescale 0 0;
P_0x6000008dda40 .param/l "i" 1 10 137, +C4<01010>;
S_0x124ea1340 .scope generate, "lane_extract[11]" "lane_extract[11]" 10 137, 10 137 0, S_0x124ea61d0;
 .timescale 0 0;
P_0x6000008ddac0 .param/l "i" 1 10 137, +C4<01011>;
S_0x124ea14b0 .scope generate, "lane_extract[12]" "lane_extract[12]" 10 137, 10 137 0, S_0x124ea61d0;
 .timescale 0 0;
P_0x6000008ddb40 .param/l "i" 1 10 137, +C4<01100>;
S_0x124ea1620 .scope generate, "lane_extract[13]" "lane_extract[13]" 10 137, 10 137 0, S_0x124ea61d0;
 .timescale 0 0;
P_0x6000008ddbc0 .param/l "i" 1 10 137, +C4<01101>;
S_0x124ea1790 .scope generate, "lane_extract[14]" "lane_extract[14]" 10 137, 10 137 0, S_0x124ea61d0;
 .timescale 0 0;
P_0x6000008ddc40 .param/l "i" 1 10 137, +C4<01110>;
S_0x124ea1900 .scope generate, "lane_extract[15]" "lane_extract[15]" 10 137, 10 137 0, S_0x124ea61d0;
 .timescale 0 0;
P_0x6000008ddcc0 .param/l "i" 1 10 137, +C4<01111>;
    .scope S_0x124e37e00;
T_2 ;
    %wait E_0x6000008e1a00;
    %load/vec4 v0x600002f9fba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002f9fa80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002f9fb10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002f9f9f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x600002f9f690_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600002f9fa80_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x600002f9fa80_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600002f9fa80_0, 0;
T_2.2 ;
    %load/vec4 v0x600002f982d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600002f9fb10_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0x600002f9fb10_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600002f9fb10_0, 0;
T_2.5 ;
    %load/vec4 v0x600002f9e9a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600002f9f9f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x600002f9f9f0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600002f9f9f0_0, 0;
T_2.8 ;
    %load/vec4 v0x600002f9f840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x600002f9f720_0;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %load/vec4 v0x600002f9fa80_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600002f9fa80_0, 0;
T_2.11 ;
    %load/vec4 v0x600002f98480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x600002f98360_0;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %load/vec4 v0x600002f9fb10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600002f9fb10_0, 0;
T_2.14 ;
    %load/vec4 v0x600002f9eb50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.19, 9;
    %load/vec4 v0x600002f9ea30_0;
    %and;
T_2.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %load/vec4 v0x600002f9f9f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600002f9f9f0_0, 0;
T_2.17 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x124e37e00;
T_3 ;
    %wait E_0x6000008e1a00;
    %load/vec4 v0x600002f9fba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002f9fd50_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002f9f960_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002f9f210_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002f9f3c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002f9ef40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002f9f0f0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002f9f600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002f9f840_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002f98240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002f98480_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002f9e910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002f9eb50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002f9ec70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002f9ed90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002f98090_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002f9e6d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002f9e760_0, 0;
    %fork t_1, S_0x124e36260;
    %jmp t_0;
    .scope S_0x124e36260;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002f9d440_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x600002f9d440_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x600002f9d440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002f9f450, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x600002f9d440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002f9f330, 0, 4;
    %load/vec4 v0x600002f9d440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002f9d440_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x124e37e00;
t_0 %join;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x600002f9f840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x600002f9f720_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002f9f840_0, 0;
T_3.4 ;
    %load/vec4 v0x600002f98480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.9, 9;
    %load/vec4 v0x600002f98360_0;
    %and;
T_3.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002f98480_0, 0;
T_3.7 ;
    %load/vec4 v0x600002f9eb50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.12, 9;
    %load/vec4 v0x600002f9ea30_0;
    %and;
T_3.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002f9eb50_0, 0;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002f9ec70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002f9f0f0_0, 0;
    %load/vec4 v0x600002f9fd50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002f9fd50_0, 0;
    %jmp T_3.24;
T_3.13 ;
    %load/vec4 v0x600002f9fc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.25, 8;
    %load/vec4 v0x600002f9fcc0_0;
    %assign/vec4 v0x600002f9f960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002f9f3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002f9ed90_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002f9fd50_0, 0;
T_3.25 ;
    %jmp T_3.24;
T_3.14 ;
    %load/vec4 v0x600002f9f960_0;
    %assign/vec4 v0x600002f9ef40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002f9f0f0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002f9fd50_0, 0;
    %jmp T_3.24;
T_3.15 ;
    %load/vec4 v0x600002f9f180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.27, 8;
    %load/vec4 v0x600002f9efd0_0;
    %assign/vec4 v0x600002f9f210_0, 0;
    %load/vec4 v0x600002f9efd0_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x600002f9e6d0_0, 0;
    %load/vec4 v0x600002f9efd0_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x600002f9e760_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600002f9fd50_0, 0;
T_3.27 ;
    %jmp T_3.24;
T_3.16 ;
    %load/vec4 v0x600002f9e6d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002f9ed90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600002f9fd50_0, 0;
    %jmp T_3.39;
T_3.29 ;
    %load/vec4 v0x600002f9f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002f9f960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002f9fd50_0, 0;
    %jmp T_3.39;
T_3.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600002f9fd50_0, 0;
    %jmp T_3.39;
T_3.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600002f9fd50_0, 0;
    %jmp T_3.39;
T_3.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600002f9fd50_0, 0;
    %jmp T_3.39;
T_3.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600002f9fd50_0, 0;
    %jmp T_3.39;
T_3.34 ;
    %load/vec4 v0x600002f9f3c0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_3.40, 5;
    %load/vec4 v0x600002f9f960_0;
    %addi 1, 0, 20;
    %load/vec4 v0x600002f9f3c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002f9f450, 0, 4;
    %load/vec4 v0x600002f9f210_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x600002f9f3c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002f9f330, 0, 4;
    %load/vec4 v0x600002f9f3c0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x600002f9f3c0_0, 0;
    %load/vec4 v0x600002f9f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002f9f960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002f9fd50_0, 0;
    %jmp T_3.41;
T_3.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002f9ed90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600002f9fd50_0, 0;
T_3.41 ;
    %jmp T_3.39;
T_3.35 ;
    %load/vec4 v0x600002f9f3c0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.42, 5;
    %load/vec4 v0x600002f9f3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600002f9f330, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.44, 5;
    %load/vec4 v0x600002f9f3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600002f9f330, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x600002f9f3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002f9f330, 0, 4;
    %load/vec4 v0x600002f9f3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600002f9f450, 4;
    %assign/vec4 v0x600002f9f960_0, 0;
    %jmp T_3.45;
T_3.44 ;
    %load/vec4 v0x600002f9f3c0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x600002f9f3c0_0, 0;
    %load/vec4 v0x600002f9f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002f9f960_0, 0;
T_3.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002f9fd50_0, 0;
    %jmp T_3.43;
T_3.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002f9ed90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600002f9fd50_0, 0;
T_3.43 ;
    %jmp T_3.39;
T_3.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002f98090_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600002f9fd50_0, 0;
    %jmp T_3.39;
T_3.37 ;
    %load/vec4 v0x600002f9e520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002f9ec70_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600002f9fd50_0, 0;
T_3.46 ;
    %jmp T_3.39;
T_3.39 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.17 ;
    %load/vec4 v0x600002f9e520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600002f9fd50_0, 0;
T_3.48 ;
    %jmp T_3.24;
T_3.18 ;
    %load/vec4 v0x600002f9e6d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %load/vec4 v0x600002f9f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002f9f960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002f9fd50_0, 0;
    %jmp T_3.54;
T_3.50 ;
    %load/vec4 v0x600002f9f210_0;
    %assign/vec4 v0x600002f9f600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002f9f840_0, 0;
    %load/vec4 v0x600002f9f720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.55, 8;
    %load/vec4 v0x600002f9f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002f9f960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002f9fd50_0, 0;
T_3.55 ;
    %jmp T_3.54;
T_3.51 ;
    %load/vec4 v0x600002f9f210_0;
    %assign/vec4 v0x600002f98240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002f98480_0, 0;
    %load/vec4 v0x600002f98360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.57, 8;
    %load/vec4 v0x600002f9f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002f9f960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002f9fd50_0, 0;
T_3.57 ;
    %jmp T_3.54;
T_3.52 ;
    %load/vec4 v0x600002f9f210_0;
    %assign/vec4 v0x600002f9e910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002f9eb50_0, 0;
    %load/vec4 v0x600002f9ea30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.59, 8;
    %load/vec4 v0x600002f9f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002f9f960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002f9fd50_0, 0;
T_3.59 ;
    %jmp T_3.54;
T_3.54 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.19 ;
    %load/vec4 v0x600002f9e760_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.64, 6;
    %load/vec4 v0x600002f9f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002f9f960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002f9fd50_0, 0;
    %jmp T_3.66;
T_3.61 ;
    %load/vec4 v0x600002f9f4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.67, 8;
    %load/vec4 v0x600002f9f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002f9f960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002f9fd50_0, 0;
T_3.67 ;
    %jmp T_3.66;
T_3.62 ;
    %load/vec4 v0x600002f98120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.69, 8;
    %load/vec4 v0x600002f9f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002f9f960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002f9fd50_0, 0;
T_3.69 ;
    %jmp T_3.66;
T_3.63 ;
    %load/vec4 v0x600002f9e7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.71, 8;
    %load/vec4 v0x600002f9f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002f9f960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002f9fd50_0, 0;
T_3.71 ;
    %jmp T_3.66;
T_3.64 ;
    %load/vec4 v0x600002f9e520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.73, 8;
    %load/vec4 v0x600002f9f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002f9f960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002f9fd50_0, 0;
T_3.73 ;
    %jmp T_3.66;
T_3.66 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.20 ;
    %load/vec4 v0x600002f9fe70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002f98090_0, 0;
    %load/vec4 v0x600002f9f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002f9f960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002f9fd50_0, 0;
T_3.75 ;
    %jmp T_3.24;
T_3.21 ;
    %load/vec4 v0x600002f9fc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.77, 8;
    %load/vec4 v0x600002f9fcc0_0;
    %assign/vec4 v0x600002f9f960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002f9f3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002f9ec70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002f9fd50_0, 0;
T_3.77 ;
    %jmp T_3.24;
T_3.22 ;
    %load/vec4 v0x600002f9fc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002f9ed90_0, 0;
    %load/vec4 v0x600002f9fcc0_0;
    %assign/vec4 v0x600002f9f960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002f9f3c0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002f9fd50_0, 0;
T_3.79 ;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x124e82fa0;
T_4 ;
    %wait E_0x6000008e1a00;
    %load/vec4 v0x600002f806c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002f98870_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x600002f80750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002f807e0, 4;
    %assign/vec4 v0x600002f98870_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x124e7e300;
T_5 ;
    %wait E_0x6000008e1a00;
    %load/vec4 v0x600002f806c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002f98ab0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x600002f98ab0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600002f98ab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002f98a20, 0, 4;
    %load/vec4 v0x600002f98ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002f98ab0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002f98b40_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x600002f80750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002f807e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002f98a20, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002f98ab0_0, 0, 32;
T_5.6 ;
    %load/vec4 v0x600002f98ab0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.7, 5;
    %load/vec4 v0x600002f98ab0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002f98a20, 4;
    %ix/getv/s 3, v0x600002f98ab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002f98a20, 0, 4;
    %load/vec4 v0x600002f98ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002f98ab0_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002f98a20, 4;
    %assign/vec4 v0x600002f98b40_0, 0;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x124e79660;
T_6 ;
    %wait E_0x6000008e1a00;
    %load/vec4 v0x600002f806c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002f98d80_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x600002f98d80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600002f98d80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002f98cf0, 0, 4;
    %load/vec4 v0x600002f98d80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002f98d80_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002f98e10_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x600002f80750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002f807e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002f98cf0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002f98d80_0, 0, 32;
T_6.6 ;
    %load/vec4 v0x600002f98d80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.7, 5;
    %load/vec4 v0x600002f98d80_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002f98cf0, 4;
    %ix/getv/s 3, v0x600002f98d80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002f98cf0, 0, 4;
    %load/vec4 v0x600002f98d80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002f98d80_0, 0, 32;
    %jmp T_6.6;
T_6.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002f98cf0, 4;
    %assign/vec4 v0x600002f98e10_0, 0;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x124e749c0;
T_7 ;
    %wait E_0x6000008e1a00;
    %load/vec4 v0x600002f806c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002f99050_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x600002f99050_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600002f99050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002f98fc0, 0, 4;
    %load/vec4 v0x600002f99050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002f99050_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002f990e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x600002f80750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002f807e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002f98fc0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002f99050_0, 0, 32;
T_7.6 ;
    %load/vec4 v0x600002f99050_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.7, 5;
    %load/vec4 v0x600002f99050_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002f98fc0, 4;
    %ix/getv/s 3, v0x600002f99050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002f98fc0, 0, 4;
    %load/vec4 v0x600002f99050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002f99050_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002f98fc0, 4;
    %assign/vec4 v0x600002f990e0_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x124e0bc10;
T_8 ;
    %wait E_0x6000008e1a00;
    %load/vec4 v0x600002f99b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002f99d40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002f99680_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002f995f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002f99b00_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x600002f998c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x600002f99cb0_0;
    %assign/vec4 v0x600002f99d40_0, 0;
T_8.2 ;
    %load/vec4 v0x600002f99830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x600002f99560_0;
    %assign/vec4 v0x600002f99680_0, 0;
    %load/vec4 v0x600002f99680_0;
    %assign/vec4 v0x600002f995f0_0, 0;
    %load/vec4 v0x600002f99710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x600002f999e0_0;
    %assign/vec4 v0x600002f99b00_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x600002f99a70_0;
    %load/vec4 v0x600002f999e0_0;
    %add;
    %assign/vec4 v0x600002f99b00_0, 0;
T_8.7 ;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x124e19db0;
T_9 ;
    %wait E_0x6000008e1a00;
    %load/vec4 v0x600002f9b0f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002f9b2a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002f9abe0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002f9ab50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002f9b060_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x600002f9ae20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x600002f9b210_0;
    %assign/vec4 v0x600002f9b2a0_0, 0;
T_9.2 ;
    %load/vec4 v0x600002f9ad90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x600002f9aac0_0;
    %assign/vec4 v0x600002f9abe0_0, 0;
    %load/vec4 v0x600002f9abe0_0;
    %assign/vec4 v0x600002f9ab50_0, 0;
    %load/vec4 v0x600002f9ac70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x600002f9af40_0;
    %assign/vec4 v0x600002f9b060_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x600002f9afd0_0;
    %load/vec4 v0x600002f9af40_0;
    %add;
    %assign/vec4 v0x600002f9b060_0, 0;
T_9.7 ;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x124e1c210;
T_10 ;
    %wait E_0x6000008e1a00;
    %load/vec4 v0x600002f946c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002f94870_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002f941b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002f94120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002f94630_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x600002f943f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x600002f947e0_0;
    %assign/vec4 v0x600002f94870_0, 0;
T_10.2 ;
    %load/vec4 v0x600002f94360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x600002f94090_0;
    %assign/vec4 v0x600002f941b0_0, 0;
    %load/vec4 v0x600002f941b0_0;
    %assign/vec4 v0x600002f94120_0, 0;
    %load/vec4 v0x600002f94240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x600002f94510_0;
    %assign/vec4 v0x600002f94630_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x600002f945a0_0;
    %load/vec4 v0x600002f94510_0;
    %add;
    %assign/vec4 v0x600002f94630_0, 0;
T_10.7 ;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x124e100b0;
T_11 ;
    %wait E_0x6000008e1a00;
    %load/vec4 v0x600002f95c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002f95dd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002f95710_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002f95680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002f95b90_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x600002f95950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x600002f95d40_0;
    %assign/vec4 v0x600002f95dd0_0, 0;
T_11.2 ;
    %load/vec4 v0x600002f958c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x600002f955f0_0;
    %assign/vec4 v0x600002f95710_0, 0;
    %load/vec4 v0x600002f95710_0;
    %assign/vec4 v0x600002f95680_0, 0;
    %load/vec4 v0x600002f957a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x600002f95a70_0;
    %assign/vec4 v0x600002f95b90_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x600002f95b00_0;
    %load/vec4 v0x600002f95a70_0;
    %add;
    %assign/vec4 v0x600002f95b90_0, 0;
T_11.7 ;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x124e16100;
T_12 ;
    %wait E_0x6000008e1a00;
    %load/vec4 v0x600002f97180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002f97330_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002f96c70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002f96be0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002f970f0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x600002f96eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x600002f972a0_0;
    %assign/vec4 v0x600002f97330_0, 0;
T_12.2 ;
    %load/vec4 v0x600002f96e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x600002f96b50_0;
    %assign/vec4 v0x600002f96c70_0, 0;
    %load/vec4 v0x600002f96c70_0;
    %assign/vec4 v0x600002f96be0_0, 0;
    %load/vec4 v0x600002f96d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x600002f96fd0_0;
    %assign/vec4 v0x600002f970f0_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x600002f97060_0;
    %load/vec4 v0x600002f96fd0_0;
    %add;
    %assign/vec4 v0x600002f970f0_0, 0;
T_12.7 ;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x124eaf7e0;
T_13 ;
    %wait E_0x6000008e1a00;
    %load/vec4 v0x600002f90750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002f90900_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002f90240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002f901b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002f906c0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x600002f90480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x600002f90870_0;
    %assign/vec4 v0x600002f90900_0, 0;
T_13.2 ;
    %load/vec4 v0x600002f903f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x600002f90120_0;
    %assign/vec4 v0x600002f90240_0, 0;
    %load/vec4 v0x600002f90240_0;
    %assign/vec4 v0x600002f901b0_0, 0;
    %load/vec4 v0x600002f902d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x600002f905a0_0;
    %assign/vec4 v0x600002f906c0_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x600002f90630_0;
    %load/vec4 v0x600002f905a0_0;
    %add;
    %assign/vec4 v0x600002f906c0_0, 0;
T_13.7 ;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x124e9cce0;
T_14 ;
    %wait E_0x6000008e1a00;
    %load/vec4 v0x600002f91cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002f91e60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002f917a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002f91710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002f91c20_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x600002f919e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x600002f91dd0_0;
    %assign/vec4 v0x600002f91e60_0, 0;
T_14.2 ;
    %load/vec4 v0x600002f91950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x600002f91680_0;
    %assign/vec4 v0x600002f917a0_0, 0;
    %load/vec4 v0x600002f917a0_0;
    %assign/vec4 v0x600002f91710_0, 0;
    %load/vec4 v0x600002f91830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x600002f91b00_0;
    %assign/vec4 v0x600002f91c20_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x600002f91b90_0;
    %load/vec4 v0x600002f91b00_0;
    %add;
    %assign/vec4 v0x600002f91c20_0, 0;
T_14.7 ;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x124e97320;
T_15 ;
    %wait E_0x6000008e1a00;
    %load/vec4 v0x600002f93210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002f933c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002f92d00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002f92c70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002f93180_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x600002f92f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x600002f93330_0;
    %assign/vec4 v0x600002f933c0_0, 0;
T_15.2 ;
    %load/vec4 v0x600002f92eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x600002f92be0_0;
    %assign/vec4 v0x600002f92d00_0, 0;
    %load/vec4 v0x600002f92d00_0;
    %assign/vec4 v0x600002f92c70_0, 0;
    %load/vec4 v0x600002f92d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x600002f93060_0;
    %assign/vec4 v0x600002f93180_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x600002f930f0_0;
    %load/vec4 v0x600002f93060_0;
    %add;
    %assign/vec4 v0x600002f93180_0, 0;
T_15.7 ;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x124e94e40;
T_16 ;
    %wait E_0x6000008e1a00;
    %load/vec4 v0x600002f8c7e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002f8c990_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002f8c2d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002f8c240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002f8c750_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x600002f8c510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x600002f8c900_0;
    %assign/vec4 v0x600002f8c990_0, 0;
T_16.2 ;
    %load/vec4 v0x600002f8c480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x600002f8c1b0_0;
    %assign/vec4 v0x600002f8c2d0_0, 0;
    %load/vec4 v0x600002f8c2d0_0;
    %assign/vec4 v0x600002f8c240_0, 0;
    %load/vec4 v0x600002f8c360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x600002f8c630_0;
    %assign/vec4 v0x600002f8c750_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x600002f8c6c0_0;
    %load/vec4 v0x600002f8c630_0;
    %add;
    %assign/vec4 v0x600002f8c750_0, 0;
T_16.7 ;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x124e927f0;
T_17 ;
    %wait E_0x6000008e1a00;
    %load/vec4 v0x600002f8dd40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002f8def0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002f8d830_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002f8d7a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002f8dcb0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x600002f8da70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x600002f8de60_0;
    %assign/vec4 v0x600002f8def0_0, 0;
T_17.2 ;
    %load/vec4 v0x600002f8d9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x600002f8d710_0;
    %assign/vec4 v0x600002f8d830_0, 0;
    %load/vec4 v0x600002f8d830_0;
    %assign/vec4 v0x600002f8d7a0_0, 0;
    %load/vec4 v0x600002f8d8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x600002f8db90_0;
    %assign/vec4 v0x600002f8dcb0_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x600002f8dc20_0;
    %load/vec4 v0x600002f8db90_0;
    %add;
    %assign/vec4 v0x600002f8dcb0_0, 0;
T_17.7 ;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x124e901a0;
T_18 ;
    %wait E_0x6000008e1a00;
    %load/vec4 v0x600002f8f2a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002f8f450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002f8ed90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002f8ed00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002f8f210_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x600002f8efd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x600002f8f3c0_0;
    %assign/vec4 v0x600002f8f450_0, 0;
T_18.2 ;
    %load/vec4 v0x600002f8ef40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x600002f8ec70_0;
    %assign/vec4 v0x600002f8ed90_0, 0;
    %load/vec4 v0x600002f8ed90_0;
    %assign/vec4 v0x600002f8ed00_0, 0;
    %load/vec4 v0x600002f8ee20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x600002f8f0f0_0;
    %assign/vec4 v0x600002f8f210_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x600002f8f180_0;
    %load/vec4 v0x600002f8f0f0_0;
    %add;
    %assign/vec4 v0x600002f8f210_0, 0;
T_18.7 ;
T_18.4 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x124e8db50;
T_19 ;
    %wait E_0x6000008e1a00;
    %load/vec4 v0x600002f88870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002f88a20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002f88360_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002f882d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002f887e0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x600002f885a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x600002f88990_0;
    %assign/vec4 v0x600002f88a20_0, 0;
T_19.2 ;
    %load/vec4 v0x600002f88510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x600002f88240_0;
    %assign/vec4 v0x600002f88360_0, 0;
    %load/vec4 v0x600002f88360_0;
    %assign/vec4 v0x600002f882d0_0, 0;
    %load/vec4 v0x600002f883f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x600002f886c0_0;
    %assign/vec4 v0x600002f887e0_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x600002f88750_0;
    %load/vec4 v0x600002f886c0_0;
    %add;
    %assign/vec4 v0x600002f887e0_0, 0;
T_19.7 ;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x124e88d40;
T_20 ;
    %wait E_0x6000008e1a00;
    %load/vec4 v0x600002f89dd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002f89f80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002f898c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002f89830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002f89d40_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x600002f89b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x600002f89ef0_0;
    %assign/vec4 v0x600002f89f80_0, 0;
T_20.2 ;
    %load/vec4 v0x600002f89a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x600002f897a0_0;
    %assign/vec4 v0x600002f898c0_0, 0;
    %load/vec4 v0x600002f898c0_0;
    %assign/vec4 v0x600002f89830_0, 0;
    %load/vec4 v0x600002f89950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x600002f89c20_0;
    %assign/vec4 v0x600002f89d40_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x600002f89cb0_0;
    %load/vec4 v0x600002f89c20_0;
    %add;
    %assign/vec4 v0x600002f89d40_0, 0;
T_20.7 ;
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x124e866f0;
T_21 ;
    %wait E_0x6000008e1a00;
    %load/vec4 v0x600002f8b330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002f8b4e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002f8ae20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002f8ad90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002f8b2a0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x600002f8b060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x600002f8b450_0;
    %assign/vec4 v0x600002f8b4e0_0, 0;
T_21.2 ;
    %load/vec4 v0x600002f8afd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x600002f8ad00_0;
    %assign/vec4 v0x600002f8ae20_0, 0;
    %load/vec4 v0x600002f8ae20_0;
    %assign/vec4 v0x600002f8ad90_0, 0;
    %load/vec4 v0x600002f8aeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x600002f8b180_0;
    %assign/vec4 v0x600002f8b2a0_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0x600002f8b210_0;
    %load/vec4 v0x600002f8b180_0;
    %add;
    %assign/vec4 v0x600002f8b2a0_0, 0;
T_21.7 ;
T_21.4 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x124e840a0;
T_22 ;
    %wait E_0x6000008e1a00;
    %load/vec4 v0x600002f84900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002f84ab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002f843f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002f84360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002f84870_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x600002f84630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x600002f84a20_0;
    %assign/vec4 v0x600002f84ab0_0, 0;
T_22.2 ;
    %load/vec4 v0x600002f845a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x600002f842d0_0;
    %assign/vec4 v0x600002f843f0_0, 0;
    %load/vec4 v0x600002f843f0_0;
    %assign/vec4 v0x600002f84360_0, 0;
    %load/vec4 v0x600002f84480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x600002f84750_0;
    %assign/vec4 v0x600002f84870_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x600002f847e0_0;
    %load/vec4 v0x600002f84750_0;
    %add;
    %assign/vec4 v0x600002f84870_0, 0;
T_22.7 ;
T_22.4 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x124e7cdb0;
T_23 ;
    %wait E_0x6000008e1a00;
    %load/vec4 v0x600002f85e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002f86010_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002f85950_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002f858c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002f85dd0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x600002f85b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x600002f85f80_0;
    %assign/vec4 v0x600002f86010_0, 0;
T_23.2 ;
    %load/vec4 v0x600002f85b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x600002f85830_0;
    %assign/vec4 v0x600002f85950_0, 0;
    %load/vec4 v0x600002f85950_0;
    %assign/vec4 v0x600002f858c0_0, 0;
    %load/vec4 v0x600002f859e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x600002f85cb0_0;
    %assign/vec4 v0x600002f85dd0_0, 0;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x600002f85d40_0;
    %load/vec4 v0x600002f85cb0_0;
    %add;
    %assign/vec4 v0x600002f85dd0_0, 0;
T_23.7 ;
T_23.4 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x124e96220;
T_24 ;
    %wait E_0x6000008e1a00;
    %load/vec4 v0x600002f806c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002f985a0_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x600002f985a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600002f985a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002f98510, 0, 4;
    %load/vec4 v0x600002f985a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002f985a0_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x600002f80360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002f803f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002f98510, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002f985a0_0, 0, 32;
T_24.6 ;
    %load/vec4 v0x600002f985a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.7, 5;
    %load/vec4 v0x600002f985a0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002f98510, 4;
    %ix/getv/s 3, v0x600002f985a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002f98510, 0, 4;
    %load/vec4 v0x600002f985a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002f985a0_0, 0, 32;
    %jmp T_24.6;
T_24.7 ;
T_24.4 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x124e91580;
T_25 ;
    %wait E_0x6000008e1a00;
    %load/vec4 v0x600002f806c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002f986c0_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x600002f986c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600002f986c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002f98630, 0, 4;
    %load/vec4 v0x600002f986c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002f986c0_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x600002f80360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002f803f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002f98630, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002f986c0_0, 0, 32;
T_25.6 ;
    %load/vec4 v0x600002f986c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.7, 5;
    %load/vec4 v0x600002f986c0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002f98630, 4;
    %ix/getv/s 3, v0x600002f986c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002f98630, 0, 4;
    %load/vec4 v0x600002f986c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002f986c0_0, 0, 32;
    %jmp T_25.6;
T_25.7 ;
T_25.4 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x124e8c8e0;
T_26 ;
    %wait E_0x6000008e1a00;
    %load/vec4 v0x600002f806c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002f987e0_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x600002f987e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600002f987e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002f98750, 0, 4;
    %load/vec4 v0x600002f987e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002f987e0_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x600002f80360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002f803f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002f98750, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002f987e0_0, 0, 32;
T_26.6 ;
    %load/vec4 v0x600002f987e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.7, 5;
    %load/vec4 v0x600002f987e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002f98750, 4;
    %ix/getv/s 3, v0x600002f987e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002f98750, 0, 4;
    %load/vec4 v0x600002f987e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002f987e0_0, 0, 32;
    %jmp T_26.6;
T_26.7 ;
T_26.4 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x124e70c10;
T_27 ;
    %wait E_0x6000008e1a00;
    %load/vec4 v0x600002f806c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002f80990_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002f80090_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x600002f80a20_0;
    %assign/vec4 v0x600002f80990_0, 0;
    %load/vec4 v0x600002f80120_0;
    %assign/vec4 v0x600002f80090_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x124e70c10;
T_28 ;
    %wait E_0x6000008e2300;
    %load/vec4 v0x600002f80990_0;
    %store/vec4 v0x600002f80a20_0, 0, 3;
    %load/vec4 v0x600002f80090_0;
    %store/vec4 v0x600002f80120_0, 0, 16;
    %load/vec4 v0x600002f80990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %jmp T_28.5;
T_28.0 ;
    %load/vec4 v0x600002f80900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %load/vec4 v0x600002f80bd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_28.9, 8;
T_28.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_28.9, 8;
 ; End of false expr.
    %blend;
T_28.9;
    %store/vec4 v0x600002f80a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002f80120_0, 0, 16;
T_28.6 ;
    %jmp T_28.5;
T_28.1 ;
    %load/vec4 v0x600002f80bd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x600002f80a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002f80120_0, 0, 16;
T_28.10 ;
    %jmp T_28.5;
T_28.2 ;
    %load/vec4 v0x600002f80090_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600002f80120_0, 0, 16;
    %load/vec4 v0x600002f87e70_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600002f80090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x600002f80a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002f80120_0, 0, 16;
T_28.12 ;
    %jmp T_28.5;
T_28.3 ;
    %load/vec4 v0x600002f80090_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600002f80120_0, 0, 16;
    %load/vec4 v0x600002f802d0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x600002f80090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600002f80a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002f80120_0, 0, 16;
T_28.14 ;
    %jmp T_28.5;
T_28.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600002f80a20_0, 0, 3;
    %jmp T_28.5;
T_28.5 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x124ea0370;
T_29 ;
    %wait E_0x6000008dd580;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %load/vec4 v0x600002ffddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_29.9;
T_29.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd200, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_29.9;
T_29.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd200, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_29.9;
T_29.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd200, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_29.9;
T_29.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.11, 8;
T_29.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %jmp/0 T_29.11, 8;
 ; End of false expr.
    %blend;
T_29.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_29.9;
T_29.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.13, 8;
T_29.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %jmp/0 T_29.13, 8;
 ; End of false expr.
    %blend;
T_29.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_29.9;
T_29.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_29.9;
T_29.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_29.9;
T_29.7 ;
    %load/vec4 v0x600002ffd050_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_29.9;
T_29.9 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x124ea0370;
T_30 ;
    %wait E_0x6000008dd540;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd290, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002ffc990_0, 4, 16;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x124ea04e0;
T_31 ;
    %wait E_0x6000008dd580;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %load/vec4 v0x600002ffddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_31.9;
T_31.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd200, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_31.9;
T_31.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd200, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_31.9;
T_31.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd200, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_31.9;
T_31.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.11, 8;
T_31.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %jmp/0 T_31.11, 8;
 ; End of false expr.
    %blend;
T_31.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_31.9;
T_31.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.13, 8;
T_31.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %jmp/0 T_31.13, 8;
 ; End of false expr.
    %blend;
T_31.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_31.9;
T_31.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_31.9;
T_31.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_31.9;
T_31.7 ;
    %load/vec4 v0x600002ffd050_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_31.9;
T_31.9 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x124ea04e0;
T_32 ;
    %wait E_0x6000008dd540;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd290, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002ffc990_0, 4, 16;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x124ea0650;
T_33 ;
    %wait E_0x6000008dd580;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %load/vec4 v0x600002ffddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_33.9;
T_33.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd200, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_33.9;
T_33.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd200, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_33.9;
T_33.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd200, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_33.9;
T_33.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.11, 8;
T_33.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %jmp/0 T_33.11, 8;
 ; End of false expr.
    %blend;
T_33.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_33.9;
T_33.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.13, 8;
T_33.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %jmp/0 T_33.13, 8;
 ; End of false expr.
    %blend;
T_33.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_33.9;
T_33.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_33.9;
T_33.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_33.9;
T_33.7 ;
    %load/vec4 v0x600002ffd050_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_33.9;
T_33.9 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x124ea0650;
T_34 ;
    %wait E_0x6000008dd540;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd290, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002ffc990_0, 4, 16;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x124ea07c0;
T_35 ;
    %wait E_0x6000008dd580;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %load/vec4 v0x600002ffddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_35.9;
T_35.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd200, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_35.9;
T_35.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd200, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_35.9;
T_35.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd200, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_35.9;
T_35.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.11, 8;
T_35.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %jmp/0 T_35.11, 8;
 ; End of false expr.
    %blend;
T_35.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_35.9;
T_35.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.13, 8;
T_35.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %jmp/0 T_35.13, 8;
 ; End of false expr.
    %blend;
T_35.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_35.9;
T_35.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_35.9;
T_35.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_35.9;
T_35.7 ;
    %load/vec4 v0x600002ffd050_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_35.9;
T_35.9 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x124ea07c0;
T_36 ;
    %wait E_0x6000008dd540;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd290, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002ffc990_0, 4, 16;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x124ea0930;
T_37 ;
    %wait E_0x6000008dd580;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %load/vec4 v0x600002ffddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_37.9;
T_37.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd200, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_37.9;
T_37.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd200, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_37.9;
T_37.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd200, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_37.9;
T_37.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.11, 8;
T_37.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %jmp/0 T_37.11, 8;
 ; End of false expr.
    %blend;
T_37.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_37.9;
T_37.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.13, 8;
T_37.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %jmp/0 T_37.13, 8;
 ; End of false expr.
    %blend;
T_37.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_37.9;
T_37.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_37.9;
T_37.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_37.9;
T_37.7 ;
    %load/vec4 v0x600002ffd050_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_37.9;
T_37.9 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x124ea0930;
T_38 ;
    %wait E_0x6000008dd540;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd290, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002ffc990_0, 4, 16;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x124ea0aa0;
T_39 ;
    %wait E_0x6000008dd580;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %load/vec4 v0x600002ffddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_39.9;
T_39.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd200, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_39.9;
T_39.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd200, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_39.9;
T_39.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd200, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_39.9;
T_39.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.11, 8;
T_39.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %jmp/0 T_39.11, 8;
 ; End of false expr.
    %blend;
T_39.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_39.9;
T_39.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.13, 8;
T_39.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %jmp/0 T_39.13, 8;
 ; End of false expr.
    %blend;
T_39.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_39.9;
T_39.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_39.9;
T_39.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_39.9;
T_39.7 ;
    %load/vec4 v0x600002ffd050_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_39.9;
T_39.9 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x124ea0aa0;
T_40 ;
    %wait E_0x6000008dd540;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd290, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002ffc990_0, 4, 16;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x124ea0c10;
T_41 ;
    %wait E_0x6000008dd580;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %load/vec4 v0x600002ffddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_41.9;
T_41.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd200, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_41.9;
T_41.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd200, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_41.9;
T_41.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd200, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_41.9;
T_41.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.11, 8;
T_41.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %jmp/0 T_41.11, 8;
 ; End of false expr.
    %blend;
T_41.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_41.9;
T_41.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.13, 8;
T_41.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %jmp/0 T_41.13, 8;
 ; End of false expr.
    %blend;
T_41.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_41.9;
T_41.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_41.9;
T_41.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_41.9;
T_41.7 ;
    %load/vec4 v0x600002ffd050_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_41.9;
T_41.9 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x124ea0c10;
T_42 ;
    %wait E_0x6000008dd540;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd290, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002ffc990_0, 4, 16;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x124ea0d80;
T_43 ;
    %wait E_0x6000008dd580;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %load/vec4 v0x600002ffddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_43.9;
T_43.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd200, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_43.9;
T_43.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd200, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_43.9;
T_43.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd200, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_43.9;
T_43.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.11, 8;
T_43.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %jmp/0 T_43.11, 8;
 ; End of false expr.
    %blend;
T_43.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_43.9;
T_43.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.13, 8;
T_43.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %jmp/0 T_43.13, 8;
 ; End of false expr.
    %blend;
T_43.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_43.9;
T_43.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_43.9;
T_43.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_43.9;
T_43.7 ;
    %load/vec4 v0x600002ffd050_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_43.9;
T_43.9 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x124ea0d80;
T_44 ;
    %wait E_0x6000008dd540;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd290, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002ffc990_0, 4, 16;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x124ea0ef0;
T_45 ;
    %wait E_0x6000008dd580;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %load/vec4 v0x600002ffddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_45.9;
T_45.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd200, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_45.9;
T_45.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd200, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_45.9;
T_45.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd200, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_45.9;
T_45.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.11, 8;
T_45.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %jmp/0 T_45.11, 8;
 ; End of false expr.
    %blend;
T_45.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_45.9;
T_45.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.13, 8;
T_45.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %jmp/0 T_45.13, 8;
 ; End of false expr.
    %blend;
T_45.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_45.9;
T_45.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_45.9;
T_45.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_45.9;
T_45.7 ;
    %load/vec4 v0x600002ffd050_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_45.9;
T_45.9 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x124ea0ef0;
T_46 ;
    %wait E_0x6000008dd540;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd290, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002ffc990_0, 4, 16;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x124ea1060;
T_47 ;
    %wait E_0x6000008dd580;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %load/vec4 v0x600002ffddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_47.9;
T_47.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd200, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_47.9;
T_47.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd200, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_47.9;
T_47.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd200, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_47.9;
T_47.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.11, 8;
T_47.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %jmp/0 T_47.11, 8;
 ; End of false expr.
    %blend;
T_47.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_47.9;
T_47.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.13, 8;
T_47.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %jmp/0 T_47.13, 8;
 ; End of false expr.
    %blend;
T_47.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_47.9;
T_47.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_47.9;
T_47.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_47.9;
T_47.7 ;
    %load/vec4 v0x600002ffd050_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_47.9;
T_47.9 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x124ea1060;
T_48 ;
    %wait E_0x6000008dd540;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd290, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002ffc990_0, 4, 16;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x124ea11d0;
T_49 ;
    %wait E_0x6000008dd580;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %load/vec4 v0x600002ffddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_49.9;
T_49.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd200, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_49.9;
T_49.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd200, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_49.9;
T_49.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd200, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_49.9;
T_49.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.11, 8;
T_49.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %jmp/0 T_49.11, 8;
 ; End of false expr.
    %blend;
T_49.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_49.9;
T_49.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.13, 8;
T_49.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %jmp/0 T_49.13, 8;
 ; End of false expr.
    %blend;
T_49.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_49.9;
T_49.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_49.9;
T_49.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_49.9;
T_49.7 ;
    %load/vec4 v0x600002ffd050_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_49.9;
T_49.9 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x124ea11d0;
T_50 ;
    %wait E_0x6000008dd540;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd290, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002ffc990_0, 4, 16;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x124ea1340;
T_51 ;
    %wait E_0x6000008dd580;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %load/vec4 v0x600002ffddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_51.9;
T_51.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd200, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_51.9;
T_51.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd200, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_51.9;
T_51.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd200, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_51.9;
T_51.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.11, 8;
T_51.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %jmp/0 T_51.11, 8;
 ; End of false expr.
    %blend;
T_51.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_51.9;
T_51.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.13, 8;
T_51.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %jmp/0 T_51.13, 8;
 ; End of false expr.
    %blend;
T_51.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_51.9;
T_51.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_51.9;
T_51.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_51.9;
T_51.7 ;
    %load/vec4 v0x600002ffd050_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_51.9;
T_51.9 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x124ea1340;
T_52 ;
    %wait E_0x6000008dd540;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd290, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002ffc990_0, 4, 16;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x124ea14b0;
T_53 ;
    %wait E_0x6000008dd580;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %load/vec4 v0x600002ffddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_53.9;
T_53.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd200, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_53.9;
T_53.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd200, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_53.9;
T_53.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd200, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_53.9;
T_53.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.11, 8;
T_53.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %jmp/0 T_53.11, 8;
 ; End of false expr.
    %blend;
T_53.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_53.9;
T_53.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.13, 8;
T_53.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %jmp/0 T_53.13, 8;
 ; End of false expr.
    %blend;
T_53.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_53.9;
T_53.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_53.9;
T_53.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_53.9;
T_53.7 ;
    %load/vec4 v0x600002ffd050_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_53.9;
T_53.9 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x124ea14b0;
T_54 ;
    %wait E_0x6000008dd540;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd290, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002ffc990_0, 4, 16;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x124ea1620;
T_55 ;
    %wait E_0x6000008dd580;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %load/vec4 v0x600002ffddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_55.9;
T_55.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd200, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_55.9;
T_55.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd200, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_55.9;
T_55.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd200, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_55.9;
T_55.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.11, 8;
T_55.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %jmp/0 T_55.11, 8;
 ; End of false expr.
    %blend;
T_55.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_55.9;
T_55.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.13, 8;
T_55.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %jmp/0 T_55.13, 8;
 ; End of false expr.
    %blend;
T_55.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_55.9;
T_55.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_55.9;
T_55.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_55.9;
T_55.7 ;
    %load/vec4 v0x600002ffd050_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_55.9;
T_55.9 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x124ea1620;
T_56 ;
    %wait E_0x6000008dd540;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd290, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002ffc990_0, 4, 16;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x124ea1790;
T_57 ;
    %wait E_0x6000008dd580;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %load/vec4 v0x600002ffddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_57.9;
T_57.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd200, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_57.9;
T_57.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd200, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_57.9;
T_57.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd200, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_57.9;
T_57.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.11, 8;
T_57.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %jmp/0 T_57.11, 8;
 ; End of false expr.
    %blend;
T_57.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_57.9;
T_57.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.13, 8;
T_57.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %jmp/0 T_57.13, 8;
 ; End of false expr.
    %blend;
T_57.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_57.9;
T_57.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_57.9;
T_57.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_57.9;
T_57.7 ;
    %load/vec4 v0x600002ffd050_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_57.9;
T_57.9 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x124ea1790;
T_58 ;
    %wait E_0x6000008dd540;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd290, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002ffc990_0, 4, 16;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x124ea1900;
T_59 ;
    %wait E_0x6000008dd580;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %load/vec4 v0x600002ffddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_59.9;
T_59.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd200, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_59.9;
T_59.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd200, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_59.9;
T_59.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd200, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_59.9;
T_59.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.11, 8;
T_59.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %jmp/0 T_59.11, 8;
 ; End of false expr.
    %blend;
T_59.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_59.9;
T_59.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.13, 8;
T_59.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %jmp/0 T_59.13, 8;
 ; End of false expr.
    %blend;
T_59.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_59.9;
T_59.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_59.9;
T_59.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_59.9;
T_59.7 ;
    %load/vec4 v0x600002ffd050_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ffd290, 4, 0;
    %jmp T_59.9;
T_59.9 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x124ea1900;
T_60 ;
    %wait E_0x6000008dd540;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd290, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002ffc990_0, 4, 16;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x124ea61d0;
T_61 ;
    %wait E_0x6000008dd480;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002ffd0e0_0, 0, 32;
T_61.0 ;
    %load/vec4 v0x600002ffd0e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_61.1, 5;
    %ix/getv/s 4, v0x600002ffd0e0_0;
    %load/vec4a v0x600002ffd170, 4;
    %ix/getv/s 4, v0x600002ffd0e0_0;
    %store/vec4a v0x600002ffd560, 4, 0;
    %load/vec4 v0x600002ffd0e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002ffd0e0_0, 0, 32;
    %jmp T_61.0;
T_61.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002ffdc20_0, 0, 32;
T_61.2 ;
    %load/vec4 v0x600002ffdc20_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_61.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002ffd0e0_0, 0, 32;
T_61.4 ;
    %load/vec4 v0x600002ffd0e0_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x600002ffdc20_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_61.5, 5;
    %load/vec4 v0x600002ffddd0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_61.8, 6;
    %load/vec4 v0x600002ffdc20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002ffd0e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002ffd560, 4;
    %load/vec4 v0x600002ffdc20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002ffd0e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600002ffd560, 4, 0;
    %jmp T_61.10;
T_61.6 ;
    %load/vec4 v0x600002ffdc20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002ffd0e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002ffd560, 4;
    %load/vec4 v0x600002ffdc20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002ffd0e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002ffd560, 4;
    %add;
    %load/vec4 v0x600002ffdc20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002ffd0e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600002ffd560, 4, 0;
    %jmp T_61.10;
T_61.7 ;
    %load/vec4 v0x600002ffdc20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002ffd0e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002ffd560, 4;
    %load/vec4 v0x600002ffdc20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002ffd0e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002ffd560, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.11, 8;
    %load/vec4 v0x600002ffdc20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002ffd0e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002ffd560, 4;
    %jmp/1 T_61.12, 8;
T_61.11 ; End of true expr.
    %load/vec4 v0x600002ffdc20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002ffd0e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002ffd560, 4;
    %jmp/0 T_61.12, 8;
 ; End of false expr.
    %blend;
T_61.12;
    %load/vec4 v0x600002ffdc20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002ffd0e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600002ffd560, 4, 0;
    %jmp T_61.10;
T_61.8 ;
    %load/vec4 v0x600002ffdc20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002ffd0e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002ffd560, 4;
    %load/vec4 v0x600002ffdc20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002ffd0e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002ffd560, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.13, 8;
    %load/vec4 v0x600002ffdc20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002ffd0e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002ffd560, 4;
    %jmp/1 T_61.14, 8;
T_61.13 ; End of true expr.
    %load/vec4 v0x600002ffdc20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002ffd0e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002ffd560, 4;
    %jmp/0 T_61.14, 8;
 ; End of false expr.
    %blend;
T_61.14;
    %load/vec4 v0x600002ffdc20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002ffd0e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600002ffd560, 4, 0;
    %jmp T_61.10;
T_61.10 ;
    %pop/vec4 1;
    %load/vec4 v0x600002ffd0e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002ffd0e0_0, 0, 32;
    %jmp T_61.4;
T_61.5 ;
    %load/vec4 v0x600002ffdc20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002ffdc20_0, 0, 32;
    %jmp T_61.2;
T_61.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ffd560, 4;
    %store/vec4 v0x600002ffd4d0_0, 0, 16;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x124ea61d0;
T_62 ;
    %wait E_0x6000008e1a00;
    %load/vec4 v0x600002ffd5f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002ffdcb0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002ffcc60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002ffcf30_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002ffc900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002ffdb90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002ffd8c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002ffcea0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002ffddd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002ffdef0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002ffe130_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002ffe2e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002ffd050_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002ffd3b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002ffce10_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002ffdb90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002ffd8c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002ffcea0_0, 0;
    %load/vec4 v0x600002ffdcb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_62.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_62.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_62.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_62.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_62.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002ffdcb0_0, 0;
    %jmp T_62.10;
T_62.2 ;
    %load/vec4 v0x600002ffccf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.11, 8;
    %load/vec4 v0x600002ffcab0_0;
    %assign/vec4 v0x600002ffcc60_0, 0;
    %load/vec4 v0x600002ffdd40_0;
    %assign/vec4 v0x600002ffddd0_0, 0;
    %load/vec4 v0x600002ffde60_0;
    %assign/vec4 v0x600002ffdef0_0, 0;
    %load/vec4 v0x600002ffe010_0;
    %assign/vec4 v0x600002ffe130_0, 0;
    %load/vec4 v0x600002ffe1c0_0;
    %assign/vec4 v0x600002ffe2e0_0, 0;
    %load/vec4 v0x600002ffcfc0_0;
    %assign/vec4 v0x600002ffd050_0, 0;
    %load/vec4 v0x600002ffd320_0;
    %assign/vec4 v0x600002ffd3b0_0, 0;
    %load/vec4 v0x600002ffcd80_0;
    %assign/vec4 v0x600002ffce10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600002ffdcb0_0, 0;
T_62.11 ;
    %jmp T_62.10;
T_62.3 ;
    %load/vec4 v0x600002ffce10_0;
    %assign/vec4 v0x600002ffcf30_0, 0;
    %load/vec4 v0x600002ffd3b0_0;
    %assign/vec4 v0x600002ffc900_0, 0;
    %load/vec4 v0x600002ffddd0_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_62.13, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_62.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_62.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_62.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_62.17, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600002ffdcb0_0, 0;
    %jmp T_62.19;
T_62.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002ffd8c0_0, 0;
    %load/vec4 v0x600002ffd3b0_0;
    %assign/vec4 v0x600002ffd710_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600002ffdcb0_0, 0;
    %jmp T_62.19;
T_62.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002ffdb90_0, 0;
    %load/vec4 v0x600002ffd3b0_0;
    %assign/vec4 v0x600002ffd710_0, 0;
    %load/vec4 v0x600002ffe0a0_0;
    %assign/vec4 v0x600002ffda70_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600002ffdcb0_0, 0;
    %jmp T_62.19;
T_62.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600002ffdcb0_0, 0;
    %jmp T_62.19;
T_62.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600002ffdcb0_0, 0;
    %jmp T_62.19;
T_62.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600002ffdcb0_0, 0;
    %jmp T_62.19;
T_62.19 ;
    %pop/vec4 1;
    %jmp T_62.10;
T_62.4 ;
    %load/vec4 v0x600002ffc990_0;
    %load/vec4 v0x600002ffdef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002ffdf80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600002ffdcb0_0, 0;
    %jmp T_62.10;
T_62.5 ;
    %load/vec4 v0x600002ffd950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.20, 8;
    %load/vec4 v0x600002ffddd0_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_62.22, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x600002ffdcb0_0, 0;
    %jmp T_62.23;
T_62.22 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600002ffdcb0_0, 0;
T_62.23 ;
T_62.20 ;
    %jmp T_62.10;
T_62.6 ;
    %load/vec4 v0x600002ffd7a0_0;
    %load/vec4 v0x600002ffdef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002ffdf80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600002ffdcb0_0, 0;
    %jmp T_62.10;
T_62.7 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x600002ffd4d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002ffdef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002ffdf80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600002ffdcb0_0, 0;
    %jmp T_62.10;
T_62.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002ffcea0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002ffdcb0_0, 0;
    %jmp T_62.10;
T_62.10 ;
    %pop/vec4 1;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x124eacae0;
T_63 ;
    %wait E_0x6000008e1a00;
    %load/vec4 v0x600002f9ccf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002f9d320_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002f9cb40_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002f9cbd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002f9c360_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002f9cc60_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002f9c3f0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002f9c7e0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002f9cab0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600002f9c630_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600002f9c6c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002f9c900_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002f9c990_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600002f9c480_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002f9ce10_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600002f9d170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002f9d290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002f9cfc0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600002fa3450_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600002fa3060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002fa3570_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002fa3180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fa3720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fa3330_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600002fa3cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fa3de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fa46c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fa3b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002f9c510_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002f9d290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002f9cfc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002f9c510_0, 0;
    %load/vec4 v0x600002f9d320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_63.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_63.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_63.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_63.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_63.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_63.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_63.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_63.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_63.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_63.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_63.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002f9d320_0, 0;
    %jmp T_63.17;
T_63.2 ;
    %load/vec4 v0x600002f9c2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.18, 8;
    %load/vec4 v0x600002f9d3b0_0;
    %assign/vec4 v0x600002f9cb40_0, 0;
    %load/vec4 v0x600002f9c5a0_0;
    %assign/vec4 v0x600002f9c630_0, 0;
    %load/vec4 v0x600002f9c870_0;
    %assign/vec4 v0x600002f9c900_0, 0;
    %load/vec4 v0x600002f9c000_0;
    %assign/vec4 v0x600002f9cc60_0, 0;
    %load/vec4 v0x600002fa4630_0;
    %assign/vec4 v0x600002f9c3f0_0, 0;
    %load/vec4 v0x600002f9c750_0;
    %assign/vec4 v0x600002f9c7e0_0, 0;
    %load/vec4 v0x600002f9ca20_0;
    %assign/vec4 v0x600002f9cab0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002f9d320_0, 0;
T_63.18 ;
    %jmp T_63.17;
T_63.3 ;
    %load/vec4 v0x600002f9c630_0;
    %assign/vec4 v0x600002f9c6c0_0, 0;
    %load/vec4 v0x600002f9c900_0;
    %assign/vec4 v0x600002f9c990_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002f9cbd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002f9c360_0, 0;
    %load/vec4 v0x600002f9cb40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.21, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600002f9d320_0, 0;
    %jmp T_63.23;
T_63.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002f9d320_0, 0;
    %jmp T_63.23;
T_63.21 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600002f9d320_0, 0;
    %jmp T_63.23;
T_63.23 ;
    %pop/vec4 1;
    %jmp T_63.17;
T_63.4 ;
    %load/vec4 v0x600002f9c6c0_0;
    %assign/vec4 v0x600002fa3060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002fa3180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fa3330_0, 0;
    %load/vec4 v0x600002fa3210_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.26, 9;
    %load/vec4 v0x600002fa3330_0;
    %and;
T_63.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fa3330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fa3b10_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600002f9d320_0, 0;
T_63.24 ;
    %jmp T_63.17;
T_63.5 ;
    %load/vec4 v0x600002fa3ba0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.29, 9;
    %load/vec4 v0x600002fa3b10_0;
    %and;
T_63.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.27, 8;
    %load/vec4 v0x600002fa3960_0;
    %assign/vec4 v0x600002f9c480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fa3b10_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600002f9d320_0, 0;
T_63.27 ;
    %jmp T_63.17;
T_63.6 ;
    %load/vec4 v0x600002f9c990_0;
    %assign/vec4 v0x600002f9ce10_0, 0;
    %load/vec4 v0x600002f9c480_0;
    %assign/vec4 v0x600002f9d170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002f9d290_0, 0;
    %load/vec4 v0x600002f9d050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.30, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600002f9d320_0, 0;
T_63.30 ;
    %jmp T_63.17;
T_63.7 ;
    %load/vec4 v0x600002f9c990_0;
    %assign/vec4 v0x600002f9ce10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002f9cfc0_0, 0;
    %load/vec4 v0x600002f9d050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.32, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600002f9d320_0, 0;
T_63.32 ;
    %jmp T_63.17;
T_63.8 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x600002f9d320_0, 0;
    %jmp T_63.17;
T_63.9 ;
    %load/vec4 v0x600002f9cea0_0;
    %assign/vec4 v0x600002f9c480_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600002f9d320_0, 0;
    %jmp T_63.17;
T_63.10 ;
    %load/vec4 v0x600002f9c6c0_0;
    %assign/vec4 v0x600002fa3450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002fa3570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fa3720_0, 0;
    %load/vec4 v0x600002fa3600_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.36, 9;
    %load/vec4 v0x600002fa3720_0;
    %and;
T_63.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.34, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fa3720_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600002f9d320_0, 0;
T_63.34 ;
    %jmp T_63.17;
T_63.11 ;
    %load/vec4 v0x600002f9c480_0;
    %assign/vec4 v0x600002fa3cc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fa3de0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fa46c0_0, 0;
    %load/vec4 v0x600002fa3e70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.39, 9;
    %load/vec4 v0x600002fa46c0_0;
    %and;
T_63.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fa46c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fa3de0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600002f9d320_0, 0;
T_63.37 ;
    %jmp T_63.17;
T_63.12 ;
    %load/vec4 v0x600002fa38d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.40, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600002f9d320_0, 0;
T_63.40 ;
    %jmp T_63.17;
T_63.13 ;
    %load/vec4 v0x600002f9c360_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600002f9c360_0, 0;
    %load/vec4 v0x600002f9c6c0_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x600002f9c6c0_0, 0;
    %load/vec4 v0x600002f9c990_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x600002f9c990_0, 0;
    %load/vec4 v0x600002f9c3f0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600002f9c360_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.42, 5;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x600002f9d320_0, 0;
    %jmp T_63.43;
T_63.42 ;
    %load/vec4 v0x600002f9cb40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.45, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600002f9d320_0, 0;
    %jmp T_63.47;
T_63.44 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002f9d320_0, 0;
    %jmp T_63.47;
T_63.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600002f9d320_0, 0;
    %jmp T_63.47;
T_63.47 ;
    %pop/vec4 1;
T_63.43 ;
    %jmp T_63.17;
T_63.14 ;
    %load/vec4 v0x600002f9cbd0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600002f9cbd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002f9c360_0, 0;
    %load/vec4 v0x600002f9cc60_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600002f9cbd0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.48, 5;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600002f9d320_0, 0;
    %jmp T_63.49;
T_63.48 ;
    %load/vec4 v0x600002f9c630_0;
    %load/vec4 v0x600002f9cbd0_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x600002f9c7e0_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x600002f9c6c0_0, 0;
    %load/vec4 v0x600002f9c900_0;
    %load/vec4 v0x600002f9cbd0_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x600002f9cab0_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x600002f9c990_0, 0;
    %load/vec4 v0x600002f9cb40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.51, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600002f9d320_0, 0;
    %jmp T_63.53;
T_63.50 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002f9d320_0, 0;
    %jmp T_63.53;
T_63.51 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600002f9d320_0, 0;
    %jmp T_63.53;
T_63.53 ;
    %pop/vec4 1;
T_63.49 ;
    %jmp T_63.17;
T_63.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002f9c510_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002f9d320_0, 0;
    %jmp T_63.17;
T_63.17 ;
    %pop/vec4 1;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x124e6e950;
T_64 ;
    %wait E_0x6000008dc880;
    %load/vec4 v0x600002f810e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %load/vec4 v0x600002f81050_0;
    %load/vec4 v0x600002f80cf0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002f80ea0, 0, 4;
T_64.0 ;
    %load/vec4 v0x600002f80fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0x600002f80cf0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600002f80ea0, 4;
    %assign/vec4 v0x600002f80f30_0, 0;
T_64.2 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x124e6e950;
T_65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002f80e10_0, 0, 32;
T_65.0 ;
    %load/vec4 v0x600002f80e10_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_65.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002f80e10_0;
    %store/vec4a v0x600002f80ea0, 4, 0;
    %load/vec4 v0x600002f80e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002f80e10_0, 0, 32;
    %jmp T_65.0;
T_65.1 ;
    %end;
    .thread T_65;
    .scope S_0x124e6ec30;
T_66 ;
    %wait E_0x6000008dc880;
    %load/vec4 v0x600002f815f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x600002f81560_0;
    %load/vec4 v0x600002f81200_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002f813b0, 0, 4;
T_66.0 ;
    %load/vec4 v0x600002f814d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0x600002f81200_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600002f813b0, 4;
    %assign/vec4 v0x600002f81440_0, 0;
T_66.2 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x124e6ec30;
T_67 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002f81320_0, 0, 32;
T_67.0 ;
    %load/vec4 v0x600002f81320_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_67.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002f81320_0;
    %store/vec4a v0x600002f813b0, 4, 0;
    %load/vec4 v0x600002f81320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002f81320_0, 0, 32;
    %jmp T_67.0;
T_67.1 ;
    %end;
    .thread T_67;
    .scope S_0x124e6fa00;
T_68 ;
    %wait E_0x6000008dc880;
    %load/vec4 v0x600002f81b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0x600002f81a70_0;
    %load/vec4 v0x600002f81710_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002f818c0, 0, 4;
T_68.0 ;
    %load/vec4 v0x600002f819e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x600002f81710_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600002f818c0, 4;
    %assign/vec4 v0x600002f81950_0, 0;
T_68.2 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x124e6fa00;
T_69 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002f81830_0, 0, 32;
T_69.0 ;
    %load/vec4 v0x600002f81830_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_69.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002f81830_0;
    %store/vec4a v0x600002f818c0, 4, 0;
    %load/vec4 v0x600002f81830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002f81830_0, 0, 32;
    %jmp T_69.0;
T_69.1 ;
    %end;
    .thread T_69;
    .scope S_0x124e6fce0;
T_70 ;
    %wait E_0x6000008dc880;
    %load/vec4 v0x600002f82010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x600002f81f80_0;
    %load/vec4 v0x600002f81c20_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002f81dd0, 0, 4;
T_70.0 ;
    %load/vec4 v0x600002f81ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x600002f81c20_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600002f81dd0, 4;
    %assign/vec4 v0x600002f81e60_0, 0;
T_70.2 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x124e6fce0;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002f81d40_0, 0, 32;
T_71.0 ;
    %load/vec4 v0x600002f81d40_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_71.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002f81d40_0;
    %store/vec4a v0x600002f81dd0, 4, 0;
    %load/vec4 v0x600002f81d40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002f81d40_0, 0, 32;
    %jmp T_71.0;
T_71.1 ;
    %end;
    .thread T_71;
    .scope S_0x124eac110;
T_72 ;
    %wait E_0x6000008dc740;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002f822e0_0, 0, 32;
T_72.0 ;
    %load/vec4 v0x600002f822e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_72.1, 5;
    %load/vec4 v0x600002f83960_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.2, 8;
    %load/vec4 v0x600002f826d0_0;
    %pad/u 32;
    %load/vec4 v0x600002f822e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.2;
    %ix/getv/s 4, v0x600002f822e0_0;
    %store/vec4 v0x600002f83c30_0, 4, 1;
    %load/vec4 v0x600002f83450_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.3, 8;
    %load/vec4 v0x600002f82520_0;
    %pad/u 32;
    %load/vec4 v0x600002f822e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.3;
    %ix/getv/s 4, v0x600002f822e0_0;
    %store/vec4 v0x600002f83b10_0, 4, 1;
    %load/vec4 v0x600002f83720_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.4, 8;
    %load/vec4 v0x600002f82640_0;
    %pad/u 32;
    %load/vec4 v0x600002f822e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.4;
    %ix/getv/s 4, v0x600002f822e0_0;
    %store/vec4 v0x600002f83ba0_0, 4, 1;
    %load/vec4 v0x600002ffc1b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.6, 8;
    %load/vec4 v0x600002ffc000_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.6;
    %flag_get/vec4 8;
    %jmp/0 T_72.5, 8;
    %load/vec4 v0x600002f82910_0;
    %pad/u 32;
    %load/vec4 v0x600002f822e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.5;
    %ix/getv/s 4, v0x600002f822e0_0;
    %store/vec4 v0x600002f83cc0_0, 4, 1;
    %load/vec4 v0x600002f82f40_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.8, 8;
    %load/vec4 v0x600002f82d90_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.8;
    %flag_get/vec4 8;
    %jmp/0 T_72.7, 8;
    %load/vec4 v0x600002f82400_0;
    %pad/u 32;
    %load/vec4 v0x600002f822e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.7;
    %ix/getv/s 4, v0x600002f822e0_0;
    %store/vec4 v0x600002f83a80_0, 4, 1;
    %load/vec4 v0x600002f822e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002f822e0_0, 0, 32;
    %jmp T_72.0;
T_72.1 ;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x124eac110;
T_73 ;
    %wait E_0x6000008dc700;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002f822e0_0, 0, 32;
T_73.0 ;
    %load/vec4 v0x600002f822e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_73.1, 5;
    %load/vec4 v0x600002f83c30_0;
    %load/vec4 v0x600002f822e0_0;
    %part/s 1;
    %ix/getv/s 4, v0x600002f822e0_0;
    %store/vec4 v0x600002f83180_0, 4, 1;
    %load/vec4 v0x600002f83b10_0;
    %load/vec4 v0x600002f822e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.2, 8;
    %load/vec4 v0x600002f83c30_0;
    %load/vec4 v0x600002f822e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.2;
    %ix/getv/s 4, v0x600002f822e0_0;
    %store/vec4 v0x600002f83060_0, 4, 1;
    %load/vec4 v0x600002f83ba0_0;
    %load/vec4 v0x600002f822e0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.4, 9;
    %load/vec4 v0x600002f83c30_0;
    %load/vec4 v0x600002f822e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.3, 8;
    %load/vec4 v0x600002f83b10_0;
    %load/vec4 v0x600002f822e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.3;
    %ix/getv/s 4, v0x600002f822e0_0;
    %store/vec4 v0x600002f830f0_0, 4, 1;
    %load/vec4 v0x600002f83cc0_0;
    %load/vec4 v0x600002f822e0_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.7, 10;
    %load/vec4 v0x600002f83c30_0;
    %load/vec4 v0x600002f822e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.6, 9;
    %load/vec4 v0x600002f83b10_0;
    %load/vec4 v0x600002f822e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.5, 8;
    %load/vec4 v0x600002f83ba0_0;
    %load/vec4 v0x600002f822e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.5;
    %ix/getv/s 4, v0x600002f822e0_0;
    %store/vec4 v0x600002f83210_0, 4, 1;
    %load/vec4 v0x600002f83a80_0;
    %load/vec4 v0x600002f822e0_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_73.11, 11;
    %load/vec4 v0x600002f83c30_0;
    %load/vec4 v0x600002f822e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.10, 10;
    %load/vec4 v0x600002f83b10_0;
    %load/vec4 v0x600002f822e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.9, 9;
    %load/vec4 v0x600002f83ba0_0;
    %load/vec4 v0x600002f822e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.8, 8;
    %load/vec4 v0x600002f83cc0_0;
    %load/vec4 v0x600002f822e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.8;
    %ix/getv/s 4, v0x600002f822e0_0;
    %store/vec4 v0x600002f82fd0_0, 4, 1;
    %load/vec4 v0x600002f83180_0;
    %load/vec4 v0x600002f822e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.12, 8;
    %load/vec4 v0x600002ffc3f0_0;
    %ix/getv/s 4, v0x600002f822e0_0;
    %store/vec4a v0x600002f82370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002f822e0_0;
    %store/vec4a v0x600002f82a30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600002f822e0_0;
    %store/vec4 v0x600002f82ac0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600002f822e0_0;
    %store/vec4 v0x600002f82880_0, 4, 1;
    %jmp T_73.13;
T_73.12 ;
    %load/vec4 v0x600002f83060_0;
    %load/vec4 v0x600002f822e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.14, 8;
    %load/vec4 v0x600002ffc2d0_0;
    %ix/getv/s 4, v0x600002f822e0_0;
    %store/vec4a v0x600002f82370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002f822e0_0;
    %store/vec4a v0x600002f82a30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600002f822e0_0;
    %store/vec4 v0x600002f82ac0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600002f822e0_0;
    %store/vec4 v0x600002f82880_0, 4, 1;
    %jmp T_73.15;
T_73.14 ;
    %load/vec4 v0x600002f830f0_0;
    %load/vec4 v0x600002f822e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.16, 8;
    %load/vec4 v0x600002ffc360_0;
    %ix/getv/s 4, v0x600002f822e0_0;
    %store/vec4a v0x600002f82370, 4, 0;
    %load/vec4 v0x600002f83690_0;
    %ix/getv/s 4, v0x600002f822e0_0;
    %store/vec4a v0x600002f82a30, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600002f822e0_0;
    %store/vec4 v0x600002f82ac0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600002f822e0_0;
    %store/vec4 v0x600002f82880_0, 4, 1;
    %jmp T_73.17;
T_73.16 ;
    %load/vec4 v0x600002f83210_0;
    %load/vec4 v0x600002f822e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.18, 8;
    %load/vec4 v0x600002ffc480_0;
    %ix/getv/s 4, v0x600002f822e0_0;
    %store/vec4a v0x600002f82370, 4, 0;
    %load/vec4 v0x600002ffc120_0;
    %ix/getv/s 4, v0x600002f822e0_0;
    %store/vec4a v0x600002f82a30, 4, 0;
    %load/vec4 v0x600002ffc1b0_0;
    %ix/getv/s 4, v0x600002f822e0_0;
    %store/vec4 v0x600002f82ac0_0, 4, 1;
    %load/vec4 v0x600002ffc000_0;
    %ix/getv/s 4, v0x600002f822e0_0;
    %store/vec4 v0x600002f82880_0, 4, 1;
    %jmp T_73.19;
T_73.18 ;
    %load/vec4 v0x600002f82fd0_0;
    %load/vec4 v0x600002f822e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.20, 8;
    %load/vec4 v0x600002ffc240_0;
    %ix/getv/s 4, v0x600002f822e0_0;
    %store/vec4a v0x600002f82370, 4, 0;
    %load/vec4 v0x600002f82eb0_0;
    %ix/getv/s 4, v0x600002f822e0_0;
    %store/vec4a v0x600002f82a30, 4, 0;
    %load/vec4 v0x600002f82f40_0;
    %ix/getv/s 4, v0x600002f822e0_0;
    %store/vec4 v0x600002f82ac0_0, 4, 1;
    %load/vec4 v0x600002f82d90_0;
    %ix/getv/s 4, v0x600002f822e0_0;
    %store/vec4 v0x600002f82880_0, 4, 1;
    %jmp T_73.21;
T_73.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x600002f822e0_0;
    %store/vec4a v0x600002f82370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002f822e0_0;
    %store/vec4a v0x600002f82a30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600002f822e0_0;
    %store/vec4 v0x600002f82ac0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600002f822e0_0;
    %store/vec4 v0x600002f82880_0, 4, 1;
T_73.21 ;
T_73.19 ;
T_73.17 ;
T_73.15 ;
T_73.13 ;
    %load/vec4 v0x600002f822e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002f822e0_0, 0, 32;
    %jmp T_73.0;
T_73.1 ;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x124eac110;
T_74 ;
    %wait E_0x6000008dc880;
    %load/vec4 v0x600002f826d0_0;
    %assign/vec4 v0x600002f82760_0, 0;
    %load/vec4 v0x600002f82520_0;
    %assign/vec4 v0x600002f825b0_0, 0;
    %load/vec4 v0x600002f82910_0;
    %assign/vec4 v0x600002f829a0_0, 0;
    %load/vec4 v0x600002f82400_0;
    %assign/vec4 v0x600002f82490_0, 0;
    %jmp T_74;
    .thread T_74;
    .scope S_0x124eac110;
T_75 ;
    %wait E_0x6000008dc680;
    %load/vec4 v0x600002f82760_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600002f827f0, 4;
    %store/vec4 v0x600002f838d0_0, 0, 256;
    %load/vec4 v0x600002f825b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600002f827f0, 4;
    %store/vec4 v0x600002f833c0_0, 0, 256;
    %load/vec4 v0x600002f829a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600002f827f0, 4;
    %store/vec4 v0x600002f83f00_0, 0, 256;
    %load/vec4 v0x600002f82490_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600002f827f0, 4;
    %store/vec4 v0x600002f82d00_0, 0, 256;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x124e9fc60;
T_76 ;
    %wait E_0x6000008e1a00;
    %load/vec4 v0x600002ffa010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002ff8360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002ff83f0_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x600002ff86c0_0;
    %assign/vec4 v0x600002ff83f0_0, 0;
    %load/vec4 v0x600002ff86c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0x600002ff85a0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x600002ff82d0, 4;
    %assign/vec4 v0x600002ff8360_0, 0;
T_76.2 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x124e9fc60;
T_77 ;
    %wait E_0x6000008dc880;
    %load/vec4 v0x600002ff9d40_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_77.3, 10;
    %load/vec4 v0x600002ff9cb0_0;
    %and;
T_77.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.2, 9;
    %load/vec4 v0x600002ff9c20_0;
    %and;
T_77.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %load/vec4 v0x600002ff9b90_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x600002ff9b00_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002ff82d0, 0, 4;
T_77.0 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x124e9fc60;
T_78 ;
    %wait E_0x6000008e1a00;
    %load/vec4 v0x600002ffa010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002ffabe0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002ffab50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fff0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fff180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002ff9680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002fff060_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x600002ff9710_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600002ffabe0_0, 0;
    %load/vec4 v0x600002ff8e10_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x600002ffab50_0, 0;
    %load/vec4 v0x600002ff9710_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600002fff0f0_0, 0;
    %load/vec4 v0x600002fff0f0_0;
    %assign/vec4 v0x600002fff180_0, 0;
    %load/vec4 v0x600002ff95f0_0;
    %assign/vec4 v0x600002ff9680_0, 0;
    %load/vec4 v0x600002ff8ab0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x600002fff060_0, 0;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x124e9fc60;
T_79 ;
    %wait E_0x6000008e1a00;
    %load/vec4 v0x600002ffa010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002ff9710_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002ff8ea0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002ff93b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002ff8e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002ff95f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002ff9440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002ff8f30_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002ff95f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002ff8f30_0, 0;
    %load/vec4 v0x600002ffa370_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_79.5, 10;
    %load/vec4 v0x600002ff9200_0;
    %and;
T_79.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_79.4, 9;
    %load/vec4 v0x600002ff9710_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_79.6, 4;
    %load/vec4 v0x600002ff9710_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_79.6;
    %and;
T_79.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0x600002ff93b0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600002ff93b0_0, 0;
T_79.2 ;
    %load/vec4 v0x600002ff9710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_79.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_79.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_79.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_79.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_79.11, 6;
    %jmp T_79.12;
T_79.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002ff9440_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002ff93b0_0, 0;
    %load/vec4 v0x600002ff8870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002ff9440_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002ff8e10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600002ff9710_0, 0;
T_79.13 ;
    %jmp T_79.12;
T_79.8 ;
    %load/vec4 v0x600002ff99e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.15, 8;
    %load/vec4 v0x600002ff8e10_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x600002ff8e10_0, 0;
    %load/vec4 v0x600002ff8e10_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002ff95f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002ff8ea0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600002ff9710_0, 0;
T_79.17 ;
T_79.15 ;
    %jmp T_79.12;
T_79.9 ;
    %load/vec4 v0x600002ff8bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.19, 8;
    %load/vec4 v0x600002ff8ea0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600002ff8ea0_0, 0;
T_79.19 ;
    %load/vec4 v0x600002ffa250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600002ff9710_0, 0;
T_79.21 ;
    %jmp T_79.12;
T_79.10 ;
    %load/vec4 v0x600002ff93b0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600002ff9710_0, 0;
T_79.23 ;
    %jmp T_79.12;
T_79.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002ff8f30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002ff9710_0, 0;
    %jmp T_79.12;
T_79.12 ;
    %pop/vec4 1;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x124eae400;
T_80 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002ffb720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002ffbe70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002ff4240_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x600002ff42d0_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002ffb840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002ffbf00_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600002ffb9f0_0, 0, 256;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x600002ffb960_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002ffbba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002ffba80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002ffbd50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002ffafd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002ffad90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002ffb600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002ffb210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002ffb450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002ffb330_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600002ffb180_0, 0, 2;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600002ffb2a0_0, 0, 256;
    %end;
    .thread T_80, $init;
    .scope S_0x124eae400;
T_81 ;
    %delay 5000, 0;
    %load/vec4 v0x600002ffb720_0;
    %inv;
    %store/vec4 v0x600002ffb720_0, 0, 1;
    %jmp T_81;
    .thread T_81;
    .scope S_0x124eae400;
T_82 ;
    %vpi_call/w 3 98 "$display", "\000" {0 0 0};
    %vpi_call/w 3 99 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 100 "$display", "\342\225\221        Large Tiled GEMM Test: C[8\303\2278] = A[8\303\2278] \303\227 B[8\303\2278]       \342\225\221" {0 0 0};
    %vpi_call/w 3 101 "$display", "\342\225\221        Demonstrates K-accumulation for larger matrices       \342\225\221" {0 0 0};
    %vpi_call/w 3 102 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 103 "$display", "\000" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002ffb7b0_0, 0, 32;
    %vpi_call/w 3 110 "$display", "[TEST 1] 4\303\2274 baseline: A \303\227 I = A" {0 0 0};
    %pushi/vec4 16843009, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002f80ea0, 4, 0;
    %pushi/vec4 33686018, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002f813b0, 4, 0;
    %pushi/vec4 50529027, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002f818c0, 4, 0;
    %pushi/vec4 67372036, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002f81dd0, 4, 0;
    %pushi/vec4 1, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002f80ea0, 4, 0;
    %pushi/vec4 256, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002f813b0, 4, 0;
    %pushi/vec4 65536, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002f818c0, 4, 0;
    %pushi/vec4 16777216, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002f81dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002ffb8d0_0, 0, 32;
    %pushi/vec4 2155876352, 0, 39;
    %concati/vec4 2147491840, 0, 52;
    %concati/vec4 2147516416, 0, 34;
    %concati/vec4 0, 0, 3;
    %ix/getv/s 4, v0x600002ffb8d0_0;
    %store/vec4a v0x600002ff82d0, 4, 0;
    %load/vec4 v0x600002ffb8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002ffb8d0_0, 0, 32;
    %pushi/vec4 2149580800, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600002ffb8d0_0;
    %store/vec4a v0x600002ff82d0, 4, 0;
    %load/vec4 v0x600002ffb8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002ffb8d0_0, 0, 32;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/getv/s 4, v0x600002ffb8d0_0;
    %store/vec4a v0x600002ff82d0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002ffbe70_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002ffbe70_0, 0, 1;
    %delay 50000, 0;
    %wait E_0x6000008e1040;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002ff4240_0, 0, 1;
    %wait E_0x6000008dc880;
    %wait E_0x6000008dc880;
    %wait E_0x6000008e1040;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002ff4240_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002ffb8d0_0, 0, 32;
T_82.0 ;
    %load/vec4 v0x600002ffb8d0_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_82.1, 5;
    %wait E_0x6000008dc880;
    %load/vec4 v0x600002ff4120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %pushi/vec4 10000, 0, 32;
    %store/vec4 v0x600002ffb8d0_0, 0, 32;
T_82.2 ;
    %load/vec4 v0x600002ffb8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002ffb8d0_0, 0, 32;
    %jmp T_82.0;
T_82.1 ;
    %delay 50000, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002f80ea0, 4;
    %parti/s 32, 0, 2;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_82.6, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002f80ea0, 4;
    %parti/s 32, 32, 7;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.4, 8;
    %vpi_call/w 3 145 "$display", "  PASS: Row 0 correct" {0 0 0};
    %jmp T_82.5;
T_82.4 ;
    %vpi_call/w 3 147 "$display", "  FAIL: Row 0 = %h", &APV<v0x600002f80ea0, 8, 0, 128> {0 0 0};
    %load/vec4 v0x600002ffb7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002ffb7b0_0, 0, 32;
T_82.5 ;
    %vpi_call/w 3 155 "$display", "\000" {0 0 0};
    %vpi_call/w 3 156 "$display", "[TEST 2] K-accumulation: C = A0\303\227B0 + A1\303\227B1" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002ffbe70_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002ffbe70_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 16843009, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002f80ea0, 4, 0;
    %pushi/vec4 16843009, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002f813b0, 4, 0;
    %pushi/vec4 16843009, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002f818c0, 4, 0;
    %pushi/vec4 16843009, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002f81dd0, 4, 0;
    %pushi/vec4 1, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002f80ea0, 4, 0;
    %pushi/vec4 256, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002f813b0, 4, 0;
    %pushi/vec4 65536, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002f818c0, 4, 0;
    %pushi/vec4 16777216, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002f81dd0, 4, 0;
    %pushi/vec4 33686018, 0, 256;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002f80ea0, 4, 0;
    %pushi/vec4 33686018, 0, 256;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002f813b0, 4, 0;
    %pushi/vec4 33686018, 0, 256;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002f818c0, 4, 0;
    %pushi/vec4 33686018, 0, 256;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002f81dd0, 4, 0;
    %pushi/vec4 1, 0, 256;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002f80ea0, 4, 0;
    %pushi/vec4 256, 0, 256;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002f813b0, 4, 0;
    %pushi/vec4 65536, 0, 256;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002f818c0, 4, 0;
    %pushi/vec4 16777216, 0, 256;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002f81dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002ffb8d0_0, 0, 32;
    %pushi/vec4 2155876352, 0, 39;
    %concati/vec4 2147491840, 0, 52;
    %concati/vec4 2147516416, 0, 34;
    %concati/vec4 0, 0, 3;
    %ix/getv/s 4, v0x600002ffb8d0_0;
    %store/vec4a v0x600002ff82d0, 4, 0;
    %load/vec4 v0x600002ffb8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002ffb8d0_0, 0, 32;
    %pushi/vec4 2149580800, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600002ffb8d0_0;
    %store/vec4a v0x600002ff82d0, 4, 0;
    %load/vec4 v0x600002ffb8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002ffb8d0_0, 0, 32;
    %pushi/vec4 2155878400, 0, 39;
    %concati/vec4 2147524608, 0, 34;
    %concati/vec4 2147516416, 0, 36;
    %concati/vec4 262144, 0, 19;
    %ix/getv/s 4, v0x600002ffb8d0_0;
    %store/vec4a v0x600002ff82d0, 4, 0;
    %load/vec4 v0x600002ffb8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002ffb8d0_0, 0, 32;
    %pushi/vec4 2149580800, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600002ffb8d0_0;
    %store/vec4a v0x600002ff82d0, 4, 0;
    %load/vec4 v0x600002ffb8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002ffb8d0_0, 0, 32;
    %pushi/vec4 2348810240, 0, 38;
    %concati/vec4 2147483649, 0, 40;
    %concati/vec4 0, 0, 50;
    %ix/getv/s 4, v0x600002ffb8d0_0;
    %store/vec4a v0x600002ff82d0, 4, 0;
    %load/vec4 v0x600002ffb8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002ffb8d0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600002ffb8d0_0;
    %store/vec4a v0x600002ff82d0, 4, 0;
    %load/vec4 v0x600002ffb8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002ffb8d0_0, 0, 32;
    %pushi/vec4 2348941312, 0, 38;
    %concati/vec4 3221225473, 0, 40;
    %concati/vec4 0, 0, 50;
    %ix/getv/s 4, v0x600002ffb8d0_0;
    %store/vec4a v0x600002ff82d0, 4, 0;
    %load/vec4 v0x600002ffb8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002ffb8d0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600002ffb8d0_0;
    %store/vec4a v0x600002ff82d0, 4, 0;
    %load/vec4 v0x600002ffb8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002ffb8d0_0, 0, 32;
    %pushi/vec4 2151678080, 0, 38;
    %concati/vec4 2147483648, 0, 71;
    %concati/vec4 0, 0, 19;
    %ix/getv/s 4, v0x600002ffb8d0_0;
    %store/vec4a v0x600002ff82d0, 4, 0;
    %load/vec4 v0x600002ffb8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002ffb8d0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600002ffb8d0_0;
    %store/vec4a v0x600002ff82d0, 4, 0;
    %load/vec4 v0x600002ffb8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002ffb8d0_0, 0, 32;
    %pushi/vec4 2353004544, 0, 38;
    %concati/vec4 2147483648, 0, 38;
    %concati/vec4 2147483648, 0, 33;
    %concati/vec4 0, 0, 19;
    %ix/getv/s 4, v0x600002ffb8d0_0;
    %store/vec4a v0x600002ff82d0, 4, 0;
    %load/vec4 v0x600002ffb8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002ffb8d0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600002ffb8d0_0;
    %store/vec4a v0x600002ff82d0, 4, 0;
    %load/vec4 v0x600002ffb8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002ffb8d0_0, 0, 32;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/getv/s 4, v0x600002ffb8d0_0;
    %store/vec4a v0x600002ff82d0, 4, 0;
    %wait E_0x6000008e1040;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002ff4240_0, 0, 1;
    %wait E_0x6000008dc880;
    %wait E_0x6000008dc880;
    %wait E_0x6000008e1040;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002ff4240_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002ffb8d0_0, 0, 32;
T_82.7 ;
    %load/vec4 v0x600002ffb8d0_0;
    %cmpi/s 300, 0, 32;
    %jmp/0xz T_82.8, 5;
    %wait E_0x6000008dc880;
    %load/vec4 v0x600002ff4120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.9, 8;
    %vpi_call/w 3 210 "$display", "  Completed in %0d cycles", v0x600002ffb8d0_0 {0 0 0};
    %pushi/vec4 10000, 0, 32;
    %store/vec4 v0x600002ffb8d0_0, 0, 32;
T_82.9 ;
    %load/vec4 v0x600002ffb8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002ffb8d0_0, 0, 32;
    %jmp T_82.7;
T_82.8 ;
    %delay 50000, 0;
    %vpi_call/w 3 218 "$display", "  C0[0] (A0\303\227B0): %h", &APV<v0x600002f80ea0, 8, 0, 128> {0 0 0};
    %vpi_call/w 3 219 "$display", "  C1[0] (A1\303\227B1): %h", &APV<v0x600002f80ea0, 12, 0, 128> {0 0 0};
    %vpi_call/w 3 220 "$display", "  C[0] (C0+C1):  %h", &APV<v0x600002f80ea0, 32, 0, 128> {0 0 0};
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002f80ea0, 4;
    %parti/s 32, 0, 2;
    %cmpi/e 3, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_82.15, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002f80ea0, 4;
    %parti/s 32, 32, 7;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.15;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_82.14, 10;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002f80ea0, 4;
    %parti/s 32, 64, 8;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.14;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_82.13, 9;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002f80ea0, 4;
    %parti/s 32, 96, 8;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.11, 8;
    %vpi_call/w 3 227 "$display", "  PASS: K-accumulation correct: [3,3,3,3]" {0 0 0};
    %jmp T_82.12;
T_82.11 ;
    %vpi_call/w 3 229 "$display", "  FAIL: Expected [3,3,3,3]" {0 0 0};
    %load/vec4 v0x600002ffb7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002ffb7b0_0, 0, 32;
T_82.12 ;
    %vpi_call/w 3 236 "$display", "\000" {0 0 0};
    %vpi_call/w 3 237 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 238 "$display", "\342\225\221                    TEST SUMMARY                              \342\225\221" {0 0 0};
    %vpi_call/w 3 239 "$display", "\342\225\240\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\243" {0 0 0};
    %load/vec4 v0x600002ffb7b0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_82.16, 4;
    %vpi_call/w 3 241 "$display", "\342\225\221   PASSED: Large Tiled GEMM with K-accumulation             \342\225\221" {0 0 0};
    %vpi_call/w 3 242 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 243 "$display", ">>> TILED GEMM TEST PASSED! <<<" {0 0 0};
    %jmp T_82.17;
T_82.16 ;
    %vpi_call/w 3 245 "$display", "\342\225\221   FAILED: %0d errors                                         \342\225\221", v0x600002ffb7b0_0 {0 0 0};
    %vpi_call/w 3 246 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 247 "$display", ">>> TILED GEMM TEST FAILED <<<" {0 0 0};
T_82.17 ;
    %delay 100000, 0;
    %vpi_call/w 3 251 "$finish" {0 0 0};
    %end;
    .thread T_82;
    .scope S_0x124eae400;
T_83 ;
    %delay 500000000, 0;
    %vpi_call/w 3 256 "$display", "GLOBAL TIMEOUT!" {0 0 0};
    %vpi_call/w 3 257 "$finish" {0 0 0};
    %end;
    .thread T_83;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_tiled_gemm.v";
    "rtl/top/tensor_processing_cluster.v";
    "rtl/core/dma_engine.v";
    "rtl/control/local_cmd_processor.v";
    "rtl/core/systolic_array.v";
    "rtl/core/mac_pe.v";
    "rtl/memory/sram_subsystem.v";
    "rtl/core/vector_unit.v";
