# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../PLL_tp5.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.vhdl" \
"../../../../counter.vhd" \
"../../../../led_driver.vhd" \
"../../../../tp5_PLL.vhd" \
"../../../../PLL_tp5.srcs/sim_1/new/tb_pll_tp5.vhd" \

# Do not sort compile order
nosort
