
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003594                       # Number of seconds simulated
sim_ticks                                  3594057948                       # Number of ticks simulated
final_tick                               530560421133                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 167134                       # Simulator instruction rate (inst/s)
host_op_rate                                   211017                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 297141                       # Simulator tick rate (ticks/s)
host_mem_usage                               16890676                       # Number of bytes of host memory used
host_seconds                                 12095.45                       # Real time elapsed on the host
sim_insts                                  2021563499                       # Number of instructions simulated
sim_ops                                    2552346453                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       241664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        74240                       # Number of bytes read from this memory
system.physmem.bytes_read::total               319744                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       113792                       # Number of bytes written to this memory
system.physmem.bytes_written::total            113792                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1888                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          580                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2498                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             889                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  889                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       498601                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     67239873                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       569829                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     20656317                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                88964620                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       498601                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       569829                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1068430                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          31661148                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               31661148                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          31661148                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       498601                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     67239873                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       569829                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     20656317                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              120625768                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8618845                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3123981                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2539635                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       214924                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1318362                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1212994                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          328663                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9256                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3131125                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17301958                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3123981                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1541657                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3803050                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1147032                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        638942                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1533172                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92263                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8500618                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.514939                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.307307                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4697568     55.26%     55.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          334797      3.94%     59.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          268976      3.16%     62.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          654546      7.70%     70.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          176209      2.07%     72.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          228707      2.69%     74.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          166076      1.95%     76.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           92587      1.09%     77.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1881152     22.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8500618                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.362459                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.007457                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3276543                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       620578                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3655976                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        24686                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        922833                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       532724                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4733                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20678295                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10780                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        922833                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3517470                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         140310                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       128042                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3434135                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       357826                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19940189                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2784                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        148234                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       111493                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          510                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27922567                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     93066086                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     93066086                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17069291                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10853257                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4092                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2311                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           982766                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1861955                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       945782                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        15345                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       352684                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18844739                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3943                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14946584                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        30371                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6535954                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     19996360                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          639                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8500618                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.758294                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.884079                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2957283     34.79%     34.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1818191     21.39%     56.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1217132     14.32%     70.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       884405     10.40%     80.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       755681      8.89%     89.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       395890      4.66%     94.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       337000      3.96%     98.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        63548      0.75%     99.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        71488      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8500618                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          87976     71.29%     71.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17840     14.46%     85.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        17588     14.25%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12454427     83.33%     83.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212490      1.42%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1653      0.01%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1485760      9.94%     94.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       792254      5.30%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14946584                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.734175                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             123404                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008256                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38547557                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     25384711                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14562648                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15069988                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        56615                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       738597                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          299                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           75                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       243167                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        922833                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          63344                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         8261                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18848682                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        42626                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1861955                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       945782                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2291                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          7345                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           75                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       127087                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       121424                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       248511                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14706768                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1392560                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       239812                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2164643                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2075069                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            772083                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.706350                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14572603                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14562648                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9483663                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26781231                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.689629                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354116                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12280740                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6568044                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       214820                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7577785                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.620624                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.136228                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2952220     38.96%     38.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2097252     27.68%     66.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       852226     11.25%     77.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       479421      6.33%     84.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       393102      5.19%     89.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       160567      2.12%     91.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       191786      2.53%     94.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        94874      1.25%     95.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       356337      4.70%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7577785                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12280740                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1825970                       # Number of memory references committed
system.switch_cpus0.commit.loads              1123355                       # Number of loads committed
system.switch_cpus0.commit.membars               1652                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1764545                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11065293                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       250005                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       356337                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            26070232                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38621018                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4165                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 118227                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12280740                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.861885                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.861885                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.160248                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.160248                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        66153840                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20135550                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19080050                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3304                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8618845                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3250241                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2654257                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       217859                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1357345                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1276117                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          335692                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9634                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3363958                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17654188                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3250241                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1611809                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3826947                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1135564                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        481680                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1638549                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        85658                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8588529                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.541915                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.340873                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4761582     55.44%     55.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          316847      3.69%     59.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          468910      5.46%     64.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          324466      3.78%     68.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          228141      2.66%     71.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          220162      2.56%     73.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          135084      1.57%     75.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          287330      3.35%     78.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1846007     21.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8588529                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.377109                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.048324                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3458522                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       505725                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3655493                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        53073                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        915715                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       545086                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          301                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      21151043                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1186                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        915715                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3654762                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          51478                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       174787                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3508452                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       283331                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20515237                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        117623                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        96805                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28785486                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     95495973                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     95495973                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17671340                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        11114064                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3692                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1763                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           846500                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1885268                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       959544                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        11357                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       290643                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19108940                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3519                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15247350                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30302                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6395252                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19585088                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8588529                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.775316                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.916884                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3067914     35.72%     35.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1717588     20.00%     55.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1244287     14.49%     70.21% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       827320      9.63%     79.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       829451      9.66%     89.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       398772      4.64%     94.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       355690      4.14%     98.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        66632      0.78%     99.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        80875      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8588529                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          83040     71.20%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16417     14.08%     85.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17180     14.73%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12752624     83.64%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       192440      1.26%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1756      0.01%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1500530      9.84%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       800000      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15247350                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.769071                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             116637                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007650                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     39230167                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25507749                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14823115                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15363987                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        47599                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       736896                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          666                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           39                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       229148                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        915715                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          26960                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         5176                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19112463                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        73037                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1885268                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       959544                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1763                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4380                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           39                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       131979                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       118893                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       250872                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14965363                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1400280                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       281986                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2181266                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2125928                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            780986                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.736354                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14829678                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14823115                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9604859                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27298850                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.719849                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351841                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10274863                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12665297                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6447149                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3512                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       219422                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7672814                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.650672                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.175704                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2932575     38.22%     38.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2199091     28.66%     66.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       831501     10.84%     77.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       463876      6.05%     83.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       393769      5.13%     88.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       175564      2.29%     91.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       168939      2.20%     93.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       114946      1.50%     94.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       392553      5.12%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7672814                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10274863                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12665297                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1878765                       # Number of memory references committed
system.switch_cpus1.commit.loads              1148369                       # Number of loads committed
system.switch_cpus1.commit.membars               1756                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1837549                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11402092                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       261964                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       392553                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26392707                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           39141309                       # The number of ROB writes
system.switch_cpus1.timesIdled                   1796                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  30316                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10274863                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12665297                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10274863                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.838828                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.838828                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.192139                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.192139                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67213170                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20625378                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19430818                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3512                       # number of misc regfile writes
system.l2.replacements                           2498                       # number of replacements
system.l2.tagsinuse                             16384                       # Cycle average of tags in use
system.l2.total_refs                           896102                       # Total number of references to valid blocks.
system.l2.sampled_refs                          18882                       # Sample count of references to valid blocks.
system.l2.avg_refs                          47.458002                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           358.095708                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.953344                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    950.720489                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     15.966776                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    289.102901                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           8969.316823                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           5786.843959                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.021856                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000852                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.058027                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000975                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.017645                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.547444                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.353201                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         5403                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         2857                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    8260                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             2866                       # number of Writeback hits
system.l2.Writeback_hits::total                  2866                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         5403                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         2857                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8260                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         5403                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         2857                       # number of overall hits
system.l2.overall_hits::total                    8260                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1888                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          580                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2498                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1888                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          580                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2498                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1888                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          580                       # number of overall misses
system.l2.overall_misses::total                  2498                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       549625                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     86417720                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       666047                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     27509324                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       115142716                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       549625                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     86417720                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       666047                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     27509324                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        115142716                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       549625                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     86417720                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       666047                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     27509324                       # number of overall miss cycles
system.l2.overall_miss_latency::total       115142716                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         7291                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         3437                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               10758                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         2866                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              2866                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         7291                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         3437                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                10758                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         7291                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         3437                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               10758                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.258949                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.168752                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.232199                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.258949                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.168752                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.232199                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.258949                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.168752                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.232199                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 39258.928571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 45772.097458                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 41627.937500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 47429.868966                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46093.961569                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 39258.928571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 45772.097458                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 41627.937500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 47429.868966                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46093.961569                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 39258.928571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 45772.097458                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 41627.937500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 47429.868966                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46093.961569                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  889                       # number of writebacks
system.l2.writebacks::total                       889                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1888                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          580                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2498                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1888                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          580                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2498                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1888                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          580                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2498                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       468902                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     75478498                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       574758                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     24153457                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    100675615                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       468902                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     75478498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       574758                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     24153457                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    100675615                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       468902                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     75478498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       574758                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     24153457                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    100675615                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.258949                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.168752                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.232199                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.258949                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.168752                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.232199                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.258949                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.168752                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.232199                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        33493                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 39978.018008                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 35922.375000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 41643.891379                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40302.487990                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst        33493                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 39978.018008                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 35922.375000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 41643.891379                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40302.487990                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst        33493                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 39978.018008                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 35922.375000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 41643.891379                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40302.487990                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.953317                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001540772                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2015172.579477                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.953317                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022361                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796400                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1533155                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1533155                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1533155                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1533155                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1533155                       # number of overall hits
system.cpu0.icache.overall_hits::total        1533155                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       793244                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       793244                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       793244                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       793244                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       793244                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       793244                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1533172                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1533172                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1533172                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1533172                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1533172                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1533172                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 46661.411765                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 46661.411765                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 46661.411765                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 46661.411765                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 46661.411765                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 46661.411765                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       577295                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       577295                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       577295                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       577295                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       577295                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       577295                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 41235.357143                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 41235.357143                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 41235.357143                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 41235.357143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 41235.357143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 41235.357143                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7291                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               164720615                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7547                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21825.972572                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   223.459977                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    32.540023                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.872891                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.127109                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1057006                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1057006                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       699310                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        699310                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2163                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2163                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1652                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1652                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1756316                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1756316                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1756316                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1756316                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        16168                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16168                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        16168                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         16168                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        16168                       # number of overall misses
system.cpu0.dcache.overall_misses::total        16168                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    520090596                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    520090596                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    520090596                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    520090596                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    520090596                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    520090596                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1073174                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1073174                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       699310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       699310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2163                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2163                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1772484                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1772484                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1772484                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1772484                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.015066                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.015066                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.009122                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009122                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.009122                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009122                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 32167.899307                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 32167.899307                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 32167.899307                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 32167.899307                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 32167.899307                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 32167.899307                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1922                       # number of writebacks
system.cpu0.dcache.writebacks::total             1922                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         8877                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         8877                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         8877                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8877                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         8877                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8877                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7291                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7291                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7291                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7291                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7291                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7291                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    133168271                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    133168271                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    133168271                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    133168271                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    133168271                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    133168271                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006794                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006794                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004113                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004113                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004113                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004113                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 18264.747085                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18264.747085                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 18264.747085                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18264.747085                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 18264.747085                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18264.747085                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.966750                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1002934817                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2170854.582251                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.966750                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025588                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.740331                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1638531                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1638531                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1638531                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1638531                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1638531                       # number of overall hits
system.cpu1.icache.overall_hits::total        1638531                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       797665                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       797665                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       797665                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       797665                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       797665                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       797665                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1638549                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1638549                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1638549                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1638549                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1638549                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1638549                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 44314.722222                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 44314.722222                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 44314.722222                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 44314.722222                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 44314.722222                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 44314.722222                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       684435                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       684435                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       684435                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       684435                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       684435                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       684435                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 42777.187500                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 42777.187500                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 42777.187500                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 42777.187500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 42777.187500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 42777.187500                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3437                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               148166108                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  3693                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              40120.798267                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   215.302696                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    40.697304                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.841026                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.158974                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1066186                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1066186                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       726884                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        726884                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1759                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1759                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1756                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1756                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1793070                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1793070                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1793070                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1793070                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         6993                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         6993                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         6993                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          6993                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         6993                       # number of overall misses
system.cpu1.dcache.overall_misses::total         6993                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    182099344                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    182099344                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    182099344                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    182099344                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    182099344                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    182099344                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1073179                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1073179                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       726884                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       726884                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1759                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1759                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1756                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1756                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1800063                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1800063                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1800063                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1800063                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006516                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006516                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003885                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003885                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003885                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003885                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 26040.232232                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 26040.232232                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 26040.232232                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 26040.232232                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 26040.232232                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 26040.232232                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          944                       # number of writebacks
system.cpu1.dcache.writebacks::total              944                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         3556                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3556                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         3556                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3556                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         3556                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3556                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3437                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3437                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3437                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3437                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3437                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3437                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     51369135                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     51369135                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     51369135                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     51369135                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     51369135                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     51369135                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003203                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003203                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001909                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001909                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001909                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001909                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 14945.922316                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14945.922316                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 14945.922316                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 14945.922316                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 14945.922316                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 14945.922316                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
