<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet type="text/xsl" href="file:///D:/ZSY/Cadence/Cadence_SPB_17.4-2019/share/pcb/consmgr/VDD/report/treeview.xsl"?>
<ConstraintDifferenceReport Path="file:///D:/ZSY/Cadence/Cadence_SPB_17.4-2019/share/pcb/consmgr/VDD/report/rc" Status="no-change" Type="Constraint Difference Report">

  <RptSummary Col1="Layout" Col2="Schematic">
    <Entry Name="Report time">Tue Dec 14 16:32:50 2021
</Entry>
    <Entry Name="Software version">17.4 (S017)</Entry>
    <Entry Name="Layout">G:\github\PLL_FM_HW\FPGA\PCB\FPGA-FINAL-V3.brd</Entry>
    <Entry Name="Schematic">G:\github\PLL_FM_HW\FPGA\Schematic\NETLIST\pstcmdb.dat</Entry>
    <Entry Name="Baseline File">C:\Users\ADMINI~1\AppData\Local\Temp\#Taaaaaf20172.tmp</Entry>
    <Entry Name="Destination design updated">Yes</Entry>
    <Entry Name="Update Mode">Diff3</Entry>
    <Entry Name="Constraint Information">CrossSection, Electrical, Physical, Spacing, Same Net Spacing, NetClasses, Properties</Entry>
  </RptSummary>

  <Tree>
    <Item Filter="0x1" Name="Summary" Ref="main-summary"/>
  </Tree>

  <Summaries>
    <MainSummary ID="main-summary"/>
  </Summaries>

  <Layers>
    <Layer Name="TOP" Type="Conductor"/>
    <Layer Name="GND-L2" Type="Conductor"/>
    <Layer Name="SIGNAL-L3" Type="Conductor"/>
    <Layer Name="SIGNAL-L4" Type="Conductor"/>
    <Layer Name="GND-L5" Type="Conductor"/>
    <Layer Name="PWR-L6" Type="Conductor"/>
    <Layer Name="SIGNAL-L7" Type="Conductor"/>
    <Layer Name="SIGNAL-L8" Type="Conductor"/>
    <Layer Name="GND-L9" Type="Conductor"/>
    <Layer Name="BOTTOM" Type="Conductor"/>
  </Layers>

  <GenericLayers>
    <Layer Name="Conductor"/>
  </GenericLayers>

</ConstraintDifferenceReport>
