<div id="pfdd" class="pf w0 h0" data-page-no="dd"><div class="pc pcdd w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bgdd.png"/><div class="t m0 x9 h1b y2d7 ff1 fsc fc0 sc0 ls0 ws0">13.3.2<span class="_ _b"> </span>Power Mode Control register (SMC_PMCTRL)</div><div class="t m0 x9 hf ybf ff3 fs5 fc0 sc0 ls0 ws0">The PMCTRL register controls entry into low-power run and stop modes, provided that</div><div class="t m0 x9 hf y282 ff3 fs5 fc0 sc0 ls0 ws0">the selected power mode is allowed via an appropriate setting of the protection</div><div class="t m0 x9 hf y283 ff3 fs5 fc0 sc0 ls0 ws0">(PMPROT) register.</div><div class="t m0 x10e h8 y1290 ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 x3e hf ya19 ff3 fs5 fc0 sc0 ls0 ws0">This register is reset on Chip POR not VLLS and by reset types</div><div class="t m0 x3e hf ya1a ff3 fs5 fc0 sc0 ls0 ws0">that trigger Chip POR not VLLS. It is unaffected by reset types</div><div class="t m0 x3e hf y1395 ff3 fs5 fc0 sc0 ls0 ws0">that do not trigger Chip POR not VLLS. See the Reset section</div><div class="t m0 x3e hf y1396 ff3 fs5 fc0 sc0 ls0 ws0">details for more information.</div><div class="t m0 x9 h7 y1397 ff2 fs4 fc0 sc0 ls0 ws0">Address: 4007_E000h base + 1h offset = 4007_E001h</div><div class="t m0 x81 h1d y1398 ff2 fsd fc0 sc0 ls0 ws284">Bit<span class="_ _165"> </span>7 6 5 4 3 2 1 0</div><div class="t m0 x1 h7 y1399 ff2 fs4 fc0 sc0 ls0 ws28b">Read 0<span class="_ _76"> </span><span class="ws28c v15">RUNM </span><span class="ws28d">0 STOPA<span class="_ _105"> </span><span class="v15">STOPM</span></span></div><div class="t m0 x8b h7 y139a ff2 fs4 fc0 sc0 ls0">Write</div><div class="t m0 x12c h7 y139b ff2 fs4 fc0 sc0 ls0 ws289">Reset <span class="ls1c4 ws28a v0">00000000<span class="_ _19a"></span></span></div><div class="t m0 x17 h9 y139c ff1 fs2 fc0 sc0 ls0 ws0">SMC_PMCTRL field descriptions</div><div class="t m0 x12c h10 y139d ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x97 h7 y139e ff2 fs4 fc0 sc0 ls0">7</div><div class="t m0 x91 h7 y139f ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y139e ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 y139f ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x1 h7 y13a0 ff2 fs4 fc0 sc0 ls0">6â€“5</div><div class="t m0 x34 h7 y13a1 ff2 fs4 fc0 sc0 ls0">RUNM</div><div class="t m0 x83 h7 y13a0 ff2 fs4 fc0 sc0 ls0 ws0">Run Mode Control</div><div class="t m0 x83 h7 y13a2 ff2 fs4 fc0 sc0 ls0 ws0">When written, causes entry into the selected run mode. Writes to this field are blocked if the protection</div><div class="t m0 x83 h7 y13a3 ff2 fs4 fc0 sc0 ls0 ws0">level has not been enabled using the PMPROT register. This field is cleared by hardware on any exit to</div><div class="t m0 x83 h7 y13a4 ff2 fs4 fc0 sc0 ls0 ws0">normal RUN mode.</div><div class="t m0 x83 h10 y12a1 ff1 fs4 fc0 sc0 ls0 ws212">NOTE: <span class="ff2 ws0">RUNM must be set to VLPR only when PMSTAT=RUN. After being written to VLPR, RUNM</span></div><div class="t m0 x3b h7 y13a5 ff2 fs4 fc0 sc0 ls0 ws0">should not be written back to RUN until PMSTAT=VLPR.</div><div class="t m0 x83 h10 y13a6 ff1 fs4 fc0 sc0 ls0 ws212">NOTE: <span class="ff2 ws0">RUNM must be set to RUN only when PMSTAT=VLPR. After being written to RUN, RUNM</span></div><div class="t m0 x3b h7 y13a7 ff2 fs4 fc0 sc0 ls0 ws0">should not be written back to VLPR until PMSTAT=RUN.</div><div class="t m0 x83 h7 y13a8 ff2 fs4 fc0 sc0 ls0 ws0">00<span class="_ _28"> </span>Normal Run mode (RUN)</div><div class="t m0 x83 h7 y13a9 ff2 fs4 fc0 sc0 ls0 ws262">01 Reserved</div><div class="t m0 x83 h7 y13aa ff2 fs4 fc0 sc0 ls0 ws0">10<span class="_ _28"> </span>Very-Low-Power Run mode (VLPR)</div><div class="t m0 x83 h7 y13ab ff2 fs4 fc0 sc0 ls0 ws262">11 Reserved</div><div class="t m0 x97 h7 y13ac ff2 fs4 fc0 sc0 ls0">4</div><div class="t m0 x91 h7 y13ad ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y13ac ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 y13ad ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x97 h7 y12ac ff2 fs4 fc0 sc0 ls0">3</div><div class="t m0 x4f h7 y13ae ff2 fs4 fc0 sc0 ls0">STOPA</div><div class="t m0 x83 h7 y12ac ff2 fs4 fc0 sc0 ls0 ws0">Stop Aborted</div><div class="t m0 x83 h7 y13af ff2 fs4 fc0 sc0 ls0 ws0">When set, this read-only status bit indicates an interrupt or reset occured during the previous stop mode</div><div class="t m0 x83 h7 y13b0 ff2 fs4 fc0 sc0 ls0 ws0">entry sequence, preventing the system from entering that mode. This bit is cleared by hardware at the</div><div class="t m0 x83 h7 y13b1 ff2 fs4 fc0 sc0 ls0 ws0">beginning of any stop mode entry sequence and is set if the sequence was aborted.</div><div class="t m0 x83 h7 y13b2 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>The previous stop mode entry was successsful.</div><div class="t m0 x83 h7 y13b3 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>The previous stop mode entry was aborted.</div><div class="t m0 x1b h7 y13b4 ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 xa4 h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 13 System Mode Controller (SMC)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>221</div><a class="l" href="#pfdd" data-dest-detail='[221,"XYZ",null,395.55,null]'><div class="d m1" style="border-style:none;position:absolute;left:135.498000px;bottom:479.050000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfdd" data-dest-detail='[221,"XYZ",null,369.05,null]'><div class="d m1" style="border-style:none;position:absolute;left:208.505000px;bottom:470.050000px;width:26.990000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfdd" data-dest-detail='[221,"XYZ",null,192.55,null]'><div class="d m1" style="border-style:none;position:absolute;left:303.498000px;bottom:479.050000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfdd" data-dest-detail='[221,"XYZ",null,166.05,null]'><div class="d m1" style="border-style:none;position:absolute;left:346.745000px;bottom:479.050000px;width:30.510000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfde" data-dest-detail='[222,"XYZ",null,685.417,null]'><div class="d m1" style="border-style:none;position:absolute;left:457.998000px;bottom:470.050000px;width:32.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
