set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {microProcessor.vho microProcessor_vhd.sdo}}
	{{"Fast Model"} {microProcessor_fast.vho microProcessor_vhd_fast.sdo}}
}
