{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1431631899265 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "sockit 5CSXFC6D6F31C8ES " "Selected device 5CSXFC6D6F31C8ES for design \"sockit\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1431631899271 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1431631899330 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1431631899330 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1431631899928 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1431631899948 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1431631900034 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "292 301 " "No exact pin location assignment(s) for 292 pins of 301 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1431631900435 ""}
{ "Error" "ECIO_NUM_USER_IO_CAPACITY_EXCEEDED" "301 288 " "Design requires 301 user-specified I/O pins -- too many to fit in the 288 user I/O pin locations available in the selected device" { { "Info" "ICIO_NUM_USER_IO_CAPACITY_EXCEEDED_SUBMSG1" "301 301 0 " "Current design requires 301 user-specified I/O pins -- 301 normal user-specified I/O pins and 0 programming pins that have been constrained to use dual-purpose I/O pin locations" {  } {  } 0 179001 "Current design requires %1!d! user-specified I/O pins -- %2!d! normal user-specified I/O pins and %3!d! programming pins that have been constrained to use dual-purpose I/O pin locations" 0 0 "Quartus II" 0 -1 1431631915456 ""} { "Info" "ICIO_NUM_USER_IO_CAPACITY_EXCEEDED_SUBMSG2" "288 260 28 " "Targeted device has 288 I/O pin locations available for user I/O -- 260 general-purpose I/O pins and 28 dual-purpose I/O pins" {  } {  } 0 179002 "Targeted device has %1!d! I/O pin locations available for user I/O -- %2!d! general-purpose I/O pins and %3!d! dual-purpose I/O pins" 0 0 "Quartus II" 0 -1 1431631915456 ""}  } {  } 0 179000 "Design requires %1!d! user-specified I/O pins -- too many to fit in the %2!d! user I/O pin locations available in the selected device" 0 0 "Fitter" 0 -1 1431631915456 ""}
{ "Error" "EFSV_FITCC_ERROR_DURING_CONSTRAINTS_PROPAGATION" "" "An error occurred while applying the periphery constraints. Review the offending constraints and rerun the Fitter." {  } {  } 0 12289 "An error occurred while applying the periphery constraints. Review the offending constraints and rerun the Fitter." 0 0 "Fitter" 0 -1 1431631915460 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:15 " "Fitter preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1431631915461 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "128 " "Following 128 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[0\] GND " "Pin write_data\[0\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[0] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 18 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[1\] GND " "Pin write_data\[1\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[1] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 19 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[2\] GND " "Pin write_data\[2\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[2] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 20 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[3\] GND " "Pin write_data\[3\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[3] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 21 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[4\] GND " "Pin write_data\[4\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[4] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 22 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[5\] GND " "Pin write_data\[5\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[5] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 23 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[6\] GND " "Pin write_data\[6\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[6] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 24 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[7\] GND " "Pin write_data\[7\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[7] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 25 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[8\] GND " "Pin write_data\[8\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[8] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 26 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[9\] GND " "Pin write_data\[9\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[9] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 27 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[10\] GND " "Pin write_data\[10\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[10] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 28 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[11\] GND " "Pin write_data\[11\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[11] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 29 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[12\] GND " "Pin write_data\[12\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[12] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 30 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[13\] GND " "Pin write_data\[13\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[13] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 31 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[14\] GND " "Pin write_data\[14\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[14] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 32 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[15\] GND " "Pin write_data\[15\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[15] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 33 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[16\] GND " "Pin write_data\[16\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[16] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 34 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[17\] GND " "Pin write_data\[17\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[17] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 35 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[18\] GND " "Pin write_data\[18\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[18] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 36 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[19\] GND " "Pin write_data\[19\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[19] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 37 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[20\] GND " "Pin write_data\[20\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[20] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 38 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[21\] GND " "Pin write_data\[21\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[21] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 39 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[22\] GND " "Pin write_data\[22\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[22] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 40 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[23\] GND " "Pin write_data\[23\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[23] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 41 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[24\] GND " "Pin write_data\[24\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[24] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 42 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[25\] GND " "Pin write_data\[25\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[25] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 43 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[26\] GND " "Pin write_data\[26\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[26] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 44 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[27\] GND " "Pin write_data\[27\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[27] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 45 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[28\] GND " "Pin write_data\[28\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[28] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 46 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[29\] GND " "Pin write_data\[29\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[29] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 47 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[30\] GND " "Pin write_data\[30\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[30] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 48 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[31\] GND " "Pin write_data\[31\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[31] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 49 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[32\] GND " "Pin write_data\[32\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[32] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 50 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[33\] GND " "Pin write_data\[33\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[33] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 51 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[34\] GND " "Pin write_data\[34\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[34] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 52 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[35\] GND " "Pin write_data\[35\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[35] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 53 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[36\] GND " "Pin write_data\[36\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[36] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 54 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[37\] GND " "Pin write_data\[37\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[37] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 55 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[38\] GND " "Pin write_data\[38\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[38] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 56 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[39\] GND " "Pin write_data\[39\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[39] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 57 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[40\] GND " "Pin write_data\[40\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[40] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 58 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[41\] GND " "Pin write_data\[41\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[41] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 59 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[42\] GND " "Pin write_data\[42\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[42] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 60 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[43\] GND " "Pin write_data\[43\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[43] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 61 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[44\] GND " "Pin write_data\[44\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[44] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 62 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[45\] GND " "Pin write_data\[45\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[45] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 63 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[46\] GND " "Pin write_data\[46\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[46] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 64 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[47\] GND " "Pin write_data\[47\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[47] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 65 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[48\] GND " "Pin write_data\[48\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[48] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 66 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[49\] GND " "Pin write_data\[49\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[49] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 67 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[50\] GND " "Pin write_data\[50\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[50] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 68 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[51\] GND " "Pin write_data\[51\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[51] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 69 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[52\] GND " "Pin write_data\[52\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[52] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 70 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[53\] GND " "Pin write_data\[53\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[53] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 71 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[54\] GND " "Pin write_data\[54\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[54] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 72 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[55\] GND " "Pin write_data\[55\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[55] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 73 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[56\] GND " "Pin write_data\[56\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[56] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 74 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[57\] GND " "Pin write_data\[57\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[57] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 75 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[58\] GND " "Pin write_data\[58\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[58] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 76 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[59\] GND " "Pin write_data\[59\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[59] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 77 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[60\] GND " "Pin write_data\[60\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[60] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 78 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[61\] GND " "Pin write_data\[61\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[61] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 79 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[62\] GND " "Pin write_data\[62\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[62] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 80 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[63\] GND " "Pin write_data\[63\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[63] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 81 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[64\] GND " "Pin write_data\[64\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[64] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 82 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[65\] GND " "Pin write_data\[65\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[65] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 83 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[66\] GND " "Pin write_data\[66\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[66] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 84 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[67\] GND " "Pin write_data\[67\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[67] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 85 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[68\] GND " "Pin write_data\[68\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[68] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 86 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[69\] GND " "Pin write_data\[69\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[69] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 87 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[70\] GND " "Pin write_data\[70\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[70] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 88 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[71\] GND " "Pin write_data\[71\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[71] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 89 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[72\] GND " "Pin write_data\[72\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[72] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 90 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[73\] GND " "Pin write_data\[73\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[73] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 91 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[74\] GND " "Pin write_data\[74\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[74] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 92 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[75\] GND " "Pin write_data\[75\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[75] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 93 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[76\] GND " "Pin write_data\[76\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[76] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 94 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[77\] GND " "Pin write_data\[77\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[77] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 95 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[78\] GND " "Pin write_data\[78\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[78] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 96 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[79\] GND " "Pin write_data\[79\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[79] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 97 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[80\] GND " "Pin write_data\[80\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[80] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 98 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[81\] GND " "Pin write_data\[81\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[81] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 99 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[82\] GND " "Pin write_data\[82\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[82] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 100 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[83\] GND " "Pin write_data\[83\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[83] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 101 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[84\] GND " "Pin write_data\[84\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[84] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 102 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[85\] GND " "Pin write_data\[85\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[85] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 103 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[86\] GND " "Pin write_data\[86\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[86] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 104 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[87\] GND " "Pin write_data\[87\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[87] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 105 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[88\] GND " "Pin write_data\[88\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[88] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 106 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[89\] GND " "Pin write_data\[89\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[89] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 107 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[90\] GND " "Pin write_data\[90\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[90] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 108 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[91\] GND " "Pin write_data\[91\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[91] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 109 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[92\] GND " "Pin write_data\[92\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[92] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 110 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[93\] GND " "Pin write_data\[93\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[93] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 111 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[94\] GND " "Pin write_data\[94\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[94] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 112 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[95\] GND " "Pin write_data\[95\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[95] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 113 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[96\] GND " "Pin write_data\[96\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[96] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 114 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[97\] GND " "Pin write_data\[97\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[97] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 115 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[98\] GND " "Pin write_data\[98\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[98] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 116 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[99\] GND " "Pin write_data\[99\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[99] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 117 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[100\] GND " "Pin write_data\[100\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[100] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 118 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[101\] GND " "Pin write_data\[101\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[101] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 119 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[102\] GND " "Pin write_data\[102\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[102] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 120 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[103\] GND " "Pin write_data\[103\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[103] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 121 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[104\] GND " "Pin write_data\[104\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[104] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 122 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[105\] GND " "Pin write_data\[105\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[105] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 123 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[106\] GND " "Pin write_data\[106\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[106] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 124 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[107\] GND " "Pin write_data\[107\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[107] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 125 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[108\] GND " "Pin write_data\[108\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[108] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 126 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[109\] GND " "Pin write_data\[109\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[109] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 127 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[110\] GND " "Pin write_data\[110\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[110] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 128 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[111\] GND " "Pin write_data\[111\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[111] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 129 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[112\] GND " "Pin write_data\[112\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[112] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 130 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[113\] GND " "Pin write_data\[113\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[113] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 131 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[114\] GND " "Pin write_data\[114\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[114] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 132 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[115\] GND " "Pin write_data\[115\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[115] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 133 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[116\] GND " "Pin write_data\[116\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[116] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 134 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[117\] GND " "Pin write_data\[117\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[117] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 135 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[118\] GND " "Pin write_data\[118\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[118] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 136 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[119\] GND " "Pin write_data\[119\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[119] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 137 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[120\] GND " "Pin write_data\[120\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[120] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 138 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[121\] GND " "Pin write_data\[121\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[121] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 139 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[122\] GND " "Pin write_data\[122\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[122] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 140 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[123\] GND " "Pin write_data\[123\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[123] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 141 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[124\] GND " "Pin write_data\[124\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[124] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 142 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[125\] GND " "Pin write_data\[125\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[125] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 143 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[126\] GND " "Pin write_data\[126\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[126] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 144 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "write_data\[127\] GND " "Pin write_data\[127\] has GND driving its datain port" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { write_data[127] } } } { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit/" { { 0 { 0 ""} 0 145 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431631915689 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1431631915689 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 11802 "Can't fit design in device" 0 0 "Fitter" 0 -1 1431631915699 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 3 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was unsuccessful. 3 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1089 " "Peak virtual memory: 1089 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1431631916217 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 14 21:31:56 2015 " "Processing ended: Thu May 14 21:31:56 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1431631916217 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1431631916217 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1431631916217 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1431631916217 ""}
