# SPI-slave-with-single-port-RAM-UVM-Verification-
A complete UVM-based verification project for an SPI Slave integrated with a Single-Port RAM using SystemVerilog and QuestaSim, featuring active/passive agents, sequences, scoreboards, assertions, and coverage for full end-to-end functional verification.
