/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [6:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [4:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  reg [8:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire [8:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire [17:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [5:0] celloutsig_0_29z;
  wire [32:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_33z;
  wire [7:0] celloutsig_0_3z;
  wire [4:0] celloutsig_0_41z;
  wire [3:0] celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire [7:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_65z;
  reg [8:0] celloutsig_0_66z;
  wire celloutsig_0_6z;
  reg [9:0] celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  wire [10:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [4:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_45z = ~(celloutsig_0_41z[2] & celloutsig_0_29z[5]);
  assign celloutsig_1_11z = ~(celloutsig_1_0z[2] & celloutsig_1_1z);
  assign celloutsig_1_12z = ~celloutsig_1_16z;
  assign celloutsig_0_6z = celloutsig_0_0z[4] | ~(in_data[60]);
  assign celloutsig_0_17z = celloutsig_0_0z[6] | ~(celloutsig_0_0z[0]);
  assign celloutsig_1_4z = celloutsig_1_3z[0] | in_data[140];
  assign celloutsig_0_4z = celloutsig_0_3z / { 1'h1, celloutsig_0_2z[8:2] };
  assign celloutsig_0_27z = { celloutsig_0_3z[5:3], celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_13z } / { 1'h1, in_data[29:15], celloutsig_0_16z, celloutsig_0_23z };
  assign celloutsig_1_5z = { in_data[124:122], celloutsig_1_3z } / { 1'h1, celloutsig_1_0z[1:0], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_19z = ! in_data[38:33];
  assign celloutsig_1_16z = celloutsig_1_4z & ~(in_data[120]);
  assign celloutsig_1_19z = celloutsig_1_16z & ~(in_data[108]);
  assign celloutsig_0_8z = celloutsig_0_4z % { 1'h1, celloutsig_0_4z[6:1], celloutsig_0_6z };
  assign celloutsig_0_3z = in_data[83:76] % { 1'h1, celloutsig_0_0z };
  assign celloutsig_0_20z = in_data[41:33] % { 1'h1, celloutsig_0_4z };
  assign celloutsig_0_1z = in_data[58:54] * celloutsig_0_0z[5:1];
  assign celloutsig_0_13z = celloutsig_0_2z[7:3] * celloutsig_0_8z[7:3];
  assign celloutsig_0_41z = celloutsig_0_29z[0] ? celloutsig_0_7z[9:5] : { celloutsig_0_4z[2:1], celloutsig_0_33z };
  assign celloutsig_0_5z = in_data[79:71] != { celloutsig_0_0z[0], celloutsig_0_4z };
  assign celloutsig_0_65z = { celloutsig_0_20z[2], celloutsig_0_21z, celloutsig_0_45z, celloutsig_0_44z } != celloutsig_0_4z[6:0];
  assign celloutsig_0_10z = { celloutsig_0_8z[4:3], celloutsig_0_6z, celloutsig_0_8z } != { celloutsig_0_9z[10:1], celloutsig_0_9z[1] };
  assign celloutsig_0_16z = celloutsig_0_15z[7:0] != celloutsig_0_4z;
  assign celloutsig_1_2z = - { in_data[106], celloutsig_1_0z };
  assign celloutsig_0_29z = - { celloutsig_0_4z[3], celloutsig_0_28z, celloutsig_0_16z, celloutsig_0_18z, celloutsig_0_18z, celloutsig_0_19z };
  assign celloutsig_0_23z = { celloutsig_0_0z[6:5], celloutsig_0_15z, celloutsig_0_16z } !== { in_data[8:7], celloutsig_0_7z };
  assign celloutsig_0_0z = ~ in_data[51:45];
  assign celloutsig_0_11z = | in_data[41:38];
  assign celloutsig_0_21z = | { celloutsig_0_0z[3:0], celloutsig_0_10z };
  assign celloutsig_0_28z = | { celloutsig_0_27z[10:3], celloutsig_0_14z, celloutsig_0_17z };
  assign celloutsig_0_18z = | { celloutsig_0_11z, in_data[63:61] };
  assign celloutsig_1_18z = ~^ { celloutsig_1_6z[3:0], celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_15z, celloutsig_1_11z, celloutsig_1_16z };
  assign celloutsig_0_14z = ~^ { celloutsig_0_9z[9:2], celloutsig_0_10z };
  assign celloutsig_1_0z = in_data[123:121] >>> in_data[109:107];
  assign celloutsig_1_3z = { celloutsig_1_2z[1:0], celloutsig_1_0z } >>> { celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_6z = { celloutsig_1_5z[5:2], celloutsig_1_1z } >>> celloutsig_1_3z;
  assign celloutsig_1_15z = { celloutsig_1_2z[3:2], celloutsig_1_0z } >>> { celloutsig_1_5z[2:0], celloutsig_1_11z, celloutsig_1_11z };
  assign celloutsig_0_2z = { in_data[44:19], celloutsig_0_0z } >>> { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_33z = celloutsig_0_20z[6:4] >>> celloutsig_0_15z[6:4];
  assign celloutsig_0_44z = celloutsig_0_41z[4:1] - celloutsig_0_0z[5:2];
  always_latch
    if (celloutsig_1_18z) celloutsig_0_66z = 9'h000;
    else if (clkin_data[0]) celloutsig_0_66z = celloutsig_0_20z;
  always_latch
    if (celloutsig_1_18z) celloutsig_0_7z = 10'h000;
    else if (clkin_data[0]) celloutsig_0_7z = { celloutsig_0_2z[10:6], celloutsig_0_1z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_15z = 9'h000;
    else if (!clkin_data[0]) celloutsig_0_15z = celloutsig_0_2z[30:22];
  assign celloutsig_1_1z = ~((celloutsig_1_0z[1] & in_data[182]) | (in_data[164] & celloutsig_1_0z[2]));
  assign { celloutsig_0_9z[9:1], celloutsig_0_9z[10] } = ~ { celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_9z[0] = celloutsig_0_9z[1];
  assign { out_data[128], out_data[96], out_data[32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_65z, celloutsig_0_66z };
endmodule
