###############################################################
#  Generated by:      Cadence Encounter 10.12-s181_1
#  OS:                Linux x86_64(Host ID co1313-03.ece.iastate.edu)
#  Generated on:      Wed Dec 17 19:55:12 2014
#  Design:            GCC
#  Command:           optDesign -postCTS
###############################################################
Path 1: MET Clock Gating Setup Check with Pin RC_CG_HIER_INST2/RC_CGIC_INST/CP 
Endpoint:   RC_CG_HIER_INST2/RC_CGIC_INST/E (^) checked with  leading edge of 
'CLK'
Beginpoint: W[0]                            (^) triggered by  leading edge of 
'CLK'
Path Groups:  {clkgate} {inclkSrc2reg}
Other End Arrival Time          0.042
- Clock Gating Setup            0.084
+ Phase Shift                   3.200
= Required Time                 3.158
- Arrival Time                  0.804
= Slack Time                    2.354
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                               |              |             |       |  Time   |   Time   | 
     |-------------------------------+--------------+-------------+-------+---------+----------| 
     |                               | W[0] ^       |             |       |   0.001 |    2.355 | 
     | g728088                       | A4 ^ -> ZN v | NR4D1       | 0.096 |   0.097 |    2.451 | 
     | g726793                       | A1 v -> ZN v | IND2D1      | 0.149 |   0.246 |    2.600 | 
     | g76842                        | B2 v -> ZN ^ | INR3D0      | 0.193 |   0.439 |    2.793 | 
     | g76840                        | A1 ^ -> ZN v | CKND2D1     | 0.131 |   0.570 |    2.924 | 
     | g76834                        | A1 v -> ZN ^ | OAI221D1    | 0.232 |   0.802 |    3.156 | 
     | RC_CG_HIER_INST2              | enable ^     | RC_CG_MOD_2 |       |   0.804 |    3.158 | 
     | RC_CG_HIER_INST2/RC_CGIC_INST | E ^          | CKLNQD1     | 0.002 |   0.804 |    3.158 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.354 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.014 |   0.014 |   -2.339 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.021 |   0.036 |   -2.318 | 
     | RC_CG_HIER_INST2/RC_CGIC_INST | CP ^        | CKLNQD1 | 0.006 |   0.042 |   -2.312 | 
     +------------------------------------------------------------------------------------+ 
Path 2: MET Clock Gating Setup Check with Pin RC_CG_HIER_INST1/RC_CGIC_INST/CP 
Endpoint:   RC_CG_HIER_INST1/RC_CGIC_INST/E (^) checked with  leading edge of 
'CLK'
Beginpoint: W[0]                            (^) triggered by  leading edge of 
'CLK'
Path Groups:  {clkgate} {inclkSrc2reg}
Other End Arrival Time          0.039
- Clock Gating Setup            0.085
+ Phase Shift                   3.200
= Required Time                 3.155
- Arrival Time                  0.739
= Slack Time                    2.416
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                               |              |             |       |  Time   |   Time   | 
     |-------------------------------+--------------+-------------+-------+---------+----------| 
     |                               | W[0] ^       |             |       |   0.001 |    2.417 | 
     | g728088                       | A4 ^ -> ZN v | NR4D1       | 0.096 |   0.097 |    2.513 | 
     | g726793                       | A1 v -> ZN v | IND2D1      | 0.149 |   0.246 |    2.662 | 
     | g76842                        | B2 v -> ZN ^ | INR3D0      | 0.193 |   0.439 |    2.855 | 
     | g76839                        | B1 ^ -> ZN v | IND2D1      | 0.073 |   0.512 |    2.928 | 
     | g739901                       | A1 v -> ZN ^ | OAI221D0    | 0.226 |   0.738 |    3.154 | 
     | RC_CG_HIER_INST1              | enable ^     | RC_CG_MOD_1 |       |   0.739 |    3.155 | 
     | RC_CG_HIER_INST1/RC_CGIC_INST | E ^          | CKLNQD1     | 0.001 |   0.739 |    3.155 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.416 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.014 |   0.014 |   -2.401 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.021 |   0.036 |   -2.380 | 
     | RC_CG_HIER_INST1/RC_CGIC_INST | CP ^        | CKLNQD1 | 0.003 |   0.039 |   -2.377 | 
     +------------------------------------------------------------------------------------+ 
Path 3: MET Clock Gating Setup Check with Pin RC_CG_HIER_INST4/RC_CGIC_INST/CP 
Endpoint:   RC_CG_HIER_INST4/RC_CGIC_INST/E (^) checked with  leading edge of 
'CLK'
Beginpoint: W[0]                            (^) triggered by  leading edge of 
'CLK'
Path Groups:  {clkgate} {inclkSrc2reg}
Other End Arrival Time          0.040
- Clock Gating Setup            0.065
+ Phase Shift                   3.200
= Required Time                 3.175
- Arrival Time                  0.708
= Slack Time                    2.466
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                               |              |             |       |  Time   |   Time   | 
     |-------------------------------+--------------+-------------+-------+---------+----------| 
     |                               | W[0] ^       |             |       |   0.001 |    2.467 | 
     | g728088                       | A4 ^ -> ZN v | NR4D1       | 0.096 |   0.097 |    2.563 | 
     | g726793                       | A1 v -> ZN v | IND2D1      | 0.149 |   0.246 |    2.712 | 
     | g76842                        | B2 v -> ZN ^ | INR3D0      | 0.193 |   0.439 |    2.905 | 
     | g76840                        | A1 ^ -> ZN v | CKND2D1     | 0.131 |   0.570 |    3.036 | 
     | g76833                        | A1 v -> ZN ^ | OAI221D1    | 0.138 |   0.708 |    3.174 | 
     | RC_CG_HIER_INST4              | enable ^     | RC_CG_MOD_4 |       |   0.708 |    3.175 | 
     | RC_CG_HIER_INST4/RC_CGIC_INST | E ^          | CKLNQD1     | 0.001 |   0.708 |    3.175 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.466 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.014 |   0.014 |   -2.452 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.021 |   0.036 |   -2.430 | 
     | RC_CG_HIER_INST4/RC_CGIC_INST | CP ^        | CKLNQD1 | 0.004 |   0.040 |   -2.426 | 
     +------------------------------------------------------------------------------------+ 
Path 4: MET Clock Gating Setup Check with Pin RC_CG_HIER_INST0/RC_CGIC_INST/CP 
Endpoint:   RC_CG_HIER_INST0/RC_CGIC_INST/E (^) checked with  leading edge of 
'CLK'
Beginpoint: W[0]                            (^) triggered by  leading edge of 
'CLK'
Path Groups:  {clkgate} {inclkSrc2reg}
Other End Arrival Time          0.042
- Clock Gating Setup            0.075
+ Phase Shift                   3.200
= Required Time                 3.167
- Arrival Time                  0.690
= Slack Time                    2.477
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                               |              |           |       |  Time   |   Time   | 
     |-------------------------------+--------------+-----------+-------+---------+----------| 
     |                               | W[0] ^       |           |       |   0.001 |    2.478 | 
     | g728088                       | A4 ^ -> ZN v | NR4D1     | 0.096 |   0.097 |    2.573 | 
     | g726793                       | A1 v -> ZN v | IND2D1    | 0.149 |   0.246 |    2.722 | 
     | g76842                        | B2 v -> ZN ^ | INR3D0    | 0.193 |   0.439 |    2.915 | 
     | g76839                        | B1 ^ -> ZN v | IND2D1    | 0.073 |   0.512 |    2.989 | 
     | g739900                       | A1 v -> ZN ^ | OAI221D0  | 0.178 |   0.690 |    3.167 | 
     | RC_CG_HIER_INST0              | enable ^     | RC_CG_MOD |       |   0.690 |    3.167 | 
     | RC_CG_HIER_INST0/RC_CGIC_INST | E ^          | CKLNQD1   | 0.000 |   0.690 |    3.167 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.477 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.014 |   0.014 |   -2.462 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.021 |   0.036 |   -2.441 | 
     | RC_CG_HIER_INST0/RC_CGIC_INST | CP ^        | CKLNQD1 | 0.006 |   0.042 |   -2.435 | 
     +------------------------------------------------------------------------------------+ 
Path 5: MET Clock Gating Setup Check with Pin RC_CG_HIER_INST3/RC_CGIC_INST/CP 
Endpoint:   RC_CG_HIER_INST3/RC_CGIC_INST/E (^) checked with  leading edge of 
'CLK'
Beginpoint: W[0]                            (^) triggered by  leading edge of 
'CLK'
Path Groups:  {clkgate} {inclkSrc2reg}
Other End Arrival Time          0.036
- Clock Gating Setup            0.076
+ Phase Shift                   3.200
= Required Time                 3.160
- Arrival Time                  0.614
= Slack Time                    2.546
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                               |              |             |       |  Time   |   Time   | 
     |-------------------------------+--------------+-------------+-------+---------+----------| 
     |                               | W[0] ^       |             |       |   0.001 |    2.547 | 
     | g728088                       | A4 ^ -> ZN v | NR4D1       | 0.096 |   0.097 |    2.643 | 
     | g726793                       | A1 v -> ZN v | IND2D1      | 0.149 |   0.246 |    2.792 | 
     | g76841                        | A1 v -> ZN v | IIND4D1     | 0.155 |   0.400 |    2.947 | 
     | g76836                        | A2 v -> ZN ^ | OAI211D1    | 0.212 |   0.612 |    3.159 | 
     | RC_CG_HIER_INST3              | enable ^     | RC_CG_MOD_3 |       |   0.614 |    3.160 | 
     | RC_CG_HIER_INST3/RC_CGIC_INST | E ^          | CKLNQD1     | 0.002 |   0.614 |    3.160 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.546 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.014 |   0.014 |   -2.532 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.021 |   0.036 |   -2.510 | 
     | RC_CG_HIER_INST3/RC_CGIC_INST | CP ^        | CKLNQD1 | 0.001 |   0.036 |   -2.510 | 
     +------------------------------------------------------------------------------------+ 
Path 6: MET Clock Gating Setup Check with Pin RC_CG_HIER_INST5/RC_CGIC_INST/CP 
Endpoint:   RC_CG_HIER_INST5/RC_CGIC_INST/E (^) checked with  leading edge of 
'CLK'
Beginpoint: W[0]                            (^) triggered by  leading edge of 
'CLK'
Path Groups:  {clkgate} {inclkSrc2reg}
Other End Arrival Time          0.038
- Clock Gating Setup            0.070
+ Phase Shift                   3.200
= Required Time                 3.168
- Arrival Time                  0.584
= Slack Time                    2.583
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                               |              |             |       |  Time   |   Time   | 
     |-------------------------------+--------------+-------------+-------+---------+----------| 
     |                               | W[0] ^       |             |       |   0.001 |    2.584 | 
     | g728088                       | A4 ^ -> ZN v | NR4D1       | 0.096 |   0.097 |    2.680 | 
     | g726793                       | A1 v -> ZN v | IND2D1      | 0.149 |   0.246 |    2.829 | 
     | g76841                        | A1 v -> ZN v | IIND4D1     | 0.155 |   0.400 |    2.984 | 
     | g76835                        | A2 v -> ZN ^ | OAI211D1    | 0.183 |   0.583 |    3.167 | 
     | RC_CG_HIER_INST5              | enable ^     | RC_CG_MOD_5 |       |   0.584 |    3.168 | 
     | RC_CG_HIER_INST5/RC_CGIC_INST | E ^          | CKLNQD1     | 0.001 |   0.584 |    3.168 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.583 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.014 |   0.014 |   -2.569 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.021 |   0.036 |   -2.548 | 
     | RC_CG_HIER_INST5/RC_CGIC_INST | CP ^        | CKLNQD1 | 0.002 |   0.038 |   -2.545 | 
     +------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin x_reg[1][6]/CP 
Endpoint:   x_reg[1][6]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.220
- Setup                         0.073
+ Phase Shift                   3.200
= Required Time                 3.346
- Arrival Time                  0.335
= Slack Time                    3.012
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    3.012 | 
     | g729359     | A2 ^ -> Z ^ | AN2XD1 | 0.311 |   0.312 |    3.323 | 
     | x_reg[1][6] | D ^         | DFQD4  | 0.023 |   0.335 |    3.346 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -3.012 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.014 |   0.014 |   -2.997 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.021 |   0.036 |   -2.976 | 
     | RC_CG_HIER_INST1/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.082 |   0.118 |   -2.894 | 
     | rc_gclk_9846__L1_I0           | I ^ -> Z ^  | BUFFD8  | 0.099 |   0.217 |   -2.795 | 
     | x_reg[1][6]                   | CP ^        | DFQD4   | 0.003 |   0.220 |   -2.792 | 
     +------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin x_reg[5][6]/CP 
Endpoint:   x_reg[5][6]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.217
- Setup                         0.066
+ Phase Shift                   3.200
= Required Time                 3.351
- Arrival Time                  0.336
= Slack Time                    3.015
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    3.015 | 
     | g729359     | A2 ^ -> Z ^ | AN2XD1 | 0.311 |   0.311 |    3.326 | 
     | x_reg[5][6] | D ^         | DFD4   | 0.025 |   0.336 |    3.351 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -3.015 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.014 |   0.014 |   -3.000 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.021 |   0.036 |   -2.979 | 
     | RC_CG_HIER_INST5/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.071 |   0.107 |   -2.908 | 
     | rc_gclk_9862__L1_I0           | I ^ -> Z ^  | BUFFD6  | 0.110 |   0.217 |   -2.798 | 
     | x_reg[5][6]                   | CP ^        | DFD4    | 0.001 |   0.217 |   -2.798 | 
     +------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin x_reg[2][6]/CP 
Endpoint:   x_reg[2][6]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.223
- Setup                         0.072
+ Phase Shift                   3.200
= Required Time                 3.351
- Arrival Time                  0.336
= Slack Time                    3.015
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    3.015 | 
     | g729359     | A2 ^ -> Z ^ | AN2XD1 | 0.311 |   0.311 |    3.326 | 
     | x_reg[2][6] | D ^         | DFQD4  | 0.025 |   0.336 |    3.351 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -3.015 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.014 |   0.014 |   -3.000 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.021 |   0.036 |   -2.979 | 
     | RC_CG_HIER_INST4/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.072 |   0.108 |   -2.907 | 
     | rc_gclk_9858__L1_I0           | I ^ -> Z ^  | BUFFD6  | 0.110 |   0.217 |   -2.798 | 
     | x_reg[2][6]                   | CP ^        | DFQD4   | 0.006 |   0.223 |   -2.792 | 
     +------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin x_reg[0][6]/CP 
Endpoint:   x_reg[0][6]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.218
- Setup                         0.067
+ Phase Shift                   3.200
= Required Time                 3.351
- Arrival Time                  0.335
= Slack Time                    3.016
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    3.016 | 
     | g729359     | A2 ^ -> Z ^ | AN2XD1 | 0.311 |   0.312 |    3.328 | 
     | x_reg[0][6] | D ^         | DFD4   | 0.023 |   0.335 |    3.351 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -3.016 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.014 |   0.014 |   -3.002 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.021 |   0.036 |   -2.980 | 
     | RC_CG_HIER_INST0/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.077 |   0.112 |   -2.904 | 
     | rc_gclk__L1_I0                | I ^ -> Z ^  | BUFFD8  | 0.100 |   0.212 |   -2.804 | 
     | x_reg[0][6]                   | CP ^        | DFD4    | 0.006 |   0.218 |   -2.798 | 
     +------------------------------------------------------------------------------------+ 
Path 11: MET Clock Gating Setup Check with Pin RC_CG_HIER_INST6/RC_CGIC_INST/CP 
Endpoint:   RC_CG_HIER_INST6/RC_CGIC_INST/E (v) checked with  leading edge of 
'CLK'
Beginpoint: W[0]                            (v) triggered by  leading edge of 
'CLK'
Path Groups:  {clkgate} {inclkSrc2reg}
Other End Arrival Time          0.163
- Clock Gating Setup            0.043
+ Phase Shift                   3.200
= Required Time                 3.320
- Arrival Time                  0.297
= Slack Time                    3.023
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                               |              |             |       |  Time   |   Time   | 
     |-------------------------------+--------------+-------------+-------+---------+----------| 
     |                               | W[0] v       |             |       |   0.001 |    3.024 | 
     | g728088                       | A4 v -> ZN ^ | NR4D1       | 0.169 |   0.170 |    3.193 | 
     | g727230                       | B ^ -> Z ^   | AO21D1      | 0.094 |   0.264 |    3.287 | 
     | g726578                       | A1 ^ -> ZN v | CKND2D1     | 0.033 |   0.297 |    3.320 | 
     | RC_CG_HIER_INST6              | enable v     | RC_CG_MOD_6 |       |   0.297 |    3.320 | 
     | RC_CG_HIER_INST6/RC_CGIC_INST | E v          | CKLNQD1     | 0.000 |   0.297 |    3.320 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -3.023 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.014 |   0.015 |   -3.008 | 
     | CLK__L2_I1                    | I v -> Z v  | BUFFD20 | 0.045 |   0.059 |   -2.964 | 
     | CLK__L3_I0                    | I v -> Z v  | BUFFD8  | 0.072 |   0.131 |   -2.892 | 
     | CLK__L4_I0                    | I v -> ZN ^ | INVD6   | 0.033 |   0.163 |   -2.859 | 
     | RC_CG_HIER_INST6/RC_CGIC_INST | CP ^        | CKLNQD1 | 0.000 |   0.163 |   -2.859 | 
     +------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin x_reg[4][6]/CP 
Endpoint:   x_reg[4][6]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.226
- Setup                         0.070
+ Phase Shift                   3.200
= Required Time                 3.356
- Arrival Time                  0.333
= Slack Time                    3.023
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    3.023 | 
     | g729359     | A2 ^ -> Z ^ | AN2XD1 | 0.311 |   0.311 |    3.335 | 
     | x_reg[4][6] | D ^         | DFD4   | 0.021 |   0.333 |    3.356 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -3.023 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.014 |   0.014 |   -3.009 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.021 |   0.036 |   -2.988 | 
     | RC_CG_HIER_INST3/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.068 |   0.104 |   -2.919 | 
     | rc_gclk_9854__I0              | I ^ -> ZN v | INVD2   | 0.024 |   0.128 |   -2.895 | 
     | rc_gclk_9854__I1              | I v -> ZN ^ | INVD2   | 0.022 |   0.150 |   -2.873 | 
     | rc_gclk_9854__L1_I0           | I ^ -> Z ^  | BUFFD12 | 0.069 |   0.220 |   -2.804 | 
     | x_reg[4][6]                   | CP ^        | DFD4    | 0.006 |   0.226 |   -2.797 | 
     +------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin x_reg[0][7]/CP 
Endpoint:   x_reg[0][7]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.221
- Setup                         0.070
+ Phase Shift                   3.200
= Required Time                 3.351
- Arrival Time                  0.323
= Slack Time                    3.028
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    3.028 | 
     | g729372     | A2 ^ -> Z ^ | AN2XD1 | 0.298 |   0.298 |    3.326 | 
     | x_reg[0][7] | D ^         | DFQD4  | 0.025 |   0.323 |    3.351 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -3.028 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.014 |   0.014 |   -3.013 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.021 |   0.036 |   -2.992 | 
     | RC_CG_HIER_INST0/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.077 |   0.112 |   -2.915 | 
     | rc_gclk__L1_I0                | I ^ -> Z ^  | BUFFD8  | 0.100 |   0.212 |   -2.816 | 
     | x_reg[0][7]                   | CP ^        | DFQD4   | 0.008 |   0.221 |   -2.807 | 
     +------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin x_reg[2][7]/CP 
Endpoint:   x_reg[2][7]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.220
- Setup                         0.069
+ Phase Shift                   3.200
= Required Time                 3.351
- Arrival Time                  0.322
= Slack Time                    3.029
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    3.029 | 
     | g729372     | A2 ^ -> Z ^ | AN2XD1 | 0.298 |   0.298 |    3.327 | 
     | x_reg[2][7] | D ^         | DFQD4  | 0.024 |   0.322 |    3.351 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -3.029 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.014 |   0.014 |   -3.014 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.021 |   0.036 |   -2.993 | 
     | RC_CG_HIER_INST4/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.072 |   0.108 |   -2.921 | 
     | rc_gclk_9858__L1_I0           | I ^ -> Z ^  | BUFFD6  | 0.110 |   0.217 |   -2.811 | 
     | x_reg[2][7]                   | CP ^        | DFQD4   | 0.003 |   0.220 |   -2.808 | 
     +------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin x_reg[5][7]/CP 
Endpoint:   x_reg[5][7]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.219
- Setup                         0.064
+ Phase Shift                   3.200
= Required Time                 3.355
- Arrival Time                  0.322
= Slack Time                    3.034
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    3.034 | 
     | g729372     | A2 ^ -> Z ^ | AN2XD1 | 0.298 |   0.298 |    3.332 | 
     | x_reg[5][7] | D ^         | DFD4   | 0.024 |   0.322 |    3.355 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -3.034 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.014 |   0.014 |   -3.019 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.021 |   0.036 |   -2.998 | 
     | RC_CG_HIER_INST5/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.071 |   0.107 |   -2.927 | 
     | rc_gclk_9862__L1_I0           | I ^ -> Z ^  | BUFFD6  | 0.110 |   0.217 |   -2.817 | 
     | x_reg[5][7]                   | CP ^        | DFD4    | 0.003 |   0.219 |   -2.815 | 
     +------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin x_reg[4][7]/CP 
Endpoint:   x_reg[4][7]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.226
- Setup                         0.068
+ Phase Shift                   3.200
= Required Time                 3.359
- Arrival Time                  0.323
= Slack Time                    3.036
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    3.036 | 
     | g729372     | A2 ^ -> Z ^ | AN2XD1 | 0.298 |   0.298 |    3.333 | 
     | x_reg[4][7] | D ^         | DFD4   | 0.025 |   0.323 |    3.359 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -3.036 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.014 |   0.014 |   -3.021 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.021 |   0.036 |   -3.000 | 
     | RC_CG_HIER_INST3/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.068 |   0.104 |   -2.931 | 
     | rc_gclk_9854__I0              | I ^ -> ZN v | INVD2   | 0.024 |   0.128 |   -2.907 | 
     | rc_gclk_9854__I1              | I v -> ZN ^ | INVD2   | 0.022 |   0.150 |   -2.885 | 
     | rc_gclk_9854__L1_I0           | I ^ -> Z ^  | BUFFD12 | 0.069 |   0.220 |   -2.816 | 
     | x_reg[4][7]                   | CP ^        | DFD4    | 0.006 |   0.226 |   -2.810 | 
     +------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin x_reg[5][4]/CP 
Endpoint:   x_reg[5][4]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.219
- Setup                         0.068
+ Phase Shift                   3.200
= Required Time                 3.350
- Arrival Time                  0.313
= Slack Time                    3.037
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    3.037 | 
     | g729368     | A2 ^ -> Z ^ | AN2XD1 | 0.293 |   0.293 |    3.330 | 
     | x_reg[5][4] | D ^         | DFQD4  | 0.021 |   0.313 |    3.350 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -3.037 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.014 |   0.014 |   -3.022 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.021 |   0.036 |   -3.001 | 
     | RC_CG_HIER_INST5/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.071 |   0.107 |   -2.930 | 
     | rc_gclk_9862__L1_I0           | I ^ -> Z ^  | BUFFD6  | 0.110 |   0.217 |   -2.820 | 
     | x_reg[5][4]                   | CP ^        | DFQD4   | 0.002 |   0.219 |   -2.818 | 
     +------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin x_reg[3][7]/CP 
Endpoint:   x_reg[3][7]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.228
- Setup                         0.067
+ Phase Shift                   3.200
= Required Time                 3.360
- Arrival Time                  0.322
= Slack Time                    3.038
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    3.038 | 
     | g729372     | A2 ^ -> Z ^ | AN2XD1 | 0.298 |   0.298 |    3.336 | 
     | x_reg[3][7] | D ^         | DFD4   | 0.025 |   0.322 |    3.360 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -3.038 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.014 |   0.015 |   -3.023 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.021 |   0.036 |   -3.002 | 
     | RC_CG_HIER_INST2/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.098 |   0.134 |   -2.904 | 
     | rc_gclk_9850__L1_I0           | I ^ -> Z ^  | BUFFD16 | 0.080 |   0.214 |   -2.823 | 
     | x_reg[3][7]                   | CP ^        | DFD4    | 0.013 |   0.228 |   -2.810 | 
     +------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin x_reg[0][4]/CP 
Endpoint:   x_reg[0][4]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.221
- Setup                         0.069
+ Phase Shift                   3.200
= Required Time                 3.352
- Arrival Time                  0.314
= Slack Time                    3.038
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    3.038 | 
     | g729368     | A2 ^ -> Z ^ | AN2XD1 | 0.293 |   0.293 |    3.331 | 
     | x_reg[0][4] | D ^         | DFQD4  | 0.021 |   0.314 |    3.352 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -3.038 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.014 |   0.014 |   -3.024 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.021 |   0.036 |   -3.003 | 
     | RC_CG_HIER_INST0/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.077 |   0.112 |   -2.926 | 
     | rc_gclk__L1_I0                | I ^ -> Z ^  | BUFFD8  | 0.100 |   0.212 |   -2.826 | 
     | x_reg[0][4]                   | CP ^        | DFQD4   | 0.009 |   0.221 |   -2.817 | 
     +------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin x_reg[4][4]/CP 
Endpoint:   x_reg[4][4]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.225
- Setup                         0.072
+ Phase Shift                   3.200
= Required Time                 3.353
- Arrival Time                  0.314
= Slack Time                    3.039
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    3.039 | 
     | g729368     | A2 ^ -> Z ^ | AN2XD1 | 0.293 |   0.293 |    3.332 | 
     | x_reg[4][4] | D ^         | DFQD4  | 0.021 |   0.314 |    3.353 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -3.039 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.014 |   0.014 |   -3.025 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.021 |   0.036 |   -3.003 | 
     | RC_CG_HIER_INST3/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.068 |   0.104 |   -2.935 | 
     | rc_gclk_9854__I0              | I ^ -> ZN v | INVD2   | 0.024 |   0.128 |   -2.911 | 
     | rc_gclk_9854__I1              | I v -> ZN ^ | INVD2   | 0.022 |   0.150 |   -2.889 | 
     | rc_gclk_9854__L1_I0           | I ^ -> Z ^  | BUFFD12 | 0.069 |   0.220 |   -2.819 | 
     | x_reg[4][4]                   | CP ^        | DFQD4   | 0.005 |   0.225 |   -2.814 | 
     +------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin x_reg[1][4]/CP 
Endpoint:   x_reg[1][4]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.225
- Setup                         0.070
+ Phase Shift                   3.200
= Required Time                 3.355
- Arrival Time                  0.314
= Slack Time                    3.041
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    3.041 | 
     | g729368     | A2 ^ -> Z ^ | AN2XD1 | 0.293 |   0.293 |    3.334 | 
     | x_reg[1][4] | D ^         | DFQD4  | 0.021 |   0.314 |    3.355 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -3.041 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.014 |   0.014 |   -3.026 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.021 |   0.036 |   -3.005 | 
     | RC_CG_HIER_INST1/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.082 |   0.118 |   -2.923 | 
     | rc_gclk_9846__L1_I0           | I ^ -> Z ^  | BUFFD8  | 0.099 |   0.217 |   -2.824 | 
     | x_reg[1][4]                   | CP ^        | DFQD4   | 0.008 |   0.225 |   -2.816 | 
     +------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin x_reg[2][4]/CP 
Endpoint:   x_reg[2][4]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.224
- Setup                         0.069
+ Phase Shift                   3.200
= Required Time                 3.356
- Arrival Time                  0.314
= Slack Time                    3.042
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    3.042 | 
     | g729368     | A2 ^ -> Z ^ | AN2XD1 | 0.293 |   0.293 |    3.334 | 
     | x_reg[2][4] | D ^         | DFQD4  | 0.021 |   0.314 |    3.356 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -3.042 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.014 |   0.014 |   -3.027 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.021 |   0.036 |   -3.006 | 
     | RC_CG_HIER_INST4/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.072 |   0.108 |   -2.934 | 
     | rc_gclk_9858__L1_I0           | I ^ -> Z ^  | BUFFD6  | 0.110 |   0.217 |   -2.824 | 
     | x_reg[2][4]                   | CP ^        | DFQD4   | 0.007 |   0.224 |   -2.817 | 
     +------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin x_reg[1][7]/CP 
Endpoint:   x_reg[1][7]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.229
- Setup                         0.065
+ Phase Shift                   3.200
= Required Time                 3.363
- Arrival Time                  0.315
= Slack Time                    3.048
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    3.048 | 
     | g729372     | A2 ^ -> Z ^ | AN2XD1 | 0.298 |   0.298 |    3.346 | 
     | x_reg[1][7] | D ^         | DFD4   | 0.017 |   0.315 |    3.363 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -3.048 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.014 |   0.014 |   -3.034 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.021 |   0.036 |   -3.013 | 
     | RC_CG_HIER_INST1/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.082 |   0.118 |   -2.930 | 
     | rc_gclk_9846__L1_I0           | I ^ -> Z ^  | BUFFD8  | 0.099 |   0.217 |   -2.832 | 
     | x_reg[1][7]                   | CP ^        | DFD4    | 0.012 |   0.228 |   -2.820 | 
     +------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin x_reg[3][6]/CP 
Endpoint:   x_reg[3][6]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.240
- Setup                         0.070
+ Phase Shift                   3.200
= Required Time                 3.370
- Arrival Time                  0.318
= Slack Time                    3.052
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    3.052 | 
     | g729359     | A2 ^ -> Z ^ | AN2XD1 | 0.311 |   0.312 |    3.363 | 
     | x_reg[3][6] | D ^         | DFD4   | 0.007 |   0.318 |    3.370 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -3.052 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.014 |   0.015 |   -3.037 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.021 |   0.036 |   -3.016 | 
     | RC_CG_HIER_INST2/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.098 |   0.134 |   -2.918 | 
     | rc_gclk_9850__L1_I0           | I ^ -> Z ^  | BUFFD16 | 0.080 |   0.214 |   -2.837 | 
     | x_reg[3][6]                   | CP ^        | DFD4    | 0.025 |   0.240 |   -2.812 | 
     +------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin y_reg[5][7]/CP 
Endpoint:   y_reg[5][7]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.220
- Setup                         0.061
+ Phase Shift                   3.200
= Required Time                 3.359
- Arrival Time                  0.302
= Slack Time                    3.057
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    3.057 | 
     | g729355     | A2 ^ -> Z ^ | AN2XD1 | 0.284 |   0.284 |    3.341 | 
     | y_reg[5][7] | D ^         | DFD4   | 0.019 |   0.302 |    3.359 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -3.057 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.014 |   0.015 |   -3.042 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.021 |   0.036 |   -3.021 | 
     | RC_CG_HIER_INST5/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.071 |   0.107 |   -2.950 | 
     | rc_gclk_9862__L1_I0           | I ^ -> Z ^  | BUFFD6  | 0.110 |   0.217 |   -2.840 | 
     | y_reg[5][7]                   | CP ^        | DFD4    | 0.004 |   0.220 |   -2.837 | 
     +------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin y_reg[1][0]/CP 
Endpoint:   y_reg[1][0]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.218
- Setup                         0.066
+ Phase Shift                   3.200
= Required Time                 3.351
- Arrival Time                  0.294
= Slack Time                    3.057
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    3.057 | 
     | g729366     | A2 ^ -> Z ^ | AN2XD1 | 0.278 |   0.278 |    3.335 | 
     | y_reg[1][0] | D ^         | DFQD4  | 0.016 |   0.294 |    3.351 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -3.057 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.014 |   0.014 |   -3.043 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.021 |   0.036 |   -3.022 | 
     | RC_CG_HIER_INST1/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.082 |   0.118 |   -2.939 | 
     | rc_gclk_9846__L1_I0           | I ^ -> Z ^  | BUFFD8  | 0.099 |   0.217 |   -2.841 | 
     | y_reg[1][0]                   | CP ^        | DFQD4   | 0.001 |   0.218 |   -2.840 | 
     +------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin y_reg[3][7]/CP 
Endpoint:   y_reg[3][7]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.225
- Setup                         0.065
+ Phase Shift                   3.200
= Required Time                 3.360
- Arrival Time                  0.303
= Slack Time                    3.058
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    3.058 | 
     | g729355     | A2 ^ -> Z ^ | AN2XD1 | 0.284 |   0.284 |    3.341 | 
     | y_reg[3][7] | D ^         | DFD4   | 0.019 |   0.303 |    3.360 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -3.057 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.014 |   0.015 |   -3.043 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.021 |   0.036 |   -3.022 | 
     | RC_CG_HIER_INST2/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.098 |   0.134 |   -2.923 | 
     | rc_gclk_9850__L1_I0           | I ^ -> Z ^  | BUFFD16 | 0.080 |   0.215 |   -2.843 | 
     | y_reg[3][7]                   | CP ^        | DFD4    | 0.010 |   0.225 |   -2.833 | 
     +------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin y_reg[4][7]/CP 
Endpoint:   y_reg[4][7]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.223
- Setup                         0.065
+ Phase Shift                   3.200
= Required Time                 3.359
- Arrival Time                  0.301
= Slack Time                    3.058
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    3.058 | 
     | g729355     | A2 ^ -> Z ^ | AN2XD1 | 0.284 |   0.284 |    3.342 | 
     | y_reg[4][7] | D ^         | DFD4   | 0.017 |   0.301 |    3.359 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -3.058 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.014 |   0.014 |   -3.043 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.021 |   0.036 |   -3.022 | 
     | RC_CG_HIER_INST3/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.068 |   0.104 |   -2.954 | 
     | rc_gclk_9854__I0              | I ^ -> ZN v | INVD2   | 0.024 |   0.128 |   -2.930 | 
     | rc_gclk_9854__I1              | I v -> ZN ^ | INVD2   | 0.022 |   0.150 |   -2.908 | 
     | rc_gclk_9854__L1_I0           | I ^ -> Z ^  | BUFFD12 | 0.069 |   0.220 |   -2.838 | 
     | y_reg[4][7]                   | CP ^        | DFD4    | 0.004 |   0.223 |   -2.835 | 
     +------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin x_reg[3][4]/CP 
Endpoint:   x_reg[3][4]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.238
- Setup                         0.071
+ Phase Shift                   3.200
= Required Time                 3.367
- Arrival Time                  0.306
= Slack Time                    3.060
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    3.060 | 
     | g729368     | A2 ^ -> Z ^ | AN2XD1 | 0.293 |   0.293 |    3.353 | 
     | x_reg[3][4] | D ^         | DFQD4  | 0.014 |   0.306 |    3.367 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -3.060 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.014 |   0.015 |   -3.046 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.021 |   0.036 |   -3.024 | 
     | RC_CG_HIER_INST2/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.098 |   0.134 |   -2.926 | 
     | rc_gclk_9850__L1_I0           | I ^ -> Z ^  | BUFFD16 | 0.080 |   0.214 |   -2.846 | 
     | x_reg[3][4]                   | CP ^        | DFQD4   | 0.023 |   0.238 |   -2.822 | 
     +------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin y_reg[0][0]/CP 
Endpoint:   y_reg[0][0]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.221
- Setup                         0.066
+ Phase Shift                   3.200
= Required Time                 3.355
- Arrival Time                  0.295
= Slack Time                    3.060
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    3.060 | 
     | g729366     | A2 ^ -> Z ^ | AN2XD1 | 0.278 |   0.278 |    3.338 | 
     | y_reg[0][0] | D ^         | DFQD4  | 0.017 |   0.295 |    3.355 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -3.060 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.014 |   0.014 |   -3.046 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.021 |   0.036 |   -3.025 | 
     | RC_CG_HIER_INST0/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.077 |   0.112 |   -2.948 | 
     | rc_gclk__L1_I0                | I ^ -> Z ^  | BUFFD8  | 0.100 |   0.212 |   -2.848 | 
     | y_reg[0][0]                   | CP ^        | DFQD4   | 0.009 |   0.221 |   -2.839 | 
     +------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin y_reg[2][0]/CP 
Endpoint:   y_reg[2][0]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.220
- Setup                         0.065
+ Phase Shift                   3.200
= Required Time                 3.355
- Arrival Time                  0.294
= Slack Time                    3.061
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    3.061 | 
     | g729366     | A2 ^ -> Z ^ | AN2XD1 | 0.278 |   0.278 |    3.339 | 
     | y_reg[2][0] | D ^         | DFQD4  | 0.016 |   0.294 |    3.355 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -3.061 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.014 |   0.014 |   -3.046 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.021 |   0.036 |   -3.025 | 
     | RC_CG_HIER_INST4/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.072 |   0.108 |   -2.953 | 
     | rc_gclk_9858__L1_I0           | I ^ -> Z ^  | BUFFD6  | 0.110 |   0.217 |   -2.843 | 
     | y_reg[2][0]                   | CP ^        | DFQD4   | 0.003 |   0.220 |   -2.840 | 
     +------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin y_reg[2][7]/CP 
Endpoint:   y_reg[2][7]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.222
- Setup                         0.061
+ Phase Shift                   3.200
= Required Time                 3.361
- Arrival Time                  0.299
= Slack Time                    3.062
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    3.062 | 
     | g729355     | A2 ^ -> Z ^ | AN2XD1 | 0.284 |   0.284 |    3.346 | 
     | y_reg[2][7] | D ^         | DFD4   | 0.015 |   0.299 |    3.361 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -3.062 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.014 |   0.014 |   -3.048 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.021 |   0.036 |   -3.026 | 
     | RC_CG_HIER_INST4/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.072 |   0.108 |   -2.954 | 
     | rc_gclk_9858__L1_I0           | I ^ -> Z ^  | BUFFD6  | 0.110 |   0.217 |   -2.845 | 
     | y_reg[2][7]                   | CP ^        | DFD4    | 0.004 |   0.222 |   -2.840 | 
     +------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin w_reg[5][3]/CP 
Endpoint:   w_reg[5][3]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.218
- Setup                         0.065
+ Phase Shift                   3.200
= Required Time                 3.353
- Arrival Time                  0.291
= Slack Time                    3.062
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    3.062 | 
     | g729373     | A2 ^ -> Z ^ | AN2XD1 | 0.277 |   0.276 |    3.339 | 
     | w_reg[5][3] | D ^         | DFQD4  | 0.014 |   0.291 |    3.353 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -3.062 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.014 |   0.014 |   -3.048 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.021 |   0.036 |   -3.027 | 
     | RC_CG_HIER_INST5/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.071 |   0.107 |   -2.956 | 
     | rc_gclk_9862__L1_I0           | I ^ -> Z ^  | BUFFD6  | 0.110 |   0.217 |   -2.846 | 
     | w_reg[5][3]                   | CP ^        | DFQD4   | 0.002 |   0.218 |   -2.844 | 
     +------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin y_reg[3][0]/CP 
Endpoint:   y_reg[3][0]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.226
- Setup                         0.068
+ Phase Shift                   3.200
= Required Time                 3.357
- Arrival Time                  0.294
= Slack Time                    3.064
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    3.064 | 
     | g729366     | A2 ^ -> Z ^ | AN2XD1 | 0.278 |   0.278 |    3.342 | 
     | y_reg[3][0] | D ^         | DFQD4  | 0.016 |   0.294 |    3.357 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -3.064 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.014 |   0.015 |   -3.049 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.021 |   0.036 |   -3.028 | 
     | RC_CG_HIER_INST2/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.098 |   0.134 |   -2.930 | 
     | rc_gclk_9850__L1_I0           | I ^ -> Z ^  | BUFFD16 | 0.080 |   0.214 |   -2.849 | 
     | y_reg[3][0]                   | CP ^        | DFQD4   | 0.011 |   0.226 |   -2.838 | 
     +------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin y_reg[1][7]/CP 
Endpoint:   y_reg[1][7]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.227
- Setup                         0.062
+ Phase Shift                   3.200
= Required Time                 3.365
- Arrival Time                  0.300
= Slack Time                    3.065
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    3.065 | 
     | g729355     | A2 ^ -> Z ^ | AN2XD1 | 0.284 |   0.284 |    3.349 | 
     | y_reg[1][7] | D ^         | DFD4   | 0.016 |   0.300 |    3.365 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -3.065 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.014 |   0.014 |   -3.050 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.021 |   0.036 |   -3.029 | 
     | RC_CG_HIER_INST1/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.082 |   0.118 |   -2.947 | 
     | rc_gclk_9846__L1_I0           | I ^ -> Z ^  | BUFFD8  | 0.099 |   0.217 |   -2.848 | 
     | y_reg[1][7]                   | CP ^        | DFD4    | 0.010 |   0.227 |   -2.838 | 
     +------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin w_reg[2][2]/CP 
Endpoint:   w_reg[2][2]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.222
- Setup                         0.065
+ Phase Shift                   3.200
= Required Time                 3.358
- Arrival Time                  0.291
= Slack Time                    3.066
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    3.066 | 
     | g729358     | A2 ^ -> Z ^ | AN2XD1 | 0.276 |   0.276 |    3.343 | 
     | w_reg[2][2] | D ^         | DFQD4  | 0.015 |   0.291 |    3.358 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -3.066 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.014 |   0.014 |   -3.052 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.021 |   0.036 |   -3.031 | 
     | RC_CG_HIER_INST4/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.072 |   0.108 |   -2.959 | 
     | rc_gclk_9858__L1_I0           | I ^ -> Z ^  | BUFFD6  | 0.110 |   0.217 |   -2.849 | 
     | w_reg[2][2]                   | CP ^        | DFQD4   | 0.005 |   0.222 |   -2.844 | 
     +------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin w_reg[3][0]/CP 
Endpoint:   w_reg[3][0]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.227
- Setup                         0.068
+ Phase Shift                   3.200
= Required Time                 3.359
- Arrival Time                  0.291
= Slack Time                    3.068
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    3.068 | 
     | g729361     | A2 ^ -> Z ^ | AN2XD1 | 0.275 |   0.275 |    3.343 | 
     | w_reg[3][0] | D ^         | DFQD4  | 0.016 |   0.291 |    3.359 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -3.068 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.014 |   0.015 |   -3.053 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.021 |   0.036 |   -3.032 | 
     | RC_CG_HIER_INST2/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.098 |   0.134 |   -2.934 | 
     | rc_gclk_9850__L1_I0           | I ^ -> Z ^  | BUFFD16 | 0.080 |   0.214 |   -2.853 | 
     | w_reg[3][0]                   | CP ^        | DFQD4   | 0.012 |   0.227 |   -2.841 | 
     +------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin w_reg[1][3]/CP 
Endpoint:   w_reg[1][3]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.227
- Setup                         0.066
+ Phase Shift                   3.200
= Required Time                 3.361
- Arrival Time                  0.291
= Slack Time                    3.070
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    3.070 | 
     | g729373     | A2 ^ -> Z ^ | AN2XD1 | 0.277 |   0.276 |    3.347 | 
     | w_reg[1][3] | D ^         | DFQD4  | 0.014 |   0.291 |    3.361 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -3.070 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.014 |   0.014 |   -3.056 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.021 |   0.036 |   -3.034 | 
     | RC_CG_HIER_INST1/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.082 |   0.118 |   -2.952 | 
     | rc_gclk_9846__L1_I0           | I ^ -> Z ^  | BUFFD8  | 0.099 |   0.217 |   -2.853 | 
     | w_reg[1][3]                   | CP ^        | DFQD4   | 0.010 |   0.227 |   -2.843 | 
     +------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin w_reg[2][3]/CP 
Endpoint:   w_reg[2][3]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.222
- Setup                         0.065
+ Phase Shift                   3.200
= Required Time                 3.358
- Arrival Time                  0.286
= Slack Time                    3.071
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    3.071 | 
     | g729373     | A2 ^ -> Z ^ | AN2XD1 | 0.277 |   0.276 |    3.348 | 
     | w_reg[2][3] | D ^         | DFQD4  | 0.010 |   0.286 |    3.358 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -3.071 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.014 |   0.014 |   -3.057 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.021 |   0.036 |   -3.036 | 
     | RC_CG_HIER_INST4/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.072 |   0.108 |   -2.964 | 
     | rc_gclk_9858__L1_I0           | I ^ -> Z ^  | BUFFD6  | 0.110 |   0.217 |   -2.854 | 
     | w_reg[2][3]                   | CP ^        | DFQD4   | 0.005 |   0.222 |   -2.849 | 
     +------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin w_reg[2][0]/CP 
Endpoint:   w_reg[2][0]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.221
- Setup                         0.065
+ Phase Shift                   3.200
= Required Time                 3.356
- Arrival Time                  0.284
= Slack Time                    3.072
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    3.071 | 
     | g729361     | A2 ^ -> Z ^ | AN2XD1 | 0.275 |   0.275 |    3.346 | 
     | w_reg[2][0] | D ^         | DFQD4  | 0.009 |   0.284 |    3.356 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -3.072 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.014 |   0.014 |   -3.057 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.021 |   0.036 |   -3.036 | 
     | RC_CG_HIER_INST4/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.072 |   0.108 |   -2.964 | 
     | rc_gclk_9858__L1_I0           | I ^ -> Z ^  | BUFFD6  | 0.110 |   0.217 |   -2.854 | 
     | w_reg[2][0]                   | CP ^        | DFQD4   | 0.003 |   0.220 |   -2.851 | 
     +------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin w_reg[0][2]/CP 
Endpoint:   w_reg[0][2]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.227
- Setup                         0.065
+ Phase Shift                   3.200
= Required Time                 3.363
- Arrival Time                  0.291
= Slack Time                    3.072
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    3.072 | 
     | g729358     | A2 ^ -> Z ^ | AN2XD1 | 0.276 |   0.276 |    3.348 | 
     | w_reg[0][2] | D ^         | DFQD4  | 0.015 |   0.291 |    3.363 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -3.072 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.014 |   0.014 |   -3.057 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.021 |   0.036 |   -3.036 | 
     | RC_CG_HIER_INST0/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.077 |   0.112 |   -2.959 | 
     | rc_gclk__L1_I0                | I ^ -> Z ^  | BUFFD8  | 0.100 |   0.212 |   -2.859 | 
     | w_reg[0][2]                   | CP ^        | DFQD4   | 0.015 |   0.227 |   -2.844 | 
     +------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin w_reg[5][2]/CP 
Endpoint:   w_reg[5][2]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.226
- Setup                         0.064
+ Phase Shift                   3.200
= Required Time                 3.361
- Arrival Time                  0.289
= Slack Time                    3.073
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    3.073 | 
     | g729358     | A2 ^ -> Z ^ | AN2XD1 | 0.276 |   0.276 |    3.349 | 
     | w_reg[5][2] | D ^         | DFQD4  | 0.012 |   0.289 |    3.361 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -3.073 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.014 |   0.014 |   -3.058 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.021 |   0.036 |   -3.037 | 
     | RC_CG_HIER_INST5/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.071 |   0.107 |   -2.966 | 
     | rc_gclk_9862__L1_I0           | I ^ -> Z ^  | BUFFD6  | 0.110 |   0.217 |   -2.856 | 
     | w_reg[5][2]                   | CP ^        | DFQD4   | 0.009 |   0.226 |   -2.847 | 
     +------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin w_reg[0][0]/CP 
Endpoint:   w_reg[0][0]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.231
- Setup                         0.065
+ Phase Shift                   3.200
= Required Time                 3.366
- Arrival Time                  0.293
= Slack Time                    3.073
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    3.073 | 
     | g729361     | A2 ^ -> Z ^ | AN2XD1 | 0.275 |   0.275 |    3.348 | 
     | w_reg[0][0] | D ^         | DFQD4  | 0.018 |   0.293 |    3.366 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -3.073 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.014 |   0.014 |   -3.058 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.021 |   0.036 |   -3.037 | 
     | RC_CG_HIER_INST0/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.077 |   0.112 |   -2.960 | 
     | rc_gclk__L1_I0                | I ^ -> Z ^  | BUFFD8  | 0.100 |   0.212 |   -2.861 | 
     | w_reg[0][0]                   | CP ^        | DFQD4   | 0.019 |   0.231 |   -2.842 | 
     +------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin y_reg[4][0]/CP 
Endpoint:   y_reg[4][0]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.235
- Setup                         0.068
+ Phase Shift                   3.200
= Required Time                 3.367
- Arrival Time                  0.294
= Slack Time                    3.073
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    3.073 | 
     | g729366     | A2 ^ -> Z ^ | AN2XD1 | 0.278 |   0.278 |    3.351 | 
     | y_reg[4][0] | D ^         | DFQD4  | 0.016 |   0.294 |    3.367 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -3.073 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.014 |   0.014 |   -3.059 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.021 |   0.036 |   -3.037 | 
     | RC_CG_HIER_INST3/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.068 |   0.104 |   -2.969 | 
     | rc_gclk_9854__I0              | I ^ -> ZN v | INVD2   | 0.024 |   0.128 |   -2.945 | 
     | rc_gclk_9854__I1              | I v -> ZN ^ | INVD2   | 0.022 |   0.150 |   -2.923 | 
     | rc_gclk_9854__L1_I0           | I ^ -> Z ^  | BUFFD12 | 0.069 |   0.220 |   -2.854 | 
     | y_reg[4][0]                   | CP ^        | DFQD4   | 0.015 |   0.235 |   -2.838 | 
     +------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin w_reg[1][2]/CP 
Endpoint:   w_reg[1][2]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.225
- Setup                         0.066
+ Phase Shift                   3.200
= Required Time                 3.360
- Arrival Time                  0.286
= Slack Time                    3.074
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    3.074 | 
     | g729358     | A2 ^ -> Z ^ | AN2XD1 | 0.276 |   0.276 |    3.350 | 
     | w_reg[1][2] | D ^         | DFQD4  | 0.009 |   0.286 |    3.360 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -3.074 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.014 |   0.014 |   -3.059 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.021 |   0.036 |   -3.038 | 
     | RC_CG_HIER_INST1/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.082 |   0.118 |   -2.956 | 
     | rc_gclk_9846__L1_I0           | I ^ -> Z ^  | BUFFD8  | 0.099 |   0.217 |   -2.857 | 
     | w_reg[1][2]                   | CP ^        | DFQD4   | 0.009 |   0.225 |   -2.848 | 
     +------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin w_reg[3][3]/CP 
Endpoint:   w_reg[3][3]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.232
- Setup                         0.068
+ Phase Shift                   3.200
= Required Time                 3.364
- Arrival Time                  0.290
= Slack Time                    3.074
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    3.074 | 
     | g729373     | A2 ^ -> Z ^ | AN2XD1 | 0.277 |   0.276 |    3.350 | 
     | w_reg[3][3] | D ^         | DFQD4  | 0.014 |   0.290 |    3.364 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -3.074 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.014 |   0.015 |   -3.059 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.021 |   0.036 |   -3.038 | 
     | RC_CG_HIER_INST2/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.098 |   0.134 |   -2.940 | 
     | rc_gclk_9850__L1_I0           | I ^ -> Z ^  | BUFFD16 | 0.080 |   0.214 |   -2.859 | 
     | w_reg[3][3]                   | CP ^        | DFQD4   | 0.018 |   0.232 |   -2.842 | 
     +------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin w_reg[3][2]/CP 
Endpoint:   w_reg[3][2]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.234
- Setup                         0.067
+ Phase Shift                   3.200
= Required Time                 3.367
- Arrival Time                  0.293
= Slack Time                    3.074
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    3.074 | 
     | g729358     | A2 ^ -> Z ^ | AN2XD1 | 0.276 |   0.276 |    3.350 | 
     | w_reg[3][2] | D ^         | DFQD4  | 0.016 |   0.293 |    3.367 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -3.074 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.014 |   0.015 |   -3.059 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.021 |   0.036 |   -3.038 | 
     | RC_CG_HIER_INST2/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.098 |   0.134 |   -2.940 | 
     | rc_gclk_9850__L1_I0           | I ^ -> Z ^  | BUFFD16 | 0.080 |   0.214 |   -2.859 | 
     | w_reg[3][2]                   | CP ^        | DFQD4   | 0.020 |   0.234 |   -2.840 | 
     +------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin w_reg[1][0]/CP 
Endpoint:   w_reg[1][0]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.228
- Setup                         0.066
+ Phase Shift                   3.200
= Required Time                 3.362
- Arrival Time                  0.288
= Slack Time                    3.074
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    3.074 | 
     | g729361     | A2 ^ -> Z ^ | AN2XD1 | 0.275 |   0.275 |    3.349 | 
     | w_reg[1][0] | D ^         | DFQD4  | 0.014 |   0.288 |    3.362 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -3.074 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.014 |   0.014 |   -3.060 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.021 |   0.036 |   -3.038 | 
     | RC_CG_HIER_INST1/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.082 |   0.118 |   -2.956 | 
     | rc_gclk_9846__L1_I0           | I ^ -> Z ^  | BUFFD8  | 0.099 |   0.217 |   -2.857 | 
     | w_reg[1][0]                   | CP ^        | DFQD4   | 0.012 |   0.228 |   -2.846 | 
     +------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin w_reg[0][3]/CP 
Endpoint:   w_reg[0][3]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.229
- Setup                         0.065
+ Phase Shift                   3.200
= Required Time                 3.364
- Arrival Time                  0.288
= Slack Time                    3.076
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    3.076 | 
     | g729373     | A2 ^ -> Z ^ | AN2XD1 | 0.277 |   0.276 |    3.352 | 
     | w_reg[0][3] | D ^         | DFQD4  | 0.011 |   0.288 |    3.364 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -3.076 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.014 |   0.014 |   -3.062 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.021 |   0.036 |   -3.040 | 
     | RC_CG_HIER_INST0/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.077 |   0.112 |   -2.964 | 
     | rc_gclk__L1_I0                | I ^ -> Z ^  | BUFFD8  | 0.100 |   0.212 |   -2.864 | 
     | w_reg[0][3]                   | CP ^        | DFQD4   | 0.016 |   0.229 |   -2.847 | 
     +------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin y_reg[5][0]/CP 
Endpoint:   y_reg[5][0]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.227
- Setup                         0.065
+ Phase Shift                   3.200
= Required Time                 3.362
- Arrival Time                  0.284
= Slack Time                    3.077
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    3.077 | 
     | g729366     | A2 ^ -> Z ^ | AN2XD1 | 0.278 |   0.278 |    3.355 | 
     | y_reg[5][0] | D ^         | DFQD4  | 0.006 |   0.284 |    3.362 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -3.077 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.014 |   0.014 |   -3.063 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.021 |   0.036 |   -3.042 | 
     | RC_CG_HIER_INST5/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.071 |   0.107 |   -2.970 | 
     | rc_gclk_9862__L1_I0           | I ^ -> Z ^  | BUFFD6  | 0.110 |   0.217 |   -2.861 | 
     | y_reg[5][0]                   | CP ^        | DFQD4   | 0.010 |   0.227 |   -2.850 | 
     +------------------------------------------------------------------------------------+ 

