open import Pervasives
open import Pervasives_extra
open import Sail_impl_base
open import Sail_values
open import Prompt

val MEMr             : forall 'a 'b 'e. Bitvector 'a, Bitvector 'b => ('a * integer) -> M 'b 'e
val MEMr_reserve     : forall 'a 'b 'e. Bitvector 'a, Bitvector 'b => ('a * integer) -> M 'b 'e
val MEMr_tag         : forall 'a 'b 'e. Bitvector 'a, Bitvector 'b => ('a * integer) -> M 'b 'e
val MEMr_tag_reserve : forall 'a 'b 'e. Bitvector 'a, Bitvector 'b => ('a * integer) -> M 'b 'e

let MEMr (addr,size)             = read_mem false Read_plain addr size
let MEMr_reserve (addr,size)     = read_mem false Read_reserve addr size

let MEMr_tag (addr,size)         = read_mem false Read_plain addr size
let MEMr_tag_reserve (addr,size) = read_mem false Read_reserve addr size


val MEMea                 : forall 'a 'e. Bitvector 'a => ('a * integer) -> M unit 'e
val MEMea_conditional     : forall 'a 'e. Bitvector 'a => ('a * integer) -> M unit 'e
val MEMea_tag             : forall 'a 'e. Bitvector 'a => ('a * integer) -> M unit 'e
val MEMea_tag_conditional : forall 'a 'e. Bitvector 'a => ('a * integer) -> M unit 'e

let MEMea (addr,size)                 = write_mem_ea Write_plain addr size
let MEMea_conditional (addr,size)     = write_mem_ea Write_conditional addr size

let MEMea_tag (addr,size)             = write_mem_ea Write_plain addr size
let MEMea_tag_conditional (addr,size) = write_mem_ea Write_conditional addr size


val MEMval                 : forall 'a 'b 'e. Bitvector 'a, Bitvector 'b => ('a * integer * 'b) -> M unit 'e
val MEMval_conditional     : forall 'a 'b 'e. Bitvector 'a, Bitvector 'b => ('a * integer * 'b) -> M bool 'e
val MEMval_tag             : forall 'a 'b 'e. Bitvector 'a, Bitvector 'b => ('a * integer * 'b) -> M unit 'e
val MEMval_tag_conditional : forall 'a 'b 'e. Bitvector 'a, Bitvector 'b => ('a * integer * 'b) -> M bool 'e

let MEMval (_,_,v)                 = write_mem_val v >>= fun _ -> return ()
let MEMval_conditional (_,_,v)     = write_mem_val v >>= fun b -> return (if b then true else false)
let MEMval_tag (_,_,v)             = write_mem_val v >>= fun _ -> return ()
let MEMval_tag_conditional (_,_,v) = write_mem_val v >>= fun b -> return (if b then true else false)

(* TODO *)
val TAGw : forall 'e. (vector bitU * vector bitU) -> M unit 'e
let TAGw (addr, tag) = failwith "TAGw not implemented"

val MEM_sync  : forall 'e. unit -> M unit 'e

let MEM_sync () = barrier Barrier_Isync
