#ğŸš€ RISC-V Single-Cycle Processor

A Verilog implementation of a RISC-V single-cycle processor supporting the RV32I instruction set, designed and verified using VS Code, Icarus Verilog, and GTKWave. This project demonstrates a modular, extendable architecture with comprehensive testbenches for functional verification. ğŸ“¡


  <img width="600" alt="GTKWave Screenshot" src="https://github.com/user-attachments/assets/219bd5ef-1932-4be5-99e4-1ed83628a141">

#ğŸ¯ Features

RV32I Instruction Set: Implements the complete RV32I base instruction set for robust functionality. âœ…
Modular Architecture: Designed for scalability and ease of extension, including:
ğŸ”¢ ALU: Handles arithmetic and logical operations.
ğŸ“š Register File: Manages 32 registers for data storage.
ğŸ•¹ï¸ Control Unit: Orchestrates instruction execution.
â±ï¸ Program Counter: Tracks instruction addresses.
ğŸ”„ Extend Unit: Handles immediate value extensions.
â• Adders: Supports address calculations.
ğŸ”€ Multiplexers: Routes data paths efficiently.
ğŸ’¾ Instruction Memory: Stores program instructions.
ğŸ“¦ Data Memory: Manages data read/write operations.
Top-Level Integration: Seamlessly connects all modules in a cohesive top module. ğŸ› ï¸
Verification: Comprehensive testbenches ensure functional correctness, validated via Icarus Verilog and GTKWave. ğŸ§ª

