INFO:sim:172 - Generating IP...
WARNING:sim:100 - The Simulation File Type <Behavioral> is not valid for this
   core. Overriding with File Type <structural>.
Customizing IP...
Release 14.4 - Xilinx CORE Generator IP GUI Launcher P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Finished Customizing.
Generating IP...
Configuring files for LOCAL_BUS_ILA root...
Gathering HDL files for LOCAL_BUS_ILA root...
Creating XST project for LOCAL_BUS_ILA...
Creating XST script file for LOCAL_BUS_ILA...
Creating XST instantiation file for LOCAL_BUS_ILA...
Running XST for LOCAL_BUS_ILA...
XST: HDL Compilation
XST: Design Hierarchy Analysis
XST: HDL Analysis
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
Generating VHDL wrapper
Not generating Verilog wrapper
Creating ISE instantiation template for LOCAL_BUS_ILA...
Skipping Verilog instantiation template for LOCAL_BUS_ILA...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'LOCAL_BUS_ILA'...
Generating metadata file...
Generating ISE project...
XCO file found: LOCAL_BUS_ILA.xco
XMDF file found: LOCAL_BUS_ILA_xmdf.tcl
Adding
D:/MOSES/MOSES_Design/MOSES_FPGA_Design/ipcore_dir/tmp/_cg/LOCAL_BUS_ILA.asy
-view all -origin_type imported
Adding
D:/MOSES/MOSES_Design/MOSES_FPGA_Design/ipcore_dir/tmp/_cg/LOCAL_BUS_ILA.ngc
-view all -origin_type created
Checking file
"D:/MOSES/MOSES_Design/MOSES_FPGA_Design/ipcore_dir/tmp/_cg/LOCAL_BUS_ILA.ngc"
for project device match ...
File
"D:/MOSES/MOSES_Design/MOSES_FPGA_Design/ipcore_dir/tmp/_cg/LOCAL_BUS_ILA.ngc"
device information matches project device.
Adding
D:/MOSES/MOSES_Design/MOSES_FPGA_Design/ipcore_dir/tmp/_cg/LOCAL_BUS_ILA.vhd
-view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/ipcore_dir/tmp/_cg/LOCAL_BUS_ILA.vhd
   " into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
D:/MOSES/MOSES_Design/MOSES_FPGA_Design/ipcore_dir/tmp/_cg/LOCAL_BUS_ILA.vho
-view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/LOCAL_BUS_ILA"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'LOCAL_BUS_ILA'.
