

================================================================
== Vitis HLS Report for 'shake_absorb'
================================================================
* Date:           Thu Dec 29 12:27:10 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.618 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1            |        8|        8|         1|          -|          -|     8|        no|
        |- VITIS_LOOP_368_3  |        ?|        ?|        77|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 6 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 10 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 15 
12 --> 13 
13 --> 14 
14 --> 11 
15 --> 16 21 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 22 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_5 = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %p_read2"   --->   Operation 23 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read_6 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %p_read1"   --->   Operation 24 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read_7 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read"   --->   Operation 25 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%r_3_loc = alloca i64 1"   --->   Operation 26 'alloca' 'r_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%r_loc = alloca i64 1"   --->   Operation 27 'alloca' 'r_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%empty_128 = trunc i10 %p_read_7"   --->   Operation 28 'trunc' 'empty_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read2_cast = zext i3 %p_read_5"   --->   Operation 29 'zext' 'p_read2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read_cast3 = sext i10 %p_read_7"   --->   Operation 30 'sext' 'p_read_cast3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%i = trunc i10 %p_read_7"   --->   Operation 31 'trunc' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%t = alloca i64 1" [HLS_Final_vitis_src/spu.cpp:343]   --->   Operation 32 'alloca' 't' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 8> <RAM>
ST_1 : Operation 33 [1/1] (0.46ns)   --->   "%store_ln343 = store i4 0, i4 %empty" [HLS_Final_vitis_src/spu.cpp:343]   --->   Operation 33 'store' 'store_ln343' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln343 = br void %memset.loop" [HLS_Final_vitis_src/spu.cpp:343]   --->   Operation 34 'br' 'br_ln343' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.45>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%p_load = load i4 %empty"   --->   Operation 35 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%p_cast13 = zext i4 %p_load"   --->   Operation 36 'zext' 'p_cast13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.72ns)   --->   "%exitcond9413 = icmp_eq  i4 %p_load, i4 8"   --->   Operation 37 'icmp' 'exitcond9413' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 38 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.80ns)   --->   "%empty_129 = add i4 %p_load, i4 1"   --->   Operation 39 'add' 'empty_129' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond9413, void %memset.loop.split, void %split"   --->   Operation 40 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%t_addr = getelementptr i4 %t, i64 0, i64 %p_cast13"   --->   Operation 41 'getelementptr' 't_addr' <Predicate = (!exitcond9413)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.73ns)   --->   "%store_ln0 = store i4 0, i3 %t_addr"   --->   Operation 42 'store' 'store_ln0' <Predicate = (!exitcond9413)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 8> <RAM>
ST_2 : Operation 43 [1/1] (0.46ns)   --->   "%store_ln0 = store i4 %empty_129, i4 %empty"   --->   Operation 43 'store' 'store_ln0' <Predicate = (!exitcond9413)> <Delay = 0.46>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 44 'br' 'br_ln0' <Predicate = (!exitcond9413)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln349 = zext i3 %i" [HLS_Final_vitis_src/spu.cpp:349]   --->   Operation 45 'zext' 'zext_ln349' <Predicate = (exitcond9413)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.56ns)   --->   "%icmp_ln349 = icmp_eq  i3 %i, i3 0" [HLS_Final_vitis_src/spu.cpp:349]   --->   Operation 46 'icmp' 'icmp_ln349' <Predicate = (exitcond9413)> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.46ns)   --->   "%br_ln349 = br i1 %icmp_ln349, void %if.then2, void %if.end12" [HLS_Final_vitis_src/spu.cpp:349]   --->   Operation 47 'br' 'br_ln349' <Predicate = (exitcond9413)> <Delay = 0.46>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln351 = zext i3 %i" [HLS_Final_vitis_src/spu.cpp:351]   --->   Operation 48 'zext' 'zext_ln351' <Predicate = (exitcond9413 & !icmp_ln349)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.80ns)   --->   "%sub_ln351 = sub i4 8, i4 %zext_ln349" [HLS_Final_vitis_src/spu.cpp:351]   --->   Operation 49 'sub' 'sub_ln351' <Predicate = (exitcond9413 & !icmp_ln349)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%empty_130 = trunc i4 %sub_ln351" [HLS_Final_vitis_src/spu.cpp:351]   --->   Operation 50 'trunc' 'empty_130' <Predicate = (exitcond9413 & !icmp_ln349)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %sub_ln351, i32 1, i32 3" [HLS_Final_vitis_src/spu.cpp:351]   --->   Operation 51 'partselect' 'tmp' <Predicate = (exitcond9413 & !icmp_ln349)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.56ns)   --->   "%icmp = icmp_eq  i3 %tmp, i3 0" [HLS_Final_vitis_src/spu.cpp:351]   --->   Operation 52 'icmp' 'icmp' <Predicate = (exitcond9413 & !icmp_ln349)> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [2/2] (0.46ns)   --->   "%call_ln0 = call void @shake_absorb_Pipeline_VITIS_LOOP_351_1, i3 %i, i3 %p_read_5, i4 %p_read_6, i4 %t"   --->   Operation 53 'call' 'call_ln0' <Predicate = (exitcond9413 & !icmp_ln349)> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 54 [1/1] (0.87ns)   --->   "%sub_ln356 = sub i8 %empty_128, i8 %zext_ln351" [HLS_Final_vitis_src/spu.cpp:356]   --->   Operation 54 'sub' 'sub_ln356' <Predicate = (exitcond9413 & !icmp_ln349)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sub_ln356, i32 3, i32 7" [HLS_Final_vitis_src/spu.cpp:356]   --->   Operation 55 'partselect' 'lshr_ln' <Predicate = (exitcond9413 & !icmp_ln349)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 56 [1/2] (0.00ns)   --->   "%call_ln0 = call void @shake_absorb_Pipeline_VITIS_LOOP_351_1, i3 %i, i3 %p_read_5, i4 %p_read_6, i4 %t"   --->   Operation 56 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 57 [2/2] (0.00ns)   --->   "%call_ln0 = call void @shake_absorb_Pipeline_VITIS_LOOP_12_1, i4 %t, i64 %r_loc"   --->   Operation 57 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.29>
ST_5 : Operation 58 [1/2] (1.18ns)   --->   "%call_ln0 = call void @shake_absorb_Pipeline_VITIS_LOOP_12_1, i4 %t, i64 %r_loc"   --->   Operation 58 'call' 'call_ln0' <Predicate = true> <Delay = 1.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln356 = zext i5 %lshr_ln" [HLS_Final_vitis_src/spu.cpp:356]   --->   Operation 59 'zext' 'zext_ln356' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%this_s_addr = getelementptr i64 %this_s, i64 0, i64 %zext_ln356" [HLS_Final_vitis_src/spu.cpp:356]   --->   Operation 60 'getelementptr' 'this_s_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [2/2] (1.29ns)   --->   "%this_s_load = load i5 %this_s_addr" [HLS_Final_vitis_src/spu.cpp:356]   --->   Operation 61 'load' 'this_s_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 6 <SV = 5> <Delay = 3.61>
ST_6 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node umax)   --->   "%xor_ln351 = xor i2 %empty_130, i2 3" [HLS_Final_vitis_src/spu.cpp:351]   --->   Operation 62 'xor' 'xor_ln351' <Predicate = (!icmp_ln349 & icmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.34ns) (out node of the LUT)   --->   "%umax = select i1 %icmp, i2 %xor_ln351, i2 1" [HLS_Final_vitis_src/spu.cpp:351]   --->   Operation 63 'select' 'umax' <Predicate = (!icmp_ln349)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln351 = trunc i2 %umax" [HLS_Final_vitis_src/spu.cpp:351]   --->   Operation 64 'trunc' 'trunc_ln351' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.14ns)   --->   "%xor_ln351_1 = xor i1 %trunc_ln351, i1 1" [HLS_Final_vitis_src/spu.cpp:351]   --->   Operation 65 'xor' 'xor_ln351_1' <Predicate = (!icmp_ln349)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.62ns)   --->   "%add_ln340 = add i2 %umax, i2 3" [HLS_Final_vitis_src/spu.cpp:340]   --->   Operation 66 'add' 'add_ln340' <Predicate = (!icmp_ln349)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln351)   --->   "%empty_131 = select i1 %icmp, i2 %empty_130, i2 2" [HLS_Final_vitis_src/spu.cpp:351]   --->   Operation 67 'select' 'empty_131' <Predicate = (!icmp_ln349)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node add_ln351)   --->   "%zext_ln351_1 = zext i2 %empty_131" [HLS_Final_vitis_src/spu.cpp:351]   --->   Operation 68 'zext' 'zext_ln351_1' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.93ns) (out node of the LUT)   --->   "%add_ln351 = add i11 %zext_ln351_1, i11 %p_read_cast3" [HLS_Final_vitis_src/spu.cpp:351]   --->   Operation 69 'add' 'add_ln351' <Predicate = (!icmp_ln349)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%r_loc_load = load i64 %r_loc"   --->   Operation 70 'load' 'r_loc_load' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_6 : Operation 71 [1/2] (1.29ns)   --->   "%this_s_load = load i5 %this_s_addr" [HLS_Final_vitis_src/spu.cpp:356]   --->   Operation 71 'load' 'this_s_load' <Predicate = (!icmp_ln349)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_6 : Operation 72 [1/1] (0.32ns)   --->   "%xor_ln356 = xor i64 %this_s_load, i64 %r_loc_load" [HLS_Final_vitis_src/spu.cpp:356]   --->   Operation 72 'xor' 'xor_ln356' <Predicate = (!icmp_ln349)> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (1.29ns)   --->   "%store_ln356 = store i64 %xor_ln356, i5 %this_s_addr" [HLS_Final_vitis_src/spu.cpp:356]   --->   Operation 73 'store' 'store_ln356' <Predicate = (!icmp_ln349)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_6 : Operation 74 [1/1] (0.46ns)   --->   "%br_ln357 = br void %if.end12" [HLS_Final_vitis_src/spu.cpp:357]   --->   Operation 74 'br' 'br_ln357' <Predicate = (!icmp_ln349)> <Delay = 0.46>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%this_pos_1 = phi i11 %add_ln351, void %if.then2, i11 %p_read_cast3, void %split" [HLS_Final_vitis_src/spu.cpp:351]   --->   Operation 75 'phi' 'this_pos_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%mlen_assign_6 = phi i2 %add_ln340, void %if.then2, i2 2, void %split" [HLS_Final_vitis_src/spu.cpp:340]   --->   Operation 76 'phi' 'mlen_assign_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%phi_ln13 = phi i1 %xor_ln351_1, void %if.then2, i1 0, void %split" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 77 'phi' 'phi_ln13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln340 = trunc i11 %this_pos_1" [HLS_Final_vitis_src/spu.cpp:340]   --->   Operation 78 'trunc' 'trunc_ln340' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln340 = zext i2 %mlen_assign_6" [HLS_Final_vitis_src/spu.cpp:340]   --->   Operation 79 'zext' 'zext_ln340' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln340_1 = zext i2 %mlen_assign_6" [HLS_Final_vitis_src/spu.cpp:340]   --->   Operation 80 'zext' 'zext_ln340_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.79ns)   --->   "%icmp_ln359 = icmp_eq  i11 %this_pos_1, i11 0" [HLS_Final_vitis_src/spu.cpp:359]   --->   Operation 81 'icmp' 'icmp_ln359' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.46ns)   --->   "%br_ln359 = br i1 %icmp_ln359, void %land.lhs.true, void %VITIS_LOOP_368_3" [HLS_Final_vitis_src/spu.cpp:359]   --->   Operation 82 'br' 'br_ln359' <Predicate = true> <Delay = 0.46>
ST_6 : Operation 83 [1/1] (0.96ns)   --->   "%sub_ln359 = sub i11 168, i11 %this_pos_1" [HLS_Final_vitis_src/spu.cpp:359]   --->   Operation 83 'sub' 'sub_ln359' <Predicate = (!icmp_ln359)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln359 = trunc i11 %sub_ln359" [HLS_Final_vitis_src/spu.cpp:359]   --->   Operation 84 'trunc' 'trunc_ln359' <Predicate = (!icmp_ln359)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln359_1 = trunc i11 %sub_ln359" [HLS_Final_vitis_src/spu.cpp:359]   --->   Operation 85 'trunc' 'trunc_ln359_1' <Predicate = (!icmp_ln359)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.79ns)   --->   "%icmp_ln359_1 = icmp_ult  i11 %zext_ln340_1, i11 %sub_ln359" [HLS_Final_vitis_src/spu.cpp:359]   --->   Operation 86 'icmp' 'icmp_ln359_1' <Predicate = (!icmp_ln359)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.46ns)   --->   "%br_ln359 = br i1 %icmp_ln359_1, void %for.cond.preheader, void %VITIS_LOOP_368_3" [HLS_Final_vitis_src/spu.cpp:359]   --->   Operation 87 'br' 'br_ln359' <Predicate = (!icmp_ln359)> <Delay = 0.46>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln342_2 = partselect i5 @_ssdm_op_PartSelect.i5.i11.i32.i32, i11 %this_pos_1, i32 3, i32 7" [HLS_Final_vitis_src/spu.cpp:342]   --->   Operation 88 'partselect' 'trunc_ln342_2' <Predicate = (!icmp_ln359 & !icmp_ln359_1)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.18>
ST_7 : Operation 89 [1/1] (0.18ns)   --->   "%select_ln13 = select i1 %phi_ln13, i4 %p_read2_cast, i4 %p_read_6" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 89 'select' 'select_ln13' <Predicate = true> <Delay = 0.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.18ns)   --->   "%select_ln13_1 = select i1 %phi_ln13, i4 %p_read_6, i4 %p_read2_cast" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 90 'select' 'select_ln13_1' <Predicate = true> <Delay = 0.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 91 [2/2] (0.00ns)   --->   "%call_ln13 = call void @shake_absorb_Pipeline_VITIS_LOOP_360_2, i4 %select_ln13_1, i4 %select_ln13, i4 %select_ln13_1, i5 %trunc_ln342_2, i64 %this_s" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 91 'call' 'call_ln13' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 92 [1/2] (0.00ns)   --->   "%call_ln13 = call void @shake_absorb_Pipeline_VITIS_LOOP_360_2, i4 %select_ln13_1, i4 %select_ln13, i4 %select_ln13_1, i5 %trunc_ln342_2, i64 %this_s" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 92 'call' 'call_ln13' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 93 [2/2] (0.00ns)   --->   "%call_ln365 = call void @KeccakF1600_StatePermute, i64 %this_s, i64 %KeccakF_RoundConstants" [HLS_Final_vitis_src/spu.cpp:365]   --->   Operation 93 'call' 'call_ln365' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 1.63>
ST_10 : Operation 94 [1/1] (0.71ns)   --->   "%sub_ln363 = sub i3 %zext_ln340, i3 %trunc_ln359_1" [HLS_Final_vitis_src/spu.cpp:363]   --->   Operation 94 'sub' 'sub_ln363' <Predicate = (!icmp_ln359 & !icmp_ln359_1)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 95 [1/2] (0.00ns)   --->   "%call_ln365 = call void @KeccakF1600_StatePermute, i64 %this_s, i64 %KeccakF_RoundConstants" [HLS_Final_vitis_src/spu.cpp:365]   --->   Operation 95 'call' 'call_ln365' <Predicate = (!icmp_ln359 & !icmp_ln359_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 96 [1/1] (0.14ns)   --->   "%xor_ln366 = xor i1 %phi_ln13, i1 %trunc_ln359" [HLS_Final_vitis_src/spu.cpp:366]   --->   Operation 96 'xor' 'xor_ln366' <Predicate = (!icmp_ln359 & !icmp_ln359_1)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 97 [1/1] (0.46ns)   --->   "%br_ln366 = br void %VITIS_LOOP_368_3" [HLS_Final_vitis_src/spu.cpp:366]   --->   Operation 97 'br' 'br_ln366' <Predicate = (!icmp_ln359 & !icmp_ln359_1)> <Delay = 0.46>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%phi_ln340 = phi i8 0, void %for.cond.preheader, i8 %trunc_ln340, void %if.end12, i8 %trunc_ln340, void %land.lhs.true" [HLS_Final_vitis_src/spu.cpp:340]   --->   Operation 98 'phi' 'phi_ln340' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%mlen_assign_8 = phi i3 %sub_ln363, void %for.cond.preheader, i3 %zext_ln340, void %if.end12, i3 %zext_ln340, void %land.lhs.true" [HLS_Final_vitis_src/spu.cpp:363]   --->   Operation 99 'phi' 'mlen_assign_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%phi_ln340_1 = phi i1 %xor_ln366, void %for.cond.preheader, i1 %phi_ln13, void %if.end12, i1 %phi_ln13, void %land.lhs.true" [HLS_Final_vitis_src/spu.cpp:340]   --->   Operation 100 'phi' 'phi_ln340_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%mlen_assign_9 = alloca i32 1"   --->   Operation 101 'alloca' 'mlen_assign_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln340 = sext i3 %mlen_assign_8" [HLS_Final_vitis_src/spu.cpp:340]   --->   Operation 102 'sext' 'sext_ln340' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.18ns)   --->   "%select_ln13_2 = select i1 %phi_ln340_1, i4 %p_read2_cast, i4 %p_read_6" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 103 'select' 'select_ln13_2' <Predicate = true> <Delay = 0.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 104 [1/1] (0.18ns)   --->   "%select_ln13_3 = select i1 %phi_ln340_1, i4 %p_read_6, i4 %p_read2_cast" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 104 'select' 'select_ln13_3' <Predicate = true> <Delay = 0.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 105 [1/1] (0.46ns)   --->   "%store_ln368 = store i64 %sext_ln340, i64 %mlen_assign_9" [HLS_Final_vitis_src/spu.cpp:368]   --->   Operation 105 'store' 'store_ln368' <Predicate = true> <Delay = 0.46>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln368 = br void %while.cond41" [HLS_Final_vitis_src/spu.cpp:368]   --->   Operation 106 'br' 'br_ln368' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 1.82>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%mlen_assign_9_load = load i64 %mlen_assign_9" [HLS_Final_vitis_src/spu.cpp:340]   --->   Operation 107 'load' 'mlen_assign_9_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (1.14ns)   --->   "%icmp_ln368 = icmp_ugt  i64 %mlen_assign_9_load, i64 167" [HLS_Final_vitis_src/spu.cpp:368]   --->   Operation 108 'icmp' 'icmp_ln368' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln368 = br i1 %icmp_ln368, void %VITIS_LOOP_376_5, void %for.body48.lr.ph" [HLS_Final_vitis_src/spu.cpp:368]   --->   Operation 109 'br' 'br_ln368' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 110 [2/2] (0.00ns)   --->   "%call_ln13 = call void @shake_absorb_Pipeline_VITIS_LOOP_369_4, i4 %select_ln13_3, i4 %select_ln13_2, i4 %select_ln13_3, i64 %this_s" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 110 'call' 'call_ln13' <Predicate = (icmp_ln368)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 111 [1/1] (1.36ns)   --->   "%add_ln368 = add i64 %mlen_assign_9_load, i64 18446744073709551448" [HLS_Final_vitis_src/spu.cpp:368]   --->   Operation 111 'add' 'add_ln368' <Predicate = (icmp_ln368)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 112 [1/1] (0.46ns)   --->   "%store_ln368 = store i64 %add_ln368, i64 %mlen_assign_9" [HLS_Final_vitis_src/spu.cpp:368]   --->   Operation 112 'store' 'store_ln368' <Predicate = (icmp_ln368)> <Delay = 0.46>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln340_3 = trunc i64 %mlen_assign_9_load" [HLS_Final_vitis_src/spu.cpp:340]   --->   Operation 113 'trunc' 'trunc_ln340_3' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %phi_ln340, i32 3, i32 7" [HLS_Final_vitis_src/spu.cpp:376]   --->   Operation 114 'partselect' 'trunc_ln7' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i5 @_ssdm_op_PartSelect.i5.i64.i32.i32, i64 %mlen_assign_9_load, i32 3, i32 7" [HLS_Final_vitis_src/spu.cpp:340]   --->   Operation 115 'partselect' 'tmp_4' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_11 : Operation 116 [2/2] (0.00ns)   --->   "%call_ln340 = call void @shake_absorb_Pipeline_VITIS_LOOP_376_5, i5 %tmp_4, i4 %select_ln13_3, i4 %select_ln13_2, i4 %select_ln13_3, i5 %trunc_ln7, i64 %this_s" [HLS_Final_vitis_src/spu.cpp:340]   --->   Operation 116 'call' 'call_ln340' <Predicate = (!icmp_ln368)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %tmp_4, i3 0" [HLS_Final_vitis_src/spu.cpp:378]   --->   Operation 117 'bitconcatenate' 'and_ln' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln378 = zext i8 %and_ln" [HLS_Final_vitis_src/spu.cpp:378]   --->   Operation 118 'zext' 'zext_ln378' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_11 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln379 = zext i8 %and_ln" [HLS_Final_vitis_src/spu.cpp:379]   --->   Operation 119 'zext' 'zext_ln379' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_11 : Operation 120 [1/1] (0.90ns)   --->   "%sub_ln340 = sub i9 %trunc_ln340_3, i9 %zext_ln379" [HLS_Final_vitis_src/spu.cpp:340]   --->   Operation 120 'sub' 'sub_ln340' <Predicate = (!icmp_ln368)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 121 [1/1] (0.87ns)   --->   "%add_ln382 = add i8 %phi_ln340, i8 %and_ln" [HLS_Final_vitis_src/spu.cpp:382]   --->   Operation 121 'add' 'add_ln382' <Predicate = (!icmp_ln368)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 122 [1/1] (1.14ns)   --->   "%icmp_ln382 = icmp_eq  i64 %mlen_assign_9_load, i64 %zext_ln378" [HLS_Final_vitis_src/spu.cpp:382]   --->   Operation 122 'icmp' 'icmp_ln382' <Predicate = (!icmp_ln368)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 123 [1/2] (0.00ns)   --->   "%call_ln13 = call void @shake_absorb_Pipeline_VITIS_LOOP_369_4, i4 %select_ln13_3, i4 %select_ln13_2, i4 %select_ln13_3, i64 %this_s" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 123 'call' 'call_ln13' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 124 [2/2] (0.00ns)   --->   "%call_ln373 = call void @KeccakF1600_StatePermute, i64 %this_s, i64 %KeccakF_RoundConstants" [HLS_Final_vitis_src/spu.cpp:373]   --->   Operation 124 'call' 'call_ln373' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 125 [1/1] (0.00ns)   --->   "%specloopname_ln342 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [HLS_Final_vitis_src/spu.cpp:342]   --->   Operation 125 'specloopname' 'specloopname_ln342' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 126 [1/2] (0.00ns)   --->   "%call_ln373 = call void @KeccakF1600_StatePermute, i64 %this_s, i64 %KeccakF_RoundConstants" [HLS_Final_vitis_src/spu.cpp:373]   --->   Operation 126 'call' 'call_ln373' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln368 = br void %while.cond41" [HLS_Final_vitis_src/spu.cpp:368]   --->   Operation 127 'br' 'br_ln368' <Predicate = true> <Delay = 0.00>

State 15 <SV = 11> <Delay = 0.46>
ST_15 : Operation 128 [1/2] (0.00ns)   --->   "%call_ln340 = call void @shake_absorb_Pipeline_VITIS_LOOP_376_5, i5 %tmp_4, i4 %select_ln13_3, i4 %select_ln13_2, i4 %select_ln13_3, i5 %trunc_ln7, i64 %this_s" [HLS_Final_vitis_src/spu.cpp:340]   --->   Operation 128 'call' 'call_ln340' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 129 [1/1] (0.46ns)   --->   "%br_ln382 = br i1 %icmp_ln382, void %for.inc100.preheader, void %if.end126" [HLS_Final_vitis_src/spu.cpp:382]   --->   Operation 129 'br' 'br_ln382' <Predicate = true> <Delay = 0.46>
ST_15 : Operation 130 [2/2] (0.00ns)   --->   "%call_ln0 = call void @shake_absorb_Pipeline_VITIS_LOOP_383_6, i4 %t"   --->   Operation 130 'call' 'call_ln0' <Predicate = (!icmp_ln382)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 12> <Delay = 0.00>
ST_16 : Operation 131 [1/2] (0.00ns)   --->   "%call_ln0 = call void @shake_absorb_Pipeline_VITIS_LOOP_383_6, i4 %t"   --->   Operation 131 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 13> <Delay = 1.53>
ST_17 : Operation 132 [2/2] (1.53ns)   --->   "%call_ln340 = call void @shake_absorb_Pipeline_VITIS_LOOP_385_7, i9 %sub_ln340, i1 %phi_ln340_1, i3 %p_read_5, i4 %p_read_6, i4 %t" [HLS_Final_vitis_src/spu.cpp:340]   --->   Operation 132 'call' 'call_ln340' <Predicate = true> <Delay = 1.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln388 = trunc i9 %sub_ln340" [HLS_Final_vitis_src/spu.cpp:388]   --->   Operation 133 'trunc' 'trunc_ln388' <Predicate = true> <Delay = 0.00>

State 18 <SV = 14> <Delay = 0.00>
ST_18 : Operation 134 [1/2] (0.00ns)   --->   "%call_ln340 = call void @shake_absorb_Pipeline_VITIS_LOOP_385_7, i9 %sub_ln340, i1 %phi_ln340_1, i3 %p_read_5, i4 %p_read_6, i4 %t" [HLS_Final_vitis_src/spu.cpp:340]   --->   Operation 134 'call' 'call_ln340' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 15> <Delay = 0.00>
ST_19 : Operation 135 [2/2] (0.00ns)   --->   "%call_ln0 = call void @shake_absorb_Pipeline_VITIS_LOOP_12_12, i4 %t, i64 %r_3_loc"   --->   Operation 135 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 16> <Delay = 1.29>
ST_20 : Operation 136 [1/2] (1.18ns)   --->   "%call_ln0 = call void @shake_absorb_Pipeline_VITIS_LOOP_12_12, i4 %t, i64 %r_3_loc"   --->   Operation 136 'call' 'call_ln0' <Predicate = true> <Delay = 1.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 137 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %add_ln382, i32 3, i32 7" [HLS_Final_vitis_src/spu.cpp:387]   --->   Operation 137 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln387 = zext i5 %lshr_ln1" [HLS_Final_vitis_src/spu.cpp:387]   --->   Operation 138 'zext' 'zext_ln387' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 139 [1/1] (0.00ns)   --->   "%this_s_addr_1 = getelementptr i64 %this_s, i64 0, i64 %zext_ln387" [HLS_Final_vitis_src/spu.cpp:387]   --->   Operation 139 'getelementptr' 'this_s_addr_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 140 [2/2] (1.29ns)   --->   "%this_s_load_1 = load i5 %this_s_addr_1" [HLS_Final_vitis_src/spu.cpp:387]   --->   Operation 140 'load' 'this_s_load_1' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 21 <SV = 17> <Delay = 2.92>
ST_21 : Operation 141 [1/1] (0.00ns)   --->   "%r_3_loc_load = load i64 %r_3_loc"   --->   Operation 141 'load' 'r_3_loc_load' <Predicate = (!icmp_ln382)> <Delay = 0.00>
ST_21 : Operation 142 [1/2] (1.29ns)   --->   "%this_s_load_1 = load i5 %this_s_addr_1" [HLS_Final_vitis_src/spu.cpp:387]   --->   Operation 142 'load' 'this_s_load_1' <Predicate = (!icmp_ln382)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_21 : Operation 143 [1/1] (0.32ns)   --->   "%xor_ln387 = xor i64 %this_s_load_1, i64 %r_3_loc_load" [HLS_Final_vitis_src/spu.cpp:387]   --->   Operation 143 'xor' 'xor_ln387' <Predicate = (!icmp_ln382)> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 144 [1/1] (1.29ns)   --->   "%store_ln387 = store i64 %xor_ln387, i5 %this_s_addr_1" [HLS_Final_vitis_src/spu.cpp:387]   --->   Operation 144 'store' 'store_ln387' <Predicate = (!icmp_ln382)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_21 : Operation 145 [1/1] (0.87ns)   --->   "%add_ln388 = add i8 %add_ln382, i8 %trunc_ln388" [HLS_Final_vitis_src/spu.cpp:388]   --->   Operation 145 'add' 'add_ln388' <Predicate = (!icmp_ln382)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 146 [1/1] (0.46ns)   --->   "%br_ln389 = br void %if.end126" [HLS_Final_vitis_src/spu.cpp:389]   --->   Operation 146 'br' 'br_ln389' <Predicate = (!icmp_ln382)> <Delay = 0.46>
ST_21 : Operation 147 [1/1] (0.00ns)   --->   "%phi_ln390 = phi i8 %add_ln388, void %for.inc100.preheader, i8 %add_ln382, void %VITIS_LOOP_376_5" [HLS_Final_vitis_src/spu.cpp:390]   --->   Operation 147 'phi' 'phi_ln390' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 148 [1/1] (0.00ns)   --->   "%ret_ln390 = ret i8 %phi_ln390" [HLS_Final_vitis_src/spu.cpp:390]   --->   Operation 148 'ret' 'ret_ln390' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.46ns
The critical path consists of the following:
	'alloca' operation ('empty') [6]  (0 ns)
	'store' operation ('store_ln343', HLS_Final_vitis_src/spu.cpp:343) of constant 0 on local variable 'empty' [17]  (0.46 ns)

 <State 2>: 1.45ns
The critical path consists of the following:
	'sub' operation ('sub_ln351', HLS_Final_vitis_src/spu.cpp:351) [37]  (0.809 ns)
	'icmp' operation ('icmp', HLS_Final_vitis_src/spu.cpp:351) [41]  (0.561 ns)
	blocking operation 0.0835 ns on control path)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 1.3ns
The critical path consists of the following:
	'getelementptr' operation ('this_s_addr', HLS_Final_vitis_src/spu.cpp:356) [55]  (0 ns)
	'load' operation ('this_s_load', HLS_Final_vitis_src/spu.cpp:356) on array 'this_s' [56]  (1.3 ns)

 <State 6>: 3.62ns
The critical path consists of the following:
	'select' operation ('empty_131', HLS_Final_vitis_src/spu.cpp:351) [46]  (0 ns)
	'add' operation ('add_ln351', HLS_Final_vitis_src/spu.cpp:351) [48]  (0.933 ns)
	multiplexor before 'phi' operation ('this_pos_1', HLS_Final_vitis_src/spu.cpp:351) with incoming values : ('p_read_cast3') ('add_ln351', HLS_Final_vitis_src/spu.cpp:351) [61]  (0.46 ns)
	'phi' operation ('this_pos_1', HLS_Final_vitis_src/spu.cpp:351) with incoming values : ('p_read_cast3') ('add_ln351', HLS_Final_vitis_src/spu.cpp:351) [61]  (0 ns)
	'sub' operation ('sub_ln359', HLS_Final_vitis_src/spu.cpp:359) [70]  (0.965 ns)
	'icmp' operation ('icmp_ln359_1', HLS_Final_vitis_src/spu.cpp:359) [73]  (0.799 ns)
	multiplexor before 'phi' operation ('phi_ln340', HLS_Final_vitis_src/spu.cpp:340) with incoming values : ('trunc_ln340', HLS_Final_vitis_src/spu.cpp:340) [85]  (0.46 ns)

 <State 7>: 0.187ns
The critical path consists of the following:
	'select' operation ('select_ln13', HLS_Final_vitis_src/spu.cpp:13) [76]  (0.187 ns)

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 1.64ns
The critical path consists of the following:
	'sub' operation ('mlen', HLS_Final_vitis_src/spu.cpp:363) [80]  (0.715 ns)
	multiplexor before 'phi' operation ('mlen', HLS_Final_vitis_src/spu.cpp:363) with incoming values : ('zext_ln340', HLS_Final_vitis_src/spu.cpp:340) ('mlen', HLS_Final_vitis_src/spu.cpp:363) [86]  (0.46 ns)
	'phi' operation ('mlen', HLS_Final_vitis_src/spu.cpp:363) with incoming values : ('zext_ln340', HLS_Final_vitis_src/spu.cpp:340) ('mlen', HLS_Final_vitis_src/spu.cpp:363) [86]  (0 ns)
	'store' operation ('store_ln368', HLS_Final_vitis_src/spu.cpp:368) of variable 'sext_ln340', HLS_Final_vitis_src/spu.cpp:340 on local variable 'mlen' [92]  (0.46 ns)

 <State 11>: 1.82ns
The critical path consists of the following:
	'load' operation ('mlen', HLS_Final_vitis_src/spu.cpp:340) on local variable 'mlen' [95]  (0 ns)
	'add' operation ('mlen', HLS_Final_vitis_src/spu.cpp:368) [101]  (1.36 ns)
	'store' operation ('store_ln368', HLS_Final_vitis_src/spu.cpp:368) of variable 'mlen', HLS_Final_vitis_src/spu.cpp:368 on local variable 'mlen' [103]  (0.46 ns)

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 0.46ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('phi_ln390', HLS_Final_vitis_src/spu.cpp:390) with incoming values : ('add_ln382', HLS_Final_vitis_src/spu.cpp:382) ('add_ln388', HLS_Final_vitis_src/spu.cpp:388) [132]  (0.46 ns)

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 1.53ns
The critical path consists of the following:
	'call' operation ('call_ln340', HLS_Final_vitis_src/spu.cpp:340) to 'shake_absorb_Pipeline_VITIS_LOOP_385_7' [119]  (1.53 ns)

 <State 18>: 0ns
The critical path consists of the following:

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 1.3ns
The critical path consists of the following:
	'getelementptr' operation ('this_s_addr_1', HLS_Final_vitis_src/spu.cpp:387) [124]  (0 ns)
	'load' operation ('this_s_load_1', HLS_Final_vitis_src/spu.cpp:387) on array 'this_s' [125]  (1.3 ns)

 <State 21>: 2.92ns
The critical path consists of the following:
	'load' operation ('this_s_load_1', HLS_Final_vitis_src/spu.cpp:387) on array 'this_s' [125]  (1.3 ns)
	'xor' operation ('xor_ln387', HLS_Final_vitis_src/spu.cpp:387) [126]  (0.326 ns)
	'store' operation ('store_ln387', HLS_Final_vitis_src/spu.cpp:387) of variable 'xor_ln387', HLS_Final_vitis_src/spu.cpp:387 on array 'this_s' [127]  (1.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
