
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003381                       # Number of seconds simulated
sim_ticks                                  3380672793                       # Number of ticks simulated
final_tick                               574911710469                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 395523                       # Simulator instruction rate (inst/s)
host_op_rate                                   508719                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 311094                       # Simulator tick rate (ticks/s)
host_mem_usage                               16919240                       # Number of bytes of host memory used
host_seconds                                 10867.06                       # Real time elapsed on the host
sim_insts                                  4298167679                       # Number of instructions simulated
sim_ops                                    5528275178                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       266496                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       355968                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       125056                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       225664                       # Number of bytes read from this memory
system.physmem.bytes_read::total               994688                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21504                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       290304                       # Number of bytes written to this memory
system.physmem.bytes_written::total            290304                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2082                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2781                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          977                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1763                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  7771                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2268                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2268                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1590216                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     78829279                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1665941                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    105295017                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1514491                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     36991453                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1590216                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     66751210                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               294227824                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1590216                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1665941                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1514491                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1590216                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            6360864                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          85871665                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               85871665                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          85871665                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1590216                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     78829279                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1665941                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    105295017                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1514491                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     36991453                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1590216                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     66751210                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              380099489                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 8107130                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2859802                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2493296                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       189884                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1443987                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1385956                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          200926                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5731                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3506737                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15880249                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2859802                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1586882                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3363328                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         879197                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        360608                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1724110                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91098                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7918832                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.311021                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.289383                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4555504     57.53%     57.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          601580      7.60%     65.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          294387      3.72%     68.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          222469      2.81%     71.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          183204      2.31%     73.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          159626      2.02%     75.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54528      0.69%     76.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          195556      2.47%     79.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1651978     20.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7918832                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.352751                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.958800                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3631260                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       337045                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3248895                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16308                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        685323                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313697                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2860                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17745478                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4410                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        685323                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3782531                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         153579                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        41150                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3112620                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       143622                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17184357                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           38                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         70536                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        60843                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22753941                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78247354                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78247354                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903406                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7850497                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2102                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1104                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           364384                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2629561                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       596575                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7385                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       200265                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16160648                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2109                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13779421                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18141                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4676254                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12705861                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           75                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7918832                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.740083                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.856477                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2849832     35.99%     35.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1681388     21.23%     57.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       854458     10.79%     68.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       999319     12.62%     80.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       743878      9.39%     90.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       477943      6.04%     96.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       204851      2.59%     98.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60477      0.76%     99.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        46686      0.59%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7918832                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58539     73.08%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12489     15.59%     88.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9076     11.33%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10813130     78.47%     78.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109493      0.79%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2362396     17.14%     96.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       493406      3.58%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13779421                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.699667                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              80104                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005813                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35575918                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20839120                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13294665                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13859525                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22376                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       741481                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          130                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          117                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       156820                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        685323                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          88644                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         7611                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16162758                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        63428                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2629561                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       596575                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1096                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          4046                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           46                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          117                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        96116                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       111697                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207813                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13476276                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2259569                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       303144                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2739871                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2018318                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            480302                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.662275                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13320170                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13294665                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7997962                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19704974                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.639873                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.405885                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370184                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4792708                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2034                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       188122                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7233509                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.571877                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.287295                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3395854     46.95%     46.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1533561     21.20%     68.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       837676     11.58%     79.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       305834      4.23%     83.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       262725      3.63%     87.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       116868      1.62%     89.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       280841      3.88%     93.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        77717      1.07%     94.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       422433      5.84%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7233509                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370184                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327829                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888074                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779014                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928958                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       422433                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            22973864                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           33011968                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3895                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 188298                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370184                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.810713                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.810713                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.233482                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.233482                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62397995                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17449201                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18308529                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2028                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus1.numCycles                 8107130                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2919906                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2370558                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       199563                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1220972                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1152260                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          310236                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8625                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3063500                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16116394                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2919906                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1462496                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3403378                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1048392                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        566426                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1506210                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        89902                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7877508                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.521605                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.322987                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4474130     56.80%     56.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          213304      2.71%     59.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          243305      3.09%     62.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          445487      5.66%     68.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          197117      2.50%     70.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          305939      3.88%     74.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          167717      2.13%     76.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          140948      1.79%     78.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1689561     21.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7877508                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.360165                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.987928                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3233246                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       521370                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3247471                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        33139                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        842277                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       496021                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2189                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19179749                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4590                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        842277                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3409004                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         135407                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       142705                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3100745                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       247365                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18438635                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         4168                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        132424                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        72099                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          693                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     25832371                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     85892266                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     85892266                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15886520                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9945831                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3941                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2396                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           635533                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1718159                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       878546                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        12183                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       264401                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17323639                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3931                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13949855                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27731                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5845179                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     17506628                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          788                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7877508                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.770846                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.923383                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2770632     35.17%     35.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1672239     21.23%     56.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1127496     14.31%     70.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       787769     10.00%     80.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       661346      8.40%     89.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       354299      4.50%     93.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       353048      4.48%     98.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        81282      1.03%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        69397      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7877508                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         101150     76.59%     76.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             4      0.00%     76.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     76.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     76.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     76.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     76.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     76.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     76.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     76.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     76.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     76.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     76.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     76.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     76.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     76.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     76.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     76.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     76.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     76.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     76.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     76.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     76.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     76.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     76.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     76.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     76.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     76.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     76.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         14198     10.75%     87.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16710     12.65%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11629351     83.37%     83.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       197347      1.41%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1537      0.01%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1390055      9.96%     94.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       731565      5.24%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13949855                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.720690                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             132062                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009467                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35937009                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23172905                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13545992                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14081917                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        27175                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       670234                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          240                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          165                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       221960                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        842277                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          52691                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8174                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17327570                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        61082                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1718159                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       878546                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2364                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          5951                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           23                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          165                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       118061                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       114485                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       232546                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13686357                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1297001                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       263496                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1999081                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1938436                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            702080                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.688188                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13556688                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13545992                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8867568                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24878815                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.670874                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356430                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9311608                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11436546                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5891069                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3143                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       202139                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7035231                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.625611                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.161047                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2789834     39.66%     39.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1909882     27.15%     66.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       784846     11.16%     77.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       390847      5.56%     83.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       398454      5.66%     89.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       156622      2.23%     91.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       171131      2.43%     93.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        88201      1.25%     95.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       345414      4.91%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7035231                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9311608                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11436546                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1704507                       # Number of memory references committed
system.switch_cpus1.commit.loads              1047925                       # Number of loads committed
system.switch_cpus1.commit.membars               1562                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1644380                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10303278                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       232685                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       345414                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24017276                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35498258                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4731                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 229622                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9311608                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11436546                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9311608                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.870648                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.870648                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.148570                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.148570                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        61530102                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18726877                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17750846                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3138                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8107130                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2992627                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2438862                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       203312                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1222483                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1165932                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          315616                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8985                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3136175                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16333669                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2992627                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1481548                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3619554                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1043299                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        474119                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1536557                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        82682                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8067978                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.503602                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.323404                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4448424     55.14%     55.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          375641      4.66%     59.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          373886      4.63%     64.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          464418      5.76%     70.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          142464      1.77%     71.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          182395      2.26%     74.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          152658      1.89%     76.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          140177      1.74%     77.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1787915     22.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8067978                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.369135                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.014729                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3289961                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       448193                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3459264                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        32742                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        837817                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       505649                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          326                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      19466688                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1970                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        837817                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3439638                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          47869                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       228055                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3340201                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       174389                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      18791936                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        107615                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        47603                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     26398672                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     87548827                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     87548827                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16364453                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10034214                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3492                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1862                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           481640                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1737511                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       899232                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         8049                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       323574                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          17659579                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3500                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14214105                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        28978                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      5896657                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     17807478                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          180                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8067978                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.761793                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.905866                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2883357     35.74%     35.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1658548     20.56%     56.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1137046     14.09%     70.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       780368      9.67%     80.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       763663      9.47%     89.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       371942      4.61%     94.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       350835      4.35%     98.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        56763      0.70%     99.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        65456      0.81%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8067978                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          89609     75.74%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         14942     12.63%     88.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        13758     11.63%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11882951     83.60%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       177911      1.25%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1624      0.01%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1407349      9.90%     94.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       744270      5.24%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14214105                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.753284                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             118309                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008323                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     36643475                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     23559856                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13818258                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14332414                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        17124                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       669483                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           27                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          122                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       221083                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        837817                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          26461                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         4154                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     17663079                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        38455                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1737511                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       899232                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1844                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          3213                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          122                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       123146                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       114843                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       237989                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     13970068                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1314196                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       244037                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2034863                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1994992                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            720667                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.723183                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13834291                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13818258                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          8968873                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         25308541                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.704457                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354381                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9518497                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11733407                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      5929689                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       204760                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7230160                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.622842                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.158050                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2866875     39.65%     39.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      1965096     27.18%     66.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       798695     11.05%     77.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       434311      6.01%     83.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       381748      5.28%     89.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       156927      2.17%     91.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       176409      2.44%     93.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       102885      1.42%     95.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       347214      4.80%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7230160                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9518497                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11733407                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1746177                       # Number of memory references committed
system.switch_cpus2.commit.loads              1068028                       # Number of loads committed
system.switch_cpus2.commit.membars               1650                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1702547                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10562610                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       242544                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       347214                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            24545873                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           36164834                       # The number of ROB writes
system.switch_cpus2.timesIdled                   1940                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  39152                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9518497                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11733407                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9518497                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.851724                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.851724                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.174090                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.174090                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        62707151                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19212582                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       17983822                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3314                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus3.numCycles                 8107130                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2916913                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2373796                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       196089                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1193541                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1127405                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          307500                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8638                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2910764                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              16104328                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2916913                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1434905                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3542387                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1053496                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        620946                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1425162                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        83305                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      7927910                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.512978                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.306517                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4385523     55.32%     55.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          310381      3.92%     59.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          249886      3.15%     62.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          608824      7.68%     70.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          162036      2.04%     72.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          219564      2.77%     74.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          152154      1.92%     76.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           89183      1.12%     77.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1750359     22.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      7927910                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.359796                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.986440                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3037864                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       608606                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3405931                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        21961                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        853542                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       497166                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          281                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      19285919                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1457                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        853542                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3260850                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         110707                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       176421                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3200394                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       325991                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      18600965                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          325                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        131321                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       105457                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           24                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     26014596                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     86841194                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     86841194                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     15946269                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10068299                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3937                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2377                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           912902                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1748676                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       907444                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        17642                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       304208                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          17564590                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3936                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13928308                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        29012                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6057058                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18647236                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          762                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      7927910                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.756870                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.895007                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2787793     35.16%     35.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1694582     21.37%     56.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1097563     13.84%     70.38% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       818039     10.32%     80.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       712580      8.99%     89.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       369588      4.66%     94.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       316537      3.99%     98.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        62823      0.79%     99.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        68405      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      7927910                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          82457     69.77%     69.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             4      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         17867     15.12%     84.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        17852     15.11%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11576531     83.12%     83.12% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       194417      1.40%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1554      0.01%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1392317     10.00%     94.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       763489      5.48%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13928308                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.718032                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             118180                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008485                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     35931712                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     23625767                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13568536                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      14046488                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        53798                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       692800                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          324                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          187                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       230554                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        853542                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          63696                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         7885                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     17568527                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        37086                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1748676                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       907444                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2354                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6322                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           14                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          187                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       118600                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       111661                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       230261                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13705264                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1303750                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       223038                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2047577                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1931307                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            743827                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.690520                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13577997                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13568536                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8822828                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         25065007                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.673655                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351998                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9343640                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11484020                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6084616                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3174                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       199286                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7074368                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.623328                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.143720                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2763996     39.07%     39.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      1951807     27.59%     66.66% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       787874     11.14%     77.80% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       452917      6.40%     84.20% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       361544      5.11%     89.31% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       151341      2.14%     91.45% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       178173      2.52%     93.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        87933      1.24%     95.21% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       338783      4.79%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7074368                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9343640                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11484020                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1732766                       # Number of memory references committed
system.switch_cpus3.commit.loads              1055876                       # Number of loads committed
system.switch_cpus3.commit.membars               1578                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1647230                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10350685                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       234115                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       338783                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            24304065                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           35991430                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3580                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 179220                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9343640                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11484020                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9343640                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.867663                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.867663                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.152521                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.152521                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        61657912                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18741015                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       17787034                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3168                       # number of misc regfile writes
system.l2.replacements                           7773                       # number of replacements
system.l2.tagsinuse                       8187.458552                       # Cycle average of tags in use
system.l2.total_refs                           416421                       # Total number of references to valid blocks.
system.l2.sampled_refs                          15958                       # Sample count of references to valid blocks.
system.l2.avg_refs                          26.094811                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            83.785298                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     29.242551                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    958.509949                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     29.159812                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1121.886936                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     28.444457                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    431.367817                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     29.117138                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    802.159697                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1229.223764                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1336.703225                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            842.735085                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           1265.122823                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.010228                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.003570                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.117006                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.003560                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.136949                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.003472                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.052657                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.003554                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.097920                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.150052                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.163172                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.102873                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.154434                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999446                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         3323                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4114                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         2648                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         3463                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   13558                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             4395                       # number of Writeback hits
system.l2.Writeback_hits::total                  4395                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           23                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           58                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           38                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   167                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         3346                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4172                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         2686                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         3511                       # number of demand (read+write) hits
system.l2.demand_hits::total                    13725                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         3346                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4172                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         2686                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         3511                       # number of overall hits
system.l2.overall_hits::total                   13725                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2082                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           44                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2781                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          977                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1762                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  7770                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   1                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2082                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           44                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2781                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          977                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1763                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7771                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2082                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           44                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2781                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          977                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1763                       # number of overall misses
system.l2.overall_misses::total                  7771                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2473839                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    127641419                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2449305                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    166849708                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2516547                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     60381623                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2485664                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    107126201                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       471924306                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data        40555                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         40555                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2473839                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    127641419                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2449305                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    166849708                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2516547                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     60381623                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2485664                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    107166756                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        471964861                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2473839                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    127641419                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2449305                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    166849708                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2516547                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     60381623                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2485664                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    107166756                       # number of overall miss cycles
system.l2.overall_miss_latency::total       471964861                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           46                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5405                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           48                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         6895                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         3625                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5225                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               21328                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         4395                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              4395                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           23                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           58                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           38                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           49                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               168                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           46                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5428                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           48                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         6953                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         3663                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5274                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                21496                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           46                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5428                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           48                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         6953                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         3663                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5274                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               21496                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.913043                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.385199                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.916667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.403336                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.975610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.269517                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.976744                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.337225                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.364310                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.020408                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.005952                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.913043                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.383567                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.916667                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.399971                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.975610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.266721                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.976744                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.334281                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.361509                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.913043                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.383567                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.916667                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.399971                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.975610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.266721                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.976744                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.334281                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.361509                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 58900.928571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 61307.117675                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 55666.022727                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 59996.299173                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 62913.675000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 61803.094166                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 59182.476190                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 60798.070942                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 60736.718919                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data        40555                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        40555                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 58900.928571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 61307.117675                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 55666.022727                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 59996.299173                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 62913.675000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 61803.094166                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 59182.476190                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 60786.588769                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 60734.121863                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 58900.928571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 61307.117675                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 55666.022727                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 59996.299173                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 62913.675000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 61803.094166                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 59182.476190                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 60786.588769                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 60734.121863                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2268                       # number of writebacks
system.l2.writebacks::total                      2268                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2082                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2781                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          977                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1762                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             7770                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              1                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2082                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2781                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          977                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1763                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7771                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2082                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2781                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          977                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1763                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7771                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2237050                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    115590613                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2198850                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    150806060                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2287774                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     54740615                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      2245801                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     96875264                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    426982027                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data        34446                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        34446                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2237050                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    115590613                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2198850                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    150806060                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2287774                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     54740615                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      2245801                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     96909710                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    427016473                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2237050                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    115590613                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2198850                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    150806060                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2287774                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     54740615                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      2245801                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     96909710                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    427016473                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.913043                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.385199                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.916667                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.403336                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.269517                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.976744                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.337225                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.364310                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.020408                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.005952                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.913043                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.383567                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.916667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.399971                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.975610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.266721                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.976744                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.334281                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.361509                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.913043                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.383567                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.916667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.399971                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.975610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.266721                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.976744                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.334281                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.361509                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 53263.095238                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 55519.026417                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 49973.863636                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 54227.277958                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 57194.350000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 56029.288639                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 53471.452381                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 54980.286039                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 54952.641828                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        34446                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        34446                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 53263.095238                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 55519.026417                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 49973.863636                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 54227.277958                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 57194.350000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 56029.288639                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 53471.452381                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 54968.638684                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 54950.002960                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 53263.095238                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 55519.026417                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 49973.863636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 54227.277958                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 57194.350000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 56029.288639                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 53471.452381                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 54968.638684                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 54950.002960                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               557.706261                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001756573                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   564                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1776164.136525                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    42.589970                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   515.116291                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.068253                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.825507                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.893760                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1724052                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1724052                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1724052                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1724052                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1724052                       # number of overall hits
system.cpu0.icache.overall_hits::total        1724052                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           58                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           58                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           58                       # number of overall misses
system.cpu0.icache.overall_misses::total           58                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3756598                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3756598                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3756598                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3756598                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3756598                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3756598                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1724110                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1724110                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1724110                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1724110                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1724110                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1724110                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 64768.931034                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 64768.931034                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 64768.931034                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 64768.931034                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 64768.931034                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 64768.931034                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           12                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           12                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           46                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           46                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2999367                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2999367                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2999367                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2999367                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2999367                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2999367                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 65203.630435                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 65203.630435                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 65203.630435                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 65203.630435                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 65203.630435                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 65203.630435                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5428                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223251925                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5684                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39277.256334                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   200.799013                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    55.200987                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.784371                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.215629                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2057516                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2057516                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437588                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437588                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1076                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1076                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1014                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1014                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2495104                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2495104                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2495104                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2495104                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        18065                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        18065                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           68                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           68                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        18133                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         18133                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        18133                       # number of overall misses
system.cpu0.dcache.overall_misses::total        18133                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    897084737                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    897084737                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2553571                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2553571                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    899638308                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    899638308                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    899638308                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    899638308                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2075581                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2075581                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1076                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1076                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1014                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1014                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2513237                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2513237                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2513237                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2513237                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008704                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008704                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000155                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000155                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007215                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007215                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007215                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007215                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 49658.717797                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 49658.717797                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 37552.514706                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 37552.514706                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 49613.318701                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 49613.318701                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 49613.318701                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 49613.318701                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          757                       # number of writebacks
system.cpu0.dcache.writebacks::total              757                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        12660                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        12660                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           45                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           45                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        12705                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        12705                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        12705                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        12705                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5405                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5405                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           23                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           23                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5428                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5428                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5428                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5428                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    161878935                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    161878935                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       624655                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       624655                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    162503590                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    162503590                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    162503590                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    162503590                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002604                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002604                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000053                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000053                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002160                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002160                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002160                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002160                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 29949.849214                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 29949.849214                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 27158.913043                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27158.913043                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 29938.023213                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 29938.023213                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 29938.023213                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 29938.023213                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               513.611340                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088479505                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2093229.817308                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    41.611340                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          472                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.066685                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.756410                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.823095                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1506154                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1506154                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1506154                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1506154                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1506154                       # number of overall hits
system.cpu1.icache.overall_hits::total        1506154                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           56                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           56                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           56                       # number of overall misses
system.cpu1.icache.overall_misses::total           56                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3120232                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3120232                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3120232                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3120232                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3120232                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3120232                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1506210                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1506210                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1506210                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1506210                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1506210                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1506210                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000037                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000037                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 55718.428571                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 55718.428571                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 55718.428571                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 55718.428571                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 55718.428571                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 55718.428571                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            8                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            8                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           48                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           48                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           48                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           48                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2741190                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2741190                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2741190                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2741190                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2741190                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2741190                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 57108.125000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 57108.125000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 57108.125000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 57108.125000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 57108.125000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 57108.125000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6953                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177677968                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7209                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              24646.687197                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.980013                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.019987                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.886641                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.113359                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1011180                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1011180                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       653159                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        653159                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2295                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2295                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1569                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1569                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1664339                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1664339                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1664339                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1664339                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13610                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13610                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          221                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          221                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        13831                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         13831                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        13831                       # number of overall misses
system.cpu1.dcache.overall_misses::total        13831                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    547289892                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    547289892                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      9459094                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      9459094                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    556748986                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    556748986                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    556748986                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    556748986                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1024790                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1024790                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       653380                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       653380                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2295                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2295                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1569                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1569                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1678170                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1678170                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1678170                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1678170                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013281                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013281                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000338                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000338                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008242                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008242                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008242                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008242                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 40212.335929                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 40212.335929                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 42801.330317                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 42801.330317                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 40253.704432                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 40253.704432                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 40253.704432                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 40253.704432                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          917                       # number of writebacks
system.cpu1.dcache.writebacks::total              917                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6715                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6715                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          163                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          163                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6878                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6878                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6878                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6878                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6895                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6895                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           58                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           58                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6953                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6953                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6953                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6953                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    210236676                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    210236676                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1648413                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1648413                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    211885089                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    211885089                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    211885089                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    211885089                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006728                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006728                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000089                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000089                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004143                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004143                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004143                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004143                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 30491.178535                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 30491.178535                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 28420.913793                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 28420.913793                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 30473.908960                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 30473.908960                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 30473.908960                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 30473.908960                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               506.373861                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1089497814                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   509                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2140467.218075                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    38.373861                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          468                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.061497                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.750000                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.811497                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1536505                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1536505                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1536505                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1536505                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1536505                       # number of overall hits
system.cpu2.icache.overall_hits::total        1536505                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           52                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           52                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           52                       # number of overall misses
system.cpu2.icache.overall_misses::total           52                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3475910                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3475910                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3475910                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3475910                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3475910                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3475910                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1536557                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1536557                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1536557                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1536557                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1536557                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1536557                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000034                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000034                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 66844.423077                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 66844.423077                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 66844.423077                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 66844.423077                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 66844.423077                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 66844.423077                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           11                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           11                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           11                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           41                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           41                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           41                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2709149                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2709149                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2709149                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2709149                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2709149                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2709149                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 66076.804878                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 66076.804878                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 66076.804878                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 66076.804878                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 66076.804878                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 66076.804878                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3663                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               161227184                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  3919                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              41139.878540                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   220.611730                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    35.388270                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.861765                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.138235                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1030870                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1030870                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       674574                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        674574                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1786                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1786                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1657                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1657                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1705444                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1705444                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1705444                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1705444                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         7238                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         7238                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          151                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          151                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         7389                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          7389                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         7389                       # number of overall misses
system.cpu2.dcache.overall_misses::total         7389                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    254333045                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    254333045                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      5566488                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      5566488                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    259899533                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    259899533                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    259899533                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    259899533                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1038108                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1038108                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       674725                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       674725                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1786                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1786                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1657                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1657                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1712833                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1712833                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1712833                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1712833                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006972                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006972                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000224                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000224                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.004314                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.004314                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.004314                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.004314                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 35138.580409                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 35138.580409                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 36864.158940                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 36864.158940                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 35173.843957                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 35173.843957                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 35173.843957                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 35173.843957                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          800                       # number of writebacks
system.cpu2.dcache.writebacks::total              800                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3613                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3613                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          113                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          113                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         3726                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3726                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         3726                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3726                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3625                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3625                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           38                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           38                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3663                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3663                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3663                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3663                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     90445160                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     90445160                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1027302                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1027302                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     91472462                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     91472462                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     91472462                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     91472462                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003492                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003492                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000056                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000056                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002139                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002139                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002139                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002139                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 24950.388966                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 24950.388966                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 27034.263158                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 27034.263158                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 24972.007098                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 24972.007098                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 24972.007098                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 24972.007098                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               513.725087                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1086511018                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2101568.700193                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    39.725087                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.063662                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.823277                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1425102                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1425102                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1425102                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1425102                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1425102                       # number of overall hits
system.cpu3.icache.overall_hits::total        1425102                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           60                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           60                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            60                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           60                       # number of overall misses
system.cpu3.icache.overall_misses::total           60                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3658818                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3658818                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3658818                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3658818                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3658818                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3658818                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1425162                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1425162                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1425162                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1425162                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1425162                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1425162                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000042                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000042                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 60980.300000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 60980.300000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 60980.300000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 60980.300000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 60980.300000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 60980.300000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           17                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           17                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           17                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           43                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           43                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           43                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2762441                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2762441                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2762441                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2762441                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2762441                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2762441                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 64242.813953                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 64242.813953                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 64242.813953                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 64242.813953                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 64242.813953                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 64242.813953                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5274                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               170693318                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5530                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              30866.784448                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   225.447730                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    30.552270                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.880655                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.119345                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       989205                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         989205                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       673229                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        673229                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1810                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1810                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1584                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1584                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1662434                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1662434                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1662434                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1662434                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        13447                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        13447                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          333                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          333                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        13780                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         13780                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        13780                       # number of overall misses
system.cpu3.dcache.overall_misses::total        13780                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    604033686                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    604033686                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     16700652                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     16700652                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    620734338                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    620734338                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    620734338                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    620734338                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1002652                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1002652                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       673562                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       673562                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1810                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1810                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1584                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1584                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1676214                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1676214                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1676214                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1676214                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.013411                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.013411                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000494                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000494                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008221                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008221                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008221                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008221                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 44919.586971                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 44919.586971                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 50152.108108                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 50152.108108                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 45046.033237                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 45046.033237                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 45046.033237                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 45046.033237                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1921                       # number of writebacks
system.cpu3.dcache.writebacks::total             1921                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8222                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8222                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          284                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          284                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8506                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8506                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8506                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8506                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5225                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5225                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           49                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           49                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5274                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5274                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5274                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5274                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    143504896                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    143504896                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1063096                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1063096                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    144567992                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    144567992                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    144567992                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    144567992                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005211                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005211                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003146                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003146                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003146                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003146                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 27465.051866                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 27465.051866                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 21695.836735                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 21695.836735                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 27411.450891                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 27411.450891                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 27411.450891                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 27411.450891                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
