#ifndef EN7581_PCIE0_PMA_REG
#define EN7581_PCIE0_PMA_REG

#define _SS_LCPLL_PWCTL_SETTING_0 0xb000
#define _SS_LCPLL_PWCTL_SETTING_1 0xb004
#define _SS_LCPLL_PWCTL_SETTING_2 0xb008
#define _SS_LCPLL_PWCTL_DBG_SETTING 0xb00c
#define _SS_LCPLL_TDC_PW_0 0xb010
#define _SS_LCPLL_TDC_PW_1 0xb014
#define _SS_LCPLL_TDC_PW_2 0xb018
#define _SS_LCPLL_TDC_PW_3 0xb01c
#define _SS_LCPLL_TDC_PW_4 0xb020
#define _SS_LCPLL_TDC_PW_5 0xb024
#define _SS_LCPLL_TDC_FLT_0 0xb028
#define _SS_LCPLL_TDC_FLT_1 0xb02c
#define _SS_LCPLL_TDC_FLT_2 0xb030
#define _SS_LCPLL_TDC_FLT_3 0xb034
#define _SS_LCPLL_TDC_FLT_4 0xb038
#define _SS_LCPLL_TDC_FLT_5 0xb03c
#define _SS_LCPLL_TDC_FLT_6 0xb040
#define _SS_LCPLL_TDC_FLT_7 0xb044
#define _SS_LCPLL_TDC_PCW_1 0xb048
#define _SS_LCPLL_TDC_PCW_2 0xb04c
#define _SS_LCPLL_TDC_RO_1 0xb050
#define _SS_LCPLL_TDC_RO_2 0xb054
#define _SS_LCPLL_TDC_RO_3 0xb058
#define _SS_LCPLL_TDC_RO_4 0xb05c
#define _SS_LCPLL_TDC_RO_5 0xb060
#define _SS_LCPLL_TDC_CTRL_0 0xb064
#define _RX_EYE_TOP_EYEINDEX_CTRL_0 0xb068
#define _RX_EYE_TOP_EYEINDEX_CTRL_1 0xb06c
#define _RX_EYE_TOP_EYEINDEX_CTRL_2 0xb070
#define _RX_EYE_TOP_EYEINDEX_CTRL_3 0xb074
#define _RX_EYE_TOP_EYEOPENING_CTRL_0 0xb078
#define _RX_EYE_TOP_EYEOPENING_CTRL_1 0xb07c
#define _RX_EYE_TOP_EYECNT_CTRL_0 0xb080
#define _RX_EYE_TOP_EYECNT_CTRL_1 0xb084
#define _RX_EYE_TOP_EYECNT_CTRL_2 0xb088
#define _RX_CTRL_SEQUENCE_CTRL_0 0xb08c
#define _RX_CTRL_SEQUENCE_CTRL_1 0xb090
#define _RX_CTRL_SEQUENCE_CTRL_2 0xb094
#define _RX_CTRL_SEQUENCE_CTRL_3 0xb098
#define _RX_CTRL_SEQUENCE_CTRL_4 0xb09c
#define _RX_CTRL_SEQUENCE_CTRL_5 0xb100
#define _RX_CTRL_SEQUENCE_CTRL_6 0xb104
#define _RX_CTRL_SEQUENCE_DISB_CTRL_0 0xb108
#define _RX_CTRL_SEQUENCE_DISB_CTRL_1 0xb10c
#define _RX_CTRL_SEQUENCE_FORCE_CTRL_0 0xb110
#define _RX_CTRL_SEQUENCE_FORCE_CTRL_1 0xb114
#define _PHY_EQ_CTRL_0 0xb118
#define _PHY_EQ_CTRL_1 0xb11c
#define _PHY_EQ_CTRL_2 0xb120
#define _PHY_EQ_CTRL_3 0xb124
#define _PHY_EQ_CTRL_4 0xb128
#define _PHY_EQ_CTRL_5 0xb12c
#define _PHY_EQ_CTRL_6 0xb130
#define _PHY_EQ_CTRL_7 0xb134
#define _PHY_EQ_CTRL_8 0xb138
#define _PHY_EQ_CTRL_9 0xb13c
#define _PHY_EQ_CTRL_10 0xb140
#define _SS_RX_FEOS 0xb144
#define _SS_RX_BLWC 0xb148
#define _SS_RX_FREQ_DET_1 0xb14c
#define _SS_RX_FREQ_DET_2 0xb150
#define _SS_RX_FREQ_DET_3 0xb154
#define _SS_RX_FREQ_DET_4 0xb158
#define _SS_RX_PI_CAL 0xb15c
#define _SS_RX_CAL_1 0xb160
#define _SS_RX_CAL_2 0xb164
#define _SS_RX_SIGDET_0 0xb168
#define _SS_RX_SIGDET_1 0xb16c
#define _SS_RX_FLL_0 0xb170
#define _SS_RX_FLL_1 0xb174
#define _SS_RX_FLL_2 0xb178
#define _SS_RX_FLL_3 0xb17c
#define _SS_RX_FLL_4 0xb180
#define _SS_RX_FLL_5 0xb184
#define _SS_RX_FLL_6 0xb188
#define _SS_RX_FLL_7 0xb18c
#define _SS_RX_FLL_8 0xb190
#define _SS_RX_FLL_9 0xb194
#define _SS_RX_FLL_a 0xb198
#define _SS_RX_FLL_b 0xb19c
#define _RX_PDOS_CTRL_0 0xb200
#define _RX_RESET_0 0xb204
#define _RX_RESET_1 0xb208
#define _RX_DEBUG_0 0xb20c
#define _BISTCTL_CONTROL 0xb210
#define _BISTCTL_ALIGN_PAT 0xb214
#define _BISTCTL_PROGRAM_PAT_0 0xb218
#define _BISTCTL_PROGRAM_PAT_1 0xb21c
#define _BISTCTL_POLLUTION 0xb220
#define _BISTCTL_PRBS_INITIAL_SEED 0xb224
#define _BISTCTL_PRBS_EVENT 0xb228
#define _BISTCTL_PRBS_ERRCNT 0xb22c
#define _BISTCTL_PRBS_FAIL_THRESHOLD 0xb230
#define _RX_TORGS_DEBUG_0 0xb234
#define _RX_TORGS_DEBUG_1 0xb238
#define _RX_TORGS_DEBUG_2 0xb23c
#define _RX_TORGS_DEBUG_3 0xb240
#define _RX_TORGS_DEBUG_4 0xb244
#define _RX_TORGS_DEBUG_5 0xb248
#define _RX_TORGS_DEBUG_6 0xb24c
#define _RX_TORGS_DEBUG_7 0xb250
#define _RX_TORGS_DEBUG_8 0xb254
#define _RX_TORGS_DEBUG_9 0xb258
#define _RX_TORGS_DEBUG_10 0xb25c
#define _SS_TX_RST_B 0xb260
#define _SS_TX_CALIB_0 0xb264
#define _SS_TX_CALIB_1 0xb268
#define _SS_TX_CALIB_2 0xb26c
#define _XPON_SETTING_0 0xb270
#define _XPON_SETTING_1 0xb274
#define _XPON_SETTING_2 0xb278
#define _XPON_STA 0xb27c
#define _XPON_INT_EN_0 0xb280
#define _XPON_INT_EN_1 0xb284
#define _XPON_INT_STA_0 0xb288
#define _XPON_INT_STA_1 0xb28c
#define _RX_TORGS_DEBUG_11 0xb290
#define _RX_FORCE_MODE_0 0xb294
#define _RX_FORCE_MODE_1 0xb298
#define _RX_FORCE_MODE_2 0xb29c
#define _RX_DISB_MODE_0 0xb300
#define _RX_DISB_MODE_1 0xb304
#define _RX_DISB_MODE_2 0xb308
#define _RX_FORCE_MODE_3 0xb30c
#define _RX_FORCE_MODE_4 0xb310
#define _RX_FORCE_MODE_5 0xb314
#define _RX_FORCE_MODE_6 0xb318
#define _RX_DISB_MODE_3 0xb31c
#define _RX_DISB_MODE_4 0xb320
#define _RX_DISB_MODE_5 0xb324
#define _RX_FORCE_MODE_7 0xb328
#define _RX_FORCE_MODE_8 0xb32c
#define _RX_FORCE_MODE_9 0xb330
#define _RX_DISB_MODE_6 0xb334
#define _RX_DISB_MODE_7 0xb338
#define _RX_DISB_MODE_8 0xb33c
#define _SS_BIST_0 0xb340
#define _SS_BIST_1 0xb344
#define _SS_BIST_2 0xb348
#define _SS_DA_XPON_PWDB_0 0xb34c
#define _SS_DA_XPON_PWDB_1 0xb350
#define _SS_LCPLL_0 0xb354
#define _SS_LCPLL_1 0xb358
#define _SS_LCPLL_2 0xb35c
#define _ADD_DIG_RESERVE_0 0xb360
#define _ADD_DIG_RESERVE_1 0xb364
#define _ADD_DIG_RESERVE_2 0xb368
#define _ADD_DIG_RESERVE_3 0xb36c
#define _ADD_DIG_RESERVE_4 0xb370
#define _RG_XPON_RX_RESERVED_1 0xb374
#define _ADD_DIG_RO_RESERVE_0 0xb378
#define _ADD_DIG_RO_RESERVE_1 0xb37c
#define _ADD_DIG_RO_RESERVE_2 0xb380
#define _ADD_DIG_RO_RESERVE_3 0xb384
#define _ADD_DIG_RO_RESERVE_4 0xb388
#define _ADD_RX_SYS_EN_SEL_0 0xb38c
#define _PLL_TDC_FREQDET_0 0xb390
#define _PLL_TDC_FREQDET_1 0xb394
#define _PLL_TDC_FREQDET_2 0xb398
#define _PLL_TDC_FREQDET_3 0xb39c
#define _DA_XPON_TX_FORCE_0 0xb400
#define _DA_XPON_TX_FORCE_1 0xb404
#define _DA_XPON_TX_FORCE_2 0xb408
#define _RX_FORCE_MODE_10 0xb40c
#define _ADD_CLKPATH_RST_0 0xb410
#define _ADD_XPON_MODE_1 0xb414
#define _ADD_R2T_MODE_1 0xb418
#define _ADD_T2R_MODE_1 0xb41c
#define _ADD_LCPLL_RO_1 0xb420
#define _ADD_RO_RX2ANA_1 0xb424
#define _ADD_RO_RX2ANA_2 0xb428
#define _ADD_RO_RX2ANA_3 0xb42c
#define _ADD_RO_R2TMODE_1 0xb430
#define _RG_LCPLL_XPON_CMN_STB_CTRL_0 0xb434
#define _RG_LCPLL_XPON_CMN_STB_CTRL_1 0xb438
#define _RG_TX_HSDATA_EN_EXT_CNT_0 0xb43c
#define _PON_TX_COUNTER_0 0xb440
#define _PON_TX_COUNTER_1 0xb444
#define _PON_TX_COUNTER_2 0xb448
#define _PON_TX_COUNTER_3 0xb44c
#define _PON_CK_SET 0xb450
#define _TX_FIFO_MODE_SEL 0xb454
#define _XPON_PLL_STB_CNT 0xb458
#define _XPON_PLL_STOP_CNT 0xb45c
#define _SW_RST_SET 0xb460
#define _ADD_RO_TX2ANA_1 0xb464
#define _TX_DLY_CTRL 0xb468
#define _MEM_WRAPPER_CTRL 0xb46c
#define _XPON_INT_EN_2 0xb470
#define _XPON_INT_EN_3 0xb474
#define _XPON_INT_STA_2 0xb478
#define _XPON_INT_STA_3 0xb47c
#define _XPON_SD_BEHAVIOR_SETTING_0 0xb480
#define _XPON_SD_BEHAVIOR_SETTING_1 0xb484
#define _XPON_SD_BEHAVIOR_STA 0xb488
#define _RX_EXTRAL_CTRL 0xb48c
#define _RX_LEQ_DISB_CTRL0 0xb490
#define _RX_LEQ_DISB_CTRL1 0xb494
#define _RX_LEQ_FORCE_CTRL0 0xb498
#define _RX_LEQ_FORCE_CTRL1 0xb49c
#define _RX_LEQ_ENTIME_CTRL0 0xb500
#define _RX_LEQ_ENTIME_CTRL1 0xb504
#define _RX_LEQ_ENTIME_CTRL2 0xb508
#define _RX_LEQ_CTRL0 0xb50c
#define _RX_LEQ_CTRL1 0xb510
#define _RX_LEQ_CTRL2 0xb514
#define _RX_LEQ_RO0 0xb518
#define _RX_LEQ_RO1 0xb51c
#define _PLL_FT_FREQDET_0 0xb520
#define _PLL_FT_FREQDET_1 0xb524
#define _PLL_FT_FREQDET_2 0xb528
#define _PLL_FT_FREQDET_3 0xb52c
#define _RO_RX_FREQDET 0xb530
#define _RO_PLL_FREQDET 0xb534
#define _RO_PLL_FT_FREQDET 0xb538
#define _RO_PMA_FREQDET 0xb53c
#define _RG_PMA_FREQDET 0xb540
#define _RG_EXT_BEN_DATA 0xb544
#define _RG_PRE_BEN_DATA 0xb548
#define _RX_TORGS_DEBUG_12 0xb54c
#define _RO_FLL_ADC_0 0xb550
#define _RO_FLL_ADC_1 0xb554
#define _RO_FLL_ADC_2 0xb558
#define _RO_FLL_ADC_3 0xb55c
#define _RO_FLL_ADC_4 0xb560
#define _RG_AD_XPON_PLL_FT_CK_MON_MUX_SEL 0xb564
#define _XPON_INT_EN_4 0xb568
#define _XPON_INT_STA_4 0xb56c
#define _XPON_PMA_AFIFO_REACH_TH 0xb570
#define _XPON_MD32_PBUS_CSR_CTRL 0xb574
#define _BENOFF_BIST_SEED 0xb578
#define _PWR_PLL_CTRL 0xb57c
#define _xpon_tx_rate_ctrl 0xb580
#define _BENOFF_DATA0 0xb584
#define _BENOFF_DATA1 0xb588
#define _BENOFF_DATA2 0xb58c
#define _BENOFF_DATA3 0xb590
#define _BENOFF_CTRL 0xb594
#define _HS_DATA_EN_SEL 0xb598
#define _FIFO_CK_STATUS 0xb59c
#define _TDC_DLF_GAIN_STATUS 0xb600
#define _TDC_DLF_MODE_SETTING 0xb604
#define _MD32_ISR_CTRL 0xb608
#define _MD32_MEM_CLK_CTRL 0xb60c
#define _MD32_MEM_CLK_CG_CTRL 0xb610
#define _XG_EQD_STA 0xb614
#define _XG_EQD_CTRL 0xb618
#define _RAWDATA_DUMP_CTRL_0 0xb61c
#define _RAWDATA_DUMP_CTRL_1 0xb620
#define _RAWDATA_DUMP_CTRL_2 0xb624
#define _RAWDATA_DUMP_CTRL_3 0xb628
#define _RAWDATA_DUMP_STA_0 0xb62c
#define _RAWDATA_DUMP_STA_1 0xb630
#define _RAWDATA_DUMP_STA_2 0xb634
#define _MD32MEM_DIV2_CNT 0xb638
#define _AD_XPON_CDR_LPF_SV 0xb63c
#define _K_VALUE_RD 0xb640
#define _XPONPLL_CTRL 0xb644
#define _MD32_GATE_HALT 0xb648
#define _MD32_MONCCNT 0xb64c
#define _MD32_MONPCNT0 0xb650
#define _MD32_MONPCNT1 0xb654
#define _MD32_MONPCNT2 0xb658
#define _MD32_MONCONTID 0xb65c
#define _MD32_MONPC 0xb660
#define _MD32_TBUF 0xb664
#define _MD32_TBUFWDATA_L 0xb668
#define _MD32_TBUFWDATA_H 0xb66c
#define _MD32_TBUFRDATA_L 0xb670
#define _MD32_TBUFRDATA_H 0xb674
#define _ADDR_MD32_PMEM_ADDR_REV 0xb678
#define _ADDR_MD32_PMEM_DATA_REV 0xb67c
#define _ADDR_MD32_DMEM_ADDR_REV 0xb680
#define _ADDR_MD32_DMEM_DATA_REV 0xb684
#define _SS_JCPLL_PWCTL_SETTING_0 0xb688
#define _SS_JCPLL_PWCTL_SETTING_1 0xb68c
#define _SS_JCPLL_PWCTL_SETTING_2 0xb690
#define _JCPLL_CHG 0xb694
#define _RG_JCPLL_SDM_PCW_CTRL 0xb698
#define _RG_JCPLL_SDM_PCW_CHG_CTRL 0xb69c
#define _PLL_JCPLL_FT_FREQDET_0 0xb700
#define _PLL_JCPLL_FT_FREQDET_1 0xb704
#define _PLL_JCPLL_FT_FREQDET_2 0xb708
#define _PLL_JCPLL_FT_FREQDET_3 0xb70c
#define _JCPLL_FT_CK_MUX 0xb710
#define _JCPLL_DA_RG_CTRL_0 0xb714
#define _JCPLL_DA_RG_CTRL_1 0xb718
#define _JCPLL_DA_RG_CTRL_2 0xb71c
#define _XFI_PLL_DA_RG_CTRL_0 0xb720
#define _XFI_PLL_DA_RG_CTRL_1 0xb724
#define _XFI_PLL_DA_RG_CTRL_2 0xb728
#define _AD_DA_PROBE_STS_0 0xb72c
#define _AD_DA_PROBE_STS_1 0xb730
#define _JCPLL_SCAN_CTRL 0xb734
#define _XFI_GPIO_SEL_0 0xb738
#define _TX_PAR_PROBE_PLL_CTRL 0xb73c
#define _DUMP_RX_PCSRST_CTRL 0xb740
#define _XFI_TX_FIFO_STS 0xb744
#define _JCPLL_CK_RSTB_CTRL 0xb748
#define _RO_TDC_TX_FREQDET 0xb74c
#define _RO_JCPLL_FT_FREQDET 0xb750
#define _RO_JCPLL_500M_FREQDET 0xb754
#define _RG_JCPLL_500M_FREQ_DET_1 0xb758
#define _RG_JCPLL_500M_FREQ_DET_2 0xb75c
#define _RG_JCPLL_500M_FREQ_DET_3 0xb760
#define _RG_JCPLL_500M_FREQ_DET_4 0xb764
#define _rg_da_pxp_jcpll_sdm_scan 0xb768
#define _rg_force_da_pxp_aeq_speed 0xb76c
#define _rg_force_da_pxp_aeq_mode 0xb770
#define _rg_force_da_pxp_tx_data_ben 0xb774
#define _rg_force_da_pxp_tx_fir_c0b 0xb778
#define _rg_force_da_pxp_tx_term_sel 0xb77c
#define _rg_force_da_pxp_tx_fir_c1 0xb780
#define _rg_force_da_pxp_tx_rate_ctrl 0xb784
#define _rg_force_da_pxp_rx_dac_d0 0xb788
#define _rg_force_da_pxp_rx_dac_e0 0xb78c
#define _rg_force_da_pxp_cdr_pr_fll_cor 0xb790
#define _rg_force_da_pxp_cdr_pr_idac 0xb794
#define _rg_force_da_pxp_txpll_sdm_pcw 0xb798
#define _rg_force_da_pxp_rx_fe_vos 0xb79c
#define _rg_force_da_pxp_jcpll_sdm_pcw 0xb800
#define _rg_force_da_pcie_cktx0_en 0xb804
#define _rg_force_da_pxp_aeq_en 0xb808
#define _rg_force_da_pxp_aeq_bypass 0xb80c
#define _rg_force_da_pxp_aeq_inprgrss 0xb810
#define _rg_force_da_pxp_aeq_rstb 0xb814
#define _rg_force_da_pxp_cdr_lpf_lck2data 0xb818
#define _rg_force_da_pxp_cdr_pd_pwdb 0xb81c
#define _rg_force_da_pxp_cdr_pr_lpf_c_en 0xb820
#define _rg_force_da_pxp_cdr_pr_pieye_pwdb 0xb824
#define _rg_force_da_pxp_jcpll_ckout_en 0xb828
#define _rg_force_da_pxp_jcpll_kband_scan_en 0xb82c
#define _rg_force_da_pxp_jcpll_kband_scan_in 0xb830
#define _rg_force_da_pxp_jcpll_sdm_pcw_chg 0xb834
#define _rg_force_da_pxp_jcpll_sdm_scan_en_cg 0xb838
#define _rg_force_da_pxp_jcpll_sdm_scan_rstb 0xb83c
#define _rg_force_da_pxp_rx_oscal_en 0xb840
#define _rg_force_da_pxp_rx_scan_enable 0xb844
#define _rg_force_da_pxp_rx_scan_in 0xb848
#define _rg_force_da_pxp_rx_scan_rst_b 0xb84c
#define _rg_force_da_pxp_tdc_cal_bw 0xb850
#define _rg_force_da_pxp_txpll_ckout_en 0xb854
#define _rg_force_da_pxp_txpll_kband_load_en 0xb858
#define _rg_force_da_pxp_txpll_kband_scan_en_cg 0xb85c
#define _rg_da_pxp_txpll_kband_scan 0xb860
#define _rg_force_da_pxp_txpll_sdm_pcw_chg 0xb864
#define _rg_force_da_pxp_txpll_sdm_scan_en_cg 0xb868
#define _rg_da_pxp_txpll_sdm_scan 0xb86c
#define _rg_force_da_pxp_tx_acjtag_dn 0xb870
#define _rg_force_da_pxp_tx_acjtag_en 0xb874
#define _rg_force_da_pxp_tx_ck_en 0xb878
#define _rg_force_da_pxp_tx_hsdata_en 0xb87c
#define _rg_force_da_pxp_tx_rxdet_en 0xb880
#define _scan_mode 0xb884
#define _rg_da_pxp_jcpll_kband_scan 0xb888
#define _rg_force_da_pxp_rx_fe_gain_ctrl 0xb88c
#define _rg_force_da_pxp_aeq_rmtxskip 0xb890
#define _rg_force_da_pxp_rx_fe_pwdb 0xb894
#define _rg_force_da_pxp_rx_sigdet_cal_en 0xb898
#define _ADD_DIG_RESERVE_5 0xb89c
#define _ADD_DIG_RESERVE_6 0xb8a0
#define _ADD_DIG_RESERVE_7 0xb8a4
#define _ADD_DIG_RESERVE_8 0xb8a8
#define _ADD_DIG_RESERVE_9 0xb8ac
#define _ADD_DIG_RESERVE_10 0xb8b0
#define _ADD_DIG_RESERVE_11 0xb8b4
#define _ADD_DIG_RESERVE_12 0xb8b8
#define _ADD_DIG_RESERVE_13 0xb8bc
#define _ADD_DIG_RESERVE_14 0xb8c0
#define _ADD_DIG_RO_RESERVE_5 0xb8c4
#define _ADD_DIG_RO_RESERVE_6 0xb8c8
#define _ADD_DIG_RO_RESERVE_7 0xb8cc
#define _ADD_DIG_RO_RESERVE_8 0xb8d0
#define _ADD_DIG_RO_RESERVE_9 0xb8d4
#define _ADD_DIG_RESERVE_15 0xb8d8
#define _ADD_DIG_RESERVE_16 0xb8dc
#define _ADD_DIG_RESERVE_17 0xb8e0
#define _ADD_DIG_RESERVE_18 0xb8e4
#define _ADD_DIG_RESERVE_19 0xb8e8
#define _ADD_DIG_RESERVE_20 0xb8ec
#define _ADD_DIG_RESERVE_21 0xb8f0
#define _ADD_DIG_RESERVE_22 0xb8f4
#define _ADD_DIG_RESERVE_23 0xb8f8
#define _ADD_DIG_RESERVE_24 0xb8fc
#define _ADD_DIG_RESERVE_25 0xb900
#define _ADD_DIG_RESERVE_26 0xb904
#define _ADD_DIG_RESERVE_27 0xb908
#define _ADD_DIG_RESERVE_28 0xb90c
#define _ADD_DIG_RESERVE_29 0xb910
#define _ADD_DIG_RESERVE_30 0xb914
#define _ADD_DIG_RESERVE_31 0xb918
#define _ADD_DIG_RESERVE_32 0xb91c
#define _ADD_DIG_RESERVE_33 0xb920
#define _ADD_DIG_RESERVE_34 0xb924
#define _ADD_DIG_RESERVE_35 0xb928
#define _ADD_DIG_RESERVE_36 0xb92c
#define _ADD_DIG_RESERVE_37 0xb930
#define _ADD_DIG_RESERVE_38 0xb934
#define _ADD_DIG_RESERVE_39 0xb938
#define _ADD_DIG_RESERVE_40 0xb93c
#define _ADD_DIG_RESERVE_41 0xb940
#define _ADD_DIG_RESERVE_42 0xb944
#define _ADD_DIG_RESERVE_43 0xb948
#define _ADD_DIG_RESERVE_44 0xb94c
#define _ADD_DIG_RESERVE_45 0xb950
#define _ADD_DIG_RESERVE_46 0xb954
#define _ADD_DIG_RESERVE_47 0xb958
#define _ADD_DIG_RESERVE_48 0xb95c
#endif