ECHO est  desativado.
ECHO est  desativado.
NOTE: Using modified tcl85t.dll from https://gitenterprise.xilinx.com/ACT/vitis_hls_tcl
INFO: [HLS 200-10] Running 'D:/Xilinx/Vitis_HLS/2023.1/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'arthu' on host 'desktop-lit4fmj' (Windows NT_amd64 version 6.2) on Wed Feb 14 00:57:10 -0300 2024
INFO: [HLS 200-10] In directory 'D:/Sistemas-Digitais/Trabalho-2/hls'
Sourcing Tcl script 'D:/Sistemas-Digitais/Trabalho-2/hls/hls_matriz/solution_allunroll_dimensioned/csynth.tcl'
INFO: [HLS 200-1510] Running: source D:/Sistemas-Digitais/Trabalho-2/hls/hls_matriz/solution_allunroll_dimensioned/csynth.tcl
INFO: [HLS 200-1510] Running: open_project hls_matriz 
INFO: [HLS 200-10] Opening project 'D:/Sistemas-Digitais/Trabalho-2/hls/hls_matriz'.
INFO: [HLS 200-1510] Running: set_top matrixmul 
INFO: [HLS 200-1510] Running: add_files matrixmul.cpp 
INFO: [HLS 200-10] Adding design file 'matrixmul.cpp' to the project
INFO: [HLS 200-1510] Running: add_files matrixmul.h 
INFO: [HLS 200-10] Adding design file 'matrixmul.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb matrixmul_test.cpp 
INFO: [HLS 200-10] Adding test bench file 'matrixmul_test.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution_allunroll_dimensioned -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'D:/Sistemas-Digitais/Trabalho-2/hls/hls_matriz/solution_allunroll_dimensioned'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./hls_matriz/solution_allunroll_dimensioned/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matrixmul matrixmul 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Sum 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/R_row 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/R_col 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Col_r 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Row_a10 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Row_r 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Row_a01 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/sum00 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/sum10 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/sum11 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/sum01 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Row_a11 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Row_a00 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 0 -type complete matrixmul a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 0 -type complete matrixmul b 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 0 -type complete matrixmul r 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 107.215 MB.
INFO: [HLS 200-10] Analyzing design file 'matrixmul.cpp' ... 
WARNING: [HLS 200-1986] Could not apply UNROLL directive, invalid function, label, or variable (D:/Sistemas-Digitais/Trabalho-2/hls/hls_matriz/solution_allunroll_dimensioned/directives.tcl:8)
WARNING: [HLS 200-1986] Could not apply UNROLL directive, invalid function, label, or variable (D:/Sistemas-Digitais/Trabalho-2/hls/hls_matriz/solution_allunroll_dimensioned/directives.tcl:9)
WARNING: [HLS 200-1986] Could not apply UNROLL directive, invalid function, label, or variable (D:/Sistemas-Digitais/Trabalho-2/hls/hls_matriz/solution_allunroll_dimensioned/directives.tcl:10)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.805 seconds; current allocated memory: 108.879 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'Row_r' (matrixmul.cpp:81:9) in function 'matrixmul' completely with a factor of 2 (matrixmul.cpp:53:0)
INFO: [HLS 214-186] Unrolling loop 'Col_r' (matrixmul.cpp:82:10) in function 'matrixmul' completely with a factor of 2 (matrixmul.cpp:53:0)
INFO: [HLS 214-186] Unrolling loop 'Row_a11' (matrixmul.cpp:75:11) in function 'matrixmul' completely with a factor of 4 (matrixmul.cpp:53:0)
INFO: [HLS 214-186] Unrolling loop 'sum11' (matrixmul.cpp:76:10) in function 'matrixmul' completely with a factor of 4 (matrixmul.cpp:53:0)
INFO: [HLS 214-186] Unrolling loop 'Row_a10' (matrixmul.cpp:69:11) in function 'matrixmul' completely with a factor of 4 (matrixmul.cpp:53:0)
INFO: [HLS 214-186] Unrolling loop 'sum10' (matrixmul.cpp:70:10) in function 'matrixmul' completely with a factor of 4 (matrixmul.cpp:53:0)
INFO: [HLS 214-186] Unrolling loop 'Row_a01' (matrixmul.cpp:63:11) in function 'matrixmul' completely with a factor of 4 (matrixmul.cpp:53:0)
INFO: [HLS 214-186] Unrolling loop 'sum01' (matrixmul.cpp:64:10) in function 'matrixmul' completely with a factor of 4 (matrixmul.cpp:53:0)
INFO: [HLS 214-186] Unrolling loop 'Row_a00' (matrixmul.cpp:57:11) in function 'matrixmul' completely with a factor of 4 (matrixmul.cpp:53:0)
INFO: [HLS 214-186] Unrolling loop 'sum00' (matrixmul.cpp:58:10) in function 'matrixmul' completely with a factor of 4 (matrixmul.cpp:53:0)
INFO: [HLS 214-248] Applying array_partition to 'a': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (matrixmul.cpp:53:0)
INFO: [HLS 214-248] Applying array_partition to 'b': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (matrixmul.cpp:53:0)
INFO: [HLS 214-248] Applying array_partition to 'r': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (matrixmul.cpp:53:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.554 seconds; current allocated memory: 110.434 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 110.445 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 116.766 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 119.305 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'matrixmul' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'sum' (matrixmul.cpp:54) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'sum' (matrixmul.cpp:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum' (matrixmul.cpp:54) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'matrixmul'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'matrixmul' (matrixmul.cpp:49:1)...122 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 143.074 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 143.086 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrixmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.477 seconds; current allocated memory: 143.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 144.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_2_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_2_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_2_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_2_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_2_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_2_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_2_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_2_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_3_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_3_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_3_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_3_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_3_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_3_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_3_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_3_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_4_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_4_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_4_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_4_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_4_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_4_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_4_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_4_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_5_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_5_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_5_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_5_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_5_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_5_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_5_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_5_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_6_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_6_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_6_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_6_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_6_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_6_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_6_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_6_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_7_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_7_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_7_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_7_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_7_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_7_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_7_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_7_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/b_0_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/b_0_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/b_1_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/b_1_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/r_0_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/r_0_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/r_1_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/r_1_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixmul' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_8s_6s_8_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.325 seconds; current allocated memory: 147.855 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.007 seconds; current allocated memory: 155.223 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.389 seconds; current allocated memory: 162.707 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matrixmul.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixmul.
INFO: [HLS 200-789] **** Estimated Fmax: 144.92 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 10.281 seconds; current allocated memory: 55.555 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 12.701 seconds; peak allocated memory: 162.914 MB.
