/* Generated by lut-synth 0.7.1 */

module c17 (
    N3,
    N6,
    N2,
    N7,
    N1,
    N22,
    N23
);
  input N3;
  wire N3;
  input N6;
  wire N6;
  input N2;
  wire N2;
  input N7;
  wire N7;
  input N1;
  wire N1;
  output N22;
  wire N22;
  output N23;
  wire N23;
  wire __0__;
  wire __1__;
  wire __2__;
  NAND2_X1 #(
  ) __3__ (
      .A1(N6),
      .A2(N3),
      .ZN(__0__)
  );
  AOI22_X1 #(
  ) __4__ (
      .A1(N7),
      .A2(__0__),
      .B1(N2),
      .B2(__0__),
      .ZN(__1__)
  );
  INV_X1 #(
  ) __5__ (
      .A(__1__),
      .ZN(N23)
  );
  AOI22_X1 #(
  ) __6__ (
      .A1(N2),
      .A2(__0__),
      .B1(N1),
      .B2(N3),
      .ZN(__2__)
  );
  INV_X1 #(
  ) __7__ (
      .A(__2__),
      .ZN(N22)
  );
endmodule
