
---------- Begin Simulation Statistics ----------
sim_seconds                                  3.232256                       # Number of seconds simulated
sim_ticks                                3232256243500                       # Number of ticks simulated
final_tick                               3232256243500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1413477                       # Simulator instruction rate (inst/s)
host_op_rate                                  1607679                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2442743253                       # Simulator tick rate (ticks/s)
host_mem_usage                                 879712                       # Number of bytes of host memory used
host_seconds                                  1323.21                       # Real time elapsed on the host
sim_insts                                  1870323723                       # Number of instructions simulated
sim_ops                                    2127292815                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.nvmem.bytes_read::cpu0.inst           20                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu1.inst           48                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu2.inst           48                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu3.inst           48                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu4.inst           48                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu5.inst           48                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu6.inst           48                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu7.inst           48                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::total           356                       # Number of bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu0.inst           20                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu1.inst           48                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu2.inst           48                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu3.inst           48                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu4.inst           48                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu5.inst           48                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu6.inst           48                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu7.inst           48                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::total          356                       # Number of instructions bytes read from this memory
system.realview.nvmem.num_reads::cpu0.inst            5                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu1.inst           12                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu2.inst           12                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu3.inst           12                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu4.inst           12                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu5.inst           12                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu6.inst           12                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu7.inst           12                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::total             89                       # Number of read requests responded to by this memory
system.realview.nvmem.bw_read::cpu0.inst            6                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu1.inst           15                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu2.inst           15                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu3.inst           15                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu4.inst           15                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu5.inst           15                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu6.inst           15                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu7.inst           15                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::total              110                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu0.inst            6                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu1.inst           15                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu2.inst           15                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu3.inst           15                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu4.inst           15                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu5.inst           15                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu6.inst           15                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu7.inst           15                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::total          110                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu0.inst            6                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu1.inst           15                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu2.inst           15                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu3.inst           15                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu4.inst           15                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu5.inst           15                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu6.inst           15                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu7.inst           15                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::total             110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bytes_read::realview.ide       314880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.dtb.walker        70336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.itb.walker        65088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.inst        4443556                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data       38055664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.dtb.walker        55488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.itb.walker        57152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst        1542880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data       13738043                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.dtb.walker        61504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.itb.walker        65472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst      162084852                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data       66056535                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.dtb.walker        69632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.itb.walker        74752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst      321569656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data      119240707                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.dtb.walker        55680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.itb.walker        57344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.inst      481983316                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.data      172252151                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.dtb.walker        30784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.itb.walker        18624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.inst      640583584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.data      217504059                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.dtb.walker        35200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.itb.walker        41728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.inst      801714240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.data      275602203                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.dtb.walker        53888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.itb.walker        55424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.inst      961469448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.data      329701276                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         4608725146                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst      4443556                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst      1542880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst    162084852                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst    321569656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu4.inst    481983316                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu5.inst    640583584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu6.inst    801714240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu7.inst    961469448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total    3375391532                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     87074816                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::realview.ide     10913280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu0.data        18064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu1.data           54                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu2.data           54                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu3.data           54                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu4.data           54                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu5.data           54                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu6.data           54                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu7.data           40                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        98006524                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::realview.ide         4920                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.dtb.walker         1099                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.itb.walker         1017                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.inst           77884                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data          595247                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.dtb.walker          867                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.itb.walker          893                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst           24265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data          214688                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.dtb.walker          961                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.itb.walker         1023                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst        40038363                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data        13534041                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.dtb.walker         1088                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.itb.walker         1168                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst        80042074                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data        26868964                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.dtb.walker          870                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.itb.walker          896                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.inst       120049774                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.data        40197680                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.dtb.walker          481                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.itb.walker          291                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.inst       160032391                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.data        53406237                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.dtb.walker          550                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.itb.walker          652                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.inst       200055825                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.data        66815943                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.dtb.walker          842                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.itb.walker          866                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.inst       240057762                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.data        80163155                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total          1122192777                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1360544                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::realview.ide       170520                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu0.data           4522                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu1.data             14                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu2.data             14                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu3.data             14                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu4.data             14                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu5.data             14                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu6.data             14                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu7.data             10                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1535680                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::realview.ide          97418                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.dtb.walker        21761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.itb.walker        20137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.inst           1374754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          11773715                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.dtb.walker        17167                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.itb.walker        17682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst            477338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data           4250295                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.dtb.walker        19028                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.itb.walker        20256                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          50146040                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          20436664                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.dtb.walker        21543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.itb.walker        23127                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst          99487674                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          36890858                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.dtb.walker        17226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.itb.walker        17741                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.inst         149116679                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.data          53291614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.dtb.walker         9524                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.itb.walker         5762                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.inst         198184654                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.data          67291713                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.dtb.walker        10890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.itb.walker        12910                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.inst         248035483                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.data          85266199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.dtb.walker        16672                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.itb.walker        17147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.inst         297460775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.data         102003446                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1425853892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst      1374754                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst       477338                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     50146040                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst     99487674                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu4.inst    149116679                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu5.inst    198184654                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu6.inst    248035483                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu7.inst    297460775                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1044283398                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        26939330                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::realview.ide       3376366                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu0.data             5589                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu1.data               17                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu2.data               17                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu3.data               17                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu4.data               17                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu5.data               17                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu6.data               17                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu7.data               12                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             30321397                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        26939330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::realview.ide       3473784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.dtb.walker        21761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.itb.walker        20137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst          1374754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         11779304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.dtb.walker        17167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.itb.walker        17682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst           477338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          4250312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.dtb.walker        19028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.itb.walker        20256                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         50146040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         20436681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.dtb.walker        21543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.itb.walker        23127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst         99487674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         36890875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.dtb.walker        17226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.itb.walker        17741                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.inst        149116679                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.data         53291630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.dtb.walker         9524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.itb.walker         5762                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.inst        198184654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.data         67291730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.dtb.walker        10890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.itb.walker        12910                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.inst        248035483                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.data         85266215                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.dtb.walker        16672                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.itb.walker        17147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.inst        297460775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.data        102003459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1456175289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   3124319738750                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF    107931980000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT               0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        211114952880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        211114952880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0         69921242505                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1         69921242505                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1878016599750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1878016599750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2159052795135                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2159052795135                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           667.971740                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           667.971740                       # Core power per rank (mW)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq         1140222649                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp        1140222667                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             50677                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            50677                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          3982012                       # Transaction distribution
system.tol2bus.trans_dist::SoftPFReq               18                       # Transaction distribution
system.tol2bus.trans_dist::SoftPFResp              18                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          305079                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        217892                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         522971                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2269940                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2269940                       # Transaction distribution
system.tol2bus.trans_dist::LoadLockedReq           18                       # Transaction distribution
system.tol2bus.trans_dist::StoreCondReq            18                       # Transaction distribution
system.tol2bus.trans_dist::StoreCondResp           18                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      7188792                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      5125620                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb.walker.dma::system.l2.cpu_side       148420                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side       380520                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      4156806                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2743647                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb.walker.dma::system.l2.cpu_side       114374                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side       298252                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side     83972530                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     29582423                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb.walker.dma::system.l2.cpu_side       165482                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side       384830                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side    162545530                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     55472008                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb.walker.dma::system.l2.cpu_side       100462                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side       202654                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side    242819214                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side     82211882                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.itb.walker.dma::system.l2.cpu_side       103576                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb.walker.dma::system.l2.cpu_side       239480                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side    320901064                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side    107451098                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.itb.walker.dma::system.l2.cpu_side        44856                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb.walker.dma::system.l2.cpu_side       102720                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side    402771356                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side    135326117                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.itb.walker.dma::system.l2.cpu_side       169798                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dtb.walker.dma::system.l2.cpu_side       351530                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side    482703852                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side    162015621                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.itb.walker.dma::system.l2.cpu_side       101592                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side       218488                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total            2290114594                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    229500024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    186779145                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb.walker.dma::system.l2.cpu_side       296840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side       761040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    133006992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     98263643                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb.walker.dma::system.l2.cpu_side       228748                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side       596504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side    286749860                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    160156204                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb.walker.dma::system.l2.cpu_side       330964                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side       769660                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side    400333160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    184038190                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb.walker.dma::system.l2.cpu_side       200924                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side       405308                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side    569011908                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side    239834166                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.itb.walker.dma::system.l2.cpu_side       207152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb.walker.dma::system.l2.cpu_side       478960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side    667343888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side    241254974                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.itb.walker.dma::system.l2.cpu_side        89712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb.walker.dma::system.l2.cpu_side       205440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side    886824112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side    339767180                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.itb.walker.dma::system.l2.cpu_side       339596                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dtb.walker.dma::system.l2.cpu_side       703060                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side   1044295224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side    392262694                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.itb.walker.dma::system.l2.cpu_side       203184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side       436976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6065675432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          181638                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         26926794                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean           47.006637                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.081194                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47              26748092     99.34%     99.34% # Request fanout histogram
system.tol2bus.snoop_fanout::48                178702      0.66%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             48                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           26926794                       # Request fanout histogram
system.membus.trans_dist::ReadReq          1121190803                       # Transaction distribution
system.membus.trans_dist::ReadResp         1121190821                       # Transaction distribution
system.membus.trans_dist::WriteReq              50677                       # Transaction distribution
system.membus.trans_dist::WriteResp             50677                       # Transaction distribution
system.membus.trans_dist::Writeback           1360544                       # Transaction distribution
system.membus.trans_dist::SoftPFReq                18                       # Transaction distribution
system.membus.trans_dist::SoftPFResp               18                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq       170520                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp       170520                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           310662                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         214618                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          140654                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1190203                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1061167                       # Transaction distribution
system.membus.trans_dist::LoadLockedReq            18                       # Transaction distribution
system.membus.trans_dist::StoreCondReq             18                       # Transaction distribution
system.membus.trans_dist::StoreCondResp            18                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       357404                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       357404                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave       157582                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.nvmem.port          178                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio        46332                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port   2246540460                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total   2246744552                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total             2247101956                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     11436928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     11436928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave       192706                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.nvmem.port          356                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio        92664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   4695503510                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   4695789236                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              4707226164                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           4187870                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 4187870    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             4187870                       # Request fanout histogram
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             nan                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           nan                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      6                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                      370688                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                           318                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                  2439                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                   10913280                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                         3182                       # Number of DMA write transactions.
system.l2.tags.replacements                   1973639                       # number of replacements
system.l2.tags.tagsinuse                 32132.291375                       # Cycle average of tags in use
system.l2.tags.total_refs                    13731662                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1973639                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.957535                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                3163942500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    17169.835467                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.dtb.walker     3.341047                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.itb.walker     0.593070                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst      4878.834179                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data      4311.273684                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.dtb.walker     0.360949                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.itb.walker     0.456303                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst       531.148405                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data      3445.314900                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.dtb.walker     1.379598                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.itb.walker     0.735035                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst       148.017396                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data       156.021982                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.dtb.walker     0.236392                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.itb.walker     0.357768                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst        41.506925                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data        56.222886                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.dtb.walker     1.979176                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.itb.walker     0.299321                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.inst        88.811300                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.data        84.997091                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.dtb.walker     2.809638                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.itb.walker     0.228707                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.inst       406.087175                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.data        82.390087                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.dtb.walker     0.780748                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.itb.walker     0.873564                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.inst       442.361589                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.data       139.262360                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.dtb.walker     0.269772                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.itb.walker     0.307506                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.inst        76.197036                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.data        59.000319                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.523982                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.dtb.walker     0.000102                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.itb.walker     0.000018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.148890                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.131570                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.dtb.walker     0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.itb.walker     0.000014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.016209                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.105143                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.dtb.walker     0.000042                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.itb.walker     0.000022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.004517                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.004761                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.dtb.walker     0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.itb.walker     0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.001267                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.001716                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.dtb.walker     0.000060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.itb.walker     0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.inst        0.002710                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.data        0.002594                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.dtb.walker     0.000086                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.itb.walker     0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.inst        0.012393                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.data        0.002514                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.dtb.walker     0.000024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.itb.walker     0.000027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.inst        0.013500                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.data        0.004250                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.dtb.walker     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.itb.walker     0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.inst        0.002325                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.data        0.001801                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.980600                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            34                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         30213                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          189                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1426                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         8575                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        13902                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6121                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.001038                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.922028                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 206085390                       # Number of tag accesses
system.l2.tags.data_accesses                206085390                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.dtb.walker        142578                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.itb.walker         53241                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.inst             3516507                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data              828413                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.dtb.walker        120382                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.itb.walker         43332                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst             2054126                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data              491944                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.dtb.walker        146434                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.itb.walker         62421                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst             1947890                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data              622329                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.dtb.walker         68924                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.itb.walker         32149                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst             1230679                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data              399543                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.dtb.walker         82454                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.itb.walker         33690                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.inst             1359821                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.data              430684                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.dtb.walker         39027                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.itb.walker         15787                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.inst              418129                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.data              135503                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.dtb.walker        146711                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.itb.walker         69370                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.inst             1329841                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.data              396327                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.dtb.walker         76840                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.itb.walker         33751                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.inst             1294152                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.data              396827                       # number of ReadReq hits
system.l2.ReadReq_hits::total                18019806                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          3982012                       # number of Writeback hits
system.l2.Writeback_hits::total               3982012                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data             3215                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu1.data             2991                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu2.data             2643                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu3.data             3632                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu4.data             2929                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu5.data             1223                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu6.data             3398                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu7.data             2322                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                22353                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu0.data            872                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu1.data            435                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu2.data            476                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu3.data            408                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu4.data            362                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu5.data            116                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu6.data            250                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu7.data            355                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               3274                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data            218947                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data            128579                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data            179367                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data            115308                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu4.data            117219                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu5.data             46581                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu6.data            127538                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu7.data            118262                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1051801                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.dtb.walker         142578                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.itb.walker          53241                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.inst              3516507                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data              1047360                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.dtb.walker         120382                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.itb.walker          43332                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst              2054126                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data               620523                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.dtb.walker         146434                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.itb.walker          62421                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst              1947890                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data               801696                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.dtb.walker          68924                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.itb.walker          32149                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst              1230679                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data               514851                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.dtb.walker          82454                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.itb.walker          33690                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.inst              1359821                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.data               547903                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.dtb.walker          39027                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.itb.walker          15787                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.inst               418129                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.data               182084                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.dtb.walker         146711                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.itb.walker          69370                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.inst              1329841                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.data               523865                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.dtb.walker          76840                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.itb.walker          33751                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.inst              1294152                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.data               515089                       # number of demand (read+write) hits
system.l2.demand_hits::total                 19071607                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.dtb.walker        142578                       # number of overall hits
system.l2.overall_hits::cpu0.itb.walker         53241                       # number of overall hits
system.l2.overall_hits::cpu0.inst             3516507                       # number of overall hits
system.l2.overall_hits::cpu0.data             1047360                       # number of overall hits
system.l2.overall_hits::cpu1.dtb.walker        120382                       # number of overall hits
system.l2.overall_hits::cpu1.itb.walker         43332                       # number of overall hits
system.l2.overall_hits::cpu1.inst             2054126                       # number of overall hits
system.l2.overall_hits::cpu1.data              620523                       # number of overall hits
system.l2.overall_hits::cpu2.dtb.walker        146434                       # number of overall hits
system.l2.overall_hits::cpu2.itb.walker         62421                       # number of overall hits
system.l2.overall_hits::cpu2.inst             1947890                       # number of overall hits
system.l2.overall_hits::cpu2.data              801696                       # number of overall hits
system.l2.overall_hits::cpu3.dtb.walker         68924                       # number of overall hits
system.l2.overall_hits::cpu3.itb.walker         32149                       # number of overall hits
system.l2.overall_hits::cpu3.inst             1230679                       # number of overall hits
system.l2.overall_hits::cpu3.data              514851                       # number of overall hits
system.l2.overall_hits::cpu4.dtb.walker         82454                       # number of overall hits
system.l2.overall_hits::cpu4.itb.walker         33690                       # number of overall hits
system.l2.overall_hits::cpu4.inst             1359821                       # number of overall hits
system.l2.overall_hits::cpu4.data              547903                       # number of overall hits
system.l2.overall_hits::cpu5.dtb.walker         39027                       # number of overall hits
system.l2.overall_hits::cpu5.itb.walker         15787                       # number of overall hits
system.l2.overall_hits::cpu5.inst              418129                       # number of overall hits
system.l2.overall_hits::cpu5.data              182084                       # number of overall hits
system.l2.overall_hits::cpu6.dtb.walker        146711                       # number of overall hits
system.l2.overall_hits::cpu6.itb.walker         69370                       # number of overall hits
system.l2.overall_hits::cpu6.inst             1329841                       # number of overall hits
system.l2.overall_hits::cpu6.data              523865                       # number of overall hits
system.l2.overall_hits::cpu7.dtb.walker         76840                       # number of overall hits
system.l2.overall_hits::cpu7.itb.walker         33751                       # number of overall hits
system.l2.overall_hits::cpu7.inst             1294152                       # number of overall hits
system.l2.overall_hits::cpu7.data              515089                       # number of overall hits
system.l2.overall_hits::total                19071607                       # number of overall hits
system.l2.ReadReq_misses::cpu0.dtb.walker         1099                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.itb.walker         1017                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.inst             68867                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data            252804                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.dtb.walker          867                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.itb.walker          893                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst             24097                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data             74351                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.dtb.walker          961                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.itb.walker         1023                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst             32190                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data             80707                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.dtb.walker         1088                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.itb.walker         1168                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst             23356                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data             74720                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.dtb.walker          870                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.itb.walker          896                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.inst             29737                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.data             75092                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.dtb.walker          481                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.itb.walker          291                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.inst              7567                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.data             17598                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.dtb.walker          550                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.itb.walker          652                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.inst             24849                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.data             51209                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.dtb.walker          842                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.itb.walker          866                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.inst             20640                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.data             61793                       # number of ReadReq misses
system.l2.ReadReq_misses::total                933141                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data          18309                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu1.data          12026                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu2.data          14873                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu3.data          11260                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu4.data          12795                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu5.data           4930                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu6.data          10170                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu7.data          12353                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              96716                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu0.data         3236                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu1.data         3237                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu2.data         2232                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu3.data         1806                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu4.data         1839                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu5.data          453                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu6.data         1301                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu7.data         1898                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            16002                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data          346857                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data          142973                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data          122752                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data          124749                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu4.data          119442                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu5.data           48882                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu6.data           91381                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu7.data           92067                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1089103                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.dtb.walker         1099                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.itb.walker         1017                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.inst              68867                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data             599661                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.dtb.walker          867                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.itb.walker          893                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst              24097                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data             217324                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.dtb.walker          961                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.itb.walker         1023                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst              32190                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data             203459                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.dtb.walker         1088                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.itb.walker         1168                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst              23356                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data             199469                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.dtb.walker          870                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.itb.walker          896                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.inst              29737                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.data             194534                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.dtb.walker          481                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.itb.walker          291                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.inst               7567                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.data              66480                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.dtb.walker          550                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.itb.walker          652                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.inst              24849                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.data             142590                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.dtb.walker          842                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.itb.walker          866                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.inst              20640                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.data             153860                       # number of demand (read+write) misses
system.l2.demand_misses::total                2022244                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.dtb.walker         1099                       # number of overall misses
system.l2.overall_misses::cpu0.itb.walker         1017                       # number of overall misses
system.l2.overall_misses::cpu0.inst             68867                       # number of overall misses
system.l2.overall_misses::cpu0.data            599661                       # number of overall misses
system.l2.overall_misses::cpu1.dtb.walker          867                       # number of overall misses
system.l2.overall_misses::cpu1.itb.walker          893                       # number of overall misses
system.l2.overall_misses::cpu1.inst             24097                       # number of overall misses
system.l2.overall_misses::cpu1.data            217324                       # number of overall misses
system.l2.overall_misses::cpu2.dtb.walker          961                       # number of overall misses
system.l2.overall_misses::cpu2.itb.walker         1023                       # number of overall misses
system.l2.overall_misses::cpu2.inst             32190                       # number of overall misses
system.l2.overall_misses::cpu2.data            203459                       # number of overall misses
system.l2.overall_misses::cpu3.dtb.walker         1088                       # number of overall misses
system.l2.overall_misses::cpu3.itb.walker         1168                       # number of overall misses
system.l2.overall_misses::cpu3.inst             23356                       # number of overall misses
system.l2.overall_misses::cpu3.data            199469                       # number of overall misses
system.l2.overall_misses::cpu4.dtb.walker          870                       # number of overall misses
system.l2.overall_misses::cpu4.itb.walker          896                       # number of overall misses
system.l2.overall_misses::cpu4.inst             29737                       # number of overall misses
system.l2.overall_misses::cpu4.data            194534                       # number of overall misses
system.l2.overall_misses::cpu5.dtb.walker          481                       # number of overall misses
system.l2.overall_misses::cpu5.itb.walker          291                       # number of overall misses
system.l2.overall_misses::cpu5.inst              7567                       # number of overall misses
system.l2.overall_misses::cpu5.data             66480                       # number of overall misses
system.l2.overall_misses::cpu6.dtb.walker          550                       # number of overall misses
system.l2.overall_misses::cpu6.itb.walker          652                       # number of overall misses
system.l2.overall_misses::cpu6.inst             24849                       # number of overall misses
system.l2.overall_misses::cpu6.data            142590                       # number of overall misses
system.l2.overall_misses::cpu7.dtb.walker          842                       # number of overall misses
system.l2.overall_misses::cpu7.itb.walker          866                       # number of overall misses
system.l2.overall_misses::cpu7.inst             20640                       # number of overall misses
system.l2.overall_misses::cpu7.data            153860                       # number of overall misses
system.l2.overall_misses::total               2022244                       # number of overall misses
system.l2.ReadReq_accesses::cpu0.dtb.walker       143677                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.itb.walker        54258                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.inst         3585374                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data         1081217                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.dtb.walker       121249                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.itb.walker        44225                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst         2078223                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data          566295                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.dtb.walker       147395                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.itb.walker        63444                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst         1980080                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data          703036                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.dtb.walker        70012                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.itb.walker        33317                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst         1254035                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data          474263                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.dtb.walker        83324                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.itb.walker        34586                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.inst         1389558                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.data          505776                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.dtb.walker        39508                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.itb.walker        16078                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.inst          425696                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.data          153101                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.dtb.walker       147261                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.itb.walker        70022                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.inst         1354690                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.data          447536                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.dtb.walker        77682                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.itb.walker        34617                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.inst         1314792                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.data          458620                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            18952947                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      3982012                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           3982012                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data        21524                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data        15017                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data        17516                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu3.data        14892                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu4.data        15724                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu5.data         6153                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu6.data        13568                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu7.data        14675                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           119069                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data         4108                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data         3672                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu2.data         2708                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu3.data         2214                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu4.data         2201                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu5.data          569                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu6.data         1551                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu7.data         2253                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          19276                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data        565804                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data        271552                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data        302119                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data        240057                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu4.data        236661                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu5.data         95463                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu6.data        218919                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu7.data        210329                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2140904                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.dtb.walker       143677                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.itb.walker        54258                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.inst          3585374                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data          1647021                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.dtb.walker       121249                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.itb.walker        44225                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst          2078223                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data           837847                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.dtb.walker       147395                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.itb.walker        63444                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst          1980080                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data          1005155                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.dtb.walker        70012                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.itb.walker        33317                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst          1254035                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data           714320                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.dtb.walker        83324                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.itb.walker        34586                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.inst          1389558                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.data           742437                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.dtb.walker        39508                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.itb.walker        16078                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.inst           425696                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.data           248564                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.dtb.walker       147261                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.itb.walker        70022                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.inst          1354690                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.data           666455                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.dtb.walker        77682                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.itb.walker        34617                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.inst          1314792                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.data           668949                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             21093851                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.dtb.walker       143677                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.itb.walker        54258                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.inst         3585374                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data         1647021                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.dtb.walker       121249                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.itb.walker        44225                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst         2078223                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data          837847                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.dtb.walker       147395                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.itb.walker        63444                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst         1980080                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data         1005155                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.dtb.walker        70012                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.itb.walker        33317                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst         1254035                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data          714320                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.dtb.walker        83324                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.itb.walker        34586                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.inst         1389558                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.data          742437                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.dtb.walker        39508                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.itb.walker        16078                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.inst          425696                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.data          248564                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.dtb.walker       147261                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.itb.walker        70022                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.inst         1354690                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.data          666455                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.dtb.walker        77682                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.itb.walker        34617                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.inst         1314792                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.data          668949                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            21093851                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.dtb.walker     0.007649                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.itb.walker     0.018744                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.019208                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.233814                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.dtb.walker     0.007151                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.itb.walker     0.020192                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.011595                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.131294                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.dtb.walker     0.006520                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.itb.walker     0.016124                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.016257                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.114798                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.dtb.walker     0.015540                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.itb.walker     0.035057                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.018625                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.157550                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.dtb.walker     0.010441                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.itb.walker     0.025906                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.inst       0.021400                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.data       0.148469                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.dtb.walker     0.012175                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.itb.walker     0.018099                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.inst       0.017776                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.data       0.114944                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.dtb.walker     0.003735                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.itb.walker     0.009311                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.inst       0.018343                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.data       0.114424                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.dtb.walker     0.010839                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.itb.walker     0.025017                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.inst       0.015698                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.data       0.134737                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.049235                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.850632                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data     0.800826                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu2.data     0.849109                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu3.data     0.756111                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu4.data     0.813724                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu5.data     0.801235                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu6.data     0.749558                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu7.data     0.841772                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.812269                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu0.data     0.787731                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu1.data     0.881536                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu2.data     0.824225                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu3.data     0.815718                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu4.data     0.835529                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu5.data     0.796134                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu6.data     0.838814                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu7.data     0.842432                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.830151                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.613034                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.526503                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.406303                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.519664                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu4.data     0.504697                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu5.data     0.512052                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu6.data     0.417419                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu7.data     0.437729                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.508712                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.dtb.walker     0.007649                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.itb.walker     0.018744                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.inst        0.019208                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.364088                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.dtb.walker     0.007151                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.itb.walker     0.020192                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.011595                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.259384                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.dtb.walker     0.006520                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.itb.walker     0.016124                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.016257                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.202416                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.dtb.walker     0.015540                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.itb.walker     0.035057                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.018625                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.279243                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.dtb.walker     0.010441                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.itb.walker     0.025906                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.inst        0.021400                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.data        0.262021                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.dtb.walker     0.012175                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.itb.walker     0.018099                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.inst        0.017776                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.data        0.267456                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.dtb.walker     0.003735                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.itb.walker     0.009311                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.inst        0.018343                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.data        0.213953                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.dtb.walker     0.010839                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.itb.walker     0.025017                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.inst        0.015698                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.data        0.230003                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.095869                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.dtb.walker     0.007649                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.itb.walker     0.018744                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.inst       0.019208                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.364088                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.dtb.walker     0.007151                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.itb.walker     0.020192                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.011595                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.259384                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.dtb.walker     0.006520                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.itb.walker     0.016124                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.016257                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.202416                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.dtb.walker     0.015540                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.itb.walker     0.035057                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.018625                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.279243                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.dtb.walker     0.010441                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.itb.walker     0.025906                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.inst       0.021400                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.data       0.262021                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.dtb.walker     0.012175                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.itb.walker     0.018099                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.inst       0.017776                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.data       0.267456                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.dtb.walker     0.003735                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.itb.walker     0.009311                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.inst       0.018343                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.data       0.213953                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.dtb.walker     0.010839                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.itb.walker     0.025017                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.inst       0.015698                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.data       0.230003                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.095869                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1360544                       # number of writebacks
system.l2.writebacks::total                   1360544                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.iobus.trans_dist::ReadReq                51604                       # Transaction distribution
system.iobus.trans_dist::ReadResp               51604                       # Transaction distribution
system.iobus.trans_dist::WriteReq              205889                       # Transaction distribution
system.iobus.trans_dist::WriteResp              35369                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp       170520                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio        59064                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio          134                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio           34                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi0.pio          120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi1.pio          834                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart1_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart2_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart3_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.sp810_fake.pio           76                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.aaci_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.lan_fake.pio            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.usb_fake.pio           10                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.mmc_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio        54456                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide-pciconf          210                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ethernet.pio        42268                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ethernet-pciconf          164                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.pciconfig.pio           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total       157582                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side       357404                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::total       357404                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  514986                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio        74746                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio          268                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio           68                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.timer1.pio           40                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.kmi0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.kmi1.pio          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.rtc.pio           64                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart1_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart2_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart3_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.sp810_fake.pio          152                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.watchdog_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.aaci_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.lan_fake.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.usb_fake.pio           20                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.mmc_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio        31449                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide-pciconf          265                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ethernet.pio        84536                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ethernet-pciconf          253                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.pciconfig.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       192706                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side     11303088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::total     11303088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 11495794                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                    70050780                       # DTB read hits
system.cpu0.dtb.read_misses                     98050                       # DTB read misses
system.cpu0.dtb.write_hits                   51104553                       # DTB write hits
system.cpu0.dtb.write_misses                    11937                       # DTB write misses
system.cpu0.dtb.flush_tlb                        1214                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                   23663                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                   49957                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                  6587                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                     1576                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                70148830                       # DTB read accesses
system.cpu0.dtb.write_accesses               51116490                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                        121155333                       # DTB hits
system.cpu0.dtb.misses                         109987                       # DTB misses
system.cpu0.dtb.accesses                    121265320                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                   322395329                       # ITB inst hits
system.cpu0.itb.inst_misses                     39244                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                        1214                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                   23663                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                   28972                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses               322434573                       # ITB inst accesses
system.cpu0.itb.hits                        322395329                       # DTB hits
system.cpu0.itb.misses                          39244                       # DTB misses
system.cpu0.itb.accesses                    322434573                       # DTB accesses
system.cpu0.numCycles                      6464516591                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                  308526129                       # Number of instructions committed
system.cpu0.committedOps                    376564112                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses            331279521                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                 42854                       # Number of float alu accesses
system.cpu0.num_func_calls                   29991626                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts     42146622                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                   331279521                       # number of integer instructions
system.cpu0.num_fp_insts                        42854                       # number of float instructions
system.cpu0.num_int_register_reads          598131737                       # number of times the integer registers were read
system.cpu0.num_int_register_writes         230280721                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads               35419                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes               7964                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads          1136223553                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes          145257901                       # number of times the CC registers were written
system.cpu0.num_mem_refs                    123979360                       # number of memory refs
system.cpu0.num_load_insts                   70811688                       # Number of load instructions
system.cpu0.num_store_insts                  53167672                       # Number of store instructions
system.cpu0.num_idle_cycles              6074036040.795444                       # Number of idle cycles
system.cpu0.num_busy_cycles              390480550.204556                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.060404                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.939596                       # Percentage of idle cycles
system.cpu0.Branches                         74828441                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                 2775      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                257196531     67.35%     67.35% # Class of executed instruction
system.cpu0.op_class::IntMult                  703070      0.18%     67.53% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     67.53% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     67.53% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     67.53% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     67.53% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     67.53% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     67.53% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     67.53% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     67.53% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     67.53% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     67.53% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     67.53% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     67.53% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     67.53% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     67.53% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     67.53% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     67.53% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     67.53% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     67.53% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  9      0.00%     67.53% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     67.53% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                 82      0.00%     67.53% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                 24      0.00%     67.53% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  4      0.00%     67.53% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc             14336      0.00%     67.54% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 7      0.00%     67.54% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     67.54% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     67.54% # Class of executed instruction
system.cpu0.op_class::MemRead                70811688     18.54%     86.08% # Class of executed instruction
system.cpu0.op_class::MemWrite               53167672     13.92%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                 381896198                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    4103                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements          3584853                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.717481                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          318810338                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          3584853                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            88.932611                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle      12135494000                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.717481                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999448                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999448                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          198                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          304                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        648444586                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       648444586                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst    318844232                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      318844232                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst    318844232                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       318844232                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst    318844232                       # number of overall hits
system.cpu0.icache.overall_hits::total      318844232                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst      3585374                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      3585374                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst      3585374                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       3585374                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst      3585374                       # number of overall misses
system.cpu0.icache.overall_misses::total      3585374                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::cpu0.inst    322429606                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    322429606                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst    322429606                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    322429606                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst    322429606                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    322429606                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.011120                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.011120                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.011120                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.011120                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.011120                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.011120                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements          1670056                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          951.164907                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          118992820                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1670056                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            71.250796                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle         40045500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   951.164907                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.928872                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.928872                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1019                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          402                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          478                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           98                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.995117                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        244165581                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       244165581                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data     67066216                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       67066216                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data     49390711                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      49390711                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data       789683                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total       789683                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data      1023995                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1023995                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data       980952                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       980952                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data    116456927                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       116456927                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data    117246610                       # number of overall hits
system.cpu0.dcache.overall_hits::total      117246610                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data       971964                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       971964                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data       657139                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       657139                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu0.data       231651                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total       231651                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data        15841                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        15841                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data        48987                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        48987                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data      1629103                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1629103                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data      1860754                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1860754                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::cpu0.data     68038180                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     68038180                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data     50047850                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     50047850                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data      1021334                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total      1021334                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data      1039836                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1039836                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data      1029939                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1029939                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data    118086030                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    118086030                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data    119107364                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    119107364                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.014286                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014286                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.013130                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.013130                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.226812                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.226812                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.015234                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.015234                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.047563                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.047563                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.013796                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.013796                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.015622                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.015622                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks      1103424                       # number of writebacks
system.cpu0.dcache.writebacks::total          1103424                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                    27180108                       # DTB read hits
system.cpu1.dtb.read_misses                     74871                       # DTB read misses
system.cpu1.dtb.write_hits                   23321488                       # DTB write hits
system.cpu1.dtb.write_misses                    11066                       # DTB write misses
system.cpu1.dtb.flush_tlb                        1214                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                   23663                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                   38248                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                  4300                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                     1421                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                27254979                       # DTB read accesses
system.cpu1.dtb.write_accesses               23332554                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                         50501596                       # DTB hits
system.cpu1.dtb.misses                          85937                       # DTB misses
system.cpu1.dtb.accesses                     50587533                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                   115853901                       # ITB inst hits
system.cpu1.itb.inst_misses                     30177                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                        1214                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                   23663                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                   21995                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses               115884078                       # ITB inst accesses
system.cpu1.itb.hits                        115853901                       # DTB hits
system.cpu1.itb.misses                          30177                       # DTB misses
system.cpu1.itb.accesses                    115884078                       # DTB accesses
system.cpu1.numCycles                      6463894406                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                  110990377                       # Number of instructions committed
system.cpu1.committedOps                    140247504                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses            123537349                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                 15051                       # Number of float alu accesses
system.cpu1.num_func_calls                    6529548                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts     15897089                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                   123537349                       # number of integer instructions
system.cpu1.num_fp_insts                        15051                       # number of float instructions
system.cpu1.num_int_register_reads          214539505                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          82864534                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads               11350                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes               3798                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads           414528137                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes           54732013                       # number of times the CC registers were written
system.cpu1.num_mem_refs                     51886682                       # number of memory refs
system.cpu1.num_load_insts                   27648018                       # Number of load instructions
system.cpu1.num_store_insts                  24238664                       # Number of store instructions
system.cpu1.num_idle_cycles              6318768174.856982                       # Number of idle cycles
system.cpu1.num_busy_cycles              145126231.143018                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.022452                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.977548                       # Percentage of idle cycles
system.cpu1.Branches                         23928472                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                  393      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                 88549151     63.00%     63.00% # Class of executed instruction
system.cpu1.op_class::IntMult                  106628      0.08%     63.08% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                 14      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                 28      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  3      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc              5705      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                11      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::MemRead                27648018     19.67%     82.75% # Class of executed instruction
system.cpu1.op_class::MemWrite               24238664     17.25%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                 140548615                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                    4382                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements          2077710                       # number of replacements
system.cpu1.icache.tags.tagsinuse          498.084433                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          113772770                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          2077710                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            54.758734                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     211020494500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   498.084433                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.972821                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.972821                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          294                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          218                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        233839295                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       233839295                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst    113802313                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      113802313                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst    113802313                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       113802313                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst    113802313                       # number of overall hits
system.cpu1.icache.overall_hits::total      113802313                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst      2078223                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      2078223                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst      2078223                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       2078223                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst      2078223                       # number of overall misses
system.cpu1.icache.overall_misses::total      2078223                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::cpu1.inst    115880536                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    115880536                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst    115880536                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    115880536                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst    115880536                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    115880536                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.017934                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.017934                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.017934                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.017934                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.017934                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.017934                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements           878512                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          912.793395                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           49473021                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           878512                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            56.314565                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     232120360500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   912.793395                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.891400                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.891400                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          583                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          113                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          470                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.569336                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        102150565                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       102150565                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data     25792387                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       25792387                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data     22475777                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      22475777                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data       274389                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total       274389                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data       486097                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       486097                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data       450006                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       450006                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data     48268164                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        48268164                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data     48542553                       # number of overall hits
system.cpu1.dcache.overall_hits::total       48542553                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data       553347                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       553347                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data       356800                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       356800                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data       130277                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total       130277                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data        12624                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        12624                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data        44655                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        44655                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       910147                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        910147                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data      1040424                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1040424                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::cpu1.data     26345734                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     26345734                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data     22832577                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     22832577                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data       404666                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total       404666                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data       498721                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       498721                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data       494661                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       494661                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data     49178311                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     49178311                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data     49582977                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     49582977                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.021003                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021003                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.015627                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.015627                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.321937                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.321937                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.025313                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.025313                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.090274                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.090274                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.018507                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.018507                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.020983                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.020983                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       537217                       # number of writebacks
system.cpu1.dcache.writebacks::total           537217                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                    30007708                       # DTB read hits
system.cpu2.dtb.read_misses                     96827                       # DTB read misses
system.cpu2.dtb.write_hits                   25614690                       # DTB write hits
system.cpu2.dtb.write_misses                    13009                       # DTB write misses
system.cpu2.dtb.flush_tlb                        1214                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                   23663                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                   42263                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                  5009                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                     1839                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                30104535                       # DTB read accesses
system.cpu2.dtb.write_accesses               25627699                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                         55622398                       # DTB hits
system.cpu2.dtb.misses                         109836                       # DTB misses
system.cpu2.dtb.accesses                     55732234                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                   127161770                       # ITB inst hits
system.cpu2.itb.inst_misses                     43244                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                        1214                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                   23663                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                   26647                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses               127205014                       # ITB inst accesses
system.cpu2.itb.hits                        127161770                       # DTB hits
system.cpu2.itb.misses                          43244                       # DTB misses
system.cpu2.itb.accesses                    127205014                       # DTB accesses
system.cpu2.numCycles                      6464093685                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                  160611579                       # Number of instructions committed
system.cpu2.committedOps                    192144247                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses            160849880                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                 25349                       # Number of float alu accesses
system.cpu2.num_func_calls                    7383594                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts     29936775                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                   160849880                       # number of integer instructions
system.cpu2.num_fp_insts                        25349                       # number of float instructions
system.cpu2.num_int_register_reads          286368474                       # number of times the integer registers were read
system.cpu2.num_int_register_writes         103801383                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads               19907                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes               5440                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads           569703986                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes          100442507                       # number of times the CC registers were written
system.cpu2.num_mem_refs                     70193205                       # number of memory refs
system.cpu2.num_load_insts                   43744634                       # Number of load instructions
system.cpu2.num_store_insts                  26448571                       # Number of store instructions
system.cpu2.num_idle_cycles              6265363354.828327                       # Number of idle cycles
system.cpu2.num_busy_cycles              198730330.171673                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.030744                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.969256                       # Percentage of idle cycles
system.cpu2.Branches                         39085679                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                  732      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                122234984     63.49%     63.49% # Class of executed instruction
system.cpu2.op_class::IntMult                   82163      0.04%     63.54% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     63.54% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     63.54% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     63.54% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     63.54% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     63.54% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     63.54% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     63.54% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     63.54% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     63.54% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     63.54% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     63.54% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     63.54% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     63.54% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     63.54% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     63.54% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     63.54% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     63.54% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     63.54% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     63.54% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     63.54% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     63.54% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     63.54% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     63.54% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc              4150      0.00%     63.54% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     63.54% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     63.54% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     63.54% # Class of executed instruction
system.cpu2.op_class::MemRead                43744634     22.72%     86.26% # Class of executed instruction
system.cpu2.op_class::MemWrite               26448571     13.74%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                 192515234                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                    1957                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements          1979568                       # number of replacements
system.cpu2.icache.tags.tagsinuse          493.298964                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          125189314                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          1979568                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            63.240724                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     2925321261500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   493.298964                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.963475                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.963475                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          509                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        256378914                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       256378914                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst    125219337                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      125219337                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst    125219337                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       125219337                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst    125219337                       # number of overall hits
system.cpu2.icache.overall_hits::total      125219337                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst      1980080                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      1980080                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst      1980080                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       1980080                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst      1980080                       # number of overall misses
system.cpu2.icache.overall_misses::total      1980080                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::cpu2.inst    127199417                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    127199417                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst    127199417                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    127199417                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst    127199417                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    127199417                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.015567                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.015567                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.015567                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.015567                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.015567                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.015567                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements          1031201                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          535.237218                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           54560848                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1031201                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            52.910003                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     2964335380500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   535.237218                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.522693                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.522693                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          841                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          806                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.821289                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        112541685                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       112541685                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data     28560193                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       28560193                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data     24785947                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      24785947                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data       288009                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total       288009                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data       470138                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       470138                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data       447949                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       447949                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data     53346140                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        53346140                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data     53634149                       # number of overall hits
system.cpu2.dcache.overall_hits::total       53634149                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data       638620                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       638620                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data       360822                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       360822                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data       132134                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total       132134                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data         8968                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         8968                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data        27676                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        27676                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data       999442                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        999442                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data      1131576                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1131576                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::cpu2.data     29198813                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     29198813                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data     25146769                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     25146769                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data       420143                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       420143                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data       479106                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       479106                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data       475625                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       475625                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data     54345582                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     54345582                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data     54765725                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     54765725                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.021871                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.021871                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.014349                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.014349                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.314498                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.314498                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.018718                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.018718                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.058189                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.058189                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.018390                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.018390                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.020662                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.020662                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       568041                       # number of writebacks
system.cpu2.dcache.writebacks::total           568041                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                    16270395                       # DTB read hits
system.cpu3.dtb.read_misses                     51938                       # DTB read misses
system.cpu3.dtb.write_hits                   14141835                       # DTB write hits
system.cpu3.dtb.write_misses                     8211                       # DTB write misses
system.cpu3.dtb.flush_tlb                        1214                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                   23663                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                   34936                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                  4042                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                     1604                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                16322333                       # DTB read accesses
system.cpu3.dtb.write_accesses               14150046                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                         30412230                       # DTB hits
system.cpu3.dtb.misses                          60149                       # DTB misses
system.cpu3.dtb.accesses                     30472379                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                    70485035                       # ITB inst hits
system.cpu3.itb.inst_misses                     26644                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                        1214                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                   23663                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                   19765                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                70511679                       # ITB inst accesses
system.cpu3.itb.hits                         70485035                       # DTB hits
system.cpu3.itb.misses                          26644                       # DTB misses
system.cpu3.itb.accesses                     70511679                       # DTB accesses
system.cpu3.numCycles                      6464345389                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                  147753450                       # Number of instructions committed
system.cpu3.committedOps                    164782011                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses            127479316                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                 19075                       # Number of float alu accesses
system.cpu3.num_func_calls                    3545331                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts     36152479                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                   127479316                       # number of integer instructions
system.cpu3.num_fp_insts                        19075                       # number of float instructions
system.cpu3.num_int_register_reads          237098643                       # number of times the integer registers were read
system.cpu3.num_int_register_writes          76708084                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads               14642                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes               4426                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads           492088262                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes          113339528                       # number of times the CC registers were written
system.cpu3.num_mem_refs                     57789239                       # number of memory refs
system.cpu3.num_load_insts                   43184400                       # Number of load instructions
system.cpu3.num_store_insts                  14604839                       # Number of store instructions
system.cpu3.num_idle_cycles              6296791356.613681                       # Number of idle cycles
system.cpu3.num_busy_cycles              167554032.386319                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.025920                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.974080                       # Percentage of idle cycles
system.cpu3.Branches                         40498924                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                  601      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                107126917     64.93%     64.93% # Class of executed instruction
system.cpu3.op_class::IntMult                   59739      0.04%     64.97% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     64.97% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     64.97% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     64.97% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     64.97% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     64.97% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     64.97% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     64.97% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     64.97% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     64.97% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     64.97% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     64.97% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     64.97% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     64.97% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     64.97% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     64.97% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     64.97% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     64.97% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     64.97% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     64.97% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     64.97% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  1      0.00%     64.97% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  2      0.00%     64.97% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  1      0.00%     64.97% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc              3088      0.00%     64.97% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     64.97% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     64.97% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     64.97% # Class of executed instruction
system.cpu3.op_class::MemRead                43184400     26.18%     91.15% # Class of executed instruction
system.cpu3.op_class::MemWrite               14604839      8.85%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                 164979588                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                    1811                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements          1253523                       # number of replacements
system.cpu3.icache.tags.tagsinuse          462.605454                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           69155469                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs          1253523                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            55.168887                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     3028833328500                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   462.605454                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.903526                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.903526                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          326                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          175                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        142269141                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       142269141                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst     69253518                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       69253518                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst     69253518                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        69253518                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst     69253518                       # number of overall hits
system.cpu3.icache.overall_hits::total       69253518                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst      1254035                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total      1254035                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst      1254035                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total       1254035                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst      1254035                       # number of overall misses
system.cpu3.icache.overall_misses::total      1254035                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::cpu3.inst     70507553                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     70507553                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst     70507553                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     70507553                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst     70507553                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     70507553                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.017786                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.017786                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.017786                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.017786                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.017786                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.017786                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements           729008                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          303.024099                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           29618117                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           729008                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            40.627973                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     3029987675000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   303.024099                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.295922                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.295922                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          848                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          265                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          582                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.828125                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         61724305                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        61724305                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data     15240751                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       15240751                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data     13525239                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      13525239                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data       204156                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total       204156                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data       329732                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       329732                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data       309448                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       309448                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data     28765990                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        28765990                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data     28970146                       # number of overall hits
system.cpu3.dcache.overall_hits::total       28970146                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data       420237                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       420237                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data       286664                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       286664                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data       115771                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total       115771                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data         7175                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         7175                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data        24925                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        24925                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data       706901                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        706901                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data       822672                       # number of overall misses
system.cpu3.dcache.overall_misses::total       822672                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::cpu3.data     15660988                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     15660988                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data     13811903                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     13811903                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data       319927                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total       319927                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data       336907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       336907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data       334373                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       334373                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data     29472891                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     29472891                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data     29792818                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     29792818                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.026833                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.026833                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.020755                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.020755                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.361867                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.361867                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.021297                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.021297                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.074543                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.074543                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.023985                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.023985                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.027613                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.027613                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks       412318                       # number of writebacks
system.cpu3.dcache.writebacks::total           412318                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                    20395118                       # DTB read hits
system.cpu4.dtb.read_misses                     60919                       # DTB read misses
system.cpu4.dtb.write_hits                   16860069                       # DTB write hits
system.cpu4.dtb.write_misses                     9131                       # DTB write misses
system.cpu4.dtb.flush_tlb                        1214                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                   23663                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                   34519                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                  4151                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                     1671                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                20456037                       # DTB read accesses
system.cpu4.dtb.write_accesses               16869200                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                         37255187                       # DTB hits
system.cpu4.dtb.misses                          70050                       # DTB misses
system.cpu4.dtb.accesses                     37325237                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                    87761950                       # ITB inst hits
system.cpu4.itb.inst_misses                     27436                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                        1214                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                   23663                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                   19812                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                87789386                       # ITB inst accesses
system.cpu4.itb.hits                         87761950                       # DTB hits
system.cpu4.itb.misses                          27436                       # DTB misses
system.cpu4.itb.accesses                     87789386                       # DTB accesses
system.cpu4.numCycles                      6464338893                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                  203915443                       # Number of instructions committed
system.cpu4.committedOps                    224393746                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses            171760583                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                 24540                       # Number of float alu accesses
system.cpu4.num_func_calls                    4717539                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts     51474557                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                   171760583                       # number of integer instructions
system.cpu4.num_fp_insts                        24540                       # number of float instructions
system.cpu4.num_int_register_reads          320799744                       # number of times the integer registers were read
system.cpu4.num_int_register_writes         102473268                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads               18752                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes               5845                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads           669787944                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes          160966845                       # number of times the CC registers were written
system.cpu4.num_mem_refs                     78112697                       # number of memory refs
system.cpu4.num_load_insts                   60683377                       # Number of load instructions
system.cpu4.num_store_insts                  17429320                       # Number of store instructions
system.cpu4.num_idle_cycles              6236057918.112090                       # Number of idle cycles
system.cpu4.num_busy_cycles              228280974.887910                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.035314                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.964686                       # Percentage of idle cycles
system.cpu4.Branches                         57220151                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                  630      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                146525433     65.21%     65.21% # Class of executed instruction
system.cpu4.op_class::IntMult                   59621      0.03%     65.24% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  2      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  1      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  3      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc              3973      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 3      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::MemRead                60683377     27.01%     92.24% # Class of executed instruction
system.cpu4.op_class::MemWrite               17429320      7.76%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                 224702363                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                    1863                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements          1389046                       # number of replacements
system.cpu4.icache.tags.tagsinuse          485.946697                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs           86212508                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs          1389046                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs            62.065985                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle     3028946636000                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst   485.946697                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.949115                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.949115                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1          318                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          148                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3           37                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses        176959854                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses       176959854                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst     86395590                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       86395590                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst     86395590                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        86395590                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst     86395590                       # number of overall hits
system.cpu4.icache.overall_hits::total       86395590                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst      1389558                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total      1389558                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst      1389558                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total       1389558                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst      1389558                       # number of overall misses
system.cpu4.icache.overall_misses::total      1389558                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::cpu4.inst     87785148                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     87785148                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst     87785148                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     87785148                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst     87785148                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     87785148                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.015829                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.015829                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.015829                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.015829                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.015829                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.015829                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.tags.replacements           753791                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          654.991382                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs           36417036                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs           753791                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            48.311848                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle     3029344446000                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data   654.991382                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.639640                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.639640                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          788                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1          132                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          549                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.769531                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses         75454533                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses        75454533                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data     19307089                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       19307089                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data     16228548                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total      16228548                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::cpu4.data       218310                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total       218310                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data       349038                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total       349038                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::cpu4.data       328016                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total       328016                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::cpu4.data     35535637                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        35535637                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data     35753947                       # number of overall hits
system.cpu4.dcache.overall_hits::total       35753947                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data       461284                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       461284                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data       282936                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total       282936                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::cpu4.data       107821                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total       107821                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data         7211                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total         7211                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data        25207                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total        25207                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data       744220                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        744220                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data       852041                       # number of overall misses
system.cpu4.dcache.overall_misses::total       852041                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::cpu4.data     19768373                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     19768373                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data     16511484                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total     16511484                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::cpu4.data       326131                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total       326131                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data       356249                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total       356249                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data       353223                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total       353223                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data     36279857                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     36279857                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data     36605988                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     36605988                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.023334                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.023334                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.017136                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.017136                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::cpu4.data     0.330606                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.330606                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.020241                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.020241                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data     0.071363                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.071363                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.020513                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.020513                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.023276                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.023276                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks       423230                       # number of writebacks
system.cpu4.dcache.writebacks::total           423230                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                    32209272                       # DTB read hits
system.cpu5.dtb.read_misses                     24346                       # DTB read misses
system.cpu5.dtb.write_hits                    7375202                       # DTB write hits
system.cpu5.dtb.write_misses                     5261                       # DTB write misses
system.cpu5.dtb.flush_tlb                        1214                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                   23663                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                   24454                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                  1963                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                      695                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                32233618                       # DTB read accesses
system.cpu5.dtb.write_accesses                7380463                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                         39584474                       # DTB hits
system.cpu5.dtb.misses                          29607                       # DTB misses
system.cpu5.dtb.accesses                     39614081                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                   146543405                       # ITB inst hits
system.cpu5.itb.inst_misses                     12006                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                        1214                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                   23663                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                   10290                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses               146555411                       # ITB inst accesses
system.cpu5.itb.hits                        146543405                       # DTB hits
system.cpu5.itb.misses                          12006                       # DTB misses
system.cpu5.itb.accesses                    146555411                       # DTB accesses
system.cpu5.numCycles                      6464394448                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                  297573150                       # Number of instructions committed
system.cpu5.committedOps                    334288011                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses            258342692                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                 17396                       # Number of float alu accesses
system.cpu5.num_func_calls                   12258584                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts     80856518                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                   258342692                       # number of integer instructions
system.cpu5.num_fp_insts                        17396                       # number of float instructions
system.cpu5.num_int_register_reads          422057539                       # number of times the integer registers were read
system.cpu5.num_int_register_writes         159545139                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads               14752                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes               2642                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads           984029127                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes          261171658                       # number of times the CC registers were written
system.cpu5.num_mem_refs                     93195748                       # number of memory refs
system.cpu5.num_load_insts                   85638294                       # Number of load instructions
system.cpu5.num_store_insts                   7557454                       # Number of store instructions
system.cpu5.num_idle_cycles              6121105947.729374                       # Number of idle cycles
system.cpu5.num_busy_cycles              343288500.270626                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.053105                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.946895                       # Percentage of idle cycles
system.cpu5.Branches                         99155120                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                  275      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                241189293     72.12%     72.12% # Class of executed instruction
system.cpu5.op_class::IntMult                   23088      0.01%     72.13% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     72.13% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     72.13% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     72.13% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     72.13% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     72.13% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     72.13% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     72.13% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     72.13% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     72.13% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     72.13% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     72.13% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     72.13% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     72.13% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     72.13% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     72.13% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     72.13% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     72.13% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     72.13% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     72.13% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     72.13% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     72.13% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     72.13% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     72.13% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc              2106      0.00%     72.13% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     72.13% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     72.13% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     72.13% # Class of executed instruction
system.cpu5.op_class::MemRead                85638294     25.61%     97.74% # Class of executed instruction
system.cpu5.op_class::MemWrite                7557454      2.26%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                 334410510                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                     719                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements           425184                       # number of replacements
system.cpu5.icache.tags.tagsinuse          485.138244                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs          145996301                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs           425184                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs           343.372048                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle     3029190185500                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst   485.138244                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.947536                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.947536                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::1          422                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2           46                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3           38                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses        293533208                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses       293533208                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::cpu5.inst    146128060                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total      146128060                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst    146128060                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total       146128060                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst    146128060                       # number of overall hits
system.cpu5.icache.overall_hits::total      146128060                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst       425696                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total       425696                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst       425696                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total        425696                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst       425696                       # number of overall misses
system.cpu5.icache.overall_misses::total       425696                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::cpu5.inst    146553756                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total    146553756                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst    146553756                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total    146553756                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst    146553756                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total    146553756                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.002905                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.002905                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.002905                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.002905                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.002905                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.002905                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.tags.replacements           250200                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          632.942246                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs           39259790                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs           250200                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs           156.913629                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle     3029394756500                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data   632.942246                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.618108                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.618108                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          837                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1          378                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          332                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3          127                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.817383                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses         79502212                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses        79502212                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::cpu5.data     31834598                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       31834598                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data      7161520                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       7161520                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::cpu5.data       110984                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total       110984                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::cpu5.data       102127                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total       102127                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::cpu5.data        94735                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        94735                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::cpu5.data     38996118                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        38996118                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data     39107102                       # number of overall hits
system.cpu5.dcache.overall_hits::total       39107102                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data       131963                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       131963                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data       114149                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total       114149                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::cpu5.data        49680                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total        49680                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data         1610                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total         1610                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data         8148                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total         8148                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data       246112                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        246112                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data       295792                       # number of overall misses
system.cpu5.dcache.overall_misses::total       295792                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::cpu5.data     31966561                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     31966561                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data      7275669                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      7275669                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::cpu5.data       160664                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total       160664                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data       103737                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total       103737                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data       102883                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total       102883                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data     39242230                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     39242230                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data     39402894                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     39402894                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.004128                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.004128                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.015689                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.015689                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::cpu5.data     0.309217                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.309217                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data     0.015520                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.015520                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data     0.079197                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.079197                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.006272                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.006272                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.007507                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.007507                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks       152468                       # number of writebacks
system.cpu5.dcache.writebacks::total           152468                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                    32938951                       # DTB read hits
system.cpu6.dtb.read_misses                     88722                       # DTB read misses
system.cpu6.dtb.write_hits                   25431181                       # DTB write hits
system.cpu6.dtb.write_misses                    10723                       # DTB write misses
system.cpu6.dtb.flush_tlb                        1214                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                   23663                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                   45849                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                  4129                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                     1358                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                33027673                       # DTB read accesses
system.cpu6.dtb.write_accesses               25441904                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                         58370132                       # DTB hits
system.cpu6.dtb.misses                          99445                       # DTB misses
system.cpu6.dtb.accesses                     58469577                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                   134920626                       # ITB inst hits
system.cpu6.itb.inst_misses                     44361                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                        1214                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                   23663                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                   29006                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses               134964987                       # ITB inst accesses
system.cpu6.itb.hits                        134920626                       # DTB hits
system.cpu6.itb.misses                          44361                       # DTB misses
system.cpu6.itb.accesses                    134964987                       # DTB accesses
system.cpu6.numCycles                      6464514325                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                  326251312                       # Number of instructions committed
system.cpu6.committedOps                    361983622                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses            276834385                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                 16338                       # Number of float alu accesses
system.cpu6.num_func_calls                    8691830                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts     85403242                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                   276834385                       # number of integer instructions
system.cpu6.num_fp_insts                        16338                       # number of float instructions
system.cpu6.num_int_register_reads          505670817                       # number of times the integer registers were read
system.cpu6.num_int_register_writes         163379449                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads               10992                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes               5312                       # number of times the floating registers were written
system.cpu6.num_cc_register_reads          1073707683                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes          267768302                       # number of times the CC registers were written
system.cpu6.num_mem_refs                    126056197                       # number of memory refs
system.cpu6.num_load_insts                   99923342                       # Number of load instructions
system.cpu6.num_store_insts                  26132855                       # Number of store instructions
system.cpu6.num_idle_cycles              6093786547.884261                       # Number of idle cycles
system.cpu6.num_busy_cycles              370727777.115739                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.057348                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.942652                       # Percentage of idle cycles
system.cpu6.Branches                         97001354                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                  573      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu                236048765     65.18%     65.18% # Class of executed instruction
system.cpu6.op_class::IntMult                   48559      0.01%     65.19% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     65.19% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     65.19% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     65.19% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     65.19% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     65.19% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     65.19% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     65.19% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     65.19% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     65.19% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     65.19% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     65.19% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     65.19% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     65.19% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     65.19% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     65.19% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     65.19% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     65.19% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     65.19% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     65.19% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     65.19% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     65.19% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     65.19% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     65.19% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc              2964      0.00%     65.19% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     65.19% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     65.19% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     65.19% # Class of executed instruction
system.cpu6.op_class::MemRead                99923342     27.59%     92.78% # Class of executed instruction
system.cpu6.op_class::MemWrite               26132855      7.22%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                 362157058                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                    1837                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements          1354178                       # number of replacements
system.cpu6.icache.tags.tagsinuse          483.630477                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs          133571787                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs          1354178                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            98.636802                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle     372482301500                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst   483.630477                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.944591                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.944591                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0          223                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1          276                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses        271277592                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses       271277592                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::cpu6.inst    133606761                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total      133606761                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst    133606761                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total       133606761                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst    133606761                       # number of overall hits
system.cpu6.icache.overall_hits::total      133606761                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst      1354690                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total      1354690                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst      1354690                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total       1354690                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst      1354690                       # number of overall misses
system.cpu6.icache.overall_misses::total      1354690                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::cpu6.inst    134961451                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total    134961451                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst    134961451                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total    134961451                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst    134961451                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total    134961451                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.010038                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.010038                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.010038                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.010038                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.010038                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.010038                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.tags.replacements           683263                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          532.479326                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs           57675375                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs           683263                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            84.411676                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle     3032252759000                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   532.479326                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.519999                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.519999                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0          191                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1          679                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2          153                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses        117660540                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses       117660540                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::cpu6.data     31940649                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       31940649                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data     24818488                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total      24818488                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::cpu6.data       219271                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total       219271                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::cpu6.data       357715                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total       357715                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::cpu6.data       344853                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total       344853                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::cpu6.data     56759137                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        56759137                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data     56978408                       # number of overall hits
system.cpu6.dcache.overall_hits::total       56978408                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data       395193                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       395193                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data       259431                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total       259431                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::cpu6.data       105902                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total       105902                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data         4747                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total         4747                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data        15680                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total        15680                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data       654624                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        654624                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data       760526                       # number of overall misses
system.cpu6.dcache.overall_misses::total       760526                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::cpu6.data     32335842                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     32335842                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data     25077919                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total     25077919                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::cpu6.data       325173                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total       325173                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data       362462                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total       362462                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data       360533                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total       360533                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data     57413761                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     57413761                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data     57738934                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     57738934                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.012222                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.012222                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.010345                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.010345                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::cpu6.data     0.325679                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.325679                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data     0.013097                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.013097                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data     0.043491                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.043491                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.011402                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.011402                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.013172                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.013172                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks       404733                       # number of writebacks
system.cpu6.dcache.writebacks::total           404733                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                    17860251                       # DTB read hits
system.cpu7.dtb.read_misses                     55540                       # DTB read misses
system.cpu7.dtb.write_hits                   14842107                       # DTB write hits
system.cpu7.dtb.write_misses                     8281                       # DTB write misses
system.cpu7.dtb.flush_tlb                        1214                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                   23663                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                   32069                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                  3794                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                     1195                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                17915791                       # DTB read accesses
system.cpu7.dtb.write_accesses               14850388                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                         32702358                       # DTB hits
system.cpu7.dtb.misses                          63821                       # DTB misses
system.cpu7.dtb.accesses                     32766179                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                    78107623                       # ITB inst hits
system.cpu7.itb.inst_misses                     26817                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                        1214                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                   23663                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                   19097                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                78134440                       # ITB inst accesses
system.cpu7.itb.hits                         78107623                       # DTB hits
system.cpu7.itb.misses                          26817                       # DTB misses
system.cpu7.itb.accesses                     78134440                       # DTB accesses
system.cpu7.numCycles                      6463879615                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                  314702283                       # Number of instructions committed
system.cpu7.committedOps                    332889562                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses            241042789                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                 18583                       # Number of float alu accesses
system.cpu7.num_func_calls                    3915109                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts     90738242                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                   241042789                       # number of integer instructions
system.cpu7.num_fp_insts                        18583                       # number of float instructions
system.cpu7.num_int_register_reads          461338481                       # number of times the integer registers were read
system.cpu7.num_int_register_writes         134489407                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads               12100                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes               6480                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads           995511758                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes          278430273                       # number of times the CC registers were written
system.cpu7.num_mem_refs                    113521992                       # number of memory refs
system.cpu7.num_load_insts                   98147385                       # Number of load instructions
system.cpu7.num_store_insts                  15374607                       # Number of store instructions
system.cpu7.num_idle_cycles              6127554236.900109                       # Number of idle cycles
system.cpu7.num_busy_cycles              336325378.099891                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.052032                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.947968                       # Percentage of idle cycles
system.cpu7.Branches                         95583293                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                  545      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                219444338     65.88%     65.88% # Class of executed instruction
system.cpu7.op_class::IntMult                  122882      0.04%     65.92% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc              3205      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::MemRead                98147385     29.47%     95.38% # Class of executed instruction
system.cpu7.op_class::MemWrite               15374607      4.62%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                 333092962                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                    1751                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements          1314280                       # number of replacements
system.cpu7.icache.tags.tagsinuse          480.127409                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs           76784106                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs          1314280                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs            58.422943                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle     3029847612500                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst   480.127409                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.937749                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.937749                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2          182                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3          330                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses        157574916                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses       157574916                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::cpu7.inst     76815270                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       76815270                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst     76815270                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        76815270                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst     76815270                       # number of overall hits
system.cpu7.icache.overall_hits::total       76815270                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst      1314792                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total      1314792                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst      1314792                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total       1314792                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst      1314792                       # number of overall misses
system.cpu7.icache.overall_misses::total      1314792                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::cpu7.inst     78130062                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     78130062                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst     78130062                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     78130062                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst     78130062                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     78130062                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.016828                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.016828                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.016828                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.016828                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.016828                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.016828                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.tags.replacements           682790                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          615.179621                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs           31883529                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs           682790                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            46.695952                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle     3049880905500                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   615.179621                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.600761                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.600761                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          863                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           69                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3          794                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.842773                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses         66262747                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses        66262747                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::cpu7.data     16850964                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       16850964                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data     14242811                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total      14242811                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::cpu7.data       193330                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total       193330                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data       343233                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total       343233                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::cpu7.data       324343                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total       324343                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::cpu7.data     31093775                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        31093775                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data     31287105                       # number of overall hits
system.cpu7.dcache.overall_hits::total       31287105                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data       422081                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       422081                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data       257078                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total       257078                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::cpu7.data        94606                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total        94606                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data         6497                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total         6497                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data        22614                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total        22614                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data       679159                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        679159                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data       773765                       # number of overall misses
system.cpu7.dcache.overall_misses::total       773765                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::cpu7.data     17273045                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     17273045                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data     14499889                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total     14499889                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::cpu7.data       287936                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total       287936                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data       349730                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total       349730                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data       346957                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total       346957                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data     31772934                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     31772934                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data     32060870                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     32060870                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.024436                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.024436                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.017730                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.017730                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::cpu7.data     0.328566                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.328566                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data     0.018577                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.018577                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data     0.065178                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.065178                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.021375                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.021375                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.024134                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.024134                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks       380581                       # number of writebacks
system.cpu7.dcache.writebacks::total           380581                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.iocache.tags.replacements               178437                       # number of replacements
system.iocache.tags.tagsinuse               14.120589                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               178437                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         372782058509                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::realview.ide    14.120589                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::realview.ide     0.882537                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.882537                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::1           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1608318                       # Number of tag accesses
system.iocache.tags.data_accesses             1608318                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::realview.ide       170520                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total       170520                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::realview.ide         8182                       # number of ReadReq misses
system.iocache.ReadReq_misses::total             8182                       # number of ReadReq misses
system.iocache.demand_misses::realview.ide         8182                       # number of demand (read+write) misses
system.iocache.demand_misses::total              8182                       # number of demand (read+write) misses
system.iocache.overall_misses::realview.ide         8182                       # number of overall misses
system.iocache.overall_misses::total             8182                       # number of overall misses
system.iocache.ReadReq_accesses::realview.ide         8182                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total           8182                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::realview.ide       170520                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total       170520                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::realview.ide         8182                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total            8182                       # number of demand (read+write) accesses
system.iocache.overall_accesses::realview.ide         8182                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total           8182                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::realview.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::realview.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::realview.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                     170520                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.049501                       # Number of seconds simulated
sim_ticks                                 49500509500                       # Number of ticks simulated
final_tick                               3281756753000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               12891413                       # Simulator instruction rate (inst/s)
host_op_rate                                 14547057                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              289020936                       # Simulator tick rate (ticks/s)
host_mem_usage                                 887904                       # Number of bytes of host memory used
host_seconds                                   171.27                       # Real time elapsed on the host
sim_insts                                  2207907322                       # Number of instructions simulated
sim_ops                                    2491468895                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.dtb.walker         3520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.itb.walker          320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.inst          65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data        3089088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.dtb.walker         1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.itb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst          30016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data         504448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.dtb.walker         4672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.itb.walker         1664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst         148096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data        2706624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.dtb.walker         1472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.itb.walker          960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst          63680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data        2791104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.dtb.walker          832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.inst         323648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.data        1277120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.dtb.walker          960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.itb.walker          896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.inst          48640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.data         773632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.dtb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.itb.walker          832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.inst         153152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.data         932096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.dtb.walker          896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.itb.walker          448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.inst           6720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.data         440704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           13374976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        65536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst        30016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst       148096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst        63680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu4.inst       323648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu5.inst        48640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu6.inst       153152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu7.inst         6720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        839488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      8050560                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::realview.ide        80896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8131456                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.dtb.walker           55                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.itb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.inst            1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data           48267                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.dtb.walker           18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.itb.walker            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst             469                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data            7882                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.dtb.walker           73                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.itb.walker           26                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst            2314                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data           42291                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.dtb.walker           23                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.itb.walker           15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst             995                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data           43611                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.dtb.walker           13                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.itb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.inst            5057                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.data           19955                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.dtb.walker           15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.itb.walker           14                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.inst             760                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.data           12088                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.dtb.walker           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.itb.walker           13                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.inst            2393                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.data           14564                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.dtb.walker           14                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.itb.walker            7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.inst             105                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.data            6886                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              208984                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        125790                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::realview.ide         1264                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             127054                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.dtb.walker        71110                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.itb.walker         6465                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.inst           1323946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          62405176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.dtb.walker        23272                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.itb.walker        10343                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst            606378                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          10190764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.dtb.walker        94383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.itb.walker        33616                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst           2991808                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          54678710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.dtb.walker        29737                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.itb.walker        19394                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst           1286451                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          56385359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.dtb.walker        16808                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.itb.walker         5172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.inst           6538276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.data          25800138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.dtb.walker        19394                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.itb.walker        18101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.inst            982616                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.data          15628768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.dtb.walker        25858                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.itb.walker        16808                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.inst           3093948                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.data          18830028                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.dtb.walker        18101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.itb.walker         9050                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.inst            135756                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.data           8903019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             270198754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst      1323946                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst       606378                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst      2991808                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst      1286451                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu4.inst      6538276                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu5.inst       982616                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu6.inst      3093948                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu7.inst       135756                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         16959179                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       162635902                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::realview.ide       1634246                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            164270148                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       162635902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::realview.ide       1634246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.dtb.walker        71110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.itb.walker         6465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst          1323946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         62405176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.dtb.walker        23272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.itb.walker        10343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst           606378                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         10190764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.dtb.walker        94383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.itb.walker        33616                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst          2991808                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         54678710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.dtb.walker        29737                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.itb.walker        19394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst          1286451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         56385359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.dtb.walker        16808                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.itb.walker         5172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.inst          6538276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.data         25800138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.dtb.walker        19394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.itb.walker        18101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.inst           982616                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.data         15628768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.dtb.walker        25858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.itb.walker        16808                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.inst          3093948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.data         18830028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.dtb.walker        18101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.itb.walker         9050                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.inst           135756                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.data          8903019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            434468902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    47851897500                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      1653080000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT               0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        214348377360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        214348377360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0         70992152235                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1         70992152235                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1906780191750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1906780191750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2192120721345                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2192120721345                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           667.971740                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           667.971740                       # Core power per rank (mW)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq            1854009                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           1854009                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               965                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              965                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           514965                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           44612                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         18138                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          62750                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           333218                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          333218                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        44578                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       168469                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb.walker.dma::system.l2.cpu_side         7036                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side        21974                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         6074                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        23244                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb.walker.dma::system.l2.cpu_side          336                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side         4270                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       224094                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       340793                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb.walker.dma::system.l2.cpu_side        10094                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side        21672                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       373766                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       642065                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb.walker.dma::system.l2.cpu_side        23834                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side        45222                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side       335684                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side       360143                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.itb.walker.dma::system.l2.cpu_side        17714                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb.walker.dma::system.l2.cpu_side        39238                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side       140840                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side       192719                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.itb.walker.dma::system.l2.cpu_side        11918                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb.walker.dma::system.l2.cpu_side        23642                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side       945720                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side       858870                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.itb.walker.dma::system.l2.cpu_side        26468                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dtb.walker.dma::system.l2.cpu_side        76342                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side         2400                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side        23260                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.itb.walker.dma::system.l2.cpu_side          258                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side         4112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5016849                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1426496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      6739499                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb.walker.dma::system.l2.cpu_side        14072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side        43948                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       194368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       755628                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb.walker.dma::system.l2.cpu_side          672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side         8540                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      7171008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     12882186                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb.walker.dma::system.l2.cpu_side        20188                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side        43344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side     11960512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     23628128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb.walker.dma::system.l2.cpu_side        47668                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side        90444                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side     10741888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side     12809846                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.itb.walker.dma::system.l2.cpu_side        35428                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb.walker.dma::system.l2.cpu_side        78476                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side      4506880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side      6562416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.itb.walker.dma::system.l2.cpu_side        23836                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb.walker.dma::system.l2.cpu_side        47284                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side     30263040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side     31701016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.itb.walker.dma::system.l2.cpu_side        52936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dtb.walker.dma::system.l2.cpu_side       152684                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side        76800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side       774052                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.itb.walker.dma::system.l2.cpu_side          516                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side         8224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              162862023                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1310                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          2765273                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean           47.000465                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.021568                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47               2763986     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::48                  1287      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             48                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2765273                       # Request fanout histogram
system.membus.trans_dist::ReadReq               95120                       # Transaction distribution
system.membus.trans_dist::ReadResp              95120                       # Transaction distribution
system.membus.trans_dist::WriteReq                965                       # Transaction distribution
system.membus.trans_dist::WriteResp               965                       # Transaction distribution
system.membus.trans_dist::Writeback            125790                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq         1264                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp         1264                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            46605                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          17886                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           25362                       # Transaction distribution
system.membus.trans_dist::ReadExReq            136680                       # Transaction distribution
system.membus.trans_dist::ReadExResp           114843                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         2574                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         2574                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          658                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio         3184                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       655448                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       659290                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 661864                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        82368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        82368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          451                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio         6368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     21425536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     21432355                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                21514723                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples            422389                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  422389    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              422389                       # Request fanout histogram
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             nan                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           nan                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                    18                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                      80896                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                           23                       # Number of DMA write transactions.
system.l2.tags.replacements                    209041                       # number of replacements
system.l2.tags.tagsinuse                 31497.005696                       # Cycle average of tags in use
system.l2.tags.total_refs                     8987536                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    241808                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     37.168067                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    17616.465303                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.dtb.walker     3.855090                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.itb.walker     0.841826                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst      1034.275189                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data      1051.525765                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.dtb.walker     2.644320                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.itb.walker     0.713478                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst       383.442101                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data       839.347253                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.dtb.walker     6.289614                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.itb.walker     9.197762                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst       913.575745                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data      1576.656066                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.dtb.walker     1.398086                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.itb.walker     0.913941                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst       345.412293                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data      1070.372672                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.dtb.walker     0.929910                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.itb.walker     0.047170                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.inst       698.169466                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.data      1600.852028                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.dtb.walker     2.726838                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.itb.walker     1.101323                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.inst       227.854688                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.data       834.989845                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.dtb.walker     1.153223                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.itb.walker     0.008564                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.inst       614.081206                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.data      1381.336397                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.dtb.walker     1.203361                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.itb.walker     0.381620                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.inst       320.015268                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.data       955.228281                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.537612                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.dtb.walker     0.000118                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.itb.walker     0.000026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.031564                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.032090                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.dtb.walker     0.000081                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.itb.walker     0.000022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.011702                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.025615                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.dtb.walker     0.000192                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.itb.walker     0.000281                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.027880                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.048116                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.dtb.walker     0.000043                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.itb.walker     0.000028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.010541                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.032665                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.dtb.walker     0.000028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.itb.walker     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.inst        0.021306                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.data        0.048854                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.dtb.walker     0.000083                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.itb.walker     0.000034                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.inst        0.006954                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.data        0.025482                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.dtb.walker     0.000035                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.inst        0.018740                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.data        0.042155                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.dtb.walker     0.000037                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.itb.walker     0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.inst        0.009766                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.data        0.029151                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.961212                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            41                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         32726                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          381                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3846                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        25449                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3010                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.001251                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.998718                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  20954871                       # Number of tag accesses
system.l2.tags.data_accesses                 20954871                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.dtb.walker          9514                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.itb.walker          3485                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.inst               21265                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                7974                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.dtb.walker          2103                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.itb.walker           143                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                2568                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data                2261                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.dtb.walker          9219                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.itb.walker          4989                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst              109733                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data               51884                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.dtb.walker         10485                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.itb.walker          4599                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst              185888                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data              106138                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.dtb.walker         10189                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.itb.walker          3241                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.inst              162785                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.data               72087                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.dtb.walker          5884                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.itb.walker          1884                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.inst               69660                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.data               28282                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.dtb.walker         20055                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.itb.walker          5508                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.inst              470467                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.data              216342                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.dtb.walker          2034                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.itb.walker           116                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.inst                1095                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.data                3055                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1604932                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           514965                       # number of Writeback hits
system.l2.Writeback_hits::total                514965                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data              288                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu1.data                8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu2.data              438                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu3.data             2596                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu4.data              470                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu5.data              389                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu6.data              302                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu7.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 4493                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu0.data             27                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu1.data              5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu2.data             33                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu3.data             81                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu4.data             43                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu5.data             14                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu6.data             47                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu7.data              2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                252                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data              1229                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data                61                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data             20738                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data             46168                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu4.data             26585                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu5.data             14832                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu6.data             80403                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu7.data                36                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                190052                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.dtb.walker           9514                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.itb.walker           3485                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.inst                21265                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                 9203                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.dtb.walker           2103                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.itb.walker            143                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                 2568                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                 2322                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.dtb.walker           9219                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.itb.walker           4989                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst               109733                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                72622                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.dtb.walker          10485                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.itb.walker           4599                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst               185888                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data               152306                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.dtb.walker          10189                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.itb.walker           3241                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.inst               162785                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.data                98672                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.dtb.walker           5884                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.itb.walker           1884                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.inst                69660                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.data                43114                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.dtb.walker          20055                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.itb.walker           5508                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.inst               470467                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.data               296745                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.dtb.walker           2034                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.itb.walker            116                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.inst                 1095                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.data                 3091                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1794984                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.dtb.walker          9514                       # number of overall hits
system.l2.overall_hits::cpu0.itb.walker          3485                       # number of overall hits
system.l2.overall_hits::cpu0.inst               21265                       # number of overall hits
system.l2.overall_hits::cpu0.data                9203                       # number of overall hits
system.l2.overall_hits::cpu1.dtb.walker          2103                       # number of overall hits
system.l2.overall_hits::cpu1.itb.walker           143                       # number of overall hits
system.l2.overall_hits::cpu1.inst                2568                       # number of overall hits
system.l2.overall_hits::cpu1.data                2322                       # number of overall hits
system.l2.overall_hits::cpu2.dtb.walker          9219                       # number of overall hits
system.l2.overall_hits::cpu2.itb.walker          4989                       # number of overall hits
system.l2.overall_hits::cpu2.inst              109733                       # number of overall hits
system.l2.overall_hits::cpu2.data               72622                       # number of overall hits
system.l2.overall_hits::cpu3.dtb.walker         10485                       # number of overall hits
system.l2.overall_hits::cpu3.itb.walker          4599                       # number of overall hits
system.l2.overall_hits::cpu3.inst              185888                       # number of overall hits
system.l2.overall_hits::cpu3.data              152306                       # number of overall hits
system.l2.overall_hits::cpu4.dtb.walker         10189                       # number of overall hits
system.l2.overall_hits::cpu4.itb.walker          3241                       # number of overall hits
system.l2.overall_hits::cpu4.inst              162785                       # number of overall hits
system.l2.overall_hits::cpu4.data               98672                       # number of overall hits
system.l2.overall_hits::cpu5.dtb.walker          5884                       # number of overall hits
system.l2.overall_hits::cpu5.itb.walker          1884                       # number of overall hits
system.l2.overall_hits::cpu5.inst               69660                       # number of overall hits
system.l2.overall_hits::cpu5.data               43114                       # number of overall hits
system.l2.overall_hits::cpu6.dtb.walker         20055                       # number of overall hits
system.l2.overall_hits::cpu6.itb.walker          5508                       # number of overall hits
system.l2.overall_hits::cpu6.inst              470467                       # number of overall hits
system.l2.overall_hits::cpu6.data              296745                       # number of overall hits
system.l2.overall_hits::cpu7.dtb.walker          2034                       # number of overall hits
system.l2.overall_hits::cpu7.itb.walker           116                       # number of overall hits
system.l2.overall_hits::cpu7.inst                1095                       # number of overall hits
system.l2.overall_hits::cpu7.data                3091                       # number of overall hits
system.l2.overall_hits::total                 1794984                       # number of overall hits
system.l2.ReadReq_misses::cpu0.dtb.walker           55                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.itb.walker            5                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.inst              1024                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data              8399                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.dtb.walker           18                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.itb.walker            8                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst               469                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data              7790                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.dtb.walker           73                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.itb.walker           26                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst              2314                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data             11777                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.dtb.walker           23                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.itb.walker           15                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst               995                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data              9762                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.dtb.walker           13                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.itb.walker            4                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.inst              5057                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.data             16064                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.dtb.walker           15                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.itb.walker           14                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.inst               760                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.data              8311                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.dtb.walker           20                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.itb.walker           13                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.inst              2393                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.data             11770                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.dtb.walker           14                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.itb.walker            7                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.inst               105                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.data              6828                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 94141                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data            638                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu1.data             44                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu2.data           1171                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu3.data           4750                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu4.data           4161                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu5.data           2188                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu6.data           5064                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu7.data             30                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              18046                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu0.data          106                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu1.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu2.data          115                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu3.data          317                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu4.data           92                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu5.data           44                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu6.data          131                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu7.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              830                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data           39883                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data              93                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data           31449                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data           36595                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu4.data            4794                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu5.data            4007                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu6.data            4449                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu7.data              59                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              121329                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.dtb.walker           55                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.itb.walker            5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.inst               1024                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data              48282                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.dtb.walker           18                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.itb.walker            8                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                469                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data               7883                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.dtb.walker           73                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.itb.walker           26                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst               2314                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data              43226                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.dtb.walker           23                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.itb.walker           15                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                995                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data              46357                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.dtb.walker           13                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.itb.walker            4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.inst               5057                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.data              20858                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.dtb.walker           15                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.itb.walker           14                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.inst                760                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.data              12318                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.dtb.walker           20                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.itb.walker           13                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.inst               2393                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.data              16219                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.dtb.walker           14                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.itb.walker            7                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.inst                105                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.data               6887                       # number of demand (read+write) misses
system.l2.demand_misses::total                 215470                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.dtb.walker           55                       # number of overall misses
system.l2.overall_misses::cpu0.itb.walker            5                       # number of overall misses
system.l2.overall_misses::cpu0.inst              1024                       # number of overall misses
system.l2.overall_misses::cpu0.data             48282                       # number of overall misses
system.l2.overall_misses::cpu1.dtb.walker           18                       # number of overall misses
system.l2.overall_misses::cpu1.itb.walker            8                       # number of overall misses
system.l2.overall_misses::cpu1.inst               469                       # number of overall misses
system.l2.overall_misses::cpu1.data              7883                       # number of overall misses
system.l2.overall_misses::cpu2.dtb.walker           73                       # number of overall misses
system.l2.overall_misses::cpu2.itb.walker           26                       # number of overall misses
system.l2.overall_misses::cpu2.inst              2314                       # number of overall misses
system.l2.overall_misses::cpu2.data             43226                       # number of overall misses
system.l2.overall_misses::cpu3.dtb.walker           23                       # number of overall misses
system.l2.overall_misses::cpu3.itb.walker           15                       # number of overall misses
system.l2.overall_misses::cpu3.inst               995                       # number of overall misses
system.l2.overall_misses::cpu3.data             46357                       # number of overall misses
system.l2.overall_misses::cpu4.dtb.walker           13                       # number of overall misses
system.l2.overall_misses::cpu4.itb.walker            4                       # number of overall misses
system.l2.overall_misses::cpu4.inst              5057                       # number of overall misses
system.l2.overall_misses::cpu4.data             20858                       # number of overall misses
system.l2.overall_misses::cpu5.dtb.walker           15                       # number of overall misses
system.l2.overall_misses::cpu5.itb.walker           14                       # number of overall misses
system.l2.overall_misses::cpu5.inst               760                       # number of overall misses
system.l2.overall_misses::cpu5.data             12318                       # number of overall misses
system.l2.overall_misses::cpu6.dtb.walker           20                       # number of overall misses
system.l2.overall_misses::cpu6.itb.walker           13                       # number of overall misses
system.l2.overall_misses::cpu6.inst              2393                       # number of overall misses
system.l2.overall_misses::cpu6.data             16219                       # number of overall misses
system.l2.overall_misses::cpu7.dtb.walker           14                       # number of overall misses
system.l2.overall_misses::cpu7.itb.walker            7                       # number of overall misses
system.l2.overall_misses::cpu7.inst               105                       # number of overall misses
system.l2.overall_misses::cpu7.data              6887                       # number of overall misses
system.l2.overall_misses::total                215470                       # number of overall misses
system.l2.ReadReq_accesses::cpu0.dtb.walker         9569                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.itb.walker         3490                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.inst           22289                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data           16373                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.dtb.walker         2121                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.itb.walker          151                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst            3037                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data           10051                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.dtb.walker         9292                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.itb.walker         5015                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst          112047                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data           63661                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.dtb.walker        10508                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.itb.walker         4614                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst          186883                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data          115900                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.dtb.walker        10202                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.itb.walker         3245                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.inst          167842                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.data           88151                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.dtb.walker         5899                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.itb.walker         1898                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.inst           70420                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.data           36593                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.dtb.walker        20075                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.itb.walker         5521                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.inst          472860                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.data          228112                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.dtb.walker         2048                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.itb.walker          123                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.inst            1200                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.data            9883                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             1699073                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       514965                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            514965                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data          926                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data           52                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data         1609                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu3.data         7346                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu4.data         4631                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu5.data         2577                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu6.data         5366                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu7.data           32                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            22539                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data          133                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data           19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu2.data          148                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu3.data          398                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu4.data          135                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu5.data           58                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu6.data          178                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu7.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1082                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data         41112                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data           154                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data         52187                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data         82763                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu4.data         31379                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu5.data         18839                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu6.data         84852                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu7.data            95                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            311381                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.dtb.walker         9569                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.itb.walker         3490                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.inst            22289                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data            57485                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.dtb.walker         2121                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.itb.walker          151                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst             3037                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data            10205                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.dtb.walker         9292                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.itb.walker         5015                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst           112047                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data           115848                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.dtb.walker        10508                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.itb.walker         4614                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst           186883                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data           198663                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.dtb.walker        10202                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.itb.walker         3245                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.inst           167842                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.data           119530                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.dtb.walker         5899                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.itb.walker         1898                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.inst            70420                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.data            55432                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.dtb.walker        20075                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.itb.walker         5521                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.inst           472860                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.data           312964                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.dtb.walker         2048                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.itb.walker          123                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.inst             1200                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.data             9978                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2010454                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.dtb.walker         9569                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.itb.walker         3490                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.inst           22289                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data           57485                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.dtb.walker         2121                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.itb.walker          151                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst            3037                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data           10205                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.dtb.walker         9292                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.itb.walker         5015                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst          112047                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data          115848                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.dtb.walker        10508                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.itb.walker         4614                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst          186883                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data          198663                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.dtb.walker        10202                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.itb.walker         3245                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.inst          167842                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.data          119530                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.dtb.walker         5899                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.itb.walker         1898                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.inst           70420                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.data           55432                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.dtb.walker        20075                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.itb.walker         5521                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.inst          472860                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.data          312964                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.dtb.walker         2048                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.itb.walker          123                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.inst            1200                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.data            9978                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2010454                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.dtb.walker     0.005748                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.itb.walker     0.001433                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.045942                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.512979                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.dtb.walker     0.008487                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.itb.walker     0.052980                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.154429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.775047                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.dtb.walker     0.007856                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.itb.walker     0.005184                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.020652                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.184996                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.dtb.walker     0.002189                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.itb.walker     0.003251                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.005324                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.084228                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.dtb.walker     0.001274                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.itb.walker     0.001233                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.inst       0.030130                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.data       0.182233                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.dtb.walker     0.002543                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.itb.walker     0.007376                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.inst       0.010792                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.data       0.227120                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.dtb.walker     0.000996                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.itb.walker     0.002355                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.inst       0.005061                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.data       0.051597                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.dtb.walker     0.006836                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.itb.walker     0.056911                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.inst       0.087500                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.data       0.690883                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.055407                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.688985                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data     0.846154                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu2.data     0.727781                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu3.data     0.646610                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu4.data     0.898510                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu5.data     0.849049                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu6.data     0.943720                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu7.data     0.937500                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.800657                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu0.data     0.796992                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu1.data     0.736842                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu2.data     0.777027                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu3.data     0.796482                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu4.data     0.681481                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu5.data     0.758621                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu6.data     0.735955                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu7.data     0.846154                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.767098                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.970106                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.603896                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.602621                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.442166                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu4.data     0.152777                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu5.data     0.212697                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu6.data     0.052432                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu7.data     0.621053                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.389648                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.dtb.walker     0.005748                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.itb.walker     0.001433                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.inst        0.045942                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.839906                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.dtb.walker     0.008487                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.itb.walker     0.052980                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.154429                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.772464                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.dtb.walker     0.007856                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.itb.walker     0.005184                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.020652                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.373127                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.dtb.walker     0.002189                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.itb.walker     0.003251                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.005324                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.233345                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.dtb.walker     0.001274                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.itb.walker     0.001233                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.inst        0.030130                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.data        0.174500                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.dtb.walker     0.002543                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.itb.walker     0.007376                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.inst        0.010792                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.data        0.222218                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.dtb.walker     0.000996                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.itb.walker     0.002355                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.inst        0.005061                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.data        0.051824                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.dtb.walker     0.006836                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.itb.walker     0.056911                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.inst        0.087500                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.data        0.690218                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.107175                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.dtb.walker     0.005748                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.itb.walker     0.001433                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.inst       0.045942                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.839906                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.dtb.walker     0.008487                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.itb.walker     0.052980                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.154429                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.772464                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.dtb.walker     0.007856                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.itb.walker     0.005184                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.020652                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.373127                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.dtb.walker     0.002189                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.itb.walker     0.003251                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.005324                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.233345                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.dtb.walker     0.001274                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.itb.walker     0.001233                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.inst       0.030130                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.data       0.174500                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.dtb.walker     0.002543                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.itb.walker     0.007376                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.inst       0.010792                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.data       0.222218                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.dtb.walker     0.000996                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.itb.walker     0.002355                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.inst       0.005061                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.data       0.051824                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.dtb.walker     0.006836                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.itb.walker     0.056911                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.inst       0.087500                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.data       0.690218                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.107175                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               125790                       # number of writebacks
system.l2.writebacks::total                    125790                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.iobus.trans_dist::ReadReq                  152                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 152                       # Transaction distribution
system.iobus.trans_dist::WriteReq                1464                       # Transaction distribution
system.iobus.trans_dist::WriteResp                200                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp         1264                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio          190                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio          468                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          658                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side         2574                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::total         2574                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    3232                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio          190                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio          261                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          451                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side        81080                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::total        81080                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    81531                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                    15124126                       # DTB read hits
system.cpu0.dtb.read_misses                      4223                       # DTB read misses
system.cpu0.dtb.write_hits                    9319810                       # DTB write hits
system.cpu0.dtb.write_misses                     2422                       # DTB write misses
system.cpu0.dtb.flush_tlb                         294                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                    4629                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                    5160                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                   243                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                15128349                       # DTB read accesses
system.cpu0.dtb.write_accesses                9322232                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                         24443936                       # DTB hits
system.cpu0.dtb.misses                           6645                       # DTB misses
system.cpu0.dtb.accesses                     24450581                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                    88935121                       # ITB inst hits
system.cpu0.itb.inst_misses                      2114                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                         294                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                    4629                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                    2133                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                88937235                       # ITB inst accesses
system.cpu0.itb.hits                         88935121                       # DTB hits
system.cpu0.itb.misses                           2114                       # DTB misses
system.cpu0.itb.accesses                     88937235                       # DTB accesses
system.cpu0.numCycles                        99001033                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                   88930473                       # Number of instructions committed
system.cpu0.committedOps                     98474243                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses             92469975                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                   576                       # Number of float alu accesses
system.cpu0.num_func_calls                    7286427                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts      6824711                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                    92469975                       # number of integer instructions
system.cpu0.num_fp_insts                          576                       # number of float instructions
system.cpu0.num_int_register_reads          141602725                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          70998957                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                 576                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads           295449306                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes           37682148                       # number of times the CC registers were written
system.cpu0.num_mem_refs                     24462068                       # number of memory refs
system.cpu0.num_load_insts                   15134205                       # Number of load instructions
system.cpu0.num_store_insts                   9327863                       # Number of store instructions
system.cpu0.num_idle_cycles              520017.143527                       # Number of idle cycles
system.cpu0.num_busy_cycles              98481015.856473                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.994747                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.005253                       # Percentage of idle cycles
system.cpu0.Branches                         13320131                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    9      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                 71756167     72.86%     72.86% # Class of executed instruction
system.cpu0.op_class::IntMult                 2262695      2.30%     75.16% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     75.16% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     75.16% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     75.16% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     75.16% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     75.16% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     75.16% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     75.16% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     75.16% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     75.16% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     75.16% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     75.16% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     75.16% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     75.16% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     75.16% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     75.16% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     75.16% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     75.16% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     75.16% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     75.16% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     75.16% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     75.16% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     75.16% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     75.16% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                56      0.00%     75.16% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     75.16% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     75.16% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     75.16% # Class of executed instruction
system.cpu0.op_class::MemRead                15134205     15.37%     90.53% # Class of executed instruction
system.cpu0.op_class::MemWrite                9327863      9.47%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  98480995                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      14                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements            22289                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           88948830                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            22801                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3901.093373                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          323                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          189                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        177896739                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       177896739                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst     88914936                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       88914936                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst     88914936                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        88914936                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst     88914936                       # number of overall hits
system.cpu0.icache.overall_hits::total       88914936                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst        22289                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        22289                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst        22289                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         22289                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst        22289                       # number of overall misses
system.cpu0.icache.overall_misses::total        22289                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::cpu0.inst     88937225                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     88937225                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst     88937225                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     88937225                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst     88937225                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     88937225                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.000251                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000251                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.000251                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000251                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.000251                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000251                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements            57352                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1016.990529                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           24763813                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            58376                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           424.212228                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data  1016.990529                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.993155                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.993155                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           72                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          542                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          398                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         48958453                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        48958453                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data     15098304                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       15098304                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      9271905                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       9271905                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data         5195                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total         5195                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         7009                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         7009                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         6527                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         6527                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     24370209                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24370209                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     24375404                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24375404                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data        17063                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        17063                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        42518                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        42518                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu0.data          561                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total          561                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data          104                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          104                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data          564                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          564                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        59581                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         59581                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        60142                       # number of overall misses
system.cpu0.dcache.overall_misses::total        60142                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::cpu0.data     15115367                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     15115367                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      9314423                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      9314423                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data         5756                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         5756                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         7113                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7113                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         7091                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         7091                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     24429790                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24429790                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     24435546                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24435546                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.001129                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.001129                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.004565                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.004565                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.097464                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.097464                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.014621                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.014621                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.079537                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.079537                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.002439                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.002439                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.002461                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.002461                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        46343                       # number of writebacks
system.cpu0.dcache.writebacks::total            46343                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                     2471246                       # DTB read hits
system.cpu1.dtb.read_misses                      1093                       # DTB read misses
system.cpu1.dtb.write_hits                     389480                       # DTB write hits
system.cpu1.dtb.write_misses                       23                       # DTB write misses
system.cpu1.dtb.flush_tlb                         294                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                    4629                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                     267                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                    16                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                 2472339                       # DTB read accesses
system.cpu1.dtb.write_accesses                 389503                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                          2860726                       # DTB hits
system.cpu1.dtb.misses                           1116                       # DTB misses
system.cpu1.dtb.accesses                      2861842                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                    26969128                       # ITB inst hits
system.cpu1.itb.inst_misses                       101                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                         294                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                    4629                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                      97                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                26969229                       # ITB inst accesses
system.cpu1.itb.hits                         26969128                       # DTB hits
system.cpu1.itb.misses                            101                       # DTB misses
system.cpu1.itb.accesses                     26969229                       # DTB accesses
system.cpu1.numCycles                        99623497                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                   26968961                       # Number of instructions committed
system.cpu1.committedOps                     27034819                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses             24316683                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                   290                       # Number of float alu accesses
system.cpu1.num_func_calls                    1373994                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts      3000638                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                    24316683                       # number of integer instructions
system.cpu1.num_fp_insts                          290                       # number of float instructions
system.cpu1.num_int_register_reads           33917388                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          16850671                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                 162                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                128                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads            81106395                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes           17473449                       # number of times the CC registers were written
system.cpu1.num_mem_refs                      2867395                       # number of memory refs
system.cpu1.num_load_insts                    2475202                       # Number of load instructions
system.cpu1.num_store_insts                    392193                       # Number of store instructions
system.cpu1.num_idle_cycles              72418433.834823                       # Number of idle cycles
system.cpu1.num_busy_cycles              27205063.165177                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.273079                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.726921                       # Percentage of idle cycles
system.cpu1.Branches                          4089935                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                 24044134     88.94%     88.94% # Class of executed instruction
system.cpu1.op_class::IntMult                  123506      0.46%     89.39% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     89.39% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     89.39% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     89.39% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     89.39% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     89.39% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     89.39% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     89.39% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     89.39% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     89.39% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     89.39% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     89.39% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     89.39% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     89.39% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     89.39% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     89.39% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     89.39% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     89.39% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     89.39% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     89.39% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     89.39% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     89.39% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     89.39% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     89.39% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                50      0.00%     89.39% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     89.39% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     89.39% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     89.39% # Class of executed instruction
system.cpu1.op_class::MemRead                 2475202      9.16%     98.55% # Class of executed instruction
system.cpu1.op_class::MemWrite                 392193      1.45%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                  27035086                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      14                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements             3037                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           26995734                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             3549                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          7606.574810                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          338                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          174                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         53941493                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        53941493                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst     26966191                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       26966191                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst     26966191                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        26966191                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst     26966191                       # number of overall hits
system.cpu1.icache.overall_hits::total       26966191                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         3037                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3037                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         3037                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3037                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         3037                       # number of overall misses
system.cpu1.icache.overall_misses::total         3037                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::cpu1.inst     26969228                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     26969228                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst     26969228                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     26969228                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst     26969228                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     26969228                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000113                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000113                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000113                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000113                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000113                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000113                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements             9920                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          800.745533                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            2956493                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            10944                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           270.147387                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   800.745533                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.781978                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.781978                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           72                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          544                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          397                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          5734443                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         5734443                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      2460942                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2460942                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data       388491                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        388491                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data          177                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          177                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data          588                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          588                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data          518                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          518                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      2849433                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2849433                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      2849610                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2849610                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        10321                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        10321                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data          342                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          342                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data          202                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total          202                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data           91                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           91                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data          143                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          143                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data        10663                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         10663                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data        10865                       # number of overall misses
system.cpu1.dcache.overall_misses::total        10865                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::cpu1.data      2471263                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2471263                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data       388833                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       388833                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data          379                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          379                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data          679                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          679                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data          661                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          661                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      2860096                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2860096                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      2860475                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2860475                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.004176                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.004176                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.000880                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000880                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.532982                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.532982                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.134021                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.134021                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.216339                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.216339                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.003728                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003728                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.003798                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003798                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          992                       # number of writebacks
system.cpu1.dcache.writebacks::total              992                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                     4949701                       # DTB read hits
system.cpu2.dtb.read_misses                      5601                       # DTB read misses
system.cpu2.dtb.write_hits                    3138184                       # DTB write hits
system.cpu2.dtb.write_misses                     1214                       # DTB write misses
system.cpu2.dtb.flush_tlb                         294                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                    4629                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                    5795                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                   617                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                      444                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                 4955302                       # DTB read accesses
system.cpu2.dtb.write_accesses                3139398                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                          8087885                       # DTB hits
system.cpu2.dtb.misses                           6815                       # DTB misses
system.cpu2.dtb.accesses                      8094700                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                    37102930                       # ITB inst hits
system.cpu2.itb.inst_misses                      2860                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                         294                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                    4629                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                    2837                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                37105790                       # ITB inst accesses
system.cpu2.itb.hits                         37102930                       # DTB hits
system.cpu2.itb.misses                           2860                       # DTB misses
system.cpu2.itb.accesses                     37105790                       # DTB accesses
system.cpu2.numCycles                        99422076                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                   36147423                       # Number of instructions committed
system.cpu2.committedOps                     39358821                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses             35235667                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                 10850                       # Number of float alu accesses
system.cpu2.num_func_calls                    1837444                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts      4296002                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                    35235667                       # number of integer instructions
system.cpu2.num_fp_insts                        10850                       # number of float instructions
system.cpu2.num_int_register_reads           52877064                       # number of times the integer registers were read
system.cpu2.num_int_register_writes          24162771                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads               10722                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                128                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads           117761879                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes           21907218                       # number of times the CC registers were written
system.cpu2.num_mem_refs                      8126140                       # number of memory refs
system.cpu2.num_load_insts                    4961016                       # Number of load instructions
system.cpu2.num_store_insts                   3165124                       # Number of store instructions
system.cpu2.num_idle_cycles              58933534.439415                       # Number of idle cycles
system.cpu2.num_busy_cycles              40488541.560585                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.407239                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.592761                       # Percentage of idle cycles
system.cpu2.Branches                          6038384                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                  147      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                 31116540     79.02%     79.02% # Class of executed instruction
system.cpu2.op_class::IntMult                  132847      0.34%     79.36% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     79.36% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     79.36% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     79.36% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     79.36% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     79.36% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     79.36% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     79.36% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     79.36% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     79.36% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     79.36% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     79.36% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     79.36% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     79.36% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     79.36% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     79.36% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     79.36% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     79.36% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     79.36% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     79.36% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     79.36% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     79.36% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     79.36% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     79.36% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc              1103      0.00%     79.36% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     79.36% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     79.36% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     79.36% # Class of executed instruction
system.cpu2.op_class::MemRead                 4961016     12.60%     91.96% # Class of executed instruction
system.cpu2.op_class::MemWrite                3165124      8.04%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                  39376777                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     297                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements           112047                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           37023766                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           112559                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           328.927638                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          487                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           25                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         74323627                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        74323627                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst     36993743                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       36993743                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst     36993743                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        36993743                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst     36993743                       # number of overall hits
system.cpu2.icache.overall_hits::total       36993743                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst       112047                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       112047                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst       112047                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        112047                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst       112047                       # number of overall misses
system.cpu2.icache.overall_misses::total       112047                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::cpu2.inst     37105790                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     37105790                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst     37105790                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     37105790                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst     37105790                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     37105790                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.003020                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.003020                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.003020                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.003020                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.003020                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.003020                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements           112594                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          935.738930                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            8028276                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           113618                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            70.660247                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   935.738930                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.913808                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.913808                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           71                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          503                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          442                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         16312001                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        16312001                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data      4820937                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4820937                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      3052778                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3052778                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data        35343                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total        35343                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data        27713                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        27713                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data        25471                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        25471                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data      7873715                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         7873715                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      7909058                       # number of overall hits
system.cpu2.dcache.overall_hits::total        7909058                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data        42531                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        42531                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data        57683                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        57683                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data        27849                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total        27849                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data          718                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          718                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data         2791                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         2791                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data       100214                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        100214                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data       128063                       # number of overall misses
system.cpu2.dcache.overall_misses::total       128063                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::cpu2.data      4863468                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4863468                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      3110461                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3110461                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data        63192                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total        63192                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data        28431                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        28431                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data        28262                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        28262                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      7973929                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      7973929                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      8037121                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      8037121                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.008745                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.008745                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.018545                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.018545                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.440705                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.440705                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.025254                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.025254                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.098755                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.098755                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.012568                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.012568                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.015934                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.015934                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        76889                       # number of writebacks
system.cpu2.dcache.writebacks::total            76889                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                     5202397                       # DTB read hits
system.cpu3.dtb.read_misses                     11668                       # DTB read misses
system.cpu3.dtb.write_hits                    3521623                       # DTB write hits
system.cpu3.dtb.write_misses                     2418                       # DTB write misses
system.cpu3.dtb.flush_tlb                         294                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                    4629                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                   11513                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                  1081                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                      873                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                 5214065                       # DTB read accesses
system.cpu3.dtb.write_accesses                3524041                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                          8724020                       # DTB hits
system.cpu3.dtb.misses                          14086                       # DTB misses
system.cpu3.dtb.accesses                      8738106                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                    37572010                       # ITB inst hits
system.cpu3.itb.inst_misses                      6552                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                         294                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                    4629                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                    4914                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                37578562                       # ITB inst accesses
system.cpu3.itb.hits                         37572010                       # DTB hits
system.cpu3.itb.misses                           6552                       # DTB misses
system.cpu3.itb.accesses                     37578562                       # DTB accesses
system.cpu3.numCycles                        99170516                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                   37467534                       # Number of instructions committed
system.cpu3.committedOps                     41285915                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses             37116512                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                  9226                       # Number of float alu accesses
system.cpu3.num_func_calls                    1914253                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts      4196070                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                    37116512                       # number of integer instructions
system.cpu3.num_fp_insts                         9226                       # number of float instructions
system.cpu3.num_int_register_reads           57639023                       # number of times the integer registers were read
system.cpu3.num_int_register_writes          25689794                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                6068                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes               3120                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads           123857687                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes           21516504                       # number of times the CC registers were written
system.cpu3.num_mem_refs                      8838772                       # number of memory refs
system.cpu3.num_load_insts                    5250655                       # Number of load instructions
system.cpu3.num_store_insts                   3588117                       # Number of store instructions
system.cpu3.num_idle_cycles              57702868.998147                       # Number of idle cycles
system.cpu3.num_busy_cycles              41467647.001853                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.418145                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.581855                       # Percentage of idle cycles
system.cpu3.Branches                          5918799                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                  348      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                 32348274     78.29%     78.29% # Class of executed instruction
system.cpu3.op_class::IntMult                  131356      0.32%     78.61% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     78.61% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     78.61% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     78.61% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     78.61% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     78.61% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     78.61% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     78.61% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     78.61% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     78.61% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     78.61% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     78.61% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     78.61% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     78.61% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     78.61% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     78.61% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     78.61% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     78.61% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     78.61% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     78.61% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     78.61% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     78.61% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     78.61% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     78.61% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc              1170      0.00%     78.61% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     78.61% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     78.61% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     78.61% # Class of executed instruction
system.cpu3.op_class::MemRead                 5250655     12.71%     91.32% # Class of executed instruction
system.cpu3.op_class::MemWrite                3588117      8.68%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                  41319920                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     587                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements           186883                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           37488093                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           187395                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           200.048523                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          455                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           57                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         75340737                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        75340737                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst     37390044                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       37390044                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst     37390044                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        37390044                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst     37390044                       # number of overall hits
system.cpu3.icache.overall_hits::total       37390044                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst       186883                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       186883                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst       186883                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        186883                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst       186883                       # number of overall misses
system.cpu3.icache.overall_misses::total       186883                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::cpu3.inst     37576927                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     37576927                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst     37576927                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     37576927                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst     37576927                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     37576927                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.004973                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.004973                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.004973                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.004973                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.004973                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.004973                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements           207133                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          872.008935                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            8552348                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           208157                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            41.086046                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   872.008935                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.851571                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.851571                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           72                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          520                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          426                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         17703436                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        17703436                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data      4933359                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4933359                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data      3348771                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       3348771                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data        65401                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total        65401                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data        70120                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        70120                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data        65305                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        65305                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data      8282130                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         8282130                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data      8347531                       # number of overall hits
system.cpu3.dcache.overall_hits::total        8347531                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data        83265                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        83265                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data       103315                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       103315                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data        59495                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total        59495                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data          961                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          961                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data         5312                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         5312                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data       186580                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        186580                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data       246075                       # number of overall misses
system.cpu3.dcache.overall_misses::total       246075                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::cpu3.data      5016624                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      5016624                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data      3452086                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3452086                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data       124896                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total       124896                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data        71081                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        71081                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data        70617                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        70617                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      8468710                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      8468710                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      8593606                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      8593606                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.016598                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016598                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.029928                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.029928                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.476356                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.476356                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.013520                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.013520                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.075223                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.075223                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.022032                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.022032                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.028635                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.028635                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks       136329                       # number of writebacks
system.cpu3.dcache.writebacks::total           136329                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                     4987964                       # DTB read hits
system.cpu4.dtb.read_misses                     10250                       # DTB read misses
system.cpu4.dtb.write_hits                    2477416                       # DTB write hits
system.cpu4.dtb.write_misses                     1368                       # DTB write misses
system.cpu4.dtb.flush_tlb                         294                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                    4629                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                    5905                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                   584                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                      290                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                 4998214                       # DTB read accesses
system.cpu4.dtb.write_accesses                2478784                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                          7465380                       # DTB hits
system.cpu4.dtb.misses                          11618                       # DTB misses
system.cpu4.dtb.accesses                      7476998                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                    37244200                       # ITB inst hits
system.cpu4.itb.inst_misses                      4759                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                         294                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                    4629                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                    2861                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                37248959                       # ITB inst accesses
system.cpu4.itb.hits                         37244200                       # DTB hits
system.cpu4.itb.misses                           4759                       # DTB misses
system.cpu4.itb.accesses                     37248959                       # DTB accesses
system.cpu4.numCycles                        99176677                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                   36908064                       # Number of instructions committed
system.cpu4.committedOps                     39460927                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses             35162848                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                  8354                       # Number of float alu accesses
system.cpu4.num_func_calls                    1895047                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts      4316222                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                    35162848                       # number of integer instructions
system.cpu4.num_fp_insts                         8354                       # number of float instructions
system.cpu4.num_int_register_reads           53595071                       # number of times the integer registers were read
system.cpu4.num_int_register_writes          24373071                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                4386                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes               3980                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads           118106380                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes           21926767                       # number of times the CC registers were written
system.cpu4.num_mem_refs                      7579847                       # number of memory refs
system.cpu4.num_load_insts                    5039538                       # Number of load instructions
system.cpu4.num_store_insts                   2540309                       # Number of store instructions
system.cpu4.num_idle_cycles              59304300.062480                       # Number of idle cycles
system.cpu4.num_busy_cycles              39872376.937520                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.402034                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.597966                       # Percentage of idle cycles
system.cpu4.Branches                          6019868                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                  184      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                 31797665     80.49%     80.49% # Class of executed instruction
system.cpu4.op_class::IntMult                  125716      0.32%     80.81% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     80.81% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     80.81% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     80.81% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     80.81% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     80.81% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     80.81% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     80.81% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     80.81% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     80.81% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     80.81% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     80.81% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     80.81% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     80.81% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     80.81% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     80.81% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     80.81% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     80.81% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     80.81% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     80.81% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     80.81% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  2      0.00%     80.81% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  4      0.00%     80.81% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  2      0.00%     80.81% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc               798      0.00%     80.81% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     80.81% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     80.81% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     80.81% # Class of executed instruction
system.cpu4.op_class::MemRead                 5039538     12.76%     93.57% # Class of executed instruction
system.cpu4.op_class::MemWrite                2540309      6.43%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                  39504218                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                     200                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements           167842                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs           37262466                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs           168354                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs           221.334010                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst          512                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3          512                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses         74662294                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses        74662294                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst     37079384                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       37079384                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst     37079384                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        37079384                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst     37079384                       # number of overall hits
system.cpu4.icache.overall_hits::total       37079384                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst       167842                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total       167842                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst       167842                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total        167842                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst       167842                       # number of overall misses
system.cpu4.icache.overall_misses::total       167842                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::cpu4.inst     37247226                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     37247226                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst     37247226                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     37247226                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst     37247226                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     37247226                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.004506                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.004506                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.004506                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.004506                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.004506                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.004506                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.tags.replacements           121096                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          877.652839                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs            7412369                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs           122120                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            60.697421                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data   877.652839                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.857083                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.857083                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1           72                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          518                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3          427                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses         15085933                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses        15085933                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data      4800078                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        4800078                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data      2371727                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       2371727                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::cpu4.data        31439                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total        31439                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data        62849                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        62849                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::cpu4.data        60262                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        60262                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::cpu4.data      7171805                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         7171805                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data      7203244                       # number of overall hits
system.cpu4.dcache.overall_hits::total        7203244                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data        82039                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        82039                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data        43193                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total        43193                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::cpu4.data        19366                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total        19366                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data          704                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total          704                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data         2840                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total         2840                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data       125232                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        125232                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data       144598                       # number of overall misses
system.cpu4.dcache.overall_misses::total       144598                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::cpu4.data      4882117                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      4882117                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data      2414920                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      2414920                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::cpu4.data        50805                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total        50805                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data        63553                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        63553                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data        63102                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        63102                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data      7297037                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      7297037                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data      7347842                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      7347842                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.016804                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.016804                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.017886                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.017886                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::cpu4.data     0.381183                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.381183                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.011077                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.011077                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data     0.045006                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.045006                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.017162                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.017162                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.019679                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.019679                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        63199                       # number of writebacks
system.cpu4.dcache.writebacks::total            63199                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                     3272011                       # DTB read hits
system.cpu5.dtb.read_misses                      5857                       # DTB read misses
system.cpu5.dtb.write_hits                    1284969                       # DTB write hits
system.cpu5.dtb.write_misses                      970                       # DTB write misses
system.cpu5.dtb.flush_tlb                         294                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                    4629                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                    4101                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                   404                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                      232                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                 3277868                       # DTB read accesses
system.cpu5.dtb.write_accesses                1285939                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                          4556980                       # DTB hits
system.cpu5.dtb.misses                           6827                       # DTB misses
system.cpu5.dtb.accesses                      4563807                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                    30435714                       # ITB inst hits
system.cpu5.itb.inst_misses                      3163                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                         294                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                    4629                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                    1921                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                30438877                       # ITB inst accesses
system.cpu5.itb.hits                         30435714                       # DTB hits
system.cpu5.itb.misses                           3163                       # DTB misses
system.cpu5.itb.accesses                     30438877                       # DTB accesses
system.cpu5.numCycles                        99119847                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                   30346543                       # Number of instructions committed
system.cpu5.committedOps                     31559723                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses             28392143                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                  5910                       # Number of float alu accesses
system.cpu5.num_func_calls                    1588055                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts      3373911                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                    28392143                       # number of integer instructions
system.cpu5.num_fp_insts                         5910                       # number of float instructions
system.cpu5.num_int_register_reads           41417595                       # number of times the integer registers were read
system.cpu5.num_int_register_writes          19672335                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                3478                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes               2432                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads            94627282                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes           18654150                       # number of times the CC registers were written
system.cpu5.num_mem_refs                      4618340                       # number of memory refs
system.cpu5.num_load_insts                    3297673                       # Number of load instructions
system.cpu5.num_store_insts                   1320667                       # Number of store instructions
system.cpu5.num_idle_cycles              67429849.315537                       # Number of idle cycles
system.cpu5.num_busy_cycles              31689997.684463                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.319714                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.680286                       # Percentage of idle cycles
system.cpu5.Branches                          4687640                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                   47      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                 26827741     84.97%     84.97% # Class of executed instruction
system.cpu5.op_class::IntMult                  126762      0.40%     85.37% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     85.37% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     85.37% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     85.37% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     85.37% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     85.37% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     85.37% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     85.37% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     85.37% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     85.37% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     85.37% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     85.37% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     85.37% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     85.37% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     85.37% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     85.37% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     85.37% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     85.37% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     85.37% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     85.37% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     85.37% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     85.37% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     85.37% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     85.37% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc               563      0.00%     85.37% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     85.37% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     85.37% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     85.37% # Class of executed instruction
system.cpu5.op_class::MemRead                 3297673     10.44%     95.82% # Class of executed instruction
system.cpu5.op_class::MemWrite                1320667      4.18%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                  31573453                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                      69                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements            70420                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs           30499031                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs            70932                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs           429.975625                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst          512                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3          367                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          145                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses         60945804                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses        60945804                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::cpu5.inst     30367272                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       30367272                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst     30367272                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        30367272                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst     30367272                       # number of overall hits
system.cpu5.icache.overall_hits::total       30367272                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst        70420                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total        70420                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst        70420                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total         70420                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst        70420                       # number of overall misses
system.cpu5.icache.overall_misses::total        70420                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::cpu5.inst     30437692                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     30437692                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst     30437692                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     30437692                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst     30437692                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     30437692                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.002314                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.002314                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.002314                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.002314                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.002314                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.002314                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.tags.replacements            55941                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          808.476627                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs            4555495                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs            56965                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            79.970069                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data   808.476627                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.789528                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.789528                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1           70                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          539                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3          403                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses          9197756                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses         9197756                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::cpu5.data      3183687                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        3183687                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data      1234538                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       1234538                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::cpu5.data        14777                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total        14777                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::cpu5.data        24997                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        24997                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::cpu5.data        22673                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        22673                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::cpu5.data      4418225                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         4418225                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data      4433002                       # number of overall hits
system.cpu5.dcache.overall_hits::total        4433002                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data        37429                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        37429                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data        25847                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total        25847                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::cpu5.data        15639                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total        15639                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data          288                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total          288                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data         2362                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total         2362                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data        63276                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         63276                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data        78915                       # number of overall misses
system.cpu5.dcache.overall_misses::total        78915                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::cpu5.data      3221116                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      3221116                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data      1260385                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      1260385                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::cpu5.data        30416                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total        30416                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data        25285                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        25285                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data        25035                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        25035                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data      4481501                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      4481501                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data      4511917                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      4511917                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.011620                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.011620                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.020507                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.020507                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::cpu5.data     0.514170                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.514170                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data     0.011390                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.011390                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data     0.094348                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.094348                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.014119                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.014119                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.017490                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.017490                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        29245                       # number of writebacks
system.cpu5.dcache.writebacks::total            29245                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                     8965562                       # DTB read hits
system.cpu6.dtb.read_misses                     19259                       # DTB read misses
system.cpu6.dtb.write_hits                    5634878                       # DTB write hits
system.cpu6.dtb.write_misses                     2586                       # DTB write misses
system.cpu6.dtb.flush_tlb                         294                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                    4629                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                    5194                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                  1244                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                      266                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                 8984821                       # DTB read accesses
system.cpu6.dtb.write_accesses                5637464                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                         14600440                       # DTB hits
system.cpu6.dtb.misses                          21845                       # DTB misses
system.cpu6.dtb.accesses                     14622285                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                    55304355                       # ITB inst hits
system.cpu6.itb.inst_misses                      6912                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                         294                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                    4629                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                    2963                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                55311267                       # ITB inst accesses
system.cpu6.itb.hits                         55304355                       # DTB hits
system.cpu6.itb.misses                           6912                       # DTB misses
system.cpu6.itb.accesses                     55311267                       # DTB accesses
system.cpu6.numCycles                        99001274                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                   54003741                       # Number of instructions committed
system.cpu6.committedOps                     60135015                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses             53116082                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                  8840                       # Number of float alu accesses
system.cpu6.num_func_calls                    2467865                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts      6779654                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                    53116082                       # number of integer instructions
system.cpu6.num_fp_insts                         8840                       # number of float instructions
system.cpu6.num_int_register_reads           84821741                       # number of times the integer registers were read
system.cpu6.num_int_register_writes          36287224                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                6280                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes               2560                       # number of times the floating registers were written
system.cpu6.num_cc_register_reads           178801853                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes           31510884                       # number of times the CC registers were written
system.cpu6.num_mem_refs                     14854298                       # number of memory refs
system.cpu6.num_load_insts                    9068388                       # Number of load instructions
system.cpu6.num_store_insts                   5785910                       # Number of store instructions
system.cpu6.num_idle_cycles              37558627.919917                       # Number of idle cycles
system.cpu6.num_busy_cycles              61442646.080083                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.620625                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.379375                       # Percentage of idle cycles
system.cpu6.Branches                          9165389                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                  299      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu                 45184206     75.08%     75.08% # Class of executed instruction
system.cpu6.op_class::IntMult                  139831      0.23%     75.32% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     75.32% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     75.32% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     75.32% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     75.32% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     75.32% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     75.32% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     75.32% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     75.32% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     75.32% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     75.32% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     75.32% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     75.32% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     75.32% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     75.32% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     75.32% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     75.32% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     75.32% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     75.32% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     75.32% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     75.32% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     75.32% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     75.32% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     75.32% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc               828      0.00%     75.32% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     75.32% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     75.32% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     75.32% # Class of executed instruction
system.cpu6.op_class::MemRead                 9068388     15.07%     90.39% # Class of executed instruction
system.cpu6.op_class::MemWrite                5785910      9.61%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                  60179462                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                     255                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements           472860                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs           54870740                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs           473372                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs           115.914630                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst          512                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3          369                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          143                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses        111090112                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses       111090112                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::cpu6.inst     54835766                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       54835766                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst     54835766                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        54835766                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst     54835766                       # number of overall hits
system.cpu6.icache.overall_hits::total       54835766                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst       472860                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total       472860                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst       472860                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total        472860                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst       472860                       # number of overall misses
system.cpu6.icache.overall_misses::total       472860                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::cpu6.inst     55308626                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     55308626                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst     55308626                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     55308626                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst     55308626                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     55308626                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.008549                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.008549                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.008549                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.008549                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.008549                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.008549                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.tags.replacements           329724                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          981.771755                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs           14333928                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs           330748                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            43.337913                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   981.771755                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.958761                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.958761                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1           72                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2          553                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3          392                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses         29573097                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses        29573097                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::cpu6.data      8562775                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        8562775                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data      5417362                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       5417362                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::cpu6.data        65659                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total        65659                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::cpu6.data       113722                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total       113722                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::cpu6.data       110472                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total       110472                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::cpu6.data     13980137                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        13980137                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data     14045796                       # number of overall hits
system.cpu6.dcache.overall_hits::total       14045796                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data       201888                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       201888                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data       104645                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total       104645                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::cpu6.data        37265                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total        37265                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data         1311                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total         1311                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data         3952                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total         3952                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data       306533                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        306533                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data       343798                       # number of overall misses
system.cpu6.dcache.overall_misses::total       343798                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::cpu6.data      8764663                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      8764663                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data      5522007                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      5522007                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::cpu6.data       102924                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total       102924                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data       115033                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total       115033                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data       114424                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total       114424                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data     14286670                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     14286670                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data     14389594                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     14389594                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.023034                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.023034                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.018951                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.018951                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::cpu6.data     0.362063                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.362063                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data     0.011397                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.011397                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data     0.034538                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.034538                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.021456                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.021456                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.023892                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.023892                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks       160320                       # number of writebacks
system.cpu6.dcache.writebacks::total           160320                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                     2430151                       # DTB read hits
system.cpu7.dtb.read_misses                      1044                       # DTB read misses
system.cpu7.dtb.write_hits                     375495                       # DTB write hits
system.cpu7.dtb.write_misses                       18                       # DTB write misses
system.cpu7.dtb.flush_tlb                         294                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                    4629                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                     217                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                    11                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                 2431195                       # DTB read accesses
system.cpu7.dtb.write_accesses                 375513                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                          2805646                       # DTB hits
system.cpu7.dtb.misses                           1062                       # DTB misses
system.cpu7.dtb.accesses                      2806708                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                    26810912                       # ITB inst hits
system.cpu7.itb.inst_misses                        77                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                         294                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                    4629                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                      74                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                26810989                       # ITB inst accesses
system.cpu7.itb.hits                         26810912                       # DTB hits
system.cpu7.itb.misses                             77                       # DTB misses
system.cpu7.itb.accesses                     26810989                       # DTB accesses
system.cpu7.numCycles                        99635673                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                   26810860                       # Number of instructions committed
system.cpu7.committedOps                     26866617                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses             24178154                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                   145                       # Number of float alu accesses
system.cpu7.num_func_calls                    1370268                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts      2977008                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                    24178154                       # number of integer instructions
system.cpu7.num_fp_insts                          145                       # number of float instructions
system.cpu7.num_int_register_reads           33698250                       # number of times the integer registers were read
system.cpu7.num_int_register_writes          16747782                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                  81                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                 64                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads            80601162                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes           17361921                       # number of times the CC registers were written
system.cpu7.num_mem_refs                      2809809                       # number of memory refs
system.cpu7.num_load_insts                    2433954                       # Number of load instructions
system.cpu7.num_store_insts                    375855                       # Number of store instructions
system.cpu7.num_idle_cycles              72596713.418787                       # Number of idle cycles
system.cpu7.num_busy_cycles              27038959.581213                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.271378                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.728622                       # Percentage of idle cycles
system.cpu7.Branches                          4056728                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                 23933574     89.08%     89.08% # Class of executed instruction
system.cpu7.op_class::IntMult                  123345      0.46%     89.54% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     89.54% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     89.54% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     89.54% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     89.54% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     89.54% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     89.54% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     89.54% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     89.54% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     89.54% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     89.54% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     89.54% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     89.54% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     89.54% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     89.54% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     89.54% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     89.54% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     89.54% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     89.54% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     89.54% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     89.54% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     89.54% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     89.54% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     89.54% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                17      0.00%     89.54% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     89.54% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     89.54% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     89.54% # Class of executed instruction
system.cpu7.op_class::MemRead                 2433954      9.06%     98.60% # Class of executed instruction
system.cpu7.op_class::MemWrite                 375855      1.40%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                  26866746                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                      30                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements             1200                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs           26840953                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs             1712                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs         15678.126752                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst          512                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3          257                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          255                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses         53623178                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses        53623178                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::cpu7.inst     26809789                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       26809789                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst     26809789                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        26809789                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst     26809789                       # number of overall hits
system.cpu7.icache.overall_hits::total       26809789                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst         1200                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total         1200                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst         1200                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total          1200                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst         1200                       # number of overall misses
system.cpu7.icache.overall_misses::total         1200                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::cpu7.inst     26810989                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     26810989                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst     26810989                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     26810989                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst     26810989                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     26810989                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.000045                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000045                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.000045                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000045                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.000045                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000045                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.tags.replacements             9862                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          910.913102                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs            2922630                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs            10886                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs           268.476024                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   910.913102                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.889564                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.889564                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           71                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3          430                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses          5623805                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses         5623805                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::cpu7.data      2420224                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        2420224                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data       374551                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        374551                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::cpu7.data           66                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total           66                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data          569                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          569                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::cpu7.data          489                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          489                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::cpu7.data      2794775                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         2794775                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data      2794841                       # number of overall hits
system.cpu7.dcache.overall_hits::total        2794841                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data         9988                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         9988                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data          287                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          287                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::cpu7.data          224                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total          224                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data          108                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total          108                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data          174                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total          174                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data        10275                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         10275                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data        10499                       # number of overall misses
system.cpu7.dcache.overall_misses::total        10499                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::cpu7.data      2430212                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      2430212                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data       374838                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       374838                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::cpu7.data          290                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total          290                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data          677                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          677                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data          663                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          663                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data      2805050                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      2805050                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data      2805340                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      2805340                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.004110                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.004110                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.000766                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000766                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::cpu7.data     0.772414                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.772414                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data     0.159527                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.159527                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data     0.262443                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.262443                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.003663                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.003663                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.003743                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.003743                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         1648                       # number of writebacks
system.cpu7.dcache.writebacks::total             1648                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.iocache.tags.replacements                 1287                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1303                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::realview.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::realview.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                11583                       # Number of tag accesses
system.iocache.tags.data_accesses               11583                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::realview.ide         1264                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total         1264                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::realview.ide           23                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               23                       # number of ReadReq misses
system.iocache.demand_misses::realview.ide           23                       # number of demand (read+write) misses
system.iocache.demand_misses::total                23                       # number of demand (read+write) misses
system.iocache.overall_misses::realview.ide           23                       # number of overall misses
system.iocache.overall_misses::total               23                       # number of overall misses
system.iocache.ReadReq_accesses::realview.ide           23                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             23                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::realview.ide         1264                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total         1264                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::realview.ide           23                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              23                       # number of demand (read+write) accesses
system.iocache.overall_accesses::realview.ide           23                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             23                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::realview.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::realview.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::realview.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                       1264                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
