INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sofia/Desktop/Documentos/2025/arqui/project_final/Src_files/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sofia/Desktop/Documentos/2025/arqui/project_final/Src_files/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sofia/Desktop/Documentos/2025/arqui/project_final/Src_files/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sofia/Desktop/Documentos/2025/arqui/project_final/Src_files/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sofia/Desktop/Documentos/2025/arqui/project_final/Src_files/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sofia/Desktop/Documentos/2025/arqui/project_final/Src_files/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sofia/Desktop/Documentos/2025/arqui/project_final/Src_files/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sofia/Desktop/Documentos/2025/arqui/project_final/fp files/src/fadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sofia/Desktop/Documentos/2025/arqui/project_final/fp files/src/falu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module falu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sofia/Desktop/Documentos/2025/arqui/project_final/fp files/src/fdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fdiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sofia/Desktop/Documentos/2025/arqui/project_final/Src_files/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sofia/Desktop/Documentos/2025/arqui/project_final/fp files/src/fmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sofia/Desktop/Documentos/2025/arqui/project_final/fp files/src/fp16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sofia/Desktop/Documentos/2025/arqui/project_final/fp files/src/fp32_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp32_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sofia/Desktop/Documentos/2025/arqui/project_final/project_final.srcs/sources_1/new/fp_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sofia/Desktop/Documentos/2025/arqui/project_final/fp files/src/fsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sofia/Desktop/Documentos/2025/arqui/project_final/project_final.srcs/sources_1/new/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sofia/Desktop/Documentos/2025/arqui/project_final/Src_files/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sofia/Desktop/Documentos/2025/arqui/project_final/Src_files/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sofia/Desktop/Documentos/2025/arqui/project_final/Src_files/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sofia/Desktop/Documentos/2025/arqui/project_final/Src_files/int_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module int_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sofia/Desktop/Documentos/2025/arqui/project_final/Src_files/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sofia/Desktop/Documentos/2025/arqui/project_final/Src_files/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sofia/Desktop/Documentos/2025/arqui/project_final/Src_files/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sofia/Desktop/Documentos/2025/arqui/project_final/Src_files/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sofia/Desktop/Documentos/2025/arqui/project_final/Src_files/riscvsingle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscvsingle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sofia/Desktop/Documentos/2025/arqui/project_final/Src_files/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sofia/Desktop/Documentos/2025/arqui/project_final/Src_files/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
