// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module srcnn_store_tile_mm (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        phase_dout,
        phase_num_data_valid,
        phase_fifo_cap,
        phase_empty_n,
        phase_read,
        m_axi_gmem_out_AWVALID,
        m_axi_gmem_out_AWREADY,
        m_axi_gmem_out_AWADDR,
        m_axi_gmem_out_AWID,
        m_axi_gmem_out_AWLEN,
        m_axi_gmem_out_AWSIZE,
        m_axi_gmem_out_AWBURST,
        m_axi_gmem_out_AWLOCK,
        m_axi_gmem_out_AWCACHE,
        m_axi_gmem_out_AWPROT,
        m_axi_gmem_out_AWQOS,
        m_axi_gmem_out_AWREGION,
        m_axi_gmem_out_AWUSER,
        m_axi_gmem_out_WVALID,
        m_axi_gmem_out_WREADY,
        m_axi_gmem_out_WDATA,
        m_axi_gmem_out_WSTRB,
        m_axi_gmem_out_WLAST,
        m_axi_gmem_out_WID,
        m_axi_gmem_out_WUSER,
        m_axi_gmem_out_ARVALID,
        m_axi_gmem_out_ARREADY,
        m_axi_gmem_out_ARADDR,
        m_axi_gmem_out_ARID,
        m_axi_gmem_out_ARLEN,
        m_axi_gmem_out_ARSIZE,
        m_axi_gmem_out_ARBURST,
        m_axi_gmem_out_ARLOCK,
        m_axi_gmem_out_ARCACHE,
        m_axi_gmem_out_ARPROT,
        m_axi_gmem_out_ARQOS,
        m_axi_gmem_out_ARREGION,
        m_axi_gmem_out_ARUSER,
        m_axi_gmem_out_RVALID,
        m_axi_gmem_out_RREADY,
        m_axi_gmem_out_RDATA,
        m_axi_gmem_out_RLAST,
        m_axi_gmem_out_RID,
        m_axi_gmem_out_RFIFONUM,
        m_axi_gmem_out_RUSER,
        m_axi_gmem_out_RRESP,
        m_axi_gmem_out_BVALID,
        m_axi_gmem_out_BREADY,
        m_axi_gmem_out_BRESP,
        m_axi_gmem_out_BID,
        m_axi_gmem_out_BUSER,
        output_ftmap_dout,
        output_ftmap_num_data_valid,
        output_ftmap_fifo_cap,
        output_ftmap_empty_n,
        output_ftmap_read,
        h0_dout,
        h0_num_data_valid,
        h0_fifo_cap,
        h0_empty_n,
        h0_read,
        w0_dout,
        w0_num_data_valid,
        w0_fifo_cap,
        w0_empty_n,
        w0_read,
        outbuf_address0,
        outbuf_ce0,
        outbuf_q0
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_state2 = 3'd2;
parameter    ap_ST_fsm_state3 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [0:0] phase_dout;
input  [1:0] phase_num_data_valid;
input  [1:0] phase_fifo_cap;
input   phase_empty_n;
output   phase_read;
output   m_axi_gmem_out_AWVALID;
input   m_axi_gmem_out_AWREADY;
output  [63:0] m_axi_gmem_out_AWADDR;
output  [0:0] m_axi_gmem_out_AWID;
output  [31:0] m_axi_gmem_out_AWLEN;
output  [2:0] m_axi_gmem_out_AWSIZE;
output  [1:0] m_axi_gmem_out_AWBURST;
output  [1:0] m_axi_gmem_out_AWLOCK;
output  [3:0] m_axi_gmem_out_AWCACHE;
output  [2:0] m_axi_gmem_out_AWPROT;
output  [3:0] m_axi_gmem_out_AWQOS;
output  [3:0] m_axi_gmem_out_AWREGION;
output  [0:0] m_axi_gmem_out_AWUSER;
output   m_axi_gmem_out_WVALID;
input   m_axi_gmem_out_WREADY;
output  [31:0] m_axi_gmem_out_WDATA;
output  [3:0] m_axi_gmem_out_WSTRB;
output   m_axi_gmem_out_WLAST;
output  [0:0] m_axi_gmem_out_WID;
output  [0:0] m_axi_gmem_out_WUSER;
output   m_axi_gmem_out_ARVALID;
input   m_axi_gmem_out_ARREADY;
output  [63:0] m_axi_gmem_out_ARADDR;
output  [0:0] m_axi_gmem_out_ARID;
output  [31:0] m_axi_gmem_out_ARLEN;
output  [2:0] m_axi_gmem_out_ARSIZE;
output  [1:0] m_axi_gmem_out_ARBURST;
output  [1:0] m_axi_gmem_out_ARLOCK;
output  [3:0] m_axi_gmem_out_ARCACHE;
output  [2:0] m_axi_gmem_out_ARPROT;
output  [3:0] m_axi_gmem_out_ARQOS;
output  [3:0] m_axi_gmem_out_ARREGION;
output  [0:0] m_axi_gmem_out_ARUSER;
input   m_axi_gmem_out_RVALID;
output   m_axi_gmem_out_RREADY;
input  [31:0] m_axi_gmem_out_RDATA;
input   m_axi_gmem_out_RLAST;
input  [0:0] m_axi_gmem_out_RID;
input  [8:0] m_axi_gmem_out_RFIFONUM;
input  [0:0] m_axi_gmem_out_RUSER;
input  [1:0] m_axi_gmem_out_RRESP;
input   m_axi_gmem_out_BVALID;
output   m_axi_gmem_out_BREADY;
input  [1:0] m_axi_gmem_out_BRESP;
input  [0:0] m_axi_gmem_out_BID;
input  [0:0] m_axi_gmem_out_BUSER;
input  [63:0] output_ftmap_dout;
input  [2:0] output_ftmap_num_data_valid;
input  [2:0] output_ftmap_fifo_cap;
input   output_ftmap_empty_n;
output   output_ftmap_read;
input  [8:0] h0_dout;
input  [1:0] h0_num_data_valid;
input  [1:0] h0_fifo_cap;
input   h0_empty_n;
output   h0_read;
input  [8:0] w0_dout;
input  [1:0] w0_num_data_valid;
input  [1:0] w0_fifo_cap;
input   w0_empty_n;
output   w0_read;
output  [8:0] outbuf_address0;
output   outbuf_ce0;
input  [31:0] outbuf_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg phase_read;
reg m_axi_gmem_out_AWVALID;
reg m_axi_gmem_out_WVALID;
reg m_axi_gmem_out_BREADY;
reg output_ftmap_read;
reg h0_read;
reg w0_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    phase_blk_n;
reg    output_ftmap_blk_n;
reg    h0_blk_n;
reg    w0_blk_n;
reg   [63:0] out_reg_212;
reg    ap_block_state1;
reg   [0:0] phase_read_reg_217;
reg   [8:0] w0_1_reg_222;
reg   [8:0] h0_1_reg_227;
wire   [7:0] th_eff_fu_137_p3;
reg   [7:0] th_eff_reg_232;
wire   [7:0] tw_eff_fu_169_p3;
reg   [7:0] tw_eff_reg_237;
wire   [4:0] tmp_fu_182_p3;
reg   [4:0] tmp_reg_244;
wire    ap_CS_fsm_state2;
wire   [10:0] tmp_1_fu_191_p3;
reg   [10:0] tmp_1_reg_249;
wire   [15:0] bound_fu_205_p2;
reg   [15:0] bound_reg_254;
wire    grp_store_tile_mm_Pipeline_Out_writex_fu_98_ap_start;
wire    grp_store_tile_mm_Pipeline_Out_writex_fu_98_ap_done;
wire    grp_store_tile_mm_Pipeline_Out_writex_fu_98_ap_idle;
wire    grp_store_tile_mm_Pipeline_Out_writex_fu_98_ap_ready;
wire    grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_AWVALID;
wire   [63:0] grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_AWADDR;
wire   [0:0] grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_AWID;
wire   [31:0] grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_AWLEN;
wire   [2:0] grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_AWSIZE;
wire   [1:0] grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_AWBURST;
wire   [1:0] grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_AWLOCK;
wire   [3:0] grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_AWCACHE;
wire   [2:0] grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_AWPROT;
wire   [3:0] grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_AWQOS;
wire   [3:0] grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_AWREGION;
wire   [0:0] grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_AWUSER;
wire    grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_WVALID;
wire   [31:0] grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_WDATA;
wire   [3:0] grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_WSTRB;
wire    grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_WLAST;
wire   [0:0] grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_WID;
wire   [0:0] grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_WUSER;
wire    grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_ARVALID;
wire   [63:0] grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_ARADDR;
wire   [0:0] grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_ARID;
wire   [31:0] grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_ARLEN;
wire   [2:0] grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_ARSIZE;
wire   [1:0] grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_ARBURST;
wire   [1:0] grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_ARLOCK;
wire   [3:0] grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_ARCACHE;
wire   [2:0] grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_ARPROT;
wire   [3:0] grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_ARQOS;
wire   [3:0] grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_ARREGION;
wire   [0:0] grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_ARUSER;
wire    grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_RREADY;
wire    grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_BREADY;
wire   [8:0] grp_store_tile_mm_Pipeline_Out_writex_fu_98_outbuf_address0;
wire    grp_store_tile_mm_Pipeline_Out_writex_fu_98_outbuf_ce0;
reg    grp_store_tile_mm_Pipeline_Out_writex_fu_98_ap_start_reg;
wire    ap_CS_fsm_state3;
wire   [8:0] add_ln754_fu_113_p2;
wire   [7:0] trunc_ln753_fu_127_p1;
wire   [0:0] tmp_2_fu_119_p3;
wire   [7:0] xor_ln754_fu_131_p2;
wire   [8:0] add_ln757_fu_145_p2;
wire   [7:0] trunc_ln756_fu_159_p1;
wire   [0:0] tmp_3_fu_151_p3;
wire   [7:0] xor_ln757_fu_163_p2;
wire   [0:0] xor_ln770_fu_177_p2;
wire   [7:0] bound_fu_205_p0;
wire   [7:0] bound_fu_205_p1;
reg   [2:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire   [15:0] bound_fu_205_p00;
wire   [15:0] bound_fu_205_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
#0 grp_store_tile_mm_Pipeline_Out_writex_fu_98_ap_start_reg = 1'b0;
end

srcnn_store_tile_mm_Pipeline_Out_writex grp_store_tile_mm_Pipeline_Out_writex_fu_98(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_store_tile_mm_Pipeline_Out_writex_fu_98_ap_start),
    .ap_done(grp_store_tile_mm_Pipeline_Out_writex_fu_98_ap_done),
    .ap_idle(grp_store_tile_mm_Pipeline_Out_writex_fu_98_ap_idle),
    .ap_ready(grp_store_tile_mm_Pipeline_Out_writex_fu_98_ap_ready),
    .m_axi_gmem_out_AWVALID(grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_AWVALID),
    .m_axi_gmem_out_AWREADY(m_axi_gmem_out_AWREADY),
    .m_axi_gmem_out_AWADDR(grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_AWADDR),
    .m_axi_gmem_out_AWID(grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_AWID),
    .m_axi_gmem_out_AWLEN(grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_AWLEN),
    .m_axi_gmem_out_AWSIZE(grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_AWSIZE),
    .m_axi_gmem_out_AWBURST(grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_AWBURST),
    .m_axi_gmem_out_AWLOCK(grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_AWLOCK),
    .m_axi_gmem_out_AWCACHE(grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_AWCACHE),
    .m_axi_gmem_out_AWPROT(grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_AWPROT),
    .m_axi_gmem_out_AWQOS(grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_AWQOS),
    .m_axi_gmem_out_AWREGION(grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_AWREGION),
    .m_axi_gmem_out_AWUSER(grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_AWUSER),
    .m_axi_gmem_out_WVALID(grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_WVALID),
    .m_axi_gmem_out_WREADY(m_axi_gmem_out_WREADY),
    .m_axi_gmem_out_WDATA(grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_WDATA),
    .m_axi_gmem_out_WSTRB(grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_WSTRB),
    .m_axi_gmem_out_WLAST(grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_WLAST),
    .m_axi_gmem_out_WID(grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_WID),
    .m_axi_gmem_out_WUSER(grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_WUSER),
    .m_axi_gmem_out_ARVALID(grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_ARVALID),
    .m_axi_gmem_out_ARREADY(1'b0),
    .m_axi_gmem_out_ARADDR(grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_ARADDR),
    .m_axi_gmem_out_ARID(grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_ARID),
    .m_axi_gmem_out_ARLEN(grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_ARLEN),
    .m_axi_gmem_out_ARSIZE(grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_ARSIZE),
    .m_axi_gmem_out_ARBURST(grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_ARBURST),
    .m_axi_gmem_out_ARLOCK(grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_ARLOCK),
    .m_axi_gmem_out_ARCACHE(grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_ARCACHE),
    .m_axi_gmem_out_ARPROT(grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_ARPROT),
    .m_axi_gmem_out_ARQOS(grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_ARQOS),
    .m_axi_gmem_out_ARREGION(grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_ARREGION),
    .m_axi_gmem_out_ARUSER(grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_ARUSER),
    .m_axi_gmem_out_RVALID(1'b0),
    .m_axi_gmem_out_RREADY(grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_RREADY),
    .m_axi_gmem_out_RDATA(32'd0),
    .m_axi_gmem_out_RLAST(1'b0),
    .m_axi_gmem_out_RID(1'd0),
    .m_axi_gmem_out_RFIFONUM(9'd0),
    .m_axi_gmem_out_RUSER(1'd0),
    .m_axi_gmem_out_RRESP(2'd0),
    .m_axi_gmem_out_BVALID(m_axi_gmem_out_BVALID),
    .m_axi_gmem_out_BREADY(grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_BREADY),
    .m_axi_gmem_out_BRESP(m_axi_gmem_out_BRESP),
    .m_axi_gmem_out_BID(m_axi_gmem_out_BID),
    .m_axi_gmem_out_BUSER(m_axi_gmem_out_BUSER),
    .zext_ln558(h0_1_reg_227),
    .bound(bound_reg_254),
    .tw_eff(tw_eff_reg_237),
    .zext_ln558_2(tw_eff_reg_237),
    .zext_ln564(tmp_reg_244),
    .zext_ln558_1(tmp_1_reg_249),
    .out_r(out_reg_212),
    .outbuf_address0(grp_store_tile_mm_Pipeline_Out_writex_fu_98_outbuf_address0),
    .outbuf_ce0(grp_store_tile_mm_Pipeline_Out_writex_fu_98_outbuf_ce0),
    .outbuf_q0(outbuf_q0)
);

srcnn_mul_8ns_8ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8ns_8ns_16_1_1_U2326(
    .din0(bound_fu_205_p0),
    .din1(bound_fu_205_p1),
    .dout(bound_fu_205_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state3) & (grp_store_tile_mm_Pipeline_Out_writex_fu_98_ap_done == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_store_tile_mm_Pipeline_Out_writex_fu_98_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_store_tile_mm_Pipeline_Out_writex_fu_98_ap_start_reg <= 1'b1;
        end else if ((grp_store_tile_mm_Pipeline_Out_writex_fu_98_ap_ready == 1'b1)) begin
            grp_store_tile_mm_Pipeline_Out_writex_fu_98_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        bound_reg_254 <= bound_fu_205_p2;
        tmp_1_reg_249[10 : 2] <= tmp_1_fu_191_p3[10 : 2];
        tmp_reg_244[4] <= tmp_fu_182_p3[4];
    end
end

always @ (posedge ap_clk) begin
    if ((~((h0_empty_n == 1'b0) | (output_ftmap_empty_n == 1'b0) | (ap_start == 1'b0) | (phase_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (w0_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        h0_1_reg_227 <= h0_dout;
        out_reg_212 <= output_ftmap_dout;
        phase_read_reg_217 <= phase_dout;
        th_eff_reg_232 <= th_eff_fu_137_p3;
        tw_eff_reg_237 <= tw_eff_fu_169_p3;
        w0_1_reg_222 <= w0_dout;
    end
end

always @ (*) begin
    if (((h0_empty_n == 1'b0) | (output_ftmap_empty_n == 1'b0) | (ap_start == 1'b0) | (phase_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (w0_empty_n == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_store_tile_mm_Pipeline_Out_writex_fu_98_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (grp_store_tile_mm_Pipeline_Out_writex_fu_98_ap_done == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (grp_store_tile_mm_Pipeline_Out_writex_fu_98_ap_done == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        h0_blk_n = h0_empty_n;
    end else begin
        h0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((h0_empty_n == 1'b0) | (output_ftmap_empty_n == 1'b0) | (ap_start == 1'b0) | (phase_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (w0_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        h0_read = 1'b1;
    end else begin
        h0_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_gmem_out_AWVALID = grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_AWVALID;
    end else begin
        m_axi_gmem_out_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_gmem_out_BREADY = grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_BREADY;
    end else begin
        m_axi_gmem_out_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_gmem_out_WVALID = grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_WVALID;
    end else begin
        m_axi_gmem_out_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        output_ftmap_blk_n = output_ftmap_empty_n;
    end else begin
        output_ftmap_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((h0_empty_n == 1'b0) | (output_ftmap_empty_n == 1'b0) | (ap_start == 1'b0) | (phase_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (w0_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        output_ftmap_read = 1'b1;
    end else begin
        output_ftmap_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        phase_blk_n = phase_empty_n;
    end else begin
        phase_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((h0_empty_n == 1'b0) | (output_ftmap_empty_n == 1'b0) | (ap_start == 1'b0) | (phase_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (w0_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        phase_read = 1'b1;
    end else begin
        phase_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        w0_blk_n = w0_empty_n;
    end else begin
        w0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((h0_empty_n == 1'b0) | (output_ftmap_empty_n == 1'b0) | (ap_start == 1'b0) | (phase_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (w0_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        w0_read = 1'b1;
    end else begin
        w0_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((h0_empty_n == 1'b0) | (output_ftmap_empty_n == 1'b0) | (ap_start == 1'b0) | (phase_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (w0_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (grp_store_tile_mm_Pipeline_Out_writex_fu_98_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln754_fu_113_p2 = (h0_dout + 9'd16);

assign add_ln757_fu_145_p2 = (w0_dout + 9'd16);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

always @ (*) begin
    ap_block_state1 = ((h0_empty_n == 1'b0) | (output_ftmap_empty_n == 1'b0) | (ap_start == 1'b0) | (phase_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (w0_empty_n == 1'b0));
end

assign bound_fu_205_p0 = bound_fu_205_p00;

assign bound_fu_205_p00 = th_eff_reg_232;

assign bound_fu_205_p1 = bound_fu_205_p10;

assign bound_fu_205_p10 = tw_eff_reg_237;

assign grp_store_tile_mm_Pipeline_Out_writex_fu_98_ap_start = grp_store_tile_mm_Pipeline_Out_writex_fu_98_ap_start_reg;

assign m_axi_gmem_out_ARADDR = 64'd0;

assign m_axi_gmem_out_ARBURST = 2'd0;

assign m_axi_gmem_out_ARCACHE = 4'd0;

assign m_axi_gmem_out_ARID = 1'd0;

assign m_axi_gmem_out_ARLEN = 32'd0;

assign m_axi_gmem_out_ARLOCK = 2'd0;

assign m_axi_gmem_out_ARPROT = 3'd0;

assign m_axi_gmem_out_ARQOS = 4'd0;

assign m_axi_gmem_out_ARREGION = 4'd0;

assign m_axi_gmem_out_ARSIZE = 3'd0;

assign m_axi_gmem_out_ARUSER = 1'd0;

assign m_axi_gmem_out_ARVALID = 1'b0;

assign m_axi_gmem_out_AWADDR = grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_AWADDR;

assign m_axi_gmem_out_AWBURST = grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_AWBURST;

assign m_axi_gmem_out_AWCACHE = grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_AWCACHE;

assign m_axi_gmem_out_AWID = grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_AWID;

assign m_axi_gmem_out_AWLEN = grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_AWLEN;

assign m_axi_gmem_out_AWLOCK = grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_AWLOCK;

assign m_axi_gmem_out_AWPROT = grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_AWPROT;

assign m_axi_gmem_out_AWQOS = grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_AWQOS;

assign m_axi_gmem_out_AWREGION = grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_AWREGION;

assign m_axi_gmem_out_AWSIZE = grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_AWSIZE;

assign m_axi_gmem_out_AWUSER = grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_AWUSER;

assign m_axi_gmem_out_RREADY = 1'b0;

assign m_axi_gmem_out_WDATA = grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_WDATA;

assign m_axi_gmem_out_WID = grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_WID;

assign m_axi_gmem_out_WLAST = grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_WLAST;

assign m_axi_gmem_out_WSTRB = grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_WSTRB;

assign m_axi_gmem_out_WUSER = grp_store_tile_mm_Pipeline_Out_writex_fu_98_m_axi_gmem_out_WUSER;

assign outbuf_address0 = grp_store_tile_mm_Pipeline_Out_writex_fu_98_outbuf_address0;

assign outbuf_ce0 = grp_store_tile_mm_Pipeline_Out_writex_fu_98_outbuf_ce0;

assign th_eff_fu_137_p3 = ((tmp_2_fu_119_p3[0:0] == 1'b1) ? xor_ln754_fu_131_p2 : 8'd16);

assign tmp_1_fu_191_p3 = {{w0_1_reg_222}, {2'd0}};

assign tmp_2_fu_119_p3 = add_ln754_fu_113_p2[32'd8];

assign tmp_3_fu_151_p3 = add_ln757_fu_145_p2[32'd8];

assign tmp_fu_182_p3 = {{xor_ln770_fu_177_p2}, {4'd0}};

assign trunc_ln753_fu_127_p1 = h0_dout[7:0];

assign trunc_ln756_fu_159_p1 = w0_dout[7:0];

assign tw_eff_fu_169_p3 = ((tmp_3_fu_151_p3[0:0] == 1'b1) ? xor_ln757_fu_163_p2 : 8'd16);

assign xor_ln754_fu_131_p2 = (trunc_ln753_fu_127_p1 ^ 8'd255);

assign xor_ln757_fu_163_p2 = (trunc_ln756_fu_159_p1 ^ 8'd255);

assign xor_ln770_fu_177_p2 = (phase_read_reg_217 ^ 1'd1);

always @ (posedge ap_clk) begin
    tmp_reg_244[3:0] <= 4'b0000;
    tmp_1_reg_249[1:0] <= 2'b00;
end

endmodule //srcnn_store_tile_mm
