/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [33:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [9:0] celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [14:0] celloutsig_0_15z;
  wire [7:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [18:0] celloutsig_0_22z;
  wire [3:0] celloutsig_0_23z;
  wire [4:0] celloutsig_0_24z;
  wire [17:0] celloutsig_0_25z;
  wire [24:0] celloutsig_0_26z;
  wire [5:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [22:0] celloutsig_0_32z;
  wire [22:0] celloutsig_0_38z;
  wire [4:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [15:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  reg [11:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [17:0] celloutsig_0_9z;
  wire [13:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [11:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [9:0] celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire [17:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = celloutsig_1_0z[12] | ~(in_data[167]);
  assign celloutsig_1_9z = celloutsig_1_0z[5] | ~(in_data[119]);
  assign celloutsig_1_19z = celloutsig_1_12z | ~(celloutsig_1_9z);
  assign celloutsig_0_10z = celloutsig_0_4z[0] | ~(celloutsig_0_0z[5]);
  assign celloutsig_0_1z = in_data[65] | ~(celloutsig_0_0z[3]);
  assign celloutsig_0_14z = celloutsig_0_13z[2] | ~(celloutsig_0_4z[13]);
  assign celloutsig_0_20z = celloutsig_0_7z | ~(celloutsig_0_18z[4]);
  assign celloutsig_0_3z = celloutsig_0_0z[2] | ~(celloutsig_0_0z[29]);
  assign celloutsig_0_39z = { celloutsig_0_29z, celloutsig_0_23z } + celloutsig_0_0z[25:21];
  assign celloutsig_1_0z = in_data[156:143] + in_data[162:149];
  assign celloutsig_1_5z = celloutsig_1_0z[9:0] + in_data[172:163];
  assign celloutsig_1_8z = { celloutsig_1_0z[10:0], celloutsig_1_6z } + { in_data[188:185], celloutsig_1_0z };
  assign celloutsig_1_10z = celloutsig_1_6z[3:0] + in_data[143:140];
  assign celloutsig_0_5z = celloutsig_0_4z[11:9] + celloutsig_0_4z[5:3];
  assign celloutsig_1_13z = { celloutsig_1_10z[2:1], celloutsig_1_2z } + celloutsig_1_1z[3:1];
  assign celloutsig_1_18z = celloutsig_1_8z[7:4] + { in_data[129], celloutsig_1_13z };
  assign celloutsig_0_11z = { celloutsig_0_9z[9:1], celloutsig_0_2z } + { celloutsig_0_0z[11:6], celloutsig_0_5z, celloutsig_0_8z };
  assign celloutsig_0_13z = celloutsig_0_4z[5:3] + { celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_1z };
  assign celloutsig_0_22z = { celloutsig_0_9z, celloutsig_0_20z } + { celloutsig_0_0z[27:19], celloutsig_0_11z };
  assign celloutsig_0_23z = celloutsig_0_11z[8:5] + celloutsig_0_22z[11:8];
  assign celloutsig_0_24z = celloutsig_0_6z[10:6] + { celloutsig_0_11z[6:5], celloutsig_0_13z };
  assign celloutsig_0_32z = { celloutsig_0_12z[5:2], celloutsig_0_15z, celloutsig_0_23z } + { celloutsig_0_13z[1], celloutsig_0_8z, celloutsig_0_28z, celloutsig_0_15z };
  assign celloutsig_1_12z = ! { in_data[121:118], celloutsig_1_9z };
  assign celloutsig_0_7z = ! celloutsig_0_6z[9:1];
  assign celloutsig_0_8z = ! { celloutsig_0_0z[20:13], celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_0_2z = ! in_data[22:19];
  assign celloutsig_0_29z = ! { celloutsig_0_26z[20], celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_0z = in_data[44:11] * in_data[55:22];
  assign celloutsig_0_4z = { in_data[73:63], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z } * celloutsig_0_0z[24:9];
  assign celloutsig_0_9z = { in_data[32:19], celloutsig_0_5z, celloutsig_0_8z } * { celloutsig_0_6z[8:0], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_15z = { celloutsig_0_11z[6:3], celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_2z } * { celloutsig_0_4z[15:2], celloutsig_0_1z };
  assign celloutsig_0_25z = { celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_3z } * { celloutsig_0_0z[11:7], celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_28z = celloutsig_0_26z[10:5] * { in_data[71:67], celloutsig_0_1z };
  assign celloutsig_0_38z = { celloutsig_0_25z[16:0], celloutsig_0_24z, celloutsig_0_8z } ^ { celloutsig_0_32z[13:1], celloutsig_0_11z };
  assign celloutsig_1_1z = celloutsig_1_0z[12:1] ^ celloutsig_1_0z[11:0];
  assign celloutsig_1_6z = in_data[175:169] ^ { celloutsig_1_5z[9:4], celloutsig_1_2z };
  assign celloutsig_0_12z = celloutsig_0_11z[9:4] ^ { in_data[31:27], celloutsig_0_2z };
  assign celloutsig_0_18z = { celloutsig_0_15z[14:9], celloutsig_0_1z, celloutsig_0_8z } ^ celloutsig_0_15z[12:5];
  assign celloutsig_0_26z = { celloutsig_0_25z[16:7], celloutsig_0_15z } ^ in_data[24:0];
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_6z = 12'h000;
    else if (clkin_data[0]) celloutsig_0_6z = { celloutsig_0_0z[2:1], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_3z };
  assign { out_data[131:128], out_data[96], out_data[54:32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_38z, celloutsig_0_39z };
endmodule
