{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1476130603524 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1476130603526 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 10 16:16:43 2016 " "Processing started: Mon Oct 10 16:16:43 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1476130603526 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1476130603526 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off the_project -c the_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off the_project -c the_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1476130603526 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1476130603975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1476130604299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1476130604299 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "testbench3.v(81) " "Verilog HDL warning at testbench3.v(81): extended using \"x\" or \"z\"" {  } { { "testbench3.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/testbench3.v" 81 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1476130604304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench3.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench3.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench3 " "Found entity 1: testbench3" {  } { { "testbench3.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/testbench3.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1476130604305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1476130604305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench2.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench2.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench2 " "Found entity 1: testbench2" {  } { { "testbench2.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/testbench2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1476130604311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1476130604311 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "testbench1.v(39) " "Verilog HDL warning at testbench1.v(39): extended using \"x\" or \"z\"" {  } { { "testbench1.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/testbench1.v" 39 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1476130604316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench1.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench1.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench1.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/testbench1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1476130604317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1476130604317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1476130604322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1476130604322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_reg " "Found entity 1: alu_reg" {  } { { "alu_reg.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/alu_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1476130604328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1476130604328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1476130604334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1476130604334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_reg " "Found entity 1: adder_reg" {  } { { "adder_reg.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/adder_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1476130604340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1476130604340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1476130604347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1476130604347 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(4) " "Verilog HDL Instantiation warning at top.v(4): instance has no name" {  } { { "top.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/top.v" 4 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1476130604348 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1476130604560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_reg adder_reg:comb_3 " "Elaborating entity \"adder_reg\" for hierarchy \"adder_reg:comb_3\"" {  } { { "top.v" "comb_3" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/top.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1476130604577 ""}
{ "Warning" "WSGN_SEARCH_FILE" "regn.v 1 1 " "Using design file regn.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 regn " "Found entity 1: regn" {  } { { "regn.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/regn.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1476130604590 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1476130604590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn adder_reg:comb_3\|regn:input_reg_a " "Elaborating entity \"regn\" for hierarchy \"adder_reg:comb_3\|regn:input_reg_a\"" {  } { { "adder_reg.v" "input_reg_a" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/adder_reg.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1476130604590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder_reg:comb_3\|adder:my_adder " "Elaborating entity \"adder\" for hierarchy \"adder_reg:comb_3\|adder:my_adder\"" {  } { { "adder_reg.v" "my_adder" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/adder_reg.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1476130604594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder adder_reg:comb_3\|adder:my_adder\|full_adder:adder_array\[0\].add " "Elaborating entity \"full_adder\" for hierarchy \"adder_reg:comb_3\|adder:my_adder\|full_adder:adder_array\[0\].add\"" {  } { { "adder.v" "adder_array\[0\].add" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/adder.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1476130604596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn adder_reg:comb_3\|regn:output_reg_cout " "Elaborating entity \"regn\" for hierarchy \"adder_reg:comb_3\|regn:output_reg_cout\"" {  } { { "adder_reg.v" "output_reg_cout" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/adder_reg.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1476130604630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe altsource_probe:input_a " "Elaborating entity \"altsource_probe\" for hierarchy \"altsource_probe:input_a\"" {  } { { "top.v" "input_a" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/top.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1476130604669 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsource_probe:input_a " "Elaborated megafunction instantiation \"altsource_probe:input_a\"" {  } { { "top.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/top.v" 5 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1476130604680 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsource_probe:input_a " "Instantiated megafunction \"altsource_probe:input_a\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 32 " "Parameter \"source_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1476130604680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id a " "Parameter \"instance_id\" = \"a\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1476130604680 ""}  } { { "top.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/top.v" 5 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1476130604680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body altsource_probe:input_a\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"altsource_probe:input_a\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "/usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/altsource_probe.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1476130605119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl altsource_probe:input_a\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"altsource_probe:input_a\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_source_gen:wider_source_inst" { Text "/usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/altsource_probe_body.vhd" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1476130605131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr altsource_probe:input_a\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst " "Elaborating entity \"sld_rom_sr\" for hierarchy \"altsource_probe:input_a\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst\"" {  } { { "altsource_probe_body.vhd" "\\instance_id_gen:rom_info_inst" { Text "/usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/altsource_probe_body.vhd" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1476130605198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe altsource_probe:input_b " "Elaborating entity \"altsource_probe\" for hierarchy \"altsource_probe:input_b\"" {  } { { "top.v" "input_b" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/top.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1476130605212 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsource_probe:input_b " "Elaborated megafunction instantiation \"altsource_probe:input_b\"" {  } { { "top.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/top.v" 6 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1476130605220 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsource_probe:input_b " "Instantiated megafunction \"altsource_probe:input_b\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 32 " "Parameter \"source_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1476130605220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id b " "Parameter \"instance_id\" = \"b\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1476130605220 ""}  } { { "top.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/top.v" 6 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1476130605220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body altsource_probe:input_b\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"altsource_probe:input_b\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "/usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/altsource_probe.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1476130605222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl altsource_probe:input_b\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"altsource_probe:input_b\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_source_gen:wider_source_inst" { Text "/usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/altsource_probe_body.vhd" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1476130605236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe altsource_probe:output_s " "Elaborating entity \"altsource_probe\" for hierarchy \"altsource_probe:output_s\"" {  } { { "top.v" "output_s" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/top.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1476130605265 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsource_probe:output_s " "Elaborated megafunction instantiation \"altsource_probe:output_s\"" {  } { { "top.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/top.v" 7 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1476130605272 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsource_probe:output_s " "Instantiated megafunction \"altsource_probe:output_s\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 32 " "Parameter \"probe_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1476130605272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id s " "Parameter \"instance_id\" = \"s\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1476130605272 ""}  } { { "top.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/top.v" 7 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1476130605272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body altsource_probe:output_s\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"altsource_probe:output_s\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "/usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/altsource_probe.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1476130605274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl altsource_probe:output_s\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"altsource_probe:output_s\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_probe_gen:wider_probe_inst" { Text "/usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/altsource_probe_body.vhd" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1476130605286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe altsource_probe:output_cout " "Elaborating entity \"altsource_probe\" for hierarchy \"altsource_probe:output_cout\"" {  } { { "top.v" "output_cout" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/top.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1476130605312 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsource_probe:output_cout " "Elaborated megafunction instantiation \"altsource_probe:output_cout\"" {  } { { "top.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/top.v" 8 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1476130605319 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsource_probe:output_cout " "Instantiated megafunction \"altsource_probe:output_cout\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 1 " "Parameter \"probe_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1476130605320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id cout " "Parameter \"instance_id\" = \"cout\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1476130605320 ""}  } { { "top.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/top.v" 8 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1476130605320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body altsource_probe:output_cout\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"altsource_probe:output_cout\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "/usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/altsource_probe.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1476130605321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl altsource_probe:output_cout\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\equal_width_gen:equal_width_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"altsource_probe:output_cout\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\equal_width_gen:equal_width_inst\"" {  } { { "altsource_probe_body.vhd" "\\equal_width_gen:equal_width_inst" { Text "/usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/altsource_probe_body.vhd" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1476130605334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c124.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c124.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c124 " "Found entity 1: altsyncram_c124" {  } { { "db/altsyncram_c124.tdf" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/db/altsyncram_c124.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1476130606935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1476130606935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/db/mux_ssc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1476130607304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1476130607304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1476130607435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1476130607435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ii " "Found entity 1: cntr_1ii" {  } { { "db/cntr_1ii.tdf" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/db/cntr_1ii.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1476130607617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1476130607617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/db/cmpr_tgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1476130607694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1476130607694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/db/cntr_i6j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1476130607777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1476130607777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/db/cntr_egi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1476130607914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1476130607914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/db/cmpr_qgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1476130607978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1476130607978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1476130608064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1476130608064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1476130608135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1476130608135 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1 1476130608255 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_SEVERAL" "3 " "3 design partitions require synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_ADDED_CHILD" "Top " "Partition \"Top\" requires synthesis because it contains new sub-partitions" {  } {  } 0 12220 "Partition \"%1!s!\" requires synthesis because it contains new sub-partitions" 0 0 "" 0 -1 1476130608508 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_MISSING_NETLIST" "sld_hub:auto_hub " "Partition \"sld_hub:auto_hub\" requires synthesis because the project database does not contain a post-synthesis netlist for this partition" {  } {  } 0 12213 "Partition \"%1!s!\" requires synthesis because the project database does not contain a post-synthesis netlist for this partition" 0 0 "" 0 -1 1476130608508 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_MISSING_NETLIST" "sld_signaltap:auto_signaltap_0 " "Partition \"sld_signaltap:auto_signaltap_0\" requires synthesis because the project database does not contain a post-synthesis netlist for this partition" {  } {  } 0 12213 "Partition \"%1!s!\" requires synthesis because the project database does not contain a post-synthesis netlist for this partition" 0 0 "" 0 -1 1476130608508 ""}  } {  } 0 12206 "%1!d! design partitions require synthesis" 0 0 "" 0 -1 1476130608508 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ZERO" "" "No design partitions will skip synthesis in the current incremental compilation" {  } {  } 0 12209 "No design partitions will skip synthesis in the current incremental compilation" 0 0 "" 0 -1 1476130608508 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1476130608970 ""}
{ "Info" "IQSYN_PARALLEL_SYNTHESIS" "8 3 " "Using 8 processors to synthesize 3 partitions in parallel" {  } {  } 0 281037 "Using %1!d! processors to synthesize %2!d! partitions in parallel" 0 0 "" 0 -1 1476130609049 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0 1476130610373 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0 1476130610373 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 10 16:16:50 2016 " "Processing started: Mon Oct 10 16:16:50 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0 1476130610373 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0 1476130610373 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=0 --partition=Top the_project -c the_project " "Command: quartus_map --parallel=1 --helper=0 --partition=Top the_project -c the_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0 1476130610373 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "" 0 0 1476130611335 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 0 1476130611677 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "511 " "Implemented 511 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "68 " "Implemented 68 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 0 1476130611982 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 0 1476130611982 ""} { "Info" "ICUT_CUT_TM_LCELLS" "420 " "Implemented 420 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 0 1476130611982 ""} { "Info" "ICUT_CUT_TM_BLACKBOX" "1 " "Implemented 1 partitions" {  } {  } 0 21071 "Implemented %1!d! partitions" 0 0 "" 0 0 1476130611982 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0 1476130611982 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "345 " "Peak virtual memory: 345 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0 1476130612045 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 10 16:16:52 2016 " "Processing ended: Mon Oct 10 16:16:52 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0 1476130612045 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0 1476130612045 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0 1476130612045 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0 1476130612045 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 1 1476130610373 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 1 1476130610373 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 10 16:16:50 2016 " "Processing started: Mon Oct 10 16:16:50 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 1 1476130610373 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 1 1476130610373 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=1 --partition=sld_signaltap:auto_signaltap_0 the_project -c the_project " "Command: quartus_map --parallel=1 --helper=1 --partition=sld_signaltap:auto_signaltap_0 the_project -c the_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 1 1476130610373 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "sld_signaltap:auto_signaltap_0 " "Starting Logic Optimization and Technology Mapping for Partition sld_signaltap:auto_signaltap_0" {  } {  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "" 0 1 1476130611844 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "/usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 1 1476130611918 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 1 1476130611919 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 1 1476130612416 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2619 " "Implemented 2619 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "303 " "Implemented 303 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 1 1476130613530 ""} { "Info" "ICUT_CUT_TM_OPINS" "256 " "Implemented 256 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 1 1476130613530 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1937 " "Implemented 1937 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 1 1476130613530 ""} { "Info" "ICUT_CUT_TM_RAMS" "123 " "Implemented 123 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 1 1476130613530 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 1 1476130613530 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "352 " "Peak virtual memory: 352 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 1 1476130613673 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 10 16:16:53 2016 " "Processing ended: Mon Oct 10 16:16:53 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 1 1476130613673 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 1 1476130613673 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 1 1476130613673 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 1 1476130613673 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 2 1476130610373 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 2 1476130610373 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 10 16:16:50 2016 " "Processing started: Mon Oct 10 16:16:50 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 2 1476130610373 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 2 1476130610373 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=2 --partition=sld_hub:auto_hub the_project -c the_project " "Command: quartus_map --parallel=1 --helper=2 --partition=sld_hub:auto_hub the_project -c the_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 2 1476130610373 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "sld_hub:auto_hub " "Starting Logic Optimization and Technology Mapping for Partition sld_hub:auto_hub" {  } {  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "" 0 2 1476130611205 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_hub.vhd" "" { Text "/usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 2 1476130611225 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 2 1476130611225 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 2 1476130611478 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "376 " "Implemented 376 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "58 " "Implemented 58 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 2 1476130611770 ""} { "Info" "ICUT_CUT_TM_OPINS" "72 " "Implemented 72 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 2 1476130611770 ""} { "Info" "ICUT_CUT_TM_LCELLS" "246 " "Implemented 246 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 2 1476130611770 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 2 1476130611770 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "345 " "Peak virtual memory: 345 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 2 1476130611833 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 10 16:16:51 2016 " "Processing ended: Mon Oct 10 16:16:51 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 2 1476130611833 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 2 1476130611833 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 2 1476130611833 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 2 1476130611833 ""}
{ "Info" "IQSYN_PARALLEL_SYNTHESIS_SUCCESS" "" "Finished parallel synthesis of all partitions" {  } {  } 0 281038 "Finished parallel synthesis of all partitions" 0 0 "" 0 -1 1476130614234 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/acct/sagerje/Downloads/master/611work/quartus_work/the_project.map.smsg " "Generated suppressed messages file /acct/sagerje/Downloads/master/611work/quartus_work/the_project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1476130614372 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "450 " "Peak virtual memory: 450 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1476130614697 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 10 16:16:54 2016 " "Processing ended: Mon Oct 10 16:16:54 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1476130614697 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1476130614697 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1476130614697 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1476130614697 ""}
