# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-MMD --build -cc -O3 --x-assign fast --x-initial fast --noassert --top-module top /home/craics/ysyx-workbench/prestudy/labs-ysyx/lab5ram/vsrc/regfile.v /home/craics/ysyx-workbench/prestudy/labs-ysyx/lab5ram/vsrc/top.v /home/craics/ysyx-workbench/prestudy/labs-ysyx/lab5ram/vsrc/bcd7seg.v /home/craics/ysyx-workbench/prestudy/labs-ysyx/lab5ram/csrc/main.cpp /home/craics/ysyx-workbench/prestudy/labs-ysyx/lab5ram/build/auto_bind.cpp /home/craics/ysyx-workbench/nvboard/build/nvboard.a -CFLAGS -MMD -CFLAGS -O3 -CFLAGS -I/usr/include/SDL2 -CFLAGS -D_REENTRANT -CFLAGS -I/home/craics/ysyx-workbench/nvboard/usr/include -CFLAGS -DTOP_NAME=_Vtop_ -LDFLAGS -lSDL2 -LDFLAGS -lSDL2_image -LDFLAGS -lSDL2_ttf --Mdir ./build/obj_dir --exe -o /home/craics/ysyx-workbench/prestudy/labs-ysyx/lab5ram/build/top"
T      3098    72211  1754290024   432231324  1754290024   432231324 "./build/obj_dir/Vtop.cpp"
T      2777    72210  1754290024   432231324  1754290024   432231324 "./build/obj_dir/Vtop.h"
T      2505    72219  1754290024   432231324  1754290024   432231324 "./build/obj_dir/Vtop.mk"
T       306    72209  1754290024   432231324  1754290024   432231324 "./build/obj_dir/Vtop__ConstPool_0.cpp"
T       738    72207  1754290024   432231324  1754290024   432231324 "./build/obj_dir/Vtop__Syms.cpp"
T       921    72208  1754290024   432231324  1754290024   432231324 "./build/obj_dir/Vtop__Syms.h"
T      1179    72212  1754290024   432231324  1754290024   432231324 "./build/obj_dir/Vtop___024root.h"
T      1553    72216  1754290024   432231324  1754290024   432231324 "./build/obj_dir/Vtop___024root__DepSet_h84412442__0.cpp"
T       833    72214  1754290024   432231324  1754290024   432231324 "./build/obj_dir/Vtop___024root__DepSet_h84412442__0__Slow.cpp"
T      7594    72217  1754290024   432231324  1754290024   432231324 "./build/obj_dir/Vtop___024root__DepSet_heccd7ead__0.cpp"
T      6609    72215  1754290024   432231324  1754290024   432231324 "./build/obj_dir/Vtop___024root__DepSet_heccd7ead__0__Slow.cpp"
T       614    72213  1754290024   432231324  1754290024   432231324 "./build/obj_dir/Vtop___024root__Slow.cpp"
T       860    72220  1754290024   432231324  1754290024   432231324 "./build/obj_dir/Vtop__ver.d"
T         0        0  1754290024   432231324  1754290024   432231324 "./build/obj_dir/Vtop__verFiles.dat"
T      1642    72218  1754290024   432231324  1754290024   432231324 "./build/obj_dir/Vtop_classes.mk"
S       680    72194  1754288131   763720428  1754287489   330818360 "/home/craics/ysyx-workbench/prestudy/labs-ysyx/lab5ram/vsrc/bcd7seg.v"
S       492    71954  1754289995   909963188  1754289995   909963188 "/home/craics/ysyx-workbench/prestudy/labs-ysyx/lab5ram/vsrc/regfile.v"
S       620    72198  1754288131   763720428  1754287526   650042549 "/home/craics/ysyx-workbench/prestudy/labs-ysyx/lab5ram/vsrc/top.v"
S  20938328    79058  1745896707   477974460  1745896707   477974460 "/usr/local/bin/verilator_bin"
S      3275    79136  1745896707   807974467  1745896707   807974467 "/usr/local/share/verilator/include/verilated_std.sv"
