{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1491579102226 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1491579102227 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 07 11:31:42 2017 " "Processing started: Fri Apr 07 11:31:42 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1491579102227 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1491579102227 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off computer -c computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off computer -c computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1491579102227 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1491579102460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32.v 1 1 " "Found 1 design units, including 1 entities, in source file reg32.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "reg32.v" "" { Text "C:/altera/13.0sp1/elec374/project/reg32.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491579102504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491579102504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer.v 1 1 " "Found 1 design units, including 1 entities, in source file computer.v" { { "Info" "ISGN_ENTITY_NAME" "1 computer " "Found entity 1: computer" {  } { { "computer.v" "" { Text "C:/altera/13.0sp1/elec374/project/computer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491579102507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491579102507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg64.v 1 1 " "Found 1 design units, including 1 entities, in source file reg64.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg64 " "Found entity 1: reg64" {  } { { "reg64.v" "" { Text "C:/altera/13.0sp1/elec374/project/reg64.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491579102510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491579102510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus32.v 1 1 " "Found 1 design units, including 1 entities, in source file bus32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus32 " "Found entity 1: Bus32" {  } { { "Bus32.v" "" { Text "C:/altera/13.0sp1/elec374/project/Bus32.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491579102513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491579102513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Found entity 1: encoder" {  } { { "encoder.v" "" { Text "C:/altera/13.0sp1/elec374/project/encoder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491579102516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491579102516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.v 1 1 " "Found 1 design units, including 1 entities, in source file mdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 mdr " "Found entity 1: mdr" {  } { { "mdr.v" "" { Text "C:/altera/13.0sp1/elec374/project/mdr.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491579102518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491579102518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/altera/13.0sp1/elec374/project/alu.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491579102521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491579102521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add32.v 1 1 " "Found 1 design units, including 1 entities, in source file add32.v" { { "Info" "ISGN_ENTITY_NAME" "1 add32 " "Found entity 1: add32" {  } { { "add32.v" "" { Text "C:/altera/13.0sp1/elec374/project/add32.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491579102523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491579102523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub32.v 1 1 " "Found 1 design units, including 1 entities, in source file sub32.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub32 " "Found entity 1: sub32" {  } { { "sub32.v" "" { Text "C:/altera/13.0sp1/elec374/project/sub32.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491579102524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491579102524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div32.v 1 1 " "Found 1 design units, including 1 entities, in source file div32.v" { { "Info" "ISGN_ENTITY_NAME" "1 div32 " "Found entity 1: div32" {  } { { "div32.v" "" { Text "C:/altera/13.0sp1/elec374/project/div32.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491579102528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491579102528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul32.v 1 1 " "Found 1 design units, including 1 entities, in source file mul32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul32 " "Found entity 1: mul32" {  } { { "mul32.v" "" { Text "C:/altera/13.0sp1/elec374/project/mul32.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491579102530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491579102530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or32.v 1 1 " "Found 1 design units, including 1 entities, in source file or32.v" { { "Info" "ISGN_ENTITY_NAME" "1 or32 " "Found entity 1: or32" {  } { { "or32.v" "" { Text "C:/altera/13.0sp1/elec374/project/or32.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491579102532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491579102532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and32.v 1 1 " "Found 1 design units, including 1 entities, in source file and32.v" { { "Info" "ISGN_ENTITY_NAME" "1 and32 " "Found entity 1: and32" {  } { { "and32.v" "" { Text "C:/altera/13.0sp1/elec374/project/and32.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491579102534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491579102534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not32.v 1 1 " "Found 1 design units, including 1 entities, in source file not32.v" { { "Info" "ISGN_ENTITY_NAME" "1 not32 " "Found entity 1: not32" {  } { { "not32.v" "" { Text "C:/altera/13.0sp1/elec374/project/not32.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491579102535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491579102535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addone.v 1 1 " "Found 1 design units, including 1 entities, in source file addone.v" { { "Info" "ISGN_ENTITY_NAME" "1 addOne " "Found entity 1: addOne" {  } { { "addOne.v" "" { Text "C:/altera/13.0sp1/elec374/project/addOne.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491579102538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491579102538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neg32.v 1 1 " "Found 1 design units, including 1 entities, in source file neg32.v" { { "Info" "ISGN_ENTITY_NAME" "1 neg32 " "Found entity 1: neg32" {  } { { "neg32.v" "" { Text "C:/altera/13.0sp1/elec374/project/neg32.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491579102540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491579102540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shl32.v 1 1 " "Found 1 design units, including 1 entities, in source file shl32.v" { { "Info" "ISGN_ENTITY_NAME" "1 shl32 " "Found entity 1: shl32" {  } { { "shl32.v" "" { Text "C:/altera/13.0sp1/elec374/project/shl32.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491579102541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491579102541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shr32.v 1 1 " "Found 1 design units, including 1 entities, in source file shr32.v" { { "Info" "ISGN_ENTITY_NAME" "1 shr32 " "Found entity 1: shr32" {  } { { "shr32.v" "" { Text "C:/altera/13.0sp1/elec374/project/shr32.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491579102544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491579102544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rol32.v 1 1 " "Found 1 design units, including 1 entities, in source file rol32.v" { { "Info" "ISGN_ENTITY_NAME" "1 rol32 " "Found entity 1: rol32" {  } { { "rol32.v" "" { Text "C:/altera/13.0sp1/elec374/project/rol32.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491579102547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491579102547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ror32.v 1 1 " "Found 1 design units, including 1 entities, in source file ror32.v" { { "Info" "ISGN_ENTITY_NAME" "1 ror32 " "Found entity 1: ror32" {  } { { "ror32.v" "" { Text "C:/altera/13.0sp1/elec374/project/ror32.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491579102549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491579102549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 computer_tb " "Found entity 1: computer_tb" {  } { { "computer_tb.v" "" { Text "C:/altera/13.0sp1/elec374/project/computer_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491579102551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491579102551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.v 1 1 " "Found 1 design units, including 1 entities, in source file clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock " "Found entity 1: Clock" {  } { { "Clock.v" "" { Text "C:/altera/13.0sp1/elec374/project/Clock.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491579102553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491579102553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "booth32.v 1 1 " "Found 1 design units, including 1 entities, in source file booth32.v" { { "Info" "ISGN_ENTITY_NAME" "1 booth32 " "Found entity 1: booth32" {  } { { "booth32.v" "" { Text "C:/altera/13.0sp1/elec374/project/booth32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491579102555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491579102555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "booth32_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file booth32_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 booth32_tb " "Found entity 1: booth32_tb" {  } { { "booth32_tb.v" "" { Text "C:/altera/13.0sp1/elec374/project/booth32_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491579102558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491579102558 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a cla16.v(28) " "Verilog HDL Declaration information at cla16.v(28): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "cla16.v" "" { Text "C:/altera/13.0sp1/elec374/project/cla16.v" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1491579102560 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b cla16.v(28) " "Verilog HDL Declaration information at cla16.v(28): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "cla16.v" "" { Text "C:/altera/13.0sp1/elec374/project/cla16.v" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1491579102560 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c cla16.v(33) " "Verilog HDL Declaration information at cla16.v(33): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "cla16.v" "" { Text "C:/altera/13.0sp1/elec374/project/cla16.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1491579102560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla16.v 2 2 " "Found 2 design units, including 2 entities, in source file cla16.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla4 " "Found entity 1: cla4" {  } { { "cla16.v" "" { Text "C:/altera/13.0sp1/elec374/project/cla16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491579102561 ""} { "Info" "ISGN_ENTITY_NAME" "2 cla16 " "Found entity 2: cla16" {  } { { "cla16.v" "" { Text "C:/altera/13.0sp1/elec374/project/cla16.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491579102561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491579102561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla16_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file cla16_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla16_tb " "Found entity 1: cla16_tb" {  } { { "cla16_tb.v" "" { Text "C:/altera/13.0sp1/elec374/project/cla16_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491579102563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491579102563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selectandencode.v 1 1 " "Found 1 design units, including 1 entities, in source file selectandencode.v" { { "Info" "ISGN_ENTITY_NAME" "1 selectAndEncode " "Found entity 1: selectAndEncode" {  } { { "selectAndEncode.v" "" { Text "C:/altera/13.0sp1/elec374/project/selectAndEncode.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491579102565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491579102565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode4to16.v 1 1 " "Found 1 design units, including 1 entities, in source file decode4to16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decode4to16 " "Found entity 1: Decode4to16" {  } { { "Decode4to16.v" "" { Text "C:/altera/13.0sp1/elec374/project/Decode4to16.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491579102567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491579102567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regr0.v 1 1 " "Found 1 design units, including 1 entities, in source file regr0.v" { { "Info" "ISGN_ENTITY_NAME" "1 regR0 " "Found entity 1: regR0" {  } { { "regR0.v" "" { Text "C:/altera/13.0sp1/elec374/project/regR0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491579102569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491579102569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conff.v 1 1 " "Found 1 design units, including 1 entities, in source file conff.v" { { "Info" "ISGN_ENTITY_NAME" "1 conFF " "Found entity 1: conFF" {  } { { "conFF.v" "" { Text "C:/altera/13.0sp1/elec374/project/conFF.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491579102571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491579102571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conffcompare.v 1 1 " "Found 1 design units, including 1 entities, in source file conffcompare.v" { { "Info" "ISGN_ENTITY_NAME" "1 conFFCompare " "Found entity 1: conFFCompare" {  } { { "conFFCompare.v" "" { Text "C:/altera/13.0sp1/elec374/project/conFFCompare.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491579102574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491579102574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outport.v 1 1 " "Found 1 design units, including 1 entities, in source file outport.v" { { "Info" "ISGN_ENTITY_NAME" "1 outPort " "Found entity 1: outPort" {  } { { "outPort.v" "" { Text "C:/altera/13.0sp1/elec374/project/outPort.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491579102576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491579102576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inport.v 1 1 " "Found 1 design units, including 1 entities, in source file inport.v" { { "Info" "ISGN_ENTITY_NAME" "1 inPort " "Found entity 1: inPort" {  } { { "inPort.v" "" { Text "C:/altera/13.0sp1/elec374/project/inPort.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491579102578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491579102578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computerp2_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file computerp2_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 computerP2_tb " "Found entity 1: computerP2_tb" {  } { { "computerP2_tb.v" "" { Text "C:/altera/13.0sp1/elec374/project/computerP2_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491579102581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491579102581 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_file ram512.v(13) " "Unrecognized synthesis attribute \"ram_file\" at ram512.v(13)" {  } { { "ram512.v" "" { Text "C:/altera/13.0sp1/elec374/project/ram512.v" 13 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram512.v 1 1 " "Found 1 design units, including 1 entities, in source file ram512.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram512 " "Found entity 1: ram512" {  } { { "ram512.v" "" { Text "C:/altera/13.0sp1/elec374/project/ram512.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491579102584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491579102584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "C:/altera/13.0sp1/elec374/project/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491579102587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491579102587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computerp3_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file computerp3_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 computerP3_tb " "Found entity 1: computerP3_tb" {  } { { "computerP3_tb.v" "" { Text "C:/altera/13.0sp1/elec374/project/computerP3_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491579102589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491579102589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stack32.v 1 1 " "Found 1 design units, including 1 entities, in source file stack32.v" { { "Info" "ISGN_ENTITY_NAME" "1 stack32 " "Found entity 1: stack32" {  } { { "stack32.v" "" { Text "C:/altera/13.0sp1/elec374/project/stack32.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491579102590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491579102590 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clkOut computer.v(26) " "Verilog HDL Implicit Net warning at computer.v(26): created implicit net for \"clkOut\"" {  } { { "computer.v" "" { Text "C:/altera/13.0sp1/elec374/project/computer.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491579102591 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "conFF_Out computer.v(113) " "Verilog HDL Implicit Net warning at computer.v(113): created implicit net for \"conFF_Out\"" {  } { { "computer.v" "" { Text "C:/altera/13.0sp1/elec374/project/computer.v" 113 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491579102591 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "stateOut computer.v(128) " "Verilog HDL Implicit Net warning at computer.v(128): created implicit net for \"stateOut\"" {  } { { "computer.v" "" { Text "C:/altera/13.0sp1/elec374/project/computer.v" 128 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491579102591 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "computer " "Elaborating entity \"computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1491579102656 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clkOut computer.v(26) " "Verilog HDL or VHDL warning at computer.v(26): object \"clkOut\" assigned a value but never read" {  } { { "computer.v" "" { Text "C:/altera/13.0sp1/elec374/project/computer.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1491579102660 "|computer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock Clock:clkInstance " "Elaborating entity \"Clock\" for hierarchy \"Clock:clkInstance\"" {  } { { "computer.v" "clkInstance" { Text "C:/altera/13.0sp1/elec374/project/computer.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579102663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regR0 regR0:R0 " "Elaborating entity \"regR0\" for hierarchy \"regR0:R0\"" {  } { { "computer.v" "R0" { Text "C:/altera/13.0sp1/elec374/project/computer.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579102665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32 reg32:R1 " "Elaborating entity \"reg32\" for hierarchy \"reg32:R1\"" {  } { { "computer.v" "R1" { Text "C:/altera/13.0sp1/elec374/project/computer.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579102667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg64 reg64:Z " "Elaborating entity \"reg64\" for hierarchy \"reg64:Z\"" {  } { { "computer.v" "Z" { Text "C:/altera/13.0sp1/elec374/project/computer.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579102695 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LO reg64.v(20) " "Verilog HDL Always Construct warning at reg64.v(20): inferring latch(es) for variable \"LO\", which holds its previous value in one or more paths through the always construct" {  } { { "reg64.v" "" { Text "C:/altera/13.0sp1/elec374/project/reg64.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1491579102696 "|computer|reg64:Z"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HI reg64.v(20) " "Verilog HDL Always Construct warning at reg64.v(20): inferring latch(es) for variable \"HI\", which holds its previous value in one or more paths through the always construct" {  } { { "reg64.v" "" { Text "C:/altera/13.0sp1/elec374/project/reg64.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1491579102696 "|computer|reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[0\] reg64.v(22) " "Inferred latch for \"HI\[0\]\" at reg64.v(22)" {  } { { "reg64.v" "" { Text "C:/altera/13.0sp1/elec374/project/reg64.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102696 "|computer|reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[1\] reg64.v(22) " "Inferred latch for \"HI\[1\]\" at reg64.v(22)" {  } { { "reg64.v" "" { Text "C:/altera/13.0sp1/elec374/project/reg64.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102696 "|computer|reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[2\] reg64.v(22) " "Inferred latch for \"HI\[2\]\" at reg64.v(22)" {  } { { "reg64.v" "" { Text "C:/altera/13.0sp1/elec374/project/reg64.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102696 "|computer|reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[3\] reg64.v(22) " "Inferred latch for \"HI\[3\]\" at reg64.v(22)" {  } { { "reg64.v" "" { Text "C:/altera/13.0sp1/elec374/project/reg64.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102696 "|computer|reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[4\] reg64.v(22) " "Inferred latch for \"HI\[4\]\" at reg64.v(22)" {  } { { "reg64.v" "" { Text "C:/altera/13.0sp1/elec374/project/reg64.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102696 "|computer|reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[5\] reg64.v(22) " "Inferred latch for \"HI\[5\]\" at reg64.v(22)" {  } { { "reg64.v" "" { Text "C:/altera/13.0sp1/elec374/project/reg64.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102696 "|computer|reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[6\] reg64.v(22) " "Inferred latch for \"HI\[6\]\" at reg64.v(22)" {  } { { "reg64.v" "" { Text "C:/altera/13.0sp1/elec374/project/reg64.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102696 "|computer|reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[7\] reg64.v(22) " "Inferred latch for \"HI\[7\]\" at reg64.v(22)" {  } { { "reg64.v" "" { Text "C:/altera/13.0sp1/elec374/project/reg64.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102696 "|computer|reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[8\] reg64.v(22) " "Inferred latch for \"HI\[8\]\" at reg64.v(22)" {  } { { "reg64.v" "" { Text "C:/altera/13.0sp1/elec374/project/reg64.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102696 "|computer|reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[9\] reg64.v(22) " "Inferred latch for \"HI\[9\]\" at reg64.v(22)" {  } { { "reg64.v" "" { Text "C:/altera/13.0sp1/elec374/project/reg64.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102696 "|computer|reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[10\] reg64.v(22) " "Inferred latch for \"HI\[10\]\" at reg64.v(22)" {  } { { "reg64.v" "" { Text "C:/altera/13.0sp1/elec374/project/reg64.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102696 "|computer|reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[11\] reg64.v(22) " "Inferred latch for \"HI\[11\]\" at reg64.v(22)" {  } { { "reg64.v" "" { Text "C:/altera/13.0sp1/elec374/project/reg64.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102696 "|computer|reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[12\] reg64.v(22) " "Inferred latch for \"HI\[12\]\" at reg64.v(22)" {  } { { "reg64.v" "" { Text "C:/altera/13.0sp1/elec374/project/reg64.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102697 "|computer|reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[13\] reg64.v(22) " "Inferred latch for \"HI\[13\]\" at reg64.v(22)" {  } { { "reg64.v" "" { Text "C:/altera/13.0sp1/elec374/project/reg64.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102697 "|computer|reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[14\] reg64.v(22) " "Inferred latch for \"HI\[14\]\" at reg64.v(22)" {  } { { "reg64.v" "" { Text "C:/altera/13.0sp1/elec374/project/reg64.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102697 "|computer|reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[15\] reg64.v(22) " "Inferred latch for \"HI\[15\]\" at reg64.v(22)" {  } { { "reg64.v" "" { Text "C:/altera/13.0sp1/elec374/project/reg64.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102697 "|computer|reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[16\] reg64.v(22) " "Inferred latch for \"HI\[16\]\" at reg64.v(22)" {  } { { "reg64.v" "" { Text "C:/altera/13.0sp1/elec374/project/reg64.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102697 "|computer|reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[17\] reg64.v(22) " "Inferred latch for \"HI\[17\]\" at reg64.v(22)" {  } { { "reg64.v" "" { Text "C:/altera/13.0sp1/elec374/project/reg64.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102697 "|computer|reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[18\] reg64.v(22) " "Inferred latch for \"HI\[18\]\" at reg64.v(22)" {  } { { "reg64.v" "" { Text "C:/altera/13.0sp1/elec374/project/reg64.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102697 "|computer|reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[19\] reg64.v(22) " "Inferred latch for \"HI\[19\]\" at reg64.v(22)" {  } { { "reg64.v" "" { Text "C:/altera/13.0sp1/elec374/project/reg64.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102697 "|computer|reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[20\] reg64.v(22) " "Inferred latch for \"HI\[20\]\" at reg64.v(22)" {  } { { "reg64.v" "" { Text "C:/altera/13.0sp1/elec374/project/reg64.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102697 "|computer|reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[21\] reg64.v(22) " "Inferred latch for \"HI\[21\]\" at reg64.v(22)" {  } { { "reg64.v" "" { Text "C:/altera/13.0sp1/elec374/project/reg64.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102697 "|computer|reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[22\] reg64.v(22) " "Inferred latch for \"HI\[22\]\" at reg64.v(22)" {  } { { "reg64.v" "" { Text "C:/altera/13.0sp1/elec374/project/reg64.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102697 "|computer|reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[23\] reg64.v(22) " "Inferred latch for \"HI\[23\]\" at reg64.v(22)" {  } { { "reg64.v" "" { Text "C:/altera/13.0sp1/elec374/project/reg64.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102697 "|computer|reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[24\] reg64.v(22) " "Inferred latch for \"HI\[24\]\" at reg64.v(22)" {  } { { "reg64.v" "" { Text "C:/altera/13.0sp1/elec374/project/reg64.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102697 "|computer|reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[25\] reg64.v(22) " "Inferred latch for \"HI\[25\]\" at reg64.v(22)" {  } { { "reg64.v" "" { Text "C:/altera/13.0sp1/elec374/project/reg64.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102697 "|computer|reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[26\] reg64.v(22) " "Inferred latch for \"HI\[26\]\" at reg64.v(22)" {  } { { "reg64.v" "" { Text "C:/altera/13.0sp1/elec374/project/reg64.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102697 "|computer|reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[27\] reg64.v(22) " "Inferred latch for \"HI\[27\]\" at reg64.v(22)" {  } { { "reg64.v" "" { Text "C:/altera/13.0sp1/elec374/project/reg64.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102697 "|computer|reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[28\] reg64.v(22) " "Inferred latch for \"HI\[28\]\" at reg64.v(22)" {  } { { "reg64.v" "" { Text "C:/altera/13.0sp1/elec374/project/reg64.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102697 "|computer|reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[29\] reg64.v(22) " "Inferred latch for \"HI\[29\]\" at reg64.v(22)" {  } { { "reg64.v" "" { Text "C:/altera/13.0sp1/elec374/project/reg64.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102697 "|computer|reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[30\] reg64.v(22) " "Inferred latch for \"HI\[30\]\" at reg64.v(22)" {  } { { "reg64.v" "" { Text "C:/altera/13.0sp1/elec374/project/reg64.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102697 "|computer|reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[31\] reg64.v(22) " "Inferred latch for \"HI\[31\]\" at reg64.v(22)" {  } { { "reg64.v" "" { Text "C:/altera/13.0sp1/elec374/project/reg64.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102697 "|computer|reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[0\] reg64.v(20) " "Inferred latch for \"LO\[0\]\" at reg64.v(20)" {  } { { "reg64.v" "" { Text "C:/altera/13.0sp1/elec374/project/reg64.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102697 "|computer|reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[1\] reg64.v(20) " "Inferred latch for \"LO\[1\]\" at reg64.v(20)" {  } { { "reg64.v" "" { Text "C:/altera/13.0sp1/elec374/project/reg64.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102697 "|computer|reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[2\] reg64.v(20) " "Inferred latch for \"LO\[2\]\" at reg64.v(20)" {  } { { "reg64.v" "" { Text "C:/altera/13.0sp1/elec374/project/reg64.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102697 "|computer|reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[3\] reg64.v(20) " "Inferred latch for \"LO\[3\]\" at reg64.v(20)" {  } { { "reg64.v" "" { Text "C:/altera/13.0sp1/elec374/project/reg64.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102697 "|computer|reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[4\] reg64.v(20) " "Inferred latch for \"LO\[4\]\" at reg64.v(20)" {  } { { "reg64.v" "" { Text "C:/altera/13.0sp1/elec374/project/reg64.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102698 "|computer|reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[5\] reg64.v(20) " "Inferred latch for \"LO\[5\]\" at reg64.v(20)" {  } { { "reg64.v" "" { Text "C:/altera/13.0sp1/elec374/project/reg64.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102698 "|computer|reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[6\] reg64.v(20) " "Inferred latch for \"LO\[6\]\" at reg64.v(20)" {  } { { "reg64.v" "" { Text "C:/altera/13.0sp1/elec374/project/reg64.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102698 "|computer|reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[7\] reg64.v(20) " "Inferred latch for \"LO\[7\]\" at reg64.v(20)" {  } { { "reg64.v" "" { Text "C:/altera/13.0sp1/elec374/project/reg64.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102698 "|computer|reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[8\] reg64.v(20) " "Inferred latch for \"LO\[8\]\" at reg64.v(20)" {  } { { "reg64.v" "" { Text "C:/altera/13.0sp1/elec374/project/reg64.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102698 "|computer|reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[9\] reg64.v(20) " "Inferred latch for \"LO\[9\]\" at reg64.v(20)" {  } { { "reg64.v" "" { Text "C:/altera/13.0sp1/elec374/project/reg64.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102698 "|computer|reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[10\] reg64.v(20) " "Inferred latch for \"LO\[10\]\" at reg64.v(20)" {  } { { "reg64.v" "" { Text "C:/altera/13.0sp1/elec374/project/reg64.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102698 "|computer|reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[11\] reg64.v(20) " "Inferred latch for \"LO\[11\]\" at reg64.v(20)" {  } { { "reg64.v" "" { Text "C:/altera/13.0sp1/elec374/project/reg64.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102698 "|computer|reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[12\] reg64.v(20) " "Inferred latch for \"LO\[12\]\" at reg64.v(20)" {  } { { "reg64.v" "" { Text "C:/altera/13.0sp1/elec374/project/reg64.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102698 "|computer|reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[13\] reg64.v(20) " "Inferred latch for \"LO\[13\]\" at reg64.v(20)" {  } { { "reg64.v" "" { Text "C:/altera/13.0sp1/elec374/project/reg64.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102698 "|computer|reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[14\] reg64.v(20) " "Inferred latch for \"LO\[14\]\" at reg64.v(20)" {  } { { "reg64.v" "" { Text "C:/altera/13.0sp1/elec374/project/reg64.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102698 "|computer|reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[15\] reg64.v(20) " "Inferred latch for \"LO\[15\]\" at reg64.v(20)" {  } { { "reg64.v" "" { Text "C:/altera/13.0sp1/elec374/project/reg64.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102698 "|computer|reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[16\] reg64.v(20) " "Inferred latch for \"LO\[16\]\" at reg64.v(20)" {  } { { "reg64.v" "" { Text "C:/altera/13.0sp1/elec374/project/reg64.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102698 "|computer|reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[17\] reg64.v(20) " "Inferred latch for \"LO\[17\]\" at reg64.v(20)" {  } { { "reg64.v" "" { Text "C:/altera/13.0sp1/elec374/project/reg64.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102698 "|computer|reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[18\] reg64.v(20) " "Inferred latch for \"LO\[18\]\" at reg64.v(20)" {  } { { "reg64.v" "" { Text "C:/altera/13.0sp1/elec374/project/reg64.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102698 "|computer|reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[19\] reg64.v(20) " "Inferred latch for \"LO\[19\]\" at reg64.v(20)" {  } { { "reg64.v" "" { Text "C:/altera/13.0sp1/elec374/project/reg64.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102698 "|computer|reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[20\] reg64.v(20) " "Inferred latch for \"LO\[20\]\" at reg64.v(20)" {  } { { "reg64.v" "" { Text "C:/altera/13.0sp1/elec374/project/reg64.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102698 "|computer|reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[21\] reg64.v(20) " "Inferred latch for \"LO\[21\]\" at reg64.v(20)" {  } { { "reg64.v" "" { Text "C:/altera/13.0sp1/elec374/project/reg64.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102698 "|computer|reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[22\] reg64.v(20) " "Inferred latch for \"LO\[22\]\" at reg64.v(20)" {  } { { "reg64.v" "" { Text "C:/altera/13.0sp1/elec374/project/reg64.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102698 "|computer|reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[23\] reg64.v(20) " "Inferred latch for \"LO\[23\]\" at reg64.v(20)" {  } { { "reg64.v" "" { Text "C:/altera/13.0sp1/elec374/project/reg64.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102698 "|computer|reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[24\] reg64.v(20) " "Inferred latch for \"LO\[24\]\" at reg64.v(20)" {  } { { "reg64.v" "" { Text "C:/altera/13.0sp1/elec374/project/reg64.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102698 "|computer|reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[25\] reg64.v(20) " "Inferred latch for \"LO\[25\]\" at reg64.v(20)" {  } { { "reg64.v" "" { Text "C:/altera/13.0sp1/elec374/project/reg64.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102698 "|computer|reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[26\] reg64.v(20) " "Inferred latch for \"LO\[26\]\" at reg64.v(20)" {  } { { "reg64.v" "" { Text "C:/altera/13.0sp1/elec374/project/reg64.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102698 "|computer|reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[27\] reg64.v(20) " "Inferred latch for \"LO\[27\]\" at reg64.v(20)" {  } { { "reg64.v" "" { Text "C:/altera/13.0sp1/elec374/project/reg64.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102698 "|computer|reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[28\] reg64.v(20) " "Inferred latch for \"LO\[28\]\" at reg64.v(20)" {  } { { "reg64.v" "" { Text "C:/altera/13.0sp1/elec374/project/reg64.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102699 "|computer|reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[29\] reg64.v(20) " "Inferred latch for \"LO\[29\]\" at reg64.v(20)" {  } { { "reg64.v" "" { Text "C:/altera/13.0sp1/elec374/project/reg64.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102699 "|computer|reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[30\] reg64.v(20) " "Inferred latch for \"LO\[30\]\" at reg64.v(20)" {  } { { "reg64.v" "" { Text "C:/altera/13.0sp1/elec374/project/reg64.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102699 "|computer|reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[31\] reg64.v(20) " "Inferred latch for \"LO\[31\]\" at reg64.v(20)" {  } { { "reg64.v" "" { Text "C:/altera/13.0sp1/elec374/project/reg64.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102699 "|computer|reg64:Z"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder encoder:encoder1 " "Elaborating entity \"encoder\" for hierarchy \"encoder:encoder1\"" {  } { { "computer.v" "encoder1" { Text "C:/altera/13.0sp1/elec374/project/computer.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579102700 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "select encoder.v(13) " "Verilog HDL Always Construct warning at encoder.v(13): inferring latch(es) for variable \"select\", which holds its previous value in one or more paths through the always construct" {  } { { "encoder.v" "" { Text "C:/altera/13.0sp1/elec374/project/encoder.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1491579102701 "|computer|encoder:encoder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "select\[0\] encoder.v(82) " "Inferred latch for \"select\[0\]\" at encoder.v(82)" {  } { { "encoder.v" "" { Text "C:/altera/13.0sp1/elec374/project/encoder.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102701 "|computer|encoder:encoder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "select\[1\] encoder.v(82) " "Inferred latch for \"select\[1\]\" at encoder.v(82)" {  } { { "encoder.v" "" { Text "C:/altera/13.0sp1/elec374/project/encoder.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102701 "|computer|encoder:encoder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "select\[2\] encoder.v(82) " "Inferred latch for \"select\[2\]\" at encoder.v(82)" {  } { { "encoder.v" "" { Text "C:/altera/13.0sp1/elec374/project/encoder.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102701 "|computer|encoder:encoder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "select\[3\] encoder.v(82) " "Inferred latch for \"select\[3\]\" at encoder.v(82)" {  } { { "encoder.v" "" { Text "C:/altera/13.0sp1/elec374/project/encoder.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102701 "|computer|encoder:encoder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "select\[4\] encoder.v(82) " "Inferred latch for \"select\[4\]\" at encoder.v(82)" {  } { { "encoder.v" "" { Text "C:/altera/13.0sp1/elec374/project/encoder.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102701 "|computer|encoder:encoder1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bus32 Bus32:bus1 " "Elaborating entity \"Bus32\" for hierarchy \"Bus32:bus1\"" {  } { { "computer.v" "bus1" { Text "C:/altera/13.0sp1/elec374/project/computer.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579102703 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Bus32.v(13) " "Verilog HDL Case Statement warning at Bus32.v(13): incomplete case statement has no default case item" {  } { { "Bus32.v" "" { Text "C:/altera/13.0sp1/elec374/project/Bus32.v" 13 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1491579102705 "|computer|Bus32:bus1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "busDataOut Bus32.v(13) " "Verilog HDL Always Construct warning at Bus32.v(13): inferring latch(es) for variable \"busDataOut\", which holds its previous value in one or more paths through the always construct" {  } { { "Bus32.v" "" { Text "C:/altera/13.0sp1/elec374/project/Bus32.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1491579102705 "|computer|Bus32:bus1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[0\] Bus32.v(13) " "Inferred latch for \"busDataOut\[0\]\" at Bus32.v(13)" {  } { { "Bus32.v" "" { Text "C:/altera/13.0sp1/elec374/project/Bus32.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102705 "|computer|Bus32:bus1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[1\] Bus32.v(13) " "Inferred latch for \"busDataOut\[1\]\" at Bus32.v(13)" {  } { { "Bus32.v" "" { Text "C:/altera/13.0sp1/elec374/project/Bus32.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102705 "|computer|Bus32:bus1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[2\] Bus32.v(13) " "Inferred latch for \"busDataOut\[2\]\" at Bus32.v(13)" {  } { { "Bus32.v" "" { Text "C:/altera/13.0sp1/elec374/project/Bus32.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102705 "|computer|Bus32:bus1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[3\] Bus32.v(13) " "Inferred latch for \"busDataOut\[3\]\" at Bus32.v(13)" {  } { { "Bus32.v" "" { Text "C:/altera/13.0sp1/elec374/project/Bus32.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102705 "|computer|Bus32:bus1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[4\] Bus32.v(13) " "Inferred latch for \"busDataOut\[4\]\" at Bus32.v(13)" {  } { { "Bus32.v" "" { Text "C:/altera/13.0sp1/elec374/project/Bus32.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102705 "|computer|Bus32:bus1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[5\] Bus32.v(13) " "Inferred latch for \"busDataOut\[5\]\" at Bus32.v(13)" {  } { { "Bus32.v" "" { Text "C:/altera/13.0sp1/elec374/project/Bus32.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102705 "|computer|Bus32:bus1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[6\] Bus32.v(13) " "Inferred latch for \"busDataOut\[6\]\" at Bus32.v(13)" {  } { { "Bus32.v" "" { Text "C:/altera/13.0sp1/elec374/project/Bus32.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102706 "|computer|Bus32:bus1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[7\] Bus32.v(13) " "Inferred latch for \"busDataOut\[7\]\" at Bus32.v(13)" {  } { { "Bus32.v" "" { Text "C:/altera/13.0sp1/elec374/project/Bus32.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102706 "|computer|Bus32:bus1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[8\] Bus32.v(13) " "Inferred latch for \"busDataOut\[8\]\" at Bus32.v(13)" {  } { { "Bus32.v" "" { Text "C:/altera/13.0sp1/elec374/project/Bus32.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102706 "|computer|Bus32:bus1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[9\] Bus32.v(13) " "Inferred latch for \"busDataOut\[9\]\" at Bus32.v(13)" {  } { { "Bus32.v" "" { Text "C:/altera/13.0sp1/elec374/project/Bus32.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102706 "|computer|Bus32:bus1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[10\] Bus32.v(13) " "Inferred latch for \"busDataOut\[10\]\" at Bus32.v(13)" {  } { { "Bus32.v" "" { Text "C:/altera/13.0sp1/elec374/project/Bus32.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102706 "|computer|Bus32:bus1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[11\] Bus32.v(13) " "Inferred latch for \"busDataOut\[11\]\" at Bus32.v(13)" {  } { { "Bus32.v" "" { Text "C:/altera/13.0sp1/elec374/project/Bus32.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102706 "|computer|Bus32:bus1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[12\] Bus32.v(13) " "Inferred latch for \"busDataOut\[12\]\" at Bus32.v(13)" {  } { { "Bus32.v" "" { Text "C:/altera/13.0sp1/elec374/project/Bus32.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102706 "|computer|Bus32:bus1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[13\] Bus32.v(13) " "Inferred latch for \"busDataOut\[13\]\" at Bus32.v(13)" {  } { { "Bus32.v" "" { Text "C:/altera/13.0sp1/elec374/project/Bus32.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102706 "|computer|Bus32:bus1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[14\] Bus32.v(13) " "Inferred latch for \"busDataOut\[14\]\" at Bus32.v(13)" {  } { { "Bus32.v" "" { Text "C:/altera/13.0sp1/elec374/project/Bus32.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102706 "|computer|Bus32:bus1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[15\] Bus32.v(13) " "Inferred latch for \"busDataOut\[15\]\" at Bus32.v(13)" {  } { { "Bus32.v" "" { Text "C:/altera/13.0sp1/elec374/project/Bus32.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102706 "|computer|Bus32:bus1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[16\] Bus32.v(13) " "Inferred latch for \"busDataOut\[16\]\" at Bus32.v(13)" {  } { { "Bus32.v" "" { Text "C:/altera/13.0sp1/elec374/project/Bus32.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102706 "|computer|Bus32:bus1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[17\] Bus32.v(13) " "Inferred latch for \"busDataOut\[17\]\" at Bus32.v(13)" {  } { { "Bus32.v" "" { Text "C:/altera/13.0sp1/elec374/project/Bus32.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102706 "|computer|Bus32:bus1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[18\] Bus32.v(13) " "Inferred latch for \"busDataOut\[18\]\" at Bus32.v(13)" {  } { { "Bus32.v" "" { Text "C:/altera/13.0sp1/elec374/project/Bus32.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102706 "|computer|Bus32:bus1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[19\] Bus32.v(13) " "Inferred latch for \"busDataOut\[19\]\" at Bus32.v(13)" {  } { { "Bus32.v" "" { Text "C:/altera/13.0sp1/elec374/project/Bus32.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102706 "|computer|Bus32:bus1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[20\] Bus32.v(13) " "Inferred latch for \"busDataOut\[20\]\" at Bus32.v(13)" {  } { { "Bus32.v" "" { Text "C:/altera/13.0sp1/elec374/project/Bus32.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102706 "|computer|Bus32:bus1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[21\] Bus32.v(13) " "Inferred latch for \"busDataOut\[21\]\" at Bus32.v(13)" {  } { { "Bus32.v" "" { Text "C:/altera/13.0sp1/elec374/project/Bus32.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102706 "|computer|Bus32:bus1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[22\] Bus32.v(13) " "Inferred latch for \"busDataOut\[22\]\" at Bus32.v(13)" {  } { { "Bus32.v" "" { Text "C:/altera/13.0sp1/elec374/project/Bus32.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102706 "|computer|Bus32:bus1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[23\] Bus32.v(13) " "Inferred latch for \"busDataOut\[23\]\" at Bus32.v(13)" {  } { { "Bus32.v" "" { Text "C:/altera/13.0sp1/elec374/project/Bus32.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102706 "|computer|Bus32:bus1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[24\] Bus32.v(13) " "Inferred latch for \"busDataOut\[24\]\" at Bus32.v(13)" {  } { { "Bus32.v" "" { Text "C:/altera/13.0sp1/elec374/project/Bus32.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102706 "|computer|Bus32:bus1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[25\] Bus32.v(13) " "Inferred latch for \"busDataOut\[25\]\" at Bus32.v(13)" {  } { { "Bus32.v" "" { Text "C:/altera/13.0sp1/elec374/project/Bus32.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102706 "|computer|Bus32:bus1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[26\] Bus32.v(13) " "Inferred latch for \"busDataOut\[26\]\" at Bus32.v(13)" {  } { { "Bus32.v" "" { Text "C:/altera/13.0sp1/elec374/project/Bus32.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102706 "|computer|Bus32:bus1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[27\] Bus32.v(13) " "Inferred latch for \"busDataOut\[27\]\" at Bus32.v(13)" {  } { { "Bus32.v" "" { Text "C:/altera/13.0sp1/elec374/project/Bus32.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102706 "|computer|Bus32:bus1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[28\] Bus32.v(13) " "Inferred latch for \"busDataOut\[28\]\" at Bus32.v(13)" {  } { { "Bus32.v" "" { Text "C:/altera/13.0sp1/elec374/project/Bus32.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102706 "|computer|Bus32:bus1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[29\] Bus32.v(13) " "Inferred latch for \"busDataOut\[29\]\" at Bus32.v(13)" {  } { { "Bus32.v" "" { Text "C:/altera/13.0sp1/elec374/project/Bus32.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102707 "|computer|Bus32:bus1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[30\] Bus32.v(13) " "Inferred latch for \"busDataOut\[30\]\" at Bus32.v(13)" {  } { { "Bus32.v" "" { Text "C:/altera/13.0sp1/elec374/project/Bus32.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102707 "|computer|Bus32:bus1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[31\] Bus32.v(13) " "Inferred latch for \"busDataOut\[31\]\" at Bus32.v(13)" {  } { { "Bus32.v" "" { Text "C:/altera/13.0sp1/elec374/project/Bus32.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579102707 "|computer|Bus32:bus1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu1 " "Elaborating entity \"alu\" for hierarchy \"alu:alu1\"" {  } { { "computer.v" "alu1" { Text "C:/altera/13.0sp1/elec374/project/computer.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579102708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add32 alu:alu1\|add32:add1 " "Elaborating entity \"add32\" for hierarchy \"alu:alu1\|add32:add1\"" {  } { { "alu.v" "add1" { Text "C:/altera/13.0sp1/elec374/project/alu.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579102715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub alu:alu1\|add32:add1\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"alu:alu1\|add32:add1\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "add32.v" "LPM_ADD_SUB_component" { Text "C:/altera/13.0sp1/elec374/project/add32.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579102733 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:alu1\|add32:add1\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"alu:alu1\|add32:add1\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "add32.v" "" { Text "C:/altera/13.0sp1/elec374/project/add32.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491579102734 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:alu1\|add32:add1\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"alu:alu1\|add32:add1\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579102735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579102735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579102735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579102735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579102735 ""}  } { { "add32.v" "" { Text "C:/altera/13.0sp1/elec374/project/add32.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1491579102735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vhh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vhh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vhh " "Found entity 1: add_sub_vhh" {  } { { "db/add_sub_vhh.tdf" "" { Text "C:/altera/13.0sp1/elec374/project/db/add_sub_vhh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491579102791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491579102791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_vhh alu:alu1\|add32:add1\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_vhh:auto_generated " "Elaborating entity \"add_sub_vhh\" for hierarchy \"alu:alu1\|add32:add1\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_vhh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579102793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub32 alu:alu1\|sub32:sub1 " "Elaborating entity \"sub32\" for hierarchy \"alu:alu1\|sub32:sub1\"" {  } { { "alu.v" "sub1" { Text "C:/altera/13.0sp1/elec374/project/alu.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579102798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub alu:alu1\|sub32:sub1\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"alu:alu1\|sub32:sub1\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "sub32.v" "LPM_ADD_SUB_component" { Text "C:/altera/13.0sp1/elec374/project/sub32.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579102802 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:alu1\|sub32:sub1\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"alu:alu1\|sub32:sub1\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "sub32.v" "" { Text "C:/altera/13.0sp1/elec374/project/sub32.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491579102802 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:alu1\|sub32:sub1\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"alu:alu1\|sub32:sub1\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579102803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579102803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579102803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579102803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579102803 ""}  } { { "sub32.v" "" { Text "C:/altera/13.0sp1/elec374/project/sub32.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1491579102803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0jh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0jh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0jh " "Found entity 1: add_sub_0jh" {  } { { "db/add_sub_0jh.tdf" "" { Text "C:/altera/13.0sp1/elec374/project/db/add_sub_0jh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491579102856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491579102856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_0jh alu:alu1\|sub32:sub1\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_0jh:auto_generated " "Elaborating entity \"add_sub_0jh\" for hierarchy \"alu:alu1\|sub32:sub1\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_0jh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579102857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul32 alu:alu1\|mul32:mul1 " "Elaborating entity \"mul32\" for hierarchy \"alu:alu1\|mul32:mul1\"" {  } { { "alu.v" "mul1" { Text "C:/altera/13.0sp1/elec374/project/alu.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579102863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult alu:alu1\|mul32:mul1\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"alu:alu1\|mul32:mul1\|lpm_mult:lpm_mult_component\"" {  } { { "mul32.v" "lpm_mult_component" { Text "C:/altera/13.0sp1/elec374/project/mul32.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579102880 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:alu1\|mul32:mul1\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"alu:alu1\|mul32:mul1\|lpm_mult:lpm_mult_component\"" {  } { { "mul32.v" "" { Text "C:/altera/13.0sp1/elec374/project/mul32.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491579102881 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:alu1\|mul32:mul1\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"alu:alu1\|mul32:mul1\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579102881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579102881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579102881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 32 " "Parameter \"lpm_widtha\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579102881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 32 " "Parameter \"lpm_widthb\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579102881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 64 " "Parameter \"lpm_widthp\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579102881 ""}  } { { "mul32.v" "" { Text "C:/altera/13.0sp1/elec374/project/mul32.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1491579102881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_d7n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_d7n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_d7n " "Found entity 1: mult_d7n" {  } { { "db/mult_d7n.tdf" "" { Text "C:/altera/13.0sp1/elec374/project/db/mult_d7n.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491579102937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491579102937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_d7n alu:alu1\|mul32:mul1\|lpm_mult:lpm_mult_component\|mult_d7n:auto_generated " "Elaborating entity \"mult_d7n\" for hierarchy \"alu:alu1\|mul32:mul1\|lpm_mult:lpm_mult_component\|mult_d7n:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579102938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div32 alu:alu1\|div32:div1 " "Elaborating entity \"div32\" for hierarchy \"alu:alu1\|div32:div1\"" {  } { { "alu.v" "div1" { Text "C:/altera/13.0sp1/elec374/project/alu.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579102945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide alu:alu1\|div32:div1\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"alu:alu1\|div32:div1\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "div32.v" "LPM_DIVIDE_component" { Text "C:/altera/13.0sp1/elec374/project/div32.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579102961 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:alu1\|div32:div1\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"alu:alu1\|div32:div1\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "div32.v" "" { Text "C:/altera/13.0sp1/elec374/project/div32.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491579102962 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:alu1\|div32:div1\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"alu:alu1\|div32:div1\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation SIGNED " "Parameter \"lpm_drepresentation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579102962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579102962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation SIGNED " "Parameter \"lpm_nrepresentation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579102962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579102962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 32 " "Parameter \"lpm_widthd\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579102962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 32 " "Parameter \"lpm_widthn\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579102962 ""}  } { { "div32.v" "" { Text "C:/altera/13.0sp1/elec374/project/div32.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1491579102962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_d9s.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_d9s.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_d9s " "Found entity 1: lpm_divide_d9s" {  } { { "db/lpm_divide_d9s.tdf" "" { Text "C:/altera/13.0sp1/elec374/project/db/lpm_divide_d9s.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491579103016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491579103016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_d9s alu:alu1\|div32:div1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_d9s:auto_generated " "Elaborating entity \"lpm_divide_d9s\" for hierarchy \"alu:alu1\|div32:div1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_d9s:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579103018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_39h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_39h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_39h " "Found entity 1: sign_div_unsign_39h" {  } { { "db/sign_div_unsign_39h.tdf" "" { Text "C:/altera/13.0sp1/elec374/project/db/sign_div_unsign_39h.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491579103029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491579103029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_39h alu:alu1\|div32:div1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_d9s:auto_generated\|sign_div_unsign_39h:divider " "Elaborating entity \"sign_div_unsign_39h\" for hierarchy \"alu:alu1\|div32:div1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_d9s:auto_generated\|sign_div_unsign_39h:divider\"" {  } { { "db/lpm_divide_d9s.tdf" "divider" { Text "C:/altera/13.0sp1/elec374/project/db/lpm_divide_d9s.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579103031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_t8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_t8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_t8f " "Found entity 1: alt_u_div_t8f" {  } { { "db/alt_u_div_t8f.tdf" "" { Text "C:/altera/13.0sp1/elec374/project/db/alt_u_div_t8f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491579103105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491579103105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_t8f alu:alu1\|div32:div1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_d9s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_t8f:divider " "Elaborating entity \"alt_u_div_t8f\" for hierarchy \"alu:alu1\|div32:div1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_d9s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_t8f:divider\"" {  } { { "db/sign_div_unsign_39h.tdf" "divider" { Text "C:/altera/13.0sp1/elec374/project/db/sign_div_unsign_39h.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579103107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "C:/altera/13.0sp1/elec374/project/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491579103183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491579103183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_unc alu:alu1\|div32:div1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_d9s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_t8f:divider\|add_sub_unc:add_sub_0 " "Elaborating entity \"add_sub_unc\" for hierarchy \"alu:alu1\|div32:div1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_d9s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_t8f:divider\|add_sub_unc:add_sub_0\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_0" { Text "C:/altera/13.0sp1/elec374/project/db/alt_u_div_t8f.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579103185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "C:/altera/13.0sp1/elec374/project/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491579103238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491579103238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_vnc alu:alu1\|div32:div1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_d9s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_t8f:divider\|add_sub_vnc:add_sub_1 " "Elaborating entity \"add_sub_vnc\" for hierarchy \"alu:alu1\|div32:div1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_d9s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_t8f:divider\|add_sub_vnc:add_sub_1\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_1" { Text "C:/altera/13.0sp1/elec374/project/db/alt_u_div_t8f.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579103241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and32 alu:alu1\|and32:and1 " "Elaborating entity \"and32\" for hierarchy \"alu:alu1\|and32:and1\"" {  } { { "alu.v" "and1" { Text "C:/altera/13.0sp1/elec374/project/alu.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579103247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or32 alu:alu1\|or32:or1 " "Elaborating entity \"or32\" for hierarchy \"alu:alu1\|or32:or1\"" {  } { { "alu.v" "or1" { Text "C:/altera/13.0sp1/elec374/project/alu.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579103250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shr32 alu:alu1\|shr32:shr1 " "Elaborating entity \"shr32\" for hierarchy \"alu:alu1\|shr32:shr1\"" {  } { { "alu.v" "shr1" { Text "C:/altera/13.0sp1/elec374/project/alu.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579103256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift alu:alu1\|shr32:shr1\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"alu:alu1\|shr32:shr1\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "shr32.v" "LPM_CLSHIFT_component" { Text "C:/altera/13.0sp1/elec374/project/shr32.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579103266 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:alu1\|shr32:shr1\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"alu:alu1\|shr32:shr1\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "shr32.v" "" { Text "C:/altera/13.0sp1/elec374/project/shr32.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491579103267 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:alu1\|shr32:shr1\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"alu:alu1\|shr32:shr1\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype LOGICAL " "Parameter \"lpm_shifttype\" = \"LOGICAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579103267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579103267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579103267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 5 " "Parameter \"lpm_widthdist\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579103267 ""}  } { { "shr32.v" "" { Text "C:/altera/13.0sp1/elec374/project/shr32.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1491579103267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_vjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_vjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_vjc " "Found entity 1: lpm_clshift_vjc" {  } { { "db/lpm_clshift_vjc.tdf" "" { Text "C:/altera/13.0sp1/elec374/project/db/lpm_clshift_vjc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491579103278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491579103278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_vjc alu:alu1\|shr32:shr1\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_vjc:auto_generated " "Elaborating entity \"lpm_clshift_vjc\" for hierarchy \"alu:alu1\|shr32:shr1\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_vjc:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579103280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shl32 alu:alu1\|shl32:shl1 " "Elaborating entity \"shl32\" for hierarchy \"alu:alu1\|shl32:shl1\"" {  } { { "alu.v" "shl1" { Text "C:/altera/13.0sp1/elec374/project/alu.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579103286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift alu:alu1\|shl32:shl1\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"alu:alu1\|shl32:shl1\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "shl32.v" "LPM_CLSHIFT_component" { Text "C:/altera/13.0sp1/elec374/project/shl32.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579103289 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:alu1\|shl32:shl1\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"alu:alu1\|shl32:shl1\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "shl32.v" "" { Text "C:/altera/13.0sp1/elec374/project/shl32.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491579103290 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:alu1\|shl32:shl1\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"alu:alu1\|shl32:shl1\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype LOGICAL " "Parameter \"lpm_shifttype\" = \"LOGICAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579103290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579103290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579103290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 5 " "Parameter \"lpm_widthdist\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579103290 ""}  } { { "shl32.v" "" { Text "C:/altera/13.0sp1/elec374/project/shl32.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1491579103290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_ukb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_ukb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_ukb " "Found entity 1: lpm_clshift_ukb" {  } { { "db/lpm_clshift_ukb.tdf" "" { Text "C:/altera/13.0sp1/elec374/project/db/lpm_clshift_ukb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491579103298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491579103298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_ukb alu:alu1\|shl32:shl1\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_ukb:auto_generated " "Elaborating entity \"lpm_clshift_ukb\" for hierarchy \"alu:alu1\|shl32:shl1\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_ukb:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579103300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ror32 alu:alu1\|ror32:ror1 " "Elaborating entity \"ror32\" for hierarchy \"alu:alu1\|ror32:ror1\"" {  } { { "alu.v" "ror1" { Text "C:/altera/13.0sp1/elec374/project/alu.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579103305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift alu:alu1\|ror32:ror1\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"alu:alu1\|ror32:ror1\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "ror32.v" "LPM_CLSHIFT_component" { Text "C:/altera/13.0sp1/elec374/project/ror32.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579103308 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:alu1\|ror32:ror1\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"alu:alu1\|ror32:ror1\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "ror32.v" "" { Text "C:/altera/13.0sp1/elec374/project/ror32.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491579103309 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:alu1\|ror32:ror1\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"alu:alu1\|ror32:ror1\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype ROTATE " "Parameter \"lpm_shifttype\" = \"ROTATE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579103309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579103309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579103309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 5 " "Parameter \"lpm_widthdist\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579103309 ""}  } { { "ror32.v" "" { Text "C:/altera/13.0sp1/elec374/project/ror32.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1491579103309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_jhc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_jhc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_jhc " "Found entity 1: lpm_clshift_jhc" {  } { { "db/lpm_clshift_jhc.tdf" "" { Text "C:/altera/13.0sp1/elec374/project/db/lpm_clshift_jhc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491579103316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491579103316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_jhc alu:alu1\|ror32:ror1\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_jhc:auto_generated " "Elaborating entity \"lpm_clshift_jhc\" for hierarchy \"alu:alu1\|ror32:ror1\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_jhc:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579103318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rol32 alu:alu1\|rol32:rol1 " "Elaborating entity \"rol32\" for hierarchy \"alu:alu1\|rol32:rol1\"" {  } { { "alu.v" "rol1" { Text "C:/altera/13.0sp1/elec374/project/alu.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579103324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift alu:alu1\|rol32:rol1\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"alu:alu1\|rol32:rol1\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "rol32.v" "LPM_CLSHIFT_component" { Text "C:/altera/13.0sp1/elec374/project/rol32.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579103326 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:alu1\|rol32:rol1\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"alu:alu1\|rol32:rol1\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "rol32.v" "" { Text "C:/altera/13.0sp1/elec374/project/rol32.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491579103327 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:alu1\|rol32:rol1\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"alu:alu1\|rol32:rol1\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype ROTATE " "Parameter \"lpm_shifttype\" = \"ROTATE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579103327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579103327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579103327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 5 " "Parameter \"lpm_widthdist\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579103327 ""}  } { { "rol32.v" "" { Text "C:/altera/13.0sp1/elec374/project/rol32.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1491579103327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_iib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_iib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_iib " "Found entity 1: lpm_clshift_iib" {  } { { "db/lpm_clshift_iib.tdf" "" { Text "C:/altera/13.0sp1/elec374/project/db/lpm_clshift_iib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491579103335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491579103335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_iib alu:alu1\|rol32:rol1\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_iib:auto_generated " "Elaborating entity \"lpm_clshift_iib\" for hierarchy \"alu:alu1\|rol32:rol1\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_iib:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579103336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neg32 alu:alu1\|neg32:neg1 " "Elaborating entity \"neg32\" for hierarchy \"alu:alu1\|neg32:neg1\"" {  } { { "alu.v" "neg1" { Text "C:/altera/13.0sp1/elec374/project/alu.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579103340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addOne alu:alu1\|neg32:neg1\|addOne:twosCompAdd " "Elaborating entity \"addOne\" for hierarchy \"alu:alu1\|neg32:neg1\|addOne:twosCompAdd\"" {  } { { "neg32.v" "twosCompAdd" { Text "C:/altera/13.0sp1/elec374/project/neg32.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579103346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub alu:alu1\|neg32:neg1\|addOne:twosCompAdd\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"alu:alu1\|neg32:neg1\|addOne:twosCompAdd\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "addOne.v" "LPM_ADD_SUB_component" { Text "C:/altera/13.0sp1/elec374/project/addOne.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579103348 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:alu1\|neg32:neg1\|addOne:twosCompAdd\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"alu:alu1\|neg32:neg1\|addOne:twosCompAdd\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "addOne.v" "" { Text "C:/altera/13.0sp1/elec374/project/addOne.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491579103349 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:alu1\|neg32:neg1\|addOne:twosCompAdd\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"alu:alu1\|neg32:neg1\|addOne:twosCompAdd\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579103349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579103349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579103349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579103349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579103349 ""}  } { { "addOne.v" "" { Text "C:/altera/13.0sp1/elec374/project/addOne.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1491579103349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jlh " "Found entity 1: add_sub_jlh" {  } { { "db/add_sub_jlh.tdf" "" { Text "C:/altera/13.0sp1/elec374/project/db/add_sub_jlh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491579103404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491579103404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_jlh alu:alu1\|neg32:neg1\|addOne:twosCompAdd\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_jlh:auto_generated " "Elaborating entity \"add_sub_jlh\" for hierarchy \"alu:alu1\|neg32:neg1\|addOne:twosCompAdd\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_jlh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579103405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not32 alu:alu1\|not32:not1 " "Elaborating entity \"not32\" for hierarchy \"alu:alu1\|not32:not1\"" {  } { { "alu.v" "not1" { Text "C:/altera/13.0sp1/elec374/project/alu.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579103409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mdr mdr:MDR " "Elaborating entity \"mdr\" for hierarchy \"mdr:MDR\"" {  } { { "computer.v" "MDR" { Text "C:/altera/13.0sp1/elec374/project/computer.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579103427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram512 ram512:dodgeram " "Elaborating entity \"ram512\" for hierarchy \"ram512:dodgeram\"" {  } { { "computer.v" "dodgeram" { Text "C:/altera/13.0sp1/elec374/project/computer.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579103430 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address ram512.v(85) " "Verilog HDL Always Construct warning at ram512.v(85): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ram512.v" "" { Text "C:/altera/13.0sp1/elec374/project/ram512.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1491579103430 "|computer|ram512:dodgeram"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_in ram512.v(87) " "Verilog HDL Always Construct warning at ram512.v(87): variable \"data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ram512.v" "" { Text "C:/altera/13.0sp1/elec374/project/ram512.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1491579103430 "|computer|ram512:dodgeram"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address ram512.v(87) " "Verilog HDL Always Construct warning at ram512.v(87): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ram512.v" "" { Text "C:/altera/13.0sp1/elec374/project/ram512.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1491579103431 "|computer|ram512:dodgeram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stack32 stack32:stack " "Elaborating entity \"stack32\" for hierarchy \"stack32:stack\"" {  } { { "computer.v" "stack" { Text "C:/altera/13.0sp1/elec374/project/computer.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579103432 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sp stack32.v(27) " "Verilog HDL Always Construct warning at stack32.v(27): variable \"sp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "stack32.v" "" { Text "C:/altera/13.0sp1/elec374/project/stack32.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1491579103433 "|computer|stack32:stack"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_in stack32.v(31) " "Verilog HDL Always Construct warning at stack32.v(31): variable \"data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "stack32.v" "" { Text "C:/altera/13.0sp1/elec374/project/stack32.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1491579103433 "|computer|stack32:stack"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sp stack32.v(31) " "Verilog HDL Always Construct warning at stack32.v(31): variable \"sp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "stack32.v" "" { Text "C:/altera/13.0sp1/elec374/project/stack32.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1491579103433 "|computer|stack32:stack"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sp stack32.v(32) " "Verilog HDL Always Construct warning at stack32.v(32): variable \"sp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "stack32.v" "" { Text "C:/altera/13.0sp1/elec374/project/stack32.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1491579103433 "|computer|stack32:stack"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sp stack32.v(25) " "Verilog HDL Always Construct warning at stack32.v(25): inferring latch(es) for variable \"sp\", which holds its previous value in one or more paths through the always construct" {  } { { "stack32.v" "" { Text "C:/altera/13.0sp1/elec374/project/stack32.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1491579103433 "|computer|stack32:stack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp\[0\] stack32.v(30) " "Inferred latch for \"sp\[0\]\" at stack32.v(30)" {  } { { "stack32.v" "" { Text "C:/altera/13.0sp1/elec374/project/stack32.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579103433 "|computer|stack32:stack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp\[1\] stack32.v(30) " "Inferred latch for \"sp\[1\]\" at stack32.v(30)" {  } { { "stack32.v" "" { Text "C:/altera/13.0sp1/elec374/project/stack32.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579103433 "|computer|stack32:stack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp\[2\] stack32.v(30) " "Inferred latch for \"sp\[2\]\" at stack32.v(30)" {  } { { "stack32.v" "" { Text "C:/altera/13.0sp1/elec374/project/stack32.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579103433 "|computer|stack32:stack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp\[3\] stack32.v(30) " "Inferred latch for \"sp\[3\]\" at stack32.v(30)" {  } { { "stack32.v" "" { Text "C:/altera/13.0sp1/elec374/project/stack32.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579103433 "|computer|stack32:stack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp\[4\] stack32.v(30) " "Inferred latch for \"sp\[4\]\" at stack32.v(30)" {  } { { "stack32.v" "" { Text "C:/altera/13.0sp1/elec374/project/stack32.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579103433 "|computer|stack32:stack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp\[5\] stack32.v(30) " "Inferred latch for \"sp\[5\]\" at stack32.v(30)" {  } { { "stack32.v" "" { Text "C:/altera/13.0sp1/elec374/project/stack32.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579103434 "|computer|stack32:stack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp\[6\] stack32.v(30) " "Inferred latch for \"sp\[6\]\" at stack32.v(30)" {  } { { "stack32.v" "" { Text "C:/altera/13.0sp1/elec374/project/stack32.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579103434 "|computer|stack32:stack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp\[7\] stack32.v(30) " "Inferred latch for \"sp\[7\]\" at stack32.v(30)" {  } { { "stack32.v" "" { Text "C:/altera/13.0sp1/elec374/project/stack32.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579103434 "|computer|stack32:stack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp\[8\] stack32.v(30) " "Inferred latch for \"sp\[8\]\" at stack32.v(30)" {  } { { "stack32.v" "" { Text "C:/altera/13.0sp1/elec374/project/stack32.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579103434 "|computer|stack32:stack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp\[9\] stack32.v(30) " "Inferred latch for \"sp\[9\]\" at stack32.v(30)" {  } { { "stack32.v" "" { Text "C:/altera/13.0sp1/elec374/project/stack32.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579103434 "|computer|stack32:stack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp\[10\] stack32.v(30) " "Inferred latch for \"sp\[10\]\" at stack32.v(30)" {  } { { "stack32.v" "" { Text "C:/altera/13.0sp1/elec374/project/stack32.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579103434 "|computer|stack32:stack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp\[11\] stack32.v(30) " "Inferred latch for \"sp\[11\]\" at stack32.v(30)" {  } { { "stack32.v" "" { Text "C:/altera/13.0sp1/elec374/project/stack32.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579103434 "|computer|stack32:stack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp\[12\] stack32.v(30) " "Inferred latch for \"sp\[12\]\" at stack32.v(30)" {  } { { "stack32.v" "" { Text "C:/altera/13.0sp1/elec374/project/stack32.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579103434 "|computer|stack32:stack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp\[13\] stack32.v(30) " "Inferred latch for \"sp\[13\]\" at stack32.v(30)" {  } { { "stack32.v" "" { Text "C:/altera/13.0sp1/elec374/project/stack32.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579103434 "|computer|stack32:stack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp\[14\] stack32.v(30) " "Inferred latch for \"sp\[14\]\" at stack32.v(30)" {  } { { "stack32.v" "" { Text "C:/altera/13.0sp1/elec374/project/stack32.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579103434 "|computer|stack32:stack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp\[15\] stack32.v(30) " "Inferred latch for \"sp\[15\]\" at stack32.v(30)" {  } { { "stack32.v" "" { Text "C:/altera/13.0sp1/elec374/project/stack32.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579103434 "|computer|stack32:stack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp\[16\] stack32.v(30) " "Inferred latch for \"sp\[16\]\" at stack32.v(30)" {  } { { "stack32.v" "" { Text "C:/altera/13.0sp1/elec374/project/stack32.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579103434 "|computer|stack32:stack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp\[17\] stack32.v(30) " "Inferred latch for \"sp\[17\]\" at stack32.v(30)" {  } { { "stack32.v" "" { Text "C:/altera/13.0sp1/elec374/project/stack32.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579103434 "|computer|stack32:stack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp\[18\] stack32.v(30) " "Inferred latch for \"sp\[18\]\" at stack32.v(30)" {  } { { "stack32.v" "" { Text "C:/altera/13.0sp1/elec374/project/stack32.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579103434 "|computer|stack32:stack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp\[19\] stack32.v(30) " "Inferred latch for \"sp\[19\]\" at stack32.v(30)" {  } { { "stack32.v" "" { Text "C:/altera/13.0sp1/elec374/project/stack32.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579103434 "|computer|stack32:stack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp\[20\] stack32.v(30) " "Inferred latch for \"sp\[20\]\" at stack32.v(30)" {  } { { "stack32.v" "" { Text "C:/altera/13.0sp1/elec374/project/stack32.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579103434 "|computer|stack32:stack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp\[21\] stack32.v(30) " "Inferred latch for \"sp\[21\]\" at stack32.v(30)" {  } { { "stack32.v" "" { Text "C:/altera/13.0sp1/elec374/project/stack32.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579103434 "|computer|stack32:stack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp\[22\] stack32.v(30) " "Inferred latch for \"sp\[22\]\" at stack32.v(30)" {  } { { "stack32.v" "" { Text "C:/altera/13.0sp1/elec374/project/stack32.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579103434 "|computer|stack32:stack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp\[23\] stack32.v(30) " "Inferred latch for \"sp\[23\]\" at stack32.v(30)" {  } { { "stack32.v" "" { Text "C:/altera/13.0sp1/elec374/project/stack32.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579103434 "|computer|stack32:stack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp\[24\] stack32.v(30) " "Inferred latch for \"sp\[24\]\" at stack32.v(30)" {  } { { "stack32.v" "" { Text "C:/altera/13.0sp1/elec374/project/stack32.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579103434 "|computer|stack32:stack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp\[25\] stack32.v(30) " "Inferred latch for \"sp\[25\]\" at stack32.v(30)" {  } { { "stack32.v" "" { Text "C:/altera/13.0sp1/elec374/project/stack32.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579103434 "|computer|stack32:stack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp\[26\] stack32.v(30) " "Inferred latch for \"sp\[26\]\" at stack32.v(30)" {  } { { "stack32.v" "" { Text "C:/altera/13.0sp1/elec374/project/stack32.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579103434 "|computer|stack32:stack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp\[27\] stack32.v(30) " "Inferred latch for \"sp\[27\]\" at stack32.v(30)" {  } { { "stack32.v" "" { Text "C:/altera/13.0sp1/elec374/project/stack32.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579103434 "|computer|stack32:stack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp\[28\] stack32.v(30) " "Inferred latch for \"sp\[28\]\" at stack32.v(30)" {  } { { "stack32.v" "" { Text "C:/altera/13.0sp1/elec374/project/stack32.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579103435 "|computer|stack32:stack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp\[29\] stack32.v(30) " "Inferred latch for \"sp\[29\]\" at stack32.v(30)" {  } { { "stack32.v" "" { Text "C:/altera/13.0sp1/elec374/project/stack32.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579103435 "|computer|stack32:stack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp\[30\] stack32.v(30) " "Inferred latch for \"sp\[30\]\" at stack32.v(30)" {  } { { "stack32.v" "" { Text "C:/altera/13.0sp1/elec374/project/stack32.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579103435 "|computer|stack32:stack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp\[31\] stack32.v(30) " "Inferred latch for \"sp\[31\]\" at stack32.v(30)" {  } { { "stack32.v" "" { Text "C:/altera/13.0sp1/elec374/project/stack32.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491579103435 "|computer|stack32:stack"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selectAndEncode selectAndEncode:encode " "Elaborating entity \"selectAndEncode\" for hierarchy \"selectAndEncode:encode\"" {  } { { "computer.v" "encode" { Text "C:/altera/13.0sp1/elec374/project/computer.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579103436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode4to16 selectAndEncode:encode\|Decode4to16:decoder " "Elaborating entity \"Decode4to16\" for hierarchy \"selectAndEncode:encode\|Decode4to16:decoder\"" {  } { { "selectAndEncode.v" "decoder" { Text "C:/altera/13.0sp1/elec374/project/selectAndEncode.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579103440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode selectAndEncode:encode\|Decode4to16:decoder\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"selectAndEncode:encode\|Decode4to16:decoder\|lpm_decode:LPM_DECODE_component\"" {  } { { "Decode4to16.v" "LPM_DECODE_component" { Text "C:/altera/13.0sp1/elec374/project/Decode4to16.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579103456 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "selectAndEncode:encode\|Decode4to16:decoder\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"selectAndEncode:encode\|Decode4to16:decoder\|lpm_decode:LPM_DECODE_component\"" {  } { { "Decode4to16.v" "" { Text "C:/altera/13.0sp1/elec374/project/Decode4to16.v" 120 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491579103456 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "selectAndEncode:encode\|Decode4to16:decoder\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"selectAndEncode:encode\|Decode4to16:decoder\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 16 " "Parameter \"lpm_decodes\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579103456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579103456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579103456 ""}  } { { "Decode4to16.v" "" { Text "C:/altera/13.0sp1/elec374/project/Decode4to16.v" 120 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1491579103456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_lbf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_lbf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_lbf " "Found entity 1: decode_lbf" {  } { { "db/decode_lbf.tdf" "" { Text "C:/altera/13.0sp1/elec374/project/db/decode_lbf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491579103511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491579103511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_lbf selectAndEncode:encode\|Decode4to16:decoder\|lpm_decode:LPM_DECODE_component\|decode_lbf:auto_generated " "Elaborating entity \"decode_lbf\" for hierarchy \"selectAndEncode:encode\|Decode4to16:decoder\|lpm_decode:LPM_DECODE_component\|decode_lbf:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579103513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conFF conFF:compare " "Elaborating entity \"conFF\" for hierarchy \"conFF:compare\"" {  } { { "computer.v" "compare" { Text "C:/altera/13.0sp1/elec374/project/computer.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579103517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conFFCompare conFF:compare\|conFFCompare:comparator " "Elaborating entity \"conFFCompare\" for hierarchy \"conFF:compare\|conFFCompare:comparator\"" {  } { { "conFF.v" "comparator" { Text "C:/altera/13.0sp1/elec374/project/conFF.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579103521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare conFF:compare\|conFFCompare:comparator\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"conFF:compare\|conFFCompare:comparator\|lpm_compare:LPM_COMPARE_component\"" {  } { { "conFFCompare.v" "LPM_COMPARE_component" { Text "C:/altera/13.0sp1/elec374/project/conFFCompare.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579103535 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "conFF:compare\|conFFCompare:comparator\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"conFF:compare\|conFFCompare:comparator\|lpm_compare:LPM_COMPARE_component\"" {  } { { "conFFCompare.v" "" { Text "C:/altera/13.0sp1/elec374/project/conFFCompare.v" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491579103536 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "conFF:compare\|conFFCompare:comparator\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"conFF:compare\|conFFCompare:comparator\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579103536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579103536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579103536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579103536 ""}  } { { "conFFCompare.v" "" { Text "C:/altera/13.0sp1/elec374/project/conFFCompare.v" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1491579103536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vpj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_vpj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vpj " "Found entity 1: cmpr_vpj" {  } { { "db/cmpr_vpj.tdf" "" { Text "C:/altera/13.0sp1/elec374/project/db/cmpr_vpj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491579103588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491579103588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_vpj conFF:compare\|conFFCompare:comparator\|lpm_compare:LPM_COMPARE_component\|cmpr_vpj:auto_generated " "Elaborating entity \"cmpr_vpj\" for hierarchy \"conFF:compare\|conFFCompare:comparator\|lpm_compare:LPM_COMPARE_component\|cmpr_vpj:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579103590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inPort inPort:port1 " "Elaborating entity \"inPort\" for hierarchy \"inPort:port1\"" {  } { { "computer.v" "port1" { Text "C:/altera/13.0sp1/elec374/project/computer.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579103593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outPort outPort:port2 " "Elaborating entity \"outPort\" for hierarchy \"outPort:port2\"" {  } { { "computer.v" "port2" { Text "C:/altera/13.0sp1/elec374/project/computer.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579103595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:cu " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:cu\"" {  } { { "computer.v" "cu" { Text "C:/altera/13.0sp1/elec374/project/computer.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491579103598 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 ControlUnit.v(16) " "Verilog HDL assignment warning at ControlUnit.v(16): truncated value with size 7 to match size of target (6)" {  } { { "ControlUnit.v" "" { Text "C:/altera/13.0sp1/elec374/project/ControlUnit.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1491579103599 "|computer|ControlUnit:cu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode ControlUnit.v(240) " "Verilog HDL Always Construct warning at ControlUnit.v(240): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "C:/altera/13.0sp1/elec374/project/ControlUnit.v" 240 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1491579103599 "|computer|ControlUnit:cu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode ControlUnit.v(242) " "Verilog HDL Always Construct warning at ControlUnit.v(242): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "C:/altera/13.0sp1/elec374/project/ControlUnit.v" 242 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1491579103599 "|computer|ControlUnit:cu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode ControlUnit.v(244) " "Verilog HDL Always Construct warning at ControlUnit.v(244): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "C:/altera/13.0sp1/elec374/project/ControlUnit.v" 244 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1491579103599 "|computer|ControlUnit:cu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode ControlUnit.v(247) " "Verilog HDL Always Construct warning at ControlUnit.v(247): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "C:/altera/13.0sp1/elec374/project/ControlUnit.v" 247 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1491579103599 "|computer|ControlUnit:cu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "conFF ControlUnit.v(267) " "Verilog HDL Always Construct warning at ControlUnit.v(267): variable \"conFF\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "C:/altera/13.0sp1/elec374/project/ControlUnit.v" 267 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1491579103599 "|computer|ControlUnit:cu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode ControlUnit.v(278) " "Verilog HDL Always Construct warning at ControlUnit.v(278): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "C:/altera/13.0sp1/elec374/project/ControlUnit.v" 278 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1491579103599 "|computer|ControlUnit:cu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlUnit.v(235) " "Verilog HDL Case Statement warning at ControlUnit.v(235): incomplete case statement has no default case item" {  } { { "ControlUnit.v" "" { Text "C:/altera/13.0sp1/elec374/project/ControlUnit.v" 235 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1491579103599 "|computer|ControlUnit:cu"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ControlUnit.v(235) " "Verilog HDL Case Statement information at ControlUnit.v(235): all case item expressions in this case statement are onehot" {  } { { "ControlUnit.v" "" { Text "C:/altera/13.0sp1/elec374/project/ControlUnit.v" 235 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1491579103599 "|computer|ControlUnit:cu"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu1\|mul32:mul1\|lpm_mult:lpm_mult_component\|mult_d7n:auto_generated\|mac_mult1 " "Synthesized away node \"alu:alu1\|mul32:mul1\|lpm_mult:lpm_mult_component\|mult_d7n:auto_generated\|mac_mult1\"" {  } { { "db/mult_d7n.tdf" "" { Text "C:/altera/13.0sp1/elec374/project/db/mult_d7n.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mul32.v" "" { Text "C:/altera/13.0sp1/elec374/project/mul32.v" 58 0 0 } } { "alu.v" "" { Text "C:/altera/13.0sp1/elec374/project/alu.v" 40 0 0 } } { "computer.v" "" { Text "C:/altera/13.0sp1/elec374/project/computer.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491579104142 "|computer|alu:alu1|mul32:mul1|lpm_mult:lpm_mult_component|mult_d7n:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu1\|mul32:mul1\|lpm_mult:lpm_mult_component\|mult_d7n:auto_generated\|mac_mult3 " "Synthesized away node \"alu:alu1\|mul32:mul1\|lpm_mult:lpm_mult_component\|mult_d7n:auto_generated\|mac_mult3\"" {  } { { "db/mult_d7n.tdf" "" { Text "C:/altera/13.0sp1/elec374/project/db/mult_d7n.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mul32.v" "" { Text "C:/altera/13.0sp1/elec374/project/mul32.v" 58 0 0 } } { "alu.v" "" { Text "C:/altera/13.0sp1/elec374/project/alu.v" 40 0 0 } } { "computer.v" "" { Text "C:/altera/13.0sp1/elec374/project/computer.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491579104142 "|computer|alu:alu1|mul32:mul1|lpm_mult:lpm_mult_component|mult_d7n:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu1\|mul32:mul1\|lpm_mult:lpm_mult_component\|mult_d7n:auto_generated\|mac_mult5 " "Synthesized away node \"alu:alu1\|mul32:mul1\|lpm_mult:lpm_mult_component\|mult_d7n:auto_generated\|mac_mult5\"" {  } { { "db/mult_d7n.tdf" "" { Text "C:/altera/13.0sp1/elec374/project/db/mult_d7n.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mul32.v" "" { Text "C:/altera/13.0sp1/elec374/project/mul32.v" 58 0 0 } } { "alu.v" "" { Text "C:/altera/13.0sp1/elec374/project/alu.v" 40 0 0 } } { "computer.v" "" { Text "C:/altera/13.0sp1/elec374/project/computer.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491579104142 "|computer|alu:alu1|mul32:mul1|lpm_mult:lpm_mult_component|mult_d7n:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu1\|mul32:mul1\|lpm_mult:lpm_mult_component\|mult_d7n:auto_generated\|mac_mult7 " "Synthesized away node \"alu:alu1\|mul32:mul1\|lpm_mult:lpm_mult_component\|mult_d7n:auto_generated\|mac_mult7\"" {  } { { "db/mult_d7n.tdf" "" { Text "C:/altera/13.0sp1/elec374/project/db/mult_d7n.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mul32.v" "" { Text "C:/altera/13.0sp1/elec374/project/mul32.v" 58 0 0 } } { "alu.v" "" { Text "C:/altera/13.0sp1/elec374/project/alu.v" 40 0 0 } } { "computer.v" "" { Text "C:/altera/13.0sp1/elec374/project/computer.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491579104142 "|computer|alu:alu1|mul32:mul1|lpm_mult:lpm_mult_component|mult_d7n:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu1\|mul32:mul1\|lpm_mult:lpm_mult_component\|mult_d7n:auto_generated\|w569w\[0\] " "Synthesized away node \"alu:alu1\|mul32:mul1\|lpm_mult:lpm_mult_component\|mult_d7n:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_d7n.tdf" "" { Text "C:/altera/13.0sp1/elec374/project/db/mult_d7n.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mul32.v" "" { Text "C:/altera/13.0sp1/elec374/project/mul32.v" 58 0 0 } } { "alu.v" "" { Text "C:/altera/13.0sp1/elec374/project/alu.v" 40 0 0 } } { "computer.v" "" { Text "C:/altera/13.0sp1/elec374/project/computer.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491579104142 "|computer|alu:alu1|mul32:mul1|lpm_mult:lpm_mult_component|mult_d7n:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu1\|mul32:mul1\|lpm_mult:lpm_mult_component\|mult_d7n:auto_generated\|mac_out4 " "Synthesized away node \"alu:alu1\|mul32:mul1\|lpm_mult:lpm_mult_component\|mult_d7n:auto_generated\|mac_out4\"" {  } { { "db/mult_d7n.tdf" "" { Text "C:/altera/13.0sp1/elec374/project/db/mult_d7n.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mul32.v" "" { Text "C:/altera/13.0sp1/elec374/project/mul32.v" 58 0 0 } } { "alu.v" "" { Text "C:/altera/13.0sp1/elec374/project/alu.v" 40 0 0 } } { "computer.v" "" { Text "C:/altera/13.0sp1/elec374/project/computer.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491579104142 "|computer|alu:alu1|mul32:mul1|lpm_mult:lpm_mult_component|mult_d7n:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu1\|mul32:mul1\|lpm_mult:lpm_mult_component\|mult_d7n:auto_generated\|mac_out6 " "Synthesized away node \"alu:alu1\|mul32:mul1\|lpm_mult:lpm_mult_component\|mult_d7n:auto_generated\|mac_out6\"" {  } { { "db/mult_d7n.tdf" "" { Text "C:/altera/13.0sp1/elec374/project/db/mult_d7n.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mul32.v" "" { Text "C:/altera/13.0sp1/elec374/project/mul32.v" 58 0 0 } } { "alu.v" "" { Text "C:/altera/13.0sp1/elec374/project/alu.v" 40 0 0 } } { "computer.v" "" { Text "C:/altera/13.0sp1/elec374/project/computer.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491579104142 "|computer|alu:alu1|mul32:mul1|lpm_mult:lpm_mult_component|mult_d7n:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu1\|mul32:mul1\|lpm_mult:lpm_mult_component\|mult_d7n:auto_generated\|mac_out8 " "Synthesized away node \"alu:alu1\|mul32:mul1\|lpm_mult:lpm_mult_component\|mult_d7n:auto_generated\|mac_out8\"" {  } { { "db/mult_d7n.tdf" "" { Text "C:/altera/13.0sp1/elec374/project/db/mult_d7n.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mul32.v" "" { Text "C:/altera/13.0sp1/elec374/project/mul32.v" 58 0 0 } } { "alu.v" "" { Text "C:/altera/13.0sp1/elec374/project/alu.v" 40 0 0 } } { "computer.v" "" { Text "C:/altera/13.0sp1/elec374/project/computer.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491579104142 "|computer|alu:alu1|mul32:mul1|lpm_mult:lpm_mult_component|mult_d7n:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1491579104142 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1491579104142 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1491579104502 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "93 " "93 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1491579104547 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/elec374/project/output_files/computer.map.smsg " "Generated suppressed messages file C:/altera/13.0sp1/elec374/project/output_files/computer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1491579104707 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1491579105056 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491579105056 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "33 " "Design contains 33 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "InPort_dataIn\[0\] " "No output dependent on input pin \"InPort_dataIn\[0\]\"" {  } { { "computer.v" "" { Text "C:/altera/13.0sp1/elec374/project/computer.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491579105127 "|computer|InPort_dataIn[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "InPort_dataIn\[1\] " "No output dependent on input pin \"InPort_dataIn\[1\]\"" {  } { { "computer.v" "" { Text "C:/altera/13.0sp1/elec374/project/computer.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491579105127 "|computer|InPort_dataIn[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "InPort_dataIn\[2\] " "No output dependent on input pin \"InPort_dataIn\[2\]\"" {  } { { "computer.v" "" { Text "C:/altera/13.0sp1/elec374/project/computer.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491579105127 "|computer|InPort_dataIn[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "InPort_dataIn\[3\] " "No output dependent on input pin \"InPort_dataIn\[3\]\"" {  } { { "computer.v" "" { Text "C:/altera/13.0sp1/elec374/project/computer.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491579105127 "|computer|InPort_dataIn[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "InPort_dataIn\[4\] " "No output dependent on input pin \"InPort_dataIn\[4\]\"" {  } { { "computer.v" "" { Text "C:/altera/13.0sp1/elec374/project/computer.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491579105127 "|computer|InPort_dataIn[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "InPort_dataIn\[5\] " "No output dependent on input pin \"InPort_dataIn\[5\]\"" {  } { { "computer.v" "" { Text "C:/altera/13.0sp1/elec374/project/computer.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491579105127 "|computer|InPort_dataIn[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "InPort_dataIn\[6\] " "No output dependent on input pin \"InPort_dataIn\[6\]\"" {  } { { "computer.v" "" { Text "C:/altera/13.0sp1/elec374/project/computer.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491579105127 "|computer|InPort_dataIn[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "InPort_dataIn\[7\] " "No output dependent on input pin \"InPort_dataIn\[7\]\"" {  } { { "computer.v" "" { Text "C:/altera/13.0sp1/elec374/project/computer.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491579105127 "|computer|InPort_dataIn[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "InPort_dataIn\[8\] " "No output dependent on input pin \"InPort_dataIn\[8\]\"" {  } { { "computer.v" "" { Text "C:/altera/13.0sp1/elec374/project/computer.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491579105127 "|computer|InPort_dataIn[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "InPort_dataIn\[9\] " "No output dependent on input pin \"InPort_dataIn\[9\]\"" {  } { { "computer.v" "" { Text "C:/altera/13.0sp1/elec374/project/computer.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491579105127 "|computer|InPort_dataIn[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "InPort_dataIn\[10\] " "No output dependent on input pin \"InPort_dataIn\[10\]\"" {  } { { "computer.v" "" { Text "C:/altera/13.0sp1/elec374/project/computer.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491579105127 "|computer|InPort_dataIn[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "InPort_dataIn\[11\] " "No output dependent on input pin \"InPort_dataIn\[11\]\"" {  } { { "computer.v" "" { Text "C:/altera/13.0sp1/elec374/project/computer.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491579105127 "|computer|InPort_dataIn[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "InPort_dataIn\[12\] " "No output dependent on input pin \"InPort_dataIn\[12\]\"" {  } { { "computer.v" "" { Text "C:/altera/13.0sp1/elec374/project/computer.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491579105127 "|computer|InPort_dataIn[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "InPort_dataIn\[13\] " "No output dependent on input pin \"InPort_dataIn\[13\]\"" {  } { { "computer.v" "" { Text "C:/altera/13.0sp1/elec374/project/computer.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491579105127 "|computer|InPort_dataIn[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "InPort_dataIn\[14\] " "No output dependent on input pin \"InPort_dataIn\[14\]\"" {  } { { "computer.v" "" { Text "C:/altera/13.0sp1/elec374/project/computer.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491579105127 "|computer|InPort_dataIn[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "InPort_dataIn\[15\] " "No output dependent on input pin \"InPort_dataIn\[15\]\"" {  } { { "computer.v" "" { Text "C:/altera/13.0sp1/elec374/project/computer.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491579105127 "|computer|InPort_dataIn[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "InPort_dataIn\[16\] " "No output dependent on input pin \"InPort_dataIn\[16\]\"" {  } { { "computer.v" "" { Text "C:/altera/13.0sp1/elec374/project/computer.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491579105127 "|computer|InPort_dataIn[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "InPort_dataIn\[17\] " "No output dependent on input pin \"InPort_dataIn\[17\]\"" {  } { { "computer.v" "" { Text "C:/altera/13.0sp1/elec374/project/computer.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491579105127 "|computer|InPort_dataIn[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "InPort_dataIn\[18\] " "No output dependent on input pin \"InPort_dataIn\[18\]\"" {  } { { "computer.v" "" { Text "C:/altera/13.0sp1/elec374/project/computer.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491579105127 "|computer|InPort_dataIn[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "InPort_dataIn\[19\] " "No output dependent on input pin \"InPort_dataIn\[19\]\"" {  } { { "computer.v" "" { Text "C:/altera/13.0sp1/elec374/project/computer.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491579105127 "|computer|InPort_dataIn[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "InPort_dataIn\[20\] " "No output dependent on input pin \"InPort_dataIn\[20\]\"" {  } { { "computer.v" "" { Text "C:/altera/13.0sp1/elec374/project/computer.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491579105127 "|computer|InPort_dataIn[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "InPort_dataIn\[21\] " "No output dependent on input pin \"InPort_dataIn\[21\]\"" {  } { { "computer.v" "" { Text "C:/altera/13.0sp1/elec374/project/computer.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491579105127 "|computer|InPort_dataIn[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "InPort_dataIn\[22\] " "No output dependent on input pin \"InPort_dataIn\[22\]\"" {  } { { "computer.v" "" { Text "C:/altera/13.0sp1/elec374/project/computer.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491579105127 "|computer|InPort_dataIn[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "InPort_dataIn\[23\] " "No output dependent on input pin \"InPort_dataIn\[23\]\"" {  } { { "computer.v" "" { Text "C:/altera/13.0sp1/elec374/project/computer.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491579105127 "|computer|InPort_dataIn[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "InPort_dataIn\[24\] " "No output dependent on input pin \"InPort_dataIn\[24\]\"" {  } { { "computer.v" "" { Text "C:/altera/13.0sp1/elec374/project/computer.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491579105127 "|computer|InPort_dataIn[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "InPort_dataIn\[25\] " "No output dependent on input pin \"InPort_dataIn\[25\]\"" {  } { { "computer.v" "" { Text "C:/altera/13.0sp1/elec374/project/computer.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491579105127 "|computer|InPort_dataIn[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "InPort_dataIn\[26\] " "No output dependent on input pin \"InPort_dataIn\[26\]\"" {  } { { "computer.v" "" { Text "C:/altera/13.0sp1/elec374/project/computer.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491579105127 "|computer|InPort_dataIn[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "InPort_dataIn\[27\] " "No output dependent on input pin \"InPort_dataIn\[27\]\"" {  } { { "computer.v" "" { Text "C:/altera/13.0sp1/elec374/project/computer.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491579105127 "|computer|InPort_dataIn[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "InPort_dataIn\[28\] " "No output dependent on input pin \"InPort_dataIn\[28\]\"" {  } { { "computer.v" "" { Text "C:/altera/13.0sp1/elec374/project/computer.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491579105127 "|computer|InPort_dataIn[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "InPort_dataIn\[29\] " "No output dependent on input pin \"InPort_dataIn\[29\]\"" {  } { { "computer.v" "" { Text "C:/altera/13.0sp1/elec374/project/computer.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491579105127 "|computer|InPort_dataIn[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "InPort_dataIn\[30\] " "No output dependent on input pin \"InPort_dataIn\[30\]\"" {  } { { "computer.v" "" { Text "C:/altera/13.0sp1/elec374/project/computer.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491579105127 "|computer|InPort_dataIn[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "InPort_dataIn\[31\] " "No output dependent on input pin \"InPort_dataIn\[31\]\"" {  } { { "computer.v" "" { Text "C:/altera/13.0sp1/elec374/project/computer.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491579105127 "|computer|InPort_dataIn[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "computer.v" "" { Text "C:/altera/13.0sp1/elec374/project/computer.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491579105127 "|computer|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1491579105127 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "33 " "Implemented 33 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1491579105129 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1491579105129 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1491579105129 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "502 " "Peak virtual memory: 502 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1491579105175 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 07 11:31:45 2017 " "Processing ended: Fri Apr 07 11:31:45 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1491579105175 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1491579105175 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1491579105175 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1491579105175 ""}
