<profile>

<section name = "Vitis HLS Report for 'ContourApproximation_Pipeline_CHECK_DIFFER_LOOP'" level="0">
<item name = "Date">Thu Dec  5 15:29:02 2024
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">contour_approximation</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 9.780 ns, 0 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">4, 255, 40.000 ns, 2.550 us, 4, 255, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- CHECK_DIFFER_LOOP">2, 252, 3, 1, 1, 0 ~ 250, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 358, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 84, -</column>
<column name="Register">-, -, 134, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln160_fu_172_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln161_fu_382_p2">+, 0, 0, 23, 16, 1</column>
<column name="and_ln145_1_fu_376_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln145_2_fu_396_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln145_3_fu_402_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln145_4_fu_408_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln145_fu_370_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_tran4to5_state2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln145_1_fu_250_p2">icmp, 0, 0, 30, 23, 1</column>
<column name="icmp_ln145_2_fu_256_p2">icmp, 0, 0, 15, 8, 2</column>
<column name="icmp_ln145_3_fu_262_p2">icmp, 0, 0, 30, 23, 1</column>
<column name="icmp_ln145_4_fu_338_p2">icmp, 0, 0, 15, 8, 2</column>
<column name="icmp_ln145_5_fu_344_p2">icmp, 0, 0, 30, 23, 1</column>
<column name="icmp_ln145_6_fu_350_p2">icmp, 0, 0, 15, 8, 2</column>
<column name="icmp_ln145_7_fu_356_p2">icmp, 0, 0, 30, 23, 1</column>
<column name="icmp_ln145_fu_244_p2">icmp, 0, 0, 15, 8, 2</column>
<column name="icmp_ln158_fu_166_p2">icmp, 0, 0, 39, 32, 8</column>
<column name="icmp_ln163_fu_188_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="or_ln145_1_fu_366_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln145_2_fu_388_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln145_3_fu_392_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln145_fu_362_p2">or, 0, 0, 2, 1, 1</column>
<column name="nb_pts_reduce_1_fu_414_p3">select, 0, 0, 16, 1, 16</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">25, 5, 1, 5</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_phi_mux_UnifiedRetVal_phi_fu_129_p4">9, 2, 1, 2</column>
<column name="ap_return">9, 2, 1, 2</column>
<column name="i_fu_76">9, 2, 32, 64</column>
<column name="nb_pts_reduce_fu_72">9, 2, 16, 32</column>
<column name="nb_pts_reduce_out">14, 3, 16, 48</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="UnifiedRetVal_reg_125">1, 0, 1, 0</column>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_exit_tran_regpp0">1, 0, 2, 1</column>
<column name="ap_return_preg">1, 0, 1, 0</column>
<column name="i_fu_76">32, 0, 32, 0</column>
<column name="icmp_ln145_1_reg_479">1, 0, 1, 0</column>
<column name="icmp_ln145_2_reg_484">1, 0, 1, 0</column>
<column name="icmp_ln145_3_reg_489">1, 0, 1, 0</column>
<column name="icmp_ln145_4_reg_504">1, 0, 1, 0</column>
<column name="icmp_ln145_5_reg_509">1, 0, 1, 0</column>
<column name="icmp_ln145_6_reg_514">1, 0, 1, 0</column>
<column name="icmp_ln145_7_reg_519">1, 0, 1, 0</column>
<column name="icmp_ln145_reg_474">1, 0, 1, 0</column>
<column name="icmp_ln158_reg_446">1, 0, 1, 0</column>
<column name="icmp_ln158_reg_446_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln163_reg_460">1, 0, 1, 0</column>
<column name="icmp_ln163_reg_460_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="nb_pts_reduce_1_reg_529">16, 0, 16, 0</column>
<column name="nb_pts_reduce_fu_72">16, 0, 16, 0</column>
<column name="nb_pts_reduce_load_reg_524">16, 0, 16, 0</column>
<column name="sext_ln75_cast_reg_441">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, ContourApproximation_Pipeline_CHECK_DIFFER_LOOP, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, ContourApproximation_Pipeline_CHECK_DIFFER_LOOP, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, ContourApproximation_Pipeline_CHECK_DIFFER_LOOP, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, ContourApproximation_Pipeline_CHECK_DIFFER_LOOP, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, ContourApproximation_Pipeline_CHECK_DIFFER_LOOP, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, ContourApproximation_Pipeline_CHECK_DIFFER_LOOP, return value</column>
<column name="ap_return">out, 1, ap_ctrl_hs, ContourApproximation_Pipeline_CHECK_DIFFER_LOOP, return value</column>
<column name="grp_fu_21023_p_din0">out, 32, ap_ctrl_hs, ContourApproximation_Pipeline_CHECK_DIFFER_LOOP, return value</column>
<column name="grp_fu_21023_p_din1">out, 32, ap_ctrl_hs, ContourApproximation_Pipeline_CHECK_DIFFER_LOOP, return value</column>
<column name="grp_fu_21023_p_opcode">out, 5, ap_ctrl_hs, ContourApproximation_Pipeline_CHECK_DIFFER_LOOP, return value</column>
<column name="grp_fu_21023_p_dout0">in, 1, ap_ctrl_hs, ContourApproximation_Pipeline_CHECK_DIFFER_LOOP, return value</column>
<column name="grp_fu_21023_p_ce">out, 1, ap_ctrl_hs, ContourApproximation_Pipeline_CHECK_DIFFER_LOOP, return value</column>
<column name="grp_fu_42943_p_din0">out, 32, ap_ctrl_hs, ContourApproximation_Pipeline_CHECK_DIFFER_LOOP, return value</column>
<column name="grp_fu_42943_p_din1">out, 32, ap_ctrl_hs, ContourApproximation_Pipeline_CHECK_DIFFER_LOOP, return value</column>
<column name="grp_fu_42943_p_opcode">out, 5, ap_ctrl_hs, ContourApproximation_Pipeline_CHECK_DIFFER_LOOP, return value</column>
<column name="grp_fu_42943_p_dout0">in, 1, ap_ctrl_hs, ContourApproximation_Pipeline_CHECK_DIFFER_LOOP, return value</column>
<column name="grp_fu_42943_p_ce">out, 1, ap_ctrl_hs, ContourApproximation_Pipeline_CHECK_DIFFER_LOOP, return value</column>
<column name="p_address0">out, 8, ap_memory, p, array</column>
<column name="p_ce0">out, 1, ap_memory, p, array</column>
<column name="p_q0">in, 64, ap_memory, p, array</column>
<column name="p_address1">out, 8, ap_memory, p, array</column>
<column name="p_ce1">out, 1, ap_memory, p, array</column>
<column name="p_q1">in, 64, ap_memory, p, array</column>
<column name="sext_ln75">in, 17, ap_none, sext_ln75, scalar</column>
<column name="nb_pts_reduce_out">out, 16, ap_vld, nb_pts_reduce_out, pointer</column>
<column name="nb_pts_reduce_out_ap_vld">out, 1, ap_vld, nb_pts_reduce_out, pointer</column>
<column name="nb_pts_reduce_1_out">out, 16, ap_vld, nb_pts_reduce_1_out, pointer</column>
<column name="nb_pts_reduce_1_out_ap_vld">out, 1, ap_vld, nb_pts_reduce_1_out, pointer</column>
</table>
</item>
</section>
</profile>
