// Seed: 1044442059
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_4 = id_5;
  id_6 :
  assert property (@(posedge -1) 1 - 1)
  else $unsigned(34);
  ;
endmodule
module module_1 (
    input  wor   id_0,
    input  uwire id_1,
    output tri1  id_2,
    output tri0  id_3,
    output wor   id_4
);
  wire id_6;
  parameter id_7 = -1;
  parameter id_8 = id_7;
  logic [-1 : 1 'b0] id_9;
  wire id_10;
  module_0 modCall_1 (
      id_10,
      id_6,
      id_8,
      id_9,
      id_9
  );
endmodule
