$date
  Thu Jun 20 10:25:28 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module comparator_tb $end
$var reg 8 ! a[7:0] $end
$var reg 8 " b[7:0] $end
$var reg 1 # maior $end
$var reg 1 $ igual $end
$var reg 1 % menor $end
$scope module uut $end
$var reg 8 & a[7:0] $end
$var reg 8 ' b[7:0] $end
$var reg 1 ( maior $end
$var reg 1 ) menor $end
$var reg 1 * igual $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00000010 !
b00000100 "
0#
0$
1%
b00000010 &
b00000100 '
0(
1)
0*
#10000000
b00000110 !
b00000011 "
1#
0%
b00000110 &
b00000011 '
1(
0)
#20000000
b00001010 !
b00001010 "
0#
1$
b00001010 &
b00001010 '
0(
1*
#30000000
b00000001 !
b00000111 "
0$
1%
b00000001 &
b00000111 '
1)
0*
#40000000
b00001111 !
b00000000 "
1#
0%
b00001111 &
b00000000 '
1(
0)
#50000000
