ARM GAS  /var/folders/_c/bzh31km95w93pchrq57d_8040000gn/T//ccShzs7A.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_CAN_RxFifo0MsgPendingCallback,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_CAN_RxFifo0MsgPendingCallback
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_CAN_RxFifo0MsgPendingCallback:
  27              	.LVL0:
  28              	.LFB130:
  29              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "can.h"
  22:Core/Src/main.c **** #include "i2c.h"
  23:Core/Src/main.c **** #include "spi.h"
  24:Core/Src/main.c **** #include "usart.h"
  25:Core/Src/main.c **** #include "gpio.h"
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  29:Core/Src/main.c **** 
ARM GAS  /var/folders/_c/bzh31km95w93pchrq57d_8040000gn/T//ccShzs7A.s 			page 2


  30:Core/Src/main.c **** /* USER CODE END Includes */
  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* USER CODE END PTD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PD */
  39:Core/Src/main.c **** /* USER CODE END PD */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  42:Core/Src/main.c **** /* USER CODE BEGIN PM */
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* USER CODE END PM */
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* USER CODE BEGIN PV */
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** CAN_TxHeaderTypeDef TxHeader;
  51:Core/Src/main.c **** CAN_RxHeaderTypeDef RxHeader;
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** uint8_t RxData[8];
  54:Core/Src/main.c **** uint8_t TxData[8];
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** CAN_TxMailBox_TypeDef TxMailBox;
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** int x = 1;
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** uint8_t MSG[30];
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** uint32_t no_of_mailboxes = 5;
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
  65:Core/Src/main.c **** {
  30              		.loc 1 65 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 65 1 is_stmt 0 view .LVU1
  35 0000 08B5     		push	{r3, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 8
  38              		.cfi_offset 3, -8
  39              		.cfi_offset 14, -4
  66:Core/Src/main.c ****   HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData);
  40              		.loc 1 66 3 is_stmt 1 view .LVU2
  41 0002 054B     		ldr	r3, .L3
  42 0004 054A     		ldr	r2, .L3+4
  43 0006 0021     		movs	r1, #0
  44 0008 FFF7FEFF 		bl	HAL_CAN_GetRxMessage
  45              	.LVL1:
  67:Core/Src/main.c ****   HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin);
  46              		.loc 1 67 3 view .LVU3
  47 000c 4FF48071 		mov	r1, #256
  48 0010 0348     		ldr	r0, .L3+8
ARM GAS  /var/folders/_c/bzh31km95w93pchrq57d_8040000gn/T//ccShzs7A.s 			page 3


  49 0012 FFF7FEFF 		bl	HAL_GPIO_TogglePin
  50              	.LVL2:
  68:Core/Src/main.c **** }
  51              		.loc 1 68 1 is_stmt 0 view .LVU4
  52 0016 08BD     		pop	{r3, pc}
  53              	.L4:
  54              		.align	2
  55              	.L3:
  56 0018 00000000 		.word	.LANCHOR0
  57 001c 00000000 		.word	.LANCHOR1
  58 0020 00100048 		.word	1207963648
  59              		.cfi_endproc
  60              	.LFE130:
  62              		.section	.text.Error_Handler,"ax",%progbits
  63              		.align	1
  64              		.global	Error_Handler
  65              		.syntax unified
  66              		.thumb
  67              		.thumb_func
  69              	Error_Handler:
  70              	.LFB133:
  69:Core/Src/main.c **** 
  70:Core/Src/main.c **** /* USER CODE END PV */
  71:Core/Src/main.c **** 
  72:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  73:Core/Src/main.c **** void SystemClock_Config(void);
  74:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  75:Core/Src/main.c **** 
  76:Core/Src/main.c **** /* USER CODE END PFP */
  77:Core/Src/main.c **** 
  78:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  79:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  80:Core/Src/main.c **** 
  81:Core/Src/main.c **** /* USER CODE END 0 */
  82:Core/Src/main.c **** 
  83:Core/Src/main.c **** /**
  84:Core/Src/main.c ****   * @brief  The application entry point.
  85:Core/Src/main.c ****   * @retval int
  86:Core/Src/main.c ****   */
  87:Core/Src/main.c **** int main(void)
  88:Core/Src/main.c **** {
  89:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  90:Core/Src/main.c **** 
  91:Core/Src/main.c ****   /* USER CODE END 1 */
  92:Core/Src/main.c **** 
  93:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  94:Core/Src/main.c **** 
  95:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  96:Core/Src/main.c ****   HAL_Init();
  97:Core/Src/main.c **** 
  98:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  99:Core/Src/main.c **** 
 100:Core/Src/main.c ****   /* USER CODE END Init */
 101:Core/Src/main.c **** 
 102:Core/Src/main.c ****   /* Configure the system clock */
 103:Core/Src/main.c ****   SystemClock_Config();
 104:Core/Src/main.c **** 
ARM GAS  /var/folders/_c/bzh31km95w93pchrq57d_8040000gn/T//ccShzs7A.s 			page 4


 105:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 106:Core/Src/main.c **** 
 107:Core/Src/main.c ****   /* USER CODE END SysInit */
 108:Core/Src/main.c **** 
 109:Core/Src/main.c ****   /* Initialize all configured peripherals */
 110:Core/Src/main.c ****   MX_GPIO_Init();
 111:Core/Src/main.c ****   MX_CAN_Init();
 112:Core/Src/main.c ****   MX_I2C1_Init();
 113:Core/Src/main.c ****   MX_SPI1_Init();
 114:Core/Src/main.c ****   MX_USB_PCD_Init();
 115:Core/Src/main.c ****   MX_USART1_UART_Init();
 116:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 117:Core/Src/main.c **** 
 118:Core/Src/main.c ****   HAL_CAN_Start(&hcan);
 119:Core/Src/main.c ****   x = HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 120:Core/Src/main.c ****   if(x == HAL_OK)
 121:Core/Src/main.c ****   {
 122:Core/Src/main.c ****     sprintf((char*) MSG, "Notification Setting Success\n");
 123:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, MSG, sizeof(MSG), 100);
 124:Core/Src/main.c ****   }
 125:Core/Src/main.c ****   else
 126:Core/Src/main.c ****   {
 127:Core/Src/main.c ****     sprintf((char*) MSG, "Notification Setting Failed\n");
 128:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, MSG, sizeof(MSG), 100);
 129:Core/Src/main.c ****   }
 130:Core/Src/main.c **** 
 131:Core/Src/main.c ****   TxHeader.DLC = 1;
 132:Core/Src/main.c ****   TxHeader.ExtId = 0;
 133:Core/Src/main.c ****   TxHeader.IDE = CAN_ID_STD;
 134:Core/Src/main.c ****   TxHeader.RTR = CAN_RTR_DATA;
 135:Core/Src/main.c ****   TxHeader.StdId = 0x103;
 136:Core/Src/main.c ****   TxHeader.TransmitGlobalTime = DISABLE;
 137:Core/Src/main.c **** 
 138:Core/Src/main.c ****   TxData[0] = 100;
 139:Core/Src/main.c **** 
 140:Core/Src/main.c ****   /* USER CODE END 2 */
 141:Core/Src/main.c **** 
 142:Core/Src/main.c ****   /* Infinite loop */
 143:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 144:Core/Src/main.c ****   while (1)
 145:Core/Src/main.c ****   {
 146:Core/Src/main.c ****     /* USER CODE END WHILE */
 147:Core/Src/main.c ****     x=1;
 148:Core/Src/main.c ****     HAL_GPIO_TogglePin(LD9_GPIO_Port,LD9_Pin);
 149:Core/Src/main.c ****     x = HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxData, &TxMailBox);
 150:Core/Src/main.c ****     if(x == HAL_OK)
 151:Core/Src/main.c ****     {
 152:Core/Src/main.c ****       sprintf((char*) MSG, "Sent Success\n");
 153:Core/Src/main.c ****       HAL_UART_Transmit(&huart1, MSG, sizeof(MSG), 100);
 154:Core/Src/main.c ****     }
 155:Core/Src/main.c ****     else
 156:Core/Src/main.c ****     {
 157:Core/Src/main.c ****       sprintf((char*) MSG, "Sent Failed\n");
 158:Core/Src/main.c ****       HAL_UART_Transmit(&huart1, MSG, sizeof(MSG), 100);
 159:Core/Src/main.c ****     }
 160:Core/Src/main.c ****     no_of_mailboxes = HAL_CAN_GetTxMailboxesFreeLevel(&hcan);
 161:Core/Src/main.c ****     sprintf((char*) MSG, "free Tx mailboxes = %d\r\n", no_of_mailboxes);
ARM GAS  /var/folders/_c/bzh31km95w93pchrq57d_8040000gn/T//ccShzs7A.s 			page 5


 162:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, MSG, sizeof(MSG), 100);
 163:Core/Src/main.c ****     sprintf((char*) MSG, "STD.ID = %d\r\n", RxHeader.StdId);
 164:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, MSG, sizeof(MSG), 100);
 165:Core/Src/main.c ****     sprintf((char*) MSG, "Received Data = %d\r\n", RxData[0]);
 166:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, MSG, sizeof(MSG), 100);
 167:Core/Src/main.c ****     HAL_Delay(1000);
 168:Core/Src/main.c **** 
 169:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 170:Core/Src/main.c ****   }
 171:Core/Src/main.c ****   /* USER CODE END 3 */
 172:Core/Src/main.c **** }
 173:Core/Src/main.c **** 
 174:Core/Src/main.c **** /**
 175:Core/Src/main.c ****   * @brief System Clock Configuration
 176:Core/Src/main.c ****   * @retval None
 177:Core/Src/main.c ****   */
 178:Core/Src/main.c **** void SystemClock_Config(void)
 179:Core/Src/main.c **** {
 180:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 181:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 182:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 183:Core/Src/main.c **** 
 184:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 185:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 186:Core/Src/main.c ****   */
 187:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 188:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 189:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 190:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 191:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 192:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 193:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 194:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 195:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 196:Core/Src/main.c ****   {
 197:Core/Src/main.c ****     Error_Handler();
 198:Core/Src/main.c ****   }
 199:Core/Src/main.c **** 
 200:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 201:Core/Src/main.c ****   */
 202:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 203:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 204:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 205:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 206:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 207:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 208:Core/Src/main.c **** 
 209:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 210:Core/Src/main.c ****   {
 211:Core/Src/main.c ****     Error_Handler();
 212:Core/Src/main.c ****   }
 213:Core/Src/main.c ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_USART1
 214:Core/Src/main.c ****                               |RCC_PERIPHCLK_I2C1;
 215:Core/Src/main.c ****   PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 216:Core/Src/main.c ****   PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 217:Core/Src/main.c ****   PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL;
 218:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
ARM GAS  /var/folders/_c/bzh31km95w93pchrq57d_8040000gn/T//ccShzs7A.s 			page 6


 219:Core/Src/main.c ****   {
 220:Core/Src/main.c ****     Error_Handler();
 221:Core/Src/main.c ****   }
 222:Core/Src/main.c **** }
 223:Core/Src/main.c **** 
 224:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 225:Core/Src/main.c **** 
 226:Core/Src/main.c **** /* USER CODE END 4 */
 227:Core/Src/main.c **** 
 228:Core/Src/main.c **** /**
 229:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 230:Core/Src/main.c ****   * @retval None
 231:Core/Src/main.c ****   */
 232:Core/Src/main.c **** void Error_Handler(void)
 233:Core/Src/main.c **** {
  71              		.loc 1 233 1 is_stmt 1 view -0
  72              		.cfi_startproc
  73              		@ Volatile: function does not return.
  74              		@ args = 0, pretend = 0, frame = 0
  75              		@ frame_needed = 0, uses_anonymous_args = 0
  76              		@ link register save eliminated.
 234:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 235:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 236:Core/Src/main.c ****   __disable_irq();
  77              		.loc 1 236 3 view .LVU6
  78              	.LBB4:
  79              	.LBI4:
  80              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
ARM GAS  /var/folders/_c/bzh31km95w93pchrq57d_8040000gn/T//ccShzs7A.s 			page 7


  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
ARM GAS  /var/folders/_c/bzh31km95w93pchrq57d_8040000gn/T//ccShzs7A.s 			page 8


  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
  81              		.loc 2 140 27 view .LVU7
  82              	.LBB5:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /var/folders/_c/bzh31km95w93pchrq57d_8040000gn/T//ccShzs7A.s 			page 9


 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  83              		.loc 2 142 3 view .LVU8
  84              		.syntax unified
  85              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
  86 0000 72B6     		cpsid i
  87              	@ 0 "" 2
  88              		.thumb
  89              		.syntax unified
  90              	.L6:
  91              	.LBE5:
  92              	.LBE4:
 237:Core/Src/main.c ****   while (1)
  93              		.loc 1 237 3 discriminator 1 view .LVU9
 238:Core/Src/main.c ****   {
 239:Core/Src/main.c ****   }
  94              		.loc 1 239 3 discriminator 1 view .LVU10
 237:Core/Src/main.c ****   while (1)
  95              		.loc 1 237 9 discriminator 1 view .LVU11
  96 0002 FEE7     		b	.L6
  97              		.cfi_endproc
  98              	.LFE133:
 100              		.section	.text.SystemClock_Config,"ax",%progbits
 101              		.align	1
 102              		.global	SystemClock_Config
 103              		.syntax unified
 104              		.thumb
 105              		.thumb_func
 107              	SystemClock_Config:
 108              	.LFB132:
 179:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 109              		.loc 1 179 1 view -0
 110              		.cfi_startproc
 111              		@ args = 0, pretend = 0, frame = 120
 112              		@ frame_needed = 0, uses_anonymous_args = 0
 113 0000 00B5     		push	{lr}
 114              	.LCFI1:
 115              		.cfi_def_cfa_offset 4
 116              		.cfi_offset 14, -4
 117 0002 9FB0     		sub	sp, sp, #124
 118              	.LCFI2:
 119              		.cfi_def_cfa_offset 128
 180:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 120              		.loc 1 180 3 view .LVU13
 180:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 121              		.loc 1 180 22 is_stmt 0 view .LVU14
 122 0004 2822     		movs	r2, #40
 123 0006 0021     		movs	r1, #0
 124 0008 14A8     		add	r0, sp, #80
 125 000a FFF7FEFF 		bl	memset
 126              	.LVL3:
 181:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 127              		.loc 1 181 3 is_stmt 1 view .LVU15
 181:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 128              		.loc 1 181 22 is_stmt 0 view .LVU16
 129 000e 0021     		movs	r1, #0
 130 0010 0F91     		str	r1, [sp, #60]
 131 0012 1091     		str	r1, [sp, #64]
ARM GAS  /var/folders/_c/bzh31km95w93pchrq57d_8040000gn/T//ccShzs7A.s 			page 10


 132 0014 1191     		str	r1, [sp, #68]
 133 0016 1291     		str	r1, [sp, #72]
 134 0018 1391     		str	r1, [sp, #76]
 182:Core/Src/main.c **** 
 135              		.loc 1 182 3 is_stmt 1 view .LVU17
 182:Core/Src/main.c **** 
 136              		.loc 1 182 28 is_stmt 0 view .LVU18
 137 001a 3C22     		movs	r2, #60
 138 001c 6846     		mov	r0, sp
 139 001e FFF7FEFF 		bl	memset
 140              	.LVL4:
 187:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 141              		.loc 1 187 3 is_stmt 1 view .LVU19
 187:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 142              		.loc 1 187 36 is_stmt 0 view .LVU20
 143 0022 0323     		movs	r3, #3
 144 0024 1493     		str	r3, [sp, #80]
 188:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 145              		.loc 1 188 3 is_stmt 1 view .LVU21
 188:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 146              		.loc 1 188 30 is_stmt 0 view .LVU22
 147 0026 4FF4A023 		mov	r3, #327680
 148 002a 1593     		str	r3, [sp, #84]
 189:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 149              		.loc 1 189 3 is_stmt 1 view .LVU23
 190:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 150              		.loc 1 190 3 view .LVU24
 190:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 151              		.loc 1 190 30 is_stmt 0 view .LVU25
 152 002c 0123     		movs	r3, #1
 153 002e 1893     		str	r3, [sp, #96]
 191:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 154              		.loc 1 191 3 is_stmt 1 view .LVU26
 191:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 155              		.loc 1 191 41 is_stmt 0 view .LVU27
 156 0030 1023     		movs	r3, #16
 157 0032 1993     		str	r3, [sp, #100]
 192:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 158              		.loc 1 192 3 is_stmt 1 view .LVU28
 192:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 159              		.loc 1 192 34 is_stmt 0 view .LVU29
 160 0034 0223     		movs	r3, #2
 161 0036 1B93     		str	r3, [sp, #108]
 193:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 162              		.loc 1 193 3 is_stmt 1 view .LVU30
 193:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 163              		.loc 1 193 35 is_stmt 0 view .LVU31
 164 0038 4FF48033 		mov	r3, #65536
 165 003c 1C93     		str	r3, [sp, #112]
 194:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 166              		.loc 1 194 3 is_stmt 1 view .LVU32
 194:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 167              		.loc 1 194 32 is_stmt 0 view .LVU33
 168 003e 4FF48013 		mov	r3, #1048576
 169 0042 1D93     		str	r3, [sp, #116]
 195:Core/Src/main.c ****   {
 170              		.loc 1 195 3 is_stmt 1 view .LVU34
ARM GAS  /var/folders/_c/bzh31km95w93pchrq57d_8040000gn/T//ccShzs7A.s 			page 11


 195:Core/Src/main.c ****   {
 171              		.loc 1 195 7 is_stmt 0 view .LVU35
 172 0044 14A8     		add	r0, sp, #80
 173 0046 FFF7FEFF 		bl	HAL_RCC_OscConfig
 174              	.LVL5:
 195:Core/Src/main.c ****   {
 175              		.loc 1 195 6 view .LVU36
 176 004a E8B9     		cbnz	r0, .L12
 202:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 177              		.loc 1 202 3 is_stmt 1 view .LVU37
 202:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 178              		.loc 1 202 31 is_stmt 0 view .LVU38
 179 004c 0F23     		movs	r3, #15
 180 004e 0F93     		str	r3, [sp, #60]
 204:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 181              		.loc 1 204 3 is_stmt 1 view .LVU39
 204:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 182              		.loc 1 204 34 is_stmt 0 view .LVU40
 183 0050 0223     		movs	r3, #2
 184 0052 1093     		str	r3, [sp, #64]
 205:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 185              		.loc 1 205 3 is_stmt 1 view .LVU41
 205:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 186              		.loc 1 205 35 is_stmt 0 view .LVU42
 187 0054 0023     		movs	r3, #0
 188 0056 1193     		str	r3, [sp, #68]
 206:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 189              		.loc 1 206 3 is_stmt 1 view .LVU43
 206:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 190              		.loc 1 206 36 is_stmt 0 view .LVU44
 191 0058 4FF48062 		mov	r2, #1024
 192 005c 1292     		str	r2, [sp, #72]
 207:Core/Src/main.c **** 
 193              		.loc 1 207 3 is_stmt 1 view .LVU45
 207:Core/Src/main.c **** 
 194              		.loc 1 207 36 is_stmt 0 view .LVU46
 195 005e 1393     		str	r3, [sp, #76]
 209:Core/Src/main.c ****   {
 196              		.loc 1 209 3 is_stmt 1 view .LVU47
 209:Core/Src/main.c ****   {
 197              		.loc 1 209 7 is_stmt 0 view .LVU48
 198 0060 0121     		movs	r1, #1
 199 0062 0FA8     		add	r0, sp, #60
 200 0064 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 201              	.LVL6:
 209:Core/Src/main.c ****   {
 202              		.loc 1 209 6 view .LVU49
 203 0068 80B9     		cbnz	r0, .L13
 213:Core/Src/main.c ****                               |RCC_PERIPHCLK_I2C1;
 204              		.loc 1 213 3 is_stmt 1 view .LVU50
 213:Core/Src/main.c ****                               |RCC_PERIPHCLK_I2C1;
 205              		.loc 1 213 38 is_stmt 0 view .LVU51
 206 006a 0A4B     		ldr	r3, .L15
 207 006c 0093     		str	r3, [sp]
 215:Core/Src/main.c ****   PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 208              		.loc 1 215 3 is_stmt 1 view .LVU52
 215:Core/Src/main.c ****   PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
ARM GAS  /var/folders/_c/bzh31km95w93pchrq57d_8040000gn/T//ccShzs7A.s 			page 12


 209              		.loc 1 215 38 is_stmt 0 view .LVU53
 210 006e 0023     		movs	r3, #0
 211 0070 0293     		str	r3, [sp, #8]
 216:Core/Src/main.c ****   PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL;
 212              		.loc 1 216 3 is_stmt 1 view .LVU54
 216:Core/Src/main.c ****   PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL;
 213              		.loc 1 216 36 is_stmt 0 view .LVU55
 214 0072 0793     		str	r3, [sp, #28]
 217:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 215              		.loc 1 217 3 is_stmt 1 view .LVU56
 217:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 216              		.loc 1 217 35 is_stmt 0 view .LVU57
 217 0074 4FF48003 		mov	r3, #4194304
 218 0078 0E93     		str	r3, [sp, #56]
 218:Core/Src/main.c ****   {
 219              		.loc 1 218 3 is_stmt 1 view .LVU58
 218:Core/Src/main.c ****   {
 220              		.loc 1 218 7 is_stmt 0 view .LVU59
 221 007a 6846     		mov	r0, sp
 222 007c FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 223              	.LVL7:
 218:Core/Src/main.c ****   {
 224              		.loc 1 218 6 view .LVU60
 225 0080 30B9     		cbnz	r0, .L14
 222:Core/Src/main.c **** 
 226              		.loc 1 222 1 view .LVU61
 227 0082 1FB0     		add	sp, sp, #124
 228              	.LCFI3:
 229              		.cfi_remember_state
 230              		.cfi_def_cfa_offset 4
 231              		@ sp needed
 232 0084 5DF804FB 		ldr	pc, [sp], #4
 233              	.L12:
 234              	.LCFI4:
 235              		.cfi_restore_state
 197:Core/Src/main.c ****   }
 236              		.loc 1 197 5 is_stmt 1 view .LVU62
 237 0088 FFF7FEFF 		bl	Error_Handler
 238              	.LVL8:
 239              	.L13:
 211:Core/Src/main.c ****   }
 240              		.loc 1 211 5 view .LVU63
 241 008c FFF7FEFF 		bl	Error_Handler
 242              	.LVL9:
 243              	.L14:
 220:Core/Src/main.c ****   }
 244              		.loc 1 220 5 view .LVU64
 245 0090 FFF7FEFF 		bl	Error_Handler
 246              	.LVL10:
 247              	.L16:
 248              		.align	2
 249              	.L15:
 250 0094 21000200 		.word	131105
 251              		.cfi_endproc
 252              	.LFE132:
 254              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 255              		.align	2
ARM GAS  /var/folders/_c/bzh31km95w93pchrq57d_8040000gn/T//ccShzs7A.s 			page 13


 256              	.LC0:
 257 0000 4E6F7469 		.ascii	"Notification Setting Success\012\000"
 257      66696361 
 257      74696F6E 
 257      20536574 
 257      74696E67 
 258 001e 0000     		.align	2
 259              	.LC1:
 260 0020 4E6F7469 		.ascii	"Notification Setting Failed\012\000"
 260      66696361 
 260      74696F6E 
 260      20536574 
 260      74696E67 
 261 003d 000000   		.align	2
 262              	.LC2:
 263 0040 53656E74 		.ascii	"Sent Success\012\000"
 263      20537563 
 263      63657373 
 263      0A00
 264 004e 0000     		.align	2
 265              	.LC3:
 266 0050 53656E74 		.ascii	"Sent Failed\012\000"
 266      20466169 
 266      6C65640A 
 266      00
 267 005d 000000   		.align	2
 268              	.LC4:
 269 0060 66726565 		.ascii	"free Tx mailboxes = %d\015\012\000"
 269      20547820 
 269      6D61696C 
 269      626F7865 
 269      73203D20 
 270 0079 000000   		.align	2
 271              	.LC5:
 272 007c 5354442E 		.ascii	"STD.ID = %d\015\012\000"
 272      4944203D 
 272      2025640D 
 272      0A00
 273 008a 0000     		.align	2
 274              	.LC6:
 275 008c 52656365 		.ascii	"Received Data = %d\015\012\000"
 275      69766564 
 275      20446174 
 275      61203D20 
 275      25640D0A 
 276              		.section	.text.main,"ax",%progbits
 277              		.align	1
 278              		.global	main
 279              		.syntax unified
 280              		.thumb
 281              		.thumb_func
 283              	main:
 284              	.LFB131:
  88:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 285              		.loc 1 88 1 view -0
 286              		.cfi_startproc
 287              		@ Volatile: function does not return.
ARM GAS  /var/folders/_c/bzh31km95w93pchrq57d_8040000gn/T//ccShzs7A.s 			page 14


 288              		@ args = 0, pretend = 0, frame = 0
 289              		@ frame_needed = 0, uses_anonymous_args = 0
 290 0000 08B5     		push	{r3, lr}
 291              	.LCFI5:
 292              		.cfi_def_cfa_offset 8
 293              		.cfi_offset 3, -8
 294              		.cfi_offset 14, -4
  96:Core/Src/main.c **** 
 295              		.loc 1 96 3 view .LVU66
 296 0002 FFF7FEFF 		bl	HAL_Init
 297              	.LVL11:
 103:Core/Src/main.c **** 
 298              		.loc 1 103 3 view .LVU67
 299 0006 FFF7FEFF 		bl	SystemClock_Config
 300              	.LVL12:
 110:Core/Src/main.c ****   MX_CAN_Init();
 301              		.loc 1 110 3 view .LVU68
 302 000a FFF7FEFF 		bl	MX_GPIO_Init
 303              	.LVL13:
 111:Core/Src/main.c ****   MX_I2C1_Init();
 304              		.loc 1 111 3 view .LVU69
 305 000e FFF7FEFF 		bl	MX_CAN_Init
 306              	.LVL14:
 112:Core/Src/main.c ****   MX_SPI1_Init();
 307              		.loc 1 112 3 view .LVU70
 308 0012 FFF7FEFF 		bl	MX_I2C1_Init
 309              	.LVL15:
 113:Core/Src/main.c ****   MX_USB_PCD_Init();
 310              		.loc 1 113 3 view .LVU71
 311 0016 FFF7FEFF 		bl	MX_SPI1_Init
 312              	.LVL16:
 114:Core/Src/main.c ****   MX_USART1_UART_Init();
 313              		.loc 1 114 3 view .LVU72
 314 001a FFF7FEFF 		bl	MX_USB_PCD_Init
 315              	.LVL17:
 115:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 316              		.loc 1 115 3 view .LVU73
 317 001e FFF7FEFF 		bl	MX_USART1_UART_Init
 318              	.LVL18:
 118:Core/Src/main.c ****   x = HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 319              		.loc 1 118 3 view .LVU74
 320 0022 484C     		ldr	r4, .L25
 321 0024 2046     		mov	r0, r4
 322 0026 FFF7FEFF 		bl	HAL_CAN_Start
 323              	.LVL19:
 119:Core/Src/main.c ****   if(x == HAL_OK)
 324              		.loc 1 119 3 view .LVU75
 119:Core/Src/main.c ****   if(x == HAL_OK)
 325              		.loc 1 119 7 is_stmt 0 view .LVU76
 326 002a 0221     		movs	r1, #2
 327 002c 2046     		mov	r0, r4
 328 002e FFF7FEFF 		bl	HAL_CAN_ActivateNotification
 329              	.LVL20:
 119:Core/Src/main.c ****   if(x == HAL_OK)
 330              		.loc 1 119 5 view .LVU77
 331 0032 454B     		ldr	r3, .L25+4
 332 0034 1860     		str	r0, [r3]
ARM GAS  /var/folders/_c/bzh31km95w93pchrq57d_8040000gn/T//ccShzs7A.s 			page 15


 120:Core/Src/main.c ****   {
 333              		.loc 1 120 3 is_stmt 1 view .LVU78
 120:Core/Src/main.c ****   {
 334              		.loc 1 120 5 is_stmt 0 view .LVU79
 335 0036 E8B9     		cbnz	r0, .L18
 336              	.LBB6:
 122:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, MSG, sizeof(MSG), 100);
 337              		.loc 1 122 5 is_stmt 1 view .LVU80
 338 0038 444E     		ldr	r6, .L25+8
 339 003a 3446     		mov	r4, r6
 340 003c 444D     		ldr	r5, .L25+12
 341 003e 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 342 0040 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 343 0042 95E80F00 		ldm	r5, {r0, r1, r2, r3}
 344 0046 07C4     		stmia	r4!, {r0, r1, r2}
 345 0048 2380     		strh	r3, [r4]	@ movhi
 123:Core/Src/main.c ****   }
 346              		.loc 1 123 5 view .LVU81
 347 004a 6423     		movs	r3, #100
 348 004c 1E22     		movs	r2, #30
 349 004e 3146     		mov	r1, r6
 350 0050 4048     		ldr	r0, .L25+16
 351 0052 FFF7FEFF 		bl	HAL_UART_Transmit
 352              	.LVL21:
 353              	.L19:
 354              	.LBE6:
 131:Core/Src/main.c ****   TxHeader.ExtId = 0;
 355              		.loc 1 131 3 view .LVU82
 131:Core/Src/main.c ****   TxHeader.ExtId = 0;
 356              		.loc 1 131 16 is_stmt 0 view .LVU83
 357 0056 404B     		ldr	r3, .L25+20
 358 0058 0122     		movs	r2, #1
 359 005a 1A61     		str	r2, [r3, #16]
 132:Core/Src/main.c ****   TxHeader.IDE = CAN_ID_STD;
 360              		.loc 1 132 3 is_stmt 1 view .LVU84
 132:Core/Src/main.c ****   TxHeader.IDE = CAN_ID_STD;
 361              		.loc 1 132 18 is_stmt 0 view .LVU85
 362 005c 0022     		movs	r2, #0
 363 005e 5A60     		str	r2, [r3, #4]
 133:Core/Src/main.c ****   TxHeader.RTR = CAN_RTR_DATA;
 364              		.loc 1 133 3 is_stmt 1 view .LVU86
 133:Core/Src/main.c ****   TxHeader.RTR = CAN_RTR_DATA;
 365              		.loc 1 133 16 is_stmt 0 view .LVU87
 366 0060 9A60     		str	r2, [r3, #8]
 134:Core/Src/main.c ****   TxHeader.StdId = 0x103;
 367              		.loc 1 134 3 is_stmt 1 view .LVU88
 134:Core/Src/main.c ****   TxHeader.StdId = 0x103;
 368              		.loc 1 134 16 is_stmt 0 view .LVU89
 369 0062 DA60     		str	r2, [r3, #12]
 135:Core/Src/main.c ****   TxHeader.TransmitGlobalTime = DISABLE;
 370              		.loc 1 135 3 is_stmt 1 view .LVU90
 135:Core/Src/main.c ****   TxHeader.TransmitGlobalTime = DISABLE;
 371              		.loc 1 135 18 is_stmt 0 view .LVU91
 372 0064 40F20311 		movw	r1, #259
 373 0068 1960     		str	r1, [r3]
 136:Core/Src/main.c **** 
 374              		.loc 1 136 3 is_stmt 1 view .LVU92
ARM GAS  /var/folders/_c/bzh31km95w93pchrq57d_8040000gn/T//ccShzs7A.s 			page 16


 136:Core/Src/main.c **** 
 375              		.loc 1 136 31 is_stmt 0 view .LVU93
 376 006a 1A75     		strb	r2, [r3, #20]
 138:Core/Src/main.c **** 
 377              		.loc 1 138 3 is_stmt 1 view .LVU94
 138:Core/Src/main.c **** 
 378              		.loc 1 138 13 is_stmt 0 view .LVU95
 379 006c 3B4B     		ldr	r3, .L25+24
 380 006e 6422     		movs	r2, #100
 381 0070 1A70     		strb	r2, [r3]
 382 0072 49E0     		b	.L22
 383              	.L18:
 384              	.LBB7:
 127:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, MSG, sizeof(MSG), 100);
 385              		.loc 1 127 5 is_stmt 1 view .LVU96
 386 0074 354E     		ldr	r6, .L25+8
 387 0076 3446     		mov	r4, r6
 388 0078 394D     		ldr	r5, .L25+28
 389 007a 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 390 007c 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 391 007e 95E80F00 		ldm	r5, {r0, r1, r2, r3}
 392 0082 07C4     		stmia	r4!, {r0, r1, r2}
 393 0084 2370     		strb	r3, [r4]
 128:Core/Src/main.c ****   }
 394              		.loc 1 128 5 view .LVU97
 395 0086 6423     		movs	r3, #100
 396 0088 1E22     		movs	r2, #30
 397 008a 3146     		mov	r1, r6
 398 008c 3148     		ldr	r0, .L25+16
 399 008e FFF7FEFF 		bl	HAL_UART_Transmit
 400              	.LVL22:
 401 0092 E0E7     		b	.L19
 402              	.L24:
 403              	.LBE7:
 404              	.LBB8:
 405              	.LBB9:
 152:Core/Src/main.c ****       HAL_UART_Transmit(&huart1, MSG, sizeof(MSG), 100);
 406              		.loc 1 152 7 view .LVU98
 407 0094 2D4D     		ldr	r5, .L25+8
 408 0096 334B     		ldr	r3, .L25+32
 409 0098 2C46     		mov	r4, r5
 410 009a 0FCB     		ldm	r3, {r0, r1, r2, r3}
 411 009c 07C4     		stmia	r4!, {r0, r1, r2}
 412 009e 2380     		strh	r3, [r4]	@ movhi
 153:Core/Src/main.c ****     }
 413              		.loc 1 153 7 view .LVU99
 414 00a0 6423     		movs	r3, #100
 415 00a2 1E22     		movs	r2, #30
 416 00a4 2946     		mov	r1, r5
 417 00a6 2B48     		ldr	r0, .L25+16
 418 00a8 FFF7FEFF 		bl	HAL_UART_Transmit
 419              	.LVL23:
 420              	.L21:
 421              	.LBE9:
 160:Core/Src/main.c ****     sprintf((char*) MSG, "free Tx mailboxes = %d\r\n", no_of_mailboxes);
 422              		.loc 1 160 5 view .LVU100
 160:Core/Src/main.c ****     sprintf((char*) MSG, "free Tx mailboxes = %d\r\n", no_of_mailboxes);
ARM GAS  /var/folders/_c/bzh31km95w93pchrq57d_8040000gn/T//ccShzs7A.s 			page 17


 423              		.loc 1 160 23 is_stmt 0 view .LVU101
 424 00ac 2548     		ldr	r0, .L25
 425 00ae FFF7FEFF 		bl	HAL_CAN_GetTxMailboxesFreeLevel
 426              	.LVL24:
 427 00b2 0246     		mov	r2, r0
 160:Core/Src/main.c ****     sprintf((char*) MSG, "free Tx mailboxes = %d\r\n", no_of_mailboxes);
 428              		.loc 1 160 21 view .LVU102
 429 00b4 2C4B     		ldr	r3, .L25+36
 430 00b6 1860     		str	r0, [r3]
 161:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, MSG, sizeof(MSG), 100);
 431              		.loc 1 161 5 is_stmt 1 view .LVU103
 432 00b8 244C     		ldr	r4, .L25+8
 433 00ba 2C49     		ldr	r1, .L25+40
 434 00bc 2046     		mov	r0, r4
 435 00be FFF7FEFF 		bl	sprintf
 436              	.LVL25:
 162:Core/Src/main.c ****     sprintf((char*) MSG, "STD.ID = %d\r\n", RxHeader.StdId);
 437              		.loc 1 162 5 view .LVU104
 438 00c2 244D     		ldr	r5, .L25+16
 439 00c4 6423     		movs	r3, #100
 440 00c6 1E22     		movs	r2, #30
 441 00c8 2146     		mov	r1, r4
 442 00ca 2846     		mov	r0, r5
 443 00cc FFF7FEFF 		bl	HAL_UART_Transmit
 444              	.LVL26:
 163:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, MSG, sizeof(MSG), 100);
 445              		.loc 1 163 5 view .LVU105
 446 00d0 274B     		ldr	r3, .L25+44
 447 00d2 1A68     		ldr	r2, [r3]
 448 00d4 2749     		ldr	r1, .L25+48
 449 00d6 2046     		mov	r0, r4
 450 00d8 FFF7FEFF 		bl	sprintf
 451              	.LVL27:
 164:Core/Src/main.c ****     sprintf((char*) MSG, "Received Data = %d\r\n", RxData[0]);
 452              		.loc 1 164 5 view .LVU106
 453 00dc 6423     		movs	r3, #100
 454 00de 1E22     		movs	r2, #30
 455 00e0 2146     		mov	r1, r4
 456 00e2 2846     		mov	r0, r5
 457 00e4 FFF7FEFF 		bl	HAL_UART_Transmit
 458              	.LVL28:
 165:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, MSG, sizeof(MSG), 100);
 459              		.loc 1 165 5 view .LVU107
 460 00e8 234B     		ldr	r3, .L25+52
 461 00ea 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 462 00ec 2349     		ldr	r1, .L25+56
 463 00ee 2046     		mov	r0, r4
 464 00f0 FFF7FEFF 		bl	sprintf
 465              	.LVL29:
 166:Core/Src/main.c ****     HAL_Delay(1000);
 466              		.loc 1 166 5 view .LVU108
 467 00f4 6423     		movs	r3, #100
 468 00f6 1E22     		movs	r2, #30
 469 00f8 2146     		mov	r1, r4
 470 00fa 2846     		mov	r0, r5
 471 00fc FFF7FEFF 		bl	HAL_UART_Transmit
 472              	.LVL30:
ARM GAS  /var/folders/_c/bzh31km95w93pchrq57d_8040000gn/T//ccShzs7A.s 			page 18


 167:Core/Src/main.c **** 
 473              		.loc 1 167 5 view .LVU109
 474 0100 4FF47A70 		mov	r0, #1000
 475 0104 FFF7FEFF 		bl	HAL_Delay
 476              	.LVL31:
 477              	.LBE8:
 144:Core/Src/main.c ****   {
 478              		.loc 1 144 9 view .LVU110
 479              	.L22:
 144:Core/Src/main.c ****   {
 480              		.loc 1 144 3 view .LVU111
 481              	.LBB11:
 147:Core/Src/main.c ****     HAL_GPIO_TogglePin(LD9_GPIO_Port,LD9_Pin);
 482              		.loc 1 147 5 view .LVU112
 147:Core/Src/main.c ****     HAL_GPIO_TogglePin(LD9_GPIO_Port,LD9_Pin);
 483              		.loc 1 147 6 is_stmt 0 view .LVU113
 484 0108 0F4C     		ldr	r4, .L25+4
 485 010a 0123     		movs	r3, #1
 486 010c 2360     		str	r3, [r4]
 148:Core/Src/main.c ****     x = HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxData, &TxMailBox);
 487              		.loc 1 148 5 is_stmt 1 view .LVU114
 488 010e 4FF48051 		mov	r1, #4096
 489 0112 1B48     		ldr	r0, .L25+60
 490 0114 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 491              	.LVL32:
 149:Core/Src/main.c ****     if(x == HAL_OK)
 492              		.loc 1 149 5 view .LVU115
 149:Core/Src/main.c ****     if(x == HAL_OK)
 493              		.loc 1 149 9 is_stmt 0 view .LVU116
 494 0118 1A4B     		ldr	r3, .L25+64
 495 011a 104A     		ldr	r2, .L25+24
 496 011c 0E49     		ldr	r1, .L25+20
 497 011e 0948     		ldr	r0, .L25
 498 0120 FFF7FEFF 		bl	HAL_CAN_AddTxMessage
 499              	.LVL33:
 149:Core/Src/main.c ****     if(x == HAL_OK)
 500              		.loc 1 149 7 view .LVU117
 501 0124 2060     		str	r0, [r4]
 150:Core/Src/main.c ****     {
 502              		.loc 1 150 5 is_stmt 1 view .LVU118
 150:Core/Src/main.c ****     {
 503              		.loc 1 150 7 is_stmt 0 view .LVU119
 504 0126 0028     		cmp	r0, #0
 505 0128 B4D0     		beq	.L24
 506              	.LBB10:
 157:Core/Src/main.c ****       HAL_UART_Transmit(&huart1, MSG, sizeof(MSG), 100);
 507              		.loc 1 157 7 is_stmt 1 view .LVU120
 508 012a 084D     		ldr	r5, .L25+8
 509 012c 164B     		ldr	r3, .L25+68
 510 012e 2C46     		mov	r4, r5
 511 0130 0FCB     		ldm	r3, {r0, r1, r2, r3}
 512 0132 07C4     		stmia	r4!, {r0, r1, r2}
 513 0134 2370     		strb	r3, [r4]
 158:Core/Src/main.c ****     }
 514              		.loc 1 158 7 view .LVU121
 515 0136 6423     		movs	r3, #100
 516 0138 1E22     		movs	r2, #30
ARM GAS  /var/folders/_c/bzh31km95w93pchrq57d_8040000gn/T//ccShzs7A.s 			page 19


 517 013a 2946     		mov	r1, r5
 518 013c 0548     		ldr	r0, .L25+16
 519 013e FFF7FEFF 		bl	HAL_UART_Transmit
 520              	.LVL34:
 521 0142 B3E7     		b	.L21
 522              	.L26:
 523              		.align	2
 524              	.L25:
 525 0144 00000000 		.word	hcan
 526 0148 00000000 		.word	.LANCHOR2
 527 014c 00000000 		.word	.LANCHOR3
 528 0150 00000000 		.word	.LC0
 529 0154 00000000 		.word	huart1
 530 0158 00000000 		.word	.LANCHOR4
 531 015c 00000000 		.word	.LANCHOR5
 532 0160 20000000 		.word	.LC1
 533 0164 40000000 		.word	.LC2
 534 0168 00000000 		.word	.LANCHOR7
 535 016c 60000000 		.word	.LC4
 536 0170 00000000 		.word	.LANCHOR1
 537 0174 7C000000 		.word	.LC5
 538 0178 00000000 		.word	.LANCHOR0
 539 017c 8C000000 		.word	.LC6
 540 0180 00100048 		.word	1207963648
 541 0184 00000000 		.word	.LANCHOR6
 542 0188 50000000 		.word	.LC3
 543              	.LBE10:
 544              	.LBE11:
 545              		.cfi_endproc
 546              	.LFE131:
 548              		.global	no_of_mailboxes
 549              		.global	MSG
 550              		.global	x
 551              		.global	TxMailBox
 552              		.global	TxData
 553              		.global	RxData
 554              		.global	RxHeader
 555              		.global	TxHeader
 556              		.section	.bss.MSG,"aw",%nobits
 557              		.align	2
 558              		.set	.LANCHOR3,. + 0
 561              	MSG:
 562 0000 00000000 		.space	30
 562      00000000 
 562      00000000 
 562      00000000 
 562      00000000 
 563              		.section	.bss.RxData,"aw",%nobits
 564              		.align	2
 565              		.set	.LANCHOR0,. + 0
 568              	RxData:
 569 0000 00000000 		.space	8
 569      00000000 
 570              		.section	.bss.RxHeader,"aw",%nobits
 571              		.align	2
 572              		.set	.LANCHOR1,. + 0
 575              	RxHeader:
ARM GAS  /var/folders/_c/bzh31km95w93pchrq57d_8040000gn/T//ccShzs7A.s 			page 20


 576 0000 00000000 		.space	28
 576      00000000 
 576      00000000 
 576      00000000 
 576      00000000 
 577              		.section	.bss.TxData,"aw",%nobits
 578              		.align	2
 579              		.set	.LANCHOR5,. + 0
 582              	TxData:
 583 0000 00000000 		.space	8
 583      00000000 
 584              		.section	.bss.TxHeader,"aw",%nobits
 585              		.align	2
 586              		.set	.LANCHOR4,. + 0
 589              	TxHeader:
 590 0000 00000000 		.space	24
 590      00000000 
 590      00000000 
 590      00000000 
 590      00000000 
 591              		.section	.bss.TxMailBox,"aw",%nobits
 592              		.align	2
 593              		.set	.LANCHOR6,. + 0
 596              	TxMailBox:
 597 0000 00000000 		.space	16
 597      00000000 
 597      00000000 
 597      00000000 
 598              		.section	.data.no_of_mailboxes,"aw"
 599              		.align	2
 600              		.set	.LANCHOR7,. + 0
 603              	no_of_mailboxes:
 604 0000 05000000 		.word	5
 605              		.section	.data.x,"aw"
 606              		.align	2
 607              		.set	.LANCHOR2,. + 0
 610              	x:
 611 0000 01000000 		.word	1
 612              		.text
 613              	.Letext0:
 614              		.file 3 "/Applications/ArmGNUToolchain/11.3.rel1/arm-none-eabi/arm-none-eabi/include/machine/_defa
 615              		.file 4 "/Applications/ArmGNUToolchain/11.3.rel1/arm-none-eabi/arm-none-eabi/include/sys/_stdint.h
 616              		.file 5 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303xc.h"
 617              		.file 6 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h"
 618              		.file 7 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 619              		.file 8 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_rcc.h"
 620              		.file 9 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_rcc_ex.h"
 621              		.file 10 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_dma.h"
 622              		.file 11 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_can.h"
 623              		.file 12 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_uart.h"
 624              		.file 13 "Core/Inc/can.h"
 625              		.file 14 "Core/Inc/usart.h"
 626              		.file 15 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal.h"
 627              		.file 16 "Core/Inc/spi.h"
 628              		.file 17 "Core/Inc/i2c.h"
 629              		.file 18 "Core/Inc/gpio.h"
 630              		.file 19 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_gpio.h"
ARM GAS  /var/folders/_c/bzh31km95w93pchrq57d_8040000gn/T//ccShzs7A.s 			page 21


 631              		.file 20 "<built-in>"
ARM GAS  /var/folders/_c/bzh31km95w93pchrq57d_8040000gn/T//ccShzs7A.s 			page 22


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
/var/folders/_c/bzh31km95w93pchrq57d_8040000gn/T//ccShzs7A.s:20     .text.HAL_CAN_RxFifo0MsgPendingCallback:0000000000000000 $t
/var/folders/_c/bzh31km95w93pchrq57d_8040000gn/T//ccShzs7A.s:26     .text.HAL_CAN_RxFifo0MsgPendingCallback:0000000000000000 HAL_CAN_RxFifo0MsgPendingCallback
/var/folders/_c/bzh31km95w93pchrq57d_8040000gn/T//ccShzs7A.s:56     .text.HAL_CAN_RxFifo0MsgPendingCallback:0000000000000018 $d
/var/folders/_c/bzh31km95w93pchrq57d_8040000gn/T//ccShzs7A.s:63     .text.Error_Handler:0000000000000000 $t
/var/folders/_c/bzh31km95w93pchrq57d_8040000gn/T//ccShzs7A.s:69     .text.Error_Handler:0000000000000000 Error_Handler
/var/folders/_c/bzh31km95w93pchrq57d_8040000gn/T//ccShzs7A.s:101    .text.SystemClock_Config:0000000000000000 $t
/var/folders/_c/bzh31km95w93pchrq57d_8040000gn/T//ccShzs7A.s:107    .text.SystemClock_Config:0000000000000000 SystemClock_Config
/var/folders/_c/bzh31km95w93pchrq57d_8040000gn/T//ccShzs7A.s:250    .text.SystemClock_Config:0000000000000094 $d
/var/folders/_c/bzh31km95w93pchrq57d_8040000gn/T//ccShzs7A.s:255    .rodata.main.str1.4:0000000000000000 $d
/var/folders/_c/bzh31km95w93pchrq57d_8040000gn/T//ccShzs7A.s:277    .text.main:0000000000000000 $t
/var/folders/_c/bzh31km95w93pchrq57d_8040000gn/T//ccShzs7A.s:283    .text.main:0000000000000000 main
/var/folders/_c/bzh31km95w93pchrq57d_8040000gn/T//ccShzs7A.s:525    .text.main:0000000000000144 $d
/var/folders/_c/bzh31km95w93pchrq57d_8040000gn/T//ccShzs7A.s:603    .data.no_of_mailboxes:0000000000000000 no_of_mailboxes
/var/folders/_c/bzh31km95w93pchrq57d_8040000gn/T//ccShzs7A.s:561    .bss.MSG:0000000000000000 MSG
/var/folders/_c/bzh31km95w93pchrq57d_8040000gn/T//ccShzs7A.s:610    .data.x:0000000000000000 x
/var/folders/_c/bzh31km95w93pchrq57d_8040000gn/T//ccShzs7A.s:596    .bss.TxMailBox:0000000000000000 TxMailBox
/var/folders/_c/bzh31km95w93pchrq57d_8040000gn/T//ccShzs7A.s:582    .bss.TxData:0000000000000000 TxData
/var/folders/_c/bzh31km95w93pchrq57d_8040000gn/T//ccShzs7A.s:568    .bss.RxData:0000000000000000 RxData
/var/folders/_c/bzh31km95w93pchrq57d_8040000gn/T//ccShzs7A.s:575    .bss.RxHeader:0000000000000000 RxHeader
/var/folders/_c/bzh31km95w93pchrq57d_8040000gn/T//ccShzs7A.s:589    .bss.TxHeader:0000000000000000 TxHeader
/var/folders/_c/bzh31km95w93pchrq57d_8040000gn/T//ccShzs7A.s:557    .bss.MSG:0000000000000000 $d
/var/folders/_c/bzh31km95w93pchrq57d_8040000gn/T//ccShzs7A.s:564    .bss.RxData:0000000000000000 $d
/var/folders/_c/bzh31km95w93pchrq57d_8040000gn/T//ccShzs7A.s:571    .bss.RxHeader:0000000000000000 $d
/var/folders/_c/bzh31km95w93pchrq57d_8040000gn/T//ccShzs7A.s:578    .bss.TxData:0000000000000000 $d
/var/folders/_c/bzh31km95w93pchrq57d_8040000gn/T//ccShzs7A.s:585    .bss.TxHeader:0000000000000000 $d
/var/folders/_c/bzh31km95w93pchrq57d_8040000gn/T//ccShzs7A.s:592    .bss.TxMailBox:0000000000000000 $d
/var/folders/_c/bzh31km95w93pchrq57d_8040000gn/T//ccShzs7A.s:599    .data.no_of_mailboxes:0000000000000000 $d
/var/folders/_c/bzh31km95w93pchrq57d_8040000gn/T//ccShzs7A.s:606    .data.x:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_CAN_GetRxMessage
HAL_GPIO_TogglePin
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
MX_GPIO_Init
MX_CAN_Init
MX_I2C1_Init
MX_SPI1_Init
MX_USB_PCD_Init
MX_USART1_UART_Init
HAL_CAN_Start
HAL_CAN_ActivateNotification
HAL_UART_Transmit
HAL_CAN_GetTxMailboxesFreeLevel
sprintf
HAL_Delay
HAL_CAN_AddTxMessage
hcan
huart1
