# Parameterized-ALU-in-Verilog
This project implements a parameterized Arithmetic Logic Unit (ALU) using Verilog HDL. The ALU supports basic arithmetic and logical operations and is fully combinational.
