/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [2:0] _01_;
  wire [7:0] _02_;
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [36:0] celloutsig_0_21z;
  wire [7:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [9:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_12z = ~(celloutsig_0_2z | celloutsig_0_9z);
  assign celloutsig_1_3z = ~((in_data[143] | celloutsig_1_1z[8]) & celloutsig_1_0z);
  assign celloutsig_1_6z = ~((celloutsig_1_1z[1] | celloutsig_1_4z) & celloutsig_1_4z);
  assign celloutsig_1_9z = ~((celloutsig_1_7z | celloutsig_1_8z) & celloutsig_1_2z);
  assign celloutsig_0_4z = _00_ ^ celloutsig_0_2z;
  assign celloutsig_1_18z = celloutsig_1_3z ^ celloutsig_1_10z;
  assign celloutsig_0_11z = celloutsig_0_1z ^ celloutsig_0_6z;
  assign celloutsig_0_17z = celloutsig_0_0z + { celloutsig_0_0z[4:3], celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_10z };
  reg [7:0] _11_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _11_ <= 8'h00;
    else _11_ <= { in_data[30:28], celloutsig_0_0z };
  assign { _02_[7:4], _00_, _01_[1:0], _02_[0] } = _11_;
  assign celloutsig_1_5z = { in_data[155:149], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z } / { 1'h1, celloutsig_1_1z[6:2], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_1z = { in_data[159:152], celloutsig_1_0z } / { 1'h1, in_data[161:154] };
  assign celloutsig_0_7z = { in_data[76:71], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_5z } == { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[148:146] === in_data[159:157];
  assign celloutsig_1_8z = { celloutsig_1_5z, celloutsig_1_0z } < { in_data[124:116], celloutsig_1_7z, celloutsig_1_2z };
  assign celloutsig_1_10z = { celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_1z } < { in_data[137:129], celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_4z };
  assign celloutsig_0_6z = { _02_[6:4], celloutsig_0_1z, _02_[7:4], _00_, _01_[1:0], _02_[0], celloutsig_0_1z } < { celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z, _02_[7:4], _00_, _01_[1:0], _02_[0] };
  assign celloutsig_1_2z = { in_data[162:156], celloutsig_1_1z } < { celloutsig_1_1z[6:3], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_5z = & { celloutsig_0_4z, in_data[24:10], celloutsig_0_0z };
  assign celloutsig_0_2z = & { celloutsig_0_1z, celloutsig_0_0z[4:1] };
  assign celloutsig_0_30z = & celloutsig_0_29z[6:2];
  assign celloutsig_1_4z = | in_data[112:105];
  assign celloutsig_0_9z = | { in_data[74:65], celloutsig_0_2z };
  assign celloutsig_0_1z = | celloutsig_0_0z;
  assign celloutsig_0_15z = | { celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_6z };
  assign celloutsig_1_7z = ~^ celloutsig_1_1z[3:0];
  assign celloutsig_0_8z = ~^ { in_data[62:31], celloutsig_0_7z };
  assign celloutsig_0_14z = ~^ { celloutsig_0_13z[1], celloutsig_0_12z, celloutsig_0_0z };
  assign celloutsig_0_16z = ~^ { celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_0z = in_data[23:19] >> in_data[42:38];
  assign celloutsig_0_13z = celloutsig_0_0z[4:2] >> { celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_12z };
  assign celloutsig_0_21z = { in_data[91:58], celloutsig_0_19z, celloutsig_0_12z, celloutsig_0_16z } >> { _02_[7:5], _02_[7:4], _00_, _01_[1:0], _02_[0], celloutsig_0_12z, _02_[7:4], _00_, _01_[1:0], _02_[0], celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_0z, _02_[7:4], _00_, _01_[1:0], _02_[0] };
  assign celloutsig_0_29z = { celloutsig_0_21z[18:12], celloutsig_0_10z } >> { _02_[7:4], _00_, _01_[1:0], _02_[0] };
  assign celloutsig_1_19z = ~((celloutsig_1_7z & celloutsig_1_0z) | (in_data[150] & celloutsig_1_18z));
  assign celloutsig_0_10z = ~((celloutsig_0_7z & celloutsig_0_0z[1]) | (celloutsig_0_6z & celloutsig_0_9z));
  assign celloutsig_0_19z = ~((celloutsig_0_16z & celloutsig_0_14z) | (celloutsig_0_17z[3] & celloutsig_0_11z));
  assign _01_[2] = _00_;
  assign _02_[3:1] = { _00_, _01_[1:0] };
  assign { out_data[128], out_data[96], out_data[39:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z, celloutsig_0_30z };
endmodule
