// Seed: 885476272
module module_0 (
    input logic id_0,
    output id_1,
    input id_2,
    output id_3,
    input id_4,
    input id_5,
    output id_6,
    output id_7
);
  logic id_8;
  assign id_6 = 1;
  logic id_9;
  assign id_7[1] = 1 == (1);
  assign id_8 = 1;
  assign id_1 = 1'd0;
endmodule
