{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751559537856 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751559537866 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 03 13:18:57 2025 " "Processing started: Thu Jul 03 13:18:57 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751559537866 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751559537866 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off adc_teste -c adc_teste " "Command: quartus_map --read_settings_files=on --write_settings_files=off adc_teste -c adc_teste" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751559537866 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1751559539142 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1751559539142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcteste/synthesis/adcteste.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adcteste/synthesis/adcteste.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adcteste-rtl " "Found design unit 1: adcteste-rtl" {  } { { "adcteste/synthesis/adcteste.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/adcteste.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751559555946 ""} { "Info" "ISGN_ENTITY_NAME" "1 adcteste " "Found entity 1: adcteste" {  } { { "adcteste/synthesis/adcteste.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/adcteste.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751559555946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751559555946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_adv_adc " "Found entity 1: altera_up_avalon_adv_adc" {  } { { "adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751559555971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751559555971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcteste/synthesis/submodules/altera_modular_adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file adcteste/synthesis/submodules/altera_modular_adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control " "Found entity 1: altera_modular_adc_control" {  } { { "adcteste/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751559555980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751559555980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcteste/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file adcteste/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_avrg_fifo " "Found entity 1: altera_modular_adc_control_avrg_fifo" {  } { { "adcteste/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751559555988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751559555988 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_modular_adc_control_fsm.v(718) " "Verilog HDL warning at altera_modular_adc_control_fsm.v(718): extended using \"x\" or \"z\"" {  } { { "adcteste/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control_fsm.v" 718 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1751559556008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcteste/synthesis/submodules/altera_modular_adc_control_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file adcteste/synthesis/submodules/altera_modular_adc_control_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_fsm " "Found entity 1: altera_modular_adc_control_fsm" {  } { { "adcteste/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control_fsm.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751559556008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751559556008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcteste/synthesis/submodules/altera_modular_adc_sample_store.v 1 1 " "Found 1 design units, including 1 entities, in source file adcteste/synthesis/submodules/altera_modular_adc_sample_store.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sample_store " "Found entity 1: altera_modular_adc_sample_store" {  } { { "adcteste/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_sample_store.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751559556029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751559556029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcteste/synthesis/submodules/altera_modular_adc_sample_store_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file adcteste/synthesis/submodules/altera_modular_adc_sample_store_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sample_store_ram " "Found entity 1: altera_modular_adc_sample_store_ram" {  } { { "adcteste/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751559556045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751559556045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcteste/synthesis/submodules/altera_modular_adc_sequencer.v 1 1 " "Found 1 design units, including 1 entities, in source file adcteste/synthesis/submodules/altera_modular_adc_sequencer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer " "Found entity 1: altera_modular_adc_sequencer" {  } { { "adcteste/synthesis/submodules/altera_modular_adc_sequencer.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_sequencer.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751559556059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751559556059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcteste/synthesis/submodules/altera_modular_adc_sequencer_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file adcteste/synthesis/submodules/altera_modular_adc_sequencer_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer_csr " "Found entity 1: altera_modular_adc_sequencer_csr" {  } { { "adcteste/synthesis/submodules/altera_modular_adc_sequencer_csr.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_sequencer_csr.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751559556071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751559556071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcteste/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file adcteste/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer_ctrl " "Found entity 1: altera_modular_adc_sequencer_ctrl" {  } { { "adcteste/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751559556083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751559556083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcteste/synthesis/submodules/chsel_code_converter_sw_to_hw.v 1 1 " "Found 1 design units, including 1 entities, in source file adcteste/synthesis/submodules/chsel_code_converter_sw_to_hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 chsel_code_converter_sw_to_hw " "Found entity 1: chsel_code_converter_sw_to_hw" {  } { { "adcteste/synthesis/submodules/chsel_code_converter_sw_to_hw.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/chsel_code_converter_sw_to_hw.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751559556091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751559556091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcteste/synthesis/submodules/de10_lite_adc_core_modular_adc_0.v 1 1 " "Found 1 design units, including 1 entities, in source file adcteste/synthesis/submodules/de10_lite_adc_core_modular_adc_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_ADC_Core_modular_adc_0 " "Found entity 1: DE10_Lite_ADC_Core_modular_adc_0" {  } { { "adcteste/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751559556110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751559556110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcteste/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file adcteste/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_primitive_wrapper " "Found entity 1: fiftyfivenm_adcblock_primitive_wrapper" {  } { { "adcteste/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751559556120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751559556120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcteste/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file adcteste/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_top_wrapper " "Found entity 1: fiftyfivenm_adcblock_top_wrapper" {  } { { "adcteste/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751559556130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751559556130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcteste/synthesis/submodules/adcteste_adc_mega_0.v 1 1 " "Found 1 design units, including 1 entities, in source file adcteste/synthesis/submodules/adcteste_adc_mega_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 adcteste_adc_mega_0 " "Found entity 1: adcteste_adc_mega_0" {  } { { "adcteste/synthesis/submodules/adcteste_adc_mega_0.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/adcteste_adc_mega_0.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751559556151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751559556151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751559556161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751559556161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_teste.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc_teste.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc_teste-comportamental " "Found design unit 1: adc_teste-comportamental" {  } { { "adc_teste.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adc_teste.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751559556172 ""} { "Info" "ISGN_ENTITY_NAME" "1 adc_teste " "Found entity 1: adc_teste" {  } { { "adc_teste.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adc_teste.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751559556172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751559556172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_teste.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_teste.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_teste-rtl " "Found design unit 1: vga_teste-rtl" {  } { { "vga_teste.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/vga_teste.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751559556192 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_teste " "Found entity 1: vga_teste" {  } { { "vga_teste.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/vga_teste.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751559556192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751559556192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-structural " "Found design unit 1: top-structural" {  } { { "top.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/top.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751559556204 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751559556204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751559556204 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1751559556694 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adc_clk top.vhd(55) " "Verilog HDL or VHDL warning at top.vhd(55): object \"adc_clk\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/top.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751559556708 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_teste adc_teste:ADC_INST " "Elaborating entity \"adc_teste\" for hierarchy \"adc_teste:ADC_INST\"" {  } { { "top.vhd" "ADC_INST" { Text "C:/intelFPGA_lite/projetos/adc_teste/top.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751559556722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adcteste adc_teste:ADC_INST\|adcteste:u0 " "Elaborating entity \"adcteste\" for hierarchy \"adc_teste:ADC_INST\|adcteste:u0\"" {  } { { "adc_teste.vhd" "u0" { Text "C:/intelFPGA_lite/projetos/adc_teste/adc_teste.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751559556729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adcteste_adc_mega_0 adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0 " "Elaborating entity \"adcteste_adc_mega_0\" for hierarchy \"adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\"" {  } { { "adcteste/synthesis/adcteste.vhd" "adc_mega_0" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/adcteste.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751559556734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_adv_adc adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL " "Elaborating entity \"altera_up_avalon_adv_adc\" for hierarchy \"adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\"" {  } { { "adcteste/synthesis/submodules/adcteste_adc_mega_0.v" "ADC_CTRL" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/adcteste_adc_mega_0.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751559556749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll " "Elaborating entity \"altpll\" for hierarchy \"adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\"" {  } { { "adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v" "adc_pll" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751559556947 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll " "Elaborated megafunction instantiation \"adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\"" {  } { { "adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751559556947 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll " "Instantiated megafunction \"adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559556947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 10 " "Parameter \"clk0_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559556947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559556947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559556947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559556947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559556947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559556947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559556947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=MAX10_ADC_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=MAX10_ADC_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559556947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559556947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559556947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559556947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559556947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559556947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559556947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559556947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559556947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559556947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559556947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559556947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559556947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559556947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559556947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559556947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559556947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559556947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559556947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559556947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559556947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559556947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559556947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559556947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559556947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559556947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559556947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559556947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559556947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559556947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559556947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559556947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559556947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559556947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559556947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559556947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559556947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559556947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559556947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559556947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559556947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559556947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559556947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559556947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559556947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559556947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559556947 ""}  } { { "adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751559556947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/max10_adc_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/max10_adc_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAX10_ADC_PLL_altpll " "Found entity 1: MAX10_ADC_PLL_altpll" {  } { { "db/max10_adc_pll_altpll.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/max10_adc_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751559557121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751559557121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAX10_ADC_PLL_altpll adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\|MAX10_ADC_PLL_altpll:auto_generated " "Elaborating entity \"MAX10_ADC_PLL_altpll\" for hierarchy \"adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\|MAX10_ADC_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751559557133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_ADC_Core_modular_adc_0 adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core " "Elaborating entity \"DE10_Lite_ADC_Core_modular_adc_0\" for hierarchy \"adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\"" {  } { { "adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v" "max10_adc_core" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751559557164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal " "Elaborating entity \"altera_modular_adc_control\" for hierarchy \"adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\"" {  } { { "adcteste/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "control_internal" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751559557174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_fsm adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm " "Elaborating entity \"altera_modular_adc_control_fsm\" for hierarchy \"adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\"" {  } { { "adcteste/synthesis/submodules/altera_modular_adc_control.v" "u_control_fsm" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751559557184 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_ctrl_state_nxt altera_modular_adc_control_fsm.v(83) " "Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(83): object \"sync_ctrl_state_nxt\" assigned a value but never read" {  } { { "adcteste/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control_fsm.v" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751559557190 "|adc_teste|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "adcteste/synthesis/submodules/altera_modular_adc_control_fsm.v" "u_clk_dft_synchronizer" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control_fsm.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751559557263 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborated megafunction instantiation \"adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "adcteste/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control_fsm.v" 169 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751559557263 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Instantiated megafunction \"adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559557263 ""}  } { { "adcteste/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control_fsm.v" 169 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751559557263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_avrg_fifo adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo " "Elaborating entity \"altera_modular_adc_control_avrg_fifo\" for hierarchy \"adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\"" {  } { { "adcteste/synthesis/submodules/altera_modular_adc_control_fsm.v" "ts_avrg_fifo" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751559557288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "adcteste/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "scfifo_component" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751559557662 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "adcteste/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751559557664 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559557664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559557664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559557664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559557664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559557664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559557664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559557664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559557664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559557664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559557664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559557664 ""}  } { { "adcteste/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751559557664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ds61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ds61 " "Found entity 1: scfifo_ds61" {  } { { "db/scfifo_ds61.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/scfifo_ds61.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751559557729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751559557729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ds61 adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated " "Elaborating entity \"scfifo_ds61\" for hierarchy \"adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751559557731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3o41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3o41 " "Found entity 1: a_dpfifo_3o41" {  } { { "db/a_dpfifo_3o41.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/a_dpfifo_3o41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751559557770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751559557770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3o41 adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo " "Elaborating entity \"a_dpfifo_3o41\" for hierarchy \"adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\"" {  } { { "db/scfifo_ds61.tdf" "dpfifo" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/scfifo_ds61.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751559557781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_c6e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_c6e " "Found entity 1: a_fefifo_c6e" {  } { { "db/a_fefifo_c6e.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/a_fefifo_c6e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751559557837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751559557837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_c6e adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state " "Elaborating entity \"a_fefifo_c6e\" for hierarchy \"adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\"" {  } { { "db/a_dpfifo_3o41.tdf" "fifo_state" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/a_dpfifo_3o41.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751559557845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751559557933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751559557933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_c6e.tdf" "count_usedw" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/a_fefifo_c6e.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751559557934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rqn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rqn1 " "Found entity 1: altsyncram_rqn1" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/altsyncram_rqn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751559558006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751559558006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rqn1 adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram " "Elaborating entity \"altsyncram_rqn1\" for hierarchy \"adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\"" {  } { { "db/a_dpfifo_3o41.tdf" "FIFOram" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/a_dpfifo_3o41.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751559558006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751559558068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751559558068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_3o41.tdf" "rd_ptr_count" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/a_dpfifo_3o41.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751559558078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_top_wrapper adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst " "Elaborating entity \"fiftyfivenm_adcblock_top_wrapper\" for hierarchy \"adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\"" {  } { { "adcteste/synthesis/submodules/altera_modular_adc_control.v" "adc_inst" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751559558102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chsel_code_converter_sw_to_hw adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder " "Elaborating entity \"chsel_code_converter_sw_to_hw\" for hierarchy \"adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder\"" {  } { { "adcteste/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "decoder" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751559558102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_primitive_wrapper adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance " "Elaborating entity \"fiftyfivenm_adcblock_primitive_wrapper\" for hierarchy \"adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\"" {  } { { "adcteste/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "adcblock_instance" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751559558109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal " "Elaborating entity \"altera_modular_adc_sequencer\" for hierarchy \"adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal\"" {  } { { "adcteste/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "sequencer_internal" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751559558119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer_csr adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_csr:u_seq_csr " "Elaborating entity \"altera_modular_adc_sequencer_csr\" for hierarchy \"adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_csr:u_seq_csr\"" {  } { { "adcteste/synthesis/submodules/altera_modular_adc_sequencer.v" "u_seq_csr" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_sequencer.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751559558123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer_ctrl adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_ctrl:u_seq_ctrl " "Elaborating entity \"altera_modular_adc_sequencer_ctrl\" for hierarchy \"adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_ctrl:u_seq_ctrl\"" {  } { { "adcteste/synthesis/submodules/altera_modular_adc_sequencer.v" "u_seq_ctrl" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_sequencer.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751559558129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sample_store adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal " "Elaborating entity \"altera_modular_adc_sample_store\" for hierarchy \"adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\"" {  } { { "adcteste/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "sample_store_internal" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751559558134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sample_store_ram adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram " "Elaborating entity \"altera_modular_adc_sample_store_ram\" for hierarchy \"adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\"" {  } { { "adcteste/synthesis/submodules/altera_modular_adc_sample_store.v" "u_ss_ram" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_sample_store.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751559558140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\"" {  } { { "adcteste/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "altsyncram_component" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751559558222 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\"" {  } { { "adcteste/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751559558227 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559558227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559558227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559558227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559558227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559558227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559558227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559558227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559558227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559558227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559558227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559558227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559558227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559558227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559558227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559558227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559558227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559558227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559558227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559558227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559558227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559558227 ""}  } { { "adcteste/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751559558227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v5s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v5s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v5s1 " "Found entity 1: altsyncram_v5s1" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/altsyncram_v5s1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751559558292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751559558292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v5s1 adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated " "Elaborating entity \"altsyncram_v5s1\" for hierarchy \"adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751559558292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_teste vga_teste:VGA_INST " "Elaborating entity \"vga_teste\" for hierarchy \"vga_teste:VGA_INST\"" {  } { { "top.vhd" "VGA_INST" { Text "C:/intelFPGA_lite/projetos/adc_teste/top.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751559558312 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk adc_pll 1 5 " "Port \"clk\" on the entity instantiation of \"adc_pll\" is connected to a signal of width 1. The formal width of the signal in the module is 5.  The extra bits will be left dangling without any fan-out logic." {  } { { "adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v" "adc_pll" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v" 105 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1751559558454 "|top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|altpll:adc_pll"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[12\] " "Synthesized away node \"adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/altsyncram_v5s1.tdf" 386 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_sample_store.v" 188 0 0 } } { "adcteste/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 288 0 0 } } { "adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "adcteste/synthesis/submodules/adcteste_adc_mega_0.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/adcteste_adc_mega_0.v" 58 0 0 } } { "adcteste/synthesis/adcteste.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/adcteste.vhd" 54 0 0 } } { "adc_teste.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adc_teste.vhd" 58 0 0 } } { "top.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/top.vhd" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751559558637 "|top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[13\] " "Synthesized away node \"adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/altsyncram_v5s1.tdf" 415 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_sample_store.v" 188 0 0 } } { "adcteste/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 288 0 0 } } { "adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "adcteste/synthesis/submodules/adcteste_adc_mega_0.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/adcteste_adc_mega_0.v" 58 0 0 } } { "adcteste/synthesis/adcteste.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/adcteste.vhd" 54 0 0 } } { "adc_teste.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adc_teste.vhd" 58 0 0 } } { "top.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/top.vhd" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751559558637 "|top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[14\] " "Synthesized away node \"adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/altsyncram_v5s1.tdf" 444 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_sample_store.v" 188 0 0 } } { "adcteste/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 288 0 0 } } { "adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "adcteste/synthesis/submodules/adcteste_adc_mega_0.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/adcteste_adc_mega_0.v" 58 0 0 } } { "adcteste/synthesis/adcteste.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/adcteste.vhd" 54 0 0 } } { "adc_teste.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adc_teste.vhd" 58 0 0 } } { "top.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/top.vhd" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751559558637 "|top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[15\] " "Synthesized away node \"adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/altsyncram_v5s1.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_sample_store.v" 188 0 0 } } { "adcteste/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 288 0 0 } } { "adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "adcteste/synthesis/submodules/adcteste_adc_mega_0.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/adcteste_adc_mega_0.v" 58 0 0 } } { "adcteste/synthesis/adcteste.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/adcteste.vhd" 54 0 0 } } { "adc_teste.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adc_teste.vhd" 58 0 0 } } { "top.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/top.vhd" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751559558637 "|top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1751559558637 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1751559558637 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/altsyncram_rqn1.tdf" 39 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "adcteste/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "adcteste/synthesis/submodules/adcteste_adc_mega_0.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/adcteste_adc_mega_0.v" 58 0 0 } } { "adcteste/synthesis/adcteste.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/adcteste.vhd" 54 0 0 } } { "adc_teste.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adc_teste.vhd" 58 0 0 } } { "top.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/top.vhd" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751559558980 "|top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\] " "Synthesized away node \"adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/altsyncram_rqn1.tdf" 69 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "adcteste/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "adcteste/synthesis/submodules/adcteste_adc_mega_0.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/adcteste_adc_mega_0.v" 58 0 0 } } { "adcteste/synthesis/adcteste.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/adcteste.vhd" 54 0 0 } } { "adc_teste.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adc_teste.vhd" 58 0 0 } } { "top.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/top.vhd" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751559558980 "|top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\] " "Synthesized away node \"adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/altsyncram_rqn1.tdf" 99 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "adcteste/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "adcteste/synthesis/submodules/adcteste_adc_mega_0.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/adcteste_adc_mega_0.v" 58 0 0 } } { "adcteste/synthesis/adcteste.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/adcteste.vhd" 54 0 0 } } { "adc_teste.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adc_teste.vhd" 58 0 0 } } { "top.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/top.vhd" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751559558980 "|top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\] " "Synthesized away node \"adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/altsyncram_rqn1.tdf" 129 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "adcteste/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "adcteste/synthesis/submodules/adcteste_adc_mega_0.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/adcteste_adc_mega_0.v" 58 0 0 } } { "adcteste/synthesis/adcteste.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/adcteste.vhd" 54 0 0 } } { "adc_teste.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adc_teste.vhd" 58 0 0 } } { "top.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/top.vhd" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751559558980 "|top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\] " "Synthesized away node \"adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/altsyncram_rqn1.tdf" 159 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "adcteste/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "adcteste/synthesis/submodules/adcteste_adc_mega_0.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/adcteste_adc_mega_0.v" 58 0 0 } } { "adcteste/synthesis/adcteste.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/adcteste.vhd" 54 0 0 } } { "adc_teste.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adc_teste.vhd" 58 0 0 } } { "top.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/top.vhd" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751559558980 "|top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\] " "Synthesized away node \"adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/altsyncram_rqn1.tdf" 189 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "adcteste/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "adcteste/synthesis/submodules/adcteste_adc_mega_0.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/adcteste_adc_mega_0.v" 58 0 0 } } { "adcteste/synthesis/adcteste.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/adcteste.vhd" 54 0 0 } } { "adc_teste.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adc_teste.vhd" 58 0 0 } } { "top.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/top.vhd" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751559558980 "|top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\] " "Synthesized away node \"adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/altsyncram_rqn1.tdf" 219 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "adcteste/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "adcteste/synthesis/submodules/adcteste_adc_mega_0.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/adcteste_adc_mega_0.v" 58 0 0 } } { "adcteste/synthesis/adcteste.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/adcteste.vhd" 54 0 0 } } { "adc_teste.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adc_teste.vhd" 58 0 0 } } { "top.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/top.vhd" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751559558980 "|top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\] " "Synthesized away node \"adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/altsyncram_rqn1.tdf" 249 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "adcteste/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "adcteste/synthesis/submodules/adcteste_adc_mega_0.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/adcteste_adc_mega_0.v" 58 0 0 } } { "adcteste/synthesis/adcteste.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/adcteste.vhd" 54 0 0 } } { "adc_teste.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adc_teste.vhd" 58 0 0 } } { "top.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/top.vhd" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751559558980 "|top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\] " "Synthesized away node \"adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/altsyncram_rqn1.tdf" 279 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "adcteste/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "adcteste/synthesis/submodules/adcteste_adc_mega_0.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/adcteste_adc_mega_0.v" 58 0 0 } } { "adcteste/synthesis/adcteste.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/adcteste.vhd" 54 0 0 } } { "adc_teste.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adc_teste.vhd" 58 0 0 } } { "top.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/top.vhd" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751559558980 "|top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\] " "Synthesized away node \"adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/altsyncram_rqn1.tdf" 309 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "adcteste/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "adcteste/synthesis/submodules/adcteste_adc_mega_0.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/adcteste_adc_mega_0.v" 58 0 0 } } { "adcteste/synthesis/adcteste.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/adcteste.vhd" 54 0 0 } } { "adc_teste.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adc_teste.vhd" 58 0 0 } } { "top.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/top.vhd" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751559558980 "|top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\] " "Synthesized away node \"adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/altsyncram_rqn1.tdf" 339 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "adcteste/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "adcteste/synthesis/submodules/adcteste_adc_mega_0.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/adcteste_adc_mega_0.v" 58 0 0 } } { "adcteste/synthesis/adcteste.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/adcteste.vhd" 54 0 0 } } { "adc_teste.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adc_teste.vhd" 58 0 0 } } { "top.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/top.vhd" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751559558980 "|top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\] " "Synthesized away node \"adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/altsyncram_rqn1.tdf" 369 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "adcteste/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "adcteste/synthesis/submodules/adcteste_adc_mega_0.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/adcteste_adc_mega_0.v" 58 0 0 } } { "adcteste/synthesis/adcteste.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/adcteste.vhd" 54 0 0 } } { "adc_teste.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adc_teste.vhd" 58 0 0 } } { "top.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/top.vhd" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751559558980 "|top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1751559558980 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1751559558980 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/altsyncram_rqn1.tdf" 39 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "adcteste/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "adcteste/synthesis/submodules/adcteste_adc_mega_0.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/adcteste_adc_mega_0.v" 58 0 0 } } { "adcteste/synthesis/adcteste.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/adcteste.vhd" 54 0 0 } } { "adc_teste.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adc_teste.vhd" 58 0 0 } } { "top.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/top.vhd" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751559559013 "|top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\] " "Synthesized away node \"adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/altsyncram_rqn1.tdf" 69 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "adcteste/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "adcteste/synthesis/submodules/adcteste_adc_mega_0.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/adcteste_adc_mega_0.v" 58 0 0 } } { "adcteste/synthesis/adcteste.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/adcteste.vhd" 54 0 0 } } { "adc_teste.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adc_teste.vhd" 58 0 0 } } { "top.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/top.vhd" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751559559013 "|top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\] " "Synthesized away node \"adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/altsyncram_rqn1.tdf" 99 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "adcteste/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "adcteste/synthesis/submodules/adcteste_adc_mega_0.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/adcteste_adc_mega_0.v" 58 0 0 } } { "adcteste/synthesis/adcteste.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/adcteste.vhd" 54 0 0 } } { "adc_teste.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adc_teste.vhd" 58 0 0 } } { "top.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/top.vhd" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751559559013 "|top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\] " "Synthesized away node \"adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/altsyncram_rqn1.tdf" 129 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "adcteste/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "adcteste/synthesis/submodules/adcteste_adc_mega_0.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/adcteste_adc_mega_0.v" 58 0 0 } } { "adcteste/synthesis/adcteste.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/adcteste.vhd" 54 0 0 } } { "adc_teste.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adc_teste.vhd" 58 0 0 } } { "top.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/top.vhd" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751559559013 "|top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\] " "Synthesized away node \"adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/altsyncram_rqn1.tdf" 159 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "adcteste/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "adcteste/synthesis/submodules/adcteste_adc_mega_0.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/adcteste_adc_mega_0.v" 58 0 0 } } { "adcteste/synthesis/adcteste.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/adcteste.vhd" 54 0 0 } } { "adc_teste.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adc_teste.vhd" 58 0 0 } } { "top.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/top.vhd" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751559559013 "|top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\] " "Synthesized away node \"adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/altsyncram_rqn1.tdf" 189 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "adcteste/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "adcteste/synthesis/submodules/adcteste_adc_mega_0.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/adcteste_adc_mega_0.v" 58 0 0 } } { "adcteste/synthesis/adcteste.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/adcteste.vhd" 54 0 0 } } { "adc_teste.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adc_teste.vhd" 58 0 0 } } { "top.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/top.vhd" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751559559013 "|top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\] " "Synthesized away node \"adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/altsyncram_rqn1.tdf" 219 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "adcteste/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "adcteste/synthesis/submodules/adcteste_adc_mega_0.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/adcteste_adc_mega_0.v" 58 0 0 } } { "adcteste/synthesis/adcteste.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/adcteste.vhd" 54 0 0 } } { "adc_teste.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adc_teste.vhd" 58 0 0 } } { "top.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/top.vhd" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751559559013 "|top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\] " "Synthesized away node \"adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/altsyncram_rqn1.tdf" 249 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "adcteste/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "adcteste/synthesis/submodules/adcteste_adc_mega_0.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/adcteste_adc_mega_0.v" 58 0 0 } } { "adcteste/synthesis/adcteste.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/adcteste.vhd" 54 0 0 } } { "adc_teste.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adc_teste.vhd" 58 0 0 } } { "top.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/top.vhd" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751559559013 "|top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\] " "Synthesized away node \"adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/altsyncram_rqn1.tdf" 279 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "adcteste/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "adcteste/synthesis/submodules/adcteste_adc_mega_0.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/adcteste_adc_mega_0.v" 58 0 0 } } { "adcteste/synthesis/adcteste.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/adcteste.vhd" 54 0 0 } } { "adc_teste.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adc_teste.vhd" 58 0 0 } } { "top.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/top.vhd" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751559559013 "|top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\] " "Synthesized away node \"adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/altsyncram_rqn1.tdf" 309 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "adcteste/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "adcteste/synthesis/submodules/adcteste_adc_mega_0.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/adcteste_adc_mega_0.v" 58 0 0 } } { "adcteste/synthesis/adcteste.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/adcteste.vhd" 54 0 0 } } { "adc_teste.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adc_teste.vhd" 58 0 0 } } { "top.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/top.vhd" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751559559013 "|top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\] " "Synthesized away node \"adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/altsyncram_rqn1.tdf" 339 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "adcteste/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "adcteste/synthesis/submodules/adcteste_adc_mega_0.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/adcteste_adc_mega_0.v" 58 0 0 } } { "adcteste/synthesis/adcteste.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/adcteste.vhd" 54 0 0 } } { "adc_teste.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adc_teste.vhd" 58 0 0 } } { "top.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/top.vhd" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751559559013 "|top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\] " "Synthesized away node \"adc_teste:ADC_INST\|adcteste:u0\|adcteste_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/altsyncram_rqn1.tdf" 369 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "adcteste/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "adcteste/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "adcteste/synthesis/submodules/adcteste_adc_mega_0.v" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/adcteste_adc_mega_0.v" 58 0 0 } } { "adcteste/synthesis/adcteste.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/adcteste.vhd" 54 0 0 } } { "adc_teste.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/adc_teste.vhd" 58 0 0 } } { "top.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/top.vhd" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751559559013 "|top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1751559559013 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1751559559013 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "vga_teste:VGA_INST\|display_buffer_rtl_0 " "Inferred dual-clock RAM node \"vga_teste:VGA_INST\|display_buffer_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1751559559167 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "vga_teste:VGA_INST\|sample_buffer " "RAM logic \"vga_teste:VGA_INST\|sample_buffer\" is uninferred due to asynchronous read logic" {  } { { "vga_teste.vhd" "sample_buffer" { Text "C:/intelFPGA_lite/projetos/adc_teste/vga_teste.vhd" 43 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1751559559167 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1751559559167 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "vga_teste:VGA_INST\|display_buffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"vga_teste:VGA_INST\|display_buffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751559562040 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751559562040 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751559562040 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751559562040 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 12 " "Parameter WIDTH_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751559562040 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751559562040 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751559562040 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751559562040 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751559562040 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751559562040 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751559562040 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751559562040 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751559562040 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751559562040 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1751559562040 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1751559562040 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_teste:VGA_INST\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_teste:VGA_INST\|Mod0\"" {  } { { "vga_teste.vhd" "Mod0" { Text "C:/intelFPGA_lite/projetos/adc_teste/vga_teste.vhd" 100 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751559562042 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_teste:VGA_INST\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_teste:VGA_INST\|Mod1\"" {  } { { "vga_teste.vhd" "Mod1" { Text "C:/intelFPGA_lite/projetos/adc_teste/vga_teste.vhd" 161 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751559562042 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_teste:VGA_INST\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_teste:VGA_INST\|Div0\"" {  } { { "vga_teste.vhd" "Div0" { Text "C:/intelFPGA_lite/projetos/adc_teste/vga_teste.vhd" 167 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751559562042 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1751559562042 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_teste:VGA_INST\|altsyncram:display_buffer_rtl_0 " "Elaborated megafunction instantiation \"vga_teste:VGA_INST\|altsyncram:display_buffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751559562113 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_teste:VGA_INST\|altsyncram:display_buffer_rtl_0 " "Instantiated megafunction \"vga_teste:VGA_INST\|altsyncram:display_buffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559562113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559562113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559562113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 640 " "Parameter \"NUMWORDS_A\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559562113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 12 " "Parameter \"WIDTH_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559562113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559562113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 640 " "Parameter \"NUMWORDS_B\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559562113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559562113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559562113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559562113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559562113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559562113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559562113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559562113 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751559562113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fvd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fvd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fvd1 " "Found entity 1: altsyncram_fvd1" {  } { { "db/altsyncram_fvd1.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/altsyncram_fvd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751559562218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751559562218 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_teste:VGA_INST\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"vga_teste:VGA_INST\|lpm_divide:Mod0\"" {  } { { "vga_teste.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/vga_teste.vhd" 100 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751559562295 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_teste:VGA_INST\|lpm_divide:Mod0 " "Instantiated megafunction \"vga_teste:VGA_INST\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559562295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 13 " "Parameter \"LPM_WIDTHD\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559562295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559562295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559562295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559562295 ""}  } { { "vga_teste.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/vga_teste.vhd" 100 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751559562295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_05o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_05o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_05o " "Found entity 1: lpm_divide_05o" {  } { { "db/lpm_divide_05o.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/lpm_divide_05o.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751559562357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751559562357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_2dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_2dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_2dg " "Found entity 1: abs_divider_2dg" {  } { { "db/abs_divider_2dg.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/abs_divider_2dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751559562400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751559562400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_oke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_oke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_oke " "Found entity 1: alt_u_div_oke" {  } { { "db/alt_u_div_oke.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/alt_u_div_oke.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751559562467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751559562467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751559562611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751559562611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751559562703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751559562703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_7b9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_7b9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_7b9 " "Found entity 1: lpm_abs_7b9" {  } { { "db/lpm_abs_7b9.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/lpm_abs_7b9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751559562764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751559562764 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_teste:VGA_INST\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"vga_teste:VGA_INST\|lpm_divide:Mod1\"" {  } { { "vga_teste.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/vga_teste.vhd" 161 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751559562818 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_teste:VGA_INST\|lpm_divide:Mod1 " "Instantiated megafunction \"vga_teste:VGA_INST\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559562818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559562818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559562818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559562818 ""}  } { { "vga_teste.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/vga_teste.vhd" 161 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751559562818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ikl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ikl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ikl " "Found entity 1: lpm_divide_ikl" {  } { { "db/lpm_divide_ikl.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/lpm_divide_ikl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751559562920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751559562920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_hkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_hkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_hkh " "Found entity 1: sign_div_unsign_hkh" {  } { { "db/sign_div_unsign_hkh.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/sign_div_unsign_hkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751559562997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751559562997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_cfe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_cfe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_cfe " "Found entity 1: alt_u_div_cfe" {  } { { "db/alt_u_div_cfe.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/alt_u_div_cfe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751559563067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751559563067 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_teste:VGA_INST\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"vga_teste:VGA_INST\|lpm_divide:Div0\"" {  } { { "vga_teste.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/vga_teste.vhd" 167 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751559563339 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_teste:VGA_INST\|lpm_divide:Div0 " "Instantiated megafunction \"vga_teste:VGA_INST\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 23 " "Parameter \"LPM_WIDTHN\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559563339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 13 " "Parameter \"LPM_WIDTHD\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559563339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559563339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559563339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751559563339 ""}  } { { "vga_teste.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/vga_teste.vhd" 167 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751559563339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_uco.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_uco.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_uco " "Found entity 1: lpm_divide_uco" {  } { { "db/lpm_divide_uco.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/lpm_divide_uco.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751559563426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751559563426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_3dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_3dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_3dg " "Found entity 1: abs_divider_3dg" {  } { { "db/abs_divider_3dg.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/abs_divider_3dg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751559563481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751559563481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qke " "Found entity 1: alt_u_div_qke" {  } { { "db/alt_u_div_qke.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/alt_u_div_qke.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751559563562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751559563562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_8b9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_8b9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_8b9 " "Found entity 1: lpm_abs_8b9" {  } { { "db/lpm_abs_8b9.tdf" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/lpm_abs_8b9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751559563776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751559563776 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "28 " "Ignored 28 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "28 " "Ignored 28 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1751559566220 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1751559566220 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751559574154 "|top|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751559574154 "|top|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751559574154 "|top|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/intelFPGA_lite/projetos/adc_teste/top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751559574154 "|top|VGA_B[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1751559574154 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1751559574683 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1751559581214 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "vga_teste:VGA_INST\|lpm_divide:Mod1\|lpm_divide_ikl:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_cfe:divider\|add_sub_8_result_int\[1\]~12 " "Logic cell \"vga_teste:VGA_INST\|lpm_divide:Mod1\|lpm_divide_ikl:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_cfe:divider\|add_sub_8_result_int\[1\]~12\"" {  } { { "db/alt_u_div_cfe.tdf" "add_sub_8_result_int\[1\]~12" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/alt_u_div_cfe.tdf" 66 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1751559581344 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_teste:VGA_INST\|lpm_divide:Mod0\|lpm_divide_05o:auto_generated\|abs_divider_2dg:divider\|alt_u_div_oke:divider\|add_sub_11_result_int\[6\]~12 " "Logic cell \"vga_teste:VGA_INST\|lpm_divide:Mod0\|lpm_divide_05o:auto_generated\|abs_divider_2dg:divider\|alt_u_div_oke:divider\|add_sub_11_result_int\[6\]~12\"" {  } { { "db/alt_u_div_oke.tdf" "add_sub_11_result_int\[6\]~12" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/alt_u_div_oke.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1751559581344 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_teste:VGA_INST\|lpm_divide:Mod0\|lpm_divide_05o:auto_generated\|abs_divider_2dg:divider\|alt_u_div_oke:divider\|add_sub_11_result_int\[1\]~14 " "Logic cell \"vga_teste:VGA_INST\|lpm_divide:Mod0\|lpm_divide_05o:auto_generated\|abs_divider_2dg:divider\|alt_u_div_oke:divider\|add_sub_11_result_int\[1\]~14\"" {  } { { "db/alt_u_div_oke.tdf" "add_sub_11_result_int\[1\]~14" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/alt_u_div_oke.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1751559581344 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_teste:VGA_INST\|lpm_divide:Mod0\|lpm_divide_05o:auto_generated\|abs_divider_2dg:divider\|alt_u_div_oke:divider\|add_sub_11_result_int\[2\]~16 " "Logic cell \"vga_teste:VGA_INST\|lpm_divide:Mod0\|lpm_divide_05o:auto_generated\|abs_divider_2dg:divider\|alt_u_div_oke:divider\|add_sub_11_result_int\[2\]~16\"" {  } { { "db/alt_u_div_oke.tdf" "add_sub_11_result_int\[2\]~16" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/alt_u_div_oke.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1751559581344 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_teste:VGA_INST\|lpm_divide:Mod0\|lpm_divide_05o:auto_generated\|abs_divider_2dg:divider\|alt_u_div_oke:divider\|add_sub_11_result_int\[5\]~18 " "Logic cell \"vga_teste:VGA_INST\|lpm_divide:Mod0\|lpm_divide_05o:auto_generated\|abs_divider_2dg:divider\|alt_u_div_oke:divider\|add_sub_11_result_int\[5\]~18\"" {  } { { "db/alt_u_div_oke.tdf" "add_sub_11_result_int\[5\]~18" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/alt_u_div_oke.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1751559581344 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_teste:VGA_INST\|lpm_divide:Mod0\|lpm_divide_05o:auto_generated\|abs_divider_2dg:divider\|alt_u_div_oke:divider\|add_sub_11_result_int\[4\]~20 " "Logic cell \"vga_teste:VGA_INST\|lpm_divide:Mod0\|lpm_divide_05o:auto_generated\|abs_divider_2dg:divider\|alt_u_div_oke:divider\|add_sub_11_result_int\[4\]~20\"" {  } { { "db/alt_u_div_oke.tdf" "add_sub_11_result_int\[4\]~20" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/alt_u_div_oke.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1751559581344 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_teste:VGA_INST\|lpm_divide:Mod0\|lpm_divide_05o:auto_generated\|abs_divider_2dg:divider\|alt_u_div_oke:divider\|add_sub_11_result_int\[3\]~22 " "Logic cell \"vga_teste:VGA_INST\|lpm_divide:Mod0\|lpm_divide_05o:auto_generated\|abs_divider_2dg:divider\|alt_u_div_oke:divider\|add_sub_11_result_int\[3\]~22\"" {  } { { "db/alt_u_div_oke.tdf" "add_sub_11_result_int\[3\]~22" { Text "C:/intelFPGA_lite/projetos/adc_teste/db/alt_u_div_oke.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1751559581344 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1751559581344 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/projetos/adc_teste/output_files/adc_teste.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/projetos/adc_teste/output_files/adc_teste.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751559581939 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1751559583131 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751559583131 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14696 " "Implemented 14696 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1751559584336 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1751559584336 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14634 " "Implemented 14634 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1751559584336 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1751559584336 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1751559584336 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1751559584336 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4894 " "Peak virtual memory: 4894 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751559584447 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 03 13:19:44 2025 " "Processing ended: Thu Jul 03 13:19:44 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751559584447 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751559584447 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:07 " "Total CPU time (on all processors): 00:01:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751559584447 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1751559584447 ""}
