/*Device: MK24F25612
 Version: 1.6
 Description: MK24F25612 Freescale Microcontroller
*/


#include "../chip/chip.h"
#include "../inc/logic.h"


struct DATA ADC_REG_DATA[] = {
	{"OFFSET(ADC_MemMap)",OFFSET(ADC_MemMap,SC1[0]), 0},
	{"OFFSET(ADC_MemMap)",OFFSET(ADC_MemMap,CFG1[0]), 8},
	{"OFFSET(ADC_MemMap)",OFFSET(ADC_MemMap,CFG2[0]), 12},
	{"OFFSET(ADC_MemMap)",OFFSET(ADC_MemMap,R[0]), 16},
	{"OFFSET(ADC_MemMap)",OFFSET(ADC_MemMap,CV1[0]), 24},
	{"OFFSET(ADC_MemMap)",OFFSET(ADC_MemMap,CV2[0]), 28},
	{"OFFSET(ADC_MemMap)",OFFSET(ADC_MemMap,SC2[0]), 32},
	{"OFFSET(ADC_MemMap)",OFFSET(ADC_MemMap,SC3[0]), 36},
	{"OFFSET(ADC_MemMap)",OFFSET(ADC_MemMap,OFS[0]), 40},
	{"OFFSET(ADC_MemMap)",OFFSET(ADC_MemMap,PG[0]), 44},
	{"OFFSET(ADC_MemMap)",OFFSET(ADC_MemMap,MG[0]), 48},
	{"OFFSET(ADC_MemMap)",OFFSET(ADC_MemMap,CLPD[0]), 52},
	{"OFFSET(ADC_MemMap)",OFFSET(ADC_MemMap,CLPS[0]), 56},
	{"OFFSET(ADC_MemMap)",OFFSET(ADC_MemMap,CLP4[0]), 60},
	{"OFFSET(ADC_MemMap)",OFFSET(ADC_MemMap,CLP3[0]), 64},
	{"OFFSET(ADC_MemMap)",OFFSET(ADC_MemMap,CLP2[0]), 68},
	{"OFFSET(ADC_MemMap)",OFFSET(ADC_MemMap,CLP1[0]), 72},
	{"OFFSET(ADC_MemMap)",OFFSET(ADC_MemMap,CLP0[0]), 76},
	{"OFFSET(ADC_MemMap)",OFFSET(ADC_MemMap,CLMD[0]), 84},
	{"OFFSET(ADC_MemMap)",OFFSET(ADC_MemMap,CLMS[0]), 88},
	{"OFFSET(ADC_MemMap)",OFFSET(ADC_MemMap,CLM4[0]), 92},
	{"OFFSET(ADC_MemMap)",OFFSET(ADC_MemMap,CLM3[0]), 96},
	{"OFFSET(ADC_MemMap)",OFFSET(ADC_MemMap,CLM2[0]), 100},
	{"OFFSET(ADC_MemMap)",OFFSET(ADC_MemMap,CLM1[0]), 104},
	{"OFFSET(ADC_MemMap)",OFFSET(ADC_MemMap,CLM0[0]), 108},
	{"sizeof(ADC_MemMap)",sizeof(struct ADC_MemMap), 112}
};

struct DATA ADC_BITFIELD_DATA[] = {
	{"ADC_SC1_ADCH_MASK",ADC_SC1_ADCH_MASK, MASK(0,5)},
	{"ADC_SC1_ADCH_SHIFT",ADC_SC1_ADCH_SHIFT, SHIFT(0)},
	{"ADC_SC1_ADCH_VALUE",ADC_SC1_ADCH(1), SHIFT_VALUE(0)},
	{"ADC_SC1_DIFF_MASK",ADC_SC1_DIFF_MASK, MASK(5,1)},
	{"ADC_SC1_DIFF_SHIFT",ADC_SC1_DIFF_SHIFT, SHIFT(5)},
	{"ADC_SC1_AIEN_MASK",ADC_SC1_AIEN_MASK, MASK(6,1)},
	{"ADC_SC1_AIEN_SHIFT",ADC_SC1_AIEN_SHIFT, SHIFT(6)},
	{"ADC_SC1_COCO_MASK",ADC_SC1_COCO_MASK, MASK(7,1)},
	{"ADC_SC1_COCO_SHIFT",ADC_SC1_COCO_SHIFT, SHIFT(7)},
	{"ADC_CFG1_ADICLK_MASK",ADC_CFG1_ADICLK_MASK, MASK(0,2)},
	{"ADC_CFG1_ADICLK_SHIFT",ADC_CFG1_ADICLK_SHIFT, SHIFT(0)},
	{"ADC_CFG1_ADICLK_VALUE",ADC_CFG1_ADICLK(1), SHIFT_VALUE(0)},
	{"ADC_CFG1_MODE_MASK",ADC_CFG1_MODE_MASK, MASK(2,2)},
	{"ADC_CFG1_MODE_SHIFT",ADC_CFG1_MODE_SHIFT, SHIFT(2)},
	{"ADC_CFG1_MODE_VALUE",ADC_CFG1_MODE(1), SHIFT_VALUE(2)},
	{"ADC_CFG1_ADLSMP_MASK",ADC_CFG1_ADLSMP_MASK, MASK(4,1)},
	{"ADC_CFG1_ADLSMP_SHIFT",ADC_CFG1_ADLSMP_SHIFT, SHIFT(4)},
	{"ADC_CFG1_ADIV_MASK",ADC_CFG1_ADIV_MASK, MASK(5,2)},
	{"ADC_CFG1_ADIV_SHIFT",ADC_CFG1_ADIV_SHIFT, SHIFT(5)},
	{"ADC_CFG1_ADIV_VALUE",ADC_CFG1_ADIV(1), SHIFT_VALUE(5)},
	{"ADC_CFG1_ADLPC_MASK",ADC_CFG1_ADLPC_MASK, MASK(7,1)},
	{"ADC_CFG1_ADLPC_SHIFT",ADC_CFG1_ADLPC_SHIFT, SHIFT(7)},
	{"ADC_CFG2_ADLSTS_MASK",ADC_CFG2_ADLSTS_MASK, MASK(0,2)},
	{"ADC_CFG2_ADLSTS_SHIFT",ADC_CFG2_ADLSTS_SHIFT, SHIFT(0)},
	{"ADC_CFG2_ADLSTS_VALUE",ADC_CFG2_ADLSTS(1), SHIFT_VALUE(0)},
	{"ADC_CFG2_ADHSC_MASK",ADC_CFG2_ADHSC_MASK, MASK(2,1)},
	{"ADC_CFG2_ADHSC_SHIFT",ADC_CFG2_ADHSC_SHIFT, SHIFT(2)},
	{"ADC_CFG2_ADACKEN_MASK",ADC_CFG2_ADACKEN_MASK, MASK(3,1)},
	{"ADC_CFG2_ADACKEN_SHIFT",ADC_CFG2_ADACKEN_SHIFT, SHIFT(3)},
	{"ADC_CFG2_MUXSEL_MASK",ADC_CFG2_MUXSEL_MASK, MASK(4,1)},
	{"ADC_CFG2_MUXSEL_SHIFT",ADC_CFG2_MUXSEL_SHIFT, SHIFT(4)},
	{"ADC_R_D_MASK",ADC_R_D_MASK, MASK(0,16)},
	{"ADC_R_D_SHIFT",ADC_R_D_SHIFT, SHIFT(0)},
	{"ADC_R_D_VALUE",ADC_R_D(1), SHIFT_VALUE(0)},
	{"ADC_CV1_CV_MASK",ADC_CV1_CV_MASK, MASK(0,16)},
	{"ADC_CV1_CV_SHIFT",ADC_CV1_CV_SHIFT, SHIFT(0)},
	{"ADC_CV1_CV_VALUE",ADC_CV1_CV(1), SHIFT_VALUE(0)},
	{"ADC_CV2_CV_MASK",ADC_CV2_CV_MASK, MASK(0,16)},
	{"ADC_CV2_CV_SHIFT",ADC_CV2_CV_SHIFT, SHIFT(0)},
	{"ADC_CV2_CV_VALUE",ADC_CV2_CV(1), SHIFT_VALUE(0)},
	{"ADC_SC2_REFSEL_MASK",ADC_SC2_REFSEL_MASK, MASK(0,2)},
	{"ADC_SC2_REFSEL_SHIFT",ADC_SC2_REFSEL_SHIFT, SHIFT(0)},
	{"ADC_SC2_REFSEL_VALUE",ADC_SC2_REFSEL(1), SHIFT_VALUE(0)},
	{"ADC_SC2_DMAEN_MASK",ADC_SC2_DMAEN_MASK, MASK(2,1)},
	{"ADC_SC2_DMAEN_SHIFT",ADC_SC2_DMAEN_SHIFT, SHIFT(2)},
	{"ADC_SC2_ACREN_MASK",ADC_SC2_ACREN_MASK, MASK(3,1)},
	{"ADC_SC2_ACREN_SHIFT",ADC_SC2_ACREN_SHIFT, SHIFT(3)},
	{"ADC_SC2_ACFGT_MASK",ADC_SC2_ACFGT_MASK, MASK(4,1)},
	{"ADC_SC2_ACFGT_SHIFT",ADC_SC2_ACFGT_SHIFT, SHIFT(4)},
	{"ADC_SC2_ACFE_MASK",ADC_SC2_ACFE_MASK, MASK(5,1)},
	{"ADC_SC2_ACFE_SHIFT",ADC_SC2_ACFE_SHIFT, SHIFT(5)},
	{"ADC_SC2_ADTRG_MASK",ADC_SC2_ADTRG_MASK, MASK(6,1)},
	{"ADC_SC2_ADTRG_SHIFT",ADC_SC2_ADTRG_SHIFT, SHIFT(6)},
	{"ADC_SC2_ADACT_MASK",ADC_SC2_ADACT_MASK, MASK(7,1)},
	{"ADC_SC2_ADACT_SHIFT",ADC_SC2_ADACT_SHIFT, SHIFT(7)},
	{"ADC_SC3_AVGS_MASK",ADC_SC3_AVGS_MASK, MASK(0,2)},
	{"ADC_SC3_AVGS_SHIFT",ADC_SC3_AVGS_SHIFT, SHIFT(0)},
	{"ADC_SC3_AVGS_VALUE",ADC_SC3_AVGS(1), SHIFT_VALUE(0)},
	{"ADC_SC3_AVGE_MASK",ADC_SC3_AVGE_MASK, MASK(2,1)},
	{"ADC_SC3_AVGE_SHIFT",ADC_SC3_AVGE_SHIFT, SHIFT(2)},
	{"ADC_SC3_ADCO_MASK",ADC_SC3_ADCO_MASK, MASK(3,1)},
	{"ADC_SC3_ADCO_SHIFT",ADC_SC3_ADCO_SHIFT, SHIFT(3)},
	{"ADC_SC3_CALF_MASK",ADC_SC3_CALF_MASK, MASK(6,1)},
	{"ADC_SC3_CALF_SHIFT",ADC_SC3_CALF_SHIFT, SHIFT(6)},
	{"ADC_SC3_CAL_MASK",ADC_SC3_CAL_MASK, MASK(7,1)},
	{"ADC_SC3_CAL_SHIFT",ADC_SC3_CAL_SHIFT, SHIFT(7)},
	{"ADC_OFS_OFS_MASK",ADC_OFS_OFS_MASK, MASK(0,16)},
	{"ADC_OFS_OFS_SHIFT",ADC_OFS_OFS_SHIFT, SHIFT(0)},
	{"ADC_OFS_OFS_VALUE",ADC_OFS_OFS(1), SHIFT_VALUE(0)},
	{"ADC_PG_PG_MASK",ADC_PG_PG_MASK, MASK(0,16)},
	{"ADC_PG_PG_SHIFT",ADC_PG_PG_SHIFT, SHIFT(0)},
	{"ADC_PG_PG_VALUE",ADC_PG_PG(1), SHIFT_VALUE(0)},
	{"ADC_MG_MG_MASK",ADC_MG_MG_MASK, MASK(0,16)},
	{"ADC_MG_MG_SHIFT",ADC_MG_MG_SHIFT, SHIFT(0)},
	{"ADC_MG_MG_VALUE",ADC_MG_MG(1), SHIFT_VALUE(0)},
	{"ADC_CLPD_CLPD_MASK",ADC_CLPD_CLPD_MASK, MASK(0,6)},
	{"ADC_CLPD_CLPD_SHIFT",ADC_CLPD_CLPD_SHIFT, SHIFT(0)},
	{"ADC_CLPD_CLPD_VALUE",ADC_CLPD_CLPD(1), SHIFT_VALUE(0)},
	{"ADC_CLPS_CLPS_MASK",ADC_CLPS_CLPS_MASK, MASK(0,6)},
	{"ADC_CLPS_CLPS_SHIFT",ADC_CLPS_CLPS_SHIFT, SHIFT(0)},
	{"ADC_CLPS_CLPS_VALUE",ADC_CLPS_CLPS(1), SHIFT_VALUE(0)},
	{"ADC_CLP4_CLP4_MASK",ADC_CLP4_CLP4_MASK, MASK(0,10)},
	{"ADC_CLP4_CLP4_SHIFT",ADC_CLP4_CLP4_SHIFT, SHIFT(0)},
	{"ADC_CLP4_CLP4_VALUE",ADC_CLP4_CLP4(1), SHIFT_VALUE(0)},
	{"ADC_CLP3_CLP3_MASK",ADC_CLP3_CLP3_MASK, MASK(0,9)},
	{"ADC_CLP3_CLP3_SHIFT",ADC_CLP3_CLP3_SHIFT, SHIFT(0)},
	{"ADC_CLP3_CLP3_VALUE",ADC_CLP3_CLP3(1), SHIFT_VALUE(0)},
	{"ADC_CLP2_CLP2_MASK",ADC_CLP2_CLP2_MASK, MASK(0,8)},
	{"ADC_CLP2_CLP2_SHIFT",ADC_CLP2_CLP2_SHIFT, SHIFT(0)},
	{"ADC_CLP2_CLP2_VALUE",ADC_CLP2_CLP2(1), SHIFT_VALUE(0)},
	{"ADC_CLP1_CLP1_MASK",ADC_CLP1_CLP1_MASK, MASK(0,7)},
	{"ADC_CLP1_CLP1_SHIFT",ADC_CLP1_CLP1_SHIFT, SHIFT(0)},
	{"ADC_CLP1_CLP1_VALUE",ADC_CLP1_CLP1(1), SHIFT_VALUE(0)},
	{"ADC_CLP0_CLP0_MASK",ADC_CLP0_CLP0_MASK, MASK(0,6)},
	{"ADC_CLP0_CLP0_SHIFT",ADC_CLP0_CLP0_SHIFT, SHIFT(0)},
	{"ADC_CLP0_CLP0_VALUE",ADC_CLP0_CLP0(1), SHIFT_VALUE(0)},
	{"ADC_CLMD_CLMD_MASK",ADC_CLMD_CLMD_MASK, MASK(0,6)},
	{"ADC_CLMD_CLMD_SHIFT",ADC_CLMD_CLMD_SHIFT, SHIFT(0)},
	{"ADC_CLMD_CLMD_VALUE",ADC_CLMD_CLMD(1), SHIFT_VALUE(0)},
	{"ADC_CLMS_CLMS_MASK",ADC_CLMS_CLMS_MASK, MASK(0,6)},
	{"ADC_CLMS_CLMS_SHIFT",ADC_CLMS_CLMS_SHIFT, SHIFT(0)},
	{"ADC_CLMS_CLMS_VALUE",ADC_CLMS_CLMS(1), SHIFT_VALUE(0)},
	{"ADC_CLM4_CLM4_MASK",ADC_CLM4_CLM4_MASK, MASK(0,10)},
	{"ADC_CLM4_CLM4_SHIFT",ADC_CLM4_CLM4_SHIFT, SHIFT(0)},
	{"ADC_CLM4_CLM4_VALUE",ADC_CLM4_CLM4(1), SHIFT_VALUE(0)},
	{"ADC_CLM3_CLM3_MASK",ADC_CLM3_CLM3_MASK, MASK(0,9)},
	{"ADC_CLM3_CLM3_SHIFT",ADC_CLM3_CLM3_SHIFT, SHIFT(0)},
	{"ADC_CLM3_CLM3_VALUE",ADC_CLM3_CLM3(1), SHIFT_VALUE(0)},
	{"ADC_CLM2_CLM2_MASK",ADC_CLM2_CLM2_MASK, MASK(0,8)},
	{"ADC_CLM2_CLM2_SHIFT",ADC_CLM2_CLM2_SHIFT, SHIFT(0)},
	{"ADC_CLM2_CLM2_VALUE",ADC_CLM2_CLM2(1), SHIFT_VALUE(0)},
	{"ADC_CLM1_CLM1_MASK",ADC_CLM1_CLM1_MASK, MASK(0,7)},
	{"ADC_CLM1_CLM1_SHIFT",ADC_CLM1_CLM1_SHIFT, SHIFT(0)},
	{"ADC_CLM1_CLM1_VALUE",ADC_CLM1_CLM1(1), SHIFT_VALUE(0)},
	{"ADC_CLM0_CLM0_MASK",ADC_CLM0_CLM0_MASK, MASK(0,6)},
	{"ADC_CLM0_CLM0_SHIFT",ADC_CLM0_CLM0_SHIFT, SHIFT(0)},
	{"ADC_CLM0_CLM0_VALUE",ADC_CLM0_CLM0(1), SHIFT_VALUE(0)}
};