============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Daggal
   Run Date =   Mon May 13 15:16:03 2024

   Run on =     DESKTOP-I7CAGU2
============================================================
RUN-1002 : start command "open_project CortexM0_SoC.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL.v(89)
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/SDRAM_PLL.v(72)
HDL-1007 : analyze verilog file ../../al_ip/PIXEL_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PIXEL_PLL.v(79)
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_WRITE_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_READ_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_LED.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Timer.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'pixel_data', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(1010)
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(1068)
HDL-1007 : analyze verilog file ../../../rtl/Keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SEG.v
HDL-1007 : analyze verilog file ../../../rtl/smg.v
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../../rtl/HDMI/DVITransmitter.enc.vhd(13)
Copyright (c) 1998-2019 The OpenSSL Project.  All rights reserved.
This product includes software developed by the OpenSSL Project
for use in the OpenSSL Toolkit (http://www.openssl.org/)
Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com)
All rights reserved.
This product includes cryptographic software written by Eric Young (eay@cryptsoft.com)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../../rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../../rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../../rtl/HDMI/video_driver.v
HDL-5007 WARNING: redeclaration of ANSI port 'data_req' is not allowed in ../../../rtl/HDMI/video_driver.v(39)
HDL-1007 : analyze verilog file ../../../rtl/SD/SD_top.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_init.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_rd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_read.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_cmd.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : back to file '../../../rtl/DDR/sdram_cmd.v' in ../../../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_controller.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_ctrl.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : back to file '../../../rtl/DDR/sdram_ctrl.v' in ../../../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_data.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_data.v(13)
HDL-1007 : back to file '../../../rtl/DDR/sdram_data.v' in ../../../rtl/DDR/sdram_data.v(13)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_rw_top.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SD.v
RUN-1001 : Project manager successfully analyzed 38 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/CortexM0_SoC_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db ../syn_1/CortexM0_SoC_gate.db" in  1.394375s wall, 1.296875s user + 0.109375s system = 1.406250s CPU (100.9%)

RUN-1004 : used memory is 248 MB, reserved memory is 221 MB, peak memory is 252 MB
RUN-1002 : start command "read_sdc ../../sysclk_adc.sdc"
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_ports System_clk"
RUN-1002 : start command "get_nets pixel_clk"
RUN-1002 : start command "create_generated_clock -name pclk -source  -master_clock System_clk -multiply_by 1 "
RUN-1002 : start command "get_ports System_clk"
RUN-1002 : start command "get_nets pixel_clk_5x"
RUN-1002 : start command "create_generated_clock -name sclk5 -source  -master_clock System_clk -multiply_by 5 "
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/clkr(sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/clkr_syn_1)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[10]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[10]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[10]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[10]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: u3_hdmi_tx/PXLCLK_5X_I(u3_hdmi_tx/PXLCLK_5X_I_syn_1)
SYN-1001 : 	kept net: u_logic/SCLK(u_logic/SCLK_syn_1)
RUN-1104 : Import SDC file ../../sysclk_adc.sdc finished, there are 79 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net PIXEL_PLL_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net PLL_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref driven by BUFG (271 clock/control pins, 1 other pins).
SYN-4027 : Net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/clkr is clkc1 of pll PIXEL_PLL_inst/pll_inst.
SYN-4027 : Net u3_hdmi_tx/PXLCLK_5X_I is clkc2 of pll PIXEL_PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll PIXEL_PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll PIXEL_PLL_inst/pll_inst.
SYN-4027 : Net u_logic/SCLK is clkc1 of pll PLL_inst/pll_inst.
SYN-4027 : Net SD_CLK_dup_1 is clkc2 of pll PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll PLL_inst/pll_inst.
SYN-4027 : Net sdram_rw_top_inst/clk_sdram is clkc1 of pll SDRAM_PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll SDRAM_PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll SDRAM_PLL_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drives clk pins.
SYN-4024 : Net "SEG_Interface/smg_inst/cnt_1ms[0]" drives clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net PIXEL_PLL_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net PLL_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net SD_CLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net SEG_Interface/smg_inst/cnt_1ms[0] as clock net
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net System_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net sdram_rw_top_inst/clk_sdram as clock net
SYN-4025 : Tag rtl::Net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref as clock net
SYN-4025 : Tag rtl::Net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/clkr as clock net
SYN-4025 : Tag rtl::Net u3_hdmi_tx/PXLCLK_5X_I as clock net
SYN-4025 : Tag rtl::Net u_logic/SCLK as clock net
SYN-4026 : Tagged 12 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net SWCLK_dup_1 to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
SYN-4015 : Create BUFG instance for clk Net SEG_Interface/smg_inst/cnt_1ms[0] to drive 2 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 9041 instances
RUN-0007 : 6083 luts, 2394 seqs, 276 mslices, 149 lslices, 113 pads, 11 brams, 3 dsps
RUN-1001 : There are total 9847 nets
RUN-1001 : 5561 nets have 2 pins
RUN-1001 : 3197 nets have [3 - 5] pins
RUN-1001 : 609 nets have [6 - 10] pins
RUN-1001 : 268 nets have [11 - 20] pins
RUN-1001 : 205 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     279     
RUN-1001 :   No   |  No   |  Yes  |    1031     
RUN-1001 :   No   |  Yes  |  No   |      8      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     294     
RUN-1001 :   Yes  |  Yes  |  No   |     11      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    24   |  48   |     44     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 118
PHY-3001 : Initial placement ...
PHY-3001 : design contains 9039 instances, 6083 luts, 2394 seqs, 425 slices, 68 macros(425 instances: 276 mslices 149 lslices)
PHY-0007 : Cell area utilization is 35%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 41367, tnet num: 9845, tinst num: 9039, tnode num: 48765, tedge num: 66665.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.004507s wall, 1.000000s user + 0.000000s system = 1.000000s CPU (99.6%)

RUN-1004 : used memory is 345 MB, reserved memory is 321 MB, peak memory is 345 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 9845 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.312743s wall, 1.296875s user + 0.015625s system = 1.312500s CPU (100.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.29128e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 9039.
PHY-3001 : Level 1 #clusters 1361.
PHY-3001 : End clustering;  0.068909s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (136.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 35%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 762639, overlap = 233.281
PHY-3002 : Step(2): len = 637546, overlap = 259.062
PHY-3002 : Step(3): len = 466470, overlap = 322.875
PHY-3002 : Step(4): len = 413744, overlap = 373.812
PHY-3002 : Step(5): len = 329812, overlap = 436.938
PHY-3002 : Step(6): len = 283257, overlap = 461.688
PHY-3002 : Step(7): len = 237055, overlap = 492.594
PHY-3002 : Step(8): len = 206414, overlap = 507.188
PHY-3002 : Step(9): len = 180161, overlap = 509
PHY-3002 : Step(10): len = 163241, overlap = 522.5
PHY-3002 : Step(11): len = 145338, overlap = 550.188
PHY-3002 : Step(12): len = 134010, overlap = 563.812
PHY-3002 : Step(13): len = 122032, overlap = 568.562
PHY-3002 : Step(14): len = 114354, overlap = 586.375
PHY-3002 : Step(15): len = 106764, overlap = 603.438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.28048e-06
PHY-3002 : Step(16): len = 118072, overlap = 582.25
PHY-3002 : Step(17): len = 148574, overlap = 565.688
PHY-3002 : Step(18): len = 155517, overlap = 545.344
PHY-3002 : Step(19): len = 167630, overlap = 512.031
PHY-3002 : Step(20): len = 160656, overlap = 481.594
PHY-3002 : Step(21): len = 157478, overlap = 465.594
PHY-3002 : Step(22): len = 153084, overlap = 467.688
PHY-3002 : Step(23): len = 152860, overlap = 474.156
PHY-3002 : Step(24): len = 151101, overlap = 493.5
PHY-3002 : Step(25): len = 151438, overlap = 501.906
PHY-3002 : Step(26): len = 151041, overlap = 500.438
PHY-3002 : Step(27): len = 151036, overlap = 510.656
PHY-3002 : Step(28): len = 150628, overlap = 502.781
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.56097e-06
PHY-3002 : Step(29): len = 162749, overlap = 480.812
PHY-3002 : Step(30): len = 174218, overlap = 458.219
PHY-3002 : Step(31): len = 178426, overlap = 432.094
PHY-3002 : Step(32): len = 180029, overlap = 428.531
PHY-3002 : Step(33): len = 177256, overlap = 430.438
PHY-3002 : Step(34): len = 175294, overlap = 433.688
PHY-3002 : Step(35): len = 173926, overlap = 443.469
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.12194e-06
PHY-3002 : Step(36): len = 191140, overlap = 386.031
PHY-3002 : Step(37): len = 205474, overlap = 342.312
PHY-3002 : Step(38): len = 214006, overlap = 339.781
PHY-3002 : Step(39): len = 216525, overlap = 342.312
PHY-3002 : Step(40): len = 215113, overlap = 355.719
PHY-3002 : Step(41): len = 212515, overlap = 356.062
PHY-3002 : Step(42): len = 210797, overlap = 354.531
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.82439e-05
PHY-3002 : Step(43): len = 234412, overlap = 325.344
PHY-3002 : Step(44): len = 249773, overlap = 304.438
PHY-3002 : Step(45): len = 258065, overlap = 255.406
PHY-3002 : Step(46): len = 261237, overlap = 245.406
PHY-3002 : Step(47): len = 260156, overlap = 250.812
PHY-3002 : Step(48): len = 258546, overlap = 263.406
PHY-3002 : Step(49): len = 256552, overlap = 267.125
PHY-3002 : Step(50): len = 255857, overlap = 269.969
PHY-3002 : Step(51): len = 255799, overlap = 272.625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.64877e-05
PHY-3002 : Step(52): len = 286200, overlap = 220.875
PHY-3002 : Step(53): len = 302960, overlap = 190.125
PHY-3002 : Step(54): len = 309788, overlap = 170
PHY-3002 : Step(55): len = 311695, overlap = 171.375
PHY-3002 : Step(56): len = 309574, overlap = 172.75
PHY-3002 : Step(57): len = 308134, overlap = 172.156
PHY-3002 : Step(58): len = 307051, overlap = 170.781
PHY-3002 : Step(59): len = 306194, overlap = 172.125
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.29755e-05
PHY-3002 : Step(60): len = 336566, overlap = 139
PHY-3002 : Step(61): len = 350291, overlap = 125.375
PHY-3002 : Step(62): len = 351644, overlap = 117.875
PHY-3002 : Step(63): len = 353685, overlap = 115.688
PHY-3002 : Step(64): len = 355516, overlap = 114.969
PHY-3002 : Step(65): len = 355664, overlap = 112.938
PHY-3002 : Step(66): len = 352111, overlap = 118.031
PHY-3002 : Step(67): len = 350781, overlap = 122.031
PHY-3002 : Step(68): len = 351087, overlap = 121.281
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000145951
PHY-3002 : Step(69): len = 374544, overlap = 96.5
PHY-3002 : Step(70): len = 389186, overlap = 84.5312
PHY-3002 : Step(71): len = 391801, overlap = 79.9062
PHY-3002 : Step(72): len = 395926, overlap = 79.4375
PHY-3002 : Step(73): len = 399934, overlap = 81.1562
PHY-3002 : Step(74): len = 401209, overlap = 85.7188
PHY-3002 : Step(75): len = 397966, overlap = 86.4062
PHY-3002 : Step(76): len = 397690, overlap = 84.75
PHY-3002 : Step(77): len = 400315, overlap = 82.9062
PHY-3002 : Step(78): len = 401935, overlap = 78.75
PHY-3002 : Step(79): len = 399535, overlap = 80.9375
PHY-3002 : Step(80): len = 398985, overlap = 81.8438
PHY-3002 : Step(81): len = 400154, overlap = 84.1875
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000291902
PHY-3002 : Step(82): len = 415428, overlap = 83.625
PHY-3002 : Step(83): len = 425008, overlap = 72.75
PHY-3002 : Step(84): len = 427379, overlap = 63.5
PHY-3002 : Step(85): len = 429046, overlap = 68.875
PHY-3002 : Step(86): len = 431815, overlap = 66.1562
PHY-3002 : Step(87): len = 433725, overlap = 68.4062
PHY-3002 : Step(88): len = 432488, overlap = 66.9062
PHY-3002 : Step(89): len = 432835, overlap = 67.3125
PHY-3002 : Step(90): len = 434328, overlap = 67.375
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000583804
PHY-3002 : Step(91): len = 445284, overlap = 58.5938
PHY-3002 : Step(92): len = 455019, overlap = 54.2188
PHY-3002 : Step(93): len = 457806, overlap = 52.6875
PHY-3002 : Step(94): len = 462627, overlap = 50.0625
PHY-3002 : Step(95): len = 467494, overlap = 48.6562
PHY-3002 : Step(96): len = 469092, overlap = 51.4375
PHY-3002 : Step(97): len = 467259, overlap = 54.375
PHY-3002 : Step(98): len = 466234, overlap = 52.2812
PHY-3002 : Step(99): len = 467059, overlap = 50
PHY-3002 : Step(100): len = 466851, overlap = 49.0625
PHY-3002 : Step(101): len = 465123, overlap = 51.0625
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.0011238
PHY-3002 : Step(102): len = 471027, overlap = 48.3125
PHY-3002 : Step(103): len = 475513, overlap = 48.75
PHY-3002 : Step(104): len = 476495, overlap = 46.5625
PHY-3002 : Step(105): len = 477802, overlap = 50.3125
PHY-3002 : Step(106): len = 480342, overlap = 46.8125
PHY-3002 : Step(107): len = 482524, overlap = 46.8125
PHY-3002 : Step(108): len = 482695, overlap = 47.875
PHY-3002 : Step(109): len = 483186, overlap = 46.0312
PHY-3002 : Step(110): len = 484034, overlap = 45.0312
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.0022476
PHY-3002 : Step(111): len = 487846, overlap = 46.0312
PHY-3002 : Step(112): len = 491725, overlap = 49.5625
PHY-3002 : Step(113): len = 493305, overlap = 47.9688
PHY-3002 : Step(114): len = 494418, overlap = 48.7812
PHY-3002 : Step(115): len = 495424, overlap = 47.8438
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00386015
PHY-3002 : Step(116): len = 497546, overlap = 46.4375
PHY-3002 : Step(117): len = 499518, overlap = 44.2188
PHY-3002 : Step(118): len = 500476, overlap = 44.7188
PHY-3002 : Step(119): len = 501386, overlap = 43.1875
PHY-3002 : Step(120): len = 502340, overlap = 42.6875
PHY-3002 : Step(121): len = 503246, overlap = 43.4375
PHY-3002 : Step(122): len = 503835, overlap = 43.1875
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014281s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (109.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 42%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/9847.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 635992, over cnt = 1239(3%), over = 6272, worst = 56
PHY-1001 : End global iterations;  0.599639s wall, 0.796875s user + 0.015625s system = 0.812500s CPU (135.5%)

PHY-1001 : Congestion index: top1 = 86.44, top5 = 63.98, top10 = 53.72, top15 = 46.95.
PHY-3001 : End congestion estimation;  0.747328s wall, 0.953125s user + 0.015625s system = 0.968750s CPU (129.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9845 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.368179s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (97.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000394956
PHY-3002 : Step(123): len = 529045, overlap = 11.5312
PHY-3002 : Step(124): len = 525087, overlap = 9.8125
PHY-3002 : Step(125): len = 523717, overlap = 9.8125
PHY-3002 : Step(126): len = 523842, overlap = 8.46875
PHY-3002 : Step(127): len = 524408, overlap = 6.6875
PHY-3002 : Step(128): len = 524686, overlap = 5.84375
PHY-3002 : Step(129): len = 525600, overlap = 6.9375
PHY-3002 : Step(130): len = 526059, overlap = 6.625
PHY-3002 : Step(131): len = 525558, overlap = 6.5
PHY-3002 : Step(132): len = 524400, overlap = 6.875
PHY-3002 : Step(133): len = 522748, overlap = 7.25
PHY-3002 : Step(134): len = 521097, overlap = 6.875
PHY-3002 : Step(135): len = 519279, overlap = 5.65625
PHY-3002 : Step(136): len = 517400, overlap = 5.15625
PHY-3002 : Step(137): len = 515559, overlap = 4.5
PHY-3002 : Step(138): len = 513682, overlap = 4.125
PHY-3002 : Step(139): len = 512356, overlap = 3.0625
PHY-3002 : Step(140): len = 511157, overlap = 3
PHY-3002 : Step(141): len = 509661, overlap = 2.6875
PHY-3002 : Step(142): len = 507881, overlap = 2.375
PHY-3002 : Step(143): len = 507185, overlap = 1.875
PHY-3002 : Step(144): len = 506228, overlap = 1.4375
PHY-3002 : Step(145): len = 504792, overlap = 1.375
PHY-3002 : Step(146): len = 503106, overlap = 0.8125
PHY-3002 : Step(147): len = 502832, overlap = 0.75
PHY-3002 : Step(148): len = 502135, overlap = 0.8125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 42%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 134/9847.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 602360, over cnt = 1590(4%), over = 5666, worst = 25
PHY-1001 : End global iterations;  0.751087s wall, 1.125000s user + 0.000000s system = 1.125000s CPU (149.8%)

PHY-1001 : Congestion index: top1 = 71.79, top5 = 55.12, top10 = 47.91, top15 = 43.62.
PHY-3001 : End congestion estimation;  0.902242s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (142.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9845 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.379626s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (98.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000357907
PHY-3002 : Step(149): len = 502814, overlap = 56.0625
PHY-3002 : Step(150): len = 501129, overlap = 46.3438
PHY-3002 : Step(151): len = 499325, overlap = 39.6562
PHY-3002 : Step(152): len = 497749, overlap = 28.0312
PHY-3002 : Step(153): len = 495723, overlap = 24.75
PHY-3002 : Step(154): len = 493033, overlap = 22.5625
PHY-3002 : Step(155): len = 488825, overlap = 20.5312
PHY-3002 : Step(156): len = 484410, overlap = 22.875
PHY-3002 : Step(157): len = 480762, overlap = 22.75
PHY-3002 : Step(158): len = 477252, overlap = 20.9062
PHY-3002 : Step(159): len = 473163, overlap = 19.4688
PHY-3002 : Step(160): len = 469462, overlap = 23.7812
PHY-3002 : Step(161): len = 467311, overlap = 21.5625
PHY-3002 : Step(162): len = 464009, overlap = 22.4375
PHY-3002 : Step(163): len = 461996, overlap = 21.5312
PHY-3002 : Step(164): len = 460185, overlap = 22.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000715814
PHY-3002 : Step(165): len = 464200, overlap = 19.9375
PHY-3002 : Step(166): len = 467369, overlap = 18.375
PHY-3002 : Step(167): len = 473351, overlap = 15.8438
PHY-3002 : Step(168): len = 476841, overlap = 14.2188
PHY-3002 : Step(169): len = 477002, overlap = 14.2188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00143163
PHY-3002 : Step(170): len = 480586, overlap = 12.8125
PHY-3002 : Step(171): len = 484267, overlap = 11.6875
PHY-3002 : Step(172): len = 491407, overlap = 13.75
PHY-3002 : Step(173): len = 497318, overlap = 11.375
PHY-3002 : Step(174): len = 499859, overlap = 9.4375
PHY-3002 : Step(175): len = 500012, overlap = 9.78125
PHY-3002 : Step(176): len = 499704, overlap = 9.375
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 41367, tnet num: 9845, tinst num: 9039, tnode num: 48765, tedge num: 66665.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  2.153093s wall, 2.125000s user + 0.031250s system = 2.156250s CPU (100.1%)

RUN-1004 : used memory is 390 MB, reserved memory is 370 MB, peak memory is 445 MB
OPT-1001 : Total overflow 156.12 peak overflow 2.44
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 248/9847.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 605344, over cnt = 1687(4%), over = 5057, worst = 22
PHY-1001 : End global iterations;  0.772051s wall, 1.125000s user + 0.046875s system = 1.171875s CPU (151.8%)

PHY-1001 : Congestion index: top1 = 62.56, top5 = 50.93, top10 = 45.10, top15 = 41.41.
PHY-1001 : End incremental global routing;  0.918433s wall, 1.281250s user + 0.046875s system = 1.328125s CPU (144.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9845 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.381690s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (98.2%)

OPT-1001 : 6 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 113 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 8910 has valid locations, 40 needs to be replaced
PHY-3001 : design contains 9073 instances, 6085 luts, 2426 seqs, 425 slices, 68 macros(425 instances: 276 mslices 149 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 503713
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 42%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8326/9881.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 608464, over cnt = 1693(4%), over = 5050, worst = 22
PHY-1001 : End global iterations;  0.089655s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (104.6%)

PHY-1001 : Congestion index: top1 = 62.50, top5 = 51.09, top10 = 45.20, top15 = 41.50.
PHY-3001 : End congestion estimation;  0.240689s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (97.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 41507, tnet num: 9879, tinst num: 9073, tnode num: 49001, tedge num: 66877.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.119536s wall, 1.125000s user + 0.000000s system = 1.125000s CPU (100.5%)

RUN-1004 : used memory is 421 MB, reserved memory is 411 MB, peak memory is 453 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9879 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.518859s wall, 1.515625s user + 0.015625s system = 1.531250s CPU (100.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(177): len = 503414, overlap = 0
PHY-3002 : Step(178): len = 503078, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 42%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 8354/9881.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 608144, over cnt = 1693(4%), over = 5064, worst = 22
PHY-1001 : End global iterations;  0.078648s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (99.3%)

PHY-1001 : Congestion index: top1 = 62.59, top5 = 50.97, top10 = 45.19, top15 = 41.50.
PHY-3001 : End congestion estimation;  0.231118s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (101.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9879 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.383450s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (97.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0089634
PHY-3002 : Step(179): len = 503035, overlap = 9.375
PHY-3002 : Step(180): len = 503087, overlap = 9.375
PHY-3001 : Final: Len = 503087, Over = 9.375
PHY-3001 : End incremental placement;  2.677583s wall, 2.625000s user + 0.156250s system = 2.781250s CPU (103.9%)

OPT-1001 : Total overflow 156.62 peak overflow 2.44
OPT-1001 : End high-fanout net optimization;  4.219539s wall, 4.703125s user + 0.203125s system = 4.906250s CPU (116.3%)

OPT-1001 : Current memory(MB): used = 455, reserve = 439, peak = 459.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8347/9881.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 608056, over cnt = 1678(4%), over = 4997, worst = 22
PHY-1002 : len = 623656, over cnt = 1030(2%), over = 2781, worst = 21
PHY-1002 : len = 639232, over cnt = 496(1%), over = 1101, worst = 16
PHY-1002 : len = 641312, over cnt = 366(1%), over = 796, worst = 15
PHY-1002 : len = 647760, over cnt = 82(0%), over = 163, worst = 6
PHY-1001 : End global iterations;  0.807563s wall, 1.062500s user + 0.015625s system = 1.078125s CPU (133.5%)

PHY-1001 : Congestion index: top1 = 52.89, top5 = 45.59, top10 = 41.66, top15 = 39.01.
OPT-1001 : End congestion update;  0.962839s wall, 1.203125s user + 0.015625s system = 1.218750s CPU (126.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9879 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.301965s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (103.5%)

OPT-0007 : Start: WNS 2562 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 2562 TNS 0 NUM_FEPS 0 with 6 cells processed and 0 slack improved
OPT-0007 : Iter 2: improved WNS 2562 TNS 0 NUM_FEPS 0 with 3 cells processed and 100 slack improved
OPT-0007 : Iter 3: improved WNS 2562 TNS 0 NUM_FEPS 0 with 2 cells processed and 0 slack improved
OPT-1001 : End global optimization;  1.276210s wall, 1.531250s user + 0.015625s system = 1.546875s CPU (121.2%)

OPT-1001 : Current memory(MB): used = 456, reserve = 439, peak = 459.
OPT-1001 : End physical optimization;  7.883939s wall, 8.734375s user + 0.265625s system = 9.000000s CPU (114.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6085 LUT to BLE ...
SYN-4008 : Packed 6085 LUT and 1260 SEQ to BLE.
SYN-4003 : Packing 1166 remaining SEQ's ...
SYN-4005 : Packed 1076 SEQ with LUT/SLICE
SYN-4006 : 3780 single LUT's are left
SYN-4006 : 90 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6175/6897 primitive instances ...
PHY-3001 : End packing;  0.630071s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (99.2%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4005 instances
RUN-1001 : 1933 mslices, 1933 lslices, 113 pads, 11 brams, 3 dsps
RUN-1001 : There are total 8837 nets
RUN-1001 : 4265 nets have 2 pins
RUN-1001 : 3335 nets have [3 - 5] pins
RUN-1001 : 714 nets have [6 - 10] pins
RUN-1001 : 280 nets have [11 - 20] pins
RUN-1001 : 238 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : design contains 4003 instances, 3866 slices, 68 macros(425 instances: 276 mslices 149 lslices)
PHY-3001 : Cell area utilization is 46%
PHY-3001 : After packing: Len = 518098, Over = 59.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4521/8837.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 647112, over cnt = 1037(2%), over = 1501, worst = 6
PHY-1002 : len = 649560, over cnt = 599(1%), over = 797, worst = 5
PHY-1002 : len = 654888, over cnt = 179(0%), over = 236, worst = 4
PHY-1002 : len = 657152, over cnt = 43(0%), over = 53, worst = 3
PHY-1002 : len = 657880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.954921s wall, 1.406250s user + 0.000000s system = 1.406250s CPU (147.3%)

PHY-1001 : Congestion index: top1 = 54.94, top5 = 46.85, top10 = 42.40, top15 = 39.54.
PHY-3001 : End congestion estimation;  1.175095s wall, 1.625000s user + 0.000000s system = 1.625000s CPU (138.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 39449, tnet num: 8835, tinst num: 4003, tnode num: 45696, tedge num: 66214.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.604558s wall, 1.578125s user + 0.015625s system = 1.593750s CPU (99.3%)

RUN-1004 : used memory is 422 MB, reserved memory is 409 MB, peak memory is 459 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8835 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.995907s wall, 1.953125s user + 0.031250s system = 1.984375s CPU (99.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00010693
PHY-3002 : Step(181): len = 503295, overlap = 72.5
PHY-3002 : Step(182): len = 495939, overlap = 82.5
PHY-3002 : Step(183): len = 491434, overlap = 83.75
PHY-3002 : Step(184): len = 487129, overlap = 83.5
PHY-3002 : Step(185): len = 483654, overlap = 85
PHY-3002 : Step(186): len = 481684, overlap = 84
PHY-3002 : Step(187): len = 480087, overlap = 85
PHY-3002 : Step(188): len = 478824, overlap = 84.25
PHY-3002 : Step(189): len = 477709, overlap = 83.25
PHY-3002 : Step(190): len = 476687, overlap = 84.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000213859
PHY-3002 : Step(191): len = 490662, overlap = 62
PHY-3002 : Step(192): len = 494586, overlap = 61.5
PHY-3002 : Step(193): len = 497974, overlap = 53.75
PHY-3002 : Step(194): len = 501428, overlap = 47.5
PHY-3002 : Step(195): len = 502592, overlap = 49
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000427719
PHY-3002 : Step(196): len = 514308, overlap = 42.25
PHY-3002 : Step(197): len = 520935, overlap = 47.5
PHY-3002 : Step(198): len = 530084, overlap = 40.5
PHY-3002 : Step(199): len = 536226, overlap = 43.25
PHY-3002 : Step(200): len = 538102, overlap = 41
PHY-3002 : Step(201): len = 539207, overlap = 38
PHY-3002 : Step(202): len = 540657, overlap = 40.25
PHY-3002 : Step(203): len = 542334, overlap = 37.5
PHY-3002 : Step(204): len = 544189, overlap = 39.25
PHY-3002 : Step(205): len = 545864, overlap = 39.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000855438
PHY-3002 : Step(206): len = 553603, overlap = 37.5
PHY-3002 : Step(207): len = 557890, overlap = 33.5
PHY-3002 : Step(208): len = 562393, overlap = 33.25
PHY-3002 : Step(209): len = 565086, overlap = 31.5
PHY-3002 : Step(210): len = 567007, overlap = 31
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00164861
PHY-3002 : Step(211): len = 571128, overlap = 28.5
PHY-3002 : Step(212): len = 573670, overlap = 25.75
PHY-3002 : Step(213): len = 578605, overlap = 25.75
PHY-3002 : Step(214): len = 581918, overlap = 22
PHY-3002 : Step(215): len = 582735, overlap = 20.75
PHY-3002 : Step(216): len = 582897, overlap = 23.5
PHY-3002 : Step(217): len = 583070, overlap = 22
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.559793s wall, 1.796875s user + 2.750000s system = 4.546875s CPU (291.5%)

PHY-3001 : Trial Legalized: Len = 599470
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 179/8837.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 719776, over cnt = 1188(3%), over = 1925, worst = 6
PHY-1002 : len = 725912, over cnt = 670(1%), over = 977, worst = 6
PHY-1002 : len = 730024, over cnt = 364(1%), over = 516, worst = 4
PHY-1002 : len = 734248, over cnt = 72(0%), over = 96, worst = 4
PHY-1002 : len = 735088, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.311389s wall, 2.109375s user + 0.109375s system = 2.218750s CPU (169.2%)

PHY-1001 : Congestion index: top1 = 54.25, top5 = 46.16, top10 = 42.19, top15 = 39.52.
PHY-3001 : End congestion estimation;  1.535339s wall, 2.328125s user + 0.109375s system = 2.437500s CPU (158.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8835 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.389783s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (100.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000316847
PHY-3002 : Step(218): len = 579093, overlap = 12.75
PHY-3002 : Step(219): len = 568204, overlap = 18.25
PHY-3002 : Step(220): len = 559626, overlap = 22.25
PHY-3002 : Step(221): len = 553540, overlap = 28
PHY-3002 : Step(222): len = 549314, overlap = 35.5
PHY-3002 : Step(223): len = 545182, overlap = 39
PHY-3002 : Step(224): len = 543713, overlap = 41.5
PHY-3002 : Step(225): len = 542381, overlap = 41
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017136s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (91.2%)

PHY-3001 : Legalized: Len = 552180, Over = 0
PHY-3001 : Spreading special nets. 40 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.028114s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (111.2%)

PHY-3001 : 51 instances has been re-located, deltaX = 9, deltaY = 35, maxDist = 2.
PHY-3001 : Final: Len = 552852, Over = 0
PHY-3001 : BANK 6 DIFFRESISTOR:NONE VOD:350M VCM:1.2
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 39449, tnet num: 8835, tinst num: 4004, tnode num: 45696, tedge num: 66214.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.457644s wall, 1.453125s user + 0.000000s system = 1.453125s CPU (99.7%)

RUN-1004 : used memory is 448 MB, reserved memory is 434 MB, peak memory is 472 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1111/8837.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 669392, over cnt = 1206(3%), over = 1969, worst = 7
PHY-1002 : len = 676248, over cnt = 752(2%), over = 1084, worst = 6
PHY-1002 : len = 682824, over cnt = 378(1%), over = 511, worst = 5
PHY-1002 : len = 686688, over cnt = 113(0%), over = 152, worst = 5
PHY-1002 : len = 688376, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.277776s wall, 1.953125s user + 0.046875s system = 2.000000s CPU (156.5%)

PHY-1001 : Congestion index: top1 = 54.05, top5 = 47.39, top10 = 43.42, top15 = 40.60.
PHY-1001 : End incremental global routing;  1.472159s wall, 2.140625s user + 0.046875s system = 2.187500s CPU (148.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8835 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.383311s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (101.9%)

OPT-1001 : 4 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 113 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3876 has valid locations, 18 needs to be replaced
PHY-3001 : design contains 4018 instances, 3880 slices, 68 macros(425 instances: 276 mslices 149 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 555591
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8221/8851.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 691888, over cnt = 40(0%), over = 46, worst = 4
PHY-1002 : len = 692048, over cnt = 18(0%), over = 20, worst = 2
PHY-1002 : len = 692192, over cnt = 5(0%), over = 7, worst = 2
PHY-1002 : len = 692272, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.355585s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (96.7%)

PHY-1001 : Congestion index: top1 = 54.05, top5 = 47.42, top10 = 43.50, top15 = 40.74.
PHY-3001 : End congestion estimation;  0.543617s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (97.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 39609, tnet num: 8849, tinst num: 4018, tnode num: 45898, tedge num: 66451.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.475546s wall, 1.484375s user + 0.000000s system = 1.484375s CPU (100.6%)

RUN-1004 : used memory is 453 MB, reserved memory is 440 MB, peak memory is 478 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8849 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.864560s wall, 1.859375s user + 0.015625s system = 1.875000s CPU (100.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(226): len = 554244, overlap = 0
PHY-3002 : Step(227): len = 554151, overlap = 0.25
PHY-3002 : Step(228): len = 554175, overlap = 0.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 8208/8851.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 690120, over cnt = 41(0%), over = 57, worst = 3
PHY-1002 : len = 690296, over cnt = 13(0%), over = 13, worst = 1
PHY-1002 : len = 690416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.269848s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (98.4%)

PHY-1001 : Congestion index: top1 = 54.05, top5 = 47.53, top10 = 43.49, top15 = 40.70.
PHY-3001 : End congestion estimation;  0.455032s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (99.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8849 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.387411s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (100.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000113247
PHY-3002 : Step(229): len = 554131, overlap = 1
PHY-3002 : Step(230): len = 554103, overlap = 0.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006169s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (253.3%)

PHY-3001 : Legalized: Len = 554170, Over = 0
PHY-3001 : End spreading;  0.023426s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (66.7%)

PHY-3001 : Final: Len = 554170, Over = 0
PHY-3001 : End incremental placement;  3.565841s wall, 3.734375s user + 0.171875s system = 3.906250s CPU (109.5%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  5.681532s wall, 6.531250s user + 0.218750s system = 6.750000s CPU (118.8%)

OPT-1001 : Current memory(MB): used = 482, reserve = 466, peak = 484.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8213/8851.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 690408, over cnt = 32(0%), over = 44, worst = 4
PHY-1002 : len = 690416, over cnt = 15(0%), over = 16, worst = 2
PHY-1002 : len = 690528, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 690536, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.341748s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (100.6%)

PHY-1001 : Congestion index: top1 = 54.05, top5 = 47.44, top10 = 43.48, top15 = 40.70.
OPT-1001 : End congestion update;  0.532045s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (99.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8849 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.304857s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (97.4%)

OPT-0007 : Start: WNS 2839 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 113 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3894 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4018 instances, 3880 slices, 68 macros(425 instances: 276 mslices 149 lslices)
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Initial: Len = 554252, Over = 0
PHY-3001 : End spreading;  0.025560s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (61.1%)

PHY-3001 : Final: Len = 554252, Over = 0
PHY-3001 : End incremental legalization;  0.207695s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (97.8%)

OPT-0007 : Iter 1: improved WNS 2989 TNS 0 NUM_FEPS 0 with 3 cells processed and 329 slack improved
OPT-0007 : Iter 2: improved WNS 2989 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  1.097962s wall, 1.078125s user + 0.015625s system = 1.093750s CPU (99.6%)

OPT-1001 : Current memory(MB): used = 483, reserve = 466, peak = 485.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8849 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.300677s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (98.7%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8226/8851.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 690608, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 690608, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 690608, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.227267s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (96.3%)

PHY-1001 : Congestion index: top1 = 54.05, top5 = 47.44, top10 = 43.48, top15 = 40.70.
PHY-1001 : End incremental global routing;  0.413185s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (102.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8849 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.384853s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (101.5%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8234/8851.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 690608, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.073782s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (84.7%)

PHY-1001 : Congestion index: top1 = 54.05, top5 = 47.44, top10 = 43.48, top15 = 40.70.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8849 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.370909s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (101.1%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2989 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 53.655172
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 2989ps with logic level 1 
RUN-1001 :       #2 path slack 2989ps with logic level 1 
RUN-1001 :       #3 path slack 2995ps with logic level 1 
RUN-1001 :       #4 path slack 3022ps with logic level 1 
RUN-1001 :       #5 path slack 3037ps with logic level 1 
RUN-1001 :       #6 path slack 3039ps with logic level 1 
RUN-1001 :       #7 path slack 3039ps with logic level 1 
RUN-1001 :       #8 path slack 3039ps with logic level 1 
RUN-1001 :       #9 path slack 3045ps with logic level 1 
RUN-1001 :       #10 path slack 3045ps with logic level 1 
OPT-1001 : End physical optimization;  10.068366s wall, 10.875000s user + 0.250000s system = 11.125000s CPU (110.5%)

RUN-1003 : finish command "place" in  36.047595s wall, 53.062500s user + 9.468750s system = 62.531250s CPU (173.5%)

RUN-1004 : used memory is 445 MB, reserved memory is 430 MB, peak memory is 485 MB
RUN-1002 : start command "export_db CortexM0_SoC_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM0_SoC_place.db" in  1.165629s wall, 1.968750s user + 0.000000s system = 1.968750s CPU (168.9%)

RUN-1004 : used memory is 445 MB, reserved memory is 432 MB, peak memory is 499 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 4020 instances
RUN-1001 : 1936 mslices, 1944 lslices, 113 pads, 11 brams, 3 dsps
RUN-1001 : There are total 8851 nets
RUN-1001 : 4261 nets have 2 pins
RUN-1001 : 3334 nets have [3 - 5] pins
RUN-1001 : 725 nets have [6 - 10] pins
RUN-1001 : 282 nets have [11 - 20] pins
RUN-1001 : 243 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 39609, tnet num: 8849, tinst num: 4018, tnode num: 45898, tedge num: 66451.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.446980s wall, 1.453125s user + 0.000000s system = 1.453125s CPU (100.4%)

RUN-1004 : used memory is 444 MB, reserved memory is 426 MB, peak memory is 499 MB
PHY-1001 : 1936 mslices, 1944 lslices, 113 pads, 11 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8849 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 663448, over cnt = 1269(3%), over = 2099, worst = 7
PHY-1002 : len = 673144, over cnt = 640(1%), over = 874, worst = 5
PHY-1002 : len = 678136, over cnt = 289(0%), over = 401, worst = 5
PHY-1002 : len = 682752, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 682768, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.288847s wall, 2.000000s user + 0.031250s system = 2.031250s CPU (157.6%)

PHY-1001 : Congestion index: top1 = 54.05, top5 = 46.96, top10 = 43.05, top15 = 40.37.
PHY-1001 : End global routing;  1.504634s wall, 2.203125s user + 0.031250s system = 2.234375s CPU (148.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 474, reserve = 457, peak = 499.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SD_CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net System_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net LED_Interface/light_clk_syn_4 will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net PIXEL_PLL_inst/clk0_out will be merged with clock PIXEL_PLL_inst/clk0_buf
PHY-1001 : clock net PLL_inst/clk0_out will be merged with clock PLL_inst/clk0_buf
PHY-1001 : clock net SEG_Interface/smg_inst/cnt_1ms[0]_syn_6 will be merged with clock SEG_Interface/smg_inst/cnt_1ms[0]
PHY-1001 : net sdram_rw_top_inst/clk_sdram will be routed on clock mesh
PHY-1001 : clock net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock SDRAM_PLL_inst/clk0_buf
PHY-1001 : net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/clkr will be routed on clock mesh
PHY-1001 : net u3_hdmi_tx/PXLCLK_5X_I will be routed on clock mesh
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 737, reserve = 726, peak = 737.
PHY-1001 : End build detailed router design. 4.269220s wall, 4.203125s user + 0.062500s system = 4.265625s CPU (99.9%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 110176, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 2.720174s wall, 2.687500s user + 0.015625s system = 2.703125s CPU (99.4%)

PHY-1001 : Current memory(MB): used = 771, reserve = 761, peak = 771.
PHY-1001 : End phase 1; 2.725930s wall, 2.687500s user + 0.015625s system = 2.703125s CPU (99.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Patch 4677 net; 26.739994s wall, 26.687500s user + 0.015625s system = 26.703125s CPU (99.9%)

PHY-1022 : len = 1.38307e+06, over cnt = 857(0%), over = 859, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 778, reserve = 766, peak = 778.
PHY-1001 : End initial routed; 43.107359s wall, 55.671875s user + 0.171875s system = 55.843750s CPU (129.5%)

PHY-1001 : Update timing.....
PHY-1001 : 0/8440(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |   2.284   |   0.000   |   0   
RUN-1001 :   Hold   |   0.067   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 2.117579s wall, 2.125000s user + 0.000000s system = 2.125000s CPU (100.4%)

PHY-1001 : Current memory(MB): used = 785, reserve = 774, peak = 785.
PHY-1001 : End phase 2; 45.225017s wall, 57.796875s user + 0.171875s system = 57.968750s CPU (128.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 1.38307e+06, over cnt = 857(0%), over = 859, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.093074s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (100.7%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.37e+06, over cnt = 231(0%), over = 231, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 1.349373s wall, 1.921875s user + 0.000000s system = 1.921875s CPU (142.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.36953e+06, over cnt = 35(0%), over = 35, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.411975s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (125.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.36939e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.172248s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (99.8%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.36944e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.097132s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (96.5%)

PHY-1001 : Update timing.....
PHY-1001 : 0/8440(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |   2.284   |   0.000   |   0   
RUN-1001 :   Hold   |   0.067   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 2.211802s wall, 2.218750s user + 0.000000s system = 2.218750s CPU (100.3%)

PHY-1001 : Commit to database.....
PHY-1001 : 286 feed throughs used by 188 nets
PHY-1001 : End commit to database; 1.494809s wall, 1.468750s user + 0.015625s system = 1.484375s CPU (99.3%)

PHY-1001 : Current memory(MB): used = 836, reserve = 826, peak = 836.
PHY-1001 : End phase 3; 6.128743s wall, 6.796875s user + 0.015625s system = 6.812500s CPU (111.2%)

PHY-1003 : Routed, final wirelength = 1.36944e+06
PHY-1001 : Current memory(MB): used = 838, reserve = 829, peak = 838.
PHY-1001 : End export database. 0.039377s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (119.0%)

PHY-1001 : End detail routing;  58.697386s wall, 71.828125s user + 0.281250s system = 72.109375s CPU (122.8%)

RUN-1003 : finish command "route" in  62.128919s wall, 75.953125s user + 0.312500s system = 76.265625s CPU (122.8%)

RUN-1004 : used memory is 796 MB, reserved memory is 784 MB, peak memory is 839 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SoC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        54
  #input                   18
  #output                  35
  #inout                    1

Utilization Statistics
#lut                     7336   out of  19600   37.43%
#reg                     2490   out of  19600   12.70%
#le                      7426
  #lut only              4936   out of   7426   66.47%
  #reg only                90   out of   7426    1.21%
  #lut&reg               2400   out of   7426   32.32%
#dsp                        3   out of     29   10.34%
#bram                       3   out of     64    4.69%
  #bram9k                   3
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       58   out of    188   30.85%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        3   out of      4   75.00%
#gclk                      12   out of     16   75.00%

Clock Resource Statistics
Index     ClockNet                                                       Type               DriverType         Driver                                                           Fanout
#1        u_logic/SCLK                                                   GCLK               pll                PLL_inst/pll_inst.clkc1                                          1445
#2        SDRAM_PLL_inst/clk0_buf                                        GCLK               pll                SDRAM_PLL_inst/pll_inst.clkc0                                    183
#3        SWCLK_dup_1                                                    GCLK               io                 SWCLK_syn_2.di                                                   73
#4        sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/clkr    GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc1                                    63
#5        SD_CLK_dup_1                                                   GCLK               pll                PLL_inst/pll_inst.clkc2                                          55
#6        u3_hdmi_tx/PXLCLK_5X_I                                         GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc2                                    28
#7        LED_Interface/light_clk                                        GCLK               mslice             AHBlite_SD_inst/SD_top_inst/sd_read_inst/state_b[0]_syn_16.q0    18
#8        System_clk_dup_1                                               GCLK               io                 System_clk_syn_2.di                                              3
#9        SEG_Interface/smg_inst/cnt_1ms[0]                              GCLK               mslice             SEG_Interface/smg_inst/reg0_syn_130.q0                           2
#10       PIXEL_PLL_inst/clk0_buf                                        GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc0                                    0
#11       PLL_inst/clk0_buf                                              GCLK               pll                PLL_inst/pll_inst.clkc0                                          0
#12       sdram_rw_top_inst/clk_sdram                                    GCLK               pll                SDRAM_PLL_inst/pll_inst.clkc1                                    0


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[3]          INPUT        F10        LVCMOS25          N/A          PULLUP      NONE    
     Col[2]          INPUT        C11        LVCMOS25          N/A          PULLUP      NONE    
     Col[1]          INPUT        D11        LVCMOS25          N/A          PULLUP      NONE    
     Col[0]          INPUT        E11        LVCMOS25          N/A          PULLUP      NONE    
      RSTn           INPUT        P15        LVCMOS25          N/A          PULLUP      NONE    
      SWCLK          INPUT         P2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
     key[7]          INPUT        A14        LVCMOS25          N/A          PULLUP      NONE    
     key[6]          INPUT        A13        LVCMOS25          N/A          PULLUP      NONE    
     key[5]          INPUT        B12        LVCMOS25          N/A          PULLUP      NONE    
     key[4]          INPUT        A12        LVCMOS25          N/A          PULLUP      NONE    
     key[3]          INPUT        A11        LVCMOS25          N/A          PULLUP      NONE    
     key[2]          INPUT        B10        LVCMOS25          N/A          PULLUP      NONE    
     key[1]          INPUT        A10        LVCMOS25          N/A          PULLUP      NONE    
     key[0]          INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
      miso           INPUT         G1        LVCMOS33          N/A          PULLUP      NONE    
   HDMI_CLK_P       OUTPUT         P4         LVDS33           NA            NONE      ODDRX1   
  HDMI_CLK_P(n)     OUTPUT         N4         LVDS33           NA            NONE      ODDRX1   
    HDMI_D0_P       OUTPUT         J3         LVDS33           NA            NONE      ODDRX1   
  HDMI_D0_P(n)      OUTPUT         J4         LVDS33           NA            NONE      ODDRX1   
    HDMI_D1_P       OUTPUT         N1         LVDS33           NA            NONE      ODDRX1   
  HDMI_D1_P(n)      OUTPUT         M1         LVDS33           NA            NONE      ODDRX1   
    HDMI_D2_P       OUTPUT         P1         LVDS33           NA            NONE      ODDRX1   
  HDMI_D2_P(n)      OUTPUT         R1         LVDS33           NA            NONE      ODDRX1   
     LED[7]         OUTPUT        F16        LVCMOS25           8            NONE       NONE    
     LED[6]         OUTPUT        E16        LVCMOS25           8            NONE       NONE    
     LED[5]         OUTPUT        E13        LVCMOS25           8            NONE       NONE    
     LED[4]         OUTPUT        C16        LVCMOS25           8            NONE       NONE    
     LED[3]         OUTPUT        C15        LVCMOS25           8            NONE       NONE    
     LED[2]         OUTPUT        B16        LVCMOS25           8            NONE       NONE    
     LED[1]         OUTPUT        B15        LVCMOS25           8            NONE       NONE    
     LED[0]         OUTPUT        B14        LVCMOS25           8            NONE       NONE    
     Row[3]         OUTPUT         D9        LVCMOS25           8            NONE       NONE    
     Row[2]         OUTPUT         F9        LVCMOS25           8            NONE       NONE    
     Row[1]         OUTPUT        C10        LVCMOS25           8            NONE       NONE    
     Row[0]         OUTPUT        E10        LVCMOS25           8            NONE       NONE    
     SD_CLK         OUTPUT         J1        LVCMOS33           8            NONE       NONE    
      cs_n          OUTPUT         K2        LVCMOS33           8            NONE       NONE    
      mosi          OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   seg_led[7]       OUTPUT         C8        LVCMOS25           8            NONE       NONE    
   seg_led[6]       OUTPUT         A8        LVCMOS25           8            NONE       NONE    
   seg_led[5]       OUTPUT         B5        LVCMOS25           8            NONE       NONE    
   seg_led[4]       OUTPUT         A7        LVCMOS25           8            NONE       NONE    
   seg_led[3]       OUTPUT         E8        LVCMOS25           8            NONE       NONE    
   seg_led[2]       OUTPUT         B8        LVCMOS25           8            NONE       NONE    
   seg_led[1]       OUTPUT         A6        LVCMOS25           8            NONE       NONE    
   seg_led[0]       OUTPUT         A4        LVCMOS25           8            NONE       NONE    
   seg_sel[3]       OUTPUT         A3        LVCMOS25           8            NONE       NONE    
   seg_sel[2]       OUTPUT         A5        LVCMOS25           8            NONE       NONE    
   seg_sel[1]       OUTPUT         B6        LVCMOS25           8            NONE       NONE    
   seg_sel[0]       OUTPUT         C9        LVCMOS25           8            NONE       NONE    
  signal_LED[3]     OUTPUT         C2        LVCMOS33           8            NONE       NONE    
  signal_LED[2]     OUTPUT         C1        LVCMOS33           8            NONE       NONE    
  signal_LED[1]     OUTPUT         E4        LVCMOS33           8            NONE       NONE    
  signal_LED[0]     OUTPUT         D3        LVCMOS33           8            NONE       NONE    
      SWDIO          INOUT         R2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+------------------------------------------------------------------------------------------------------------------------------------------+
|Instance                         |Module                                             |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------------------------------------------------------------+
|top                              |CortexM0_SoC                                       |7426   |6911    |425     |2494    |11      |3       |
|  AHBlite_SD_inst                |AHBlite_SD                                         |557    |452     |86      |285     |0       |0       |
|    SD_top_inst                  |SD_top                                             |540    |437     |86      |274     |0       |0       |
|      sd_init_inst               |sd_init                                            |156    |116     |25      |80      |0       |0       |
|      sd_rd_ctrl_inst            |sd_rd_ctrl                                         |155    |134     |19      |83      |0       |0       |
|      sd_read_inst               |sd_read                                            |229    |187     |42      |111     |0       |0       |
|  Interconncet                   |AHBlite_Interconnect                               |20     |20      |0       |18      |0       |0       |
|    Decoder                      |AHBlite_Decoder                                    |2      |2       |0       |0       |0       |0       |
|    SlaveMUX                     |AHBlite_SlaveMUX                                   |18     |18      |0       |18      |0       |0       |
|  LED_Interface                  |AHBlite_LED                                        |101    |89      |9       |61      |0       |0       |
|  Matrix_Key_Interface           |AHBlite_Matrix_Key                                 |8      |8       |0       |6       |0       |0       |
|  PIXEL_PLL_inst                 |PIXEL_PLL                                          |0      |0       |0       |0       |0       |0       |
|  PLL_inst                       |PLL                                                |0      |0       |0       |0       |0       |0       |
|  RAMCODE_Interface              |AHBlite_Block_RAM                                  |9      |9       |0       |7       |0       |0       |
|  RAMDATA_Interface              |AHBlite_Block_RAM                                  |40     |40      |0       |16      |0       |0       |
|  RAM_CODE                       |Block_RAM                                          |8      |8       |0       |1       |4       |0       |
|  RAM_DATA                       |Block_RAM                                          |4      |4       |0       |1       |4       |0       |
|  SDRAM_PLL_inst                 |SDRAM_PLL                                          |0      |0       |0       |0       |0       |0       |
|  SEG_Interface                  |AHBlite_SEG                                        |44     |37      |5       |30      |0       |0       |
|    smg_inst                     |smg                                                |33     |26      |5       |19      |0       |0       |
|  Timer_Interface                |AHBlite_Timer                                      |83     |65      |18      |43      |0       |0       |
|  kb                             |Keyboard                                           |285    |237     |48      |141     |0       |0       |
|  sdram_rw_top_inst              |sdram_rw_top                                       |638    |474     |119     |357     |3       |0       |
|    SDRAM_inst                   |SDRAM                                              |0      |0       |0       |0       |0       |0       |
|    u_sdram_top                  |sdram_top                                          |638    |474     |119     |357     |3       |0       |
|      u_sdram_controller         |sdram_controller                                   |259    |209     |46      |102     |0       |0       |
|        u_sdram_cmd              |sdram_cmd                                          |49     |49      |0       |25      |0       |0       |
|        u_sdram_ctrl             |sdram_ctrl                                         |184    |134     |46      |51      |0       |0       |
|        u_sdram_data             |sdram_data                                         |26     |26      |0       |26      |0       |0       |
|      u_sdram_fifo_ctrl          |sdram_fifo_ctrl                                    |379    |265     |73      |255     |3       |0       |
|        rdfifo                   |SDRAM_READ_FIFO                                    |128    |82      |27      |97      |1       |0       |
|          ram_inst               |ram_infer_SDRAM_READ_FIFO                          |0      |0       |0       |0       |1       |0       |
|          rd_to_wr_cross_inst    |fifo_cross_domain_addr_process_al_SDRAM_READ_FIFO  |28     |17      |0       |28      |0       |0       |
|          wr_to_rd_cross_inst    |fifo_cross_domain_addr_process_al_SDRAM_READ_FIFO  |39     |35      |0       |39      |0       |0       |
|        wrfifo                   |SDRAM_WRITE_FIFO                                   |152    |102     |28      |120     |2       |0       |
|          ram_inst               |ram_infer_SDRAM_WRITE_FIFO                         |25     |25      |0       |25      |2       |0       |
|          rd_to_wr_cross_inst    |fifo_cross_domain_addr_process_al_SDRAM_WRITE_FIFO |37     |20      |0       |37      |0       |0       |
|          wr_to_rd_cross_inst    |fifo_cross_domain_addr_process_al_SDRAM_WRITE_FIFO |30     |25      |0       |30      |0       |0       |
|  u3_hdmi_tx                     |hdmi_tx                                            |51     |45      |0       |45      |0       |0       |
|    Inst_DVITransmitter          |DVITransmitter                                     |51     |45      |0       |45      |0       |0       |
|      Inst_TMDSEncoder_blue      |TMDSEncoder                                        |12     |12      |0       |8       |0       |0       |
|      Inst_TMDSEncoder_green     |TMDSEncoder                                        |2      |2       |0       |2       |0       |0       |
|      Inst_blue_serializer_10_1  |Serial_N_1_lvds_dat                                |22     |18      |0       |21      |0       |0       |
|      Inst_clk_serializer_10_1   |Serial_N_1_lvds                                    |4      |2       |0       |4       |0       |0       |
|      Inst_green_serializer_10_1 |Serial_N_1_lvds_dat                                |11     |11      |0       |10      |0       |0       |
|  u_logic                        |cortexm0ds_logic                                   |5388   |5307    |66      |1451    |0       |3       |
|  video_driver_inst              |video_driver                                       |171    |97      |74      |23      |0       |0       |
+------------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       4206  
    #2          2       2206  
    #3          3       569   
    #4          4       541   
    #5        5-10      767   
    #6        11-50     463   
    #7       51-100      15   
    #8       101-500     2    
  Average     3.28            

RUN-1002 : start command "export_db CortexM0_SoC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM0_SoC_pr.db" in  1.494669s wall, 2.453125s user + 0.000000s system = 2.453125s CPU (164.1%)

RUN-1004 : used memory is 796 MB, reserved memory is 785 MB, peak memory is 850 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 39609, tnet num: 8849, tinst num: 4018, tnode num: 45898, tedge num: 66451.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.400038s wall, 1.390625s user + 0.000000s system = 1.390625s CPU (99.3%)

RUN-1004 : used memory is 799 MB, reserved memory is 787 MB, peak memory is 850 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file CortexM0_SoC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 8849 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 12 (8 unconstrainted).
TMR-5009 WARNING: No clock constraint on 8 clock net(s): 
		LED_Interface/light_clk_syn_4
		PIXEL_PLL_inst/clk0_out
		PLL_inst/clk0_out
		SD_CLK_dup_1
		SEG_Interface/smg_inst/cnt_1ms[0]_syn_6
		SWCLK_syn_4
		sdram_rw_top_inst/clk_sdram
		sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SoC_phy.timing, timing summary in CortexM0_SoC_phy.tsm.
RUN-1002 : start command "export_bid CortexM0_SoC_inst.bid"
RUN-1002 : start command "bitgen -bit CortexM0_SoC.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 4018
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 8851, pip num: 100154
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 286
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 3097 valid insts, and 275753 bits set as '1'.
BIT-1004 : the usercode register value: 00000000111000110000000000000000
BIT-1004 : PLL setting string = 0111
BIT-1004 : Generate bits file CortexM0_SoC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SoC.bit" in  10.002042s wall, 102.515625s user + 0.296875s system = 102.812500s CPU (1027.9%)

RUN-1004 : used memory is 847 MB, reserved memory is 844 MB, peak memory is 1007 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240513_151603.log"
