 
****************************************
Report : timing
        -path full_clock_expanded
        -delay max
        -max_paths 50
        -sort_by slack
Design : cal_phase
Version: L-2016.03-SP1
Date   : Tue Dec 21 17:29:47 2021
****************************************

Operating Conditions: slow_125_1.62   Library: ssc_core_slow
Wire Load Model Mode: enclosed

  Startpoint: vin1[3] (input port clocked by clk)
  Endpoint: calvn/clk_gate_min_v_reg/latch
            (negative level-sensitive latch clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  cal_vn             5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 f
  vin1[3] (in)                                            0.00       6.00 f
  U7/Y (buf1a6)                                           0.39       6.39 f
  calvn/vin1[3] (cal_vn)                                  0.00       6.39 f
  calvn/U202/Y (inv1a1)                                   0.31       6.70 r
  calvn/U203/Y (or2c1)                                    0.23       6.93 f
  calvn/U56/Y (or3d2)                                     0.18       7.12 r
  calvn/U208/Y (or3d3)                                    0.14       7.26 f
  calvn/U210/Y (or3d3)                                    0.13       7.38 r
  calvn/U211/Y (or3d3)                                    0.14       7.52 f
  calvn/U213/Y (or2c3)                                    0.17       7.69 r
  calvn/U214/Y (or2c9)                                    0.25       7.93 f
  calvn/U226/Y (mx2d3)                                    0.23       8.17 f
  calvn/U263/Y (and2c1)                                   0.49       8.66 r
  calvn/U264/Y (oa4a2)                                    0.38       9.04 r
  calvn/U265/Y (or2c1)                                    0.21       9.25 f
  calvn/U267/Y (ao2i3)                                    0.15       9.40 r
  calvn/U268/Y (ao2i3)                                    0.17       9.57 f
  calvn/U272/Y (or3d3)                                    0.14       9.71 r
  calvn/U273/Y (ao1f3)                                    0.11       9.82 f
  calvn/U274/CO (fac2a1)                                  0.20      10.02 r
  calvn/U275/Y (ao1d2)                                    0.21      10.23 r
  calvn/clk_gate_min_v_reg/EN (SNPS_CLOCK_GATE_HIGH_cal_vn_10)     0.00    10.23 r
  calvn/clk_gate_min_v_reg/latch/D (ldf1b3)               0.00      10.23 r
  data arrival time                                                 10.23

  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  clock uncertainty                                      -1.00       6.00
  calvn/clk_gate_min_v_reg/latch/G (ldf1b3)               0.00       6.00 f
  time borrowed from endpoint                             4.23      10.23
  data required time                                                10.23
  --------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -10.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk nominal pulse width                                 5.00   
  library setup time                                     -0.49   
  --------------------------------------------------------------
  max time borrow                                         4.51   
  --------------------------------------------------------------
  actual time borrow                                      4.23   
  clock uncertainty                                      -1.00   
  --------------------------------------------------------------
  time given to startpoint                                3.23   
  --------------------------------------------------------------


  Startpoint: vin1[3] (input port clocked by clk)
  Endpoint: calvn/clk_gate_max_v_reg/latch
            (negative level-sensitive latch clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  cal_vn             5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 f
  vin1[3] (in)                                            0.00       6.00 f
  U7/Y (buf1a6)                                           0.39       6.39 f
  calvn/vin1[3] (cal_vn)                                  0.00       6.39 f
  calvn/U202/Y (inv1a1)                                   0.31       6.70 r
  calvn/U203/Y (or2c1)                                    0.23       6.93 f
  calvn/U56/Y (or3d2)                                     0.18       7.12 r
  calvn/U208/Y (or3d3)                                    0.14       7.26 f
  calvn/U210/Y (or3d3)                                    0.13       7.38 r
  calvn/U211/Y (or3d3)                                    0.14       7.52 f
  calvn/U213/Y (or2c3)                                    0.17       7.69 r
  calvn/U214/Y (or2c9)                                    0.25       7.93 f
  calvn/U235/Y (mx2a3)                                    0.38       8.31 f
  calvn/U236/Y (or2c1)                                    0.20       8.51 r
  calvn/U238/Y (or3d1)                                    0.24       8.76 f
  calvn/U239/Y (ao1f1)                                    0.21       8.96 r
  calvn/U242/Y (or2c1)                                    0.24       9.21 f
  calvn/U245/Y (or2c3)                                    0.14       9.34 r
  calvn/U247/Y (or2c3)                                    0.09       9.44 f
  calvn/U249/Y (or2c3)                                    0.09       9.53 r
  calvn/U251/Y (or2c3)                                    0.09       9.62 f
  calvn/U252/Y (ao1f3)                                    0.09       9.71 r
  calvn/U253/CO (fac2a1)                                  0.15       9.86 f
  calvn/U255/Y (ao1f2)                                    0.26      10.12 r
  calvn/clk_gate_max_v_reg/EN (SNPS_CLOCK_GATE_HIGH_cal_vn_9)     0.00    10.12 r
  calvn/clk_gate_max_v_reg/latch/D (ldf1b3)               0.00      10.12 r
  data arrival time                                                 10.12

  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  clock uncertainty                                      -1.00       6.00
  calvn/clk_gate_max_v_reg/latch/G (ldf1b3)               0.00       6.00 f
  time borrowed from endpoint                             4.12      10.12
  data required time                                                10.12
  --------------------------------------------------------------------------
  data required time                                                10.12
  data arrival time                                                -10.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk nominal pulse width                                 5.00   
  library setup time                                     -0.51   
  --------------------------------------------------------------
  max time borrow                                         4.49   
  --------------------------------------------------------------
  actual time borrow                                      4.12   
  clock uncertainty                                      -1.00   
  --------------------------------------------------------------
  time given to startpoint                                3.12   
  --------------------------------------------------------------


  Startpoint: vin_vld (input port clocked by clk)
  Endpoint: calvn/clk_gate_Vins_0_reg/latch
            (negative level-sensitive latch clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  cal_vn             5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 r
  vin_vld (in)                                            0.00       6.00 r
  calvn/vin_vld (cal_vn)                                  0.00       6.00 r
  calvn/U153/Y (or2c15)                                   0.23       6.23 f
  calvn/U232/Y (and2c3)                                   0.28       6.51 r
  calvn/clk_gate_Vins_0_reg/EN (SNPS_CLOCK_GATE_HIGH_cal_vn_1)     0.00     6.51 r
  calvn/clk_gate_Vins_0_reg/latch/D (ldf1b3)              0.00       6.51 r
  data arrival time                                                  6.51

  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  clock uncertainty                                      -1.00       6.00
  calvn/clk_gate_Vins_0_reg/latch/G (ldf1b3)              0.00       6.00 f
  time borrowed from endpoint                             0.51       6.51
  data required time                                                 6.51
  --------------------------------------------------------------------------
  data required time                                                 6.51
  data arrival time                                                 -6.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk nominal pulse width                                 5.00   
  library setup time                                     -0.52   
  --------------------------------------------------------------
  max time borrow                                         4.48   
  --------------------------------------------------------------
  actual time borrow                                      0.51   
  clock uncertainty                                      -1.00   
  --------------------------------------------------------------
  time given to startpoint                               -0.49   
  --------------------------------------------------------------


  Startpoint: rg_calphase_en
              (input port clocked by clk)
  Endpoint: calvn/clk_gate_v_cnt_reg/latch
            (negative level-sensitive latch clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  cal_vn             5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 f
  rg_calphase_en (in)                                     0.00       6.00 f
  calvn/en (cal_vn)                                       0.00       6.00 f
  calvn/U153/Y (or2c15)                                   0.33       6.33 r
  calvn/U154/Y (clk1b6)                                   0.11       6.44 f
  calvn/clk_gate_v_cnt_reg/EN (SNPS_CLOCK_GATE_HIGH_cal_vn_2)     0.00     6.44 f
  calvn/clk_gate_v_cnt_reg/latch/D (ldf1b3)               0.00       6.44 f
  data arrival time                                                  6.44

  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  clock uncertainty                                      -1.00       6.00
  calvn/clk_gate_v_cnt_reg/latch/G (ldf1b3)               0.00       6.00 f
  time borrowed from endpoint                             0.44       6.44
  data required time                                                 6.44
  --------------------------------------------------------------------------
  data required time                                                 6.44
  data arrival time                                                 -6.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk nominal pulse width                                 5.00   
  library setup time                                     -0.50   
  --------------------------------------------------------------
  max time borrow                                         4.50   
  --------------------------------------------------------------
  actual time borrow                                      0.44   
  clock uncertainty                                      -1.00   
  --------------------------------------------------------------
  time given to startpoint                               -0.56   
  --------------------------------------------------------------


  Startpoint: vin_vld (input port clocked by clk)
  Endpoint: calvn/clk_gate_Vins_6_reg/latch
            (negative level-sensitive latch clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  cal_vn             5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 r
  vin_vld (in)                                            0.00       6.00 r
  calvn/vin_vld (cal_vn)                                  0.00       6.00 r
  calvn/U153/Y (or2c15)                                   0.23       6.23 f
  calvn/U63/Y (and2c3)                                    0.19       6.42 r
  calvn/clk_gate_Vins_6_reg/EN (SNPS_CLOCK_GATE_HIGH_cal_vn_7)     0.00     6.42 r
  calvn/clk_gate_Vins_6_reg/latch/D (ldf1b3)              0.00       6.42 r
  data arrival time                                                  6.42

  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  clock uncertainty                                      -1.00       6.00
  calvn/clk_gate_Vins_6_reg/latch/G (ldf1b3)              0.00       6.00 f
  time borrowed from endpoint                             0.42       6.42
  data required time                                                 6.42
  --------------------------------------------------------------------------
  data required time                                                 6.42
  data arrival time                                                 -6.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk nominal pulse width                                 5.00   
  library setup time                                     -0.50   
  --------------------------------------------------------------
  max time borrow                                         4.50   
  --------------------------------------------------------------
  actual time borrow                                      0.42   
  clock uncertainty                                      -1.00   
  --------------------------------------------------------------
  time given to startpoint                               -0.58   
  --------------------------------------------------------------


  Startpoint: vin_vld (input port clocked by clk)
  Endpoint: calvn/clk_gate_Vins_4_reg/latch
            (negative level-sensitive latch clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  cal_vn             5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 r
  vin_vld (in)                                            0.00       6.00 r
  calvn/vin_vld (cal_vn)                                  0.00       6.00 r
  calvn/U153/Y (or2c15)                                   0.23       6.23 f
  calvn/U65/Y (and2c3)                                    0.19       6.42 r
  calvn/clk_gate_Vins_4_reg/EN (SNPS_CLOCK_GATE_HIGH_cal_vn_4)     0.00     6.42 r
  calvn/clk_gate_Vins_4_reg/latch/D (ldf1b3)              0.00       6.42 r
  data arrival time                                                  6.42

  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  clock uncertainty                                      -1.00       6.00
  calvn/clk_gate_Vins_4_reg/latch/G (ldf1b3)              0.00       6.00 f
  time borrowed from endpoint                             0.42       6.42
  data required time                                                 6.42
  --------------------------------------------------------------------------
  data required time                                                 6.42
  data arrival time                                                 -6.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk nominal pulse width                                 5.00   
  library setup time                                     -0.50   
  --------------------------------------------------------------
  max time borrow                                         4.50   
  --------------------------------------------------------------
  actual time borrow                                      0.42   
  clock uncertainty                                      -1.00   
  --------------------------------------------------------------
  time given to startpoint                               -0.58   
  --------------------------------------------------------------


  Startpoint: vin_vld (input port clocked by clk)
  Endpoint: calvn/clk_gate_Vins_2_reg/latch
            (negative level-sensitive latch clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  cal_vn             5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 r
  vin_vld (in)                                            0.00       6.00 r
  calvn/vin_vld (cal_vn)                                  0.00       6.00 r
  calvn/U153/Y (or2c15)                                   0.23       6.23 f
  calvn/U64/Y (and2c3)                                    0.19       6.42 r
  calvn/clk_gate_Vins_2_reg/EN (SNPS_CLOCK_GATE_HIGH_cal_vn_3)     0.00     6.42 r
  calvn/clk_gate_Vins_2_reg/latch/D (ldf1b3)              0.00       6.42 r
  data arrival time                                                  6.42

  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  clock uncertainty                                      -1.00       6.00
  calvn/clk_gate_Vins_2_reg/latch/G (ldf1b3)              0.00       6.00 f
  time borrowed from endpoint                             0.42       6.42
  data required time                                                 6.42
  --------------------------------------------------------------------------
  data required time                                                 6.42
  data arrival time                                                 -6.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk nominal pulse width                                 5.00   
  library setup time                                     -0.50   
  --------------------------------------------------------------
  max time borrow                                         4.50   
  --------------------------------------------------------------
  actual time borrow                                      0.42   
  clock uncertainty                                      -1.00   
  --------------------------------------------------------------
  time given to startpoint                               -0.58   
  --------------------------------------------------------------


  Startpoint: cordic/cal_cnt_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/xn_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cordic_int         5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  cordic/cal_cnt_reg_1_/CLK (fdf2a6)       0.00       2.00 r
  cordic/cal_cnt_reg_1_/Q (fdf2a6)         0.87       2.87 r
  cordic/U243/Y (and2a3)                   0.32       3.20 r
  cordic/U12/Y (clk1b6)                    0.31       3.50 f
  cordic/U337/Y (and2c1)                   0.57       4.07 r
  cordic/U339/Y (oa2i2)                    0.26       4.32 f
  cordic/U369/Y (oa1f3)                    0.20       4.52 r
  cordic/U371/Y (ao1f2)                    0.15       4.67 f
  cordic/U372/Y (xor2a2)                   0.30       4.97 f
  cordic/U580/CO (fa1a2)                   0.38       5.35 f
  cordic/U373/Y (ao1d2)                    0.15       5.50 r
  cordic/U375/Y (or2c3)                    0.18       5.68 f
  cordic/U111/Y (ao1f2)                    0.15       5.83 r
  cordic/U376/Y (or2c3)                    0.15       5.98 f
  cordic/U605/CO (fa1a2)                   0.37       6.34 f
  cordic/U612/CO (fa1a2)                   0.39       6.73 f
  cordic/U107/Y (ao1e3)                    0.12       6.85 r
  cordic/U105/Y (or2c3)                    0.15       7.00 f
  cordic/U104/CO (fa1a3)                   0.38       7.38 f
  cordic/U102/Y (ao1d2)                    0.14       7.51 r
  cordic/U100/Y (or2c3)                    0.15       7.66 f
  cordic/U377/Y (ao1d3)                    0.13       7.79 r
  cordic/U98/Y (or2c3)                     0.13       7.92 f
  cordic/U97/CO (fa1a3)                    0.38       8.30 f
  cordic/U378/Y (ao1d3)                    0.14       8.44 r
  cordic/U379/Y (or2c6)                    0.10       8.53 f
  cordic/U380/Y (ao1d3)                    0.14       8.67 r
  cordic/U381/Y (or2c6)                    0.09       8.76 f
  cordic/U685/CO (fa1a3)                   0.37       9.13 f
  cordic/U92/Y (ao1d3)                     0.14       9.27 r
  cordic/U382/Y (or2c6)                    0.09       9.37 f
  cordic/U699/CO (fa1a3)                   0.39       9.76 f
  cordic/U383/Y (ao1d6)                    0.11       9.87 r
  cordic/U384/Y (or2c6)                    0.08       9.95 f
  cordic/U706/CO (fa1a2)                   0.36      10.31 f
  cordic/U708/CO (fa1a2)                   0.33      10.64 f
  cordic/U385/Y (xor2a2)                   0.27      10.90 f
  cordic/xn_reg_18_/D (fdf2a3)             0.00      10.90 f
  data arrival time                                  10.90

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  cordic/xn_reg_18_/CLK (fdf2a3)           0.00      11.00 r
  library setup time                      -0.10      10.90
  data required time                                 10.90
  -----------------------------------------------------------
  data required time                                 10.90
  data arrival time                                 -10.90
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: dot/psum1_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/yn_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn_2            5KGATES               ssc_core_slow
  cal_phase          5KGATES               ssc_core_slow
  cordic_int         5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  dot/psum1_reg_18_/CLK (fdf2a3)           0.00       2.00 r
  dot/psum1_reg_18_/Q (fdf2a3)             0.81       2.81 f
  dot/psum_out1[15] (dotVn_2)              0.00       2.81 f
  cordic/x[15] (cordic_int)                0.00       2.81 f
  cordic/U388/Y (inv1a1)                   0.25       3.07 r
  cordic/U389/Y (and2c3)                   0.14       3.21 f
  cordic/U391/Y (or2c3)                    0.14       3.34 r
  cordic/U392/Y (buf1a9)                   0.39       3.73 r
  cordic/U517/Y (clk1b6)                   0.33       4.06 f
  cordic/U522/Y (or2c1)                    0.34       4.39 r
  cordic/U526/Y (or2c3)                    0.16       4.56 f
  cordic/U527/Y (xor2a2)                   0.28       4.84 f
  cordic/U576/CO (fa1a2)                   0.36       5.20 f
  cordic/U585/CO (fa1a2)                   0.36       5.57 f
  cordic/U592/CO (fa1a2)                   0.36       5.93 f
  cordic/U601/CO (fa1a2)                   0.38       6.31 f
  cordic/U110/Y (ao1d2)                    0.15       6.46 r
  cordic/U7/Y (or2c3)                      0.15       6.61 f
  cordic/U528/Y (ao1d3)                    0.13       6.73 r
  cordic/U25/Y (or2c3)                     0.13       6.86 f
  cordic/U622/CO (fa1a3)                   0.38       7.24 f
  cordic/U6/Y (ao1d3)                      0.14       7.38 r
  cordic/U529/Y (or2c6)                    0.09       7.47 f
  cordic/U635/CO (fa1a3)                   0.39       7.86 f
  cordic/U530/Y (ao1d6)                    0.11       7.98 r
  cordic/U531/Y (or2c6)                    0.08       8.06 f
  cordic/U648/CO (fa1a3)                   0.39       8.45 f
  cordic/U532/Y (ao1d6)                    0.11       8.57 r
  cordic/U533/Y (or2c6)                    0.08       8.65 f
  cordic/U681/CO (fa1a3)                   0.39       9.04 f
  cordic/U534/Y (ao1d6)                    0.11       9.15 r
  cordic/U535/Y (or2c6)                    0.08       9.24 f
  cordic/U695/CO (fa1a3)                   0.37       9.61 f
  cordic/U536/Y (ao1d3)                    0.14       9.75 r
  cordic/U537/Y (or2c6)                    0.13       9.88 f
  cordic/U538/Y (ao1f6)                    0.11       9.99 r
  cordic/U539/Y (or2c6)                    0.10      10.09 f
  cordic/U709/CO (fa1a2)                   0.32      10.41 f
  cordic/U88/Y (xor2a2)                    0.24      10.66 r
  cordic/U540/Y (or2b1)                    0.28      10.94 r
  cordic/yn_reg_18_/D (fdf2a9)             0.00      10.94 r
  data arrival time                                  10.94

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  cordic/yn_reg_18_/CLK (fdf2a9)           0.00      11.00 r
  library setup time                      -0.06      10.94
  data required time                                 10.94
  -----------------------------------------------------------
  data required time                                 10.94
  data arrival time                                 -10.94
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: vin1[0] (input port clocked by clk)
  Endpoint: calvn/Vins_1_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  cal_vn             5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  input external delay                     4.00       6.00 f
  vin1[0] (in)                             0.00       6.00 f
  U9/Y (inv1a3)                            0.29       6.29 r
  U12/Y (clk1b6)                           0.15       6.44 f
  calvn/vin1[0] (cal_vn)                   0.00       6.44 f
  calvn/U120/Y (or2b2)                     0.26       6.70 f
  calvn/U160/CO (fa1a2)                    0.36       7.06 f
  calvn/U155/CO (fa1a2)                    0.37       7.42 f
  calvn/U176/CO (fa1a2)                    0.37       7.79 f
  calvn/U40/CO (fa1a3)                     0.37       8.16 f
  calvn/U39/CO (fa1a3)                     0.36       8.52 f
  calvn/U38/CO (fa1a3)                     0.36       8.88 f
  calvn/U123/S (fa1a2)                     0.55       9.43 r
  calvn/U124/Y (or2b6)                     0.33       9.76 r
  calvn/U6/Y (ao1d3)                       0.41      10.16 r
  calvn/U127/Y (inv1a3)                    0.24      10.41 f
  calvn/U79/Y (ao4f1)                      0.46      10.87 r
  calvn/Vins_1_reg_0_/D (fdf2a3)           0.00      10.87 r
  data arrival time                                  10.87

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  calvn/Vins_1_reg_0_/CLK (fdf2a3)         0.00      11.00 r
  library setup time                      -0.12      10.88
  data required time                                 10.88
  -----------------------------------------------------------
  data required time                                 10.88
  data arrival time                                 -10.87
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: dot/mac_cnt_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/booth_sin/PsumReg_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn_2            5KGATES               ssc_core_slow
  signMul_1          5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/mac_cnt_reg_1_/CLK (fdf2a3)                         0.00       2.00 r
  dot/mac_cnt_reg_1_/Q (fdf2a3)                           0.83       2.83 f
  dot/U70/Y (or2c3)                                       0.24       3.07 r
  dot/U71/Y (and2c3)                                      0.12       3.20 f
  dot/U72/Y (buf1a9)                                      0.32       3.52 f
  dot/U106/Y (oa4f3)                                      0.23       3.75 r
  dot/U109/Y (and3a3)                                     0.22       3.97 r
  dot/U112/Y (or3d3)                                      0.19       4.15 f
  dot/U15/Y (and2c3)                                      0.19       4.34 r
  dot/U113/Y (inv1a3)                                     0.10       4.44 f
  dot/U140/CO (fa1a2)                                     0.40       4.84 f
  dot/U114/Y (ao1d3)                                      0.14       4.98 r
  dot/U28/Y (or2c3)                                       0.14       5.12 f
  dot/U115/Y (ao1d3)                                      0.13       5.25 r
  dot/U16/Y (or2c3)                                       0.17       5.42 f
  dot/U25/Y (ao1e3)                                       0.20       5.62 r
  dot/U139/CO (fa1b3)                                     0.53       6.15 f
  dot/U142/CO (fa2a3)                                     0.40       6.55 r
  dot/U138/Y (xor2b2)                                     0.29       6.84 r
  dot/booth_sin/io_dinA[7] (signMul_1)                    0.00       6.84 r
  dot/booth_sin/U21/Y (buf1a9)                            0.40       7.24 r
  dot/booth_sin/U20/Y (xor2a3)                            0.24       7.48 r
  dot/booth_sin/U55/Y (or2c6)                             0.26       7.73 f
  dot/booth_sin/U62/Y (ao4f3)                             0.28       8.02 r
  dot/booth_sin/U74/CO (ha1a3)                            0.28       8.30 r
  dot/booth_sin/U64/S (fa1a2)                             0.43       8.73 f
  dot/booth_sin/U73/S (fa1a2)                             0.53       9.25 r
  dot/booth_sin/U81/Y (or2c3)                             0.18       9.43 f
  dot/booth_sin/U12/Y (ao1f2)                             0.39       9.82 r
  dot/booth_sin/U102/Y (oa1f3)                            0.17      10.00 f
  dot/booth_sin/U15/Y (or2c3)                             0.19      10.18 r
  dot/booth_sin/U160/Y (oa1f6)                            0.16      10.34 f
  dot/booth_sin/U168/Y (ao1c6)                            0.23      10.57 r
  dot/booth_sin/U204/Y (xor2b2)                           0.28      10.86 f
  dot/booth_sin/PsumReg_reg_14_/D (fdf2a3)                0.00      10.86 f
  data arrival time                                                 10.86

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  dot/booth_sin/PsumReg_reg_14_/CLK (fdf2a3)              0.00      11.00 r
  library setup time                                     -0.13      10.87
  data required time                                                10.87
  --------------------------------------------------------------------------
  data required time                                                10.87
  data arrival time                                                -10.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: rg_sin_table_7[0]
              (input port clocked by clk)
  Endpoint: dot/booth_sin/PsumReg_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow
  signMul_1          5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 f
  rg_sin_table_7[0] (in)                                  0.00       6.00 f
  dot/rg_sin_table_7[0] (dotVn_2)                         0.00       6.00 f
  dot/U248/Y (oa4f3)                                      0.39       6.39 r
  dot/U249/Y (and2a3)                                     0.22       6.61 r
  dot/U252/Y (or3d6)                                      0.36       6.97 f
  dot/booth_sin/io_dinB[0] (signMul_1)                    0.00       6.97 f
  dot/booth_sin/U134/Y (or2b2)                            0.33       7.29 f
  dot/booth_sin/U135/Y (or2c1)                            0.32       7.61 r
  dot/booth_sin/U11/Y (or2c1)                             0.37       7.98 f
  dot/booth_sin/U136/Y (inv1a3)                           0.28       8.26 r
  dot/booth_sin/U139/Y (oa1f3)                            0.17       8.43 f
  dot/booth_sin/U141/Y (ao1f2)                            0.47       8.91 r
  dot/booth_sin/U147/Y (oa1f3)                            0.26       9.17 f
  dot/booth_sin/U151/Y (ao1f2)                            0.37       9.54 r
  dot/booth_sin/U7/Y (ao1a3)                              0.36       9.89 r
  dot/booth_sin/U16/Y (or2c3)                             0.11      10.00 f
  dot/booth_sin/U15/Y (or2c3)                             0.17      10.17 r
  dot/booth_sin/U160/Y (oa1f6)                            0.16      10.33 f
  dot/booth_sin/U168/Y (ao1c6)                            0.23      10.56 r
  dot/booth_sin/U204/Y (xor2b2)                           0.28      10.85 f
  dot/booth_sin/PsumReg_reg_14_/D (fdf2a3)                0.00      10.85 f
  data arrival time                                                 10.85

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  dot/booth_sin/PsumReg_reg_14_/CLK (fdf2a3)              0.00      11.00 r
  library setup time                                     -0.13      10.87
  data required time                                                10.87
  --------------------------------------------------------------------------
  data required time                                                10.87
  data arrival time                                                -10.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: vin1[0] (input port clocked by clk)
  Endpoint: calvn/Vins_5_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  cal_vn             5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  input external delay                     4.00       6.00 f
  vin1[0] (in)                             0.00       6.00 f
  U9/Y (inv1a3)                            0.29       6.29 r
  U12/Y (clk1b6)                           0.15       6.44 f
  calvn/vin1[0] (cal_vn)                   0.00       6.44 f
  calvn/U120/Y (or2b2)                     0.26       6.70 f
  calvn/U160/CO (fa1a2)                    0.36       7.06 f
  calvn/U155/CO (fa1a2)                    0.37       7.42 f
  calvn/U176/CO (fa1a2)                    0.37       7.79 f
  calvn/U40/CO (fa1a3)                     0.37       8.16 f
  calvn/U39/CO (fa1a3)                     0.36       8.52 f
  calvn/U38/CO (fa1a3)                     0.36       8.88 f
  calvn/U123/S (fa1a2)                     0.55       9.43 r
  calvn/U124/Y (or2b6)                     0.33       9.76 r
  calvn/U26/Y (ao1d3)                      0.41      10.16 r
  calvn/U186/Y (inv1a3)                    0.23      10.39 f
  calvn/U71/Y (ao4f1)                      0.46      10.85 r
  calvn/Vins_5_reg_2_/D (fdf2a3)           0.00      10.85 r
  data arrival time                                  10.85

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  calvn/Vins_5_reg_2_/CLK (fdf2a3)         0.00      11.00 r
  library setup time                      -0.13      10.87
  data required time                                 10.87
  -----------------------------------------------------------
  data required time                                 10.87
  data arrival time                                 -10.85
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: dot/mac_cnt_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/booth_cos/PsumReg_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn_2            5KGATES               ssc_core_slow
  signMul_0          5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/mac_cnt_reg_1_/CLK (fdf2a3)                         0.00       2.00 r
  dot/mac_cnt_reg_1_/Q (fdf2a3)                           0.83       2.83 f
  dot/U70/Y (or2c3)                                       0.24       3.07 r
  dot/U71/Y (and2c3)                                      0.12       3.20 f
  dot/U72/Y (buf1a9)                                      0.32       3.52 f
  dot/U106/Y (oa4f3)                                      0.23       3.75 r
  dot/U109/Y (and3a3)                                     0.22       3.97 r
  dot/U112/Y (or3d3)                                      0.19       4.15 f
  dot/U15/Y (and2c3)                                      0.19       4.34 r
  dot/U113/Y (inv1a3)                                     0.10       4.44 f
  dot/U140/CO (fa1a2)                                     0.40       4.84 f
  dot/U114/Y (ao1d3)                                      0.14       4.98 r
  dot/U28/Y (or2c3)                                       0.14       5.12 f
  dot/U115/Y (ao1d3)                                      0.13       5.25 r
  dot/U16/Y (or2c3)                                       0.17       5.42 f
  dot/U25/Y (ao1e3)                                       0.20       5.62 r
  dot/U139/CO (fa1b3)                                     0.53       6.15 f
  dot/U142/CO (fa2a3)                                     0.40       6.55 r
  dot/U138/Y (xor2b2)                                     0.29       6.84 r
  dot/booth_cos/io_dinA[7] (signMul_0)                    0.00       6.84 r
  dot/booth_cos/U26/Y (buf1a15)                           0.28       7.12 r
  dot/booth_cos/U27/Y (xor2a2)                            0.26       7.38 r
  dot/booth_cos/U18/Y (or2c6)                             0.27       7.65 f
  dot/booth_cos/U67/Y (ao4f3)                             0.28       7.93 r
  dot/booth_cos/U79/CO (ha1a3)                            0.28       8.21 r
  dot/booth_cos/U69/S (fa1a2)                             0.43       8.64 f
  dot/booth_cos/U78/S (fa1a2)                             0.53       9.17 r
  dot/booth_cos/U109/Y (and2c3)                           0.12       9.29 f
  dot/booth_cos/U110/Y (and2c3)                           0.22       9.51 r
  dot/booth_cos/U111/Y (or2c1)                            0.18       9.68 f
  dot/booth_cos/U161/Y (or2b2)                            0.25       9.93 f
  dot/booth_cos/U14/Y (or2c3)                             0.17      10.10 r
  dot/booth_cos/U167/Y (oa1f6)                            0.15      10.25 f
  dot/booth_cos/U172/Y (ao1f3)                            0.30      10.54 r
  dot/booth_cos/U173/Y (xor2b2)                           0.30      10.84 f
  dot/booth_cos/PsumReg_reg_14_/D (fdf2a3)                0.00      10.84 f
  data arrival time                                                 10.84

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  dot/booth_cos/PsumReg_reg_14_/CLK (fdf2a3)              0.00      11.00 r
  library setup time                                     -0.13      10.87
  data required time                                                10.87
  --------------------------------------------------------------------------
  data required time                                                10.87
  data arrival time                                                -10.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: rg_cos_table_7[0]
              (input port clocked by clk)
  Endpoint: dot/booth_cos/PsumReg_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow
  signMul_0          5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 f
  rg_cos_table_7[0] (in)                                  0.00       6.00 f
  dot/rg_cos_table_7[0] (dotVn_2)                         0.00       6.00 f
  dot/U293/Y (oa4f3)                                      0.39       6.39 r
  dot/U294/Y (and2a3)                                     0.22       6.61 r
  dot/U297/Y (or3d6)                                      0.36       6.97 f
  dot/booth_cos/io_dinB[0] (signMul_0)                    0.00       6.97 f
  dot/booth_cos/U141/Y (or2b2)                            0.33       7.29 f
  dot/booth_cos/U142/Y (or2c1)                            0.32       7.61 r
  dot/booth_cos/U12/Y (or2c1)                             0.37       7.98 f
  dot/booth_cos/U143/Y (inv1a3)                           0.28       8.26 r
  dot/booth_cos/U146/Y (oa1f3)                            0.17       8.43 f
  dot/booth_cos/U148/Y (ao1f2)                            0.47       8.91 r
  dot/booth_cos/U154/Y (oa1f3)                            0.26       9.17 f
  dot/booth_cos/U158/Y (ao1f2)                            0.37       9.54 r
  dot/booth_cos/U15/Y (ao1a6)                             0.30       9.84 r
  dot/booth_cos/U161/Y (or2b2)                            0.09       9.93 f
  dot/booth_cos/U14/Y (or2c3)                             0.17      10.10 r
  dot/booth_cos/U167/Y (oa1f6)                            0.15      10.24 f
  dot/booth_cos/U172/Y (ao1f3)                            0.30      10.54 r
  dot/booth_cos/U173/Y (xor2b2)                           0.30      10.84 f
  dot/booth_cos/PsumReg_reg_14_/D (fdf2a3)                0.00      10.84 f
  data arrival time                                                 10.84

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  dot/booth_cos/PsumReg_reg_14_/CLK (fdf2a3)              0.00      11.00 r
  library setup time                                     -0.13      10.87
  data required time                                                10.87
  --------------------------------------------------------------------------
  data required time                                                10.87
  data arrival time                                                -10.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: vin1[0] (input port clocked by clk)
  Endpoint: calvn/Vins_5_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  cal_vn             5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  input external delay                     4.00       6.00 f
  vin1[0] (in)                             0.00       6.00 f
  U9/Y (inv1a3)                            0.29       6.29 r
  U12/Y (clk1b6)                           0.15       6.44 f
  calvn/vin1[0] (cal_vn)                   0.00       6.44 f
  calvn/U120/Y (or2b2)                     0.26       6.70 f
  calvn/U160/CO (fa1a2)                    0.36       7.06 f
  calvn/U155/CO (fa1a2)                    0.37       7.42 f
  calvn/U176/CO (fa1a2)                    0.37       7.79 f
  calvn/U40/CO (fa1a3)                     0.37       8.16 f
  calvn/U39/CO (fa1a3)                     0.36       8.52 f
  calvn/U38/CO (fa1a3)                     0.36       8.88 f
  calvn/U123/S (fa1a2)                     0.55       9.43 r
  calvn/U124/Y (or2b6)                     0.33       9.76 r
  calvn/U171/Y (ao1d3)                     0.41      10.16 r
  calvn/U172/Y (inv1a3)                    0.22      10.38 f
  calvn/U62/Y (ao4f1)                      0.46      10.84 r
  calvn/Vins_5_reg_6_/D (fdf2a3)           0.00      10.84 r
  data arrival time                                  10.84

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  calvn/Vins_5_reg_6_/CLK (fdf2a3)         0.00      11.00 r
  library setup time                      -0.13      10.87
  data required time                                 10.87
  -----------------------------------------------------------
  data required time                                 10.87
  data arrival time                                 -10.84
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: vin1[0] (input port clocked by clk)
  Endpoint: calvn/Vins_5_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  cal_vn             5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  input external delay                     4.00       6.00 f
  vin1[0] (in)                             0.00       6.00 f
  U9/Y (inv1a3)                            0.29       6.29 r
  U12/Y (clk1b6)                           0.15       6.44 f
  calvn/vin1[0] (cal_vn)                   0.00       6.44 f
  calvn/U120/Y (or2b2)                     0.26       6.70 f
  calvn/U160/CO (fa1a2)                    0.36       7.06 f
  calvn/U155/CO (fa1a2)                    0.37       7.42 f
  calvn/U176/CO (fa1a2)                    0.37       7.79 f
  calvn/U40/CO (fa1a3)                     0.37       8.16 f
  calvn/U39/CO (fa1a3)                     0.36       8.52 f
  calvn/U38/CO (fa1a3)                     0.36       8.88 f
  calvn/U123/S (fa1a2)                     0.55       9.43 r
  calvn/U124/Y (or2b6)                     0.33       9.76 r
  calvn/U166/Y (ao1d3)                     0.41      10.16 r
  calvn/U167/Y (inv1a3)                    0.22      10.38 f
  calvn/U76/Y (ao4f1)                      0.46      10.84 r
  calvn/Vins_5_reg_5_/D (fdf2a3)           0.00      10.84 r
  data arrival time                                  10.84

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  calvn/Vins_5_reg_5_/CLK (fdf2a3)         0.00      11.00 r
  library setup time                      -0.13      10.87
  data required time                                 10.87
  -----------------------------------------------------------
  data required time                                 10.87
  data arrival time                                 -10.84
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: vin1[0] (input port clocked by clk)
  Endpoint: calvn/Vins_5_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  cal_vn             5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  input external delay                     4.00       6.00 f
  vin1[0] (in)                             0.00       6.00 f
  U9/Y (inv1a3)                            0.29       6.29 r
  U12/Y (clk1b6)                           0.15       6.44 f
  calvn/vin1[0] (cal_vn)                   0.00       6.44 f
  calvn/U120/Y (or2b2)                     0.26       6.70 f
  calvn/U160/CO (fa1a2)                    0.36       7.06 f
  calvn/U155/CO (fa1a2)                    0.37       7.42 f
  calvn/U176/CO (fa1a2)                    0.37       7.79 f
  calvn/U40/CO (fa1a3)                     0.37       8.16 f
  calvn/U39/CO (fa1a3)                     0.36       8.52 f
  calvn/U38/CO (fa1a3)                     0.36       8.88 f
  calvn/U123/S (fa1a2)                     0.55       9.43 r
  calvn/U124/Y (or2b6)                     0.33       9.76 r
  calvn/U181/Y (ao1d3)                     0.41      10.16 r
  calvn/U182/Y (inv1a3)                    0.22      10.38 f
  calvn/U74/Y (ao4f1)                      0.46      10.84 r
  calvn/Vins_5_reg_4_/D (fdf2a3)           0.00      10.84 r
  data arrival time                                  10.84

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  calvn/Vins_5_reg_4_/CLK (fdf2a3)         0.00      11.00 r
  library setup time                      -0.13      10.87
  data required time                                 10.87
  -----------------------------------------------------------
  data required time                                 10.87
  data arrival time                                 -10.84
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: vin1[0] (input port clocked by clk)
  Endpoint: calvn/Vins_5_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  cal_vn             5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  input external delay                     4.00       6.00 f
  vin1[0] (in)                             0.00       6.00 f
  U9/Y (inv1a3)                            0.29       6.29 r
  U12/Y (clk1b6)                           0.15       6.44 f
  calvn/vin1[0] (cal_vn)                   0.00       6.44 f
  calvn/U120/Y (or2b2)                     0.26       6.70 f
  calvn/U160/CO (fa1a2)                    0.36       7.06 f
  calvn/U155/CO (fa1a2)                    0.37       7.42 f
  calvn/U176/CO (fa1a2)                    0.37       7.79 f
  calvn/U40/CO (fa1a3)                     0.37       8.16 f
  calvn/U39/CO (fa1a3)                     0.36       8.52 f
  calvn/U38/CO (fa1a3)                     0.36       8.88 f
  calvn/U123/S (fa1a2)                     0.55       9.43 r
  calvn/U124/Y (or2b6)                     0.33       9.76 r
  calvn/U5/Y (ao1d3)                       0.41      10.16 r
  calvn/U177/Y (inv1a3)                    0.22      10.38 f
  calvn/U72/Y (ao4f1)                      0.46      10.84 r
  calvn/Vins_5_reg_3_/D (fdf2a3)           0.00      10.84 r
  data arrival time                                  10.84

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  calvn/Vins_5_reg_3_/CLK (fdf2a3)         0.00      11.00 r
  library setup time                      -0.13      10.87
  data required time                                 10.87
  -----------------------------------------------------------
  data required time                                 10.87
  data arrival time                                 -10.84
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: vin1[0] (input port clocked by clk)
  Endpoint: calvn/Vins_5_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  cal_vn             5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  input external delay                     4.00       6.00 f
  vin1[0] (in)                             0.00       6.00 f
  U9/Y (inv1a3)                            0.29       6.29 r
  U12/Y (clk1b6)                           0.15       6.44 f
  calvn/vin1[0] (cal_vn)                   0.00       6.44 f
  calvn/U120/Y (or2b2)                     0.26       6.70 f
  calvn/U160/CO (fa1a2)                    0.36       7.06 f
  calvn/U155/CO (fa1a2)                    0.37       7.42 f
  calvn/U176/CO (fa1a2)                    0.37       7.79 f
  calvn/U40/CO (fa1a3)                     0.37       8.16 f
  calvn/U39/CO (fa1a3)                     0.36       8.52 f
  calvn/U38/CO (fa1a3)                     0.36       8.88 f
  calvn/U123/S (fa1a2)                     0.55       9.43 r
  calvn/U124/Y (or2b6)                     0.33       9.76 r
  calvn/U161/Y (ao1d3)                     0.41      10.16 r
  calvn/U162/Y (inv1a3)                    0.22      10.38 f
  calvn/U73/Y (ao4f1)                      0.46      10.84 r
  calvn/Vins_5_reg_1_/D (fdf2a3)           0.00      10.84 r
  data arrival time                                  10.84

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  calvn/Vins_5_reg_1_/CLK (fdf2a3)         0.00      11.00 r
  library setup time                      -0.13      10.87
  data required time                                 10.87
  -----------------------------------------------------------
  data required time                                 10.87
  data arrival time                                 -10.84
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: vin1[0] (input port clocked by clk)
  Endpoint: calvn/Vins_1_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  cal_vn             5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  input external delay                     4.00       6.00 f
  vin1[0] (in)                             0.00       6.00 f
  U9/Y (inv1a3)                            0.29       6.29 r
  U12/Y (clk1b6)                           0.15       6.44 f
  calvn/vin1[0] (cal_vn)                   0.00       6.44 f
  calvn/U120/Y (or2b2)                     0.26       6.70 f
  calvn/U160/CO (fa1a2)                    0.36       7.06 f
  calvn/U155/CO (fa1a2)                    0.37       7.42 f
  calvn/U176/CO (fa1a2)                    0.37       7.79 f
  calvn/U40/CO (fa1a3)                     0.37       8.16 f
  calvn/U39/CO (fa1a3)                     0.36       8.52 f
  calvn/U38/CO (fa1a3)                     0.36       8.88 f
  calvn/U123/S (fa1a2)                     0.55       9.43 r
  calvn/U124/Y (or2b6)                     0.33       9.76 r
  calvn/U171/Y (ao1d3)                     0.41      10.16 r
  calvn/U172/Y (inv1a3)                    0.22      10.38 f
  calvn/U80/Y (ao4f1)                      0.46      10.84 r
  calvn/Vins_1_reg_6_/D (fdf2a3)           0.00      10.84 r
  data arrival time                                  10.84

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  calvn/Vins_1_reg_6_/CLK (fdf2a3)         0.00      11.00 r
  library setup time                      -0.12      10.88
  data required time                                 10.88
  -----------------------------------------------------------
  data required time                                 10.88
  data arrival time                                 -10.84
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: vin1[0] (input port clocked by clk)
  Endpoint: calvn/Vins_1_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  cal_vn             5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  input external delay                     4.00       6.00 f
  vin1[0] (in)                             0.00       6.00 f
  U9/Y (inv1a3)                            0.29       6.29 r
  U12/Y (clk1b6)                           0.15       6.44 f
  calvn/vin1[0] (cal_vn)                   0.00       6.44 f
  calvn/U120/Y (or2b2)                     0.26       6.70 f
  calvn/U160/CO (fa1a2)                    0.36       7.06 f
  calvn/U155/CO (fa1a2)                    0.37       7.42 f
  calvn/U176/CO (fa1a2)                    0.37       7.79 f
  calvn/U40/CO (fa1a3)                     0.37       8.16 f
  calvn/U39/CO (fa1a3)                     0.36       8.52 f
  calvn/U38/CO (fa1a3)                     0.36       8.88 f
  calvn/U123/S (fa1a2)                     0.55       9.43 r
  calvn/U124/Y (or2b6)                     0.33       9.76 r
  calvn/U166/Y (ao1d3)                     0.41      10.16 r
  calvn/U167/Y (inv1a3)                    0.22      10.38 f
  calvn/U81/Y (ao4f1)                      0.46      10.84 r
  calvn/Vins_1_reg_5_/D (fdf2a3)           0.00      10.84 r
  data arrival time                                  10.84

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  calvn/Vins_1_reg_5_/CLK (fdf2a3)         0.00      11.00 r
  library setup time                      -0.12      10.88
  data required time                                 10.88
  -----------------------------------------------------------
  data required time                                 10.88
  data arrival time                                 -10.84
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: vin1[0] (input port clocked by clk)
  Endpoint: calvn/Vins_1_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  cal_vn             5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  input external delay                     4.00       6.00 f
  vin1[0] (in)                             0.00       6.00 f
  U9/Y (inv1a3)                            0.29       6.29 r
  U12/Y (clk1b6)                           0.15       6.44 f
  calvn/vin1[0] (cal_vn)                   0.00       6.44 f
  calvn/U120/Y (or2b2)                     0.26       6.70 f
  calvn/U160/CO (fa1a2)                    0.36       7.06 f
  calvn/U155/CO (fa1a2)                    0.37       7.42 f
  calvn/U176/CO (fa1a2)                    0.37       7.79 f
  calvn/U40/CO (fa1a3)                     0.37       8.16 f
  calvn/U39/CO (fa1a3)                     0.36       8.52 f
  calvn/U38/CO (fa1a3)                     0.36       8.88 f
  calvn/U123/S (fa1a2)                     0.55       9.43 r
  calvn/U124/Y (or2b6)                     0.33       9.76 r
  calvn/U181/Y (ao1d3)                     0.41      10.16 r
  calvn/U182/Y (inv1a3)                    0.22      10.38 f
  calvn/U84/Y (ao4f1)                      0.46      10.84 r
  calvn/Vins_1_reg_4_/D (fdf2a3)           0.00      10.84 r
  data arrival time                                  10.84

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  calvn/Vins_1_reg_4_/CLK (fdf2a3)         0.00      11.00 r
  library setup time                      -0.12      10.88
  data required time                                 10.88
  -----------------------------------------------------------
  data required time                                 10.88
  data arrival time                                 -10.84
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: vin1[0] (input port clocked by clk)
  Endpoint: calvn/Vins_1_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  cal_vn             5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  input external delay                     4.00       6.00 f
  vin1[0] (in)                             0.00       6.00 f
  U9/Y (inv1a3)                            0.29       6.29 r
  U12/Y (clk1b6)                           0.15       6.44 f
  calvn/vin1[0] (cal_vn)                   0.00       6.44 f
  calvn/U120/Y (or2b2)                     0.26       6.70 f
  calvn/U160/CO (fa1a2)                    0.36       7.06 f
  calvn/U155/CO (fa1a2)                    0.37       7.42 f
  calvn/U176/CO (fa1a2)                    0.37       7.79 f
  calvn/U40/CO (fa1a3)                     0.37       8.16 f
  calvn/U39/CO (fa1a3)                     0.36       8.52 f
  calvn/U38/CO (fa1a3)                     0.36       8.88 f
  calvn/U123/S (fa1a2)                     0.55       9.43 r
  calvn/U124/Y (or2b6)                     0.33       9.76 r
  calvn/U5/Y (ao1d3)                       0.41      10.16 r
  calvn/U177/Y (inv1a3)                    0.22      10.38 f
  calvn/U83/Y (ao4f1)                      0.46      10.84 r
  calvn/Vins_1_reg_3_/D (fdf2a3)           0.00      10.84 r
  data arrival time                                  10.84

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  calvn/Vins_1_reg_3_/CLK (fdf2a3)         0.00      11.00 r
  library setup time                      -0.12      10.88
  data required time                                 10.88
  -----------------------------------------------------------
  data required time                                 10.88
  data arrival time                                 -10.84
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: vin1[0] (input port clocked by clk)
  Endpoint: calvn/Vins_1_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  cal_vn             5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  input external delay                     4.00       6.00 f
  vin1[0] (in)                             0.00       6.00 f
  U9/Y (inv1a3)                            0.29       6.29 r
  U12/Y (clk1b6)                           0.15       6.44 f
  calvn/vin1[0] (cal_vn)                   0.00       6.44 f
  calvn/U120/Y (or2b2)                     0.26       6.70 f
  calvn/U160/CO (fa1a2)                    0.36       7.06 f
  calvn/U155/CO (fa1a2)                    0.37       7.42 f
  calvn/U176/CO (fa1a2)                    0.37       7.79 f
  calvn/U40/CO (fa1a3)                     0.37       8.16 f
  calvn/U39/CO (fa1a3)                     0.36       8.52 f
  calvn/U38/CO (fa1a3)                     0.36       8.88 f
  calvn/U123/S (fa1a2)                     0.55       9.43 r
  calvn/U124/Y (or2b6)                     0.33       9.76 r
  calvn/U161/Y (ao1d3)                     0.41      10.16 r
  calvn/U162/Y (inv1a3)                    0.22      10.38 f
  calvn/U82/Y (ao4f1)                      0.46      10.84 r
  calvn/Vins_1_reg_1_/D (fdf2a3)           0.00      10.84 r
  data arrival time                                  10.84

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  calvn/Vins_1_reg_1_/CLK (fdf2a3)         0.00      11.00 r
  library setup time                      -0.12      10.88
  data required time                                 10.88
  -----------------------------------------------------------
  data required time                                 10.88
  data arrival time                                 -10.84
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: dot/psum1_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/clk_gate_yn_reg/latch
            (negative level-sensitive latch clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn_2            5KGATES               ssc_core_slow
  cal_phase          5KGATES               ssc_core_slow
  cordic_int         5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/psum1_reg_15_/CLK (fdf2a3)                          0.00       2.00 r
  dot/psum1_reg_15_/Q (fdf2a3)                            0.72       2.72 f
  dot/U214/Y (inv1a3)                                     0.23       2.95 r
  dot/U218/Y (or3d1)                                      0.25       3.20 f
  dot/U219/Y (or2c1)                                      0.48       3.67 r
  dot/U220/Y (buf1a6)                                     0.44       4.11 r
  dot/U239/Y (ao1f2)                                      0.24       4.36 f
  dot/psum_out1[11] (dotVn_2)                             0.00       4.36 f
  cordic/x[11] (cordic_int)                               0.00       4.36 f
  cordic/U664/Y (and2c1)                                  0.44       4.80 r
  cordic/U665/Y (or3d1)                                   0.29       5.09 f
  cordic/U670/Y (oa4a2)                                   0.46       5.56 f
  cordic/U671/Y (inv1a1)                                  0.25       5.81 r
  cordic/U673/Y (oa1f3)                                   0.14       5.95 f
  cordic/clk_gate_yn_reg/EN (SNPS_CLOCK_GATE_HIGH_cordic_int_0)     0.00     5.95 f
  cordic/clk_gate_yn_reg/latch/D (ldf1b3)                 0.00       5.95 f
  data arrival time                                                  5.95

  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  clock uncertainty                                      -1.00       6.00
  cordic/clk_gate_yn_reg/latch/G (ldf1b3)                 0.00       6.00 f
  time borrowed from endpoint                             0.00       6.00
  data required time                                                 6.00
  --------------------------------------------------------------------------
  data required time                                                 6.00
  data arrival time                                                 -5.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05

  Time Borrowing Information
  --------------------------------------------------------------
  clk nominal pulse width                                 5.00   
  library setup time                                     -0.51   
  --------------------------------------------------------------
  max time borrow                                         4.49   
  actual time borrow                                      0.00   
  --------------------------------------------------------------


  Startpoint: vin1[0] (input port clocked by clk)
  Endpoint: calvn/Vins_7_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  cal_vn             5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  input external delay                     4.00       6.00 f
  vin1[0] (in)                             0.00       6.00 f
  U9/Y (inv1a3)                            0.29       6.29 r
  U12/Y (clk1b6)                           0.15       6.44 f
  calvn/vin1[0] (cal_vn)                   0.00       6.44 f
  calvn/U120/Y (or2b2)                     0.26       6.70 f
  calvn/U160/CO (fa1a2)                    0.36       7.06 f
  calvn/U155/CO (fa1a2)                    0.37       7.42 f
  calvn/U176/CO (fa1a2)                    0.37       7.79 f
  calvn/U40/CO (fa1a3)                     0.37       8.16 f
  calvn/U39/CO (fa1a3)                     0.36       8.52 f
  calvn/U38/CO (fa1a3)                     0.36       8.88 f
  calvn/U123/CO (fa1a2)                    0.35       9.23 f
  calvn/U121/Y (clk1b6)                    0.23       9.45 r
  calvn/U124/Y (or2b6)                     0.40       9.86 f
  calvn/U6/Y (ao1d3)                       0.40      10.26 f
  calvn/U127/Y (inv1a3)                    0.34      10.60 r
  calvn/U147/Y (mx2d1)                     0.22      10.82 f
  calvn/Vins_7_reg_0_/D (fdf2a3)           0.00      10.82 f
  data arrival time                                  10.82

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  calvn/Vins_7_reg_0_/CLK (fdf2a3)         0.00      11.00 r
  library setup time                      -0.12      10.88
  data required time                                 10.88
  -----------------------------------------------------------
  data required time                                 10.88
  data arrival time                                 -10.82
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: vin1[0] (input port clocked by clk)
  Endpoint: calvn/Vins_5_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  cal_vn             5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  input external delay                     4.00       6.00 f
  vin1[0] (in)                             0.00       6.00 f
  U9/Y (inv1a3)                            0.29       6.29 r
  U12/Y (clk1b6)                           0.15       6.44 f
  calvn/vin1[0] (cal_vn)                   0.00       6.44 f
  calvn/U120/Y (or2b2)                     0.26       6.70 f
  calvn/U160/CO (fa1a2)                    0.36       7.06 f
  calvn/U155/CO (fa1a2)                    0.37       7.42 f
  calvn/U176/CO (fa1a2)                    0.37       7.79 f
  calvn/U40/CO (fa1a3)                     0.37       8.16 f
  calvn/U39/CO (fa1a3)                     0.36       8.52 f
  calvn/U38/CO (fa1a3)                     0.36       8.88 f
  calvn/U123/CO (fa1a2)                    0.35       9.23 f
  calvn/U121/Y (clk1b6)                    0.23       9.45 r
  calvn/U124/Y (or2b6)                     0.40       9.86 f
  calvn/U6/Y (ao1d3)                       0.40      10.26 f
  calvn/U127/Y (inv1a3)                    0.34      10.60 r
  calvn/U149/Y (mx2d1)                     0.22      10.82 f
  calvn/Vins_5_reg_0_/D (fdf2a3)           0.00      10.82 f
  data arrival time                                  10.82

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  calvn/Vins_5_reg_0_/CLK (fdf2a3)         0.00      11.00 r
  library setup time                      -0.12      10.88
  data required time                                 10.88
  -----------------------------------------------------------
  data required time                                 10.88
  data arrival time                                 -10.82
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: vin1[0] (input port clocked by clk)
  Endpoint: calvn/Vins_3_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  cal_vn             5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  input external delay                     4.00       6.00 f
  vin1[0] (in)                             0.00       6.00 f
  U9/Y (inv1a3)                            0.29       6.29 r
  U12/Y (clk1b6)                           0.15       6.44 f
  calvn/vin1[0] (cal_vn)                   0.00       6.44 f
  calvn/U120/Y (or2b2)                     0.26       6.70 f
  calvn/U160/CO (fa1a2)                    0.36       7.06 f
  calvn/U155/CO (fa1a2)                    0.37       7.42 f
  calvn/U176/CO (fa1a2)                    0.37       7.79 f
  calvn/U40/CO (fa1a3)                     0.37       8.16 f
  calvn/U39/CO (fa1a3)                     0.36       8.52 f
  calvn/U38/CO (fa1a3)                     0.36       8.88 f
  calvn/U123/CO (fa1a2)                    0.35       9.23 f
  calvn/U121/Y (clk1b6)                    0.23       9.45 r
  calvn/U124/Y (or2b6)                     0.40       9.86 f
  calvn/U6/Y (ao1d3)                       0.40      10.26 f
  calvn/U127/Y (inv1a3)                    0.34      10.60 r
  calvn/U148/Y (mx2d1)                     0.22      10.82 f
  calvn/Vins_3_reg_0_/D (fdf2a3)           0.00      10.82 f
  data arrival time                                  10.82

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  calvn/Vins_3_reg_0_/CLK (fdf2a3)         0.00      11.00 r
  library setup time                      -0.12      10.88
  data required time                                 10.88
  -----------------------------------------------------------
  data required time                                 10.88
  data arrival time                                 -10.82
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: vin1[0] (input port clocked by clk)
  Endpoint: calvn/Vins_1_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  cal_vn             5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  input external delay                     4.00       6.00 f
  vin1[0] (in)                             0.00       6.00 f
  U9/Y (inv1a3)                            0.29       6.29 r
  U12/Y (clk1b6)                           0.15       6.44 f
  calvn/vin1[0] (cal_vn)                   0.00       6.44 f
  calvn/U120/Y (or2b2)                     0.26       6.70 f
  calvn/U160/CO (fa1a2)                    0.36       7.06 f
  calvn/U155/CO (fa1a2)                    0.37       7.42 f
  calvn/U176/CO (fa1a2)                    0.37       7.79 f
  calvn/U40/CO (fa1a3)                     0.37       8.16 f
  calvn/U39/CO (fa1a3)                     0.36       8.52 f
  calvn/U38/CO (fa1a3)                     0.36       8.88 f
  calvn/U123/CO (fa1a2)                    0.35       9.23 f
  calvn/U121/Y (clk1b6)                    0.23       9.45 r
  calvn/U124/Y (or2b6)                     0.40       9.86 f
  calvn/U26/Y (ao1d3)                      0.40      10.26 f
  calvn/U186/Y (inv1a3)                    0.32      10.58 r
  calvn/U287/Y (ao4d2)                     0.21      10.79 f
  calvn/Vins_1_reg_2_/D (fdf2a3)           0.00      10.79 f
  data arrival time                                  10.79

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  calvn/Vins_1_reg_2_/CLK (fdf2a3)         0.00      11.00 r
  library setup time                      -0.13      10.87
  data required time                                 10.87
  -----------------------------------------------------------
  data required time                                 10.87
  data arrival time                                 -10.79
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: vin1[0] (input port clocked by clk)
  Endpoint: calvn/Vins_7_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  cal_vn             5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  input external delay                     4.00       6.00 f
  vin1[0] (in)                             0.00       6.00 f
  U9/Y (inv1a3)                            0.29       6.29 r
  U12/Y (clk1b6)                           0.15       6.44 f
  calvn/vin1[0] (cal_vn)                   0.00       6.44 f
  calvn/U120/Y (or2b2)                     0.26       6.70 f
  calvn/U160/CO (fa1a2)                    0.36       7.06 f
  calvn/U155/CO (fa1a2)                    0.37       7.42 f
  calvn/U176/CO (fa1a2)                    0.37       7.79 f
  calvn/U40/CO (fa1a3)                     0.37       8.16 f
  calvn/U39/CO (fa1a3)                     0.36       8.52 f
  calvn/U38/CO (fa1a3)                     0.36       8.88 f
  calvn/U123/CO (fa1a2)                    0.35       9.23 f
  calvn/U121/Y (clk1b6)                    0.23       9.45 r
  calvn/U124/Y (or2b6)                     0.40       9.86 f
  calvn/U26/Y (ao1d3)                      0.40      10.26 f
  calvn/U186/Y (inv1a3)                    0.32      10.58 r
  calvn/U189/Y (ao4f3)                     0.18      10.76 f
  calvn/Vins_7_reg_2_/D (fdf2a3)           0.00      10.76 f
  data arrival time                                  10.76

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  calvn/Vins_7_reg_2_/CLK (fdf2a3)         0.00      11.00 r
  library setup time                      -0.12      10.88
  data required time                                 10.88
  -----------------------------------------------------------
  data required time                                 10.88
  data arrival time                                 -10.76
  -----------------------------------------------------------
  slack (MET)                                         0.12


  Startpoint: vin1[0] (input port clocked by clk)
  Endpoint: calvn/Vins_3_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  cal_vn             5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  input external delay                     4.00       6.00 f
  vin1[0] (in)                             0.00       6.00 f
  U9/Y (inv1a3)                            0.29       6.29 r
  U12/Y (clk1b6)                           0.15       6.44 f
  calvn/vin1[0] (cal_vn)                   0.00       6.44 f
  calvn/U120/Y (or2b2)                     0.26       6.70 f
  calvn/U160/CO (fa1a2)                    0.36       7.06 f
  calvn/U155/CO (fa1a2)                    0.37       7.42 f
  calvn/U176/CO (fa1a2)                    0.37       7.79 f
  calvn/U40/CO (fa1a3)                     0.37       8.16 f
  calvn/U39/CO (fa1a3)                     0.36       8.52 f
  calvn/U38/CO (fa1a3)                     0.36       8.88 f
  calvn/U123/CO (fa1a2)                    0.35       9.23 f
  calvn/U121/Y (clk1b6)                    0.23       9.45 r
  calvn/U124/Y (or2b6)                     0.40       9.86 f
  calvn/U26/Y (ao1d3)                      0.40      10.26 f
  calvn/U186/Y (inv1a3)                    0.32      10.58 r
  calvn/U279/Y (ao4f3)                     0.18      10.76 f
  calvn/Vins_3_reg_2_/D (fdf2a3)           0.00      10.76 f
  data arrival time                                  10.76

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  calvn/Vins_3_reg_2_/CLK (fdf2a3)         0.00      11.00 r
  library setup time                      -0.12      10.88
  data required time                                 10.88
  -----------------------------------------------------------
  data required time                                 10.88
  data arrival time                                 -10.76
  -----------------------------------------------------------
  slack (MET)                                         0.12


  Startpoint: vin1[0] (input port clocked by clk)
  Endpoint: calvn/Vins_7_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  cal_vn             5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  input external delay                     4.00       6.00 f
  vin1[0] (in)                             0.00       6.00 f
  U9/Y (inv1a3)                            0.29       6.29 r
  U12/Y (clk1b6)                           0.15       6.44 f
  calvn/vin1[0] (cal_vn)                   0.00       6.44 f
  calvn/U120/Y (or2b2)                     0.26       6.70 f
  calvn/U160/CO (fa1a2)                    0.36       7.06 f
  calvn/U155/CO (fa1a2)                    0.37       7.42 f
  calvn/U176/CO (fa1a2)                    0.37       7.79 f
  calvn/U40/CO (fa1a3)                     0.37       8.16 f
  calvn/U39/CO (fa1a3)                     0.36       8.52 f
  calvn/U38/CO (fa1a3)                     0.36       8.88 f
  calvn/U123/CO (fa1a2)                    0.35       9.23 f
  calvn/U121/Y (clk1b6)                    0.23       9.45 r
  calvn/U124/Y (or2b6)                     0.40       9.86 f
  calvn/U171/Y (ao1d3)                     0.40      10.26 f
  calvn/U172/Y (inv1a3)                    0.31      10.57 r
  calvn/U175/Y (ao4f3)                     0.18      10.75 f
  calvn/Vins_7_reg_6_/D (fdf2a3)           0.00      10.75 f
  data arrival time                                  10.75

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  calvn/Vins_7_reg_6_/CLK (fdf2a3)         0.00      11.00 r
  library setup time                      -0.12      10.88
  data required time                                 10.88
  -----------------------------------------------------------
  data required time                                 10.88
  data arrival time                                 -10.75
  -----------------------------------------------------------
  slack (MET)                                         0.13


  Startpoint: vin1[0] (input port clocked by clk)
  Endpoint: calvn/Vins_7_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  cal_vn             5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  input external delay                     4.00       6.00 f
  vin1[0] (in)                             0.00       6.00 f
  U9/Y (inv1a3)                            0.29       6.29 r
  U12/Y (clk1b6)                           0.15       6.44 f
  calvn/vin1[0] (cal_vn)                   0.00       6.44 f
  calvn/U120/Y (or2b2)                     0.26       6.70 f
  calvn/U160/CO (fa1a2)                    0.36       7.06 f
  calvn/U155/CO (fa1a2)                    0.37       7.42 f
  calvn/U176/CO (fa1a2)                    0.37       7.79 f
  calvn/U40/CO (fa1a3)                     0.37       8.16 f
  calvn/U39/CO (fa1a3)                     0.36       8.52 f
  calvn/U38/CO (fa1a3)                     0.36       8.88 f
  calvn/U123/CO (fa1a2)                    0.35       9.23 f
  calvn/U121/Y (clk1b6)                    0.23       9.45 r
  calvn/U124/Y (or2b6)                     0.40       9.86 f
  calvn/U166/Y (ao1d3)                     0.40      10.26 f
  calvn/U167/Y (inv1a3)                    0.31      10.57 r
  calvn/U170/Y (ao4f3)                     0.18      10.75 f
  calvn/Vins_7_reg_5_/D (fdf2a3)           0.00      10.75 f
  data arrival time                                  10.75

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  calvn/Vins_7_reg_5_/CLK (fdf2a3)         0.00      11.00 r
  library setup time                      -0.12      10.88
  data required time                                 10.88
  -----------------------------------------------------------
  data required time                                 10.88
  data arrival time                                 -10.75
  -----------------------------------------------------------
  slack (MET)                                         0.13


  Startpoint: vin1[0] (input port clocked by clk)
  Endpoint: calvn/Vins_7_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  cal_vn             5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  input external delay                     4.00       6.00 f
  vin1[0] (in)                             0.00       6.00 f
  U9/Y (inv1a3)                            0.29       6.29 r
  U12/Y (clk1b6)                           0.15       6.44 f
  calvn/vin1[0] (cal_vn)                   0.00       6.44 f
  calvn/U120/Y (or2b2)                     0.26       6.70 f
  calvn/U160/CO (fa1a2)                    0.36       7.06 f
  calvn/U155/CO (fa1a2)                    0.37       7.42 f
  calvn/U176/CO (fa1a2)                    0.37       7.79 f
  calvn/U40/CO (fa1a3)                     0.37       8.16 f
  calvn/U39/CO (fa1a3)                     0.36       8.52 f
  calvn/U38/CO (fa1a3)                     0.36       8.88 f
  calvn/U123/CO (fa1a2)                    0.35       9.23 f
  calvn/U121/Y (clk1b6)                    0.23       9.45 r
  calvn/U124/Y (or2b6)                     0.40       9.86 f
  calvn/U181/Y (ao1d3)                     0.40      10.26 f
  calvn/U182/Y (inv1a3)                    0.31      10.57 r
  calvn/U185/Y (ao4f3)                     0.18      10.75 f
  calvn/Vins_7_reg_4_/D (fdf2a3)           0.00      10.75 f
  data arrival time                                  10.75

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  calvn/Vins_7_reg_4_/CLK (fdf2a3)         0.00      11.00 r
  library setup time                      -0.12      10.88
  data required time                                 10.88
  -----------------------------------------------------------
  data required time                                 10.88
  data arrival time                                 -10.75
  -----------------------------------------------------------
  slack (MET)                                         0.13


  Startpoint: vin1[0] (input port clocked by clk)
  Endpoint: calvn/Vins_7_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  cal_vn             5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  input external delay                     4.00       6.00 f
  vin1[0] (in)                             0.00       6.00 f
  U9/Y (inv1a3)                            0.29       6.29 r
  U12/Y (clk1b6)                           0.15       6.44 f
  calvn/vin1[0] (cal_vn)                   0.00       6.44 f
  calvn/U120/Y (or2b2)                     0.26       6.70 f
  calvn/U160/CO (fa1a2)                    0.36       7.06 f
  calvn/U155/CO (fa1a2)                    0.37       7.42 f
  calvn/U176/CO (fa1a2)                    0.37       7.79 f
  calvn/U40/CO (fa1a3)                     0.37       8.16 f
  calvn/U39/CO (fa1a3)                     0.36       8.52 f
  calvn/U38/CO (fa1a3)                     0.36       8.88 f
  calvn/U123/CO (fa1a2)                    0.35       9.23 f
  calvn/U121/Y (clk1b6)                    0.23       9.45 r
  calvn/U124/Y (or2b6)                     0.40       9.86 f
  calvn/U5/Y (ao1d3)                       0.40      10.26 f
  calvn/U177/Y (inv1a3)                    0.31      10.57 r
  calvn/U180/Y (ao4f3)                     0.18      10.75 f
  calvn/Vins_7_reg_3_/D (fdf2a3)           0.00      10.75 f
  data arrival time                                  10.75

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  calvn/Vins_7_reg_3_/CLK (fdf2a3)         0.00      11.00 r
  library setup time                      -0.12      10.88
  data required time                                 10.88
  -----------------------------------------------------------
  data required time                                 10.88
  data arrival time                                 -10.75
  -----------------------------------------------------------
  slack (MET)                                         0.13


  Startpoint: vin1[0] (input port clocked by clk)
  Endpoint: calvn/Vins_7_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  cal_vn             5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  input external delay                     4.00       6.00 f
  vin1[0] (in)                             0.00       6.00 f
  U9/Y (inv1a3)                            0.29       6.29 r
  U12/Y (clk1b6)                           0.15       6.44 f
  calvn/vin1[0] (cal_vn)                   0.00       6.44 f
  calvn/U120/Y (or2b2)                     0.26       6.70 f
  calvn/U160/CO (fa1a2)                    0.36       7.06 f
  calvn/U155/CO (fa1a2)                    0.37       7.42 f
  calvn/U176/CO (fa1a2)                    0.37       7.79 f
  calvn/U40/CO (fa1a3)                     0.37       8.16 f
  calvn/U39/CO (fa1a3)                     0.36       8.52 f
  calvn/U38/CO (fa1a3)                     0.36       8.88 f
  calvn/U123/CO (fa1a2)                    0.35       9.23 f
  calvn/U121/Y (clk1b6)                    0.23       9.45 r
  calvn/U124/Y (or2b6)                     0.40       9.86 f
  calvn/U161/Y (ao1d3)                     0.40      10.26 f
  calvn/U162/Y (inv1a3)                    0.31      10.57 r
  calvn/U165/Y (ao4f3)                     0.18      10.75 f
  calvn/Vins_7_reg_1_/D (fdf2a3)           0.00      10.75 f
  data arrival time                                  10.75

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  calvn/Vins_7_reg_1_/CLK (fdf2a3)         0.00      11.00 r
  library setup time                      -0.12      10.88
  data required time                                 10.88
  -----------------------------------------------------------
  data required time                                 10.88
  data arrival time                                 -10.75
  -----------------------------------------------------------
  slack (MET)                                         0.13


  Startpoint: vin1[0] (input port clocked by clk)
  Endpoint: calvn/Vins_3_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  cal_vn             5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  input external delay                     4.00       6.00 f
  vin1[0] (in)                             0.00       6.00 f
  U9/Y (inv1a3)                            0.29       6.29 r
  U12/Y (clk1b6)                           0.15       6.44 f
  calvn/vin1[0] (cal_vn)                   0.00       6.44 f
  calvn/U120/Y (or2b2)                     0.26       6.70 f
  calvn/U160/CO (fa1a2)                    0.36       7.06 f
  calvn/U155/CO (fa1a2)                    0.37       7.42 f
  calvn/U176/CO (fa1a2)                    0.37       7.79 f
  calvn/U40/CO (fa1a3)                     0.37       8.16 f
  calvn/U39/CO (fa1a3)                     0.36       8.52 f
  calvn/U38/CO (fa1a3)                     0.36       8.88 f
  calvn/U123/CO (fa1a2)                    0.35       9.23 f
  calvn/U121/Y (clk1b6)                    0.23       9.45 r
  calvn/U124/Y (or2b6)                     0.40       9.86 f
  calvn/U171/Y (ao1d3)                     0.40      10.26 f
  calvn/U172/Y (inv1a3)                    0.31      10.57 r
  calvn/U3/Y (ao4f3)                       0.18      10.75 f
  calvn/Vins_3_reg_6_/D (fdf2a3)           0.00      10.75 f
  data arrival time                                  10.75

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  calvn/Vins_3_reg_6_/CLK (fdf2a3)         0.00      11.00 r
  library setup time                      -0.12      10.88
  data required time                                 10.88
  -----------------------------------------------------------
  data required time                                 10.88
  data arrival time                                 -10.75
  -----------------------------------------------------------
  slack (MET)                                         0.13


  Startpoint: vin1[0] (input port clocked by clk)
  Endpoint: calvn/Vins_3_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  cal_vn             5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  input external delay                     4.00       6.00 f
  vin1[0] (in)                             0.00       6.00 f
  U9/Y (inv1a3)                            0.29       6.29 r
  U12/Y (clk1b6)                           0.15       6.44 f
  calvn/vin1[0] (cal_vn)                   0.00       6.44 f
  calvn/U120/Y (or2b2)                     0.26       6.70 f
  calvn/U160/CO (fa1a2)                    0.36       7.06 f
  calvn/U155/CO (fa1a2)                    0.37       7.42 f
  calvn/U176/CO (fa1a2)                    0.37       7.79 f
  calvn/U40/CO (fa1a3)                     0.37       8.16 f
  calvn/U39/CO (fa1a3)                     0.36       8.52 f
  calvn/U38/CO (fa1a3)                     0.36       8.88 f
  calvn/U123/CO (fa1a2)                    0.35       9.23 f
  calvn/U121/Y (clk1b6)                    0.23       9.45 r
  calvn/U124/Y (or2b6)                     0.40       9.86 f
  calvn/U166/Y (ao1d3)                     0.40      10.26 f
  calvn/U167/Y (inv1a3)                    0.31      10.57 r
  calvn/U4/Y (ao4f3)                       0.18      10.75 f
  calvn/Vins_3_reg_5_/D (fdf2a3)           0.00      10.75 f
  data arrival time                                  10.75

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  calvn/Vins_3_reg_5_/CLK (fdf2a3)         0.00      11.00 r
  library setup time                      -0.12      10.88
  data required time                                 10.88
  -----------------------------------------------------------
  data required time                                 10.88
  data arrival time                                 -10.75
  -----------------------------------------------------------
  slack (MET)                                         0.13


  Startpoint: vin1[0] (input port clocked by clk)
  Endpoint: calvn/Vins_3_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  cal_vn             5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  input external delay                     4.00       6.00 f
  vin1[0] (in)                             0.00       6.00 f
  U9/Y (inv1a3)                            0.29       6.29 r
  U12/Y (clk1b6)                           0.15       6.44 f
  calvn/vin1[0] (cal_vn)                   0.00       6.44 f
  calvn/U120/Y (or2b2)                     0.26       6.70 f
  calvn/U160/CO (fa1a2)                    0.36       7.06 f
  calvn/U155/CO (fa1a2)                    0.37       7.42 f
  calvn/U176/CO (fa1a2)                    0.37       7.79 f
  calvn/U40/CO (fa1a3)                     0.37       8.16 f
  calvn/U39/CO (fa1a3)                     0.36       8.52 f
  calvn/U38/CO (fa1a3)                     0.36       8.88 f
  calvn/U123/CO (fa1a2)                    0.35       9.23 f
  calvn/U121/Y (clk1b6)                    0.23       9.45 r
  calvn/U124/Y (or2b6)                     0.40       9.86 f
  calvn/U181/Y (ao1d3)                     0.40      10.26 f
  calvn/U182/Y (inv1a3)                    0.31      10.57 r
  calvn/U278/Y (ao4f3)                     0.18      10.75 f
  calvn/Vins_3_reg_4_/D (fdf2a3)           0.00      10.75 f
  data arrival time                                  10.75

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  calvn/Vins_3_reg_4_/CLK (fdf2a3)         0.00      11.00 r
  library setup time                      -0.12      10.88
  data required time                                 10.88
  -----------------------------------------------------------
  data required time                                 10.88
  data arrival time                                 -10.75
  -----------------------------------------------------------
  slack (MET)                                         0.13


  Startpoint: vin1[0] (input port clocked by clk)
  Endpoint: calvn/Vins_3_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  cal_vn             5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  input external delay                     4.00       6.00 f
  vin1[0] (in)                             0.00       6.00 f
  U9/Y (inv1a3)                            0.29       6.29 r
  U12/Y (clk1b6)                           0.15       6.44 f
  calvn/vin1[0] (cal_vn)                   0.00       6.44 f
  calvn/U120/Y (or2b2)                     0.26       6.70 f
  calvn/U160/CO (fa1a2)                    0.36       7.06 f
  calvn/U155/CO (fa1a2)                    0.37       7.42 f
  calvn/U176/CO (fa1a2)                    0.37       7.79 f
  calvn/U40/CO (fa1a3)                     0.37       8.16 f
  calvn/U39/CO (fa1a3)                     0.36       8.52 f
  calvn/U38/CO (fa1a3)                     0.36       8.88 f
  calvn/U123/CO (fa1a2)                    0.35       9.23 f
  calvn/U121/Y (clk1b6)                    0.23       9.45 r
  calvn/U124/Y (or2b6)                     0.40       9.86 f
  calvn/U5/Y (ao1d3)                       0.40      10.26 f
  calvn/U177/Y (inv1a3)                    0.31      10.57 r
  calvn/U277/Y (ao4f3)                     0.18      10.75 f
  calvn/Vins_3_reg_3_/D (fdf2a3)           0.00      10.75 f
  data arrival time                                  10.75

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  calvn/Vins_3_reg_3_/CLK (fdf2a3)         0.00      11.00 r
  library setup time                      -0.12      10.88
  data required time                                 10.88
  -----------------------------------------------------------
  data required time                                 10.88
  data arrival time                                 -10.75
  -----------------------------------------------------------
  slack (MET)                                         0.13


  Startpoint: vin1[0] (input port clocked by clk)
  Endpoint: calvn/Vins_3_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  cal_vn             5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  input external delay                     4.00       6.00 f
  vin1[0] (in)                             0.00       6.00 f
  U9/Y (inv1a3)                            0.29       6.29 r
  U12/Y (clk1b6)                           0.15       6.44 f
  calvn/vin1[0] (cal_vn)                   0.00       6.44 f
  calvn/U120/Y (or2b2)                     0.26       6.70 f
  calvn/U160/CO (fa1a2)                    0.36       7.06 f
  calvn/U155/CO (fa1a2)                    0.37       7.42 f
  calvn/U176/CO (fa1a2)                    0.37       7.79 f
  calvn/U40/CO (fa1a3)                     0.37       8.16 f
  calvn/U39/CO (fa1a3)                     0.36       8.52 f
  calvn/U38/CO (fa1a3)                     0.36       8.88 f
  calvn/U123/CO (fa1a2)                    0.35       9.23 f
  calvn/U121/Y (clk1b6)                    0.23       9.45 r
  calvn/U124/Y (or2b6)                     0.40       9.86 f
  calvn/U161/Y (ao1d3)                     0.40      10.26 f
  calvn/U162/Y (inv1a3)                    0.31      10.57 r
  calvn/U276/Y (ao4f3)                     0.18      10.75 f
  calvn/Vins_3_reg_1_/D (fdf2a3)           0.00      10.75 f
  data arrival time                                  10.75

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  calvn/Vins_3_reg_1_/CLK (fdf2a3)         0.00      11.00 r
  library setup time                      -0.12      10.88
  data required time                                 10.88
  -----------------------------------------------------------
  data required time                                 10.88
  data arrival time                                 -10.75
  -----------------------------------------------------------
  slack (MET)                                         0.13


  Startpoint: dot/mac_cnt_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/booth_sin/PsumReg_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn_2            5KGATES               ssc_core_slow
  signMul_1          5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/mac_cnt_reg_1_/CLK (fdf2a3)                         0.00       2.00 r
  dot/mac_cnt_reg_1_/Q (fdf2a3)                           0.83       2.83 f
  dot/U70/Y (or2c3)                                       0.24       3.07 r
  dot/U71/Y (and2c3)                                      0.12       3.20 f
  dot/U72/Y (buf1a9)                                      0.32       3.52 f
  dot/U106/Y (oa4f3)                                      0.23       3.75 r
  dot/U109/Y (and3a3)                                     0.22       3.97 r
  dot/U112/Y (or3d3)                                      0.19       4.15 f
  dot/U15/Y (and2c3)                                      0.19       4.34 r
  dot/U113/Y (inv1a3)                                     0.10       4.44 f
  dot/U140/CO (fa1a2)                                     0.40       4.84 f
  dot/U114/Y (ao1d3)                                      0.14       4.98 r
  dot/U28/Y (or2c3)                                       0.14       5.12 f
  dot/U115/Y (ao1d3)                                      0.13       5.25 r
  dot/U16/Y (or2c3)                                       0.17       5.42 f
  dot/U25/Y (ao1e3)                                       0.20       5.62 r
  dot/U139/CO (fa1b3)                                     0.53       6.15 f
  dot/U142/CO (fa2a3)                                     0.40       6.55 r
  dot/U138/Y (xor2b2)                                     0.29       6.84 r
  dot/booth_sin/io_dinA[7] (signMul_1)                    0.00       6.84 r
  dot/booth_sin/U21/Y (buf1a9)                            0.40       7.24 r
  dot/booth_sin/U20/Y (xor2a3)                            0.24       7.48 r
  dot/booth_sin/U55/Y (or2c6)                             0.26       7.73 f
  dot/booth_sin/U62/Y (ao4f3)                             0.28       8.02 r
  dot/booth_sin/U74/CO (ha1a3)                            0.28       8.30 r
  dot/booth_sin/U64/S (fa1a2)                             0.43       8.73 f
  dot/booth_sin/U73/S (fa1a2)                             0.53       9.25 r
  dot/booth_sin/U81/Y (or2c3)                             0.18       9.43 f
  dot/booth_sin/U12/Y (ao1f2)                             0.39       9.82 r
  dot/booth_sin/U102/Y (oa1f3)                            0.17      10.00 f
  dot/booth_sin/U15/Y (or2c3)                             0.19      10.18 r
  dot/booth_sin/U160/Y (oa1f6)                            0.16      10.34 f
  dot/booth_sin/U168/Y (ao1c6)                            0.23      10.57 r
  dot/booth_sin/U14/Y (oa1f3)                             0.15      10.73 f
  dot/booth_sin/PsumReg_reg_15_/D (fdf2a6)                0.00      10.73 f
  data arrival time                                                 10.73

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  dot/booth_sin/PsumReg_reg_15_/CLK (fdf2a6)              0.00      11.00 r
  library setup time                                     -0.11      10.89
  data required time                                                10.89
  --------------------------------------------------------------------------
  data required time                                                10.89
  data arrival time                                                -10.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.16


  Startpoint: cordic/cal_cnt_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/xn_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cordic_int         5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  cordic/cal_cnt_reg_1_/CLK (fdf2a6)       0.00       2.00 r
  cordic/cal_cnt_reg_1_/Q (fdf2a6)         0.87       2.87 r
  cordic/U243/Y (and2a3)                   0.32       3.20 r
  cordic/U12/Y (clk1b6)                    0.31       3.50 f
  cordic/U337/Y (and2c1)                   0.57       4.07 r
  cordic/U339/Y (oa2i2)                    0.26       4.32 f
  cordic/U369/Y (oa1f3)                    0.20       4.52 r
  cordic/U371/Y (ao1f2)                    0.15       4.67 f
  cordic/U372/Y (xor2a2)                   0.30       4.97 f
  cordic/U580/CO (fa1a2)                   0.38       5.35 f
  cordic/U373/Y (ao1d2)                    0.15       5.50 r
  cordic/U375/Y (or2c3)                    0.18       5.68 f
  cordic/U111/Y (ao1f2)                    0.15       5.83 r
  cordic/U376/Y (or2c3)                    0.15       5.98 f
  cordic/U605/CO (fa1a2)                   0.37       6.34 f
  cordic/U612/CO (fa1a2)                   0.39       6.73 f
  cordic/U107/Y (ao1e3)                    0.12       6.85 r
  cordic/U105/Y (or2c3)                    0.15       7.00 f
  cordic/U104/CO (fa1a3)                   0.38       7.38 f
  cordic/U102/Y (ao1d2)                    0.14       7.51 r
  cordic/U100/Y (or2c3)                    0.15       7.66 f
  cordic/U377/Y (ao1d3)                    0.13       7.79 r
  cordic/U98/Y (or2c3)                     0.13       7.92 f
  cordic/U97/CO (fa1a3)                    0.38       8.30 f
  cordic/U378/Y (ao1d3)                    0.14       8.44 r
  cordic/U379/Y (or2c6)                    0.10       8.53 f
  cordic/U380/Y (ao1d3)                    0.14       8.67 r
  cordic/U381/Y (or2c6)                    0.09       8.76 f
  cordic/U685/CO (fa1a3)                   0.37       9.13 f
  cordic/U92/Y (ao1d3)                     0.14       9.27 r
  cordic/U382/Y (or2c6)                    0.09       9.37 f
  cordic/U699/CO (fa1a3)                   0.39       9.76 f
  cordic/U383/Y (ao1d6)                    0.11       9.87 r
  cordic/U384/Y (or2c6)                    0.08       9.95 f
  cordic/U706/CO (fa1a2)                   0.36      10.31 f
  cordic/U708/S (fa1a2)                    0.48      10.79 r
  cordic/xn_reg_17_/D (fdf2a3)             0.00      10.79 r
  data arrival time                                  10.79

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  cordic/xn_reg_17_/CLK (fdf2a3)           0.00      11.00 r
  library setup time                      -0.05      10.95
  data required time                                 10.95
  -----------------------------------------------------------
  data required time                                 10.95
  data arrival time                                 -10.79
  -----------------------------------------------------------
  slack (MET)                                         0.16


  Startpoint: dot/mac_cnt_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/booth_cos/PsumReg_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn_2            5KGATES               ssc_core_slow
  signMul_0          5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/mac_cnt_reg_1_/CLK (fdf2a3)                         0.00       2.00 r
  dot/mac_cnt_reg_1_/Q (fdf2a3)                           0.83       2.83 f
  dot/U70/Y (or2c3)                                       0.24       3.07 r
  dot/U71/Y (and2c3)                                      0.12       3.20 f
  dot/U72/Y (buf1a9)                                      0.32       3.52 f
  dot/U106/Y (oa4f3)                                      0.23       3.75 r
  dot/U109/Y (and3a3)                                     0.22       3.97 r
  dot/U112/Y (or3d3)                                      0.19       4.15 f
  dot/U15/Y (and2c3)                                      0.19       4.34 r
  dot/U113/Y (inv1a3)                                     0.10       4.44 f
  dot/U140/CO (fa1a2)                                     0.40       4.84 f
  dot/U114/Y (ao1d3)                                      0.14       4.98 r
  dot/U28/Y (or2c3)                                       0.14       5.12 f
  dot/U115/Y (ao1d3)                                      0.13       5.25 r
  dot/U16/Y (or2c3)                                       0.17       5.42 f
  dot/U25/Y (ao1e3)                                       0.20       5.62 r
  dot/U139/CO (fa1b3)                                     0.53       6.15 f
  dot/U142/CO (fa2a3)                                     0.40       6.55 r
  dot/U138/Y (xor2b2)                                     0.29       6.84 r
  dot/booth_cos/io_dinA[7] (signMul_0)                    0.00       6.84 r
  dot/booth_cos/U26/Y (buf1a15)                           0.28       7.12 r
  dot/booth_cos/U27/Y (xor2a2)                            0.26       7.38 r
  dot/booth_cos/U18/Y (or2c6)                             0.27       7.65 f
  dot/booth_cos/U67/Y (ao4f3)                             0.28       7.93 r
  dot/booth_cos/U79/CO (ha1a3)                            0.28       8.21 r
  dot/booth_cos/U69/S (fa1a2)                             0.43       8.64 f
  dot/booth_cos/U78/S (fa1a2)                             0.53       9.17 r
  dot/booth_cos/U109/Y (and2c3)                           0.12       9.29 f
  dot/booth_cos/U110/Y (and2c3)                           0.22       9.51 r
  dot/booth_cos/U111/Y (or2c1)                            0.18       9.68 f
  dot/booth_cos/U161/Y (or2b2)                            0.25       9.93 f
  dot/booth_cos/U14/Y (or2c3)                             0.17      10.10 r
  dot/booth_cos/U167/Y (oa1f6)                            0.15      10.25 f
  dot/booth_cos/U172/Y (ao1f3)                            0.30      10.54 r
  dot/booth_cos/U211/Y (oa1f3)                            0.17      10.71 f
  dot/booth_cos/PsumReg_reg_15_/D (fdf2a6)                0.00      10.71 f
  data arrival time                                                 10.71

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  dot/booth_cos/PsumReg_reg_15_/CLK (fdf2a6)              0.00      11.00 r
  library setup time                                     -0.11      10.89
  data required time                                                10.89
  --------------------------------------------------------------------------
  data required time                                                10.89
  data arrival time                                                -10.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.17


  Startpoint: rg_sin_table_7[0]
              (input port clocked by clk)
  Endpoint: dot/booth_sin/PsumReg_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow
  signMul_1          5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 f
  rg_sin_table_7[0] (in)                                  0.00       6.00 f
  dot/rg_sin_table_7[0] (dotVn_2)                         0.00       6.00 f
  dot/U248/Y (oa4f3)                                      0.39       6.39 r
  dot/U249/Y (and2a3)                                     0.22       6.61 r
  dot/U252/Y (or3d6)                                      0.36       6.97 f
  dot/booth_sin/io_dinB[0] (signMul_1)                    0.00       6.97 f
  dot/booth_sin/U134/Y (or2b2)                            0.33       7.29 f
  dot/booth_sin/U135/Y (or2c1)                            0.32       7.61 r
  dot/booth_sin/U11/Y (or2c1)                             0.37       7.98 f
  dot/booth_sin/U136/Y (inv1a3)                           0.28       8.26 r
  dot/booth_sin/U139/Y (oa1f3)                            0.17       8.43 f
  dot/booth_sin/U141/Y (ao1f2)                            0.47       8.91 r
  dot/booth_sin/U147/Y (oa1f3)                            0.26       9.17 f
  dot/booth_sin/U151/Y (ao1f2)                            0.37       9.54 r
  dot/booth_sin/U7/Y (ao1a3)                              0.36       9.89 r
  dot/booth_sin/U16/Y (or2c3)                             0.11      10.00 f
  dot/booth_sin/U15/Y (or2c3)                             0.17      10.17 r
  dot/booth_sin/U160/Y (oa1f6)                            0.16      10.33 f
  dot/booth_sin/U168/Y (ao1c6)                            0.23      10.56 r
  dot/booth_sin/U14/Y (oa1f3)                             0.15      10.72 f
  dot/booth_sin/PsumReg_reg_15_/D (fdf2a6)                0.00      10.72 f
  data arrival time                                                 10.72

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  dot/booth_sin/PsumReg_reg_15_/CLK (fdf2a6)              0.00      11.00 r
  library setup time                                     -0.11      10.89
  data required time                                                10.89
  --------------------------------------------------------------------------
  data required time                                                10.89
  data arrival time                                                -10.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.17


  Startpoint: rg_cos_table_7[0]
              (input port clocked by clk)
  Endpoint: dot/booth_cos/PsumReg_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow
  signMul_0          5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 f
  rg_cos_table_7[0] (in)                                  0.00       6.00 f
  dot/rg_cos_table_7[0] (dotVn_2)                         0.00       6.00 f
  dot/U293/Y (oa4f3)                                      0.39       6.39 r
  dot/U294/Y (and2a3)                                     0.22       6.61 r
  dot/U297/Y (or3d6)                                      0.36       6.97 f
  dot/booth_cos/io_dinB[0] (signMul_0)                    0.00       6.97 f
  dot/booth_cos/U141/Y (or2b2)                            0.33       7.29 f
  dot/booth_cos/U142/Y (or2c1)                            0.32       7.61 r
  dot/booth_cos/U12/Y (or2c1)                             0.37       7.98 f
  dot/booth_cos/U143/Y (inv1a3)                           0.28       8.26 r
  dot/booth_cos/U146/Y (oa1f3)                            0.17       8.43 f
  dot/booth_cos/U148/Y (ao1f2)                            0.47       8.91 r
  dot/booth_cos/U154/Y (oa1f3)                            0.26       9.17 f
  dot/booth_cos/U158/Y (ao1f2)                            0.37       9.54 r
  dot/booth_cos/U15/Y (ao1a6)                             0.30       9.84 r
  dot/booth_cos/U161/Y (or2b2)                            0.09       9.93 f
  dot/booth_cos/U14/Y (or2c3)                             0.17      10.10 r
  dot/booth_cos/U167/Y (oa1f6)                            0.15      10.24 f
  dot/booth_cos/U172/Y (ao1f3)                            0.30      10.54 r
  dot/booth_cos/U211/Y (oa1f3)                            0.17      10.71 f
  dot/booth_cos/PsumReg_reg_15_/D (fdf2a6)                0.00      10.71 f
  data arrival time                                                 10.71

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  dot/booth_cos/PsumReg_reg_15_/CLK (fdf2a6)              0.00      11.00 r
  library setup time                                     -0.11      10.89
  data required time                                                10.89
  --------------------------------------------------------------------------
  data required time                                                10.89
  data arrival time                                                -10.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.18


  Startpoint: rg_sin_table_7[0]
              (input port clocked by clk)
  Endpoint: dot/booth_sin/PsumReg_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow
  signMul_1          5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 f
  rg_sin_table_7[0] (in)                                  0.00       6.00 f
  dot/rg_sin_table_7[0] (dotVn_2)                         0.00       6.00 f
  dot/U248/Y (oa4f3)                                      0.39       6.39 r
  dot/U249/Y (and2a3)                                     0.22       6.61 r
  dot/U252/Y (or3d6)                                      0.36       6.97 f
  dot/booth_sin/io_dinB[0] (signMul_1)                    0.00       6.97 f
  dot/booth_sin/U134/Y (or2b2)                            0.33       7.29 f
  dot/booth_sin/U135/Y (or2c1)                            0.32       7.61 r
  dot/booth_sin/U11/Y (or2c1)                             0.37       7.98 f
  dot/booth_sin/U136/Y (inv1a3)                           0.28       8.26 r
  dot/booth_sin/U139/Y (oa1f3)                            0.17       8.43 f
  dot/booth_sin/U141/Y (ao1f2)                            0.47       8.91 r
  dot/booth_sin/U147/Y (oa1f3)                            0.26       9.17 f
  dot/booth_sin/U151/Y (ao1f2)                            0.37       9.54 r
  dot/booth_sin/U7/Y (ao1a3)                              0.36       9.89 r
  dot/booth_sin/U175/Y (oa1f3)                            0.23      10.12 f
  dot/booth_sin/U176/Y (ao1f2)                            0.27      10.39 r
  dot/booth_sin/U177/Y (xor2b2)                           0.29      10.68 f
  dot/booth_sin/PsumReg_reg_11_/D (fdf2a3)                0.00      10.68 f
  data arrival time                                                 10.68

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  dot/booth_sin/PsumReg_reg_11_/CLK (fdf2a3)              0.00      11.00 r
  library setup time                                     -0.13      10.87
  data required time                                                10.87
  --------------------------------------------------------------------------
  data required time                                                10.87
  data arrival time                                                -10.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: dot/psum1_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/yn_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn_2            5KGATES               ssc_core_slow
  cal_phase          5KGATES               ssc_core_slow
  cordic_int         5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  dot/psum1_reg_18_/CLK (fdf2a3)           0.00       2.00 r
  dot/psum1_reg_18_/Q (fdf2a3)             0.81       2.81 f
  dot/psum_out1[15] (dotVn_2)              0.00       2.81 f
  cordic/x[15] (cordic_int)                0.00       2.81 f
  cordic/U388/Y (inv1a1)                   0.25       3.07 r
  cordic/U389/Y (and2c3)                   0.14       3.21 f
  cordic/U391/Y (or2c3)                    0.14       3.34 r
  cordic/U392/Y (buf1a9)                   0.39       3.73 r
  cordic/U517/Y (clk1b6)                   0.33       4.06 f
  cordic/U522/Y (or2c1)                    0.34       4.39 r
  cordic/U526/Y (or2c3)                    0.16       4.56 f
  cordic/U527/Y (xor2a2)                   0.28       4.84 f
  cordic/U576/CO (fa1a2)                   0.36       5.20 f
  cordic/U585/CO (fa1a2)                   0.36       5.57 f
  cordic/U592/CO (fa1a2)                   0.36       5.93 f
  cordic/U601/CO (fa1a2)                   0.38       6.31 f
  cordic/U110/Y (ao1d2)                    0.15       6.46 r
  cordic/U7/Y (or2c3)                      0.15       6.61 f
  cordic/U528/Y (ao1d3)                    0.13       6.73 r
  cordic/U25/Y (or2c3)                     0.13       6.86 f
  cordic/U622/CO (fa1a3)                   0.38       7.24 f
  cordic/U6/Y (ao1d3)                      0.14       7.38 r
  cordic/U529/Y (or2c6)                    0.09       7.47 f
  cordic/U635/CO (fa1a3)                   0.39       7.86 f
  cordic/U530/Y (ao1d6)                    0.11       7.98 r
  cordic/U531/Y (or2c6)                    0.08       8.06 f
  cordic/U648/CO (fa1a3)                   0.39       8.45 f
  cordic/U532/Y (ao1d6)                    0.11       8.57 r
  cordic/U533/Y (or2c6)                    0.08       8.65 f
  cordic/U681/CO (fa1a3)                   0.39       9.04 f
  cordic/U534/Y (ao1d6)                    0.11       9.15 r
  cordic/U535/Y (or2c6)                    0.08       9.24 f
  cordic/U695/CO (fa1a3)                   0.37       9.61 f
  cordic/U536/Y (ao1d3)                    0.14       9.75 r
  cordic/U537/Y (or2c6)                    0.13       9.88 f
  cordic/U538/Y (ao1f6)                    0.11       9.99 r
  cordic/U539/Y (or2c6)                    0.10      10.09 f
  cordic/U709/S (fa1a2)                    0.43      10.53 r
  cordic/U87/Y (or2b2)                     0.20      10.72 r
  cordic/yn_reg_17_/D (fdf2a3)             0.00      10.72 r
  data arrival time                                  10.72

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  cordic/yn_reg_17_/CLK (fdf2a3)           0.00      11.00 r
  library setup time                      -0.06      10.94
  data required time                                 10.94
  -----------------------------------------------------------
  data required time                                 10.94
  data arrival time                                 -10.72
  -----------------------------------------------------------
  slack (MET)                                         0.22


  Startpoint: dot/mac_cnt_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/booth_sin/PsumReg_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn_2            5KGATES               ssc_core_slow
  signMul_1          5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/mac_cnt_reg_1_/CLK (fdf2a3)                         0.00       2.00 r
  dot/mac_cnt_reg_1_/Q (fdf2a3)                           0.83       2.83 f
  dot/U70/Y (or2c3)                                       0.24       3.07 r
  dot/U71/Y (and2c3)                                      0.12       3.20 f
  dot/U72/Y (buf1a9)                                      0.32       3.52 f
  dot/U106/Y (oa4f3)                                      0.23       3.75 r
  dot/U109/Y (and3a3)                                     0.22       3.97 r
  dot/U112/Y (or3d3)                                      0.19       4.15 f
  dot/U15/Y (and2c3)                                      0.19       4.34 r
  dot/U113/Y (inv1a3)                                     0.10       4.44 f
  dot/U140/CO (fa1a2)                                     0.40       4.84 f
  dot/U114/Y (ao1d3)                                      0.14       4.98 r
  dot/U28/Y (or2c3)                                       0.14       5.12 f
  dot/U115/Y (ao1d3)                                      0.13       5.25 r
  dot/U16/Y (or2c3)                                       0.17       5.42 f
  dot/U25/Y (ao1e3)                                       0.20       5.62 r
  dot/U139/CO (fa1b3)                                     0.53       6.15 f
  dot/U142/CO (fa2a3)                                     0.40       6.55 r
  dot/U138/Y (xor2b2)                                     0.29       6.84 r
  dot/booth_sin/io_dinA[7] (signMul_1)                    0.00       6.84 r
  dot/booth_sin/U21/Y (buf1a9)                            0.40       7.24 r
  dot/booth_sin/U20/Y (xor2a3)                            0.24       7.48 r
  dot/booth_sin/U55/Y (or2c6)                             0.26       7.73 f
  dot/booth_sin/U62/Y (ao4f3)                             0.28       8.02 r
  dot/booth_sin/U74/CO (ha1a3)                            0.28       8.30 r
  dot/booth_sin/U64/S (fa1a2)                             0.43       8.73 f
  dot/booth_sin/U73/CO (fa1a2)                            0.37       9.09 f
  dot/booth_sin/U8/Y (or2c1)                              0.38       9.47 r
  dot/booth_sin/U12/Y (ao1f2)                             0.30       9.77 f
  dot/booth_sin/U102/Y (oa1f3)                            0.21       9.98 r
  dot/booth_sin/U15/Y (or2c3)                             0.19      10.17 f
  dot/booth_sin/U160/Y (oa1f6)                            0.25      10.41 r
  dot/booth_sin/U207/Y (xor2a2)                           0.22      10.63 f
  dot/booth_sin/PsumReg_reg_13_/D (fdf2a3)                0.00      10.63 f
  data arrival time                                                 10.63

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  dot/booth_sin/PsumReg_reg_13_/CLK (fdf2a3)              0.00      11.00 r
  library setup time                                     -0.11      10.89
  data required time                                                10.89
  --------------------------------------------------------------------------
  data required time                                                10.89
  data arrival time                                                -10.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.26


1
