package com.cburch.logisim.verilog.comp.wordlvl;

import com.cburch.logisim.verilog.comp.AbstractGateLvlCell;

public class BinaryOpFactory extends AbstractGateLvlCell {
}
