
USART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00014140  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0002b2b0  080142d0  080142d0  000152d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0803f580  0803f580  00041274  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0803f580  0803f580  00040580  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0803f588  0803f588  00041274  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0803f588  0803f588  00040588  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0803f58c  0803f58c  0004058c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000274  20000000  0803f590  00041000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00008b40  20000278  0803f804  00041278  2**3
                  ALLOC
 10 ._user_heap_stack 00001400  20008db8  0803f804  00041db8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00041274  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001e05c  00000000  00000000  000412a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000046e9  00000000  00000000  0005f300  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018b0  00000000  00000000  000639f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001343  00000000  00000000  000652a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029c6d  00000000  00000000  000665e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00026bb9  00000000  00000000  00090250  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000de1f7  00000000  00000000  000b6e09  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00195000  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000080a8  00000000  00000000  00195044  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000040  00000000  00000000  0019d0ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000278 	.word	0x20000278
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080142b8 	.word	0x080142b8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000027c 	.word	0x2000027c
 80001cc:	080142b8 	.word	0x080142b8

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b9be 	b.w	800103c <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	@ (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d48:	9d08      	ldr	r5, [sp, #32]
 8000d4a:	468e      	mov	lr, r1
 8000d4c:	4604      	mov	r4, r0
 8000d4e:	4688      	mov	r8, r1
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d14a      	bne.n	8000dea <__udivmoddi4+0xa6>
 8000d54:	428a      	cmp	r2, r1
 8000d56:	4617      	mov	r7, r2
 8000d58:	d962      	bls.n	8000e20 <__udivmoddi4+0xdc>
 8000d5a:	fab2 f682 	clz	r6, r2
 8000d5e:	b14e      	cbz	r6, 8000d74 <__udivmoddi4+0x30>
 8000d60:	f1c6 0320 	rsb	r3, r6, #32
 8000d64:	fa01 f806 	lsl.w	r8, r1, r6
 8000d68:	fa20 f303 	lsr.w	r3, r0, r3
 8000d6c:	40b7      	lsls	r7, r6
 8000d6e:	ea43 0808 	orr.w	r8, r3, r8
 8000d72:	40b4      	lsls	r4, r6
 8000d74:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d78:	fa1f fc87 	uxth.w	ip, r7
 8000d7c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d80:	0c23      	lsrs	r3, r4, #16
 8000d82:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d86:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d8a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	d909      	bls.n	8000da6 <__udivmoddi4+0x62>
 8000d92:	18fb      	adds	r3, r7, r3
 8000d94:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d98:	f080 80ea 	bcs.w	8000f70 <__udivmoddi4+0x22c>
 8000d9c:	429a      	cmp	r2, r3
 8000d9e:	f240 80e7 	bls.w	8000f70 <__udivmoddi4+0x22c>
 8000da2:	3902      	subs	r1, #2
 8000da4:	443b      	add	r3, r7
 8000da6:	1a9a      	subs	r2, r3, r2
 8000da8:	b2a3      	uxth	r3, r4
 8000daa:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dae:	fb0e 2210 	mls	r2, lr, r0, r2
 8000db2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000db6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dba:	459c      	cmp	ip, r3
 8000dbc:	d909      	bls.n	8000dd2 <__udivmoddi4+0x8e>
 8000dbe:	18fb      	adds	r3, r7, r3
 8000dc0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dc4:	f080 80d6 	bcs.w	8000f74 <__udivmoddi4+0x230>
 8000dc8:	459c      	cmp	ip, r3
 8000dca:	f240 80d3 	bls.w	8000f74 <__udivmoddi4+0x230>
 8000dce:	443b      	add	r3, r7
 8000dd0:	3802      	subs	r0, #2
 8000dd2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dd6:	eba3 030c 	sub.w	r3, r3, ip
 8000dda:	2100      	movs	r1, #0
 8000ddc:	b11d      	cbz	r5, 8000de6 <__udivmoddi4+0xa2>
 8000dde:	40f3      	lsrs	r3, r6
 8000de0:	2200      	movs	r2, #0
 8000de2:	e9c5 3200 	strd	r3, r2, [r5]
 8000de6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dea:	428b      	cmp	r3, r1
 8000dec:	d905      	bls.n	8000dfa <__udivmoddi4+0xb6>
 8000dee:	b10d      	cbz	r5, 8000df4 <__udivmoddi4+0xb0>
 8000df0:	e9c5 0100 	strd	r0, r1, [r5]
 8000df4:	2100      	movs	r1, #0
 8000df6:	4608      	mov	r0, r1
 8000df8:	e7f5      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000dfa:	fab3 f183 	clz	r1, r3
 8000dfe:	2900      	cmp	r1, #0
 8000e00:	d146      	bne.n	8000e90 <__udivmoddi4+0x14c>
 8000e02:	4573      	cmp	r3, lr
 8000e04:	d302      	bcc.n	8000e0c <__udivmoddi4+0xc8>
 8000e06:	4282      	cmp	r2, r0
 8000e08:	f200 8105 	bhi.w	8001016 <__udivmoddi4+0x2d2>
 8000e0c:	1a84      	subs	r4, r0, r2
 8000e0e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e12:	2001      	movs	r0, #1
 8000e14:	4690      	mov	r8, r2
 8000e16:	2d00      	cmp	r5, #0
 8000e18:	d0e5      	beq.n	8000de6 <__udivmoddi4+0xa2>
 8000e1a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e1e:	e7e2      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000e20:	2a00      	cmp	r2, #0
 8000e22:	f000 8090 	beq.w	8000f46 <__udivmoddi4+0x202>
 8000e26:	fab2 f682 	clz	r6, r2
 8000e2a:	2e00      	cmp	r6, #0
 8000e2c:	f040 80a4 	bne.w	8000f78 <__udivmoddi4+0x234>
 8000e30:	1a8a      	subs	r2, r1, r2
 8000e32:	0c03      	lsrs	r3, r0, #16
 8000e34:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e38:	b280      	uxth	r0, r0
 8000e3a:	b2bc      	uxth	r4, r7
 8000e3c:	2101      	movs	r1, #1
 8000e3e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e42:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e4a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e4e:	429a      	cmp	r2, r3
 8000e50:	d907      	bls.n	8000e62 <__udivmoddi4+0x11e>
 8000e52:	18fb      	adds	r3, r7, r3
 8000e54:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e58:	d202      	bcs.n	8000e60 <__udivmoddi4+0x11c>
 8000e5a:	429a      	cmp	r2, r3
 8000e5c:	f200 80e0 	bhi.w	8001020 <__udivmoddi4+0x2dc>
 8000e60:	46c4      	mov	ip, r8
 8000e62:	1a9b      	subs	r3, r3, r2
 8000e64:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e68:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e6c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e70:	fb02 f404 	mul.w	r4, r2, r4
 8000e74:	429c      	cmp	r4, r3
 8000e76:	d907      	bls.n	8000e88 <__udivmoddi4+0x144>
 8000e78:	18fb      	adds	r3, r7, r3
 8000e7a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e7e:	d202      	bcs.n	8000e86 <__udivmoddi4+0x142>
 8000e80:	429c      	cmp	r4, r3
 8000e82:	f200 80ca 	bhi.w	800101a <__udivmoddi4+0x2d6>
 8000e86:	4602      	mov	r2, r0
 8000e88:	1b1b      	subs	r3, r3, r4
 8000e8a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e8e:	e7a5      	b.n	8000ddc <__udivmoddi4+0x98>
 8000e90:	f1c1 0620 	rsb	r6, r1, #32
 8000e94:	408b      	lsls	r3, r1
 8000e96:	fa22 f706 	lsr.w	r7, r2, r6
 8000e9a:	431f      	orrs	r7, r3
 8000e9c:	fa0e f401 	lsl.w	r4, lr, r1
 8000ea0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ea4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ea8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000eac:	4323      	orrs	r3, r4
 8000eae:	fa00 f801 	lsl.w	r8, r0, r1
 8000eb2:	fa1f fc87 	uxth.w	ip, r7
 8000eb6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eba:	0c1c      	lsrs	r4, r3, #16
 8000ebc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ec0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ec4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ec8:	45a6      	cmp	lr, r4
 8000eca:	fa02 f201 	lsl.w	r2, r2, r1
 8000ece:	d909      	bls.n	8000ee4 <__udivmoddi4+0x1a0>
 8000ed0:	193c      	adds	r4, r7, r4
 8000ed2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ed6:	f080 809c 	bcs.w	8001012 <__udivmoddi4+0x2ce>
 8000eda:	45a6      	cmp	lr, r4
 8000edc:	f240 8099 	bls.w	8001012 <__udivmoddi4+0x2ce>
 8000ee0:	3802      	subs	r0, #2
 8000ee2:	443c      	add	r4, r7
 8000ee4:	eba4 040e 	sub.w	r4, r4, lr
 8000ee8:	fa1f fe83 	uxth.w	lr, r3
 8000eec:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ef0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ef4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ef8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000efc:	45a4      	cmp	ip, r4
 8000efe:	d908      	bls.n	8000f12 <__udivmoddi4+0x1ce>
 8000f00:	193c      	adds	r4, r7, r4
 8000f02:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f06:	f080 8082 	bcs.w	800100e <__udivmoddi4+0x2ca>
 8000f0a:	45a4      	cmp	ip, r4
 8000f0c:	d97f      	bls.n	800100e <__udivmoddi4+0x2ca>
 8000f0e:	3b02      	subs	r3, #2
 8000f10:	443c      	add	r4, r7
 8000f12:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f16:	eba4 040c 	sub.w	r4, r4, ip
 8000f1a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f1e:	4564      	cmp	r4, ip
 8000f20:	4673      	mov	r3, lr
 8000f22:	46e1      	mov	r9, ip
 8000f24:	d362      	bcc.n	8000fec <__udivmoddi4+0x2a8>
 8000f26:	d05f      	beq.n	8000fe8 <__udivmoddi4+0x2a4>
 8000f28:	b15d      	cbz	r5, 8000f42 <__udivmoddi4+0x1fe>
 8000f2a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f2e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f32:	fa04 f606 	lsl.w	r6, r4, r6
 8000f36:	fa22 f301 	lsr.w	r3, r2, r1
 8000f3a:	431e      	orrs	r6, r3
 8000f3c:	40cc      	lsrs	r4, r1
 8000f3e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f42:	2100      	movs	r1, #0
 8000f44:	e74f      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000f46:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f4a:	0c01      	lsrs	r1, r0, #16
 8000f4c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f50:	b280      	uxth	r0, r0
 8000f52:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f56:	463b      	mov	r3, r7
 8000f58:	4638      	mov	r0, r7
 8000f5a:	463c      	mov	r4, r7
 8000f5c:	46b8      	mov	r8, r7
 8000f5e:	46be      	mov	lr, r7
 8000f60:	2620      	movs	r6, #32
 8000f62:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f66:	eba2 0208 	sub.w	r2, r2, r8
 8000f6a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f6e:	e766      	b.n	8000e3e <__udivmoddi4+0xfa>
 8000f70:	4601      	mov	r1, r0
 8000f72:	e718      	b.n	8000da6 <__udivmoddi4+0x62>
 8000f74:	4610      	mov	r0, r2
 8000f76:	e72c      	b.n	8000dd2 <__udivmoddi4+0x8e>
 8000f78:	f1c6 0220 	rsb	r2, r6, #32
 8000f7c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f80:	40b7      	lsls	r7, r6
 8000f82:	40b1      	lsls	r1, r6
 8000f84:	fa20 f202 	lsr.w	r2, r0, r2
 8000f88:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f8c:	430a      	orrs	r2, r1
 8000f8e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f92:	b2bc      	uxth	r4, r7
 8000f94:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f98:	0c11      	lsrs	r1, r2, #16
 8000f9a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f9e:	fb08 f904 	mul.w	r9, r8, r4
 8000fa2:	40b0      	lsls	r0, r6
 8000fa4:	4589      	cmp	r9, r1
 8000fa6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000faa:	b280      	uxth	r0, r0
 8000fac:	d93e      	bls.n	800102c <__udivmoddi4+0x2e8>
 8000fae:	1879      	adds	r1, r7, r1
 8000fb0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fb4:	d201      	bcs.n	8000fba <__udivmoddi4+0x276>
 8000fb6:	4589      	cmp	r9, r1
 8000fb8:	d81f      	bhi.n	8000ffa <__udivmoddi4+0x2b6>
 8000fba:	eba1 0109 	sub.w	r1, r1, r9
 8000fbe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fc2:	fb09 f804 	mul.w	r8, r9, r4
 8000fc6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fca:	b292      	uxth	r2, r2
 8000fcc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fd0:	4542      	cmp	r2, r8
 8000fd2:	d229      	bcs.n	8001028 <__udivmoddi4+0x2e4>
 8000fd4:	18ba      	adds	r2, r7, r2
 8000fd6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fda:	d2c4      	bcs.n	8000f66 <__udivmoddi4+0x222>
 8000fdc:	4542      	cmp	r2, r8
 8000fde:	d2c2      	bcs.n	8000f66 <__udivmoddi4+0x222>
 8000fe0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fe4:	443a      	add	r2, r7
 8000fe6:	e7be      	b.n	8000f66 <__udivmoddi4+0x222>
 8000fe8:	45f0      	cmp	r8, lr
 8000fea:	d29d      	bcs.n	8000f28 <__udivmoddi4+0x1e4>
 8000fec:	ebbe 0302 	subs.w	r3, lr, r2
 8000ff0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ff4:	3801      	subs	r0, #1
 8000ff6:	46e1      	mov	r9, ip
 8000ff8:	e796      	b.n	8000f28 <__udivmoddi4+0x1e4>
 8000ffa:	eba7 0909 	sub.w	r9, r7, r9
 8000ffe:	4449      	add	r1, r9
 8001000:	f1a8 0c02 	sub.w	ip, r8, #2
 8001004:	fbb1 f9fe 	udiv	r9, r1, lr
 8001008:	fb09 f804 	mul.w	r8, r9, r4
 800100c:	e7db      	b.n	8000fc6 <__udivmoddi4+0x282>
 800100e:	4673      	mov	r3, lr
 8001010:	e77f      	b.n	8000f12 <__udivmoddi4+0x1ce>
 8001012:	4650      	mov	r0, sl
 8001014:	e766      	b.n	8000ee4 <__udivmoddi4+0x1a0>
 8001016:	4608      	mov	r0, r1
 8001018:	e6fd      	b.n	8000e16 <__udivmoddi4+0xd2>
 800101a:	443b      	add	r3, r7
 800101c:	3a02      	subs	r2, #2
 800101e:	e733      	b.n	8000e88 <__udivmoddi4+0x144>
 8001020:	f1ac 0c02 	sub.w	ip, ip, #2
 8001024:	443b      	add	r3, r7
 8001026:	e71c      	b.n	8000e62 <__udivmoddi4+0x11e>
 8001028:	4649      	mov	r1, r9
 800102a:	e79c      	b.n	8000f66 <__udivmoddi4+0x222>
 800102c:	eba1 0109 	sub.w	r1, r1, r9
 8001030:	46c4      	mov	ip, r8
 8001032:	fbb1 f9fe 	udiv	r9, r1, lr
 8001036:	fb09 f804 	mul.w	r8, r9, r4
 800103a:	e7c4      	b.n	8000fc6 <__udivmoddi4+0x282>

0800103c <__aeabi_idiv0>:
 800103c:	4770      	bx	lr
 800103e:	bf00      	nop

08001040 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b082      	sub	sp, #8
 8001044:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001046:	4b26      	ldr	r3, [pc, #152]	@ (80010e0 <MX_DMA_Init+0xa0>)
 8001048:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800104a:	4a25      	ldr	r2, [pc, #148]	@ (80010e0 <MX_DMA_Init+0xa0>)
 800104c:	f043 0302 	orr.w	r3, r3, #2
 8001050:	6493      	str	r3, [r2, #72]	@ 0x48
 8001052:	4b23      	ldr	r3, [pc, #140]	@ (80010e0 <MX_DMA_Init+0xa0>)
 8001054:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001056:	f003 0302 	and.w	r3, r3, #2
 800105a:	607b      	str	r3, [r7, #4]
 800105c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800105e:	4b20      	ldr	r3, [pc, #128]	@ (80010e0 <MX_DMA_Init+0xa0>)
 8001060:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001062:	4a1f      	ldr	r2, [pc, #124]	@ (80010e0 <MX_DMA_Init+0xa0>)
 8001064:	f043 0301 	orr.w	r3, r3, #1
 8001068:	6493      	str	r3, [r2, #72]	@ 0x48
 800106a:	4b1d      	ldr	r3, [pc, #116]	@ (80010e0 <MX_DMA_Init+0xa0>)
 800106c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800106e:	f003 0301 	and.w	r3, r3, #1
 8001072:	603b      	str	r3, [r7, #0]
 8001074:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 1, 0);
 8001076:	2200      	movs	r2, #0
 8001078:	2101      	movs	r1, #1
 800107a:	200c      	movs	r0, #12
 800107c:	f003 f87f 	bl	800417e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001080:	200c      	movs	r0, #12
 8001082:	f003 f898 	bl	80041b6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 1, 0);
 8001086:	2200      	movs	r2, #0
 8001088:	2101      	movs	r1, #1
 800108a:	200d      	movs	r0, #13
 800108c:	f003 f877 	bl	800417e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001090:	200d      	movs	r0, #13
 8001092:	f003 f890 	bl	80041b6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 1, 0);
 8001096:	2200      	movs	r2, #0
 8001098:	2101      	movs	r1, #1
 800109a:	200e      	movs	r0, #14
 800109c:	f003 f86f 	bl	800417e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80010a0:	200e      	movs	r0, #14
 80010a2:	f003 f888 	bl	80041b6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 1, 0);
 80010a6:	2200      	movs	r2, #0
 80010a8:	2101      	movs	r1, #1
 80010aa:	200f      	movs	r0, #15
 80010ac:	f003 f867 	bl	800417e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80010b0:	200f      	movs	r0, #15
 80010b2:	f003 f880 	bl	80041b6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel6_IRQn, 1, 0);
 80010b6:	2200      	movs	r2, #0
 80010b8:	2101      	movs	r1, #1
 80010ba:	2044      	movs	r0, #68	@ 0x44
 80010bc:	f003 f85f 	bl	800417e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel6_IRQn);
 80010c0:	2044      	movs	r0, #68	@ 0x44
 80010c2:	f003 f878 	bl	80041b6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel7_IRQn, 1, 0);
 80010c6:	2200      	movs	r2, #0
 80010c8:	2101      	movs	r1, #1
 80010ca:	2045      	movs	r0, #69	@ 0x45
 80010cc:	f003 f857 	bl	800417e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel7_IRQn);
 80010d0:	2045      	movs	r0, #69	@ 0x45
 80010d2:	f003 f870 	bl	80041b6 <HAL_NVIC_EnableIRQ>

}
 80010d6:	bf00      	nop
 80010d8:	3708      	adds	r7, #8
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}
 80010de:	bf00      	nop
 80010e0:	40021000 	.word	0x40021000

080010e4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b088      	sub	sp, #32
 80010e8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010ea:	f107 030c 	add.w	r3, r7, #12
 80010ee:	2200      	movs	r2, #0
 80010f0:	601a      	str	r2, [r3, #0]
 80010f2:	605a      	str	r2, [r3, #4]
 80010f4:	609a      	str	r2, [r3, #8]
 80010f6:	60da      	str	r2, [r3, #12]
 80010f8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80010fa:	4b41      	ldr	r3, [pc, #260]	@ (8001200 <MX_GPIO_Init+0x11c>)
 80010fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010fe:	4a40      	ldr	r2, [pc, #256]	@ (8001200 <MX_GPIO_Init+0x11c>)
 8001100:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001104:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001106:	4b3e      	ldr	r3, [pc, #248]	@ (8001200 <MX_GPIO_Init+0x11c>)
 8001108:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800110a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800110e:	60bb      	str	r3, [r7, #8]
 8001110:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001112:	4b3b      	ldr	r3, [pc, #236]	@ (8001200 <MX_GPIO_Init+0x11c>)
 8001114:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001116:	4a3a      	ldr	r2, [pc, #232]	@ (8001200 <MX_GPIO_Init+0x11c>)
 8001118:	f043 0301 	orr.w	r3, r3, #1
 800111c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800111e:	4b38      	ldr	r3, [pc, #224]	@ (8001200 <MX_GPIO_Init+0x11c>)
 8001120:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001122:	f003 0301 	and.w	r3, r3, #1
 8001126:	607b      	str	r3, [r7, #4]
 8001128:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800112a:	4b35      	ldr	r3, [pc, #212]	@ (8001200 <MX_GPIO_Init+0x11c>)
 800112c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800112e:	4a34      	ldr	r2, [pc, #208]	@ (8001200 <MX_GPIO_Init+0x11c>)
 8001130:	f043 0302 	orr.w	r3, r3, #2
 8001134:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001136:	4b32      	ldr	r3, [pc, #200]	@ (8001200 <MX_GPIO_Init+0x11c>)
 8001138:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800113a:	f003 0302 	and.w	r3, r3, #2
 800113e:	603b      	str	r3, [r7, #0]
 8001140:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_R_Pin|LED_G_Pin, GPIO_PIN_RESET);
 8001142:	2200      	movs	r2, #0
 8001144:	2103      	movs	r1, #3
 8001146:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800114a:	f003 fc6f 	bl	8004a2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ASIC_RST_GPIO_Port, ASIC_RST_Pin, GPIO_PIN_SET);
 800114e:	2201      	movs	r2, #1
 8001150:	2110      	movs	r1, #16
 8001152:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001156:	f003 fc69 	bl	8004a2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_12, GPIO_PIN_SET);
 800115a:	2201      	movs	r2, #1
 800115c:	f241 0101 	movw	r1, #4097	@ 0x1001
 8001160:	4828      	ldr	r0, [pc, #160]	@ (8001204 <MX_GPIO_Init+0x120>)
 8001162:	f003 fc63 	bl	8004a2c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_R_Pin LED_G_Pin ASIC_RST_Pin */
  GPIO_InitStruct.Pin = LED_R_Pin|LED_G_Pin|ASIC_RST_Pin;
 8001166:	2313      	movs	r3, #19
 8001168:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800116a:	2301      	movs	r3, #1
 800116c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800116e:	2301      	movs	r3, #1
 8001170:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001172:	2302      	movs	r3, #2
 8001174:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001176:	f107 030c 	add.w	r3, r7, #12
 800117a:	4619      	mov	r1, r3
 800117c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001180:	f003 fac2 	bl	8004708 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_12;
 8001184:	f241 0301 	movw	r3, #4097	@ 0x1001
 8001188:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800118a:	2301      	movs	r3, #1
 800118c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800118e:	2300      	movs	r3, #0
 8001190:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001192:	2302      	movs	r3, #2
 8001194:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001196:	f107 030c 	add.w	r3, r7, #12
 800119a:	4619      	mov	r1, r3
 800119c:	4819      	ldr	r0, [pc, #100]	@ (8001204 <MX_GPIO_Init+0x120>)
 800119e:	f003 fab3 	bl	8004708 <HAL_GPIO_Init>

  /*Configure GPIO pins : AFULL_Pin EMPTY_Pin */
  GPIO_InitStruct.Pin = AFULL_Pin|EMPTY_Pin;
 80011a2:	2306      	movs	r3, #6
 80011a4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011a6:	2300      	movs	r3, #0
 80011a8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80011aa:	2302      	movs	r3, #2
 80011ac:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011ae:	f107 030c 	add.w	r3, r7, #12
 80011b2:	4619      	mov	r1, r3
 80011b4:	4813      	ldr	r0, [pc, #76]	@ (8001204 <MX_GPIO_Init+0x120>)
 80011b6:	f003 faa7 	bl	8004708 <HAL_GPIO_Init>

  /*Configure GPIO pins : S2_Pin S1_Pin S3_Pin */
  GPIO_InitStruct.Pin = S2_Pin|S1_Pin|S3_Pin;
 80011ba:	f640 4308 	movw	r3, #3080	@ 0xc08
 80011be:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011c0:	2300      	movs	r3, #0
 80011c2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80011c4:	2301      	movs	r3, #1
 80011c6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011c8:	f107 030c 	add.w	r3, r7, #12
 80011cc:	4619      	mov	r1, r3
 80011ce:	480d      	ldr	r0, [pc, #52]	@ (8001204 <MX_GPIO_Init+0x120>)
 80011d0:	f003 fa9a 	bl	8004708 <HAL_GPIO_Init>

  /*Configure GPIO pin : PPS_Pin */
  GPIO_InitStruct.Pin = PPS_Pin;
 80011d4:	2310      	movs	r3, #16
 80011d6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80011d8:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80011dc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80011de:	2302      	movs	r3, #2
 80011e0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(PPS_GPIO_Port, &GPIO_InitStruct);
 80011e2:	f107 030c 	add.w	r3, r7, #12
 80011e6:	4619      	mov	r1, r3
 80011e8:	4806      	ldr	r0, [pc, #24]	@ (8001204 <MX_GPIO_Init+0x120>)
 80011ea:	f003 fa8d 	bl	8004708 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 80011ee:	2200      	movs	r2, #0
 80011f0:	2100      	movs	r1, #0
 80011f2:	200a      	movs	r0, #10
 80011f4:	f002 ffc3 	bl	800417e <HAL_NVIC_SetPriority>
}
 80011f8:	bf00      	nop
 80011fa:	3720      	adds	r7, #32
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bd80      	pop	{r7, pc}
 8001200:	40021000 	.word	0x40021000
 8001204:	48000400 	.word	0x48000400

08001208 <main>:
uint32_t interval = 20;
volatile uint32_t last_send_tick = 0;
volatile uint16_t GPS_timing_count = 0;

int main(void)
{
 8001208:	b590      	push	{r4, r7, lr}
 800120a:	b08f      	sub	sp, #60	@ 0x3c
 800120c:	af02      	add	r7, sp, #8
  HAL_Init();
 800120e:	f002 fe66 	bl	8003ede <HAL_Init>
  SystemClock_Config();
 8001212:	f000 f96b 	bl	80014ec <SystemClock_Config>
  MX_GPIO_Init();
 8001216:	f7ff ff65 	bl	80010e4 <MX_GPIO_Init>
  MX_DMA_Init();
 800121a:	f7ff ff11 	bl	8001040 <MX_DMA_Init>
  MX_USART1_UART_Init();
 800121e:	f001 fd4f 	bl	8002cc0 <MX_USART1_UART_Init>
  MX_SPI2_Init();
 8001222:	f001 f869 	bl	80022f8 <MX_SPI2_Init>
  MX_FATFS_Init();
 8001226:	f008 fa4b 	bl	80096c0 <MX_FATFS_Init>
  MX_TIM6_Init();
 800122a:	f001 fc7f 	bl	8002b2c <MX_TIM6_Init>
  MX_TIM2_Init();
 800122e:	f001 fc2f 	bl	8002a90 <MX_TIM2_Init>
  MX_TIM7_Init();
 8001232:	f001 fcb3 	bl	8002b9c <MX_TIM7_Init>
  HAL_TIM_Base_Start_IT(&htim2);
 8001236:	4868      	ldr	r0, [pc, #416]	@ (80013d8 <main+0x1d0>)
 8001238:	f006 fa06 	bl	8007648 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim6);
 800123c:	4867      	ldr	r0, [pc, #412]	@ (80013dc <main+0x1d4>)
 800123e:	f006 fa03 	bl	8007648 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim7);
 8001242:	4867      	ldr	r0, [pc, #412]	@ (80013e0 <main+0x1d8>)
 8001244:	f006 fa00 	bl	8007648 <HAL_TIM_Base_Start_IT>
  MX_SPI1_Init();
 8001248:	f001 f818 	bl	800227c <MX_SPI1_Init>
  UART_Queue_Init();
 800124c:	f002 fbda 	bl	8003a04 <UART_Queue_Init>
  if(SD_Init() == SD_OK)
 8001250:	f000 fa94 	bl	800177c <SD_Init>
 8001254:	4603      	mov	r3, r0
 8001256:	2b00      	cmp	r3, #0
 8001258:	d14b      	bne.n	80012f2 <main+0xea>
  {
	res=f_mount(&fs,"0:",1);
 800125a:	2201      	movs	r2, #1
 800125c:	4961      	ldr	r1, [pc, #388]	@ (80013e4 <main+0x1dc>)
 800125e:	4862      	ldr	r0, [pc, #392]	@ (80013e8 <main+0x1e0>)
 8001260:	f00b ffc6 	bl	800d1f0 <f_mount>
 8001264:	4603      	mov	r3, r0
 8001266:	461a      	mov	r2, r3
 8001268:	4b60      	ldr	r3, [pc, #384]	@ (80013ec <main+0x1e4>)
 800126a:	701a      	strb	r2, [r3, #0]
	if(res != FR_OK)
 800126c:	4b5f      	ldr	r3, [pc, #380]	@ (80013ec <main+0x1e4>)
 800126e:	781b      	ldrb	r3, [r3, #0]
 8001270:	2b00      	cmp	r3, #0
 8001272:	d001      	beq.n	8001278 <main+0x70>
		Error_Handler();
 8001274:	f000 f989 	bl	800158a <Error_Handler>
	if(file_exists(CONFIG_FILE) != FR_OK)
 8001278:	4b5d      	ldr	r3, [pc, #372]	@ (80013f0 <main+0x1e8>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	4618      	mov	r0, r3
 800127e:	f000 fda0 	bl	8001dc2 <file_exists>
 8001282:	4603      	mov	r3, r0
 8001284:	2b00      	cmp	r3, #0
 8001286:	d001      	beq.n	800128c <main+0x84>
		create_default_config();
 8001288:	f000 ff8c 	bl	80021a4 <create_default_config>
	int log_num = get_next_log_number();
 800128c:	f000 fdb2 	bl	8001df4 <get_next_log_number>
 8001290:	6278      	str	r0, [r7, #36]	@ 0x24
	snprintf(current_log_file, sizeof(current_log_file), "%s%05d.txt", LOG_PREFIX, log_num);
 8001292:	4b58      	ldr	r3, [pc, #352]	@ (80013f4 <main+0x1ec>)
 8001294:	681a      	ldr	r2, [r3, #0]
 8001296:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001298:	9300      	str	r3, [sp, #0]
 800129a:	4613      	mov	r3, r2
 800129c:	4a56      	ldr	r2, [pc, #344]	@ (80013f8 <main+0x1f0>)
 800129e:	2114      	movs	r1, #20
 80012a0:	4856      	ldr	r0, [pc, #344]	@ (80013fc <main+0x1f4>)
 80012a2:	f00e fa9b 	bl	800f7dc <sniprintf>
	if(f_open(&fil, current_log_file, FA_CREATE_NEW | FA_WRITE) == FR_OK)
 80012a6:	2206      	movs	r2, #6
 80012a8:	4954      	ldr	r1, [pc, #336]	@ (80013fc <main+0x1f4>)
 80012aa:	4855      	ldr	r0, [pc, #340]	@ (8001400 <main+0x1f8>)
 80012ac:	f00b ffe6 	bl	800d27c <f_open>
 80012b0:	4603      	mov	r3, r0
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d102      	bne.n	80012bc <main+0xb4>
	{
		open = 1;
 80012b6:	4b53      	ldr	r3, [pc, #332]	@ (8001404 <main+0x1fc>)
 80012b8:	2201      	movs	r2, #1
 80012ba:	701a      	strb	r2, [r3, #0]
	}
	current_config = load_and_apply_config();
 80012bc:	4c52      	ldr	r4, [pc, #328]	@ (8001408 <main+0x200>)
 80012be:	463b      	mov	r3, r7
 80012c0:	4618      	mov	r0, r3
 80012c2:	f000 ff9b 	bl	80021fc <load_and_apply_config>
 80012c6:	4623      	mov	r3, r4
 80012c8:	463a      	mov	r2, r7
 80012ca:	6810      	ldr	r0, [r2, #0]
 80012cc:	6851      	ldr	r1, [r2, #4]
 80012ce:	c303      	stmia	r3!, {r0, r1}
	HAL_UART_Receive_DMA(&huart1, rx_buffer, sizeof(rx_buffer));
 80012d0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80012d4:	494d      	ldr	r1, [pc, #308]	@ (800140c <main+0x204>)
 80012d6:	484e      	ldr	r0, [pc, #312]	@ (8001410 <main+0x208>)
 80012d8:	f006 fee4 	bl	80080a4 <HAL_UART_Receive_DMA>
	__HAL_UART_ENABLE_IT(&huart1, UART_IT_IDLE);
 80012dc:	4b4c      	ldr	r3, [pc, #304]	@ (8001410 <main+0x208>)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	681a      	ldr	r2, [r3, #0]
 80012e2:	4b4b      	ldr	r3, [pc, #300]	@ (8001410 <main+0x208>)
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	f042 0210 	orr.w	r2, r2, #16
 80012ea:	601a      	str	r2, [r3, #0]
	HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80012ec:	200a      	movs	r0, #10
 80012ee:	f002 ff62 	bl	80041b6 <HAL_NVIC_EnableIRQ>
  }

  while (1)
  {
	  UART_Process_Send_Queue();
 80012f2:	f002 fc59 	bl	8003ba8 <UART_Process_Send_Queue>
	  if(data_ready)
 80012f6:	4b47      	ldr	r3, [pc, #284]	@ (8001414 <main+0x20c>)
 80012f8:	881b      	ldrh	r3, [r3, #0]
 80012fa:	b29b      	uxth	r3, r3
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d028      	beq.n	8001352 <main+0x14a>
	  {
		  data_ready = 0;
 8001300:	4b44      	ldr	r3, [pc, #272]	@ (8001414 <main+0x20c>)
 8001302:	2200      	movs	r2, #0
 8001304:	801a      	strh	r2, [r3, #0]
		  uint8_t time[14];
		  Timing_Status res = GPS_message_process(time);
 8001306:	f107 0308 	add.w	r3, r7, #8
 800130a:	4618      	mov	r0, r3
 800130c:	f002 f906 	bl	800351c <GPS_message_process>
 8001310:	4603      	mov	r3, r0
 8001312:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
		  rp = wp;
 8001316:	4b40      	ldr	r3, [pc, #256]	@ (8001418 <main+0x210>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	4a40      	ldr	r2, [pc, #256]	@ (800141c <main+0x214>)
 800131c:	6013      	str	r3, [r2, #0]
		  if(res == Timing_OK)
 800131e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001322:	2b00      	cmp	r3, #0
 8001324:	d115      	bne.n	8001352 <main+0x14a>
		  {
			  time_t GPStime = standard_to_stamp(time);
 8001326:	f107 0308 	add.w	r3, r7, #8
 800132a:	4618      	mov	r0, r3
 800132c:	f002 fa76 	bl	800381c <standard_to_stamp>
 8001330:	e9c7 0106 	strd	r0, r1, [r7, #24]
			  set_base_time(GPStime);
 8001334:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001338:	f001 ff68 	bl	800320c <set_base_time>
			  timing = 11;
 800133c:	4b38      	ldr	r3, [pc, #224]	@ (8001420 <main+0x218>)
 800133e:	220b      	movs	r2, #11
 8001340:	701a      	strb	r2, [r3, #0]
			  GPS_timing_count = 0;
 8001342:	4b38      	ldr	r3, [pc, #224]	@ (8001424 <main+0x21c>)
 8001344:	2200      	movs	r2, #0
 8001346:	801a      	strh	r2, [r3, #0]
			  Toggle_G();
 8001348:	2102      	movs	r1, #2
 800134a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800134e:	f003 fb85 	bl	8004a5c <HAL_GPIO_TogglePin>
		  }
	  }
	  if(ReadResult() == HAL_OK)
 8001352:	f001 fdef 	bl	8002f34 <ReadResult>
 8001356:	4603      	mov	r3, r0
 8001358:	2b00      	cmp	r3, #0
 800135a:	d1ca      	bne.n	80012f2 <main+0xea>
	  {
		  Send_Data();
 800135c:	f002 f82a 	bl	80033b4 <Send_Data>
		  if(open == 1)
 8001360:	4b28      	ldr	r3, [pc, #160]	@ (8001404 <main+0x1fc>)
 8001362:	781b      	ldrb	r3, [r3, #0]
 8001364:	b2db      	uxtb	r3, r3
 8001366:	2b01      	cmp	r3, #1
 8001368:	d1c3      	bne.n	80012f2 <main+0xea>
		  {
			  int offset = 0;
 800136a:	2300      	movs	r3, #0
 800136c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			  for (int i = 0; i < sizeof(datatx); i++) //
 800136e:	2300      	movs	r3, #0
 8001370:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001372:	e013      	b.n	800139c <main+0x194>
				  offset += snprintf(tx_buffer_ascii + offset, sizeof(tx_buffer_ascii) - offset, "%02X ", datatx[i]);
 8001374:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001376:	4a2c      	ldr	r2, [pc, #176]	@ (8001428 <main+0x220>)
 8001378:	1898      	adds	r0, r3, r2
 800137a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800137c:	f1c3 0164 	rsb	r1, r3, #100	@ 0x64
 8001380:	4a2a      	ldr	r2, [pc, #168]	@ (800142c <main+0x224>)
 8001382:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001384:	4413      	add	r3, r2
 8001386:	781b      	ldrb	r3, [r3, #0]
 8001388:	4a29      	ldr	r2, [pc, #164]	@ (8001430 <main+0x228>)
 800138a:	f00e fa27 	bl	800f7dc <sniprintf>
 800138e:	4602      	mov	r2, r0
 8001390:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001392:	4413      	add	r3, r2
 8001394:	62fb      	str	r3, [r7, #44]	@ 0x2c
			  for (int i = 0; i < sizeof(datatx); i++) //
 8001396:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001398:	3301      	adds	r3, #1
 800139a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800139c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800139e:	2b16      	cmp	r3, #22
 80013a0:	d9e8      	bls.n	8001374 <main+0x16c>
			  snprintf(tx_buffer_ascii + offset, sizeof(tx_buffer_ascii) - offset, "\r\n");
 80013a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80013a4:	4a20      	ldr	r2, [pc, #128]	@ (8001428 <main+0x220>)
 80013a6:	1898      	adds	r0, r3, r2
 80013a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80013aa:	f1c3 0364 	rsb	r3, r3, #100	@ 0x64
 80013ae:	4a21      	ldr	r2, [pc, #132]	@ (8001434 <main+0x22c>)
 80013b0:	4619      	mov	r1, r3
 80013b2:	f00e fa13 	bl	800f7dc <sniprintf>
			  if(f_write(&fil, tx_buffer_ascii, strlen(tx_buffer_ascii), &bw) == FR_OK)
 80013b6:	481c      	ldr	r0, [pc, #112]	@ (8001428 <main+0x220>)
 80013b8:	f7fe ff6a 	bl	8000290 <strlen>
 80013bc:	4602      	mov	r2, r0
 80013be:	4b1e      	ldr	r3, [pc, #120]	@ (8001438 <main+0x230>)
 80013c0:	4919      	ldr	r1, [pc, #100]	@ (8001428 <main+0x220>)
 80013c2:	480f      	ldr	r0, [pc, #60]	@ (8001400 <main+0x1f8>)
 80013c4:	f00c fbac 	bl	800db20 <f_write>
 80013c8:	4603      	mov	r3, r0
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d191      	bne.n	80012f2 <main+0xea>
			  {
				  f_sync(&fil);
 80013ce:	480c      	ldr	r0, [pc, #48]	@ (8001400 <main+0x1f8>)
 80013d0:	f00c fd5a 	bl	800de88 <f_sync>
	  UART_Process_Send_Queue();
 80013d4:	e78d      	b.n	80012f2 <main+0xea>
 80013d6:	bf00      	nop
 80013d8:	200013b4 	.word	0x200013b4
 80013dc:	20001400 	.word	0x20001400
 80013e0:	2000144c 	.word	0x2000144c
 80013e4:	080142d0 	.word	0x080142d0
 80013e8:	20000a98 	.word	0x20000a98
 80013ec:	20000f2c 	.word	0x20000f2c
 80013f0:	20000000 	.word	0x20000000
 80013f4:	20000004 	.word	0x20000004
 80013f8:	080142d4 	.word	0x080142d4
 80013fc:	20000fac 	.word	0x20000fac
 8001400:	20000cd0 	.word	0x20000cd0
 8001404:	20000f38 	.word	0x20000f38
 8001408:	20000f30 	.word	0x20000f30
 800140c:	20000294 	.word	0x20000294
 8001410:	20001498 	.word	0x20001498
 8001414:	20000a96 	.word	0x20000a96
 8001418:	2000001c 	.word	0x2000001c
 800141c:	20000020 	.word	0x20000020
 8001420:	20000f39 	.word	0x20000f39
 8001424:	20000fa8 	.word	0x20000fa8
 8001428:	20000f44 	.word	0x20000f44
 800142c:	200025f4 	.word	0x200025f4
 8001430:	080142e0 	.word	0x080142e0
 8001434:	080142e8 	.word	0x080142e8
 8001438:	20000f28 	.word	0x20000f28

0800143c <HAL_GPIO_EXTI_Callback>:
	  }
  }
}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800143c:	b5b0      	push	{r4, r5, r7, lr}
 800143e:	b086      	sub	sp, #24
 8001440:	af00      	add	r7, sp, #0
 8001442:	4603      	mov	r3, r0
 8001444:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == PPS_Pin)
 8001446:	88fb      	ldrh	r3, [r7, #6]
 8001448:	2b10      	cmp	r3, #16
 800144a:	d12e      	bne.n	80014aa <HAL_GPIO_EXTI_Callback+0x6e>
	{
		uint32_t now = HAL_GetTick();
 800144c:	f002 fdb0 	bl	8003fb0 <HAL_GetTick>
 8001450:	6178      	str	r0, [r7, #20]
		if(now - last_trigger_time > 800)
 8001452:	4b18      	ldr	r3, [pc, #96]	@ (80014b4 <HAL_GPIO_EXTI_Callback+0x78>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	697a      	ldr	r2, [r7, #20]
 8001458:	1ad3      	subs	r3, r2, r3
 800145a:	f5b3 7f48 	cmp.w	r3, #800	@ 0x320
 800145e:	d924      	bls.n	80014aa <HAL_GPIO_EXTI_Callback+0x6e>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001460:	b672      	cpsid	i
}
 8001462:	bf00      	nop
		{
			__disable_irq();
			last_trigger_time = now;
 8001464:	4a13      	ldr	r2, [pc, #76]	@ (80014b4 <HAL_GPIO_EXTI_Callback+0x78>)
 8001466:	697b      	ldr	r3, [r7, #20]
 8001468:	6013      	str	r3, [r2, #0]
			time_t time = base_timestamp + 0xf4240;
 800146a:	4b13      	ldr	r3, [pc, #76]	@ (80014b8 <HAL_GPIO_EXTI_Callback+0x7c>)
 800146c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001470:	4912      	ldr	r1, [pc, #72]	@ (80014bc <HAL_GPIO_EXTI_Callback+0x80>)
 8001472:	1854      	adds	r4, r2, r1
 8001474:	f143 0500 	adc.w	r5, r3, #0
 8001478:	e9c7 4502 	strd	r4, r5, [r7, #8]
			set_base_time(time);
 800147c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001480:	f001 fec4 	bl	800320c <set_base_time>
			if(timing < 10)
 8001484:	4b0e      	ldr	r3, [pc, #56]	@ (80014c0 <HAL_GPIO_EXTI_Callback+0x84>)
 8001486:	781b      	ldrb	r3, [r3, #0]
 8001488:	b2db      	uxtb	r3, r3
 800148a:	2b09      	cmp	r3, #9
 800148c:	d806      	bhi.n	800149c <HAL_GPIO_EXTI_Callback+0x60>
				timing++;
 800148e:	4b0c      	ldr	r3, [pc, #48]	@ (80014c0 <HAL_GPIO_EXTI_Callback+0x84>)
 8001490:	781b      	ldrb	r3, [r3, #0]
 8001492:	b2db      	uxtb	r3, r3
 8001494:	3301      	adds	r3, #1
 8001496:	b2da      	uxtb	r2, r3
 8001498:	4b09      	ldr	r3, [pc, #36]	@ (80014c0 <HAL_GPIO_EXTI_Callback+0x84>)
 800149a:	701a      	strb	r2, [r3, #0]
			Toggle_R();
 800149c:	2101      	movs	r1, #1
 800149e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80014a2:	f003 fadb 	bl	8004a5c <HAL_GPIO_TogglePin>
  __ASM volatile ("cpsie i" : : : "memory");
 80014a6:	b662      	cpsie	i
}
 80014a8:	bf00      	nop
			__enable_irq();
		}
	}
}
 80014aa:	bf00      	nop
 80014ac:	3718      	adds	r7, #24
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bdb0      	pop	{r4, r5, r7, pc}
 80014b2:	bf00      	nop
 80014b4:	20000f3c 	.word	0x20000f3c
 80014b8:	200025e0 	.word	0x200025e0
 80014bc:	000f4240 	.word	0x000f4240
 80014c0:	20000f39 	.word	0x20000f39

080014c4 <_write>:
		__WFI();
    }
}

int _write(int file, char *ptr, int len)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b084      	sub	sp, #16
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	60f8      	str	r0, [r7, #12]
 80014cc:	60b9      	str	r1, [r7, #8]
 80014ce:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t *)ptr, len, 50);
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	b29a      	uxth	r2, r3
 80014d4:	2332      	movs	r3, #50	@ 0x32
 80014d6:	68b9      	ldr	r1, [r7, #8]
 80014d8:	4803      	ldr	r0, [pc, #12]	@ (80014e8 <_write+0x24>)
 80014da:	f006 fcdd 	bl	8007e98 <HAL_UART_Transmit>
    return len;
 80014de:	687b      	ldr	r3, [r7, #4]
}
 80014e0:	4618      	mov	r0, r3
 80014e2:	3710      	adds	r7, #16
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bd80      	pop	{r7, pc}
 80014e8:	20001498 	.word	0x20001498

080014ec <SystemClock_Config>:

void SystemClock_Config(void)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b096      	sub	sp, #88	@ 0x58
 80014f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014f2:	f107 0314 	add.w	r3, r7, #20
 80014f6:	2244      	movs	r2, #68	@ 0x44
 80014f8:	2100      	movs	r1, #0
 80014fa:	4618      	mov	r0, r3
 80014fc:	f00e fa25 	bl	800f94a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001500:	463b      	mov	r3, r7
 8001502:	2200      	movs	r2, #0
 8001504:	601a      	str	r2, [r3, #0]
 8001506:	605a      	str	r2, [r3, #4]
 8001508:	609a      	str	r2, [r3, #8]
 800150a:	60da      	str	r2, [r3, #12]
 800150c:	611a      	str	r2, [r3, #16]

  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800150e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001512:	f003 fae3 	bl	8004adc <HAL_PWREx_ControlVoltageScaling>
 8001516:	4603      	mov	r3, r0
 8001518:	2b00      	cmp	r3, #0
 800151a:	d001      	beq.n	8001520 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800151c:	f000 f835 	bl	800158a <Error_Handler>
  }

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001520:	2301      	movs	r3, #1
 8001522:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001524:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8001528:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800152a:	2302      	movs	r3, #2
 800152c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800152e:	2303      	movs	r3, #3
 8001530:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001532:	2301      	movs	r3, #1
 8001534:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 20;
 8001536:	2314      	movs	r3, #20
 8001538:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800153a:	2307      	movs	r3, #7
 800153c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800153e:	2302      	movs	r3, #2
 8001540:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001542:	2302      	movs	r3, #2
 8001544:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001546:	f107 0314 	add.w	r3, r7, #20
 800154a:	4618      	mov	r0, r3
 800154c:	f003 fb1c 	bl	8004b88 <HAL_RCC_OscConfig>
 8001550:	4603      	mov	r3, r0
 8001552:	2b00      	cmp	r3, #0
 8001554:	d001      	beq.n	800155a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8001556:	f000 f818 	bl	800158a <Error_Handler>
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800155a:	230f      	movs	r3, #15
 800155c:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800155e:	2303      	movs	r3, #3
 8001560:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001562:	2300      	movs	r3, #0
 8001564:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001566:	2300      	movs	r3, #0
 8001568:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800156a:	2300      	movs	r3, #0
 800156c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800156e:	463b      	mov	r3, r7
 8001570:	2104      	movs	r1, #4
 8001572:	4618      	mov	r0, r3
 8001574:	f003 ff1c 	bl	80053b0 <HAL_RCC_ClockConfig>
 8001578:	4603      	mov	r3, r0
 800157a:	2b00      	cmp	r3, #0
 800157c:	d001      	beq.n	8001582 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800157e:	f000 f804 	bl	800158a <Error_Handler>
  }
}
 8001582:	bf00      	nop
 8001584:	3758      	adds	r7, #88	@ 0x58
 8001586:	46bd      	mov	sp, r7
 8001588:	bd80      	pop	{r7, pc}

0800158a <Error_Handler>:

void Error_Handler(void)
{
 800158a:	b580      	push	{r7, lr}
 800158c:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800158e:	b672      	cpsid	i
}
 8001590:	bf00      	nop
  __disable_irq();
  while (1)
  {
	  ON_R();
 8001592:	2201      	movs	r2, #1
 8001594:	2101      	movs	r1, #1
 8001596:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800159a:	f003 fa47 	bl	8004a2c <HAL_GPIO_WritePin>
 800159e:	e7f8      	b.n	8001592 <Error_Handler+0x8>

080015a0 <SPI_TransmitReceive>:
uint8_t dma_aligned_buffer[512] __attribute__((aligned(4)));
#endif


uint8_t SPI_TransmitReceive(uint8_t data)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b086      	sub	sp, #24
 80015a4:	af02      	add	r7, sp, #8
 80015a6:	4603      	mov	r3, r0
 80015a8:	71fb      	strb	r3, [r7, #7]
    uint8_t rx_data;
    HAL_SPI_TransmitReceive(&hspi2, &data, &rx_data, 1, 100);
 80015aa:	f107 020f 	add.w	r2, r7, #15
 80015ae:	1df9      	adds	r1, r7, #7
 80015b0:	2364      	movs	r3, #100	@ 0x64
 80015b2:	9300      	str	r3, [sp, #0]
 80015b4:	2301      	movs	r3, #1
 80015b6:	4804      	ldr	r0, [pc, #16]	@ (80015c8 <SPI_TransmitReceive+0x28>)
 80015b8:	f004 fcfd 	bl	8005fb6 <HAL_SPI_TransmitReceive>
    return rx_data;
 80015bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80015be:	4618      	mov	r0, r3
 80015c0:	3710      	adds	r7, #16
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}
 80015c6:	bf00      	nop
 80015c8:	20001228 	.word	0x20001228

080015cc <SPI_Wait_Not_Busy>:

static void SPI_Wait_Not_Busy(void)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b082      	sub	sp, #8
 80015d0:	af00      	add	r7, sp, #0
    uint32_t timeout = HAL_GetTick() + 20;
 80015d2:	f002 fced 	bl	8003fb0 <HAL_GetTick>
 80015d6:	4603      	mov	r3, r0
 80015d8:	3314      	adds	r3, #20
 80015da:	607b      	str	r3, [r7, #4]
    while (__HAL_SPI_GET_FLAG(&hspi2, SPI_FLAG_BSY))
 80015dc:	e005      	b.n	80015ea <SPI_Wait_Not_Busy+0x1e>
        if (HAL_GetTick() > timeout) break;
 80015de:	f002 fce7 	bl	8003fb0 <HAL_GetTick>
 80015e2:	4602      	mov	r2, r0
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	4293      	cmp	r3, r2
 80015e8:	d307      	bcc.n	80015fa <SPI_Wait_Not_Busy+0x2e>
    while (__HAL_SPI_GET_FLAG(&hspi2, SPI_FLAG_BSY))
 80015ea:	4b06      	ldr	r3, [pc, #24]	@ (8001604 <SPI_Wait_Not_Busy+0x38>)
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	689b      	ldr	r3, [r3, #8]
 80015f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80015f4:	2b80      	cmp	r3, #128	@ 0x80
 80015f6:	d0f2      	beq.n	80015de <SPI_Wait_Not_Busy+0x12>
}
 80015f8:	e000      	b.n	80015fc <SPI_Wait_Not_Busy+0x30>
        if (HAL_GetTick() > timeout) break;
 80015fa:	bf00      	nop
}
 80015fc:	bf00      	nop
 80015fe:	3708      	adds	r7, #8
 8001600:	46bd      	mov	sp, r7
 8001602:	bd80      	pop	{r7, pc}
 8001604:	20001228 	.word	0x20001228

08001608 <SD_Wait_Ready>:

static uint8_t SD_Wait_Ready(void)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b082      	sub	sp, #8
 800160c:	af00      	add	r7, sp, #0
    uint8_t res;
    uint32_t timeout = HAL_GetTick() + 500;
 800160e:	f002 fccf 	bl	8003fb0 <HAL_GetTick>
 8001612:	4603      	mov	r3, r0
 8001614:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8001618:	607b      	str	r3, [r7, #4]
    do {
        res = SPI_TransmitReceive(0xFF);
 800161a:	20ff      	movs	r0, #255	@ 0xff
 800161c:	f7ff ffc0 	bl	80015a0 <SPI_TransmitReceive>
 8001620:	4603      	mov	r3, r0
 8001622:	70fb      	strb	r3, [r7, #3]
        if (res == 0xFF)
 8001624:	78fb      	ldrb	r3, [r7, #3]
 8001626:	2bff      	cmp	r3, #255	@ 0xff
 8001628:	d101      	bne.n	800162e <SD_Wait_Ready+0x26>
            return 0;
 800162a:	2300      	movs	r3, #0
 800162c:	e006      	b.n	800163c <SD_Wait_Ready+0x34>
    } while (HAL_GetTick() < timeout);
 800162e:	f002 fcbf 	bl	8003fb0 <HAL_GetTick>
 8001632:	4602      	mov	r2, r0
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	4293      	cmp	r3, r2
 8001638:	d8ef      	bhi.n	800161a <SD_Wait_Ready+0x12>
    return 1;
 800163a:	2301      	movs	r3, #1
}
 800163c:	4618      	mov	r0, r3
 800163e:	3708      	adds	r7, #8
 8001640:	46bd      	mov	sp, r7
 8001642:	bd80      	pop	{r7, pc}

08001644 <HAL_SPI_TxRxCpltCallback>:

void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8001644:	b480      	push	{r7}
 8001646:	b083      	sub	sp, #12
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
    if (hspi->Instance == hspi2.Instance)
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681a      	ldr	r2, [r3, #0]
 8001650:	4b06      	ldr	r3, [pc, #24]	@ (800166c <HAL_SPI_TxRxCpltCallback+0x28>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	429a      	cmp	r2, r3
 8001656:	d102      	bne.n	800165e <HAL_SPI_TxRxCpltCallback+0x1a>
        spi_dma_completed = 1;
 8001658:	4b05      	ldr	r3, [pc, #20]	@ (8001670 <HAL_SPI_TxRxCpltCallback+0x2c>)
 800165a:	2201      	movs	r2, #1
 800165c:	701a      	strb	r2, [r3, #0]

}
 800165e:	bf00      	nop
 8001660:	370c      	adds	r7, #12
 8001662:	46bd      	mov	sp, r7
 8001664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001668:	4770      	bx	lr
 800166a:	bf00      	nop
 800166c:	20001228 	.word	0x20001228
 8001670:	20000fc1 	.word	0x20000fc1

08001674 <HAL_SPI_TxCpltCallback>:
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8001674:	b480      	push	{r7}
 8001676:	b083      	sub	sp, #12
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
    if (hspi->Instance == hspi2.Instance)
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681a      	ldr	r2, [r3, #0]
 8001680:	4b06      	ldr	r3, [pc, #24]	@ (800169c <HAL_SPI_TxCpltCallback+0x28>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	429a      	cmp	r2, r3
 8001686:	d102      	bne.n	800168e <HAL_SPI_TxCpltCallback+0x1a>
        spi_dma_completed = 1;
 8001688:	4b05      	ldr	r3, [pc, #20]	@ (80016a0 <HAL_SPI_TxCpltCallback+0x2c>)
 800168a:	2201      	movs	r2, #1
 800168c:	701a      	strb	r2, [r3, #0]
}
 800168e:	bf00      	nop
 8001690:	370c      	adds	r7, #12
 8001692:	46bd      	mov	sp, r7
 8001694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001698:	4770      	bx	lr
 800169a:	bf00      	nop
 800169c:	20001228 	.word	0x20001228
 80016a0:	20000fc1 	.word	0x20000fc1

080016a4 <SD_PowerOnSeq>:


void SD_PowerOnSeq(void)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b082      	sub	sp, #8
 80016a8:	af00      	add	r7, sp, #0
    SD_CS_HIGH();
 80016aa:	2201      	movs	r2, #1
 80016ac:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80016b0:	4809      	ldr	r0, [pc, #36]	@ (80016d8 <SD_PowerOnSeq+0x34>)
 80016b2:	f003 f9bb 	bl	8004a2c <HAL_GPIO_WritePin>
    for (uint8_t i = 0; i < 10; i++)
 80016b6:	2300      	movs	r3, #0
 80016b8:	71fb      	strb	r3, [r7, #7]
 80016ba:	e005      	b.n	80016c8 <SD_PowerOnSeq+0x24>
        SPI_TransmitReceive(0xFF);
 80016bc:	20ff      	movs	r0, #255	@ 0xff
 80016be:	f7ff ff6f 	bl	80015a0 <SPI_TransmitReceive>
    for (uint8_t i = 0; i < 10; i++)
 80016c2:	79fb      	ldrb	r3, [r7, #7]
 80016c4:	3301      	adds	r3, #1
 80016c6:	71fb      	strb	r3, [r7, #7]
 80016c8:	79fb      	ldrb	r3, [r7, #7]
 80016ca:	2b09      	cmp	r3, #9
 80016cc:	d9f6      	bls.n	80016bc <SD_PowerOnSeq+0x18>
}
 80016ce:	bf00      	nop
 80016d0:	bf00      	nop
 80016d2:	3708      	adds	r7, #8
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bd80      	pop	{r7, pc}
 80016d8:	48000400 	.word	0x48000400

080016dc <SD_SendCmd>:

uint8_t SD_SendCmd(uint8_t cmd, uint32_t arg, uint8_t crc)  //cmdargcrc
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b084      	sub	sp, #16
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	4603      	mov	r3, r0
 80016e4:	6039      	str	r1, [r7, #0]
 80016e6:	71fb      	strb	r3, [r7, #7]
 80016e8:	4613      	mov	r3, r2
 80016ea:	71bb      	strb	r3, [r7, #6]
    uint8_t response, retry = 0;
 80016ec:	2300      	movs	r3, #0
 80016ee:	73fb      	strb	r3, [r7, #15]
    while (SPI_TransmitReceive(0xFF) != 0xFF && retry < 200)
 80016f0:	e002      	b.n	80016f8 <SD_SendCmd+0x1c>
    	retry++;
 80016f2:	7bfb      	ldrb	r3, [r7, #15]
 80016f4:	3301      	adds	r3, #1
 80016f6:	73fb      	strb	r3, [r7, #15]
    while (SPI_TransmitReceive(0xFF) != 0xFF && retry < 200)
 80016f8:	20ff      	movs	r0, #255	@ 0xff
 80016fa:	f7ff ff51 	bl	80015a0 <SPI_TransmitReceive>
 80016fe:	4603      	mov	r3, r0
 8001700:	2bff      	cmp	r3, #255	@ 0xff
 8001702:	d002      	beq.n	800170a <SD_SendCmd+0x2e>
 8001704:	7bfb      	ldrb	r3, [r7, #15]
 8001706:	2bc7      	cmp	r3, #199	@ 0xc7
 8001708:	d9f3      	bls.n	80016f2 <SD_SendCmd+0x16>

    SPI_TransmitReceive(cmd | 0x40);
 800170a:	79fb      	ldrb	r3, [r7, #7]
 800170c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001710:	b2db      	uxtb	r3, r3
 8001712:	4618      	mov	r0, r3
 8001714:	f7ff ff44 	bl	80015a0 <SPI_TransmitReceive>
    SPI_TransmitReceive((uint8_t)(arg >> 24));
 8001718:	683b      	ldr	r3, [r7, #0]
 800171a:	0e1b      	lsrs	r3, r3, #24
 800171c:	b2db      	uxtb	r3, r3
 800171e:	4618      	mov	r0, r3
 8001720:	f7ff ff3e 	bl	80015a0 <SPI_TransmitReceive>
    SPI_TransmitReceive((uint8_t)(arg >> 16));
 8001724:	683b      	ldr	r3, [r7, #0]
 8001726:	0c1b      	lsrs	r3, r3, #16
 8001728:	b2db      	uxtb	r3, r3
 800172a:	4618      	mov	r0, r3
 800172c:	f7ff ff38 	bl	80015a0 <SPI_TransmitReceive>
    SPI_TransmitReceive((uint8_t)(arg >> 8));
 8001730:	683b      	ldr	r3, [r7, #0]
 8001732:	0a1b      	lsrs	r3, r3, #8
 8001734:	b2db      	uxtb	r3, r3
 8001736:	4618      	mov	r0, r3
 8001738:	f7ff ff32 	bl	80015a0 <SPI_TransmitReceive>
    SPI_TransmitReceive((uint8_t)(arg));
 800173c:	683b      	ldr	r3, [r7, #0]
 800173e:	b2db      	uxtb	r3, r3
 8001740:	4618      	mov	r0, r3
 8001742:	f7ff ff2d 	bl	80015a0 <SPI_TransmitReceive>
    SPI_TransmitReceive(crc);
 8001746:	79bb      	ldrb	r3, [r7, #6]
 8001748:	4618      	mov	r0, r3
 800174a:	f7ff ff29 	bl	80015a0 <SPI_TransmitReceive>

    retry = 0;
 800174e:	2300      	movs	r3, #0
 8001750:	73fb      	strb	r3, [r7, #15]
    do
    {
        response = SPI_TransmitReceive(0xFF);
 8001752:	20ff      	movs	r0, #255	@ 0xff
 8001754:	f7ff ff24 	bl	80015a0 <SPI_TransmitReceive>
 8001758:	4603      	mov	r3, r0
 800175a:	73bb      	strb	r3, [r7, #14]
        retry++;
 800175c:	7bfb      	ldrb	r3, [r7, #15]
 800175e:	3301      	adds	r3, #1
 8001760:	73fb      	strb	r3, [r7, #15]
    } while ((response & 0x80) && (retry < 0xFF));
 8001762:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001766:	2b00      	cmp	r3, #0
 8001768:	da02      	bge.n	8001770 <SD_SendCmd+0x94>
 800176a:	7bfb      	ldrb	r3, [r7, #15]
 800176c:	2bff      	cmp	r3, #255	@ 0xff
 800176e:	d1f0      	bne.n	8001752 <SD_SendCmd+0x76>
    return response;
 8001770:	7bbb      	ldrb	r3, [r7, #14]
}
 8001772:	4618      	mov	r0, r3
 8001774:	3710      	adds	r7, #16
 8001776:	46bd      	mov	sp, r7
 8001778:	bd80      	pop	{r7, pc}
	...

0800177c <SD_Init>:

SD_Status SD_Init(void) //SD
{
 800177c:	b590      	push	{r4, r7, lr}
 800177e:	b085      	sub	sp, #20
 8001780:	af00      	add	r7, sp, #0
    uint8_t r1;
	uint8_t buff[6] = {0};
 8001782:	1d3b      	adds	r3, r7, #4
 8001784:	2200      	movs	r2, #0
 8001786:	601a      	str	r2, [r3, #0]
 8001788:	809a      	strh	r2, [r3, #4]
	uint16_t retry;
	uint8_t i;

	SD_PowerOnSeq();
 800178a:	f7ff ff8b 	bl	80016a4 <SD_PowerOnSeq>
	SD_CS_LOW();
 800178e:	2200      	movs	r2, #0
 8001790:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001794:	487d      	ldr	r0, [pc, #500]	@ (800198c <SD_Init+0x210>)
 8001796:	f003 f949 	bl	8004a2c <HAL_GPIO_WritePin>

	retry = 100;
 800179a:	2364      	movs	r3, #100	@ 0x64
 800179c:	81fb      	strh	r3, [r7, #14]
	do {
	    r1 = SD_SendCmd(CMD0, 0, 0x95);
 800179e:	2295      	movs	r2, #149	@ 0x95
 80017a0:	2100      	movs	r1, #0
 80017a2:	2000      	movs	r0, #0
 80017a4:	f7ff ff9a 	bl	80016dc <SD_SendCmd>
 80017a8:	4603      	mov	r3, r0
 80017aa:	733b      	strb	r3, [r7, #12]
	    retry--;
 80017ac:	89fb      	ldrh	r3, [r7, #14]
 80017ae:	3b01      	subs	r3, #1
 80017b0:	81fb      	strh	r3, [r7, #14]
	} while (r1 != 0x01 && retry > 0);
 80017b2:	7b3b      	ldrb	r3, [r7, #12]
 80017b4:	2b01      	cmp	r3, #1
 80017b6:	d002      	beq.n	80017be <SD_Init+0x42>
 80017b8:	89fb      	ldrh	r3, [r7, #14]
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d1ef      	bne.n	800179e <SD_Init+0x22>

	if (retry == 0) {
 80017be:	89fb      	ldrh	r3, [r7, #14]
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d107      	bne.n	80017d4 <SD_Init+0x58>
	    SD_CS_HIGH();
 80017c4:	2201      	movs	r2, #1
 80017c6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80017ca:	4870      	ldr	r0, [pc, #448]	@ (800198c <SD_Init+0x210>)
 80017cc:	f003 f92e 	bl	8004a2c <HAL_GPIO_WritePin>
	    return SD_ERROR;
 80017d0:	2306      	movs	r3, #6
 80017d2:	e0d6      	b.n	8001982 <SD_Init+0x206>
	}

	SD_TYPE=0;
 80017d4:	4b6e      	ldr	r3, [pc, #440]	@ (8001990 <SD_Init+0x214>)
 80017d6:	2200      	movs	r2, #0
 80017d8:	701a      	strb	r2, [r3, #0]
	r1 = SD_SendCmd(CMD8, 0x1AA, 0x87);
 80017da:	2287      	movs	r2, #135	@ 0x87
 80017dc:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 80017e0:	2008      	movs	r0, #8
 80017e2:	f7ff ff7b 	bl	80016dc <SD_SendCmd>
 80017e6:	4603      	mov	r3, r0
 80017e8:	733b      	strb	r3, [r7, #12]
	if(r1==0x01) {
 80017ea:	7b3b      	ldrb	r3, [r7, #12]
 80017ec:	2b01      	cmp	r3, #1
 80017ee:	d161      	bne.n	80018b4 <SD_Init+0x138>
		for(i=0;i<4;i++) buff[i]=SPI_TransmitReceive(0xFF);
 80017f0:	2300      	movs	r3, #0
 80017f2:	737b      	strb	r3, [r7, #13]
 80017f4:	e00d      	b.n	8001812 <SD_Init+0x96>
 80017f6:	7b7c      	ldrb	r4, [r7, #13]
 80017f8:	20ff      	movs	r0, #255	@ 0xff
 80017fa:	f7ff fed1 	bl	80015a0 <SPI_TransmitReceive>
 80017fe:	4603      	mov	r3, r0
 8001800:	461a      	mov	r2, r3
 8001802:	f104 0310 	add.w	r3, r4, #16
 8001806:	443b      	add	r3, r7
 8001808:	f803 2c0c 	strb.w	r2, [r3, #-12]
 800180c:	7b7b      	ldrb	r3, [r7, #13]
 800180e:	3301      	adds	r3, #1
 8001810:	737b      	strb	r3, [r7, #13]
 8001812:	7b7b      	ldrb	r3, [r7, #13]
 8001814:	2b03      	cmp	r3, #3
 8001816:	d9ee      	bls.n	80017f6 <SD_Init+0x7a>
		if(buff[2]==0X01&&buff[3]==0XAA) {
 8001818:	79bb      	ldrb	r3, [r7, #6]
 800181a:	2b01      	cmp	r3, #1
 800181c:	f040 8098 	bne.w	8001950 <SD_Init+0x1d4>
 8001820:	79fb      	ldrb	r3, [r7, #7]
 8001822:	2baa      	cmp	r3, #170	@ 0xaa
 8001824:	f040 8094 	bne.w	8001950 <SD_Init+0x1d4>
			retry=0XFFFE;
 8001828:	f64f 73fe 	movw	r3, #65534	@ 0xfffe
 800182c:	81fb      	strh	r3, [r7, #14]
			do {
				SD_SendCmd(CMD55,0,0);
 800182e:	2200      	movs	r2, #0
 8001830:	2100      	movs	r1, #0
 8001832:	2037      	movs	r0, #55	@ 0x37
 8001834:	f7ff ff52 	bl	80016dc <SD_SendCmd>
				r1=SD_SendCmd(ACMD41,0x40000000,0);
 8001838:	2200      	movs	r2, #0
 800183a:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800183e:	2029      	movs	r0, #41	@ 0x29
 8001840:	f7ff ff4c 	bl	80016dc <SD_SendCmd>
 8001844:	4603      	mov	r3, r0
 8001846:	733b      	strb	r3, [r7, #12]
			} while(r1&&retry--);
 8001848:	7b3b      	ldrb	r3, [r7, #12]
 800184a:	2b00      	cmp	r3, #0
 800184c:	d004      	beq.n	8001858 <SD_Init+0xdc>
 800184e:	89fb      	ldrh	r3, [r7, #14]
 8001850:	1e5a      	subs	r2, r3, #1
 8001852:	81fa      	strh	r2, [r7, #14]
 8001854:	2b00      	cmp	r3, #0
 8001856:	d1ea      	bne.n	800182e <SD_Init+0xb2>
			r1=SD_SendCmd(CMD58,0,0);
 8001858:	2200      	movs	r2, #0
 800185a:	2100      	movs	r1, #0
 800185c:	203a      	movs	r0, #58	@ 0x3a
 800185e:	f7ff ff3d 	bl	80016dc <SD_SendCmd>
 8001862:	4603      	mov	r3, r0
 8001864:	733b      	strb	r3, [r7, #12]
			if(retry&&r1==0) {
 8001866:	89fb      	ldrh	r3, [r7, #14]
 8001868:	2b00      	cmp	r3, #0
 800186a:	d071      	beq.n	8001950 <SD_Init+0x1d4>
 800186c:	7b3b      	ldrb	r3, [r7, #12]
 800186e:	2b00      	cmp	r3, #0
 8001870:	d16e      	bne.n	8001950 <SD_Init+0x1d4>
				for(i=0;i<4;i++) buff[i]=SPI_TransmitReceive(0XFF);
 8001872:	2300      	movs	r3, #0
 8001874:	737b      	strb	r3, [r7, #13]
 8001876:	e00d      	b.n	8001894 <SD_Init+0x118>
 8001878:	7b7c      	ldrb	r4, [r7, #13]
 800187a:	20ff      	movs	r0, #255	@ 0xff
 800187c:	f7ff fe90 	bl	80015a0 <SPI_TransmitReceive>
 8001880:	4603      	mov	r3, r0
 8001882:	461a      	mov	r2, r3
 8001884:	f104 0310 	add.w	r3, r4, #16
 8001888:	443b      	add	r3, r7
 800188a:	f803 2c0c 	strb.w	r2, [r3, #-12]
 800188e:	7b7b      	ldrb	r3, [r7, #13]
 8001890:	3301      	adds	r3, #1
 8001892:	737b      	strb	r3, [r7, #13]
 8001894:	7b7b      	ldrb	r3, [r7, #13]
 8001896:	2b03      	cmp	r3, #3
 8001898:	d9ee      	bls.n	8001878 <SD_Init+0xfc>
				if(buff[0]&0x40) SD_TYPE=V2HC;
 800189a:	793b      	ldrb	r3, [r7, #4]
 800189c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d003      	beq.n	80018ac <SD_Init+0x130>
 80018a4:	4b3a      	ldr	r3, [pc, #232]	@ (8001990 <SD_Init+0x214>)
 80018a6:	2206      	movs	r2, #6
 80018a8:	701a      	strb	r2, [r3, #0]
 80018aa:	e051      	b.n	8001950 <SD_Init+0x1d4>
				else SD_TYPE=V2;
 80018ac:	4b38      	ldr	r3, [pc, #224]	@ (8001990 <SD_Init+0x214>)
 80018ae:	2204      	movs	r2, #4
 80018b0:	701a      	strb	r2, [r3, #0]
 80018b2:	e04d      	b.n	8001950 <SD_Init+0x1d4>
			}
		}
	} else {
		SD_SendCmd(CMD55,0,0);
 80018b4:	2200      	movs	r2, #0
 80018b6:	2100      	movs	r1, #0
 80018b8:	2037      	movs	r0, #55	@ 0x37
 80018ba:	f7ff ff0f 	bl	80016dc <SD_SendCmd>
		r1=SD_SendCmd(ACMD41,0,0);
 80018be:	2200      	movs	r2, #0
 80018c0:	2100      	movs	r1, #0
 80018c2:	2029      	movs	r0, #41	@ 0x29
 80018c4:	f7ff ff0a 	bl	80016dc <SD_SendCmd>
 80018c8:	4603      	mov	r3, r0
 80018ca:	733b      	strb	r3, [r7, #12]
		if(r1<=1) {
 80018cc:	7b3b      	ldrb	r3, [r7, #12]
 80018ce:	2b01      	cmp	r3, #1
 80018d0:	d81a      	bhi.n	8001908 <SD_Init+0x18c>
			SD_TYPE=V1;
 80018d2:	4b2f      	ldr	r3, [pc, #188]	@ (8001990 <SD_Init+0x214>)
 80018d4:	2202      	movs	r2, #2
 80018d6:	701a      	strb	r2, [r3, #0]
			retry=0XFFFE;
 80018d8:	f64f 73fe 	movw	r3, #65534	@ 0xfffe
 80018dc:	81fb      	strh	r3, [r7, #14]
			do {
				SD_SendCmd(CMD55,0,0);
 80018de:	2200      	movs	r2, #0
 80018e0:	2100      	movs	r1, #0
 80018e2:	2037      	movs	r0, #55	@ 0x37
 80018e4:	f7ff fefa 	bl	80016dc <SD_SendCmd>
				r1=SD_SendCmd(ACMD41,0,0);
 80018e8:	2200      	movs	r2, #0
 80018ea:	2100      	movs	r1, #0
 80018ec:	2029      	movs	r0, #41	@ 0x29
 80018ee:	f7ff fef5 	bl	80016dc <SD_SendCmd>
 80018f2:	4603      	mov	r3, r0
 80018f4:	733b      	strb	r3, [r7, #12]
			} while(r1&&retry--);
 80018f6:	7b3b      	ldrb	r3, [r7, #12]
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d01a      	beq.n	8001932 <SD_Init+0x1b6>
 80018fc:	89fb      	ldrh	r3, [r7, #14]
 80018fe:	1e5a      	subs	r2, r3, #1
 8001900:	81fa      	strh	r2, [r7, #14]
 8001902:	2b00      	cmp	r3, #0
 8001904:	d1eb      	bne.n	80018de <SD_Init+0x162>
 8001906:	e014      	b.n	8001932 <SD_Init+0x1b6>
		} else {
			SD_TYPE=MMC;
 8001908:	4b21      	ldr	r3, [pc, #132]	@ (8001990 <SD_Init+0x214>)
 800190a:	2201      	movs	r2, #1
 800190c:	701a      	strb	r2, [r3, #0]
			retry=0XFFFE;
 800190e:	f64f 73fe 	movw	r3, #65534	@ 0xfffe
 8001912:	81fb      	strh	r3, [r7, #14]
			do {
				r1=SD_SendCmd(CMD1,0,0);
 8001914:	2200      	movs	r2, #0
 8001916:	2100      	movs	r1, #0
 8001918:	2001      	movs	r0, #1
 800191a:	f7ff fedf 	bl	80016dc <SD_SendCmd>
 800191e:	4603      	mov	r3, r0
 8001920:	733b      	strb	r3, [r7, #12]
			} while(r1&&retry--);
 8001922:	7b3b      	ldrb	r3, [r7, #12]
 8001924:	2b00      	cmp	r3, #0
 8001926:	d004      	beq.n	8001932 <SD_Init+0x1b6>
 8001928:	89fb      	ldrh	r3, [r7, #14]
 800192a:	1e5a      	subs	r2, r3, #1
 800192c:	81fa      	strh	r2, [r7, #14]
 800192e:	2b00      	cmp	r3, #0
 8001930:	d1f0      	bne.n	8001914 <SD_Init+0x198>
		}
		if(retry==0||SD_SendCmd(CMD16,512,0)!=0) SD_TYPE=ERR;
 8001932:	89fb      	ldrh	r3, [r7, #14]
 8001934:	2b00      	cmp	r3, #0
 8001936:	d008      	beq.n	800194a <SD_Init+0x1ce>
 8001938:	2200      	movs	r2, #0
 800193a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800193e:	2010      	movs	r0, #16
 8001940:	f7ff fecc 	bl	80016dc <SD_SendCmd>
 8001944:	4603      	mov	r3, r0
 8001946:	2b00      	cmp	r3, #0
 8001948:	d002      	beq.n	8001950 <SD_Init+0x1d4>
 800194a:	4b11      	ldr	r3, [pc, #68]	@ (8001990 <SD_Init+0x214>)
 800194c:	2200      	movs	r2, #0
 800194e:	701a      	strb	r2, [r3, #0]
	}
	SD_CS_HIGH();
 8001950:	2201      	movs	r2, #1
 8001952:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001956:	480d      	ldr	r0, [pc, #52]	@ (800198c <SD_Init+0x210>)
 8001958:	f003 f868 	bl	8004a2c <HAL_GPIO_WritePin>

    hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 800195c:	4b0d      	ldr	r3, [pc, #52]	@ (8001994 <SD_Init+0x218>)
 800195e:	2208      	movs	r2, #8
 8001960:	61da      	str	r2, [r3, #28]
    HAL_SPI_Init(&hspi2);
 8001962:	480c      	ldr	r0, [pc, #48]	@ (8001994 <SD_Init+0x218>)
 8001964:	f004 fa84 	bl	8005e70 <HAL_SPI_Init>

    if (SD_TYPE != ERR)
 8001968:	4b09      	ldr	r3, [pc, #36]	@ (8001990 <SD_Init+0x214>)
 800196a:	781b      	ldrb	r3, [r3, #0]
 800196c:	2b00      	cmp	r3, #0
 800196e:	d007      	beq.n	8001980 <SD_Init+0x204>
    {
        memset(spi_dummy_tx, 0xFF, sizeof(spi_dummy_tx));
 8001970:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001974:	21ff      	movs	r1, #255	@ 0xff
 8001976:	4808      	ldr	r0, [pc, #32]	@ (8001998 <SD_Init+0x21c>)
 8001978:	f00d ffe7 	bl	800f94a <memset>
        return SD_OK;
 800197c:	2300      	movs	r3, #0
 800197e:	e000      	b.n	8001982 <SD_Init+0x206>
    }
    return SD_ERROR;
 8001980:	2306      	movs	r3, #6
}
 8001982:	4618      	mov	r0, r3
 8001984:	3714      	adds	r7, #20
 8001986:	46bd      	mov	sp, r7
 8001988:	bd90      	pop	{r4, r7, pc}
 800198a:	bf00      	nop
 800198c:	48000400 	.word	0x48000400
 8001990:	20000fc0 	.word	0x20000fc0
 8001994:	20001228 	.word	0x20001228
 8001998:	20000fc4 	.word	0x20000fc4

0800199c <SD_ReceiveBlock>:

static uint8_t SD_ReceiveBlock(uint8_t *buff, uint16_t len) //SDlen512
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b084      	sub	sp, #16
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
 80019a4:	460b      	mov	r3, r1
 80019a6:	807b      	strh	r3, [r7, #2]
    uint8_t r1;
    uint16_t retry = 0;
 80019a8:	2300      	movs	r3, #0
 80019aa:	81fb      	strh	r3, [r7, #14]

    do {
        r1 = SPI_TransmitReceive(0xFF);
 80019ac:	20ff      	movs	r0, #255	@ 0xff
 80019ae:	f7ff fdf7 	bl	80015a0 <SPI_TransmitReceive>
 80019b2:	4603      	mov	r3, r0
 80019b4:	737b      	strb	r3, [r7, #13]
        retry++;
 80019b6:	89fb      	ldrh	r3, [r7, #14]
 80019b8:	3301      	adds	r3, #1
 80019ba:	81fb      	strh	r3, [r7, #14]
    } while (r1 != 0xFE && retry < 40000);
 80019bc:	7b7b      	ldrb	r3, [r7, #13]
 80019be:	2bfe      	cmp	r3, #254	@ 0xfe
 80019c0:	d004      	beq.n	80019cc <SD_ReceiveBlock+0x30>
 80019c2:	89fb      	ldrh	r3, [r7, #14]
 80019c4:	f649 423f 	movw	r2, #39999	@ 0x9c3f
 80019c8:	4293      	cmp	r3, r2
 80019ca:	d9ef      	bls.n	80019ac <SD_ReceiveBlock+0x10>
    if (retry >= 40000)
 80019cc:	89fb      	ldrh	r3, [r7, #14]
 80019ce:	f649 423f 	movw	r2, #39999	@ 0x9c3f
 80019d2:	4293      	cmp	r3, r2
 80019d4:	d901      	bls.n	80019da <SD_ReceiveBlock+0x3e>
    	return SD_ERROR_TOKEN_TIMEOUT;
 80019d6:	2302      	movs	r3, #2
 80019d8:	e02c      	b.n	8001a34 <SD_ReceiveBlock+0x98>

    spi_dma_completed = 0;
 80019da:	4b18      	ldr	r3, [pc, #96]	@ (8001a3c <SD_ReceiveBlock+0xa0>)
 80019dc:	2200      	movs	r2, #0
 80019de:	701a      	strb	r2, [r3, #0]
    if (HAL_SPI_TransmitReceive_DMA(&hspi2, spi_dummy_tx, buff, len) != HAL_OK)
 80019e0:	887b      	ldrh	r3, [r7, #2]
 80019e2:	687a      	ldr	r2, [r7, #4]
 80019e4:	4916      	ldr	r1, [pc, #88]	@ (8001a40 <SD_ReceiveBlock+0xa4>)
 80019e6:	4817      	ldr	r0, [pc, #92]	@ (8001a44 <SD_ReceiveBlock+0xa8>)
 80019e8:	f004 fdf2 	bl	80065d0 <HAL_SPI_TransmitReceive_DMA>
 80019ec:	4603      	mov	r3, r0
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d001      	beq.n	80019f6 <SD_ReceiveBlock+0x5a>
        return SD_ERROR_DMA_START;
 80019f2:	2303      	movs	r3, #3
 80019f4:	e01e      	b.n	8001a34 <SD_ReceiveBlock+0x98>

    uint32_t wait_timeout = HAL_GetTick() + 100;
 80019f6:	f002 fadb 	bl	8003fb0 <HAL_GetTick>
 80019fa:	4603      	mov	r3, r0
 80019fc:	3364      	adds	r3, #100	@ 0x64
 80019fe:	60bb      	str	r3, [r7, #8]
    while (spi_dma_completed == 0) {
 8001a00:	e00a      	b.n	8001a18 <SD_ReceiveBlock+0x7c>
        if (HAL_GetTick() > wait_timeout) {
 8001a02:	f002 fad5 	bl	8003fb0 <HAL_GetTick>
 8001a06:	4602      	mov	r2, r0
 8001a08:	68bb      	ldr	r3, [r7, #8]
 8001a0a:	4293      	cmp	r3, r2
 8001a0c:	d204      	bcs.n	8001a18 <SD_ReceiveBlock+0x7c>
            HAL_SPI_Abort(&hspi2);
 8001a0e:	480d      	ldr	r0, [pc, #52]	@ (8001a44 <SD_ReceiveBlock+0xa8>)
 8001a10:	f004 ff64 	bl	80068dc <HAL_SPI_Abort>
            return SD_ERROR_DMA_TIMEOUT;
 8001a14:	2304      	movs	r3, #4
 8001a16:	e00d      	b.n	8001a34 <SD_ReceiveBlock+0x98>
    while (spi_dma_completed == 0) {
 8001a18:	4b08      	ldr	r3, [pc, #32]	@ (8001a3c <SD_ReceiveBlock+0xa0>)
 8001a1a:	781b      	ldrb	r3, [r3, #0]
 8001a1c:	b2db      	uxtb	r3, r3
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d0ef      	beq.n	8001a02 <SD_ReceiveBlock+0x66>
        }
    }
    SPI_Wait_Not_Busy();
 8001a22:	f7ff fdd3 	bl	80015cc <SPI_Wait_Not_Busy>
    SPI_TransmitReceive(0xFF);
 8001a26:	20ff      	movs	r0, #255	@ 0xff
 8001a28:	f7ff fdba 	bl	80015a0 <SPI_TransmitReceive>
    SPI_TransmitReceive(0xFF);
 8001a2c:	20ff      	movs	r0, #255	@ 0xff
 8001a2e:	f7ff fdb7 	bl	80015a0 <SPI_TransmitReceive>

    return SD_OK;
 8001a32:	2300      	movs	r3, #0
}
 8001a34:	4618      	mov	r0, r3
 8001a36:	3710      	adds	r7, #16
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bd80      	pop	{r7, pc}
 8001a3c:	20000fc1 	.word	0x20000fc1
 8001a40:	20000fc4 	.word	0x20000fc4
 8001a44:	20001228 	.word	0x20001228

08001a48 <SD_SendBlockDMA>:


static uint8_t SD_SendBlockDMA(const uint8_t*buf, uint8_t cmd) //512
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b086      	sub	sp, #24
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
 8001a50:	460b      	mov	r3, r1
 8001a52:	70fb      	strb	r3, [r7, #3]
    uint16_t retry = 0;
 8001a54:	2300      	movs	r3, #0
 8001a56:	82fb      	strh	r3, [r7, #22]

    do {
        if (SPI_TransmitReceive(0xFF) == 0xFF)
 8001a58:	20ff      	movs	r0, #255	@ 0xff
 8001a5a:	f7ff fda1 	bl	80015a0 <SPI_TransmitReceive>
 8001a5e:	4603      	mov	r3, r0
 8001a60:	2bff      	cmp	r3, #255	@ 0xff
 8001a62:	d008      	beq.n	8001a76 <SD_SendBlockDMA+0x2e>
        	break;
        retry++;
 8001a64:	8afb      	ldrh	r3, [r7, #22]
 8001a66:	3301      	adds	r3, #1
 8001a68:	82fb      	strh	r3, [r7, #22]
    } while (retry < 0xFFFF);
 8001a6a:	8afb      	ldrh	r3, [r7, #22]
 8001a6c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001a70:	4293      	cmp	r3, r2
 8001a72:	d1f1      	bne.n	8001a58 <SD_SendBlockDMA+0x10>
 8001a74:	e000      	b.n	8001a78 <SD_SendBlockDMA+0x30>
        	break;
 8001a76:	bf00      	nop
    if (retry >= 0xFFFF)
 8001a78:	8afb      	ldrh	r3, [r7, #22]
 8001a7a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001a7e:	4293      	cmp	r3, r2
 8001a80:	d101      	bne.n	8001a86 <SD_SendBlockDMA+0x3e>
    	return 1;
 8001a82:	2301      	movs	r3, #1
 8001a84:	e03f      	b.n	8001b06 <SD_SendBlockDMA+0xbe>
    SPI_TransmitReceive(cmd);
 8001a86:	78fb      	ldrb	r3, [r7, #3]
 8001a88:	4618      	mov	r0, r3
 8001a8a:	f7ff fd89 	bl	80015a0 <SPI_TransmitReceive>
    if (cmd != 0xFD)
 8001a8e:	78fb      	ldrb	r3, [r7, #3]
 8001a90:	2bfd      	cmp	r3, #253	@ 0xfd
 8001a92:	d037      	beq.n	8001b04 <SD_SendBlockDMA+0xbc>
    {
        spi_dma_completed = 0;
 8001a94:	4b1e      	ldr	r3, [pc, #120]	@ (8001b10 <SD_SendBlockDMA+0xc8>)
 8001a96:	2200      	movs	r2, #0
 8001a98:	701a      	strb	r2, [r3, #0]
        if (HAL_SPI_Transmit_DMA(&hspi2, (uint8_t*)buf, 512) != HAL_OK)
 8001a9a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001a9e:	6879      	ldr	r1, [r7, #4]
 8001aa0:	481c      	ldr	r0, [pc, #112]	@ (8001b14 <SD_SendBlockDMA+0xcc>)
 8001aa2:	f004 fca7 	bl	80063f4 <HAL_SPI_Transmit_DMA>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d001      	beq.n	8001ab0 <SD_SendBlockDMA+0x68>
            return 2;
 8001aac:	2302      	movs	r3, #2
 8001aae:	e02a      	b.n	8001b06 <SD_SendBlockDMA+0xbe>
        uint32_t wait_timeout = HAL_GetTick() + 100;
 8001ab0:	f002 fa7e 	bl	8003fb0 <HAL_GetTick>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	3364      	adds	r3, #100	@ 0x64
 8001ab8:	613b      	str	r3, [r7, #16]
        while (spi_dma_completed == 0)
 8001aba:	e00a      	b.n	8001ad2 <SD_SendBlockDMA+0x8a>
        {
            if (HAL_GetTick() > wait_timeout)
 8001abc:	f002 fa78 	bl	8003fb0 <HAL_GetTick>
 8001ac0:	4602      	mov	r2, r0
 8001ac2:	693b      	ldr	r3, [r7, #16]
 8001ac4:	4293      	cmp	r3, r2
 8001ac6:	d204      	bcs.n	8001ad2 <SD_SendBlockDMA+0x8a>
            {
                HAL_SPI_Abort(&hspi2);
 8001ac8:	4812      	ldr	r0, [pc, #72]	@ (8001b14 <SD_SendBlockDMA+0xcc>)
 8001aca:	f004 ff07 	bl	80068dc <HAL_SPI_Abort>
                return 3;
 8001ace:	2303      	movs	r3, #3
 8001ad0:	e019      	b.n	8001b06 <SD_SendBlockDMA+0xbe>
        while (spi_dma_completed == 0)
 8001ad2:	4b0f      	ldr	r3, [pc, #60]	@ (8001b10 <SD_SendBlockDMA+0xc8>)
 8001ad4:	781b      	ldrb	r3, [r3, #0]
 8001ad6:	b2db      	uxtb	r3, r3
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d0ef      	beq.n	8001abc <SD_SendBlockDMA+0x74>
            }
        }
        SPI_Wait_Not_Busy();
 8001adc:	f7ff fd76 	bl	80015cc <SPI_Wait_Not_Busy>
        SPI_TransmitReceive(0xFF);
 8001ae0:	20ff      	movs	r0, #255	@ 0xff
 8001ae2:	f7ff fd5d 	bl	80015a0 <SPI_TransmitReceive>
        SPI_TransmitReceive(0xFF);
 8001ae6:	20ff      	movs	r0, #255	@ 0xff
 8001ae8:	f7ff fd5a 	bl	80015a0 <SPI_TransmitReceive>
        uint8_t r1 = SPI_TransmitReceive(0xFF);
 8001aec:	20ff      	movs	r0, #255	@ 0xff
 8001aee:	f7ff fd57 	bl	80015a0 <SPI_TransmitReceive>
 8001af2:	4603      	mov	r3, r0
 8001af4:	73fb      	strb	r3, [r7, #15]
        if ((r1 & 0x1F) != 0x05)
 8001af6:	7bfb      	ldrb	r3, [r7, #15]
 8001af8:	f003 031f 	and.w	r3, r3, #31
 8001afc:	2b05      	cmp	r3, #5
 8001afe:	d001      	beq.n	8001b04 <SD_SendBlockDMA+0xbc>
        	return 4;
 8001b00:	2304      	movs	r3, #4
 8001b02:	e000      	b.n	8001b06 <SD_SendBlockDMA+0xbe>
    }
    return 0;
 8001b04:	2300      	movs	r3, #0
}
 8001b06:	4618      	mov	r0, r3
 8001b08:	3718      	adds	r7, #24
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bd80      	pop	{r7, pc}
 8001b0e:	bf00      	nop
 8001b10:	20000fc1 	.word	0x20000fc1
 8001b14:	20001228 	.word	0x20001228

08001b18 <SD_ReadDisk>:


uint8_t SD_ReadDisk(uint8_t*buf, uint32_t sector, uint8_t cnt) //SDbuf sector cnt
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b086      	sub	sp, #24
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	60f8      	str	r0, [r7, #12]
 8001b20:	60b9      	str	r1, [r7, #8]
 8001b22:	4613      	mov	r3, r2
 8001b24:	71fb      	strb	r3, [r7, #7]
    uint8_t r1;
    SD_CS_LOW();
 8001b26:	2200      	movs	r2, #0
 8001b28:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001b2c:	4826      	ldr	r0, [pc, #152]	@ (8001bc8 <SD_ReadDisk+0xb0>)
 8001b2e:	f002 ff7d 	bl	8004a2c <HAL_GPIO_WritePin>
    if (SD_TYPE != V2HC) sector *= 512;
 8001b32:	4b26      	ldr	r3, [pc, #152]	@ (8001bcc <SD_ReadDisk+0xb4>)
 8001b34:	781b      	ldrb	r3, [r3, #0]
 8001b36:	2b06      	cmp	r3, #6
 8001b38:	d002      	beq.n	8001b40 <SD_ReadDisk+0x28>
 8001b3a:	68bb      	ldr	r3, [r7, #8]
 8001b3c:	025b      	lsls	r3, r3, #9
 8001b3e:	60bb      	str	r3, [r7, #8]

    if (cnt == 1)
 8001b40:	79fb      	ldrb	r3, [r7, #7]
 8001b42:	2b01      	cmp	r3, #1
 8001b44:	d111      	bne.n	8001b6a <SD_ReadDisk+0x52>
    {
        r1 = SD_SendCmd(CMD17, sector, 0);
 8001b46:	2200      	movs	r2, #0
 8001b48:	68b9      	ldr	r1, [r7, #8]
 8001b4a:	2011      	movs	r0, #17
 8001b4c:	f7ff fdc6 	bl	80016dc <SD_SendCmd>
 8001b50:	4603      	mov	r3, r0
 8001b52:	75fb      	strb	r3, [r7, #23]
        if (r1 == 0)
 8001b54:	7dfb      	ldrb	r3, [r7, #23]
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d12a      	bne.n	8001bb0 <SD_ReadDisk+0x98>
            r1 = SD_ReceiveBlock(buf, 512);
 8001b5a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001b5e:	68f8      	ldr	r0, [r7, #12]
 8001b60:	f7ff ff1c 	bl	800199c <SD_ReceiveBlock>
 8001b64:	4603      	mov	r3, r0
 8001b66:	75fb      	strb	r3, [r7, #23]
 8001b68:	e022      	b.n	8001bb0 <SD_ReadDisk+0x98>
    }
    else
    {
        r1 = SD_SendCmd(CMD18, sector, 0);
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	68b9      	ldr	r1, [r7, #8]
 8001b6e:	2012      	movs	r0, #18
 8001b70:	f7ff fdb4 	bl	80016dc <SD_SendCmd>
 8001b74:	4603      	mov	r3, r0
 8001b76:	75fb      	strb	r3, [r7, #23]
        if (r1 == 0)
 8001b78:	7dfb      	ldrb	r3, [r7, #23]
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d118      	bne.n	8001bb0 <SD_ReadDisk+0x98>
        {
            do {
                r1 = SD_ReceiveBlock(buf, 512);
 8001b7e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001b82:	68f8      	ldr	r0, [r7, #12]
 8001b84:	f7ff ff0a 	bl	800199c <SD_ReceiveBlock>
 8001b88:	4603      	mov	r3, r0
 8001b8a:	75fb      	strb	r3, [r7, #23]
                buf += 512;
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001b92:	60fb      	str	r3, [r7, #12]
            } while (--cnt && r1 == SD_OK);
 8001b94:	79fb      	ldrb	r3, [r7, #7]
 8001b96:	3b01      	subs	r3, #1
 8001b98:	71fb      	strb	r3, [r7, #7]
 8001b9a:	79fb      	ldrb	r3, [r7, #7]
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d002      	beq.n	8001ba6 <SD_ReadDisk+0x8e>
 8001ba0:	7dfb      	ldrb	r3, [r7, #23]
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d0eb      	beq.n	8001b7e <SD_ReadDisk+0x66>
            SD_SendCmd(CMD12, 0, 0);
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	2100      	movs	r1, #0
 8001baa:	200c      	movs	r0, #12
 8001bac:	f7ff fd96 	bl	80016dc <SD_SendCmd>
        }
    }
    SD_CS_HIGH();
 8001bb0:	2201      	movs	r2, #1
 8001bb2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001bb6:	4804      	ldr	r0, [pc, #16]	@ (8001bc8 <SD_ReadDisk+0xb0>)
 8001bb8:	f002 ff38 	bl	8004a2c <HAL_GPIO_WritePin>
    return r1;
 8001bbc:	7dfb      	ldrb	r3, [r7, #23]
}
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	3718      	adds	r7, #24
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}
 8001bc6:	bf00      	nop
 8001bc8:	48000400 	.word	0x48000400
 8001bcc:	20000fc0 	.word	0x20000fc0

08001bd0 <SD_WriteDisk>:

uint8_t SD_WriteDisk(const uint8_t*buf, uint32_t sector, uint8_t cnt) {
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b086      	sub	sp, #24
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	60f8      	str	r0, [r7, #12]
 8001bd8:	60b9      	str	r1, [r7, #8]
 8001bda:	4613      	mov	r3, r2
 8001bdc:	71fb      	strb	r3, [r7, #7]
    uint8_t r1;
    SD_CS_LOW();
 8001bde:	2200      	movs	r2, #0
 8001be0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001be4:	4838      	ldr	r0, [pc, #224]	@ (8001cc8 <SD_WriteDisk+0xf8>)
 8001be6:	f002 ff21 	bl	8004a2c <HAL_GPIO_WritePin>
    if (SD_TYPE != V2HC) sector *= 512;
 8001bea:	4b38      	ldr	r3, [pc, #224]	@ (8001ccc <SD_WriteDisk+0xfc>)
 8001bec:	781b      	ldrb	r3, [r3, #0]
 8001bee:	2b06      	cmp	r3, #6
 8001bf0:	d002      	beq.n	8001bf8 <SD_WriteDisk+0x28>
 8001bf2:	68bb      	ldr	r3, [r7, #8]
 8001bf4:	025b      	lsls	r3, r3, #9
 8001bf6:	60bb      	str	r3, [r7, #8]
    if (cnt == 1)
 8001bf8:	79fb      	ldrb	r3, [r7, #7]
 8001bfa:	2b01      	cmp	r3, #1
 8001bfc:	d11a      	bne.n	8001c34 <SD_WriteDisk+0x64>
    {
        r1 = SD_SendCmd(CMD24, sector, 0);
 8001bfe:	2200      	movs	r2, #0
 8001c00:	68b9      	ldr	r1, [r7, #8]
 8001c02:	2018      	movs	r0, #24
 8001c04:	f7ff fd6a 	bl	80016dc <SD_SendCmd>
 8001c08:	4603      	mov	r3, r0
 8001c0a:	75fb      	strb	r3, [r7, #23]
        if (r1 == 0)
 8001c0c:	7dfb      	ldrb	r3, [r7, #23]
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d14f      	bne.n	8001cb2 <SD_WriteDisk+0xe2>
        {
            r1 = SD_SendBlockDMA(buf, 0xFE);
 8001c12:	21fe      	movs	r1, #254	@ 0xfe
 8001c14:	68f8      	ldr	r0, [r7, #12]
 8001c16:	f7ff ff17 	bl	8001a48 <SD_SendBlockDMA>
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	75fb      	strb	r3, [r7, #23]
            if (r1 == 0)
 8001c1e:	7dfb      	ldrb	r3, [r7, #23]
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d146      	bne.n	8001cb2 <SD_WriteDisk+0xe2>
            {
                if (SD_Wait_Ready() != 0)
 8001c24:	f7ff fcf0 	bl	8001608 <SD_Wait_Ready>
 8001c28:	4603      	mov	r3, r0
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d041      	beq.n	8001cb2 <SD_WriteDisk+0xe2>
                    r1 = 1;
 8001c2e:	2301      	movs	r3, #1
 8001c30:	75fb      	strb	r3, [r7, #23]
 8001c32:	e03e      	b.n	8001cb2 <SD_WriteDisk+0xe2>
            }
        }
    }
    else
    {
        if (SD_TYPE != MMC)
 8001c34:	4b25      	ldr	r3, [pc, #148]	@ (8001ccc <SD_WriteDisk+0xfc>)
 8001c36:	781b      	ldrb	r3, [r3, #0]
 8001c38:	2b01      	cmp	r3, #1
 8001c3a:	d00a      	beq.n	8001c52 <SD_WriteDisk+0x82>
        {
            SD_SendCmd(CMD55, 0, 0);
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	2100      	movs	r1, #0
 8001c40:	2037      	movs	r0, #55	@ 0x37
 8001c42:	f7ff fd4b 	bl	80016dc <SD_SendCmd>
            SD_SendCmd(CMD23, cnt, 0);
 8001c46:	79fb      	ldrb	r3, [r7, #7]
 8001c48:	2200      	movs	r2, #0
 8001c4a:	4619      	mov	r1, r3
 8001c4c:	2017      	movs	r0, #23
 8001c4e:	f7ff fd45 	bl	80016dc <SD_SendCmd>
        }
        r1 = SD_SendCmd(CMD25, sector, 0);
 8001c52:	2200      	movs	r2, #0
 8001c54:	68b9      	ldr	r1, [r7, #8]
 8001c56:	2019      	movs	r0, #25
 8001c58:	f7ff fd40 	bl	80016dc <SD_SendCmd>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	75fb      	strb	r3, [r7, #23]
        if (r1 == 0)
 8001c60:	7dfb      	ldrb	r3, [r7, #23]
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d125      	bne.n	8001cb2 <SD_WriteDisk+0xe2>
        {
            do {
                r1 = SD_SendBlockDMA(buf, 0xFC);
 8001c66:	21fc      	movs	r1, #252	@ 0xfc
 8001c68:	68f8      	ldr	r0, [r7, #12]
 8001c6a:	f7ff feed 	bl	8001a48 <SD_SendBlockDMA>
 8001c6e:	4603      	mov	r3, r0
 8001c70:	75fb      	strb	r3, [r7, #23]
                if (r1 != 0)
 8001c72:	7dfb      	ldrb	r3, [r7, #23]
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d10a      	bne.n	8001c8e <SD_WriteDisk+0xbe>
                	break;
                buf += 512;
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001c7e:	60fb      	str	r3, [r7, #12]
            } while (--cnt);
 8001c80:	79fb      	ldrb	r3, [r7, #7]
 8001c82:	3b01      	subs	r3, #1
 8001c84:	71fb      	strb	r3, [r7, #7]
 8001c86:	79fb      	ldrb	r3, [r7, #7]
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d1ec      	bne.n	8001c66 <SD_WriteDisk+0x96>
 8001c8c:	e000      	b.n	8001c90 <SD_WriteDisk+0xc0>
                	break;
 8001c8e:	bf00      	nop
            if (SD_SendBlockDMA(0, 0xFD) == 0)
 8001c90:	21fd      	movs	r1, #253	@ 0xfd
 8001c92:	2000      	movs	r0, #0
 8001c94:	f7ff fed8 	bl	8001a48 <SD_SendBlockDMA>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d107      	bne.n	8001cae <SD_WriteDisk+0xde>
            {
                 if (SD_Wait_Ready() != 0)
 8001c9e:	f7ff fcb3 	bl	8001608 <SD_Wait_Ready>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d004      	beq.n	8001cb2 <SD_WriteDisk+0xe2>
                     r1 = 1;
 8001ca8:	2301      	movs	r3, #1
 8001caa:	75fb      	strb	r3, [r7, #23]
 8001cac:	e001      	b.n	8001cb2 <SD_WriteDisk+0xe2>
            }
            else
                r1 = 1;
 8001cae:	2301      	movs	r3, #1
 8001cb0:	75fb      	strb	r3, [r7, #23]
        }
    }
    SD_CS_HIGH();
 8001cb2:	2201      	movs	r2, #1
 8001cb4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001cb8:	4803      	ldr	r0, [pc, #12]	@ (8001cc8 <SD_WriteDisk+0xf8>)
 8001cba:	f002 feb7 	bl	8004a2c <HAL_GPIO_WritePin>
    return r1;
 8001cbe:	7dfb      	ldrb	r3, [r7, #23]
}
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	3718      	adds	r7, #24
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	bd80      	pop	{r7, pc}
 8001cc8:	48000400 	.word	0x48000400
 8001ccc:	20000fc0 	.word	0x20000fc0

08001cd0 <SD_GETCSD>:
uint8_t SD_GETCSD(uint8_t *csd_data) //CSD
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b084      	sub	sp, #16
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
	SD_CS_LOW();
 8001cd8:	2200      	movs	r2, #0
 8001cda:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001cde:	4810      	ldr	r0, [pc, #64]	@ (8001d20 <SD_GETCSD+0x50>)
 8001ce0:	f002 fea4 	bl	8004a2c <HAL_GPIO_WritePin>
	uint8_t r1;
    if(SD_SendCmd(CMD9,0,0) == 0)
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	2100      	movs	r1, #0
 8001ce8:	2009      	movs	r0, #9
 8001cea:	f7ff fcf7 	bl	80016dc <SD_SendCmd>
 8001cee:	4603      	mov	r3, r0
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d105      	bne.n	8001d00 <SD_GETCSD+0x30>
    {
    	r1=SD_ReceiveBlock(csd_data, 16);
 8001cf4:	2110      	movs	r1, #16
 8001cf6:	6878      	ldr	r0, [r7, #4]
 8001cf8:	f7ff fe50 	bl	800199c <SD_ReceiveBlock>
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	73fb      	strb	r3, [r7, #15]
    }
	SD_CS_HIGH();
 8001d00:	2201      	movs	r2, #1
 8001d02:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001d06:	4806      	ldr	r0, [pc, #24]	@ (8001d20 <SD_GETCSD+0x50>)
 8001d08:	f002 fe90 	bl	8004a2c <HAL_GPIO_WritePin>
	if(r1)
 8001d0c:	7bfb      	ldrb	r3, [r7, #15]
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d001      	beq.n	8001d16 <SD_GETCSD+0x46>
		return 1;
 8001d12:	2301      	movs	r3, #1
 8001d14:	e000      	b.n	8001d18 <SD_GETCSD+0x48>
	else
		return 0;
 8001d16:	2300      	movs	r3, #0
}
 8001d18:	4618      	mov	r0, r3
 8001d1a:	3710      	adds	r7, #16
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	bd80      	pop	{r7, pc}
 8001d20:	48000400 	.word	0x48000400

08001d24 <SD_GetSectorCount>:

uint32_t SD_GetSectorCount(void) //SD
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b086      	sub	sp, #24
 8001d28:	af00      	add	r7, sp, #0
    uint8_t csd[16];
    uint32_t Capacity;
    uint8_t n;
	uint16_t csize;
    if(SD_GETCSD(csd)!=0)
 8001d2a:	463b      	mov	r3, r7
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	f7ff ffcf 	bl	8001cd0 <SD_GETCSD>
 8001d32:	4603      	mov	r3, r0
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d001      	beq.n	8001d3c <SD_GetSectorCount+0x18>
    	return 0;
 8001d38:	2300      	movs	r3, #0
 8001d3a:	e03e      	b.n	8001dba <SD_GetSectorCount+0x96>
    if((csd[0]&0xC0)==0x40)
 8001d3c:	783b      	ldrb	r3, [r7, #0]
 8001d3e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8001d42:	2b40      	cmp	r3, #64	@ 0x40
 8001d44:	d10c      	bne.n	8001d60 <SD_GetSectorCount+0x3c>
    {
		csize = csd[9] + ((uint16_t)csd[8] << 8) + 1;
 8001d46:	7a7b      	ldrb	r3, [r7, #9]
 8001d48:	461a      	mov	r2, r3
 8001d4a:	7a3b      	ldrb	r3, [r7, #8]
 8001d4c:	021b      	lsls	r3, r3, #8
 8001d4e:	b29b      	uxth	r3, r3
 8001d50:	4413      	add	r3, r2
 8001d52:	b29b      	uxth	r3, r3
 8001d54:	3301      	adds	r3, #1
 8001d56:	823b      	strh	r3, [r7, #16]
		Capacity = (uint32_t)csize << 10;
 8001d58:	8a3b      	ldrh	r3, [r7, #16]
 8001d5a:	029b      	lsls	r3, r3, #10
 8001d5c:	617b      	str	r3, [r7, #20]
 8001d5e:	e02b      	b.n	8001db8 <SD_GetSectorCount+0x94>
    }
    else
    {
		n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8001d60:	797b      	ldrb	r3, [r7, #5]
 8001d62:	f003 030f 	and.w	r3, r3, #15
 8001d66:	b2da      	uxtb	r2, r3
 8001d68:	7abb      	ldrb	r3, [r7, #10]
 8001d6a:	09db      	lsrs	r3, r3, #7
 8001d6c:	b2db      	uxtb	r3, r3
 8001d6e:	4413      	add	r3, r2
 8001d70:	b2da      	uxtb	r2, r3
 8001d72:	7a7b      	ldrb	r3, [r7, #9]
 8001d74:	005b      	lsls	r3, r3, #1
 8001d76:	b2db      	uxtb	r3, r3
 8001d78:	f003 0306 	and.w	r3, r3, #6
 8001d7c:	b2db      	uxtb	r3, r3
 8001d7e:	4413      	add	r3, r2
 8001d80:	b2db      	uxtb	r3, r3
 8001d82:	3302      	adds	r3, #2
 8001d84:	74fb      	strb	r3, [r7, #19]
		csize = (csd[8] >> 6) + ((uint16_t)csd[7] << 2) + ((uint16_t)(csd[6] & 3) << 10) + 1;
 8001d86:	7a3b      	ldrb	r3, [r7, #8]
 8001d88:	099b      	lsrs	r3, r3, #6
 8001d8a:	b2db      	uxtb	r3, r3
 8001d8c:	461a      	mov	r2, r3
 8001d8e:	79fb      	ldrb	r3, [r7, #7]
 8001d90:	009b      	lsls	r3, r3, #2
 8001d92:	b29b      	uxth	r3, r3
 8001d94:	4413      	add	r3, r2
 8001d96:	b29a      	uxth	r2, r3
 8001d98:	79bb      	ldrb	r3, [r7, #6]
 8001d9a:	029b      	lsls	r3, r3, #10
 8001d9c:	b29b      	uxth	r3, r3
 8001d9e:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001da2:	b29b      	uxth	r3, r3
 8001da4:	4413      	add	r3, r2
 8001da6:	b29b      	uxth	r3, r3
 8001da8:	3301      	adds	r3, #1
 8001daa:	823b      	strh	r3, [r7, #16]
		Capacity= (uint32_t)csize << (n - 9);
 8001dac:	8a3a      	ldrh	r2, [r7, #16]
 8001dae:	7cfb      	ldrb	r3, [r7, #19]
 8001db0:	3b09      	subs	r3, #9
 8001db2:	fa02 f303 	lsl.w	r3, r2, r3
 8001db6:	617b      	str	r3, [r7, #20]
    }
    return Capacity;
 8001db8:	697b      	ldr	r3, [r7, #20]
}
 8001dba:	4618      	mov	r0, r3
 8001dbc:	3718      	adds	r7, #24
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	bd80      	pop	{r7, pc}

08001dc2 <file_exists>:

FRESULT file_exists(const char *path) //
{
 8001dc2:	b580      	push	{r7, lr}
 8001dc4:	b0ca      	sub	sp, #296	@ 0x128
 8001dc6:	af00      	add	r7, sp, #0
 8001dc8:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001dcc:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001dd0:	6018      	str	r0, [r3, #0]
    FILINFO fno;
    return f_stat(path, &fno);
 8001dd2:	f107 0208 	add.w	r2, r7, #8
 8001dd6:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001dda:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001dde:	4611      	mov	r1, r2
 8001de0:	6818      	ldr	r0, [r3, #0]
 8001de2:	f00c fae3 	bl	800e3ac <f_stat>
 8001de6:	4603      	mov	r3, r0
}
 8001de8:	4618      	mov	r0, r3
 8001dea:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bd80      	pop	{r7, pc}
	...

08001df4 <get_next_log_number>:

int get_next_log_number(void) //sd+1
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b0e4      	sub	sp, #400	@ 0x190
 8001df8:	af00      	add	r7, sp, #0
    if (cached_max_log_num == -1)
 8001dfa:	4b54      	ldr	r3, [pc, #336]	@ (8001f4c <get_next_log_number+0x158>)
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e02:	f040 8096 	bne.w	8001f32 <get_next_log_number+0x13e>
    {
        DIR dir;
        FILINFO fno;
        const char *prefix = LOG_PREFIX;
 8001e06:	4b52      	ldr	r3, [pc, #328]	@ (8001f50 <get_next_log_number+0x15c>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
        const size_t prefix_len = strlen(prefix);
 8001e0e:	f8d7 0180 	ldr.w	r0, [r7, #384]	@ 0x180
 8001e12:	f7fe fa3d 	bl	8000290 <strlen>
 8001e16:	f8c7 017c 	str.w	r0, [r7, #380]	@ 0x17c
        int max_num = -1;
 8001e1a:	f04f 33ff 	mov.w	r3, #4294967295
 8001e1e:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c

        if (f_opendir(&dir, "/") == FR_OK)
 8001e22:	463b      	mov	r3, r7
 8001e24:	494b      	ldr	r1, [pc, #300]	@ (8001f54 <get_next_log_number+0x160>)
 8001e26:	4618      	mov	r0, r3
 8001e28:	f00c f98a 	bl	800e140 <f_opendir>
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d179      	bne.n	8001f26 <get_next_log_number+0x132>
        {
            while (f_readdir(&dir, &fno) == FR_OK && fno.fname[0] != 0)
 8001e32:	e063      	b.n	8001efc <get_next_log_number+0x108>
            {
                char* name = fno.fname;
 8001e34:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8001e38:	331a      	adds	r3, #26
 8001e3a:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
                size_t len = strlen(name);
 8001e3e:	f8d7 0178 	ldr.w	r0, [r7, #376]	@ 0x178
 8001e42:	f7fe fa25 	bl	8000290 <strlen>
 8001e46:	f8c7 0174 	str.w	r0, [r7, #372]	@ 0x174

                if (len == prefix_len + 9 && strncmp(name, prefix, prefix_len) == 0)
 8001e4a:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8001e4e:	3309      	adds	r3, #9
 8001e50:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8001e54:	429a      	cmp	r2, r3
 8001e56:	d151      	bne.n	8001efc <get_next_log_number+0x108>
 8001e58:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 8001e5c:	f8d7 1180 	ldr.w	r1, [r7, #384]	@ 0x180
 8001e60:	f8d7 0178 	ldr.w	r0, [r7, #376]	@ 0x178
 8001e64:	f00d fd79 	bl	800f95a <strncmp>
 8001e68:	4603      	mov	r3, r0
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d146      	bne.n	8001efc <get_next_log_number+0x108>
                {
                    int num = 0;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
                    for (int i = 0; i < 5; i++)
 8001e74:	2300      	movs	r3, #0
 8001e76:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8001e7a:	e024      	b.n	8001ec6 <get_next_log_number+0xd2>
                    {
                        char c = name[prefix_len + i];
 8001e7c:	f8d7 2184 	ldr.w	r2, [r7, #388]	@ 0x184
 8001e80:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8001e84:	4413      	add	r3, r2
 8001e86:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8001e8a:	4413      	add	r3, r2
 8001e8c:	781b      	ldrb	r3, [r3, #0]
 8001e8e:	f887 3173 	strb.w	r3, [r7, #371]	@ 0x173
                        if (c < '0' || c > '9') break;
 8001e92:	f897 3173 	ldrb.w	r3, [r7, #371]	@ 0x173
 8001e96:	2b2f      	cmp	r3, #47	@ 0x2f
 8001e98:	d919      	bls.n	8001ece <get_next_log_number+0xda>
 8001e9a:	f897 3173 	ldrb.w	r3, [r7, #371]	@ 0x173
 8001e9e:	2b39      	cmp	r3, #57	@ 0x39
 8001ea0:	d815      	bhi.n	8001ece <get_next_log_number+0xda>
                        num = num * 10 + (c - '0');
 8001ea2:	f8d7 2188 	ldr.w	r2, [r7, #392]	@ 0x188
 8001ea6:	4613      	mov	r3, r2
 8001ea8:	009b      	lsls	r3, r3, #2
 8001eaa:	4413      	add	r3, r2
 8001eac:	005b      	lsls	r3, r3, #1
 8001eae:	461a      	mov	r2, r3
 8001eb0:	f897 3173 	ldrb.w	r3, [r7, #371]	@ 0x173
 8001eb4:	3b30      	subs	r3, #48	@ 0x30
 8001eb6:	4413      	add	r3, r2
 8001eb8:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
                    for (int i = 0; i < 5; i++)
 8001ebc:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8001ec0:	3301      	adds	r3, #1
 8001ec2:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8001ec6:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8001eca:	2b04      	cmp	r3, #4
 8001ecc:	ddd6      	ble.n	8001e7c <get_next_log_number+0x88>
                    }

                    if (strcmp(name + prefix_len + 5, ".txt") == 0)
 8001ece:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8001ed2:	3305      	adds	r3, #5
 8001ed4:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8001ed8:	4413      	add	r3, r2
 8001eda:	491f      	ldr	r1, [pc, #124]	@ (8001f58 <get_next_log_number+0x164>)
 8001edc:	4618      	mov	r0, r3
 8001ede:	f7fe f977 	bl	80001d0 <strcmp>
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d109      	bne.n	8001efc <get_next_log_number+0x108>
                    {
                        if (num > max_num) max_num = num;
 8001ee8:	f8d7 2188 	ldr.w	r2, [r7, #392]	@ 0x188
 8001eec:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8001ef0:	429a      	cmp	r2, r3
 8001ef2:	dd03      	ble.n	8001efc <get_next_log_number+0x108>
 8001ef4:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8001ef8:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
            while (f_readdir(&dir, &fno) == FR_OK && fno.fname[0] != 0)
 8001efc:	f107 0250 	add.w	r2, r7, #80	@ 0x50
 8001f00:	463b      	mov	r3, r7
 8001f02:	4611      	mov	r1, r2
 8001f04:	4618      	mov	r0, r3
 8001f06:	f00c f9ff 	bl	800e308 <f_readdir>
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d106      	bne.n	8001f1e <get_next_log_number+0x12a>
 8001f10:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8001f14:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8001f18:	7e9b      	ldrb	r3, [r3, #26]
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d18a      	bne.n	8001e34 <get_next_log_number+0x40>
                    }
                }
            }
            f_closedir(&dir);
 8001f1e:	463b      	mov	r3, r7
 8001f20:	4618      	mov	r0, r3
 8001f22:	f00c f9cb 	bl	800e2bc <f_closedir>
        }
        cached_max_log_num = (max_num < 0) ? 0 : max_num;
 8001f26:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8001f2a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8001f2e:	4a07      	ldr	r2, [pc, #28]	@ (8001f4c <get_next_log_number+0x158>)
 8001f30:	6013      	str	r3, [r2, #0]
    }
    	return ++cached_max_log_num;
 8001f32:	4b06      	ldr	r3, [pc, #24]	@ (8001f4c <get_next_log_number+0x158>)
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	3301      	adds	r3, #1
 8001f38:	4a04      	ldr	r2, [pc, #16]	@ (8001f4c <get_next_log_number+0x158>)
 8001f3a:	6013      	str	r3, [r2, #0]
 8001f3c:	4b03      	ldr	r3, [pc, #12]	@ (8001f4c <get_next_log_number+0x158>)
 8001f3e:	681b      	ldr	r3, [r3, #0]
}
 8001f40:	4618      	mov	r0, r3
 8001f42:	f507 77c8 	add.w	r7, r7, #400	@ 0x190
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bd80      	pop	{r7, pc}
 8001f4a:	bf00      	nop
 8001f4c:	20000008 	.word	0x20000008
 8001f50:	20000004 	.word	0x20000004
 8001f54:	080142fc 	.word	0x080142fc
 8001f58:	08014300 	.word	0x08014300

08001f5c <read_config>:
#include "sdconfig.h"
#include "user_spi.h"
#include "user_usart.h"

FRESULT read_config(char *buffer, uint16_t buf_size) //
{
 8001f5c:	b590      	push	{r4, r7, lr}
 8001f5e:	f5ad 7d1d 	sub.w	sp, sp, #628	@ 0x274
 8001f62:	af00      	add	r7, sp, #0
 8001f64:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8001f68:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 8001f6c:	6018      	str	r0, [r3, #0]
 8001f6e:	460a      	mov	r2, r1
 8001f70:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8001f74:	f2a3 236e 	subw	r3, r3, #622	@ 0x26e
 8001f78:	801a      	strh	r2, [r3, #0]
    FIL fil;
    FRESULT res = f_open(&fil, CONFIG_FILE, FA_READ);
 8001f7a:	4b1d      	ldr	r3, [pc, #116]	@ (8001ff0 <read_config+0x94>)
 8001f7c:	6819      	ldr	r1, [r3, #0]
 8001f7e:	f107 0310 	add.w	r3, r7, #16
 8001f82:	2201      	movs	r2, #1
 8001f84:	4618      	mov	r0, r3
 8001f86:	f00b f979 	bl	800d27c <f_open>
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	f887 326f 	strb.w	r3, [r7, #623]	@ 0x26f
    if(res == FR_OK)
 8001f90:	f897 326f 	ldrb.w	r3, [r7, #623]	@ 0x26f
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d124      	bne.n	8001fe2 <read_config+0x86>
    {
        UINT br;
        f_read(&fil, buffer, buf_size - 1, &br);
 8001f98:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8001f9c:	f2a3 236e 	subw	r3, r3, #622	@ 0x26e
 8001fa0:	881b      	ldrh	r3, [r3, #0]
 8001fa2:	3b01      	subs	r3, #1
 8001fa4:	461c      	mov	r4, r3
 8001fa6:	f107 030c 	add.w	r3, r7, #12
 8001faa:	f507 721c 	add.w	r2, r7, #624	@ 0x270
 8001fae:	f5a2 711b 	sub.w	r1, r2, #620	@ 0x26c
 8001fb2:	f107 0010 	add.w	r0, r7, #16
 8001fb6:	4622      	mov	r2, r4
 8001fb8:	6809      	ldr	r1, [r1, #0]
 8001fba:	f00b fc39 	bl	800d830 <f_read>
        buffer[br] = '\0';
 8001fbe:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8001fc2:	f5a3 7319 	sub.w	r3, r3, #612	@ 0x264
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	f507 721c 	add.w	r2, r7, #624	@ 0x270
 8001fcc:	f5a2 721b 	sub.w	r2, r2, #620	@ 0x26c
 8001fd0:	6812      	ldr	r2, [r2, #0]
 8001fd2:	4413      	add	r3, r2
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	701a      	strb	r2, [r3, #0]
        f_close(&fil);
 8001fd8:	f107 0310 	add.w	r3, r7, #16
 8001fdc:	4618      	mov	r0, r3
 8001fde:	f00c f885 	bl	800e0ec <f_close>
    }
    return res;
 8001fe2:	f897 326f 	ldrb.w	r3, [r7, #623]	@ 0x26f
}
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	f507 771d 	add.w	r7, r7, #628	@ 0x274
 8001fec:	46bd      	mov	sp, r7
 8001fee:	bd90      	pop	{r4, r7, pc}
 8001ff0:	20000000 	.word	0x20000000

08001ff4 <parse_config>:

SD_Config parse_config(const char *config_text) //
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b086      	sub	sp, #24
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
 8001ffc:	6039      	str	r1, [r7, #0]
	SD_Config config =
 8001ffe:	4b47      	ldr	r3, [pc, #284]	@ (800211c <parse_config+0x128>)
 8002000:	881b      	ldrh	r3, [r3, #0]
 8002002:	b29b      	uxth	r3, r3
 8002004:	813b      	strh	r3, [r7, #8]
 8002006:	4b46      	ldr	r3, [pc, #280]	@ (8002120 <parse_config+0x12c>)
 8002008:	881b      	ldrh	r3, [r3, #0]
 800200a:	817b      	strh	r3, [r7, #10]
 800200c:	4b45      	ldr	r3, [pc, #276]	@ (8002124 <parse_config+0x130>)
 800200e:	881b      	ldrh	r3, [r3, #0]
 8002010:	81bb      	strh	r3, [r7, #12]
 8002012:	4b45      	ldr	r3, [pc, #276]	@ (8002128 <parse_config+0x134>)
 8002014:	881b      	ldrh	r3, [r3, #0]
 8002016:	81fb      	strh	r3, [r7, #14]
		.peakth = PEAKTH,
		.almstth = ALMSTTH,
		.pkwnd = PKWND
	};

    const char *section = strstr(config_text, CONFIG_SECTION);
 8002018:	4944      	ldr	r1, [pc, #272]	@ (800212c <parse_config+0x138>)
 800201a:	6838      	ldr	r0, [r7, #0]
 800201c:	f00d fcaf 	bl	800f97e <strstr>
 8002020:	6138      	str	r0, [r7, #16]
    if (!section) return config;
 8002022:	693b      	ldr	r3, [r7, #16]
 8002024:	2b00      	cmp	r3, #0
 8002026:	d107      	bne.n	8002038 <parse_config+0x44>
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	461a      	mov	r2, r3
 800202c:	f107 0308 	add.w	r3, r7, #8
 8002030:	cb03      	ldmia	r3!, {r0, r1}
 8002032:	6010      	str	r0, [r2, #0]
 8002034:	6051      	str	r1, [r2, #4]
 8002036:	e06c      	b.n	8002112 <parse_config+0x11e>

    const char *ptr = section + strlen(CONFIG_SECTION);
 8002038:	693b      	ldr	r3, [r7, #16]
 800203a:	330a      	adds	r3, #10
 800203c:	617b      	str	r3, [r7, #20]

    while (*ptr != '\0' && *ptr != '[')
 800203e:	e059      	b.n	80020f4 <parse_config+0x100>
    {
        if (strncmp(ptr, RECODE_KEY, strlen(RECODE_KEY)) == 0)
 8002040:	220c      	movs	r2, #12
 8002042:	493b      	ldr	r1, [pc, #236]	@ (8002130 <parse_config+0x13c>)
 8002044:	6978      	ldr	r0, [r7, #20]
 8002046:	f00d fc88 	bl	800f95a <strncmp>
 800204a:	4603      	mov	r3, r0
 800204c:	2b00      	cmp	r3, #0
 800204e:	d109      	bne.n	8002064 <parse_config+0x70>
        {
            ptr += strlen(RECODE_KEY) + 1;
 8002050:	697b      	ldr	r3, [r7, #20]
 8002052:	330d      	adds	r3, #13
 8002054:	617b      	str	r3, [r7, #20]
            config.receiver_code = atoi(ptr);
 8002056:	6978      	ldr	r0, [r7, #20]
 8002058:	f00c fb51 	bl	800e6fe <atoi>
 800205c:	4603      	mov	r3, r0
 800205e:	b29b      	uxth	r3, r3
 8002060:	813b      	strh	r3, [r7, #8]
 8002062:	e038      	b.n	80020d6 <parse_config+0xe2>
        }
        else if (strncmp(ptr, PEAKTH_KEY, strlen(PEAKTH_KEY)) == 0)
 8002064:	2206      	movs	r2, #6
 8002066:	4933      	ldr	r1, [pc, #204]	@ (8002134 <parse_config+0x140>)
 8002068:	6978      	ldr	r0, [r7, #20]
 800206a:	f00d fc76 	bl	800f95a <strncmp>
 800206e:	4603      	mov	r3, r0
 8002070:	2b00      	cmp	r3, #0
 8002072:	d109      	bne.n	8002088 <parse_config+0x94>
        {
            ptr += strlen(PEAKTH_KEY) + 1;
 8002074:	697b      	ldr	r3, [r7, #20]
 8002076:	3307      	adds	r3, #7
 8002078:	617b      	str	r3, [r7, #20]
            config.peakth = atoi(ptr);
 800207a:	6978      	ldr	r0, [r7, #20]
 800207c:	f00c fb3f 	bl	800e6fe <atoi>
 8002080:	4603      	mov	r3, r0
 8002082:	b29b      	uxth	r3, r3
 8002084:	817b      	strh	r3, [r7, #10]
 8002086:	e026      	b.n	80020d6 <parse_config+0xe2>
        }
        else if (strncmp(ptr, ALMSTTH_KEY, strlen(ALMSTTH_KEY)) == 0)
 8002088:	2207      	movs	r2, #7
 800208a:	492b      	ldr	r1, [pc, #172]	@ (8002138 <parse_config+0x144>)
 800208c:	6978      	ldr	r0, [r7, #20]
 800208e:	f00d fc64 	bl	800f95a <strncmp>
 8002092:	4603      	mov	r3, r0
 8002094:	2b00      	cmp	r3, #0
 8002096:	d109      	bne.n	80020ac <parse_config+0xb8>
        {
            ptr += strlen(ALMSTTH_KEY) + 1;
 8002098:	697b      	ldr	r3, [r7, #20]
 800209a:	3308      	adds	r3, #8
 800209c:	617b      	str	r3, [r7, #20]
            config.almstth = atoi(ptr);
 800209e:	6978      	ldr	r0, [r7, #20]
 80020a0:	f00c fb2d 	bl	800e6fe <atoi>
 80020a4:	4603      	mov	r3, r0
 80020a6:	b29b      	uxth	r3, r3
 80020a8:	81bb      	strh	r3, [r7, #12]
 80020aa:	e014      	b.n	80020d6 <parse_config+0xe2>
        }
        else if (strncmp(ptr, PKWND_KEY, strlen(PKWND_KEY)) == 0)
 80020ac:	2205      	movs	r2, #5
 80020ae:	4923      	ldr	r1, [pc, #140]	@ (800213c <parse_config+0x148>)
 80020b0:	6978      	ldr	r0, [r7, #20]
 80020b2:	f00d fc52 	bl	800f95a <strncmp>
 80020b6:	4603      	mov	r3, r0
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d10c      	bne.n	80020d6 <parse_config+0xe2>
		{
			ptr += strlen(PKWND_KEY) + 1;
 80020bc:	697b      	ldr	r3, [r7, #20]
 80020be:	3306      	adds	r3, #6
 80020c0:	617b      	str	r3, [r7, #20]
			config.pkwnd = atoi(ptr);
 80020c2:	6978      	ldr	r0, [r7, #20]
 80020c4:	f00c fb1b 	bl	800e6fe <atoi>
 80020c8:	4603      	mov	r3, r0
 80020ca:	b29b      	uxth	r3, r3
 80020cc:	81fb      	strh	r3, [r7, #14]
		}

        while (*ptr != '\n' && *ptr != '\0') ptr++;
 80020ce:	e002      	b.n	80020d6 <parse_config+0xe2>
 80020d0:	697b      	ldr	r3, [r7, #20]
 80020d2:	3301      	adds	r3, #1
 80020d4:	617b      	str	r3, [r7, #20]
 80020d6:	697b      	ldr	r3, [r7, #20]
 80020d8:	781b      	ldrb	r3, [r3, #0]
 80020da:	2b0a      	cmp	r3, #10
 80020dc:	d003      	beq.n	80020e6 <parse_config+0xf2>
 80020de:	697b      	ldr	r3, [r7, #20]
 80020e0:	781b      	ldrb	r3, [r3, #0]
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d1f4      	bne.n	80020d0 <parse_config+0xdc>
        if (*ptr == '\n') ptr++;
 80020e6:	697b      	ldr	r3, [r7, #20]
 80020e8:	781b      	ldrb	r3, [r3, #0]
 80020ea:	2b0a      	cmp	r3, #10
 80020ec:	d102      	bne.n	80020f4 <parse_config+0x100>
 80020ee:	697b      	ldr	r3, [r7, #20]
 80020f0:	3301      	adds	r3, #1
 80020f2:	617b      	str	r3, [r7, #20]
    while (*ptr != '\0' && *ptr != '[')
 80020f4:	697b      	ldr	r3, [r7, #20]
 80020f6:	781b      	ldrb	r3, [r3, #0]
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d003      	beq.n	8002104 <parse_config+0x110>
 80020fc:	697b      	ldr	r3, [r7, #20]
 80020fe:	781b      	ldrb	r3, [r3, #0]
 8002100:	2b5b      	cmp	r3, #91	@ 0x5b
 8002102:	d19d      	bne.n	8002040 <parse_config+0x4c>
    }

    return config;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	461a      	mov	r2, r3
 8002108:	f107 0308 	add.w	r3, r7, #8
 800210c:	cb03      	ldmia	r3!, {r0, r1}
 800210e:	6010      	str	r0, [r2, #0]
 8002110:	6051      	str	r1, [r2, #4]
}
 8002112:	6878      	ldr	r0, [r7, #4]
 8002114:	3718      	adds	r7, #24
 8002116:	46bd      	mov	sp, r7
 8002118:	bd80      	pop	{r7, pc}
 800211a:	bf00      	nop
 800211c:	20000026 	.word	0x20000026
 8002120:	20000014 	.word	0x20000014
 8002124:	20000016 	.word	0x20000016
 8002128:	20000018 	.word	0x20000018
 800212c:	08014308 	.word	0x08014308
 8002130:	08014314 	.word	0x08014314
 8002134:	08014324 	.word	0x08014324
 8002138:	0801432c 	.word	0x0801432c
 800213c:	08014334 	.word	0x08014334

08002140 <apply_config>:

void apply_config(SD_Config *config) // 
{
 8002140:	b580      	push	{r7, lr}
 8002142:	b082      	sub	sp, #8
 8002144:	af00      	add	r7, sp, #0
 8002146:	6078      	str	r0, [r7, #4]
	receivercode = config->receiver_code;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	881a      	ldrh	r2, [r3, #0]
 800214c:	4b11      	ldr	r3, [pc, #68]	@ (8002194 <apply_config+0x54>)
 800214e:	801a      	strh	r2, [r3, #0]
	PEAKTH = config->peakth;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	885a      	ldrh	r2, [r3, #2]
 8002154:	4b10      	ldr	r3, [pc, #64]	@ (8002198 <apply_config+0x58>)
 8002156:	801a      	strh	r2, [r3, #0]
	ALMSTTH = config->almstth;
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	889a      	ldrh	r2, [r3, #4]
 800215c:	4b0f      	ldr	r3, [pc, #60]	@ (800219c <apply_config+0x5c>)
 800215e:	801a      	strh	r2, [r3, #0]
	PKWND = config->pkwnd;
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	88da      	ldrh	r2, [r3, #6]
 8002164:	4b0e      	ldr	r3, [pc, #56]	@ (80021a0 <apply_config+0x60>)
 8002166:	801a      	strh	r2, [r3, #0]
	ASIC_CMD(0x01, PEAKTH);
 8002168:	4b0b      	ldr	r3, [pc, #44]	@ (8002198 <apply_config+0x58>)
 800216a:	881b      	ldrh	r3, [r3, #0]
 800216c:	4619      	mov	r1, r3
 800216e:	2001      	movs	r0, #1
 8002170:	f000 feac 	bl	8002ecc <ASIC_CMD>
	ASIC_CMD(0x02, ALMSTTH);
 8002174:	4b09      	ldr	r3, [pc, #36]	@ (800219c <apply_config+0x5c>)
 8002176:	881b      	ldrh	r3, [r3, #0]
 8002178:	4619      	mov	r1, r3
 800217a:	2002      	movs	r0, #2
 800217c:	f000 fea6 	bl	8002ecc <ASIC_CMD>
	ASIC_CMD(0x04, PKWND);
 8002180:	4b07      	ldr	r3, [pc, #28]	@ (80021a0 <apply_config+0x60>)
 8002182:	881b      	ldrh	r3, [r3, #0]
 8002184:	4619      	mov	r1, r3
 8002186:	2004      	movs	r0, #4
 8002188:	f000 fea0 	bl	8002ecc <ASIC_CMD>
}
 800218c:	bf00      	nop
 800218e:	3708      	adds	r7, #8
 8002190:	46bd      	mov	sp, r7
 8002192:	bd80      	pop	{r7, pc}
 8002194:	20000026 	.word	0x20000026
 8002198:	20000014 	.word	0x20000014
 800219c:	20000016 	.word	0x20000016
 80021a0:	20000018 	.word	0x20000018

080021a4 <create_default_config>:

void create_default_config(void) //
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	f5ad 7d1a 	sub.w	sp, sp, #616	@ 0x268
 80021aa:	af00      	add	r7, sp, #0
    FIL fil;
    if(f_open(&fil, CONFIG_FILE, FA_CREATE_ALWAYS | FA_WRITE) == FR_OK)
 80021ac:	4b11      	ldr	r3, [pc, #68]	@ (80021f4 <create_default_config+0x50>)
 80021ae:	6819      	ldr	r1, [r3, #0]
 80021b0:	f107 0308 	add.w	r3, r7, #8
 80021b4:	220a      	movs	r2, #10
 80021b6:	4618      	mov	r0, r3
 80021b8:	f00b f860 	bl	800d27c <f_open>
 80021bc:	4603      	mov	r3, r0
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d113      	bne.n	80021ea <create_default_config+0x46>
    {
        const char *default_config =
 80021c2:	4b0d      	ldr	r3, [pc, #52]	@ (80021f8 <create_default_config+0x54>)
 80021c4:	f8c7 3264 	str.w	r3, [r7, #612]	@ 0x264
            "PEAKTH=200\n"
        	"ALMSTTH=32\n"
        	"PKWND=5000";

        UINT bw;
        f_write(&fil, default_config, strlen(default_config), &bw);
 80021c8:	f8d7 0264 	ldr.w	r0, [r7, #612]	@ 0x264
 80021cc:	f7fe f860 	bl	8000290 <strlen>
 80021d0:	4602      	mov	r2, r0
 80021d2:	1d3b      	adds	r3, r7, #4
 80021d4:	f107 0008 	add.w	r0, r7, #8
 80021d8:	f8d7 1264 	ldr.w	r1, [r7, #612]	@ 0x264
 80021dc:	f00b fca0 	bl	800db20 <f_write>
        f_close(&fil);
 80021e0:	f107 0308 	add.w	r3, r7, #8
 80021e4:	4618      	mov	r0, r3
 80021e6:	f00b ff81 	bl	800e0ec <f_close>
    }
}
 80021ea:	bf00      	nop
 80021ec:	f507 771a 	add.w	r7, r7, #616	@ 0x268
 80021f0:	46bd      	mov	sp, r7
 80021f2:	bd80      	pop	{r7, pc}
 80021f4:	20000000 	.word	0x20000000
 80021f8:	0801433c 	.word	0x0801433c

080021fc <load_and_apply_config>:

SD_Config load_and_apply_config(void) //
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b096      	sub	sp, #88	@ 0x58
 8002200:	af00      	add	r7, sp, #0
 8002202:	60f8      	str	r0, [r7, #12]
    char config_buf[64];
    SD_Config config =
 8002204:	4b19      	ldr	r3, [pc, #100]	@ (800226c <load_and_apply_config+0x70>)
 8002206:	881b      	ldrh	r3, [r3, #0]
 8002208:	b29b      	uxth	r3, r3
 800220a:	823b      	strh	r3, [r7, #16]
 800220c:	4b18      	ldr	r3, [pc, #96]	@ (8002270 <load_and_apply_config+0x74>)
 800220e:	881b      	ldrh	r3, [r3, #0]
 8002210:	827b      	strh	r3, [r7, #18]
 8002212:	4b18      	ldr	r3, [pc, #96]	@ (8002274 <load_and_apply_config+0x78>)
 8002214:	881b      	ldrh	r3, [r3, #0]
 8002216:	82bb      	strh	r3, [r7, #20]
 8002218:	4b17      	ldr	r3, [pc, #92]	@ (8002278 <load_and_apply_config+0x7c>)
 800221a:	881b      	ldrh	r3, [r3, #0]
 800221c:	82fb      	strh	r3, [r7, #22]
        .peakth = PEAKTH,
        .almstth = ALMSTTH,
        .pkwnd = PKWND
    };

    if(read_config(config_buf, sizeof(config_buf)) == FR_OK)
 800221e:	f107 0318 	add.w	r3, r7, #24
 8002222:	2140      	movs	r1, #64	@ 0x40
 8002224:	4618      	mov	r0, r3
 8002226:	f7ff fe99 	bl	8001f5c <read_config>
 800222a:	4603      	mov	r3, r0
 800222c:	2b00      	cmp	r3, #0
 800222e:	d111      	bne.n	8002254 <load_and_apply_config+0x58>
    {
        config = parse_config(config_buf);
 8002230:	463b      	mov	r3, r7
 8002232:	f107 0218 	add.w	r2, r7, #24
 8002236:	4611      	mov	r1, r2
 8002238:	4618      	mov	r0, r3
 800223a:	f7ff fedb 	bl	8001ff4 <parse_config>
 800223e:	f107 0310 	add.w	r3, r7, #16
 8002242:	463a      	mov	r2, r7
 8002244:	6810      	ldr	r0, [r2, #0]
 8002246:	6851      	ldr	r1, [r2, #4]
 8002248:	c303      	stmia	r3!, {r0, r1}
        apply_config(&config);
 800224a:	f107 0310 	add.w	r3, r7, #16
 800224e:	4618      	mov	r0, r3
 8002250:	f7ff ff76 	bl	8002140 <apply_config>
    }
    return config;
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	461a      	mov	r2, r3
 8002258:	f107 0310 	add.w	r3, r7, #16
 800225c:	cb03      	ldmia	r3!, {r0, r1}
 800225e:	6010      	str	r0, [r2, #0]
 8002260:	6051      	str	r1, [r2, #4]
}
 8002262:	68f8      	ldr	r0, [r7, #12]
 8002264:	3758      	adds	r7, #88	@ 0x58
 8002266:	46bd      	mov	sp, r7
 8002268:	bd80      	pop	{r7, pc}
 800226a:	bf00      	nop
 800226c:	20000026 	.word	0x20000026
 8002270:	20000014 	.word	0x20000014
 8002274:	20000016 	.word	0x20000016
 8002278:	20000018 	.word	0x20000018

0800227c <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi2_rx;
DMA_HandleTypeDef hdma_spi2_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002280:	4b1b      	ldr	r3, [pc, #108]	@ (80022f0 <MX_SPI1_Init+0x74>)
 8002282:	4a1c      	ldr	r2, [pc, #112]	@ (80022f4 <MX_SPI1_Init+0x78>)
 8002284:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002286:	4b1a      	ldr	r3, [pc, #104]	@ (80022f0 <MX_SPI1_Init+0x74>)
 8002288:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800228c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800228e:	4b18      	ldr	r3, [pc, #96]	@ (80022f0 <MX_SPI1_Init+0x74>)
 8002290:	2200      	movs	r2, #0
 8002292:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002294:	4b16      	ldr	r3, [pc, #88]	@ (80022f0 <MX_SPI1_Init+0x74>)
 8002296:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800229a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800229c:	4b14      	ldr	r3, [pc, #80]	@ (80022f0 <MX_SPI1_Init+0x74>)
 800229e:	2200      	movs	r2, #0
 80022a0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80022a2:	4b13      	ldr	r3, [pc, #76]	@ (80022f0 <MX_SPI1_Init+0x74>)
 80022a4:	2200      	movs	r2, #0
 80022a6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80022a8:	4b11      	ldr	r3, [pc, #68]	@ (80022f0 <MX_SPI1_Init+0x74>)
 80022aa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80022ae:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80022b0:	4b0f      	ldr	r3, [pc, #60]	@ (80022f0 <MX_SPI1_Init+0x74>)
 80022b2:	2208      	movs	r2, #8
 80022b4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80022b6:	4b0e      	ldr	r3, [pc, #56]	@ (80022f0 <MX_SPI1_Init+0x74>)
 80022b8:	2200      	movs	r2, #0
 80022ba:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80022bc:	4b0c      	ldr	r3, [pc, #48]	@ (80022f0 <MX_SPI1_Init+0x74>)
 80022be:	2200      	movs	r2, #0
 80022c0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80022c2:	4b0b      	ldr	r3, [pc, #44]	@ (80022f0 <MX_SPI1_Init+0x74>)
 80022c4:	2200      	movs	r2, #0
 80022c6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80022c8:	4b09      	ldr	r3, [pc, #36]	@ (80022f0 <MX_SPI1_Init+0x74>)
 80022ca:	2207      	movs	r2, #7
 80022cc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80022ce:	4b08      	ldr	r3, [pc, #32]	@ (80022f0 <MX_SPI1_Init+0x74>)
 80022d0:	2200      	movs	r2, #0
 80022d2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80022d4:	4b06      	ldr	r3, [pc, #24]	@ (80022f0 <MX_SPI1_Init+0x74>)
 80022d6:	2208      	movs	r2, #8
 80022d8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80022da:	4805      	ldr	r0, [pc, #20]	@ (80022f0 <MX_SPI1_Init+0x74>)
 80022dc:	f003 fdc8 	bl	8005e70 <HAL_SPI_Init>
 80022e0:	4603      	mov	r3, r0
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d001      	beq.n	80022ea <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80022e6:	f7ff f950 	bl	800158a <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80022ea:	bf00      	nop
 80022ec:	bd80      	pop	{r7, pc}
 80022ee:	bf00      	nop
 80022f0:	200011c4 	.word	0x200011c4
 80022f4:	40013000 	.word	0x40013000

080022f8 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 80022fc:	4b1b      	ldr	r3, [pc, #108]	@ (800236c <MX_SPI2_Init+0x74>)
 80022fe:	4a1c      	ldr	r2, [pc, #112]	@ (8002370 <MX_SPI2_Init+0x78>)
 8002300:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002302:	4b1a      	ldr	r3, [pc, #104]	@ (800236c <MX_SPI2_Init+0x74>)
 8002304:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002308:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800230a:	4b18      	ldr	r3, [pc, #96]	@ (800236c <MX_SPI2_Init+0x74>)
 800230c:	2200      	movs	r2, #0
 800230e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002310:	4b16      	ldr	r3, [pc, #88]	@ (800236c <MX_SPI2_Init+0x74>)
 8002312:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8002316:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002318:	4b14      	ldr	r3, [pc, #80]	@ (800236c <MX_SPI2_Init+0x74>)
 800231a:	2200      	movs	r2, #0
 800231c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800231e:	4b13      	ldr	r3, [pc, #76]	@ (800236c <MX_SPI2_Init+0x74>)
 8002320:	2200      	movs	r2, #0
 8002322:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002324:	4b11      	ldr	r3, [pc, #68]	@ (800236c <MX_SPI2_Init+0x74>)
 8002326:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800232a:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 800232c:	4b0f      	ldr	r3, [pc, #60]	@ (800236c <MX_SPI2_Init+0x74>)
 800232e:	2238      	movs	r2, #56	@ 0x38
 8002330:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002332:	4b0e      	ldr	r3, [pc, #56]	@ (800236c <MX_SPI2_Init+0x74>)
 8002334:	2200      	movs	r2, #0
 8002336:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002338:	4b0c      	ldr	r3, [pc, #48]	@ (800236c <MX_SPI2_Init+0x74>)
 800233a:	2200      	movs	r2, #0
 800233c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800233e:	4b0b      	ldr	r3, [pc, #44]	@ (800236c <MX_SPI2_Init+0x74>)
 8002340:	2200      	movs	r2, #0
 8002342:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8002344:	4b09      	ldr	r3, [pc, #36]	@ (800236c <MX_SPI2_Init+0x74>)
 8002346:	2207      	movs	r2, #7
 8002348:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800234a:	4b08      	ldr	r3, [pc, #32]	@ (800236c <MX_SPI2_Init+0x74>)
 800234c:	2200      	movs	r2, #0
 800234e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002350:	4b06      	ldr	r3, [pc, #24]	@ (800236c <MX_SPI2_Init+0x74>)
 8002352:	2208      	movs	r2, #8
 8002354:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002356:	4805      	ldr	r0, [pc, #20]	@ (800236c <MX_SPI2_Init+0x74>)
 8002358:	f003 fd8a 	bl	8005e70 <HAL_SPI_Init>
 800235c:	4603      	mov	r3, r0
 800235e:	2b00      	cmp	r3, #0
 8002360:	d001      	beq.n	8002366 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8002362:	f7ff f912 	bl	800158a <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002366:	bf00      	nop
 8002368:	bd80      	pop	{r7, pc}
 800236a:	bf00      	nop
 800236c:	20001228 	.word	0x20001228
 8002370:	40003800 	.word	0x40003800

08002374 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b08c      	sub	sp, #48	@ 0x30
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800237c:	f107 031c 	add.w	r3, r7, #28
 8002380:	2200      	movs	r2, #0
 8002382:	601a      	str	r2, [r3, #0]
 8002384:	605a      	str	r2, [r3, #4]
 8002386:	609a      	str	r2, [r3, #8]
 8002388:	60da      	str	r2, [r3, #12]
 800238a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	4a9b      	ldr	r2, [pc, #620]	@ (8002600 <HAL_SPI_MspInit+0x28c>)
 8002392:	4293      	cmp	r3, r2
 8002394:	f040 8095 	bne.w	80024c2 <HAL_SPI_MspInit+0x14e>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002398:	4b9a      	ldr	r3, [pc, #616]	@ (8002604 <HAL_SPI_MspInit+0x290>)
 800239a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800239c:	4a99      	ldr	r2, [pc, #612]	@ (8002604 <HAL_SPI_MspInit+0x290>)
 800239e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80023a2:	6613      	str	r3, [r2, #96]	@ 0x60
 80023a4:	4b97      	ldr	r3, [pc, #604]	@ (8002604 <HAL_SPI_MspInit+0x290>)
 80023a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80023a8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80023ac:	61bb      	str	r3, [r7, #24]
 80023ae:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023b0:	4b94      	ldr	r3, [pc, #592]	@ (8002604 <HAL_SPI_MspInit+0x290>)
 80023b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023b4:	4a93      	ldr	r2, [pc, #588]	@ (8002604 <HAL_SPI_MspInit+0x290>)
 80023b6:	f043 0301 	orr.w	r3, r3, #1
 80023ba:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80023bc:	4b91      	ldr	r3, [pc, #580]	@ (8002604 <HAL_SPI_MspInit+0x290>)
 80023be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023c0:	f003 0301 	and.w	r3, r3, #1
 80023c4:	617b      	str	r3, [r7, #20]
 80023c6:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80023c8:	23a0      	movs	r3, #160	@ 0xa0
 80023ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023cc:	2302      	movs	r3, #2
 80023ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023d0:	2300      	movs	r3, #0
 80023d2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023d4:	2303      	movs	r3, #3
 80023d6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80023d8:	2305      	movs	r3, #5
 80023da:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023dc:	f107 031c 	add.w	r3, r7, #28
 80023e0:	4619      	mov	r1, r3
 80023e2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80023e6:	f002 f98f 	bl	8004708 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80023ea:	2340      	movs	r3, #64	@ 0x40
 80023ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023ee:	2302      	movs	r3, #2
 80023f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80023f2:	2301      	movs	r3, #1
 80023f4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023f6:	2303      	movs	r3, #3
 80023f8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80023fa:	2305      	movs	r3, #5
 80023fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023fe:	f107 031c 	add.w	r3, r7, #28
 8002402:	4619      	mov	r1, r3
 8002404:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002408:	f002 f97e 	bl	8004708 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 800240c:	4b7e      	ldr	r3, [pc, #504]	@ (8002608 <HAL_SPI_MspInit+0x294>)
 800240e:	4a7f      	ldr	r2, [pc, #508]	@ (800260c <HAL_SPI_MspInit+0x298>)
 8002410:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_1;
 8002412:	4b7d      	ldr	r3, [pc, #500]	@ (8002608 <HAL_SPI_MspInit+0x294>)
 8002414:	2201      	movs	r2, #1
 8002416:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002418:	4b7b      	ldr	r3, [pc, #492]	@ (8002608 <HAL_SPI_MspInit+0x294>)
 800241a:	2200      	movs	r2, #0
 800241c:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800241e:	4b7a      	ldr	r3, [pc, #488]	@ (8002608 <HAL_SPI_MspInit+0x294>)
 8002420:	2200      	movs	r2, #0
 8002422:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002424:	4b78      	ldr	r3, [pc, #480]	@ (8002608 <HAL_SPI_MspInit+0x294>)
 8002426:	2280      	movs	r2, #128	@ 0x80
 8002428:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800242a:	4b77      	ldr	r3, [pc, #476]	@ (8002608 <HAL_SPI_MspInit+0x294>)
 800242c:	2200      	movs	r2, #0
 800242e:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002430:	4b75      	ldr	r3, [pc, #468]	@ (8002608 <HAL_SPI_MspInit+0x294>)
 8002432:	2200      	movs	r2, #0
 8002434:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8002436:	4b74      	ldr	r3, [pc, #464]	@ (8002608 <HAL_SPI_MspInit+0x294>)
 8002438:	2200      	movs	r2, #0
 800243a:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800243c:	4b72      	ldr	r3, [pc, #456]	@ (8002608 <HAL_SPI_MspInit+0x294>)
 800243e:	2200      	movs	r2, #0
 8002440:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8002442:	4871      	ldr	r0, [pc, #452]	@ (8002608 <HAL_SPI_MspInit+0x294>)
 8002444:	f001 fede 	bl	8004204 <HAL_DMA_Init>
 8002448:	4603      	mov	r3, r0
 800244a:	2b00      	cmp	r3, #0
 800244c:	d001      	beq.n	8002452 <HAL_SPI_MspInit+0xde>
    {
      Error_Handler();
 800244e:	f7ff f89c 	bl	800158a <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	4a6c      	ldr	r2, [pc, #432]	@ (8002608 <HAL_SPI_MspInit+0x294>)
 8002456:	659a      	str	r2, [r3, #88]	@ 0x58
 8002458:	4a6b      	ldr	r2, [pc, #428]	@ (8002608 <HAL_SPI_MspInit+0x294>)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 800245e:	4b6c      	ldr	r3, [pc, #432]	@ (8002610 <HAL_SPI_MspInit+0x29c>)
 8002460:	4a6c      	ldr	r2, [pc, #432]	@ (8002614 <HAL_SPI_MspInit+0x2a0>)
 8002462:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_1;
 8002464:	4b6a      	ldr	r3, [pc, #424]	@ (8002610 <HAL_SPI_MspInit+0x29c>)
 8002466:	2201      	movs	r2, #1
 8002468:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800246a:	4b69      	ldr	r3, [pc, #420]	@ (8002610 <HAL_SPI_MspInit+0x29c>)
 800246c:	2210      	movs	r2, #16
 800246e:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002470:	4b67      	ldr	r3, [pc, #412]	@ (8002610 <HAL_SPI_MspInit+0x29c>)
 8002472:	2200      	movs	r2, #0
 8002474:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002476:	4b66      	ldr	r3, [pc, #408]	@ (8002610 <HAL_SPI_MspInit+0x29c>)
 8002478:	2280      	movs	r2, #128	@ 0x80
 800247a:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800247c:	4b64      	ldr	r3, [pc, #400]	@ (8002610 <HAL_SPI_MspInit+0x29c>)
 800247e:	2200      	movs	r2, #0
 8002480:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002482:	4b63      	ldr	r3, [pc, #396]	@ (8002610 <HAL_SPI_MspInit+0x29c>)
 8002484:	2200      	movs	r2, #0
 8002486:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8002488:	4b61      	ldr	r3, [pc, #388]	@ (8002610 <HAL_SPI_MspInit+0x29c>)
 800248a:	2200      	movs	r2, #0
 800248c:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800248e:	4b60      	ldr	r3, [pc, #384]	@ (8002610 <HAL_SPI_MspInit+0x29c>)
 8002490:	2200      	movs	r2, #0
 8002492:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8002494:	485e      	ldr	r0, [pc, #376]	@ (8002610 <HAL_SPI_MspInit+0x29c>)
 8002496:	f001 feb5 	bl	8004204 <HAL_DMA_Init>
 800249a:	4603      	mov	r3, r0
 800249c:	2b00      	cmp	r3, #0
 800249e:	d001      	beq.n	80024a4 <HAL_SPI_MspInit+0x130>
    {
      Error_Handler();
 80024a0:	f7ff f873 	bl	800158a <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	4a5a      	ldr	r2, [pc, #360]	@ (8002610 <HAL_SPI_MspInit+0x29c>)
 80024a8:	655a      	str	r2, [r3, #84]	@ 0x54
 80024aa:	4a59      	ldr	r2, [pc, #356]	@ (8002610 <HAL_SPI_MspInit+0x29c>)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 1, 0);
 80024b0:	2200      	movs	r2, #0
 80024b2:	2101      	movs	r1, #1
 80024b4:	2023      	movs	r0, #35	@ 0x23
 80024b6:	f001 fe62 	bl	800417e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80024ba:	2023      	movs	r0, #35	@ 0x23
 80024bc:	f001 fe7b 	bl	80041b6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 80024c0:	e099      	b.n	80025f6 <HAL_SPI_MspInit+0x282>
  else if(spiHandle->Instance==SPI2)
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	4a54      	ldr	r2, [pc, #336]	@ (8002618 <HAL_SPI_MspInit+0x2a4>)
 80024c8:	4293      	cmp	r3, r2
 80024ca:	f040 8094 	bne.w	80025f6 <HAL_SPI_MspInit+0x282>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80024ce:	4b4d      	ldr	r3, [pc, #308]	@ (8002604 <HAL_SPI_MspInit+0x290>)
 80024d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024d2:	4a4c      	ldr	r2, [pc, #304]	@ (8002604 <HAL_SPI_MspInit+0x290>)
 80024d4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80024d8:	6593      	str	r3, [r2, #88]	@ 0x58
 80024da:	4b4a      	ldr	r3, [pc, #296]	@ (8002604 <HAL_SPI_MspInit+0x290>)
 80024dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024de:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80024e2:	613b      	str	r3, [r7, #16]
 80024e4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024e6:	4b47      	ldr	r3, [pc, #284]	@ (8002604 <HAL_SPI_MspInit+0x290>)
 80024e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024ea:	4a46      	ldr	r2, [pc, #280]	@ (8002604 <HAL_SPI_MspInit+0x290>)
 80024ec:	f043 0302 	orr.w	r3, r3, #2
 80024f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80024f2:	4b44      	ldr	r3, [pc, #272]	@ (8002604 <HAL_SPI_MspInit+0x290>)
 80024f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024f6:	f003 0302 	and.w	r3, r3, #2
 80024fa:	60fb      	str	r3, [r7, #12]
 80024fc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 80024fe:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8002502:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002504:	2302      	movs	r3, #2
 8002506:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002508:	2300      	movs	r3, #0
 800250a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800250c:	2303      	movs	r3, #3
 800250e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002510:	2305      	movs	r3, #5
 8002512:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002514:	f107 031c 	add.w	r3, r7, #28
 8002518:	4619      	mov	r1, r3
 800251a:	4840      	ldr	r0, [pc, #256]	@ (800261c <HAL_SPI_MspInit+0x2a8>)
 800251c:	f002 f8f4 	bl	8004708 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8002520:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002524:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002526:	2302      	movs	r3, #2
 8002528:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800252a:	2301      	movs	r3, #1
 800252c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800252e:	2303      	movs	r3, #3
 8002530:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002532:	2305      	movs	r3, #5
 8002534:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002536:	f107 031c 	add.w	r3, r7, #28
 800253a:	4619      	mov	r1, r3
 800253c:	4837      	ldr	r0, [pc, #220]	@ (800261c <HAL_SPI_MspInit+0x2a8>)
 800253e:	f002 f8e3 	bl	8004708 <HAL_GPIO_Init>
    hdma_spi2_rx.Instance = DMA1_Channel4;
 8002542:	4b37      	ldr	r3, [pc, #220]	@ (8002620 <HAL_SPI_MspInit+0x2ac>)
 8002544:	4a37      	ldr	r2, [pc, #220]	@ (8002624 <HAL_SPI_MspInit+0x2b0>)
 8002546:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_1;
 8002548:	4b35      	ldr	r3, [pc, #212]	@ (8002620 <HAL_SPI_MspInit+0x2ac>)
 800254a:	2201      	movs	r2, #1
 800254c:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800254e:	4b34      	ldr	r3, [pc, #208]	@ (8002620 <HAL_SPI_MspInit+0x2ac>)
 8002550:	2200      	movs	r2, #0
 8002552:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002554:	4b32      	ldr	r3, [pc, #200]	@ (8002620 <HAL_SPI_MspInit+0x2ac>)
 8002556:	2200      	movs	r2, #0
 8002558:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800255a:	4b31      	ldr	r3, [pc, #196]	@ (8002620 <HAL_SPI_MspInit+0x2ac>)
 800255c:	2280      	movs	r2, #128	@ 0x80
 800255e:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002560:	4b2f      	ldr	r3, [pc, #188]	@ (8002620 <HAL_SPI_MspInit+0x2ac>)
 8002562:	2200      	movs	r2, #0
 8002564:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002566:	4b2e      	ldr	r3, [pc, #184]	@ (8002620 <HAL_SPI_MspInit+0x2ac>)
 8002568:	2200      	movs	r2, #0
 800256a:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 800256c:	4b2c      	ldr	r3, [pc, #176]	@ (8002620 <HAL_SPI_MspInit+0x2ac>)
 800256e:	2200      	movs	r2, #0
 8002570:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002572:	4b2b      	ldr	r3, [pc, #172]	@ (8002620 <HAL_SPI_MspInit+0x2ac>)
 8002574:	2200      	movs	r2, #0
 8002576:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8002578:	4829      	ldr	r0, [pc, #164]	@ (8002620 <HAL_SPI_MspInit+0x2ac>)
 800257a:	f001 fe43 	bl	8004204 <HAL_DMA_Init>
 800257e:	4603      	mov	r3, r0
 8002580:	2b00      	cmp	r3, #0
 8002582:	d001      	beq.n	8002588 <HAL_SPI_MspInit+0x214>
      Error_Handler();
 8002584:	f7ff f801 	bl	800158a <Error_Handler>
    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi2_rx);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	4a25      	ldr	r2, [pc, #148]	@ (8002620 <HAL_SPI_MspInit+0x2ac>)
 800258c:	659a      	str	r2, [r3, #88]	@ 0x58
 800258e:	4a24      	ldr	r2, [pc, #144]	@ (8002620 <HAL_SPI_MspInit+0x2ac>)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	6293      	str	r3, [r2, #40]	@ 0x28
    hdma_spi2_tx.Instance = DMA1_Channel5;
 8002594:	4b24      	ldr	r3, [pc, #144]	@ (8002628 <HAL_SPI_MspInit+0x2b4>)
 8002596:	4a25      	ldr	r2, [pc, #148]	@ (800262c <HAL_SPI_MspInit+0x2b8>)
 8002598:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_1;
 800259a:	4b23      	ldr	r3, [pc, #140]	@ (8002628 <HAL_SPI_MspInit+0x2b4>)
 800259c:	2201      	movs	r2, #1
 800259e:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80025a0:	4b21      	ldr	r3, [pc, #132]	@ (8002628 <HAL_SPI_MspInit+0x2b4>)
 80025a2:	2210      	movs	r2, #16
 80025a4:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80025a6:	4b20      	ldr	r3, [pc, #128]	@ (8002628 <HAL_SPI_MspInit+0x2b4>)
 80025a8:	2200      	movs	r2, #0
 80025aa:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80025ac:	4b1e      	ldr	r3, [pc, #120]	@ (8002628 <HAL_SPI_MspInit+0x2b4>)
 80025ae:	2280      	movs	r2, #128	@ 0x80
 80025b0:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80025b2:	4b1d      	ldr	r3, [pc, #116]	@ (8002628 <HAL_SPI_MspInit+0x2b4>)
 80025b4:	2200      	movs	r2, #0
 80025b6:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80025b8:	4b1b      	ldr	r3, [pc, #108]	@ (8002628 <HAL_SPI_MspInit+0x2b4>)
 80025ba:	2200      	movs	r2, #0
 80025bc:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 80025be:	4b1a      	ldr	r3, [pc, #104]	@ (8002628 <HAL_SPI_MspInit+0x2b4>)
 80025c0:	2200      	movs	r2, #0
 80025c2:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80025c4:	4b18      	ldr	r3, [pc, #96]	@ (8002628 <HAL_SPI_MspInit+0x2b4>)
 80025c6:	2200      	movs	r2, #0
 80025c8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 80025ca:	4817      	ldr	r0, [pc, #92]	@ (8002628 <HAL_SPI_MspInit+0x2b4>)
 80025cc:	f001 fe1a 	bl	8004204 <HAL_DMA_Init>
 80025d0:	4603      	mov	r3, r0
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d001      	beq.n	80025da <HAL_SPI_MspInit+0x266>
      Error_Handler();
 80025d6:	f7fe ffd8 	bl	800158a <Error_Handler>
    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	4a12      	ldr	r2, [pc, #72]	@ (8002628 <HAL_SPI_MspInit+0x2b4>)
 80025de:	655a      	str	r2, [r3, #84]	@ 0x54
 80025e0:	4a11      	ldr	r2, [pc, #68]	@ (8002628 <HAL_SPI_MspInit+0x2b4>)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(SPI2_IRQn, 1, 0);
 80025e6:	2200      	movs	r2, #0
 80025e8:	2101      	movs	r1, #1
 80025ea:	2024      	movs	r0, #36	@ 0x24
 80025ec:	f001 fdc7 	bl	800417e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 80025f0:	2024      	movs	r0, #36	@ 0x24
 80025f2:	f001 fde0 	bl	80041b6 <HAL_NVIC_EnableIRQ>
}
 80025f6:	bf00      	nop
 80025f8:	3730      	adds	r7, #48	@ 0x30
 80025fa:	46bd      	mov	sp, r7
 80025fc:	bd80      	pop	{r7, pc}
 80025fe:	bf00      	nop
 8002600:	40013000 	.word	0x40013000
 8002604:	40021000 	.word	0x40021000
 8002608:	2000128c 	.word	0x2000128c
 800260c:	4002001c 	.word	0x4002001c
 8002610:	200012d4 	.word	0x200012d4
 8002614:	40020030 	.word	0x40020030
 8002618:	40003800 	.word	0x40003800
 800261c:	48000400 	.word	0x48000400
 8002620:	2000131c 	.word	0x2000131c
 8002624:	40020044 	.word	0x40020044
 8002628:	20001364 	.word	0x20001364
 800262c:	40020058 	.word	0x40020058

08002630 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002630:	b480      	push	{r7}
 8002632:	b083      	sub	sp, #12
 8002634:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002636:	4b0f      	ldr	r3, [pc, #60]	@ (8002674 <HAL_MspInit+0x44>)
 8002638:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800263a:	4a0e      	ldr	r2, [pc, #56]	@ (8002674 <HAL_MspInit+0x44>)
 800263c:	f043 0301 	orr.w	r3, r3, #1
 8002640:	6613      	str	r3, [r2, #96]	@ 0x60
 8002642:	4b0c      	ldr	r3, [pc, #48]	@ (8002674 <HAL_MspInit+0x44>)
 8002644:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002646:	f003 0301 	and.w	r3, r3, #1
 800264a:	607b      	str	r3, [r7, #4]
 800264c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800264e:	4b09      	ldr	r3, [pc, #36]	@ (8002674 <HAL_MspInit+0x44>)
 8002650:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002652:	4a08      	ldr	r2, [pc, #32]	@ (8002674 <HAL_MspInit+0x44>)
 8002654:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002658:	6593      	str	r3, [r2, #88]	@ 0x58
 800265a:	4b06      	ldr	r3, [pc, #24]	@ (8002674 <HAL_MspInit+0x44>)
 800265c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800265e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002662:	603b      	str	r3, [r7, #0]
 8002664:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002666:	bf00      	nop
 8002668:	370c      	adds	r7, #12
 800266a:	46bd      	mov	sp, r7
 800266c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002670:	4770      	bx	lr
 8002672:	bf00      	nop
 8002674:	40021000 	.word	0x40021000

08002678 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002678:	b480      	push	{r7}
 800267a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800267c:	bf00      	nop
 800267e:	e7fd      	b.n	800267c <NMI_Handler+0x4>

08002680 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002680:	b480      	push	{r7}
 8002682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002684:	bf00      	nop
 8002686:	e7fd      	b.n	8002684 <HardFault_Handler+0x4>

08002688 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002688:	b480      	push	{r7}
 800268a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800268c:	bf00      	nop
 800268e:	e7fd      	b.n	800268c <MemManage_Handler+0x4>

08002690 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002690:	b480      	push	{r7}
 8002692:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002694:	bf00      	nop
 8002696:	e7fd      	b.n	8002694 <BusFault_Handler+0x4>

08002698 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002698:	b480      	push	{r7}
 800269a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800269c:	bf00      	nop
 800269e:	e7fd      	b.n	800269c <UsageFault_Handler+0x4>

080026a0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80026a0:	b480      	push	{r7}
 80026a2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80026a4:	bf00      	nop
 80026a6:	46bd      	mov	sp, r7
 80026a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ac:	4770      	bx	lr

080026ae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80026ae:	b480      	push	{r7}
 80026b0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80026b2:	bf00      	nop
 80026b4:	46bd      	mov	sp, r7
 80026b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ba:	4770      	bx	lr

080026bc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80026bc:	b480      	push	{r7}
 80026be:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80026c0:	bf00      	nop
 80026c2:	46bd      	mov	sp, r7
 80026c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c8:	4770      	bx	lr

080026ca <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80026ca:	b580      	push	{r7, lr}
 80026cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80026ce:	f001 fc5b 	bl	8003f88 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 80026d2:	f001 fd8a 	bl	80041ea <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80026d6:	bf00      	nop
 80026d8:	bd80      	pop	{r7, pc}

080026da <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80026da:	b580      	push	{r7, lr}
 80026dc:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(PPS_Pin);
 80026de:	2010      	movs	r0, #16
 80026e0:	f002 f9d6 	bl	8004a90 <HAL_GPIO_EXTI_IRQHandler>
}
 80026e4:	bf00      	nop
 80026e6:	bd80      	pop	{r7, pc}

080026e8 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 80026ec:	4802      	ldr	r0, [pc, #8]	@ (80026f8 <DMA1_Channel2_IRQHandler+0x10>)
 80026ee:	f001 ff20 	bl	8004532 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80026f2:	bf00      	nop
 80026f4:	bd80      	pop	{r7, pc}
 80026f6:	bf00      	nop
 80026f8:	2000128c 	.word	0x2000128c

080026fc <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8002700:	4802      	ldr	r0, [pc, #8]	@ (800270c <DMA1_Channel3_IRQHandler+0x10>)
 8002702:	f001 ff16 	bl	8004532 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8002706:	bf00      	nop
 8002708:	bd80      	pop	{r7, pc}
 800270a:	bf00      	nop
 800270c:	200012d4 	.word	0x200012d4

08002710 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8002714:	4802      	ldr	r0, [pc, #8]	@ (8002720 <DMA1_Channel4_IRQHandler+0x10>)
 8002716:	f001 ff0c 	bl	8004532 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 800271a:	bf00      	nop
 800271c:	bd80      	pop	{r7, pc}
 800271e:	bf00      	nop
 8002720:	2000131c 	.word	0x2000131c

08002724 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8002728:	4802      	ldr	r0, [pc, #8]	@ (8002734 <DMA1_Channel5_IRQHandler+0x10>)
 800272a:	f001 ff02 	bl	8004532 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 800272e:	bf00      	nop
 8002730:	bd80      	pop	{r7, pc}
 8002732:	bf00      	nop
 8002734:	20001364 	.word	0x20001364

08002738 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800273c:	4802      	ldr	r0, [pc, #8]	@ (8002748 <TIM2_IRQHandler+0x10>)
 800273e:	f004 ffd7 	bl	80076f0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002742:	bf00      	nop
 8002744:	bd80      	pop	{r7, pc}
 8002746:	bf00      	nop
 8002748:	200013b4 	.word	0x200013b4

0800274c <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8002750:	4802      	ldr	r0, [pc, #8]	@ (800275c <SPI1_IRQHandler+0x10>)
 8002752:	f004 f9e3 	bl	8006b1c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8002756:	bf00      	nop
 8002758:	bd80      	pop	{r7, pc}
 800275a:	bf00      	nop
 800275c:	200011c4 	.word	0x200011c4

08002760 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8002764:	4802      	ldr	r0, [pc, #8]	@ (8002770 <SPI2_IRQHandler+0x10>)
 8002766:	f004 f9d9 	bl	8006b1c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 800276a:	bf00      	nop
 800276c:	bd80      	pop	{r7, pc}
 800276e:	bf00      	nop
 8002770:	20001228 	.word	0x20001228

08002774 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b082      	sub	sp, #8
 8002778:	af00      	add	r7, sp, #0
  HAL_UART_IRQHandler(&huart1);
 800277a:	4848      	ldr	r0, [pc, #288]	@ (800289c <USART1_IRQHandler+0x128>)
 800277c:	f005 fd90 	bl	80082a0 <HAL_UART_IRQHandler>
  if (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_IDLE) != RESET)
 8002780:	4b46      	ldr	r3, [pc, #280]	@ (800289c <USART1_IRQHandler+0x128>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	69db      	ldr	r3, [r3, #28]
 8002786:	f003 0310 	and.w	r3, r3, #16
 800278a:	2b10      	cmp	r3, #16
 800278c:	f040 8081 	bne.w	8002892 <USART1_IRQHandler+0x11e>
	{
	  __HAL_UART_CLEAR_IDLEFLAG(&huart1);
 8002790:	4b42      	ldr	r3, [pc, #264]	@ (800289c <USART1_IRQHandler+0x128>)
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	2210      	movs	r2, #16
 8002796:	621a      	str	r2, [r3, #32]
	  HAL_UART_AbortReceive(&huart1);
 8002798:	4840      	ldr	r0, [pc, #256]	@ (800289c <USART1_IRQHandler+0x128>)
 800279a:	f005 fccf 	bl	800813c <HAL_UART_AbortReceive>
	  rx_length = sizeof(rx_buffer) - __HAL_DMA_GET_COUNTER(huart1.hdmarx);
 800279e:	4b3f      	ldr	r3, [pc, #252]	@ (800289c <USART1_IRQHandler+0x128>)
 80027a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	685b      	ldr	r3, [r3, #4]
 80027a6:	b29b      	uxth	r3, r3
 80027a8:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 80027ac:	b29a      	uxth	r2, r3
 80027ae:	4b3c      	ldr	r3, [pc, #240]	@ (80028a0 <USART1_IRQHandler+0x12c>)
 80027b0:	801a      	strh	r2, [r3, #0]
 80027b2:	2310      	movs	r3, #16
 80027b4:	607b      	str	r3, [r7, #4]
  \details Assigns the given value to the Base Priority register.
  \param [in]    basePri  Base Priority value to set
 */
__STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	f383 8811 	msr	BASEPRI, r3
}
 80027bc:	bf00      	nop
	  __set_BASEPRI(1 << 4);
	  if(rp != wp && wp + rx_length <= &processing_buffer[HANDLE_SIZE])
 80027be:	4b39      	ldr	r3, [pc, #228]	@ (80028a4 <USART1_IRQHandler+0x130>)
 80027c0:	681a      	ldr	r2, [r3, #0]
 80027c2:	4b39      	ldr	r3, [pc, #228]	@ (80028a8 <USART1_IRQHandler+0x134>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	429a      	cmp	r2, r3
 80027c8:	d01a      	beq.n	8002800 <USART1_IRQHandler+0x8c>
 80027ca:	4b37      	ldr	r3, [pc, #220]	@ (80028a8 <USART1_IRQHandler+0x134>)
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	4a34      	ldr	r2, [pc, #208]	@ (80028a0 <USART1_IRQHandler+0x12c>)
 80027d0:	8812      	ldrh	r2, [r2, #0]
 80027d2:	b292      	uxth	r2, r2
 80027d4:	4413      	add	r3, r2
 80027d6:	4a35      	ldr	r2, [pc, #212]	@ (80028ac <USART1_IRQHandler+0x138>)
 80027d8:	4293      	cmp	r3, r2
 80027da:	d811      	bhi.n	8002800 <USART1_IRQHandler+0x8c>
	  {
		  memcpy(wp, rx_buffer, rx_length);
 80027dc:	4b32      	ldr	r3, [pc, #200]	@ (80028a8 <USART1_IRQHandler+0x134>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	4a2f      	ldr	r2, [pc, #188]	@ (80028a0 <USART1_IRQHandler+0x12c>)
 80027e2:	8812      	ldrh	r2, [r2, #0]
 80027e4:	b292      	uxth	r2, r2
 80027e6:	4932      	ldr	r1, [pc, #200]	@ (80028b0 <USART1_IRQHandler+0x13c>)
 80027e8:	4618      	mov	r0, r3
 80027ea:	f00d fee4 	bl	80105b6 <memcpy>
		  wp += rx_length;
 80027ee:	4b2c      	ldr	r3, [pc, #176]	@ (80028a0 <USART1_IRQHandler+0x12c>)
 80027f0:	881b      	ldrh	r3, [r3, #0]
 80027f2:	b29a      	uxth	r2, r3
 80027f4:	4b2c      	ldr	r3, [pc, #176]	@ (80028a8 <USART1_IRQHandler+0x134>)
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	4413      	add	r3, r2
 80027fa:	4a2b      	ldr	r2, [pc, #172]	@ (80028a8 <USART1_IRQHandler+0x134>)
 80027fc:	6013      	str	r3, [r2, #0]
 80027fe:	e021      	b.n	8002844 <USART1_IRQHandler+0xd0>
	  }
	  else if(rp == wp && wp + rx_length <= &processing_buffer[HANDLE_SIZE])
 8002800:	4b28      	ldr	r3, [pc, #160]	@ (80028a4 <USART1_IRQHandler+0x130>)
 8002802:	681a      	ldr	r2, [r3, #0]
 8002804:	4b28      	ldr	r3, [pc, #160]	@ (80028a8 <USART1_IRQHandler+0x134>)
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	429a      	cmp	r2, r3
 800280a:	d11b      	bne.n	8002844 <USART1_IRQHandler+0xd0>
 800280c:	4b26      	ldr	r3, [pc, #152]	@ (80028a8 <USART1_IRQHandler+0x134>)
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	4a23      	ldr	r2, [pc, #140]	@ (80028a0 <USART1_IRQHandler+0x12c>)
 8002812:	8812      	ldrh	r2, [r2, #0]
 8002814:	b292      	uxth	r2, r2
 8002816:	4413      	add	r3, r2
 8002818:	4a24      	ldr	r2, [pc, #144]	@ (80028ac <USART1_IRQHandler+0x138>)
 800281a:	4293      	cmp	r3, r2
 800281c:	d812      	bhi.n	8002844 <USART1_IRQHandler+0xd0>
	  {
		  memcpy(processing_buffer, rx_buffer, rx_length);
 800281e:	4b20      	ldr	r3, [pc, #128]	@ (80028a0 <USART1_IRQHandler+0x12c>)
 8002820:	881b      	ldrh	r3, [r3, #0]
 8002822:	b29b      	uxth	r3, r3
 8002824:	461a      	mov	r2, r3
 8002826:	4922      	ldr	r1, [pc, #136]	@ (80028b0 <USART1_IRQHandler+0x13c>)
 8002828:	4822      	ldr	r0, [pc, #136]	@ (80028b4 <USART1_IRQHandler+0x140>)
 800282a:	f00d fec4 	bl	80105b6 <memcpy>
		  rp = processing_buffer;
 800282e:	4b1d      	ldr	r3, [pc, #116]	@ (80028a4 <USART1_IRQHandler+0x130>)
 8002830:	4a20      	ldr	r2, [pc, #128]	@ (80028b4 <USART1_IRQHandler+0x140>)
 8002832:	601a      	str	r2, [r3, #0]
		  wp = rp + rx_length;
 8002834:	4b1b      	ldr	r3, [pc, #108]	@ (80028a4 <USART1_IRQHandler+0x130>)
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	4a19      	ldr	r2, [pc, #100]	@ (80028a0 <USART1_IRQHandler+0x12c>)
 800283a:	8812      	ldrh	r2, [r2, #0]
 800283c:	b292      	uxth	r2, r2
 800283e:	4413      	add	r3, r2
 8002840:	4a19      	ldr	r2, [pc, #100]	@ (80028a8 <USART1_IRQHandler+0x134>)
 8002842:	6013      	str	r3, [r2, #0]
 8002844:	2300      	movs	r3, #0
 8002846:	603b      	str	r3, [r7, #0]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	f383 8811 	msr	BASEPRI, r3
}
 800284e:	bf00      	nop
	  }
	  __set_BASEPRI(0);
	  if(rx_length > 0)
 8002850:	4b13      	ldr	r3, [pc, #76]	@ (80028a0 <USART1_IRQHandler+0x12c>)
 8002852:	881b      	ldrh	r3, [r3, #0]
 8002854:	b29b      	uxth	r3, r3
 8002856:	2b00      	cmp	r3, #0
 8002858:	d009      	beq.n	800286e <USART1_IRQHandler+0xfa>
	  {
		  GPS_count++;
 800285a:	4b17      	ldr	r3, [pc, #92]	@ (80028b8 <USART1_IRQHandler+0x144>)
 800285c:	881b      	ldrh	r3, [r3, #0]
 800285e:	b29b      	uxth	r3, r3
 8002860:	3301      	adds	r3, #1
 8002862:	b29a      	uxth	r2, r3
 8002864:	4b14      	ldr	r3, [pc, #80]	@ (80028b8 <USART1_IRQHandler+0x144>)
 8002866:	801a      	strh	r2, [r3, #0]
		  data_ready = 1;
 8002868:	4b14      	ldr	r3, [pc, #80]	@ (80028bc <USART1_IRQHandler+0x148>)
 800286a:	2201      	movs	r2, #1
 800286c:	801a      	strh	r2, [r3, #0]
	  }
	  if(timing == 11)
 800286e:	4b14      	ldr	r3, [pc, #80]	@ (80028c0 <USART1_IRQHandler+0x14c>)
 8002870:	781b      	ldrb	r3, [r3, #0]
 8002872:	b2db      	uxtb	r3, r3
 8002874:	2b0b      	cmp	r3, #11
 8002876:	d106      	bne.n	8002886 <USART1_IRQHandler+0x112>
		  GPS_timing_count++;
 8002878:	4b12      	ldr	r3, [pc, #72]	@ (80028c4 <USART1_IRQHandler+0x150>)
 800287a:	881b      	ldrh	r3, [r3, #0]
 800287c:	b29b      	uxth	r3, r3
 800287e:	3301      	adds	r3, #1
 8002880:	b29a      	uxth	r2, r3
 8002882:	4b10      	ldr	r3, [pc, #64]	@ (80028c4 <USART1_IRQHandler+0x150>)
 8002884:	801a      	strh	r2, [r3, #0]
	  HAL_UART_Receive_DMA(&huart1, rx_buffer, sizeof(rx_buffer));
 8002886:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800288a:	4909      	ldr	r1, [pc, #36]	@ (80028b0 <USART1_IRQHandler+0x13c>)
 800288c:	4803      	ldr	r0, [pc, #12]	@ (800289c <USART1_IRQHandler+0x128>)
 800288e:	f005 fc09 	bl	80080a4 <HAL_UART_Receive_DMA>
	}
}
 8002892:	bf00      	nop
 8002894:	3708      	adds	r7, #8
 8002896:	46bd      	mov	sp, r7
 8002898:	bd80      	pop	{r7, pc}
 800289a:	bf00      	nop
 800289c:	20001498 	.word	0x20001498
 80028a0:	20000a94 	.word	0x20000a94
 80028a4:	20000020 	.word	0x20000020
 80028a8:	2000001c 	.word	0x2000001c
 80028ac:	200025d4 	.word	0x200025d4
 80028b0:	20000294 	.word	0x20000294
 80028b4:	200015d4 	.word	0x200015d4
 80028b8:	2000002e 	.word	0x2000002e
 80028bc:	20000a96 	.word	0x20000a96
 80028c0:	20000f39 	.word	0x20000f39
 80028c4:	20000fa8 	.word	0x20000fa8

080028c8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80028cc:	4802      	ldr	r0, [pc, #8]	@ (80028d8 <TIM6_DAC_IRQHandler+0x10>)
 80028ce:	f004 ff0f 	bl	80076f0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80028d2:	bf00      	nop
 80028d4:	bd80      	pop	{r7, pc}
 80028d6:	bf00      	nop
 80028d8:	20001400 	.word	0x20001400

080028dc <TIM7_IRQHandler>:

void TIM7_IRQHandler(void)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80028e0:	4802      	ldr	r0, [pc, #8]	@ (80028ec <TIM7_IRQHandler+0x10>)
 80028e2:	f004 ff05 	bl	80076f0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80028e6:	bf00      	nop
 80028e8:	bd80      	pop	{r7, pc}
 80028ea:	bf00      	nop
 80028ec:	2000144c 	.word	0x2000144c

080028f0 <DMA2_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA2 channel6 global interrupt.
  */
void DMA2_Channel6_IRQHandler(void)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel6_IRQn 0 */

  /* USER CODE END DMA2_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80028f4:	4802      	ldr	r0, [pc, #8]	@ (8002900 <DMA2_Channel6_IRQHandler+0x10>)
 80028f6:	f001 fe1c 	bl	8004532 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel6_IRQn 1 */

  /* USER CODE END DMA2_Channel6_IRQn 1 */
}
 80028fa:	bf00      	nop
 80028fc:	bd80      	pop	{r7, pc}
 80028fe:	bf00      	nop
 8002900:	20001568 	.word	0x20001568

08002904 <DMA2_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA2 channel7 global interrupt.
  */
void DMA2_Channel7_IRQHandler(void)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel7_IRQn 0 */

  /* USER CODE END DMA2_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002908:	4802      	ldr	r0, [pc, #8]	@ (8002914 <DMA2_Channel7_IRQHandler+0x10>)
 800290a:	f001 fe12 	bl	8004532 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel7_IRQn 1 */

  /* USER CODE END DMA2_Channel7_IRQn 1 */
}
 800290e:	bf00      	nop
 8002910:	bd80      	pop	{r7, pc}
 8002912:	bf00      	nop
 8002914:	20001520 	.word	0x20001520

08002918 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002918:	b480      	push	{r7}
 800291a:	af00      	add	r7, sp, #0
  return 1;
 800291c:	2301      	movs	r3, #1
}
 800291e:	4618      	mov	r0, r3
 8002920:	46bd      	mov	sp, r7
 8002922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002926:	4770      	bx	lr

08002928 <_kill>:

int _kill(int pid, int sig)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b082      	sub	sp, #8
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
 8002930:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002932:	f00d fe09 	bl	8010548 <__errno>
 8002936:	4603      	mov	r3, r0
 8002938:	2216      	movs	r2, #22
 800293a:	601a      	str	r2, [r3, #0]
  return -1;
 800293c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002940:	4618      	mov	r0, r3
 8002942:	3708      	adds	r7, #8
 8002944:	46bd      	mov	sp, r7
 8002946:	bd80      	pop	{r7, pc}

08002948 <_exit>:

void _exit (int status)
{
 8002948:	b580      	push	{r7, lr}
 800294a:	b082      	sub	sp, #8
 800294c:	af00      	add	r7, sp, #0
 800294e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002950:	f04f 31ff 	mov.w	r1, #4294967295
 8002954:	6878      	ldr	r0, [r7, #4]
 8002956:	f7ff ffe7 	bl	8002928 <_kill>
  while (1) {}    /* Make sure we hang here */
 800295a:	bf00      	nop
 800295c:	e7fd      	b.n	800295a <_exit+0x12>

0800295e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800295e:	b580      	push	{r7, lr}
 8002960:	b086      	sub	sp, #24
 8002962:	af00      	add	r7, sp, #0
 8002964:	60f8      	str	r0, [r7, #12]
 8002966:	60b9      	str	r1, [r7, #8]
 8002968:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800296a:	2300      	movs	r3, #0
 800296c:	617b      	str	r3, [r7, #20]
 800296e:	e00a      	b.n	8002986 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002970:	f3af 8000 	nop.w
 8002974:	4601      	mov	r1, r0
 8002976:	68bb      	ldr	r3, [r7, #8]
 8002978:	1c5a      	adds	r2, r3, #1
 800297a:	60ba      	str	r2, [r7, #8]
 800297c:	b2ca      	uxtb	r2, r1
 800297e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002980:	697b      	ldr	r3, [r7, #20]
 8002982:	3301      	adds	r3, #1
 8002984:	617b      	str	r3, [r7, #20]
 8002986:	697a      	ldr	r2, [r7, #20]
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	429a      	cmp	r2, r3
 800298c:	dbf0      	blt.n	8002970 <_read+0x12>
  }

  return len;
 800298e:	687b      	ldr	r3, [r7, #4]
}
 8002990:	4618      	mov	r0, r3
 8002992:	3718      	adds	r7, #24
 8002994:	46bd      	mov	sp, r7
 8002996:	bd80      	pop	{r7, pc}

08002998 <_close>:
  }
  return len;
}

int _close(int file)
{
 8002998:	b480      	push	{r7}
 800299a:	b083      	sub	sp, #12
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80029a0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80029a4:	4618      	mov	r0, r3
 80029a6:	370c      	adds	r7, #12
 80029a8:	46bd      	mov	sp, r7
 80029aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ae:	4770      	bx	lr

080029b0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80029b0:	b480      	push	{r7}
 80029b2:	b083      	sub	sp, #12
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
 80029b8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80029ba:	683b      	ldr	r3, [r7, #0]
 80029bc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80029c0:	605a      	str	r2, [r3, #4]
  return 0;
 80029c2:	2300      	movs	r3, #0
}
 80029c4:	4618      	mov	r0, r3
 80029c6:	370c      	adds	r7, #12
 80029c8:	46bd      	mov	sp, r7
 80029ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ce:	4770      	bx	lr

080029d0 <_isatty>:

int _isatty(int file)
{
 80029d0:	b480      	push	{r7}
 80029d2:	b083      	sub	sp, #12
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80029d8:	2301      	movs	r3, #1
}
 80029da:	4618      	mov	r0, r3
 80029dc:	370c      	adds	r7, #12
 80029de:	46bd      	mov	sp, r7
 80029e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e4:	4770      	bx	lr

080029e6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80029e6:	b480      	push	{r7}
 80029e8:	b085      	sub	sp, #20
 80029ea:	af00      	add	r7, sp, #0
 80029ec:	60f8      	str	r0, [r7, #12]
 80029ee:	60b9      	str	r1, [r7, #8]
 80029f0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80029f2:	2300      	movs	r3, #0
}
 80029f4:	4618      	mov	r0, r3
 80029f6:	3714      	adds	r7, #20
 80029f8:	46bd      	mov	sp, r7
 80029fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fe:	4770      	bx	lr

08002a00 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b086      	sub	sp, #24
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002a08:	4a14      	ldr	r2, [pc, #80]	@ (8002a5c <_sbrk+0x5c>)
 8002a0a:	4b15      	ldr	r3, [pc, #84]	@ (8002a60 <_sbrk+0x60>)
 8002a0c:	1ad3      	subs	r3, r2, r3
 8002a0e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002a10:	697b      	ldr	r3, [r7, #20]
 8002a12:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002a14:	4b13      	ldr	r3, [pc, #76]	@ (8002a64 <_sbrk+0x64>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d102      	bne.n	8002a22 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002a1c:	4b11      	ldr	r3, [pc, #68]	@ (8002a64 <_sbrk+0x64>)
 8002a1e:	4a12      	ldr	r2, [pc, #72]	@ (8002a68 <_sbrk+0x68>)
 8002a20:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002a22:	4b10      	ldr	r3, [pc, #64]	@ (8002a64 <_sbrk+0x64>)
 8002a24:	681a      	ldr	r2, [r3, #0]
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	4413      	add	r3, r2
 8002a2a:	693a      	ldr	r2, [r7, #16]
 8002a2c:	429a      	cmp	r2, r3
 8002a2e:	d207      	bcs.n	8002a40 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002a30:	f00d fd8a 	bl	8010548 <__errno>
 8002a34:	4603      	mov	r3, r0
 8002a36:	220c      	movs	r2, #12
 8002a38:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002a3a:	f04f 33ff 	mov.w	r3, #4294967295
 8002a3e:	e009      	b.n	8002a54 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002a40:	4b08      	ldr	r3, [pc, #32]	@ (8002a64 <_sbrk+0x64>)
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002a46:	4b07      	ldr	r3, [pc, #28]	@ (8002a64 <_sbrk+0x64>)
 8002a48:	681a      	ldr	r2, [r3, #0]
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	4413      	add	r3, r2
 8002a4e:	4a05      	ldr	r2, [pc, #20]	@ (8002a64 <_sbrk+0x64>)
 8002a50:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002a52:	68fb      	ldr	r3, [r7, #12]
}
 8002a54:	4618      	mov	r0, r3
 8002a56:	3718      	adds	r7, #24
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	bd80      	pop	{r7, pc}
 8002a5c:	2000c000 	.word	0x2000c000
 8002a60:	00000400 	.word	0x00000400
 8002a64:	200013b0 	.word	0x200013b0
 8002a68:	20008db8 	.word	0x20008db8

08002a6c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002a70:	4b06      	ldr	r3, [pc, #24]	@ (8002a8c <SystemInit+0x20>)
 8002a72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a76:	4a05      	ldr	r2, [pc, #20]	@ (8002a8c <SystemInit+0x20>)
 8002a78:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002a7c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8002a80:	bf00      	nop
 8002a82:	46bd      	mov	sp, r7
 8002a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a88:	4770      	bx	lr
 8002a8a:	bf00      	nop
 8002a8c:	e000ed00 	.word	0xe000ed00

08002a90 <MX_TIM2_Init>:
TIM_HandleTypeDef htim6;
TIM_HandleTypeDef htim7;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b088      	sub	sp, #32
 8002a94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002a96:	f107 0310 	add.w	r3, r7, #16
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	601a      	str	r2, [r3, #0]
 8002a9e:	605a      	str	r2, [r3, #4]
 8002aa0:	609a      	str	r2, [r3, #8]
 8002aa2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002aa4:	1d3b      	adds	r3, r7, #4
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	601a      	str	r2, [r3, #0]
 8002aaa:	605a      	str	r2, [r3, #4]
 8002aac:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002aae:	4b1e      	ldr	r3, [pc, #120]	@ (8002b28 <MX_TIM2_Init+0x98>)
 8002ab0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002ab4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 79;
 8002ab6:	4b1c      	ldr	r3, [pc, #112]	@ (8002b28 <MX_TIM2_Init+0x98>)
 8002ab8:	224f      	movs	r2, #79	@ 0x4f
 8002aba:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002abc:	4b1a      	ldr	r3, [pc, #104]	@ (8002b28 <MX_TIM2_Init+0x98>)
 8002abe:	2200      	movs	r2, #0
 8002ac0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8002ac2:	4b19      	ldr	r3, [pc, #100]	@ (8002b28 <MX_TIM2_Init+0x98>)
 8002ac4:	f04f 32ff 	mov.w	r2, #4294967295
 8002ac8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002aca:	4b17      	ldr	r3, [pc, #92]	@ (8002b28 <MX_TIM2_Init+0x98>)
 8002acc:	2200      	movs	r2, #0
 8002ace:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002ad0:	4b15      	ldr	r3, [pc, #84]	@ (8002b28 <MX_TIM2_Init+0x98>)
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002ad6:	4814      	ldr	r0, [pc, #80]	@ (8002b28 <MX_TIM2_Init+0x98>)
 8002ad8:	f004 fd5e 	bl	8007598 <HAL_TIM_Base_Init>
 8002adc:	4603      	mov	r3, r0
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d001      	beq.n	8002ae6 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8002ae2:	f7fe fd52 	bl	800158a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002ae6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002aea:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002aec:	f107 0310 	add.w	r3, r7, #16
 8002af0:	4619      	mov	r1, r3
 8002af2:	480d      	ldr	r0, [pc, #52]	@ (8002b28 <MX_TIM2_Init+0x98>)
 8002af4:	f004 ff03 	bl	80078fe <HAL_TIM_ConfigClockSource>
 8002af8:	4603      	mov	r3, r0
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d001      	beq.n	8002b02 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8002afe:	f7fe fd44 	bl	800158a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002b02:	2300      	movs	r3, #0
 8002b04:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002b06:	2300      	movs	r3, #0
 8002b08:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002b0a:	1d3b      	adds	r3, r7, #4
 8002b0c:	4619      	mov	r1, r3
 8002b0e:	4806      	ldr	r0, [pc, #24]	@ (8002b28 <MX_TIM2_Init+0x98>)
 8002b10:	f005 f8f0 	bl	8007cf4 <HAL_TIMEx_MasterConfigSynchronization>
 8002b14:	4603      	mov	r3, r0
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d001      	beq.n	8002b1e <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8002b1a:	f7fe fd36 	bl	800158a <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002b1e:	bf00      	nop
 8002b20:	3720      	adds	r7, #32
 8002b22:	46bd      	mov	sp, r7
 8002b24:	bd80      	pop	{r7, pc}
 8002b26:	bf00      	nop
 8002b28:	200013b4 	.word	0x200013b4

08002b2c <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b084      	sub	sp, #16
 8002b30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002b32:	1d3b      	adds	r3, r7, #4
 8002b34:	2200      	movs	r2, #0
 8002b36:	601a      	str	r2, [r3, #0]
 8002b38:	605a      	str	r2, [r3, #4]
 8002b3a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002b3c:	4b15      	ldr	r3, [pc, #84]	@ (8002b94 <MX_TIM6_Init+0x68>)
 8002b3e:	4a16      	ldr	r2, [pc, #88]	@ (8002b98 <MX_TIM6_Init+0x6c>)
 8002b40:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 7999;
 8002b42:	4b14      	ldr	r3, [pc, #80]	@ (8002b94 <MX_TIM6_Init+0x68>)
 8002b44:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8002b48:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b4a:	4b12      	ldr	r3, [pc, #72]	@ (8002b94 <MX_TIM6_Init+0x68>)
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 49999;
 8002b50:	4b10      	ldr	r3, [pc, #64]	@ (8002b94 <MX_TIM6_Init+0x68>)
 8002b52:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 8002b56:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002b58:	4b0e      	ldr	r3, [pc, #56]	@ (8002b94 <MX_TIM6_Init+0x68>)
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002b5e:	480d      	ldr	r0, [pc, #52]	@ (8002b94 <MX_TIM6_Init+0x68>)
 8002b60:	f004 fd1a 	bl	8007598 <HAL_TIM_Base_Init>
 8002b64:	4603      	mov	r3, r0
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d001      	beq.n	8002b6e <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8002b6a:	f7fe fd0e 	bl	800158a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002b6e:	2300      	movs	r3, #0
 8002b70:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002b72:	2300      	movs	r3, #0
 8002b74:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002b76:	1d3b      	adds	r3, r7, #4
 8002b78:	4619      	mov	r1, r3
 8002b7a:	4806      	ldr	r0, [pc, #24]	@ (8002b94 <MX_TIM6_Init+0x68>)
 8002b7c:	f005 f8ba 	bl	8007cf4 <HAL_TIMEx_MasterConfigSynchronization>
 8002b80:	4603      	mov	r3, r0
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d001      	beq.n	8002b8a <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 8002b86:	f7fe fd00 	bl	800158a <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002b8a:	bf00      	nop
 8002b8c:	3710      	adds	r7, #16
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	bd80      	pop	{r7, pc}
 8002b92:	bf00      	nop
 8002b94:	20001400 	.word	0x20001400
 8002b98:	40001000 	.word	0x40001000

08002b9c <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b084      	sub	sp, #16
 8002ba0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ba2:	1d3b      	adds	r3, r7, #4
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	601a      	str	r2, [r3, #0]
 8002ba8:	605a      	str	r2, [r3, #4]
 8002baa:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8002bac:	4b14      	ldr	r3, [pc, #80]	@ (8002c00 <MX_TIM7_Init+0x64>)
 8002bae:	4a15      	ldr	r2, [pc, #84]	@ (8002c04 <MX_TIM7_Init+0x68>)
 8002bb0:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 79;
 8002bb2:	4b13      	ldr	r3, [pc, #76]	@ (8002c00 <MX_TIM7_Init+0x64>)
 8002bb4:	224f      	movs	r2, #79	@ 0x4f
 8002bb6:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002bb8:	4b11      	ldr	r3, [pc, #68]	@ (8002c00 <MX_TIM7_Init+0x64>)
 8002bba:	2200      	movs	r2, #0
 8002bbc:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 999;
 8002bbe:	4b10      	ldr	r3, [pc, #64]	@ (8002c00 <MX_TIM7_Init+0x64>)
 8002bc0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002bc4:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002bc6:	4b0e      	ldr	r3, [pc, #56]	@ (8002c00 <MX_TIM7_Init+0x64>)
 8002bc8:	2200      	movs	r2, #0
 8002bca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8002bcc:	480c      	ldr	r0, [pc, #48]	@ (8002c00 <MX_TIM7_Init+0x64>)
 8002bce:	f004 fce3 	bl	8007598 <HAL_TIM_Base_Init>
 8002bd2:	4603      	mov	r3, r0
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d001      	beq.n	8002bdc <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8002bd8:	f7fe fcd7 	bl	800158a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002bdc:	2300      	movs	r3, #0
 8002bde:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002be0:	2300      	movs	r3, #0
 8002be2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8002be4:	1d3b      	adds	r3, r7, #4
 8002be6:	4619      	mov	r1, r3
 8002be8:	4805      	ldr	r0, [pc, #20]	@ (8002c00 <MX_TIM7_Init+0x64>)
 8002bea:	f005 f883 	bl	8007cf4 <HAL_TIMEx_MasterConfigSynchronization>
 8002bee:	4603      	mov	r3, r0
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d001      	beq.n	8002bf8 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8002bf4:	f7fe fcc9 	bl	800158a <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8002bf8:	bf00      	nop
 8002bfa:	3710      	adds	r7, #16
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	bd80      	pop	{r7, pc}
 8002c00:	2000144c 	.word	0x2000144c
 8002c04:	40001400 	.word	0x40001400

08002c08 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b086      	sub	sp, #24
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002c18:	d114      	bne.n	8002c44 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002c1a:	4b26      	ldr	r3, [pc, #152]	@ (8002cb4 <HAL_TIM_Base_MspInit+0xac>)
 8002c1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c1e:	4a25      	ldr	r2, [pc, #148]	@ (8002cb4 <HAL_TIM_Base_MspInit+0xac>)
 8002c20:	f043 0301 	orr.w	r3, r3, #1
 8002c24:	6593      	str	r3, [r2, #88]	@ 0x58
 8002c26:	4b23      	ldr	r3, [pc, #140]	@ (8002cb4 <HAL_TIM_Base_MspInit+0xac>)
 8002c28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c2a:	f003 0301 	and.w	r3, r3, #1
 8002c2e:	617b      	str	r3, [r7, #20]
 8002c30:	697b      	ldr	r3, [r7, #20]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 8002c32:	2200      	movs	r2, #0
 8002c34:	2101      	movs	r1, #1
 8002c36:	201c      	movs	r0, #28
 8002c38:	f001 faa1 	bl	800417e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002c3c:	201c      	movs	r0, #28
 8002c3e:	f001 faba 	bl	80041b6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 8002c42:	e032      	b.n	8002caa <HAL_TIM_Base_MspInit+0xa2>
  else if(tim_baseHandle->Instance==TIM6)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	4a1b      	ldr	r2, [pc, #108]	@ (8002cb8 <HAL_TIM_Base_MspInit+0xb0>)
 8002c4a:	4293      	cmp	r3, r2
 8002c4c:	d114      	bne.n	8002c78 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002c4e:	4b19      	ldr	r3, [pc, #100]	@ (8002cb4 <HAL_TIM_Base_MspInit+0xac>)
 8002c50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c52:	4a18      	ldr	r2, [pc, #96]	@ (8002cb4 <HAL_TIM_Base_MspInit+0xac>)
 8002c54:	f043 0310 	orr.w	r3, r3, #16
 8002c58:	6593      	str	r3, [r2, #88]	@ 0x58
 8002c5a:	4b16      	ldr	r3, [pc, #88]	@ (8002cb4 <HAL_TIM_Base_MspInit+0xac>)
 8002c5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c5e:	f003 0310 	and.w	r3, r3, #16
 8002c62:	613b      	str	r3, [r7, #16]
 8002c64:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8002c66:	2200      	movs	r2, #0
 8002c68:	2101      	movs	r1, #1
 8002c6a:	2036      	movs	r0, #54	@ 0x36
 8002c6c:	f001 fa87 	bl	800417e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002c70:	2036      	movs	r0, #54	@ 0x36
 8002c72:	f001 faa0 	bl	80041b6 <HAL_NVIC_EnableIRQ>
}
 8002c76:	e018      	b.n	8002caa <HAL_TIM_Base_MspInit+0xa2>
  else if(tim_baseHandle->Instance==TIM7)
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	4a0f      	ldr	r2, [pc, #60]	@ (8002cbc <HAL_TIM_Base_MspInit+0xb4>)
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d113      	bne.n	8002caa <HAL_TIM_Base_MspInit+0xa2>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002c82:	4b0c      	ldr	r3, [pc, #48]	@ (8002cb4 <HAL_TIM_Base_MspInit+0xac>)
 8002c84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c86:	4a0b      	ldr	r2, [pc, #44]	@ (8002cb4 <HAL_TIM_Base_MspInit+0xac>)
 8002c88:	f043 0320 	orr.w	r3, r3, #32
 8002c8c:	6593      	str	r3, [r2, #88]	@ 0x58
 8002c8e:	4b09      	ldr	r3, [pc, #36]	@ (8002cb4 <HAL_TIM_Base_MspInit+0xac>)
 8002c90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c92:	f003 0320 	and.w	r3, r3, #32
 8002c96:	60fb      	str	r3, [r7, #12]
 8002c98:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM7_IRQn, 5, 0);
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	2105      	movs	r1, #5
 8002c9e:	2037      	movs	r0, #55	@ 0x37
 8002ca0:	f001 fa6d 	bl	800417e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002ca4:	2037      	movs	r0, #55	@ 0x37
 8002ca6:	f001 fa86 	bl	80041b6 <HAL_NVIC_EnableIRQ>
}
 8002caa:	bf00      	nop
 8002cac:	3718      	adds	r7, #24
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	bd80      	pop	{r7, pc}
 8002cb2:	bf00      	nop
 8002cb4:	40021000 	.word	0x40021000
 8002cb8:	40001000 	.word	0x40001000
 8002cbc:	40001400 	.word	0x40001400

08002cc0 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002cc4:	4b14      	ldr	r3, [pc, #80]	@ (8002d18 <MX_USART1_UART_Init+0x58>)
 8002cc6:	4a15      	ldr	r2, [pc, #84]	@ (8002d1c <MX_USART1_UART_Init+0x5c>)
 8002cc8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 8002cca:	4b13      	ldr	r3, [pc, #76]	@ (8002d18 <MX_USART1_UART_Init+0x58>)
 8002ccc:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8002cd0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002cd2:	4b11      	ldr	r3, [pc, #68]	@ (8002d18 <MX_USART1_UART_Init+0x58>)
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002cd8:	4b0f      	ldr	r3, [pc, #60]	@ (8002d18 <MX_USART1_UART_Init+0x58>)
 8002cda:	2200      	movs	r2, #0
 8002cdc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002cde:	4b0e      	ldr	r3, [pc, #56]	@ (8002d18 <MX_USART1_UART_Init+0x58>)
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002ce4:	4b0c      	ldr	r3, [pc, #48]	@ (8002d18 <MX_USART1_UART_Init+0x58>)
 8002ce6:	220c      	movs	r2, #12
 8002ce8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002cea:	4b0b      	ldr	r3, [pc, #44]	@ (8002d18 <MX_USART1_UART_Init+0x58>)
 8002cec:	2200      	movs	r2, #0
 8002cee:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002cf0:	4b09      	ldr	r3, [pc, #36]	@ (8002d18 <MX_USART1_UART_Init+0x58>)
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002cf6:	4b08      	ldr	r3, [pc, #32]	@ (8002d18 <MX_USART1_UART_Init+0x58>)
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002cfc:	4b06      	ldr	r3, [pc, #24]	@ (8002d18 <MX_USART1_UART_Init+0x58>)
 8002cfe:	2200      	movs	r2, #0
 8002d00:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002d02:	4805      	ldr	r0, [pc, #20]	@ (8002d18 <MX_USART1_UART_Init+0x58>)
 8002d04:	f005 f87a 	bl	8007dfc <HAL_UART_Init>
 8002d08:	4603      	mov	r3, r0
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d001      	beq.n	8002d12 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8002d0e:	f7fe fc3c 	bl	800158a <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002d12:	bf00      	nop
 8002d14:	bd80      	pop	{r7, pc}
 8002d16:	bf00      	nop
 8002d18:	20001498 	.word	0x20001498
 8002d1c:	40013800 	.word	0x40013800

08002d20 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b0a2      	sub	sp, #136	@ 0x88
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d28:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	601a      	str	r2, [r3, #0]
 8002d30:	605a      	str	r2, [r3, #4]
 8002d32:	609a      	str	r2, [r3, #8]
 8002d34:	60da      	str	r2, [r3, #12]
 8002d36:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002d38:	f107 0314 	add.w	r3, r7, #20
 8002d3c:	2260      	movs	r2, #96	@ 0x60
 8002d3e:	2100      	movs	r1, #0
 8002d40:	4618      	mov	r0, r3
 8002d42:	f00c fe02 	bl	800f94a <memset>
  if(uartHandle->Instance==USART1)
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	4a4f      	ldr	r2, [pc, #316]	@ (8002e88 <HAL_UART_MspInit+0x168>)
 8002d4c:	4293      	cmp	r3, r2
 8002d4e:	f040 8096 	bne.w	8002e7e <HAL_UART_MspInit+0x15e>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002d52:	2301      	movs	r3, #1
 8002d54:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002d56:	2300      	movs	r3, #0
 8002d58:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002d5a:	f107 0314 	add.w	r3, r7, #20
 8002d5e:	4618      	mov	r0, r3
 8002d60:	f002 fd4a 	bl	80057f8 <HAL_RCCEx_PeriphCLKConfig>
 8002d64:	4603      	mov	r3, r0
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d001      	beq.n	8002d6e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8002d6a:	f7fe fc0e 	bl	800158a <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002d6e:	4b47      	ldr	r3, [pc, #284]	@ (8002e8c <HAL_UART_MspInit+0x16c>)
 8002d70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d72:	4a46      	ldr	r2, [pc, #280]	@ (8002e8c <HAL_UART_MspInit+0x16c>)
 8002d74:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002d78:	6613      	str	r3, [r2, #96]	@ 0x60
 8002d7a:	4b44      	ldr	r3, [pc, #272]	@ (8002e8c <HAL_UART_MspInit+0x16c>)
 8002d7c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d7e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002d82:	613b      	str	r3, [r7, #16]
 8002d84:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d86:	4b41      	ldr	r3, [pc, #260]	@ (8002e8c <HAL_UART_MspInit+0x16c>)
 8002d88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d8a:	4a40      	ldr	r2, [pc, #256]	@ (8002e8c <HAL_UART_MspInit+0x16c>)
 8002d8c:	f043 0301 	orr.w	r3, r3, #1
 8002d90:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002d92:	4b3e      	ldr	r3, [pc, #248]	@ (8002e8c <HAL_UART_MspInit+0x16c>)
 8002d94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d96:	f003 0301 	and.w	r3, r3, #1
 8002d9a:	60fb      	str	r3, [r7, #12]
 8002d9c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002d9e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002da2:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002da4:	2302      	movs	r3, #2
 8002da6:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002da8:	2301      	movs	r3, #1
 8002daa:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002dac:	2303      	movs	r3, #3
 8002dae:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002db2:	2307      	movs	r3, #7
 8002db4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002db8:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8002dbc:	4619      	mov	r1, r3
 8002dbe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002dc2:	f001 fca1 	bl	8004708 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Channel7;
 8002dc6:	4b32      	ldr	r3, [pc, #200]	@ (8002e90 <HAL_UART_MspInit+0x170>)
 8002dc8:	4a32      	ldr	r2, [pc, #200]	@ (8002e94 <HAL_UART_MspInit+0x174>)
 8002dca:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_2;
 8002dcc:	4b30      	ldr	r3, [pc, #192]	@ (8002e90 <HAL_UART_MspInit+0x170>)
 8002dce:	2202      	movs	r2, #2
 8002dd0:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002dd2:	4b2f      	ldr	r3, [pc, #188]	@ (8002e90 <HAL_UART_MspInit+0x170>)
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002dd8:	4b2d      	ldr	r3, [pc, #180]	@ (8002e90 <HAL_UART_MspInit+0x170>)
 8002dda:	2200      	movs	r2, #0
 8002ddc:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002dde:	4b2c      	ldr	r3, [pc, #176]	@ (8002e90 <HAL_UART_MspInit+0x170>)
 8002de0:	2280      	movs	r2, #128	@ 0x80
 8002de2:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002de4:	4b2a      	ldr	r3, [pc, #168]	@ (8002e90 <HAL_UART_MspInit+0x170>)
 8002de6:	2200      	movs	r2, #0
 8002de8:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002dea:	4b29      	ldr	r3, [pc, #164]	@ (8002e90 <HAL_UART_MspInit+0x170>)
 8002dec:	2200      	movs	r2, #0
 8002dee:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8002df0:	4b27      	ldr	r3, [pc, #156]	@ (8002e90 <HAL_UART_MspInit+0x170>)
 8002df2:	2220      	movs	r2, #32
 8002df4:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8002df6:	4b26      	ldr	r3, [pc, #152]	@ (8002e90 <HAL_UART_MspInit+0x170>)
 8002df8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002dfc:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002dfe:	4824      	ldr	r0, [pc, #144]	@ (8002e90 <HAL_UART_MspInit+0x170>)
 8002e00:	f001 fa00 	bl	8004204 <HAL_DMA_Init>
 8002e04:	4603      	mov	r3, r0
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d001      	beq.n	8002e0e <HAL_UART_MspInit+0xee>
    {
      Error_Handler();
 8002e0a:	f7fe fbbe 	bl	800158a <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	4a1f      	ldr	r2, [pc, #124]	@ (8002e90 <HAL_UART_MspInit+0x170>)
 8002e12:	675a      	str	r2, [r3, #116]	@ 0x74
 8002e14:	4a1e      	ldr	r2, [pc, #120]	@ (8002e90 <HAL_UART_MspInit+0x170>)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Channel6;
 8002e1a:	4b1f      	ldr	r3, [pc, #124]	@ (8002e98 <HAL_UART_MspInit+0x178>)
 8002e1c:	4a1f      	ldr	r2, [pc, #124]	@ (8002e9c <HAL_UART_MspInit+0x17c>)
 8002e1e:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_2;
 8002e20:	4b1d      	ldr	r3, [pc, #116]	@ (8002e98 <HAL_UART_MspInit+0x178>)
 8002e22:	2202      	movs	r2, #2
 8002e24:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002e26:	4b1c      	ldr	r3, [pc, #112]	@ (8002e98 <HAL_UART_MspInit+0x178>)
 8002e28:	2210      	movs	r2, #16
 8002e2a:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002e2c:	4b1a      	ldr	r3, [pc, #104]	@ (8002e98 <HAL_UART_MspInit+0x178>)
 8002e2e:	2200      	movs	r2, #0
 8002e30:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002e32:	4b19      	ldr	r3, [pc, #100]	@ (8002e98 <HAL_UART_MspInit+0x178>)
 8002e34:	2280      	movs	r2, #128	@ 0x80
 8002e36:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002e38:	4b17      	ldr	r3, [pc, #92]	@ (8002e98 <HAL_UART_MspInit+0x178>)
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002e3e:	4b16      	ldr	r3, [pc, #88]	@ (8002e98 <HAL_UART_MspInit+0x178>)
 8002e40:	2200      	movs	r2, #0
 8002e42:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8002e44:	4b14      	ldr	r3, [pc, #80]	@ (8002e98 <HAL_UART_MspInit+0x178>)
 8002e46:	2200      	movs	r2, #0
 8002e48:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8002e4a:	4b13      	ldr	r3, [pc, #76]	@ (8002e98 <HAL_UART_MspInit+0x178>)
 8002e4c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002e50:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002e52:	4811      	ldr	r0, [pc, #68]	@ (8002e98 <HAL_UART_MspInit+0x178>)
 8002e54:	f001 f9d6 	bl	8004204 <HAL_DMA_Init>
 8002e58:	4603      	mov	r3, r0
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d001      	beq.n	8002e62 <HAL_UART_MspInit+0x142>
    {
      Error_Handler();
 8002e5e:	f7fe fb94 	bl	800158a <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	4a0c      	ldr	r2, [pc, #48]	@ (8002e98 <HAL_UART_MspInit+0x178>)
 8002e66:	671a      	str	r2, [r3, #112]	@ 0x70
 8002e68:	4a0b      	ldr	r2, [pc, #44]	@ (8002e98 <HAL_UART_MspInit+0x178>)
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 8002e6e:	2200      	movs	r2, #0
 8002e70:	2101      	movs	r1, #1
 8002e72:	2025      	movs	r0, #37	@ 0x25
 8002e74:	f001 f983 	bl	800417e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002e78:	2025      	movs	r0, #37	@ 0x25
 8002e7a:	f001 f99c 	bl	80041b6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002e7e:	bf00      	nop
 8002e80:	3788      	adds	r7, #136	@ 0x88
 8002e82:	46bd      	mov	sp, r7
 8002e84:	bd80      	pop	{r7, pc}
 8002e86:	bf00      	nop
 8002e88:	40013800 	.word	0x40013800
 8002e8c:	40021000 	.word	0x40021000
 8002e90:	20001520 	.word	0x20001520
 8002e94:	40020480 	.word	0x40020480
 8002e98:	20001568 	.word	0x20001568
 8002e9c:	4002046c 	.word	0x4002046c

08002ea0 <ASIC_TransmitReceive>:
volatile uint32_t wrap_count = 0;

uint64_t get_extended_peaktime(uint64_t peaktime);

uint8_t ASIC_TransmitReceive(uint8_t data) //
{
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	b086      	sub	sp, #24
 8002ea4:	af02      	add	r7, sp, #8
 8002ea6:	4603      	mov	r3, r0
 8002ea8:	71fb      	strb	r3, [r7, #7]
    uint8_t rx_data;
    HAL_SPI_TransmitReceive(&hspi1, &data, &rx_data, 1, 100);
 8002eaa:	f107 020f 	add.w	r2, r7, #15
 8002eae:	1df9      	adds	r1, r7, #7
 8002eb0:	2364      	movs	r3, #100	@ 0x64
 8002eb2:	9300      	str	r3, [sp, #0]
 8002eb4:	2301      	movs	r3, #1
 8002eb6:	4804      	ldr	r0, [pc, #16]	@ (8002ec8 <ASIC_TransmitReceive+0x28>)
 8002eb8:	f003 f87d 	bl	8005fb6 <HAL_SPI_TransmitReceive>
    return rx_data;
 8002ebc:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	3710      	adds	r7, #16
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bd80      	pop	{r7, pc}
 8002ec6:	bf00      	nop
 8002ec8:	200011c4 	.word	0x200011c4

08002ecc <ASIC_CMD>:

void ASIC_CMD(uint8_t address, uint16_t data) //ASIC
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b082      	sub	sp, #8
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	4603      	mov	r3, r0
 8002ed4:	460a      	mov	r2, r1
 8002ed6:	71fb      	strb	r3, [r7, #7]
 8002ed8:	4613      	mov	r3, r2
 8002eda:	80bb      	strh	r3, [r7, #4]
	ASIC_CS_LOW();
 8002edc:	2200      	movs	r2, #0
 8002ede:	2101      	movs	r1, #1
 8002ee0:	4813      	ldr	r0, [pc, #76]	@ (8002f30 <ASIC_CMD+0x64>)
 8002ee2:	f001 fda3 	bl	8004a2c <HAL_GPIO_WritePin>
	ASIC_TransmitReceive(address);
 8002ee6:	79fb      	ldrb	r3, [r7, #7]
 8002ee8:	4618      	mov	r0, r3
 8002eea:	f7ff ffd9 	bl	8002ea0 <ASIC_TransmitReceive>
	ASIC_TransmitReceive(0x00);
 8002eee:	2000      	movs	r0, #0
 8002ef0:	f7ff ffd6 	bl	8002ea0 <ASIC_TransmitReceive>
	ASIC_TransmitReceive(0x00);
 8002ef4:	2000      	movs	r0, #0
 8002ef6:	f7ff ffd3 	bl	8002ea0 <ASIC_TransmitReceive>
	ASIC_TransmitReceive(0x00);
 8002efa:	2000      	movs	r0, #0
 8002efc:	f7ff ffd0 	bl	8002ea0 <ASIC_TransmitReceive>
	ASIC_TransmitReceive(0x00);
 8002f00:	2000      	movs	r0, #0
 8002f02:	f7ff ffcd 	bl	8002ea0 <ASIC_TransmitReceive>
	ASIC_TransmitReceive((data >> 8) & 0xFF);
 8002f06:	88bb      	ldrh	r3, [r7, #4]
 8002f08:	0a1b      	lsrs	r3, r3, #8
 8002f0a:	b29b      	uxth	r3, r3
 8002f0c:	b2db      	uxtb	r3, r3
 8002f0e:	4618      	mov	r0, r3
 8002f10:	f7ff ffc6 	bl	8002ea0 <ASIC_TransmitReceive>
	ASIC_TransmitReceive(data & 0xFF);
 8002f14:	88bb      	ldrh	r3, [r7, #4]
 8002f16:	b2db      	uxtb	r3, r3
 8002f18:	4618      	mov	r0, r3
 8002f1a:	f7ff ffc1 	bl	8002ea0 <ASIC_TransmitReceive>
	ASIC_CS_HIGH();
 8002f1e:	2201      	movs	r2, #1
 8002f20:	2101      	movs	r1, #1
 8002f22:	4803      	ldr	r0, [pc, #12]	@ (8002f30 <ASIC_CMD+0x64>)
 8002f24:	f001 fd82 	bl	8004a2c <HAL_GPIO_WritePin>
}
 8002f28:	bf00      	nop
 8002f2a:	3708      	adds	r7, #8
 8002f2c:	46bd      	mov	sp, r7
 8002f2e:	bd80      	pop	{r7, pc}
 8002f30:	48000400 	.word	0x48000400

08002f34 <ReadResult>:

HAL_StatusTypeDef ReadResult(void) //
{
 8002f34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002f38:	b093      	sub	sp, #76	@ 0x4c
 8002f3a:	af00      	add	r7, sp, #0
	if(HAL_GPIO_ReadPin(EMPTY_GPIO_Port, EMPTY_Pin) == GPIO_PIN_SET)
 8002f3c:	2104      	movs	r1, #4
 8002f3e:	4866      	ldr	r0, [pc, #408]	@ (80030d8 <ReadResult+0x1a4>)
 8002f40:	f001 fd5c 	bl	80049fc <HAL_GPIO_ReadPin>
 8002f44:	4603      	mov	r3, r0
 8002f46:	2b01      	cmp	r3, #1
 8002f48:	d101      	bne.n	8002f4e <ReadResult+0x1a>
	{
		return HAL_ERROR;
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	e0be      	b.n	80030cc <ReadResult+0x198>
	}
	else
	{
		ASIC_CS_LOW();
 8002f4e:	2200      	movs	r2, #0
 8002f50:	2101      	movs	r1, #1
 8002f52:	4861      	ldr	r0, [pc, #388]	@ (80030d8 <ReadResult+0x1a4>)
 8002f54:	f001 fd6a 	bl	8004a2c <HAL_GPIO_WritePin>
		uint16_t i;
		uint8_t address = 0x80;
 8002f58:	2380      	movs	r3, #128	@ 0x80
 8002f5a:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
		ASIC_TransmitReceive(address);
 8002f5e:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8002f62:	4618      	mov	r0, r3
 8002f64:	f7ff ff9c 	bl	8002ea0 <ASIC_TransmitReceive>
		for(i = 0;i < 6;i++)
 8002f68:	2300      	movs	r3, #0
 8002f6a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8002f6e:	e00c      	b.n	8002f8a <ReadResult+0x56>
			result[i] = ASIC_TransmitReceive(0x00);
 8002f70:	f8b7 4046 	ldrh.w	r4, [r7, #70]	@ 0x46
 8002f74:	2000      	movs	r0, #0
 8002f76:	f7ff ff93 	bl	8002ea0 <ASIC_TransmitReceive>
 8002f7a:	4603      	mov	r3, r0
 8002f7c:	4a57      	ldr	r2, [pc, #348]	@ (80030dc <ReadResult+0x1a8>)
 8002f7e:	5513      	strb	r3, [r2, r4]
		for(i = 0;i < 6;i++)
 8002f80:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002f84:	3301      	adds	r3, #1
 8002f86:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8002f8a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002f8e:	2b05      	cmp	r3, #5
 8002f90:	d9ee      	bls.n	8002f70 <ReadResult+0x3c>
		codeid = (result[0] >> 3) + 1;
 8002f92:	4b52      	ldr	r3, [pc, #328]	@ (80030dc <ReadResult+0x1a8>)
 8002f94:	781b      	ldrb	r3, [r3, #0]
 8002f96:	08db      	lsrs	r3, r3, #3
 8002f98:	b2db      	uxtb	r3, r3
 8002f9a:	3301      	adds	r3, #1
 8002f9c:	b2db      	uxtb	r3, r3
 8002f9e:	4a50      	ldr	r2, [pc, #320]	@ (80030e0 <ReadResult+0x1ac>)
 8002fa0:	7013      	strb	r3, [r2, #0]
		peaklevel = (result[1] >> 1) | ((result[0] & 0x07 ) << 7);
 8002fa2:	4b4e      	ldr	r3, [pc, #312]	@ (80030dc <ReadResult+0x1a8>)
 8002fa4:	785b      	ldrb	r3, [r3, #1]
 8002fa6:	085b      	lsrs	r3, r3, #1
 8002fa8:	b2db      	uxtb	r3, r3
 8002faa:	b21a      	sxth	r2, r3
 8002fac:	4b4b      	ldr	r3, [pc, #300]	@ (80030dc <ReadResult+0x1a8>)
 8002fae:	781b      	ldrb	r3, [r3, #0]
 8002fb0:	b21b      	sxth	r3, r3
 8002fb2:	01db      	lsls	r3, r3, #7
 8002fb4:	b21b      	sxth	r3, r3
 8002fb6:	f403 7360 	and.w	r3, r3, #896	@ 0x380
 8002fba:	b21b      	sxth	r3, r3
 8002fbc:	4313      	orrs	r3, r2
 8002fbe:	b21b      	sxth	r3, r3
 8002fc0:	b29b      	uxth	r3, r3
 8002fc2:	4a48      	ldr	r2, [pc, #288]	@ (80030e4 <ReadResult+0x1b0>)
 8002fc4:	8013      	strh	r3, [r2, #0]
		peaktime = ((uint64_t)(result[1] & 0x01) << 32) |
 8002fc6:	4b45      	ldr	r3, [pc, #276]	@ (80030dc <ReadResult+0x1a8>)
 8002fc8:	785b      	ldrb	r3, [r3, #1]
 8002fca:	b2db      	uxtb	r3, r3
 8002fcc:	2200      	movs	r2, #0
 8002fce:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002fd0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002fd2:	f04f 0200 	mov.w	r2, #0
 8002fd6:	f04f 0300 	mov.w	r3, #0
 8002fda:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002fdc:	000b      	movs	r3, r1
 8002fde:	2200      	movs	r2, #0
 8002fe0:	2100      	movs	r1, #0
 8002fe2:	6339      	str	r1, [r7, #48]	@ 0x30
 8002fe4:	f003 0301 	and.w	r3, r3, #1
 8002fe8:	637b      	str	r3, [r7, #52]	@ 0x34
		           ((uint64_t)result[2] << 24) |
 8002fea:	4b3c      	ldr	r3, [pc, #240]	@ (80030dc <ReadResult+0x1a8>)
 8002fec:	789b      	ldrb	r3, [r3, #2]
 8002fee:	b2db      	uxtb	r3, r3
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002ff4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002ff6:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8002ffa:	460b      	mov	r3, r1
 8002ffc:	ea4f 2913 	mov.w	r9, r3, lsr #8
 8003000:	460b      	mov	r3, r1
 8003002:	ea4f 6803 	mov.w	r8, r3, lsl #24
		peaktime = ((uint64_t)(result[1] & 0x01) << 32) |
 8003006:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800300a:	460b      	mov	r3, r1
 800300c:	ea43 0308 	orr.w	r3, r3, r8
 8003010:	623b      	str	r3, [r7, #32]
 8003012:	4613      	mov	r3, r2
 8003014:	ea43 0309 	orr.w	r3, r3, r9
 8003018:	627b      	str	r3, [r7, #36]	@ 0x24
		           ((uint64_t)result[3] << 16) |
 800301a:	4b30      	ldr	r3, [pc, #192]	@ (80030dc <ReadResult+0x1a8>)
 800301c:	78db      	ldrb	r3, [r3, #3]
 800301e:	b2db      	uxtb	r3, r3
 8003020:	2200      	movs	r2, #0
 8003022:	61bb      	str	r3, [r7, #24]
 8003024:	61fa      	str	r2, [r7, #28]
 8003026:	f04f 0200 	mov.w	r2, #0
 800302a:	f04f 0300 	mov.w	r3, #0
 800302e:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8003032:	4649      	mov	r1, r9
 8003034:	040b      	lsls	r3, r1, #16
 8003036:	4641      	mov	r1, r8
 8003038:	ea43 4311 	orr.w	r3, r3, r1, lsr #16
 800303c:	4641      	mov	r1, r8
 800303e:	040a      	lsls	r2, r1, #16
		           ((uint64_t)result[2] << 24) |
 8003040:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003044:	4641      	mov	r1, r8
 8003046:	ea41 0502 	orr.w	r5, r1, r2
 800304a:	4649      	mov	r1, r9
 800304c:	4319      	orrs	r1, r3
 800304e:	460e      	mov	r6, r1
		           ((uint64_t)result[4] << 8)  |
 8003050:	4b22      	ldr	r3, [pc, #136]	@ (80030dc <ReadResult+0x1a8>)
 8003052:	791b      	ldrb	r3, [r3, #4]
 8003054:	b2db      	uxtb	r3, r3
 8003056:	2200      	movs	r2, #0
 8003058:	613b      	str	r3, [r7, #16]
 800305a:	617a      	str	r2, [r7, #20]
 800305c:	f04f 0200 	mov.w	r2, #0
 8003060:	f04f 0300 	mov.w	r3, #0
 8003064:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8003068:	4649      	mov	r1, r9
 800306a:	020b      	lsls	r3, r1, #8
 800306c:	4641      	mov	r1, r8
 800306e:	ea43 6311 	orr.w	r3, r3, r1, lsr #24
 8003072:	4641      	mov	r1, r8
 8003074:	020a      	lsls	r2, r1, #8
		           ((uint64_t)result[3] << 16) |
 8003076:	ea45 0a02 	orr.w	sl, r5, r2
 800307a:	ea46 0b03 	orr.w	fp, r6, r3
		           (uint64_t)result[5];
 800307e:	4b17      	ldr	r3, [pc, #92]	@ (80030dc <ReadResult+0x1a8>)
 8003080:	795b      	ldrb	r3, [r3, #5]
 8003082:	b2db      	uxtb	r3, r3
 8003084:	2200      	movs	r2, #0
 8003086:	60bb      	str	r3, [r7, #8]
 8003088:	60fa      	str	r2, [r7, #12]
		           ((uint64_t)result[4] << 8)  |
 800308a:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800308e:	460b      	mov	r3, r1
 8003090:	ea4a 0303 	orr.w	r3, sl, r3
 8003094:	603b      	str	r3, [r7, #0]
 8003096:	4613      	mov	r3, r2
 8003098:	ea4b 0303 	orr.w	r3, fp, r3
 800309c:	607b      	str	r3, [r7, #4]
		peaktime = ((uint64_t)(result[1] & 0x01) << 32) |
 800309e:	4b12      	ldr	r3, [pc, #72]	@ (80030e8 <ReadResult+0x1b4>)
 80030a0:	e9d7 1200 	ldrd	r1, r2, [r7]
 80030a4:	e9c3 1200 	strd	r1, r2, [r3]
		peaktime = get_extended_peaktime(peaktime);
 80030a8:	4b0f      	ldr	r3, [pc, #60]	@ (80030e8 <ReadResult+0x1b4>)
 80030aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030ae:	4610      	mov	r0, r2
 80030b0:	4619      	mov	r1, r3
 80030b2:	f000 f81b 	bl	80030ec <get_extended_peaktime>
 80030b6:	4602      	mov	r2, r0
 80030b8:	460b      	mov	r3, r1
 80030ba:	490b      	ldr	r1, [pc, #44]	@ (80030e8 <ReadResult+0x1b4>)
 80030bc:	e9c1 2300 	strd	r2, r3, [r1]
		ASIC_CS_HIGH();
 80030c0:	2201      	movs	r2, #1
 80030c2:	2101      	movs	r1, #1
 80030c4:	4804      	ldr	r0, [pc, #16]	@ (80030d8 <ReadResult+0x1a4>)
 80030c6:	f001 fcb1 	bl	8004a2c <HAL_GPIO_WritePin>
		return HAL_OK;
 80030ca:	2300      	movs	r3, #0
	}
}
 80030cc:	4618      	mov	r0, r3
 80030ce:	374c      	adds	r7, #76	@ 0x4c
 80030d0:	46bd      	mov	sp, r7
 80030d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80030d6:	bf00      	nop
 80030d8:	48000400 	.word	0x48000400
 80030dc:	200015c0 	.word	0x200015c0
 80030e0:	200015b0 	.word	0x200015b0
 80030e4:	200015b2 	.word	0x200015b2
 80030e8:	200015b8 	.word	0x200015b8

080030ec <get_extended_peaktime>:
	HAL_Delay(50);
	HAL_GPIO_WritePin(ASIC_RST_GPIO_Port, ASIC_RST_Pin, GPIO_PIN_SET);
}

uint64_t get_extended_peaktime(uint64_t peaktime)
{
 80030ec:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 80030f0:	b083      	sub	sp, #12
 80030f2:	af00      	add	r7, sp, #0
 80030f4:	e9c7 0100 	strd	r0, r1, [r7]
	if(peaktime < pre_peaktime)
 80030f8:	4b16      	ldr	r3, [pc, #88]	@ (8003154 <get_extended_peaktime+0x68>)
 80030fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030fe:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003102:	4290      	cmp	r0, r2
 8003104:	eb71 0303 	sbcs.w	r3, r1, r3
 8003108:	d204      	bcs.n	8003114 <get_extended_peaktime+0x28>
		wrap_count++;
 800310a:	4b13      	ldr	r3, [pc, #76]	@ (8003158 <get_extended_peaktime+0x6c>)
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	3301      	adds	r3, #1
 8003110:	4a11      	ldr	r2, [pc, #68]	@ (8003158 <get_extended_peaktime+0x6c>)
 8003112:	6013      	str	r3, [r2, #0]
	pre_peaktime = peaktime;
 8003114:	490f      	ldr	r1, [pc, #60]	@ (8003154 <get_extended_peaktime+0x68>)
 8003116:	e9d7 2300 	ldrd	r2, r3, [r7]
 800311a:	e9c1 2300 	strd	r2, r3, [r1]
	return peaktime + (wrap_count * PEAKTIME_PERIOD);
 800311e:	4b0e      	ldr	r3, [pc, #56]	@ (8003158 <get_extended_peaktime+0x6c>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	2200      	movs	r2, #0
 8003124:	4698      	mov	r8, r3
 8003126:	4691      	mov	r9, r2
 8003128:	f04f 0200 	mov.w	r2, #0
 800312c:	f04f 0300 	mov.w	r3, #0
 8003130:	ea4f 0348 	mov.w	r3, r8, lsl #1
 8003134:	2200      	movs	r2, #0
 8003136:	e9d7 0100 	ldrd	r0, r1, [r7]
 800313a:	1814      	adds	r4, r2, r0
 800313c:	eb43 0501 	adc.w	r5, r3, r1
 8003140:	4622      	mov	r2, r4
 8003142:	462b      	mov	r3, r5
}
 8003144:	4610      	mov	r0, r2
 8003146:	4619      	mov	r1, r3
 8003148:	370c      	adds	r7, #12
 800314a:	46bd      	mov	sp, r7
 800314c:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 8003150:	4770      	bx	lr
 8003152:	bf00      	nop
 8003154:	200015c8 	.word	0x200015c8
 8003158:	200015d0 	.word	0x200015d0

0800315c <Checksum>:
{
    return (data[0] << 8) | data[1];
}

uint16_t Checksum(uint8_t *data, uint16_t length) //
{
 800315c:	b590      	push	{r4, r7, lr}
 800315e:	b085      	sub	sp, #20
 8003160:	af00      	add	r7, sp, #0
 8003162:	6078      	str	r0, [r7, #4]
 8003164:	460b      	mov	r3, r1
 8003166:	807b      	strh	r3, [r7, #2]
	uint16_t sum;
    if(length <= 1)
 8003168:	887b      	ldrh	r3, [r7, #2]
 800316a:	2b01      	cmp	r3, #1
 800316c:	d804      	bhi.n	8003178 <Checksum+0x1c>
    {
    	sum = (uint16_t)data[0];
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	781b      	ldrb	r3, [r3, #0]
 8003172:	81fb      	strh	r3, [r7, #14]
    	return sum;
 8003174:	89fb      	ldrh	r3, [r7, #14]
 8003176:	e010      	b.n	800319a <Checksum+0x3e>
    }
    else
    {
    	sum = (uint16_t)data[length-1]+Checksum(data, length - 1);
 8003178:	887b      	ldrh	r3, [r7, #2]
 800317a:	3b01      	subs	r3, #1
 800317c:	687a      	ldr	r2, [r7, #4]
 800317e:	4413      	add	r3, r2
 8003180:	781b      	ldrb	r3, [r3, #0]
 8003182:	461c      	mov	r4, r3
 8003184:	887b      	ldrh	r3, [r7, #2]
 8003186:	3b01      	subs	r3, #1
 8003188:	b29b      	uxth	r3, r3
 800318a:	4619      	mov	r1, r3
 800318c:	6878      	ldr	r0, [r7, #4]
 800318e:	f7ff ffe5 	bl	800315c <Checksum>
 8003192:	4603      	mov	r3, r0
 8003194:	4423      	add	r3, r4
 8003196:	81fb      	strh	r3, [r7, #14]
    	return sum;
 8003198:	89fb      	ldrh	r3, [r7, #14]
    }
}
 800319a:	4618      	mov	r0, r3
 800319c:	3714      	adds	r7, #20
 800319e:	46bd      	mov	sp, r7
 80031a0:	bd90      	pop	{r4, r7, pc}
	...

080031a4 <get_current_systick>:
		parameter[rp3 - rp1 + 11] = SUM & 0xFF;
	}
}

time_t get_current_systick(void) // (s)
{
 80031a4:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 80031a8:	b083      	sub	sp, #12
 80031aa:	af00      	add	r7, sp, #0
  uint32_t high1, low;
  do
  {
    high1 = (uint32_t)(high_counter >> 32);
 80031ac:	4b16      	ldr	r3, [pc, #88]	@ (8003208 <get_current_systick+0x64>)
 80031ae:	e9d3 8900 	ldrd	r8, r9, [r3]
 80031b2:	f04f 0200 	mov.w	r2, #0
 80031b6:	f04f 0300 	mov.w	r3, #0
 80031ba:	464a      	mov	r2, r9
 80031bc:	2300      	movs	r3, #0
 80031be:	4613      	mov	r3, r2
 80031c0:	607b      	str	r3, [r7, #4]
    low = TIM2->CNT;
 80031c2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80031c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031c8:	603b      	str	r3, [r7, #0]
  } while (high1 != (uint32_t)(high_counter >> 32));
 80031ca:	4b0f      	ldr	r3, [pc, #60]	@ (8003208 <get_current_systick+0x64>)
 80031cc:	e9d3 8900 	ldrd	r8, r9, [r3]
 80031d0:	f04f 0200 	mov.w	r2, #0
 80031d4:	f04f 0300 	mov.w	r3, #0
 80031d8:	464a      	mov	r2, r9
 80031da:	2300      	movs	r3, #0
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	4293      	cmp	r3, r2
 80031e0:	d1e4      	bne.n	80031ac <get_current_systick+0x8>
  return high_counter + low; // 643232high_counter
 80031e2:	683b      	ldr	r3, [r7, #0]
 80031e4:	2200      	movs	r2, #0
 80031e6:	4618      	mov	r0, r3
 80031e8:	4611      	mov	r1, r2
 80031ea:	4b07      	ldr	r3, [pc, #28]	@ (8003208 <get_current_systick+0x64>)
 80031ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031f0:	1884      	adds	r4, r0, r2
 80031f2:	eb41 0503 	adc.w	r5, r1, r3
 80031f6:	4622      	mov	r2, r4
 80031f8:	462b      	mov	r3, r5
}
 80031fa:	4610      	mov	r0, r2
 80031fc:	4619      	mov	r1, r3
 80031fe:	370c      	adds	r7, #12
 8003200:	46bd      	mov	sp, r7
 8003202:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 8003206:	4770      	bx	lr
 8003208:	200025d8 	.word	0x200025d8

0800320c <set_base_time>:

void set_base_time(time_t timestamp) // 
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b082      	sub	sp, #8
 8003210:	af00      	add	r7, sp, #0
 8003212:	e9c7 0100 	strd	r0, r1, [r7]
  base_timestamp = timestamp;
 8003216:	4908      	ldr	r1, [pc, #32]	@ (8003238 <set_base_time+0x2c>)
 8003218:	e9d7 2300 	ldrd	r2, r3, [r7]
 800321c:	e9c1 2300 	strd	r2, r3, [r1]
  base_systick = get_current_systick();
 8003220:	f7ff ffc0 	bl	80031a4 <get_current_systick>
 8003224:	4602      	mov	r2, r0
 8003226:	460b      	mov	r3, r1
 8003228:	4904      	ldr	r1, [pc, #16]	@ (800323c <set_base_time+0x30>)
 800322a:	e9c1 2300 	strd	r2, r3, [r1]
}
 800322e:	bf00      	nop
 8003230:	3708      	adds	r7, #8
 8003232:	46bd      	mov	sp, r7
 8003234:	bd80      	pop	{r7, pc}
 8003236:	bf00      	nop
 8003238:	200025e0 	.word	0x200025e0
 800323c:	200025e8 	.word	0x200025e8

08003240 <HAL_TIM_PeriodElapsedCallback>:
	time_buffer[rp3 - rp1 + 10] = (tail >> 8) & 0xFF;
	time_buffer[rp3 - rp1 + 11] = tail & 0xFF;
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) //5sheartcount30s
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b082      	sub	sp, #8
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
	  if (htim->Instance == TIM2)
 8003248:	6879      	ldr	r1, [r7, #4]
 800324a:	6809      	ldr	r1, [r1, #0]
 800324c:	f1b1 4f80 	cmp.w	r1, #1073741824	@ 0x40000000
 8003250:	d110      	bne.n	8003274 <HAL_TIM_PeriodElapsedCallback+0x34>
	  {
		  if (first_time2_irq)
 8003252:	491c      	ldr	r1, [pc, #112]	@ (80032c4 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8003254:	7809      	ldrb	r1, [r1, #0]
 8003256:	b2c9      	uxtb	r1, r1
 8003258:	2900      	cmp	r1, #0
 800325a:	d003      	beq.n	8003264 <HAL_TIM_PeriodElapsedCallback+0x24>
			first_time2_irq = 0;
 800325c:	4b19      	ldr	r3, [pc, #100]	@ (80032c4 <HAL_TIM_PeriodElapsedCallback+0x84>)
 800325e:	2200      	movs	r2, #0
 8003260:	701a      	strb	r2, [r3, #0]
 8003262:	e007      	b.n	8003274 <HAL_TIM_PeriodElapsedCallback+0x34>
		  else
			high_counter += 0x100000000;
 8003264:	4918      	ldr	r1, [pc, #96]	@ (80032c8 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8003266:	e9d1 0100 	ldrd	r0, r1, [r1]
 800326a:	1c4b      	adds	r3, r1, #1
 800326c:	4602      	mov	r2, r0
 800326e:	4916      	ldr	r1, [pc, #88]	@ (80032c8 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8003270:	e9c1 2300 	strd	r2, r3, [r1]
	  }
	  if (htim->Instance == TIM6)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	4a14      	ldr	r2, [pc, #80]	@ (80032cc <HAL_TIM_PeriodElapsedCallback+0x8c>)
 800327a:	4293      	cmp	r3, r2
 800327c:	d106      	bne.n	800328c <HAL_TIM_PeriodElapsedCallback+0x4c>
		  heartcount++;
 800327e:	4b14      	ldr	r3, [pc, #80]	@ (80032d0 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8003280:	881b      	ldrh	r3, [r3, #0]
 8003282:	b29b      	uxth	r3, r3
 8003284:	3301      	adds	r3, #1
 8003286:	b29a      	uxth	r2, r3
 8003288:	4b11      	ldr	r3, [pc, #68]	@ (80032d0 <HAL_TIM_PeriodElapsedCallback+0x90>)
 800328a:	801a      	strh	r2, [r3, #0]
	  if(heartcount >= 6)
 800328c:	4b10      	ldr	r3, [pc, #64]	@ (80032d0 <HAL_TIM_PeriodElapsedCallback+0x90>)
 800328e:	881b      	ldrh	r3, [r3, #0]
 8003290:	b29b      	uxth	r3, r3
 8003292:	2b05      	cmp	r3, #5
 8003294:	d904      	bls.n	80032a0 <HAL_TIM_PeriodElapsedCallback+0x60>
	  {
		  Sendheart();
 8003296:	f000 f821 	bl	80032dc <Sendheart>
		  heartcount = 0;
 800329a:	4b0d      	ldr	r3, [pc, #52]	@ (80032d0 <HAL_TIM_PeriodElapsedCallback+0x90>)
 800329c:	2200      	movs	r2, #0
 800329e:	801a      	strh	r2, [r3, #0]
	  }
	  if (htim->Instance == TIM7)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	4a0b      	ldr	r2, [pc, #44]	@ (80032d4 <HAL_TIM_PeriodElapsedCallback+0x94>)
 80032a6:	4293      	cmp	r3, r2
 80032a8:	d108      	bne.n	80032bc <HAL_TIM_PeriodElapsedCallback+0x7c>
	  {
		  if (timer_ms_count > 0)
 80032aa:	4b0b      	ldr	r3, [pc, #44]	@ (80032d8 <HAL_TIM_PeriodElapsedCallback+0x98>)
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d004      	beq.n	80032bc <HAL_TIM_PeriodElapsedCallback+0x7c>
			  timer_ms_count--;
 80032b2:	4b09      	ldr	r3, [pc, #36]	@ (80032d8 <HAL_TIM_PeriodElapsedCallback+0x98>)
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	3b01      	subs	r3, #1
 80032b8:	4a07      	ldr	r2, [pc, #28]	@ (80032d8 <HAL_TIM_PeriodElapsedCallback+0x98>)
 80032ba:	6013      	str	r3, [r2, #0]
	  }
}
 80032bc:	bf00      	nop
 80032be:	3708      	adds	r7, #8
 80032c0:	46bd      	mov	sp, r7
 80032c2:	bd80      	pop	{r7, pc}
 80032c4:	2000002c 	.word	0x2000002c
 80032c8:	200025d8 	.word	0x200025d8
 80032cc:	40001000 	.word	0x40001000
 80032d0:	200025f2 	.word	0x200025f2
 80032d4:	40001400 	.word	0x40001400
 80032d8:	20000f40 	.word	0x20000f40

080032dc <Sendheart>:

void Sendheart(void) //
{
 80032dc:	b580      	push	{r7, lr}
 80032de:	b082      	sub	sp, #8
 80032e0:	af00      	add	r7, sp, #0
	  static uint8_t hearttx[14];
	  uint16_t length = 14;
 80032e2:	230e      	movs	r3, #14
 80032e4:	80fb      	strh	r3, [r7, #6]
	  uint16_t head = HEAD;
 80032e6:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 80032ea:	80bb      	strh	r3, [r7, #4]
	  uint16_t tail = TAIL;
 80032ec:	f647 63fe 	movw	r3, #32510	@ 0x7efe
 80032f0:	807b      	strh	r3, [r7, #2]
	  hearttx[0] = (head >> 8) & 0xFF;
 80032f2:	88bb      	ldrh	r3, [r7, #4]
 80032f4:	0a1b      	lsrs	r3, r3, #8
 80032f6:	b29b      	uxth	r3, r3
 80032f8:	b2da      	uxtb	r2, r3
 80032fa:	4b28      	ldr	r3, [pc, #160]	@ (800339c <Sendheart+0xc0>)
 80032fc:	701a      	strb	r2, [r3, #0]
	  hearttx[1] = head & 0xFF;
 80032fe:	88bb      	ldrh	r3, [r7, #4]
 8003300:	b2da      	uxtb	r2, r3
 8003302:	4b26      	ldr	r3, [pc, #152]	@ (800339c <Sendheart+0xc0>)
 8003304:	705a      	strb	r2, [r3, #1]
	  hearttx[2] = version;
 8003306:	4b26      	ldr	r3, [pc, #152]	@ (80033a0 <Sendheart+0xc4>)
 8003308:	781a      	ldrb	r2, [r3, #0]
 800330a:	4b24      	ldr	r3, [pc, #144]	@ (800339c <Sendheart+0xc0>)
 800330c:	709a      	strb	r2, [r3, #2]
	  hearttx[3] = (receivercode >> 8) & 0xFF;
 800330e:	4b25      	ldr	r3, [pc, #148]	@ (80033a4 <Sendheart+0xc8>)
 8003310:	881b      	ldrh	r3, [r3, #0]
 8003312:	b29b      	uxth	r3, r3
 8003314:	0a1b      	lsrs	r3, r3, #8
 8003316:	b29b      	uxth	r3, r3
 8003318:	b2da      	uxtb	r2, r3
 800331a:	4b20      	ldr	r3, [pc, #128]	@ (800339c <Sendheart+0xc0>)
 800331c:	70da      	strb	r2, [r3, #3]
	  hearttx[4] = receivercode & 0xFF;
 800331e:	4b21      	ldr	r3, [pc, #132]	@ (80033a4 <Sendheart+0xc8>)
 8003320:	881b      	ldrh	r3, [r3, #0]
 8003322:	b29b      	uxth	r3, r3
 8003324:	b2da      	uxtb	r2, r3
 8003326:	4b1d      	ldr	r3, [pc, #116]	@ (800339c <Sendheart+0xc0>)
 8003328:	711a      	strb	r2, [r3, #4]
	  hearttx[5] = 0x01;
 800332a:	4b1c      	ldr	r3, [pc, #112]	@ (800339c <Sendheart+0xc0>)
 800332c:	2201      	movs	r2, #1
 800332e:	715a      	strb	r2, [r3, #5]
	  hearttx[6] = 0x00;
 8003330:	4b1a      	ldr	r3, [pc, #104]	@ (800339c <Sendheart+0xc0>)
 8003332:	2200      	movs	r2, #0
 8003334:	719a      	strb	r2, [r3, #6]
	  hearttx[7] = 0x02;
 8003336:	4b19      	ldr	r3, [pc, #100]	@ (800339c <Sendheart+0xc0>)
 8003338:	2202      	movs	r2, #2
 800333a:	71da      	strb	r2, [r3, #7]
	  hearttx[8] = state;
 800333c:	4b1a      	ldr	r3, [pc, #104]	@ (80033a8 <Sendheart+0xcc>)
 800333e:	781b      	ldrb	r3, [r3, #0]
 8003340:	b2da      	uxtb	r2, r3
 8003342:	4b16      	ldr	r3, [pc, #88]	@ (800339c <Sendheart+0xc0>)
 8003344:	721a      	strb	r2, [r3, #8]
	  hearttx[9] = (uint8_t)sampling_ready;
 8003346:	4b19      	ldr	r3, [pc, #100]	@ (80033ac <Sendheart+0xd0>)
 8003348:	881b      	ldrh	r3, [r3, #0]
 800334a:	b29b      	uxth	r3, r3
 800334c:	b2da      	uxtb	r2, r3
 800334e:	4b13      	ldr	r3, [pc, #76]	@ (800339c <Sendheart+0xc0>)
 8003350:	725a      	strb	r2, [r3, #9]
	  uint16_t SUM = Checksum(&hearttx[2], 8);
 8003352:	2108      	movs	r1, #8
 8003354:	4816      	ldr	r0, [pc, #88]	@ (80033b0 <Sendheart+0xd4>)
 8003356:	f7ff ff01 	bl	800315c <Checksum>
 800335a:	4603      	mov	r3, r0
 800335c:	803b      	strh	r3, [r7, #0]
	  hearttx[10] = (SUM >> 8) & 0xFF;
 800335e:	883b      	ldrh	r3, [r7, #0]
 8003360:	0a1b      	lsrs	r3, r3, #8
 8003362:	b29b      	uxth	r3, r3
 8003364:	b2da      	uxtb	r2, r3
 8003366:	4b0d      	ldr	r3, [pc, #52]	@ (800339c <Sendheart+0xc0>)
 8003368:	729a      	strb	r2, [r3, #10]
	  hearttx[11] = SUM & 0xFF;
 800336a:	883b      	ldrh	r3, [r7, #0]
 800336c:	b2da      	uxtb	r2, r3
 800336e:	4b0b      	ldr	r3, [pc, #44]	@ (800339c <Sendheart+0xc0>)
 8003370:	72da      	strb	r2, [r3, #11]
	  hearttx[12] = (tail >> 8) & 0xFF;
 8003372:	887b      	ldrh	r3, [r7, #2]
 8003374:	0a1b      	lsrs	r3, r3, #8
 8003376:	b29b      	uxth	r3, r3
 8003378:	b2da      	uxtb	r2, r3
 800337a:	4b08      	ldr	r3, [pc, #32]	@ (800339c <Sendheart+0xc0>)
 800337c:	731a      	strb	r2, [r3, #12]
	  hearttx[13] = tail & 0xFF;
 800337e:	887b      	ldrh	r3, [r7, #2]
 8003380:	b2da      	uxtb	r2, r3
 8003382:	4b06      	ldr	r3, [pc, #24]	@ (800339c <Sendheart+0xc0>)
 8003384:	735a      	strb	r2, [r3, #13]
	  UART_Enqueue_Packet(hearttx, length, 0, PACKET_TYPE_HEART);
 8003386:	88f9      	ldrh	r1, [r7, #6]
 8003388:	2302      	movs	r3, #2
 800338a:	2200      	movs	r2, #0
 800338c:	4803      	ldr	r0, [pc, #12]	@ (800339c <Sendheart+0xc0>)
 800338e:	f000 fb6f 	bl	8003a70 <UART_Enqueue_Packet>
}
 8003392:	bf00      	nop
 8003394:	3708      	adds	r7, #8
 8003396:	46bd      	mov	sp, r7
 8003398:	bd80      	pop	{r7, pc}
 800339a:	bf00      	nop
 800339c:	20008bf8 	.word	0x20008bf8
 80033a0:	20000024 	.word	0x20000024
 80033a4:	20000026 	.word	0x20000026
 80033a8:	200025f0 	.word	0x200025f0
 80033ac:	20000028 	.word	0x20000028
 80033b0:	20008bfa 	.word	0x20008bfa

080033b4 <Send_Data>:

void Send_Data(void) // 
{
 80033b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80033b8:	b087      	sub	sp, #28
 80033ba:	af00      	add	r7, sp, #0
	  uint16_t head = HEAD;
 80033bc:	f64a 2455 	movw	r4, #43605	@ 0xaa55
 80033c0:	82bc      	strh	r4, [r7, #20]
	  uint16_t tail = TAIL;
 80033c2:	f647 64fe 	movw	r4, #32510	@ 0x7efe
 80033c6:	827c      	strh	r4, [r7, #18]
	  datatx[0] = (head >> 8) & 0xFF;
 80033c8:	8abc      	ldrh	r4, [r7, #20]
 80033ca:	0a24      	lsrs	r4, r4, #8
 80033cc:	b2a4      	uxth	r4, r4
 80033ce:	b2e5      	uxtb	r5, r4
 80033d0:	4c48      	ldr	r4, [pc, #288]	@ (80034f4 <Send_Data+0x140>)
 80033d2:	7025      	strb	r5, [r4, #0]
	  datatx[1] = head & 0xFF;
 80033d4:	8abc      	ldrh	r4, [r7, #20]
 80033d6:	b2e5      	uxtb	r5, r4
 80033d8:	4c46      	ldr	r4, [pc, #280]	@ (80034f4 <Send_Data+0x140>)
 80033da:	7065      	strb	r5, [r4, #1]
	  datatx[2] = version;
 80033dc:	4c46      	ldr	r4, [pc, #280]	@ (80034f8 <Send_Data+0x144>)
 80033de:	7825      	ldrb	r5, [r4, #0]
 80033e0:	4c44      	ldr	r4, [pc, #272]	@ (80034f4 <Send_Data+0x140>)
 80033e2:	70a5      	strb	r5, [r4, #2]
	  datatx[3] = (receivercode >> 8) & 0xFF;
 80033e4:	4c45      	ldr	r4, [pc, #276]	@ (80034fc <Send_Data+0x148>)
 80033e6:	8824      	ldrh	r4, [r4, #0]
 80033e8:	b2a4      	uxth	r4, r4
 80033ea:	0a24      	lsrs	r4, r4, #8
 80033ec:	b2a4      	uxth	r4, r4
 80033ee:	b2e5      	uxtb	r5, r4
 80033f0:	4c40      	ldr	r4, [pc, #256]	@ (80034f4 <Send_Data+0x140>)
 80033f2:	70e5      	strb	r5, [r4, #3]
	  datatx[4] = receivercode & 0xFF;
 80033f4:	4c41      	ldr	r4, [pc, #260]	@ (80034fc <Send_Data+0x148>)
 80033f6:	8824      	ldrh	r4, [r4, #0]
 80033f8:	b2a4      	uxth	r4, r4
 80033fa:	b2e5      	uxtb	r5, r4
 80033fc:	4c3d      	ldr	r4, [pc, #244]	@ (80034f4 <Send_Data+0x140>)
 80033fe:	7125      	strb	r5, [r4, #4]
	  datatx[5] = 0x01;
 8003400:	4c3c      	ldr	r4, [pc, #240]	@ (80034f4 <Send_Data+0x140>)
 8003402:	2501      	movs	r5, #1
 8003404:	7165      	strb	r5, [r4, #5]
	  datatx[6] = 0x02;
 8003406:	4c3b      	ldr	r4, [pc, #236]	@ (80034f4 <Send_Data+0x140>)
 8003408:	2502      	movs	r5, #2
 800340a:	71a5      	strb	r5, [r4, #6]
	  datatx[7] = 0x0B;
 800340c:	4c39      	ldr	r4, [pc, #228]	@ (80034f4 <Send_Data+0x140>)
 800340e:	250b      	movs	r5, #11
 8003410:	71e5      	strb	r5, [r4, #7]
	  datatx[8] = codeid;
 8003412:	4c3b      	ldr	r4, [pc, #236]	@ (8003500 <Send_Data+0x14c>)
 8003414:	7825      	ldrb	r5, [r4, #0]
 8003416:	4c37      	ldr	r4, [pc, #220]	@ (80034f4 <Send_Data+0x140>)
 8003418:	7225      	strb	r5, [r4, #8]
	  datatx[9] = (peaklevel >> 8) & 0xFF;
 800341a:	4c3a      	ldr	r4, [pc, #232]	@ (8003504 <Send_Data+0x150>)
 800341c:	8824      	ldrh	r4, [r4, #0]
 800341e:	0a24      	lsrs	r4, r4, #8
 8003420:	b2a4      	uxth	r4, r4
 8003422:	b2e5      	uxtb	r5, r4
 8003424:	4c33      	ldr	r4, [pc, #204]	@ (80034f4 <Send_Data+0x140>)
 8003426:	7265      	strb	r5, [r4, #9]
	  datatx[10] = peaklevel & 0xFF;
 8003428:	4c36      	ldr	r4, [pc, #216]	@ (8003504 <Send_Data+0x150>)
 800342a:	8824      	ldrh	r4, [r4, #0]
 800342c:	b2e5      	uxtb	r5, r4
 800342e:	4c31      	ldr	r4, [pc, #196]	@ (80034f4 <Send_Data+0x140>)
 8003430:	72a5      	strb	r5, [r4, #10]
	  time_t datatime = base_timestamp + peaktime - base_systick;
 8003432:	4c35      	ldr	r4, [pc, #212]	@ (8003508 <Send_Data+0x154>)
 8003434:	e9d4 4500 	ldrd	r4, r5, [r4]
 8003438:	46a0      	mov	r8, r4
 800343a:	46a9      	mov	r9, r5
 800343c:	4c33      	ldr	r4, [pc, #204]	@ (800350c <Send_Data+0x158>)
 800343e:	e9d4 4500 	ldrd	r4, r5, [r4]
 8003442:	eb18 0004 	adds.w	r0, r8, r4
 8003446:	eb49 0105 	adc.w	r1, r9, r5
 800344a:	4c31      	ldr	r4, [pc, #196]	@ (8003510 <Send_Data+0x15c>)
 800344c:	e9d4 4500 	ldrd	r4, r5, [r4]
 8003450:	ebb0 0a04 	subs.w	sl, r0, r4
 8003454:	eb61 0b05 	sbc.w	fp, r1, r5
 8003458:	e9c7 ab02 	strd	sl, fp, [r7, #8]
	  for(uint16_t i = 0;i < 8;i++)
 800345c:	2100      	movs	r1, #0
 800345e:	82f9      	strh	r1, [r7, #22]
 8003460:	e01d      	b.n	800349e <Send_Data+0xea>
		  datatx[i + 11] = (datatime >> (56 - 8 * i)) & 0xFF;
 8003462:	8af9      	ldrh	r1, [r7, #22]
 8003464:	f1c1 0107 	rsb	r1, r1, #7
 8003468:	00cc      	lsls	r4, r1, #3
 800346a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800346e:	f1c4 0620 	rsb	r6, r4, #32
 8003472:	f1b4 0520 	subs.w	r5, r4, #32
 8003476:	fa20 f204 	lsr.w	r2, r0, r4
 800347a:	fa01 f606 	lsl.w	r6, r1, r6
 800347e:	ea42 0206 	orr.w	r2, r2, r6
 8003482:	d402      	bmi.n	800348a <Send_Data+0xd6>
 8003484:	fa41 f505 	asr.w	r5, r1, r5
 8003488:	432a      	orrs	r2, r5
 800348a:	fa41 f304 	asr.w	r3, r1, r4
 800348e:	8af9      	ldrh	r1, [r7, #22]
 8003490:	310b      	adds	r1, #11
 8003492:	b2d4      	uxtb	r4, r2
 8003494:	4817      	ldr	r0, [pc, #92]	@ (80034f4 <Send_Data+0x140>)
 8003496:	5444      	strb	r4, [r0, r1]
	  for(uint16_t i = 0;i < 8;i++)
 8003498:	8af9      	ldrh	r1, [r7, #22]
 800349a:	3101      	adds	r1, #1
 800349c:	82f9      	strh	r1, [r7, #22]
 800349e:	8af9      	ldrh	r1, [r7, #22]
 80034a0:	2907      	cmp	r1, #7
 80034a2:	d9de      	bls.n	8003462 <Send_Data+0xae>
	  d = peaktime & 0xFFFFFFFF;
	  e = (base_systick >> 32) & 0xFFFFFFFF;
	  f = base_systick & 0xFFFFFFFF;
	  int32_t min = peaktime - base_systick;
	  printf("base_timestamp = %lu-%lu, peaktime = %lu, base_systick = %lu, %ld\n", a, b, d, f, min);*/
	  uint16_t SUM = Checksum(&datatx[2], 17);
 80034a4:	2111      	movs	r1, #17
 80034a6:	481b      	ldr	r0, [pc, #108]	@ (8003514 <Send_Data+0x160>)
 80034a8:	f7ff fe58 	bl	800315c <Checksum>
 80034ac:	4603      	mov	r3, r0
 80034ae:	80fb      	strh	r3, [r7, #6]
	  datatx[19] = (SUM >> 8) & 0xFF;
 80034b0:	88fb      	ldrh	r3, [r7, #6]
 80034b2:	0a1b      	lsrs	r3, r3, #8
 80034b4:	b29b      	uxth	r3, r3
 80034b6:	b2da      	uxtb	r2, r3
 80034b8:	4b0e      	ldr	r3, [pc, #56]	@ (80034f4 <Send_Data+0x140>)
 80034ba:	74da      	strb	r2, [r3, #19]
	  datatx[20] = SUM & 0xFF;
 80034bc:	88fb      	ldrh	r3, [r7, #6]
 80034be:	b2da      	uxtb	r2, r3
 80034c0:	4b0c      	ldr	r3, [pc, #48]	@ (80034f4 <Send_Data+0x140>)
 80034c2:	751a      	strb	r2, [r3, #20]
	  datatx[21] = (tail >> 8) & 0xFF;
 80034c4:	8a7b      	ldrh	r3, [r7, #18]
 80034c6:	0a1b      	lsrs	r3, r3, #8
 80034c8:	b29b      	uxth	r3, r3
 80034ca:	b2da      	uxtb	r2, r3
 80034cc:	4b09      	ldr	r3, [pc, #36]	@ (80034f4 <Send_Data+0x140>)
 80034ce:	755a      	strb	r2, [r3, #21]
	  datatx[22] = tail & 0xFF;
 80034d0:	8a7b      	ldrh	r3, [r7, #18]
 80034d2:	b2da      	uxtb	r2, r3
 80034d4:	4b07      	ldr	r3, [pc, #28]	@ (80034f4 <Send_Data+0x140>)
 80034d6:	759a      	strb	r2, [r3, #22]
	  UART_Enqueue_Packet(datatx, transmitlength, 1000, PACKET_TYPE_DATATX);
 80034d8:	4b0f      	ldr	r3, [pc, #60]	@ (8003518 <Send_Data+0x164>)
 80034da:	8819      	ldrh	r1, [r3, #0]
 80034dc:	2301      	movs	r3, #1
 80034de:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80034e2:	4804      	ldr	r0, [pc, #16]	@ (80034f4 <Send_Data+0x140>)
 80034e4:	f000 fac4 	bl	8003a70 <UART_Enqueue_Packet>
}
 80034e8:	bf00      	nop
 80034ea:	371c      	adds	r7, #28
 80034ec:	46bd      	mov	sp, r7
 80034ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80034f2:	bf00      	nop
 80034f4:	200025f4 	.word	0x200025f4
 80034f8:	20000024 	.word	0x20000024
 80034fc:	20000026 	.word	0x20000026
 8003500:	200015b0 	.word	0x200015b0
 8003504:	200015b2 	.word	0x200015b2
 8003508:	200025e0 	.word	0x200025e0
 800350c:	200015b8 	.word	0x200015b8
 8003510:	200025e8 	.word	0x200025e8
 8003514:	200025f6 	.word	0x200025f6
 8003518:	2000002a 	.word	0x2000002a

0800351c <GPS_message_process>:
	error_buffer[13] = tail & 0xFF;
	uint16_t length = 14;
}

Timing_Status GPS_message_process(uint8_t *time)
{
 800351c:	b580      	push	{r7, lr}
 800351e:	b090      	sub	sp, #64	@ 0x40
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
	while (wp > rp)
 8003524:	e154      	b.n	80037d0 <GPS_message_process+0x2b4>
	{
		uint8_t* end_of_line = memchr(rp, '\n', wp - rp);
 8003526:	4b96      	ldr	r3, [pc, #600]	@ (8003780 <GPS_message_process+0x264>)
 8003528:	6818      	ldr	r0, [r3, #0]
 800352a:	4b96      	ldr	r3, [pc, #600]	@ (8003784 <GPS_message_process+0x268>)
 800352c:	681a      	ldr	r2, [r3, #0]
 800352e:	4b94      	ldr	r3, [pc, #592]	@ (8003780 <GPS_message_process+0x264>)
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	1ad3      	subs	r3, r2, r3
 8003534:	461a      	mov	r2, r3
 8003536:	210a      	movs	r1, #10
 8003538:	f7fc fe5a 	bl	80001f0 <memchr>
 800353c:	6338      	str	r0, [r7, #48]	@ 0x30
		if (end_of_line == NULL)
 800353e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003540:	2b00      	cmp	r3, #0
 8003542:	d101      	bne.n	8003548 <GPS_message_process+0x2c>
			return Timing_ERROR;
 8003544:	2301      	movs	r3, #1
 8003546:	e14b      	b.n	80037e0 <GPS_message_process+0x2c4>
		uint8_t* start_of_line = rp;
 8003548:	4b8d      	ldr	r3, [pc, #564]	@ (8003780 <GPS_message_process+0x264>)
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	62fb      	str	r3, [r7, #44]	@ 0x2c
		uint16_t line_len = end_of_line - start_of_line;
 800354e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003550:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003552:	1ad3      	subs	r3, r2, r3
 8003554:	857b      	strh	r3, [r7, #42]	@ 0x2a
		rp = end_of_line + 1;
 8003556:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003558:	3301      	adds	r3, #1
 800355a:	4a89      	ldr	r2, [pc, #548]	@ (8003780 <GPS_message_process+0x264>)
 800355c:	6013      	str	r3, [r2, #0]
		uint8_t* dollar_sign = memchr(start_of_line, '$', line_len);
 800355e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8003560:	461a      	mov	r2, r3
 8003562:	2124      	movs	r1, #36	@ 0x24
 8003564:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003566:	f7fc fe43 	bl	80001f0 <memchr>
 800356a:	6278      	str	r0, [r7, #36]	@ 0x24
		if (dollar_sign == NULL)
 800356c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800356e:	2b00      	cmp	r3, #0
 8003570:	d104      	bne.n	800357c <GPS_message_process+0x60>
		{
			rp = end_of_line + 1;
 8003572:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003574:	3301      	adds	r3, #1
 8003576:	4a82      	ldr	r2, [pc, #520]	@ (8003780 <GPS_message_process+0x264>)
 8003578:	6013      	str	r3, [r2, #0]
 800357a:	e129      	b.n	80037d0 <GPS_message_process+0x2b4>
			continue;
		}
		uint8_t str1[] = "$GPRMC";
 800357c:	4a82      	ldr	r2, [pc, #520]	@ (8003788 <GPS_message_process+0x26c>)
 800357e:	f107 0314 	add.w	r3, r7, #20
 8003582:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003586:	6018      	str	r0, [r3, #0]
 8003588:	3304      	adds	r3, #4
 800358a:	8019      	strh	r1, [r3, #0]
 800358c:	3302      	adds	r3, #2
 800358e:	0c0a      	lsrs	r2, r1, #16
 8003590:	701a      	strb	r2, [r3, #0]
		uint8_t str2[] = "$GNRMC";
 8003592:	4a7e      	ldr	r2, [pc, #504]	@ (800378c <GPS_message_process+0x270>)
 8003594:	f107 030c 	add.w	r3, r7, #12
 8003598:	e892 0003 	ldmia.w	r2, {r0, r1}
 800359c:	6018      	str	r0, [r3, #0]
 800359e:	3304      	adds	r3, #4
 80035a0:	8019      	strh	r1, [r3, #0]
 80035a2:	3302      	adds	r3, #2
 80035a4:	0c0a      	lsrs	r2, r1, #16
 80035a6:	701a      	strb	r2, [r3, #0]
		if(strncmp(dollar_sign, str1, 6) == 0 || strncmp(dollar_sign, str2, 6) == 0)
 80035a8:	f107 0314 	add.w	r3, r7, #20
 80035ac:	2206      	movs	r2, #6
 80035ae:	4619      	mov	r1, r3
 80035b0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80035b2:	f00c f9d2 	bl	800f95a <strncmp>
 80035b6:	4603      	mov	r3, r0
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d00a      	beq.n	80035d2 <GPS_message_process+0xb6>
 80035bc:	f107 030c 	add.w	r3, r7, #12
 80035c0:	2206      	movs	r2, #6
 80035c2:	4619      	mov	r1, r3
 80035c4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80035c6:	f00c f9c8 	bl	800f95a <strncmp>
 80035ca:	4603      	mov	r3, r0
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	f040 80ff 	bne.w	80037d0 <GPS_message_process+0x2b4>
		{
			uint8_t* p = dollar_sign;
 80035d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
			int comma_count = 0;
 80035d6:	2300      	movs	r3, #0
 80035d8:	63bb      	str	r3, [r7, #56]	@ 0x38
			while (p < end_of_line && comma_count < 2)
 80035da:	e009      	b.n	80035f0 <GPS_message_process+0xd4>
			{
				if (*p == ',')
 80035dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80035de:	781b      	ldrb	r3, [r3, #0]
 80035e0:	2b2c      	cmp	r3, #44	@ 0x2c
 80035e2:	d102      	bne.n	80035ea <GPS_message_process+0xce>
					comma_count++;
 80035e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035e6:	3301      	adds	r3, #1
 80035e8:	63bb      	str	r3, [r7, #56]	@ 0x38
				p++;
 80035ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80035ec:	3301      	adds	r3, #1
 80035ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
			while (p < end_of_line && comma_count < 2)
 80035f0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80035f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035f4:	429a      	cmp	r2, r3
 80035f6:	d202      	bcs.n	80035fe <GPS_message_process+0xe2>
 80035f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035fa:	2b01      	cmp	r3, #1
 80035fc:	ddee      	ble.n	80035dc <GPS_message_process+0xc0>
			}
			if(GPS_count >= 5)
 80035fe:	4b64      	ldr	r3, [pc, #400]	@ (8003790 <GPS_message_process+0x274>)
 8003600:	881b      	ldrh	r3, [r3, #0]
 8003602:	b29b      	uxth	r3, r3
 8003604:	2b04      	cmp	r3, #4
 8003606:	d975      	bls.n	80036f4 <GPS_message_process+0x1d8>
			{
				GPSlen = end_of_line - dollar_sign + 1;
 8003608:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800360a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800360c:	1ad3      	subs	r3, r2, r3
 800360e:	b29b      	uxth	r3, r3
 8003610:	3301      	adds	r3, #1
 8003612:	b29a      	uxth	r2, r3
 8003614:	4b5f      	ldr	r3, [pc, #380]	@ (8003794 <GPS_message_process+0x278>)
 8003616:	801a      	strh	r2, [r3, #0]
				uint16_t head = HEAD;
 8003618:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800361c:	847b      	strh	r3, [r7, #34]	@ 0x22
				uint16_t tail = TAIL;
 800361e:	f647 63fe 	movw	r3, #32510	@ 0x7efe
 8003622:	843b      	strh	r3, [r7, #32]
				GPS_buffer[0] = (head >> 8) & 0xFF;
 8003624:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003626:	0a1b      	lsrs	r3, r3, #8
 8003628:	b29b      	uxth	r3, r3
 800362a:	b2da      	uxtb	r2, r3
 800362c:	4b5a      	ldr	r3, [pc, #360]	@ (8003798 <GPS_message_process+0x27c>)
 800362e:	701a      	strb	r2, [r3, #0]
				GPS_buffer[1] = head & 0xFF;
 8003630:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003632:	b2da      	uxtb	r2, r3
 8003634:	4b58      	ldr	r3, [pc, #352]	@ (8003798 <GPS_message_process+0x27c>)
 8003636:	705a      	strb	r2, [r3, #1]
				GPS_buffer[2] = version;
 8003638:	4b58      	ldr	r3, [pc, #352]	@ (800379c <GPS_message_process+0x280>)
 800363a:	781a      	ldrb	r2, [r3, #0]
 800363c:	4b56      	ldr	r3, [pc, #344]	@ (8003798 <GPS_message_process+0x27c>)
 800363e:	709a      	strb	r2, [r3, #2]
				GPS_buffer[3] = (receivercode >> 8) & 0xFF;
 8003640:	4b57      	ldr	r3, [pc, #348]	@ (80037a0 <GPS_message_process+0x284>)
 8003642:	881b      	ldrh	r3, [r3, #0]
 8003644:	b29b      	uxth	r3, r3
 8003646:	0a1b      	lsrs	r3, r3, #8
 8003648:	b29b      	uxth	r3, r3
 800364a:	b2da      	uxtb	r2, r3
 800364c:	4b52      	ldr	r3, [pc, #328]	@ (8003798 <GPS_message_process+0x27c>)
 800364e:	70da      	strb	r2, [r3, #3]
				GPS_buffer[4] = receivercode & 0xFF;
 8003650:	4b53      	ldr	r3, [pc, #332]	@ (80037a0 <GPS_message_process+0x284>)
 8003652:	881b      	ldrh	r3, [r3, #0]
 8003654:	b29b      	uxth	r3, r3
 8003656:	b2da      	uxtb	r2, r3
 8003658:	4b4f      	ldr	r3, [pc, #316]	@ (8003798 <GPS_message_process+0x27c>)
 800365a:	711a      	strb	r2, [r3, #4]
				GPS_buffer[5] = 0x01;
 800365c:	4b4e      	ldr	r3, [pc, #312]	@ (8003798 <GPS_message_process+0x27c>)
 800365e:	2201      	movs	r2, #1
 8003660:	715a      	strb	r2, [r3, #5]
				GPS_buffer[6] = 0x06;
 8003662:	4b4d      	ldr	r3, [pc, #308]	@ (8003798 <GPS_message_process+0x27c>)
 8003664:	2206      	movs	r2, #6
 8003666:	719a      	strb	r2, [r3, #6]
				GPS_buffer[7] = GPSlen;
 8003668:	4b4a      	ldr	r3, [pc, #296]	@ (8003794 <GPS_message_process+0x278>)
 800366a:	881b      	ldrh	r3, [r3, #0]
 800366c:	b2da      	uxtb	r2, r3
 800366e:	4b4a      	ldr	r3, [pc, #296]	@ (8003798 <GPS_message_process+0x27c>)
 8003670:	71da      	strb	r2, [r3, #7]
				memcpy(&GPS_buffer[8], dollar_sign, GPSlen);
 8003672:	4b48      	ldr	r3, [pc, #288]	@ (8003794 <GPS_message_process+0x278>)
 8003674:	881b      	ldrh	r3, [r3, #0]
 8003676:	461a      	mov	r2, r3
 8003678:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800367a:	484a      	ldr	r0, [pc, #296]	@ (80037a4 <GPS_message_process+0x288>)
 800367c:	f00c ff9b 	bl	80105b6 <memcpy>
				uint16_t SUM = Checksum(&GPS_buffer[2], GPSlen + 6);
 8003680:	4b44      	ldr	r3, [pc, #272]	@ (8003794 <GPS_message_process+0x278>)
 8003682:	881b      	ldrh	r3, [r3, #0]
 8003684:	3306      	adds	r3, #6
 8003686:	b29b      	uxth	r3, r3
 8003688:	4619      	mov	r1, r3
 800368a:	4847      	ldr	r0, [pc, #284]	@ (80037a8 <GPS_message_process+0x28c>)
 800368c:	f7ff fd66 	bl	800315c <Checksum>
 8003690:	4603      	mov	r3, r0
 8003692:	83fb      	strh	r3, [r7, #30]
				GPS_buffer[8 + GPSlen] = (SUM >> 8) & 0xFF;
 8003694:	8bfb      	ldrh	r3, [r7, #30]
 8003696:	0a1b      	lsrs	r3, r3, #8
 8003698:	b29a      	uxth	r2, r3
 800369a:	4b3e      	ldr	r3, [pc, #248]	@ (8003794 <GPS_message_process+0x278>)
 800369c:	881b      	ldrh	r3, [r3, #0]
 800369e:	3308      	adds	r3, #8
 80036a0:	b2d1      	uxtb	r1, r2
 80036a2:	4a3d      	ldr	r2, [pc, #244]	@ (8003798 <GPS_message_process+0x27c>)
 80036a4:	54d1      	strb	r1, [r2, r3]
				GPS_buffer[9 + GPSlen] = SUM & 0xFF;
 80036a6:	4b3b      	ldr	r3, [pc, #236]	@ (8003794 <GPS_message_process+0x278>)
 80036a8:	881b      	ldrh	r3, [r3, #0]
 80036aa:	3309      	adds	r3, #9
 80036ac:	8bfa      	ldrh	r2, [r7, #30]
 80036ae:	b2d1      	uxtb	r1, r2
 80036b0:	4a39      	ldr	r2, [pc, #228]	@ (8003798 <GPS_message_process+0x27c>)
 80036b2:	54d1      	strb	r1, [r2, r3]
				GPS_buffer[10 + GPSlen] = (tail >> 8) & 0xFF;
 80036b4:	8c3b      	ldrh	r3, [r7, #32]
 80036b6:	0a1b      	lsrs	r3, r3, #8
 80036b8:	b29a      	uxth	r2, r3
 80036ba:	4b36      	ldr	r3, [pc, #216]	@ (8003794 <GPS_message_process+0x278>)
 80036bc:	881b      	ldrh	r3, [r3, #0]
 80036be:	330a      	adds	r3, #10
 80036c0:	b2d1      	uxtb	r1, r2
 80036c2:	4a35      	ldr	r2, [pc, #212]	@ (8003798 <GPS_message_process+0x27c>)
 80036c4:	54d1      	strb	r1, [r2, r3]
				GPS_buffer[11 + GPSlen] = tail & 0xFF;
 80036c6:	4b33      	ldr	r3, [pc, #204]	@ (8003794 <GPS_message_process+0x278>)
 80036c8:	881b      	ldrh	r3, [r3, #0]
 80036ca:	330b      	adds	r3, #11
 80036cc:	8c3a      	ldrh	r2, [r7, #32]
 80036ce:	b2d1      	uxtb	r1, r2
 80036d0:	4a31      	ldr	r2, [pc, #196]	@ (8003798 <GPS_message_process+0x27c>)
 80036d2:	54d1      	strb	r1, [r2, r3]
				GPSlen += 12;
 80036d4:	4b2f      	ldr	r3, [pc, #188]	@ (8003794 <GPS_message_process+0x278>)
 80036d6:	881b      	ldrh	r3, [r3, #0]
 80036d8:	330c      	adds	r3, #12
 80036da:	b29a      	uxth	r2, r3
 80036dc:	4b2d      	ldr	r3, [pc, #180]	@ (8003794 <GPS_message_process+0x278>)
 80036de:	801a      	strh	r2, [r3, #0]
				UART_Enqueue_Packet(GPS_buffer, GPSlen, 0, PACKET_TYPE_GPS);
 80036e0:	4b2c      	ldr	r3, [pc, #176]	@ (8003794 <GPS_message_process+0x278>)
 80036e2:	8819      	ldrh	r1, [r3, #0]
 80036e4:	2300      	movs	r3, #0
 80036e6:	2200      	movs	r2, #0
 80036e8:	482b      	ldr	r0, [pc, #172]	@ (8003798 <GPS_message_process+0x27c>)
 80036ea:	f000 f9c1 	bl	8003a70 <UART_Enqueue_Packet>
				GPS_count = 0;
 80036ee:	4b28      	ldr	r3, [pc, #160]	@ (8003790 <GPS_message_process+0x274>)
 80036f0:	2200      	movs	r2, #0
 80036f2:	801a      	strh	r2, [r3, #0]
			}
			if(timing == 11)
 80036f4:	4b2d      	ldr	r3, [pc, #180]	@ (80037ac <GPS_message_process+0x290>)
 80036f6:	781b      	ldrb	r3, [r3, #0]
 80036f8:	b2db      	uxtb	r3, r3
 80036fa:	2b0b      	cmp	r3, #11
 80036fc:	d101      	bne.n	8003702 <GPS_message_process+0x1e6>
				return Timing_DONE;
 80036fe:	2302      	movs	r3, #2
 8003700:	e06e      	b.n	80037e0 <GPS_message_process+0x2c4>
			if(timing == 10 || GPS_timing_count == 60)
 8003702:	4b2a      	ldr	r3, [pc, #168]	@ (80037ac <GPS_message_process+0x290>)
 8003704:	781b      	ldrb	r3, [r3, #0]
 8003706:	b2db      	uxtb	r3, r3
 8003708:	2b0a      	cmp	r3, #10
 800370a:	d004      	beq.n	8003716 <GPS_message_process+0x1fa>
 800370c:	4b28      	ldr	r3, [pc, #160]	@ (80037b0 <GPS_message_process+0x294>)
 800370e:	881b      	ldrh	r3, [r3, #0]
 8003710:	b29b      	uxth	r3, r3
 8003712:	2b3c      	cmp	r3, #60	@ 0x3c
 8003714:	d15c      	bne.n	80037d0 <GPS_message_process+0x2b4>
			{
				if (comma_count == 2 && p < end_of_line && *p == 'A')
 8003716:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003718:	2b02      	cmp	r3, #2
 800371a:	d159      	bne.n	80037d0 <GPS_message_process+0x2b4>
 800371c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800371e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003720:	429a      	cmp	r2, r3
 8003722:	d255      	bcs.n	80037d0 <GPS_message_process+0x2b4>
 8003724:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003726:	781b      	ldrb	r3, [r3, #0]
 8003728:	2b41      	cmp	r3, #65	@ 0x41
 800372a:	d151      	bne.n	80037d0 <GPS_message_process+0x2b4>
				{
					volatile uint16_t count = 0;
 800372c:	2300      	movs	r3, #0
 800372e:	817b      	strh	r3, [r7, #10]
					memcpy(&time[6], dollar_sign + 7, 6);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	1d98      	adds	r0, r3, #6
 8003734:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003736:	3307      	adds	r3, #7
 8003738:	2206      	movs	r2, #6
 800373a:	4619      	mov	r1, r3
 800373c:	f00c ff3b 	bl	80105b6 <memcpy>
					memcpy(&time[12], dollar_sign + 14, 2);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	330c      	adds	r3, #12
 8003744:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003746:	320e      	adds	r2, #14
 8003748:	8812      	ldrh	r2, [r2, #0]
 800374a:	b292      	uxth	r2, r2
 800374c:	801a      	strh	r2, [r3, #0]
					uint8_t* date_ptr = dollar_sign;
 800374e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003750:	637b      	str	r3, [r7, #52]	@ 0x34
					while(date_ptr < end_of_line)
 8003752:	e00f      	b.n	8003774 <GPS_message_process+0x258>
					{
						if(*date_ptr == ',')
 8003754:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003756:	781b      	ldrb	r3, [r3, #0]
 8003758:	2b2c      	cmp	r3, #44	@ 0x2c
 800375a:	d104      	bne.n	8003766 <GPS_message_process+0x24a>
							count++;
 800375c:	897b      	ldrh	r3, [r7, #10]
 800375e:	b29b      	uxth	r3, r3
 8003760:	3301      	adds	r3, #1
 8003762:	b29b      	uxth	r3, r3
 8003764:	817b      	strh	r3, [r7, #10]
						if(count == 9)
 8003766:	897b      	ldrh	r3, [r7, #10]
 8003768:	b29b      	uxth	r3, r3
 800376a:	2b09      	cmp	r3, #9
 800376c:	d022      	beq.n	80037b4 <GPS_message_process+0x298>
							break;
						date_ptr++;
 800376e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003770:	3301      	adds	r3, #1
 8003772:	637b      	str	r3, [r7, #52]	@ 0x34
					while(date_ptr < end_of_line)
 8003774:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003776:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003778:	429a      	cmp	r2, r3
 800377a:	d3eb      	bcc.n	8003754 <GPS_message_process+0x238>
 800377c:	e01b      	b.n	80037b6 <GPS_message_process+0x29a>
 800377e:	bf00      	nop
 8003780:	20000020 	.word	0x20000020
 8003784:	2000001c 	.word	0x2000001c
 8003788:	080143b4 	.word	0x080143b4
 800378c:	080143bc 	.word	0x080143bc
 8003790:	2000002e 	.word	0x2000002e
 8003794:	2000268c 	.word	0x2000268c
 8003798:	2000260c 	.word	0x2000260c
 800379c:	20000024 	.word	0x20000024
 80037a0:	20000026 	.word	0x20000026
 80037a4:	20002614 	.word	0x20002614
 80037a8:	2000260e 	.word	0x2000260e
 80037ac:	20000f39 	.word	0x20000f39
 80037b0:	20000fa8 	.word	0x20000fa8
							break;
 80037b4:	bf00      	nop
					}
					if (count == 9)
 80037b6:	897b      	ldrh	r3, [r7, #10]
 80037b8:	b29b      	uxth	r3, r3
 80037ba:	2b09      	cmp	r3, #9
 80037bc:	d106      	bne.n	80037cc <GPS_message_process+0x2b0>
						memcpy(time, date_ptr + 1, 6);
 80037be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037c0:	3301      	adds	r3, #1
 80037c2:	2206      	movs	r2, #6
 80037c4:	4619      	mov	r1, r3
 80037c6:	6878      	ldr	r0, [r7, #4]
 80037c8:	f00c fef5 	bl	80105b6 <memcpy>
					return Timing_OK;
 80037cc:	2300      	movs	r3, #0
 80037ce:	e007      	b.n	80037e0 <GPS_message_process+0x2c4>
	while (wp > rp)
 80037d0:	4b05      	ldr	r3, [pc, #20]	@ (80037e8 <GPS_message_process+0x2cc>)
 80037d2:	681a      	ldr	r2, [r3, #0]
 80037d4:	4b05      	ldr	r3, [pc, #20]	@ (80037ec <GPS_message_process+0x2d0>)
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	429a      	cmp	r2, r3
 80037da:	f63f aea4 	bhi.w	8003526 <GPS_message_process+0xa>
				}
			}
		}
	}
	return Timing_ERROR;
 80037de:	2301      	movs	r3, #1
}
 80037e0:	4618      	mov	r0, r3
 80037e2:	3740      	adds	r7, #64	@ 0x40
 80037e4:	46bd      	mov	sp, r7
 80037e6:	bd80      	pop	{r7, pc}
 80037e8:	2000001c 	.word	0x2000001c
 80037ec:	20000020 	.word	0x20000020

080037f0 <calculate>:

int calculate(uint16_t *data)
{
 80037f0:	b480      	push	{r7}
 80037f2:	b083      	sub	sp, #12
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
    return data[0] * 10 + data[1];
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	881b      	ldrh	r3, [r3, #0]
 80037fc:	461a      	mov	r2, r3
 80037fe:	4613      	mov	r3, r2
 8003800:	009b      	lsls	r3, r3, #2
 8003802:	4413      	add	r3, r2
 8003804:	005b      	lsls	r3, r3, #1
 8003806:	461a      	mov	r2, r3
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	3302      	adds	r3, #2
 800380c:	881b      	ldrh	r3, [r3, #0]
 800380e:	4413      	add	r3, r2
}
 8003810:	4618      	mov	r0, r3
 8003812:	370c      	adds	r7, #12
 8003814:	46bd      	mov	sp, r7
 8003816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800381a:	4770      	bx	lr

0800381c <standard_to_stamp>:

time_t standard_to_stamp(uint8_t *time)
{
 800381c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003820:	b0a4      	sub	sp, #144	@ 0x90
 8003822:	af00      	add	r7, sp, #0
 8003824:	6278      	str	r0, [r7, #36]	@ 0x24
    struct tm stm;
    int year, mon, mday, hour, min, sec, ms;
    uint16_t number[14];
    for(uint16_t i = 0;i < 14;i++)
 8003826:	2300      	movs	r3, #0
 8003828:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 800382c:	e015      	b.n	800385a <standard_to_stamp+0x3e>
        number[i] = time[i] - '0';
 800382e:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8003832:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003834:	4413      	add	r3, r2
 8003836:	781b      	ldrb	r3, [r3, #0]
 8003838:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800383c:	3b30      	subs	r3, #48	@ 0x30
 800383e:	b299      	uxth	r1, r3
 8003840:	0053      	lsls	r3, r2, #1
 8003842:	3370      	adds	r3, #112	@ 0x70
 8003844:	f107 0220 	add.w	r2, r7, #32
 8003848:	4413      	add	r3, r2
 800384a:	460a      	mov	r2, r1
 800384c:	f823 2c68 	strh.w	r2, [r3, #-104]
    for(uint16_t i = 0;i < 14;i++)
 8003850:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8003854:	3301      	adds	r3, #1
 8003856:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 800385a:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800385e:	2b0d      	cmp	r3, #13
 8003860:	d9e5      	bls.n	800382e <standard_to_stamp+0x12>
    year = calculate(&number[4]);
 8003862:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003866:	3308      	adds	r3, #8
 8003868:	4618      	mov	r0, r3
 800386a:	f7ff ffc1 	bl	80037f0 <calculate>
 800386e:	f8c7 0088 	str.w	r0, [r7, #136]	@ 0x88
    mon = calculate(&number[2]);
 8003872:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003876:	3304      	adds	r3, #4
 8003878:	4618      	mov	r0, r3
 800387a:	f7ff ffb9 	bl	80037f0 <calculate>
 800387e:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    mday = calculate(&number[0]);
 8003882:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003886:	4618      	mov	r0, r3
 8003888:	f7ff ffb2 	bl	80037f0 <calculate>
 800388c:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
    hour = calculate(&number[6]);
 8003890:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003894:	330c      	adds	r3, #12
 8003896:	4618      	mov	r0, r3
 8003898:	f7ff ffaa 	bl	80037f0 <calculate>
 800389c:	67f8      	str	r0, [r7, #124]	@ 0x7c
    min = calculate(&number[8]);
 800389e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80038a2:	3310      	adds	r3, #16
 80038a4:	4618      	mov	r0, r3
 80038a6:	f7ff ffa3 	bl	80037f0 <calculate>
 80038aa:	67b8      	str	r0, [r7, #120]	@ 0x78
    sec = calculate(&number[10]);
 80038ac:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80038b0:	3314      	adds	r3, #20
 80038b2:	4618      	mov	r0, r3
 80038b4:	f7ff ff9c 	bl	80037f0 <calculate>
 80038b8:	6778      	str	r0, [r7, #116]	@ 0x74
    ms = calculate(&number[12]);
 80038ba:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80038be:	3318      	adds	r3, #24
 80038c0:	4618      	mov	r0, r3
 80038c2:	f7ff ff95 	bl	80037f0 <calculate>
 80038c6:	6738      	str	r0, [r7, #112]	@ 0x70
    memset(&stm, 0, sizeof(stm));
 80038c8:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80038cc:	2224      	movs	r2, #36	@ 0x24
 80038ce:	2100      	movs	r1, #0
 80038d0:	4618      	mov	r0, r3
 80038d2:	f00c f83a 	bl	800f94a <memset>
    stm.tm_year = year + 100;
 80038d6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80038da:	3364      	adds	r3, #100	@ 0x64
 80038dc:	65bb      	str	r3, [r7, #88]	@ 0x58
    stm.tm_mon = mon - 1;
 80038de:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80038e2:	3b01      	subs	r3, #1
 80038e4:	657b      	str	r3, [r7, #84]	@ 0x54
    stm.tm_mday = mday;
 80038e6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80038ea:	653b      	str	r3, [r7, #80]	@ 0x50
    stm.tm_hour = hour;
 80038ec:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80038ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
    stm.tm_min = min;
 80038f0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80038f2:	64bb      	str	r3, [r7, #72]	@ 0x48
    stm.tm_sec = sec;
 80038f4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80038f6:	647b      	str	r3, [r7, #68]	@ 0x44
    time_t systic = mktime(&stm);
 80038f8:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80038fc:	4618      	mov	r0, r3
 80038fe:	f00c f929 	bl	800fb54 <mktime>
 8003902:	e9c7 011a 	strd	r0, r1, [r7, #104]	@ 0x68
    systic = systic*1000000 + ms*10000;
 8003906:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	@ 0x68
 800390a:	4622      	mov	r2, r4
 800390c:	462b      	mov	r3, r5
 800390e:	f04f 0000 	mov.w	r0, #0
 8003912:	f04f 0100 	mov.w	r1, #0
 8003916:	0159      	lsls	r1, r3, #5
 8003918:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800391c:	0150      	lsls	r0, r2, #5
 800391e:	4602      	mov	r2, r0
 8003920:	460b      	mov	r3, r1
 8003922:	ebb2 0804 	subs.w	r8, r2, r4
 8003926:	eb63 0905 	sbc.w	r9, r3, r5
 800392a:	f04f 0200 	mov.w	r2, #0
 800392e:	f04f 0300 	mov.w	r3, #0
 8003932:	ea4f 2349 	mov.w	r3, r9, lsl #9
 8003936:	ea43 53d8 	orr.w	r3, r3, r8, lsr #23
 800393a:	ea4f 2248 	mov.w	r2, r8, lsl #9
 800393e:	4690      	mov	r8, r2
 8003940:	4699      	mov	r9, r3
 8003942:	eb18 0a04 	adds.w	sl, r8, r4
 8003946:	eb49 0b05 	adc.w	fp, r9, r5
 800394a:	f04f 0200 	mov.w	r2, #0
 800394e:	f04f 0300 	mov.w	r3, #0
 8003952:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003956:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800395a:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800395e:	ebb2 010a 	subs.w	r1, r2, sl
 8003962:	60b9      	str	r1, [r7, #8]
 8003964:	eb63 030b 	sbc.w	r3, r3, fp
 8003968:	60fb      	str	r3, [r7, #12]
 800396a:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800396e:	460b      	mov	r3, r1
 8003970:	191b      	adds	r3, r3, r4
 8003972:	61bb      	str	r3, [r7, #24]
 8003974:	4613      	mov	r3, r2
 8003976:	eb45 0303 	adc.w	r3, r5, r3
 800397a:	61fb      	str	r3, [r7, #28]
 800397c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800397e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8003982:	fb02 f303 	mul.w	r3, r2, r3
 8003986:	17da      	asrs	r2, r3, #31
 8003988:	613b      	str	r3, [r7, #16]
 800398a:	617a      	str	r2, [r7, #20]
 800398c:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 8003990:	4623      	mov	r3, r4
 8003992:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003996:	4602      	mov	r2, r0
 8003998:	189b      	adds	r3, r3, r2
 800399a:	603b      	str	r3, [r7, #0]
 800399c:	460b      	mov	r3, r1
 800399e:	462a      	mov	r2, r5
 80039a0:	eb42 0303 	adc.w	r3, r2, r3
 80039a4:	607b      	str	r3, [r7, #4]
 80039a6:	e9d7 3400 	ldrd	r3, r4, [r7]
 80039aa:	e9c7 341a 	strd	r3, r4, [r7, #104]	@ 0x68
    return systic;
 80039ae:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
}
 80039b2:	4610      	mov	r0, r2
 80039b4:	4619      	mov	r1, r3
 80039b6:	3790      	adds	r7, #144	@ 0x90
 80039b8:	46bd      	mov	sp, r7
 80039ba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080039be <UART_Get_Packet_Data_Ptr>:

static uint8_t* UART_Get_Packet_Data_Ptr(UART_Packet* pkt)
{
 80039be:	b480      	push	{r7}
 80039c0:	b083      	sub	sp, #12
 80039c2:	af00      	add	r7, sp, #0
 80039c4:	6078      	str	r0, [r7, #4]
    if (pkt == NULL)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d101      	bne.n	80039d0 <UART_Get_Packet_Data_Ptr+0x12>
        return NULL;
 80039cc:	2300      	movs	r3, #0
 80039ce:	e012      	b.n	80039f6 <UART_Get_Packet_Data_Ptr+0x38>
    switch (pkt->type)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	f893 3086 	ldrb.w	r3, [r3, #134]	@ 0x86
 80039d6:	2b02      	cmp	r3, #2
 80039d8:	d00a      	beq.n	80039f0 <UART_Get_Packet_Data_Ptr+0x32>
 80039da:	2b02      	cmp	r3, #2
 80039dc:	dc0a      	bgt.n	80039f4 <UART_Get_Packet_Data_Ptr+0x36>
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d002      	beq.n	80039e8 <UART_Get_Packet_Data_Ptr+0x2a>
 80039e2:	2b01      	cmp	r3, #1
 80039e4:	d002      	beq.n	80039ec <UART_Get_Packet_Data_Ptr+0x2e>
 80039e6:	e005      	b.n	80039f4 <UART_Get_Packet_Data_Ptr+0x36>
    {
        case PACKET_TYPE_GPS:    return pkt->data_buffer.gps_data;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	e004      	b.n	80039f6 <UART_Get_Packet_Data_Ptr+0x38>
        case PACKET_TYPE_DATATX: return pkt->data_buffer.datatx_data;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	e002      	b.n	80039f6 <UART_Get_Packet_Data_Ptr+0x38>
        case PACKET_TYPE_HEART:  return pkt->data_buffer.heart_data;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	e000      	b.n	80039f6 <UART_Get_Packet_Data_Ptr+0x38>
        default:                 return NULL;
 80039f4:	2300      	movs	r3, #0
    }
}
 80039f6:	4618      	mov	r0, r3
 80039f8:	370c      	adds	r7, #12
 80039fa:	46bd      	mov	sp, r7
 80039fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a00:	4770      	bx	lr
	...

08003a04 <UART_Queue_Init>:

void UART_Queue_Init(void)
{
 8003a04:	b580      	push	{r7, lr}
 8003a06:	b082      	sub	sp, #8
 8003a08:	af00      	add	r7, sp, #0
    memset(&txQueue_GPS, 0, sizeof(UART_Queue));
 8003a0a:	f242 12c6 	movw	r2, #8646	@ 0x21c6
 8003a0e:	2100      	movs	r1, #0
 8003a10:	4812      	ldr	r0, [pc, #72]	@ (8003a5c <UART_Queue_Init+0x58>)
 8003a12:	f00b ff9a 	bl	800f94a <memset>
    memset(&txQueue_HEART, 0, sizeof(UART_Queue));
 8003a16:	f242 12c6 	movw	r2, #8646	@ 0x21c6
 8003a1a:	2100      	movs	r1, #0
 8003a1c:	4810      	ldr	r0, [pc, #64]	@ (8003a60 <UART_Queue_Init+0x5c>)
 8003a1e:	f00b ff94 	bl	800f94a <memset>
    memset(&txQueue_DATA, 0, sizeof(UART_Queue));
 8003a22:	f242 12c6 	movw	r2, #8646	@ 0x21c6
 8003a26:	2100      	movs	r1, #0
 8003a28:	480e      	ldr	r0, [pc, #56]	@ (8003a64 <UART_Queue_Init+0x60>)
 8003a2a:	f00b ff8e 	bl	800f94a <memset>
    current_sending_queue = NULL;
 8003a2e:	4b0e      	ldr	r3, [pc, #56]	@ (8003a68 <UART_Queue_Init+0x64>)
 8003a30:	2200      	movs	r2, #0
 8003a32:	601a      	str	r2, [r3, #0]
    for(int i = 0; i < PACKET_TYPE_COUNT; i++)
 8003a34:	2300      	movs	r3, #0
 8003a36:	607b      	str	r3, [r7, #4]
 8003a38:	e007      	b.n	8003a4a <UART_Queue_Init+0x46>
        last_sent_timestamp[i] = 0;
 8003a3a:	4a0c      	ldr	r2, [pc, #48]	@ (8003a6c <UART_Queue_Init+0x68>)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	2100      	movs	r1, #0
 8003a40:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for(int i = 0; i < PACKET_TYPE_COUNT; i++)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	3301      	adds	r3, #1
 8003a48:	607b      	str	r3, [r7, #4]
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	2b02      	cmp	r3, #2
 8003a4e:	ddf4      	ble.n	8003a3a <UART_Queue_Init+0x36>
}
 8003a50:	bf00      	nop
 8003a52:	bf00      	nop
 8003a54:	3708      	adds	r7, #8
 8003a56:	46bd      	mov	sp, r7
 8003a58:	bd80      	pop	{r7, pc}
 8003a5a:	bf00      	nop
 8003a5c:	20002690 	.word	0x20002690
 8003a60:	20004858 	.word	0x20004858
 8003a64:	20006a20 	.word	0x20006a20
 8003a68:	20008bf4 	.word	0x20008bf4
 8003a6c:	20008be8 	.word	0x20008be8

08003a70 <UART_Enqueue_Packet>:


uint8_t UART_Enqueue_Packet(uint8_t *data, uint16_t len, uint32_t min_interval, UART_Packet_Type type)
{
 8003a70:	b580      	push	{r7, lr}
 8003a72:	b08a      	sub	sp, #40	@ 0x28
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	60f8      	str	r0, [r7, #12]
 8003a78:	607a      	str	r2, [r7, #4]
 8003a7a:	461a      	mov	r2, r3
 8003a7c:	460b      	mov	r3, r1
 8003a7e:	817b      	strh	r3, [r7, #10]
 8003a80:	4613      	mov	r3, r2
 8003a82:	727b      	strb	r3, [r7, #9]
    if(data == NULL || len == 0 || type >= PACKET_TYPE_COUNT)
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d005      	beq.n	8003a96 <UART_Enqueue_Packet+0x26>
 8003a8a:	897b      	ldrh	r3, [r7, #10]
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d002      	beq.n	8003a96 <UART_Enqueue_Packet+0x26>
 8003a90:	7a7b      	ldrb	r3, [r7, #9]
 8003a92:	2b02      	cmp	r3, #2
 8003a94:	d901      	bls.n	8003a9a <UART_Enqueue_Packet+0x2a>
        return 0;
 8003a96:	2300      	movs	r3, #0
 8003a98:	e07b      	b.n	8003b92 <UART_Enqueue_Packet+0x122>
    UART_Queue* target_queue = NULL;
 8003a9a:	2300      	movs	r3, #0
 8003a9c:	627b      	str	r3, [r7, #36]	@ 0x24
    uint16_t max_len = 0;
 8003a9e:	2300      	movs	r3, #0
 8003aa0:	847b      	strh	r3, [r7, #34]	@ 0x22
    switch(type)
 8003aa2:	7a7b      	ldrb	r3, [r7, #9]
 8003aa4:	2b02      	cmp	r3, #2
 8003aa6:	d006      	beq.n	8003ab6 <UART_Enqueue_Packet+0x46>
 8003aa8:	2b02      	cmp	r3, #2
 8003aaa:	dc13      	bgt.n	8003ad4 <UART_Enqueue_Packet+0x64>
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d007      	beq.n	8003ac0 <UART_Enqueue_Packet+0x50>
 8003ab0:	2b01      	cmp	r3, #1
 8003ab2:	d00a      	beq.n	8003aca <UART_Enqueue_Packet+0x5a>
 8003ab4:	e00e      	b.n	8003ad4 <UART_Enqueue_Packet+0x64>
    {
        case PACKET_TYPE_HEART:
            target_queue = &txQueue_HEART;
 8003ab6:	4b39      	ldr	r3, [pc, #228]	@ (8003b9c <UART_Enqueue_Packet+0x12c>)
 8003ab8:	627b      	str	r3, [r7, #36]	@ 0x24
            max_len = HEART_PACKET_MAX_SIZE;
 8003aba:	2310      	movs	r3, #16
 8003abc:	847b      	strh	r3, [r7, #34]	@ 0x22
            break;
 8003abe:	e00b      	b.n	8003ad8 <UART_Enqueue_Packet+0x68>
        case PACKET_TYPE_GPS:
            target_queue = &txQueue_GPS;
 8003ac0:	4b37      	ldr	r3, [pc, #220]	@ (8003ba0 <UART_Enqueue_Packet+0x130>)
 8003ac2:	627b      	str	r3, [r7, #36]	@ 0x24
            max_len = GPS_PACKET_MAX_SIZE;
 8003ac4:	2380      	movs	r3, #128	@ 0x80
 8003ac6:	847b      	strh	r3, [r7, #34]	@ 0x22
            break;
 8003ac8:	e006      	b.n	8003ad8 <UART_Enqueue_Packet+0x68>
        case PACKET_TYPE_DATATX:
            target_queue = &txQueue_DATA;
 8003aca:	4b36      	ldr	r3, [pc, #216]	@ (8003ba4 <UART_Enqueue_Packet+0x134>)
 8003acc:	627b      	str	r3, [r7, #36]	@ 0x24
            max_len = DATATX_PACKET_MAX_SIZE;
 8003ace:	2320      	movs	r3, #32
 8003ad0:	847b      	strh	r3, [r7, #34]	@ 0x22
            break;
 8003ad2:	e001      	b.n	8003ad8 <UART_Enqueue_Packet+0x68>
        default:
            return 0;
 8003ad4:	2300      	movs	r3, #0
 8003ad6:	e05c      	b.n	8003b92 <UART_Enqueue_Packet+0x122>
    }
    if (len > max_len || target_queue->count >= TX_QUEUE_SIZE)
 8003ad8:	897a      	ldrh	r2, [r7, #10]
 8003ada:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003adc:	429a      	cmp	r2, r3
 8003ade:	d806      	bhi.n	8003aee <UART_Enqueue_Packet+0x7e>
 8003ae0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ae2:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8003ae6:	f893 31c4 	ldrb.w	r3, [r3, #452]	@ 0x1c4
 8003aea:	2b3f      	cmp	r3, #63	@ 0x3f
 8003aec:	d901      	bls.n	8003af2 <UART_Enqueue_Packet+0x82>
        return 0;
 8003aee:	2300      	movs	r3, #0
 8003af0:	e04f      	b.n	8003b92 <UART_Enqueue_Packet+0x122>
 8003af2:	2310      	movs	r3, #16
 8003af4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8003af6:	693b      	ldr	r3, [r7, #16]
 8003af8:	f383 8811 	msr	BASEPRI, r3
}
 8003afc:	bf00      	nop
    __set_BASEPRI(1 << 4);
    UART_Packet *pkt = &target_queue->packets[target_queue->tail];
 8003afe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b00:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8003b04:	f8b3 31c2 	ldrh.w	r3, [r3, #450]	@ 0x1c2
 8003b08:	461a      	mov	r2, r3
 8003b0a:	4613      	mov	r3, r2
 8003b0c:	00db      	lsls	r3, r3, #3
 8003b0e:	4413      	add	r3, r2
 8003b10:	011a      	lsls	r2, r3, #4
 8003b12:	1ad2      	subs	r2, r2, r3
 8003b14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b16:	4413      	add	r3, r2
 8003b18:	61fb      	str	r3, [r7, #28]
    target_queue->tail = (target_queue->tail + 1) % TX_QUEUE_SIZE;
 8003b1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b1c:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8003b20:	f8b3 31c2 	ldrh.w	r3, [r3, #450]	@ 0x1c2
 8003b24:	3301      	adds	r3, #1
 8003b26:	425a      	negs	r2, r3
 8003b28:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003b2c:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8003b30:	bf58      	it	pl
 8003b32:	4253      	negpl	r3, r2
 8003b34:	b29a      	uxth	r2, r3
 8003b36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b38:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8003b3c:	f8a3 21c2 	strh.w	r2, [r3, #450]	@ 0x1c2
    target_queue->count++;
 8003b40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b42:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8003b46:	f893 31c4 	ldrb.w	r3, [r3, #452]	@ 0x1c4
 8003b4a:	3301      	adds	r3, #1
 8003b4c:	b2da      	uxtb	r2, r3
 8003b4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b50:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8003b54:	f883 21c4 	strb.w	r2, [r3, #452]	@ 0x1c4
    uint8_t* dest_buffer = UART_Get_Packet_Data_Ptr(pkt);
 8003b58:	69f8      	ldr	r0, [r7, #28]
 8003b5a:	f7ff ff30 	bl	80039be <UART_Get_Packet_Data_Ptr>
 8003b5e:	61b8      	str	r0, [r7, #24]
    memcpy(dest_buffer, data, len);
 8003b60:	897b      	ldrh	r3, [r7, #10]
 8003b62:	461a      	mov	r2, r3
 8003b64:	68f9      	ldr	r1, [r7, #12]
 8003b66:	69b8      	ldr	r0, [r7, #24]
 8003b68:	f00c fd25 	bl	80105b6 <memcpy>
    pkt->length = len;
 8003b6c:	69fb      	ldr	r3, [r7, #28]
 8003b6e:	897a      	ldrh	r2, [r7, #10]
 8003b70:	f8a3 2080 	strh.w	r2, [r3, #128]	@ 0x80
    pkt->min_interval_ms = min_interval;
 8003b74:	69fb      	ldr	r3, [r7, #28]
 8003b76:	687a      	ldr	r2, [r7, #4]
 8003b78:	f8c3 2082 	str.w	r2, [r3, #130]	@ 0x82
    pkt->type = type;
 8003b7c:	69fb      	ldr	r3, [r7, #28]
 8003b7e:	7a7a      	ldrb	r2, [r7, #9]
 8003b80:	f883 2086 	strb.w	r2, [r3, #134]	@ 0x86
 8003b84:	2300      	movs	r3, #0
 8003b86:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8003b88:	697b      	ldr	r3, [r7, #20]
 8003b8a:	f383 8811 	msr	BASEPRI, r3
}
 8003b8e:	bf00      	nop
    __set_BASEPRI(0);
    return 1;
 8003b90:	2301      	movs	r3, #1
}
 8003b92:	4618      	mov	r0, r3
 8003b94:	3728      	adds	r7, #40	@ 0x28
 8003b96:	46bd      	mov	sp, r7
 8003b98:	bd80      	pop	{r7, pc}
 8003b9a:	bf00      	nop
 8003b9c:	20004858 	.word	0x20004858
 8003ba0:	20002690 	.word	0x20002690
 8003ba4:	20006a20 	.word	0x20006a20

08003ba8 <UART_Process_Send_Queue>:

void UART_Process_Send_Queue(void)
{
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	b088      	sub	sp, #32
 8003bac:	af00      	add	r7, sp, #0
    if (current_sending_queue != NULL)
 8003bae:	4b7e      	ldr	r3, [pc, #504]	@ (8003da8 <UART_Process_Send_Queue+0x200>)
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	f040 80f3 	bne.w	8003d9e <UART_Process_Send_Queue+0x1f6>
        return;
    UART_Queue* queue_to_process = NULL;
 8003bb8:	2300      	movs	r3, #0
 8003bba:	61fb      	str	r3, [r7, #28]
    if (txQueue_DATA.count > 0)
 8003bbc:	4b7b      	ldr	r3, [pc, #492]	@ (8003dac <UART_Process_Send_Queue+0x204>)
 8003bbe:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8003bc2:	f893 31c4 	ldrb.w	r3, [r3, #452]	@ 0x1c4
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d028      	beq.n	8003c1c <UART_Process_Send_Queue+0x74>
    {
        UART_Packet *pkt = &txQueue_DATA.packets[txQueue_DATA.head];
 8003bca:	4b78      	ldr	r3, [pc, #480]	@ (8003dac <UART_Process_Send_Queue+0x204>)
 8003bcc:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8003bd0:	f8b3 31c0 	ldrh.w	r3, [r3, #448]	@ 0x1c0
 8003bd4:	461a      	mov	r2, r3
 8003bd6:	4613      	mov	r3, r2
 8003bd8:	00db      	lsls	r3, r3, #3
 8003bda:	4413      	add	r3, r2
 8003bdc:	011a      	lsls	r2, r3, #4
 8003bde:	1ad2      	subs	r2, r2, r3
 8003be0:	4b72      	ldr	r3, [pc, #456]	@ (8003dac <UART_Process_Send_Queue+0x204>)
 8003be2:	4413      	add	r3, r2
 8003be4:	61bb      	str	r3, [r7, #24]
        if ((last_sent_timestamp[pkt->type] == 0) || (HAL_GetTick() - last_sent_timestamp[pkt->type] >= pkt->min_interval_ms))
 8003be6:	69bb      	ldr	r3, [r7, #24]
 8003be8:	f893 3086 	ldrb.w	r3, [r3, #134]	@ 0x86
 8003bec:	461a      	mov	r2, r3
 8003bee:	4b70      	ldr	r3, [pc, #448]	@ (8003db0 <UART_Process_Send_Queue+0x208>)
 8003bf0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d00f      	beq.n	8003c18 <UART_Process_Send_Queue+0x70>
 8003bf8:	f000 f9da 	bl	8003fb0 <HAL_GetTick>
 8003bfc:	4602      	mov	r2, r0
 8003bfe:	69bb      	ldr	r3, [r7, #24]
 8003c00:	f893 3086 	ldrb.w	r3, [r3, #134]	@ 0x86
 8003c04:	4619      	mov	r1, r3
 8003c06:	4b6a      	ldr	r3, [pc, #424]	@ (8003db0 <UART_Process_Send_Queue+0x208>)
 8003c08:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8003c0c:	1ad2      	subs	r2, r2, r3
 8003c0e:	69bb      	ldr	r3, [r7, #24]
 8003c10:	f8d3 3082 	ldr.w	r3, [r3, #130]	@ 0x82
 8003c14:	429a      	cmp	r2, r3
 8003c16:	d301      	bcc.n	8003c1c <UART_Process_Send_Queue+0x74>
            queue_to_process = &txQueue_DATA;
 8003c18:	4b64      	ldr	r3, [pc, #400]	@ (8003dac <UART_Process_Send_Queue+0x204>)
 8003c1a:	61fb      	str	r3, [r7, #28]
    }
    if (queue_to_process == NULL && txQueue_HEART.count > 0)
 8003c1c:	69fb      	ldr	r3, [r7, #28]
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d12f      	bne.n	8003c82 <UART_Process_Send_Queue+0xda>
 8003c22:	4b64      	ldr	r3, [pc, #400]	@ (8003db4 <UART_Process_Send_Queue+0x20c>)
 8003c24:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8003c28:	f893 31c4 	ldrb.w	r3, [r3, #452]	@ 0x1c4
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d028      	beq.n	8003c82 <UART_Process_Send_Queue+0xda>
    {
        UART_Packet *pkt = &txQueue_HEART.packets[txQueue_HEART.head];
 8003c30:	4b60      	ldr	r3, [pc, #384]	@ (8003db4 <UART_Process_Send_Queue+0x20c>)
 8003c32:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8003c36:	f8b3 31c0 	ldrh.w	r3, [r3, #448]	@ 0x1c0
 8003c3a:	461a      	mov	r2, r3
 8003c3c:	4613      	mov	r3, r2
 8003c3e:	00db      	lsls	r3, r3, #3
 8003c40:	4413      	add	r3, r2
 8003c42:	011a      	lsls	r2, r3, #4
 8003c44:	1ad2      	subs	r2, r2, r3
 8003c46:	4b5b      	ldr	r3, [pc, #364]	@ (8003db4 <UART_Process_Send_Queue+0x20c>)
 8003c48:	4413      	add	r3, r2
 8003c4a:	617b      	str	r3, [r7, #20]
        if ((last_sent_timestamp[pkt->type] == 0) || (HAL_GetTick() - last_sent_timestamp[pkt->type] >= pkt->min_interval_ms))
 8003c4c:	697b      	ldr	r3, [r7, #20]
 8003c4e:	f893 3086 	ldrb.w	r3, [r3, #134]	@ 0x86
 8003c52:	461a      	mov	r2, r3
 8003c54:	4b56      	ldr	r3, [pc, #344]	@ (8003db0 <UART_Process_Send_Queue+0x208>)
 8003c56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d00f      	beq.n	8003c7e <UART_Process_Send_Queue+0xd6>
 8003c5e:	f000 f9a7 	bl	8003fb0 <HAL_GetTick>
 8003c62:	4602      	mov	r2, r0
 8003c64:	697b      	ldr	r3, [r7, #20]
 8003c66:	f893 3086 	ldrb.w	r3, [r3, #134]	@ 0x86
 8003c6a:	4619      	mov	r1, r3
 8003c6c:	4b50      	ldr	r3, [pc, #320]	@ (8003db0 <UART_Process_Send_Queue+0x208>)
 8003c6e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8003c72:	1ad2      	subs	r2, r2, r3
 8003c74:	697b      	ldr	r3, [r7, #20]
 8003c76:	f8d3 3082 	ldr.w	r3, [r3, #130]	@ 0x82
 8003c7a:	429a      	cmp	r2, r3
 8003c7c:	d301      	bcc.n	8003c82 <UART_Process_Send_Queue+0xda>
            queue_to_process = &txQueue_HEART;
 8003c7e:	4b4d      	ldr	r3, [pc, #308]	@ (8003db4 <UART_Process_Send_Queue+0x20c>)
 8003c80:	61fb      	str	r3, [r7, #28]
    }
    if (queue_to_process == NULL && txQueue_GPS.count > 0)
 8003c82:	69fb      	ldr	r3, [r7, #28]
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d12f      	bne.n	8003ce8 <UART_Process_Send_Queue+0x140>
 8003c88:	4b4b      	ldr	r3, [pc, #300]	@ (8003db8 <UART_Process_Send_Queue+0x210>)
 8003c8a:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8003c8e:	f893 31c4 	ldrb.w	r3, [r3, #452]	@ 0x1c4
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d028      	beq.n	8003ce8 <UART_Process_Send_Queue+0x140>
    {
        UART_Packet *pkt = &txQueue_GPS.packets[txQueue_GPS.head];
 8003c96:	4b48      	ldr	r3, [pc, #288]	@ (8003db8 <UART_Process_Send_Queue+0x210>)
 8003c98:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8003c9c:	f8b3 31c0 	ldrh.w	r3, [r3, #448]	@ 0x1c0
 8003ca0:	461a      	mov	r2, r3
 8003ca2:	4613      	mov	r3, r2
 8003ca4:	00db      	lsls	r3, r3, #3
 8003ca6:	4413      	add	r3, r2
 8003ca8:	011a      	lsls	r2, r3, #4
 8003caa:	1ad2      	subs	r2, r2, r3
 8003cac:	4b42      	ldr	r3, [pc, #264]	@ (8003db8 <UART_Process_Send_Queue+0x210>)
 8003cae:	4413      	add	r3, r2
 8003cb0:	613b      	str	r3, [r7, #16]
        if ((last_sent_timestamp[pkt->type] == 0) || (HAL_GetTick() - last_sent_timestamp[pkt->type] >= pkt->min_interval_ms))
 8003cb2:	693b      	ldr	r3, [r7, #16]
 8003cb4:	f893 3086 	ldrb.w	r3, [r3, #134]	@ 0x86
 8003cb8:	461a      	mov	r2, r3
 8003cba:	4b3d      	ldr	r3, [pc, #244]	@ (8003db0 <UART_Process_Send_Queue+0x208>)
 8003cbc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d00f      	beq.n	8003ce4 <UART_Process_Send_Queue+0x13c>
 8003cc4:	f000 f974 	bl	8003fb0 <HAL_GetTick>
 8003cc8:	4602      	mov	r2, r0
 8003cca:	693b      	ldr	r3, [r7, #16]
 8003ccc:	f893 3086 	ldrb.w	r3, [r3, #134]	@ 0x86
 8003cd0:	4619      	mov	r1, r3
 8003cd2:	4b37      	ldr	r3, [pc, #220]	@ (8003db0 <UART_Process_Send_Queue+0x208>)
 8003cd4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8003cd8:	1ad2      	subs	r2, r2, r3
 8003cda:	693b      	ldr	r3, [r7, #16]
 8003cdc:	f8d3 3082 	ldr.w	r3, [r3, #130]	@ 0x82
 8003ce0:	429a      	cmp	r2, r3
 8003ce2:	d301      	bcc.n	8003ce8 <UART_Process_Send_Queue+0x140>
            queue_to_process = &txQueue_GPS;
 8003ce4:	4b34      	ldr	r3, [pc, #208]	@ (8003db8 <UART_Process_Send_Queue+0x210>)
 8003ce6:	61fb      	str	r3, [r7, #28]
    }
    if (queue_to_process != NULL)
 8003ce8:	69fb      	ldr	r3, [r7, #28]
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d058      	beq.n	8003da0 <UART_Process_Send_Queue+0x1f8>
    {
        current_sending_queue = queue_to_process;
 8003cee:	4a2e      	ldr	r2, [pc, #184]	@ (8003da8 <UART_Process_Send_Queue+0x200>)
 8003cf0:	69fb      	ldr	r3, [r7, #28]
 8003cf2:	6013      	str	r3, [r2, #0]
        UART_Packet *pkt_to_send = &current_sending_queue->packets[current_sending_queue->head];
 8003cf4:	4b2c      	ldr	r3, [pc, #176]	@ (8003da8 <UART_Process_Send_Queue+0x200>)
 8003cf6:	6819      	ldr	r1, [r3, #0]
 8003cf8:	4b2b      	ldr	r3, [pc, #172]	@ (8003da8 <UART_Process_Send_Queue+0x200>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8003d00:	f8b3 31c0 	ldrh.w	r3, [r3, #448]	@ 0x1c0
 8003d04:	b29b      	uxth	r3, r3
 8003d06:	461a      	mov	r2, r3
 8003d08:	4613      	mov	r3, r2
 8003d0a:	00db      	lsls	r3, r3, #3
 8003d0c:	4413      	add	r3, r2
 8003d0e:	011a      	lsls	r2, r3, #4
 8003d10:	1ad2      	subs	r2, r2, r3
 8003d12:	188b      	adds	r3, r1, r2
 8003d14:	60fb      	str	r3, [r7, #12]
        uint8_t* data_ptr = UART_Get_Packet_Data_Ptr(pkt_to_send);
 8003d16:	68f8      	ldr	r0, [r7, #12]
 8003d18:	f7ff fe51 	bl	80039be <UART_Get_Packet_Data_Ptr>
 8003d1c:	60b8      	str	r0, [r7, #8]
        if (data_ptr != NULL)
 8003d1e:	68bb      	ldr	r3, [r7, #8]
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d009      	beq.n	8003d38 <UART_Process_Send_Queue+0x190>
            HAL_UART_Transmit_DMA(&huart1, data_ptr, pkt_to_send->length);
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	f8b3 3080 	ldrh.w	r3, [r3, #128]	@ 0x80
 8003d2a:	b29b      	uxth	r3, r3
 8003d2c:	461a      	mov	r2, r3
 8003d2e:	68b9      	ldr	r1, [r7, #8]
 8003d30:	4822      	ldr	r0, [pc, #136]	@ (8003dbc <UART_Process_Send_Queue+0x214>)
 8003d32:	f004 f93b 	bl	8007fac <HAL_UART_Transmit_DMA>
 8003d36:	e033      	b.n	8003da0 <UART_Process_Send_Queue+0x1f8>
 8003d38:	2310      	movs	r3, #16
 8003d3a:	603b      	str	r3, [r7, #0]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8003d3c:	683b      	ldr	r3, [r7, #0]
 8003d3e:	f383 8811 	msr	BASEPRI, r3
}
 8003d42:	bf00      	nop
        else
        {
            __set_BASEPRI(1 << 4);
            current_sending_queue->head = (current_sending_queue->head + 1) % TX_QUEUE_SIZE;
 8003d44:	4b18      	ldr	r3, [pc, #96]	@ (8003da8 <UART_Process_Send_Queue+0x200>)
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8003d4c:	f8b3 31c0 	ldrh.w	r3, [r3, #448]	@ 0x1c0
 8003d50:	b29b      	uxth	r3, r3
 8003d52:	3301      	adds	r3, #1
 8003d54:	425a      	negs	r2, r3
 8003d56:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003d5a:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8003d5e:	bf58      	it	pl
 8003d60:	4253      	negpl	r3, r2
 8003d62:	4a11      	ldr	r2, [pc, #68]	@ (8003da8 <UART_Process_Send_Queue+0x200>)
 8003d64:	6812      	ldr	r2, [r2, #0]
 8003d66:	b299      	uxth	r1, r3
 8003d68:	f502 5300 	add.w	r3, r2, #8192	@ 0x2000
 8003d6c:	460a      	mov	r2, r1
 8003d6e:	f8a3 21c0 	strh.w	r2, [r3, #448]	@ 0x1c0
            current_sending_queue->count--;
 8003d72:	4b0d      	ldr	r3, [pc, #52]	@ (8003da8 <UART_Process_Send_Queue+0x200>)
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f503 5200 	add.w	r2, r3, #8192	@ 0x2000
 8003d7a:	f892 21c4 	ldrb.w	r2, [r2, #452]	@ 0x1c4
 8003d7e:	b2d2      	uxtb	r2, r2
 8003d80:	3a01      	subs	r2, #1
 8003d82:	b2d2      	uxtb	r2, r2
 8003d84:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8003d88:	f883 21c4 	strb.w	r2, [r3, #452]	@ 0x1c4
            current_sending_queue = NULL;
 8003d8c:	4b06      	ldr	r3, [pc, #24]	@ (8003da8 <UART_Process_Send_Queue+0x200>)
 8003d8e:	2200      	movs	r2, #0
 8003d90:	601a      	str	r2, [r3, #0]
 8003d92:	2300      	movs	r3, #0
 8003d94:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	f383 8811 	msr	BASEPRI, r3
}
 8003d9c:	e000      	b.n	8003da0 <UART_Process_Send_Queue+0x1f8>
        return;
 8003d9e:	bf00      	nop
            __set_BASEPRI(0);
        }
    }
}
 8003da0:	3720      	adds	r7, #32
 8003da2:	46bd      	mov	sp, r7
 8003da4:	bd80      	pop	{r7, pc}
 8003da6:	bf00      	nop
 8003da8:	20008bf4 	.word	0x20008bf4
 8003dac:	20006a20 	.word	0x20006a20
 8003db0:	20008be8 	.word	0x20008be8
 8003db4:	20004858 	.word	0x20004858
 8003db8:	20002690 	.word	0x20002690
 8003dbc:	20001498 	.word	0x20001498

08003dc0 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003dc0:	b590      	push	{r4, r7, lr}
 8003dc2:	b087      	sub	sp, #28
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	6078      	str	r0, [r7, #4]
    if(huart->Instance != USART1 || current_sending_queue == NULL)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	4a2c      	ldr	r2, [pc, #176]	@ (8003e80 <HAL_UART_TxCpltCallback+0xc0>)
 8003dce:	4293      	cmp	r3, r2
 8003dd0:	d152      	bne.n	8003e78 <HAL_UART_TxCpltCallback+0xb8>
 8003dd2:	4b2c      	ldr	r3, [pc, #176]	@ (8003e84 <HAL_UART_TxCpltCallback+0xc4>)
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d04e      	beq.n	8003e78 <HAL_UART_TxCpltCallback+0xb8>
 8003dda:	2310      	movs	r3, #16
 8003ddc:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8003dde:	68bb      	ldr	r3, [r7, #8]
 8003de0:	f383 8811 	msr	BASEPRI, r3
}
 8003de4:	bf00      	nop
        return;
    __set_BASEPRI(1 << 4);
    UART_Packet *sent_pkt = &current_sending_queue->packets[current_sending_queue->head];
 8003de6:	4b27      	ldr	r3, [pc, #156]	@ (8003e84 <HAL_UART_TxCpltCallback+0xc4>)
 8003de8:	6819      	ldr	r1, [r3, #0]
 8003dea:	4b26      	ldr	r3, [pc, #152]	@ (8003e84 <HAL_UART_TxCpltCallback+0xc4>)
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8003df2:	f8b3 31c0 	ldrh.w	r3, [r3, #448]	@ 0x1c0
 8003df6:	b29b      	uxth	r3, r3
 8003df8:	461a      	mov	r2, r3
 8003dfa:	4613      	mov	r3, r2
 8003dfc:	00db      	lsls	r3, r3, #3
 8003dfe:	4413      	add	r3, r2
 8003e00:	011a      	lsls	r2, r3, #4
 8003e02:	1ad2      	subs	r2, r2, r3
 8003e04:	188b      	adds	r3, r1, r2
 8003e06:	617b      	str	r3, [r7, #20]
    UART_Packet_Type sent_type = sent_pkt->type;
 8003e08:	697b      	ldr	r3, [r7, #20]
 8003e0a:	f893 3086 	ldrb.w	r3, [r3, #134]	@ 0x86
 8003e0e:	74fb      	strb	r3, [r7, #19]

    last_sent_timestamp[sent_type] = HAL_GetTick();
 8003e10:	7cfc      	ldrb	r4, [r7, #19]
 8003e12:	f000 f8cd 	bl	8003fb0 <HAL_GetTick>
 8003e16:	4603      	mov	r3, r0
 8003e18:	4a1b      	ldr	r2, [pc, #108]	@ (8003e88 <HAL_UART_TxCpltCallback+0xc8>)
 8003e1a:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
    current_sending_queue->head = (current_sending_queue->head + 1) % TX_QUEUE_SIZE;
 8003e1e:	4b19      	ldr	r3, [pc, #100]	@ (8003e84 <HAL_UART_TxCpltCallback+0xc4>)
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8003e26:	f8b3 31c0 	ldrh.w	r3, [r3, #448]	@ 0x1c0
 8003e2a:	b29b      	uxth	r3, r3
 8003e2c:	3301      	adds	r3, #1
 8003e2e:	425a      	negs	r2, r3
 8003e30:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003e34:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8003e38:	bf58      	it	pl
 8003e3a:	4253      	negpl	r3, r2
 8003e3c:	4a11      	ldr	r2, [pc, #68]	@ (8003e84 <HAL_UART_TxCpltCallback+0xc4>)
 8003e3e:	6812      	ldr	r2, [r2, #0]
 8003e40:	b299      	uxth	r1, r3
 8003e42:	f502 5300 	add.w	r3, r2, #8192	@ 0x2000
 8003e46:	460a      	mov	r2, r1
 8003e48:	f8a3 21c0 	strh.w	r2, [r3, #448]	@ 0x1c0
    current_sending_queue->count--;
 8003e4c:	4b0d      	ldr	r3, [pc, #52]	@ (8003e84 <HAL_UART_TxCpltCallback+0xc4>)
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f503 5200 	add.w	r2, r3, #8192	@ 0x2000
 8003e54:	f892 21c4 	ldrb.w	r2, [r2, #452]	@ 0x1c4
 8003e58:	b2d2      	uxtb	r2, r2
 8003e5a:	3a01      	subs	r2, #1
 8003e5c:	b2d2      	uxtb	r2, r2
 8003e5e:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8003e62:	f883 21c4 	strb.w	r2, [r3, #452]	@ 0x1c4
    current_sending_queue = NULL;
 8003e66:	4b07      	ldr	r3, [pc, #28]	@ (8003e84 <HAL_UART_TxCpltCallback+0xc4>)
 8003e68:	2200      	movs	r2, #0
 8003e6a:	601a      	str	r2, [r3, #0]
 8003e6c:	2300      	movs	r3, #0
 8003e6e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	f383 8811 	msr	BASEPRI, r3
}
 8003e76:	e000      	b.n	8003e7a <HAL_UART_TxCpltCallback+0xba>
        return;
 8003e78:	bf00      	nop
    __set_BASEPRI(0);
}
 8003e7a:	371c      	adds	r7, #28
 8003e7c:	46bd      	mov	sp, r7
 8003e7e:	bd90      	pop	{r4, r7, pc}
 8003e80:	40013800 	.word	0x40013800
 8003e84:	20008bf4 	.word	0x20008bf4
 8003e88:	20008be8 	.word	0x20008be8

08003e8c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8003e8c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003ec4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003e90:	f7fe fdec 	bl	8002a6c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003e94:	480c      	ldr	r0, [pc, #48]	@ (8003ec8 <LoopForever+0x6>)
  ldr r1, =_edata
 8003e96:	490d      	ldr	r1, [pc, #52]	@ (8003ecc <LoopForever+0xa>)
  ldr r2, =_sidata
 8003e98:	4a0d      	ldr	r2, [pc, #52]	@ (8003ed0 <LoopForever+0xe>)
  movs r3, #0
 8003e9a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003e9c:	e002      	b.n	8003ea4 <LoopCopyDataInit>

08003e9e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003e9e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003ea0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003ea2:	3304      	adds	r3, #4

08003ea4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003ea4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003ea6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003ea8:	d3f9      	bcc.n	8003e9e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003eaa:	4a0a      	ldr	r2, [pc, #40]	@ (8003ed4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003eac:	4c0a      	ldr	r4, [pc, #40]	@ (8003ed8 <LoopForever+0x16>)
  movs r3, #0
 8003eae:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003eb0:	e001      	b.n	8003eb6 <LoopFillZerobss>

08003eb2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003eb2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003eb4:	3204      	adds	r2, #4

08003eb6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003eb6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003eb8:	d3fb      	bcc.n	8003eb2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003eba:	f00c fb4b 	bl	8010554 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003ebe:	f7fd f9a3 	bl	8001208 <main>

08003ec2 <LoopForever>:

LoopForever:
    b LoopForever
 8003ec2:	e7fe      	b.n	8003ec2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8003ec4:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 8003ec8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003ecc:	20000274 	.word	0x20000274
  ldr r2, =_sidata
 8003ed0:	0803f590 	.word	0x0803f590
  ldr r2, =_sbss
 8003ed4:	20000278 	.word	0x20000278
  ldr r4, =_ebss
 8003ed8:	20008db8 	.word	0x20008db8

08003edc <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003edc:	e7fe      	b.n	8003edc <ADC1_IRQHandler>

08003ede <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003ede:	b580      	push	{r7, lr}
 8003ee0:	b082      	sub	sp, #8
 8003ee2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003ee4:	2300      	movs	r3, #0
 8003ee6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003ee8:	2003      	movs	r0, #3
 8003eea:	f000 f93d 	bl	8004168 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003eee:	200f      	movs	r0, #15
 8003ef0:	f000 f80e 	bl	8003f10 <HAL_InitTick>
 8003ef4:	4603      	mov	r3, r0
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d002      	beq.n	8003f00 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003efa:	2301      	movs	r3, #1
 8003efc:	71fb      	strb	r3, [r7, #7]
 8003efe:	e001      	b.n	8003f04 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003f00:	f7fe fb96 	bl	8002630 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003f04:	79fb      	ldrb	r3, [r7, #7]
}
 8003f06:	4618      	mov	r0, r3
 8003f08:	3708      	adds	r7, #8
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	bd80      	pop	{r7, pc}
	...

08003f10 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003f10:	b580      	push	{r7, lr}
 8003f12:	b084      	sub	sp, #16
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003f18:	2300      	movs	r3, #0
 8003f1a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8003f1c:	4b17      	ldr	r3, [pc, #92]	@ (8003f7c <HAL_InitTick+0x6c>)
 8003f1e:	781b      	ldrb	r3, [r3, #0]
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d023      	beq.n	8003f6c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8003f24:	4b16      	ldr	r3, [pc, #88]	@ (8003f80 <HAL_InitTick+0x70>)
 8003f26:	681a      	ldr	r2, [r3, #0]
 8003f28:	4b14      	ldr	r3, [pc, #80]	@ (8003f7c <HAL_InitTick+0x6c>)
 8003f2a:	781b      	ldrb	r3, [r3, #0]
 8003f2c:	4619      	mov	r1, r3
 8003f2e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003f32:	fbb3 f3f1 	udiv	r3, r3, r1
 8003f36:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f3a:	4618      	mov	r0, r3
 8003f3c:	f000 f949 	bl	80041d2 <HAL_SYSTICK_Config>
 8003f40:	4603      	mov	r3, r0
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d10f      	bne.n	8003f66 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	2b0f      	cmp	r3, #15
 8003f4a:	d809      	bhi.n	8003f60 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	6879      	ldr	r1, [r7, #4]
 8003f50:	f04f 30ff 	mov.w	r0, #4294967295
 8003f54:	f000 f913 	bl	800417e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003f58:	4a0a      	ldr	r2, [pc, #40]	@ (8003f84 <HAL_InitTick+0x74>)
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	6013      	str	r3, [r2, #0]
 8003f5e:	e007      	b.n	8003f70 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8003f60:	2301      	movs	r3, #1
 8003f62:	73fb      	strb	r3, [r7, #15]
 8003f64:	e004      	b.n	8003f70 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003f66:	2301      	movs	r3, #1
 8003f68:	73fb      	strb	r3, [r7, #15]
 8003f6a:	e001      	b.n	8003f70 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003f6c:	2301      	movs	r3, #1
 8003f6e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003f70:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f72:	4618      	mov	r0, r3
 8003f74:	3710      	adds	r7, #16
 8003f76:	46bd      	mov	sp, r7
 8003f78:	bd80      	pop	{r7, pc}
 8003f7a:	bf00      	nop
 8003f7c:	20000034 	.word	0x20000034
 8003f80:	20000010 	.word	0x20000010
 8003f84:	20000030 	.word	0x20000030

08003f88 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003f88:	b480      	push	{r7}
 8003f8a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003f8c:	4b06      	ldr	r3, [pc, #24]	@ (8003fa8 <HAL_IncTick+0x20>)
 8003f8e:	781b      	ldrb	r3, [r3, #0]
 8003f90:	461a      	mov	r2, r3
 8003f92:	4b06      	ldr	r3, [pc, #24]	@ (8003fac <HAL_IncTick+0x24>)
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	4413      	add	r3, r2
 8003f98:	4a04      	ldr	r2, [pc, #16]	@ (8003fac <HAL_IncTick+0x24>)
 8003f9a:	6013      	str	r3, [r2, #0]
}
 8003f9c:	bf00      	nop
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa4:	4770      	bx	lr
 8003fa6:	bf00      	nop
 8003fa8:	20000034 	.word	0x20000034
 8003fac:	20008c08 	.word	0x20008c08

08003fb0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003fb0:	b480      	push	{r7}
 8003fb2:	af00      	add	r7, sp, #0
  return uwTick;
 8003fb4:	4b03      	ldr	r3, [pc, #12]	@ (8003fc4 <HAL_GetTick+0x14>)
 8003fb6:	681b      	ldr	r3, [r3, #0]
}
 8003fb8:	4618      	mov	r0, r3
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc0:	4770      	bx	lr
 8003fc2:	bf00      	nop
 8003fc4:	20008c08 	.word	0x20008c08

08003fc8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003fc8:	b480      	push	{r7}
 8003fca:	b085      	sub	sp, #20
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	f003 0307 	and.w	r3, r3, #7
 8003fd6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003fd8:	4b0c      	ldr	r3, [pc, #48]	@ (800400c <__NVIC_SetPriorityGrouping+0x44>)
 8003fda:	68db      	ldr	r3, [r3, #12]
 8003fdc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003fde:	68ba      	ldr	r2, [r7, #8]
 8003fe0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003fe4:	4013      	ands	r3, r2
 8003fe6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003fec:	68bb      	ldr	r3, [r7, #8]
 8003fee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003ff0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003ff4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003ff8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003ffa:	4a04      	ldr	r2, [pc, #16]	@ (800400c <__NVIC_SetPriorityGrouping+0x44>)
 8003ffc:	68bb      	ldr	r3, [r7, #8]
 8003ffe:	60d3      	str	r3, [r2, #12]
}
 8004000:	bf00      	nop
 8004002:	3714      	adds	r7, #20
 8004004:	46bd      	mov	sp, r7
 8004006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400a:	4770      	bx	lr
 800400c:	e000ed00 	.word	0xe000ed00

08004010 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004010:	b480      	push	{r7}
 8004012:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004014:	4b04      	ldr	r3, [pc, #16]	@ (8004028 <__NVIC_GetPriorityGrouping+0x18>)
 8004016:	68db      	ldr	r3, [r3, #12]
 8004018:	0a1b      	lsrs	r3, r3, #8
 800401a:	f003 0307 	and.w	r3, r3, #7
}
 800401e:	4618      	mov	r0, r3
 8004020:	46bd      	mov	sp, r7
 8004022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004026:	4770      	bx	lr
 8004028:	e000ed00 	.word	0xe000ed00

0800402c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800402c:	b480      	push	{r7}
 800402e:	b083      	sub	sp, #12
 8004030:	af00      	add	r7, sp, #0
 8004032:	4603      	mov	r3, r0
 8004034:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004036:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800403a:	2b00      	cmp	r3, #0
 800403c:	db0b      	blt.n	8004056 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800403e:	79fb      	ldrb	r3, [r7, #7]
 8004040:	f003 021f 	and.w	r2, r3, #31
 8004044:	4907      	ldr	r1, [pc, #28]	@ (8004064 <__NVIC_EnableIRQ+0x38>)
 8004046:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800404a:	095b      	lsrs	r3, r3, #5
 800404c:	2001      	movs	r0, #1
 800404e:	fa00 f202 	lsl.w	r2, r0, r2
 8004052:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004056:	bf00      	nop
 8004058:	370c      	adds	r7, #12
 800405a:	46bd      	mov	sp, r7
 800405c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004060:	4770      	bx	lr
 8004062:	bf00      	nop
 8004064:	e000e100 	.word	0xe000e100

08004068 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004068:	b480      	push	{r7}
 800406a:	b083      	sub	sp, #12
 800406c:	af00      	add	r7, sp, #0
 800406e:	4603      	mov	r3, r0
 8004070:	6039      	str	r1, [r7, #0]
 8004072:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004074:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004078:	2b00      	cmp	r3, #0
 800407a:	db0a      	blt.n	8004092 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800407c:	683b      	ldr	r3, [r7, #0]
 800407e:	b2da      	uxtb	r2, r3
 8004080:	490c      	ldr	r1, [pc, #48]	@ (80040b4 <__NVIC_SetPriority+0x4c>)
 8004082:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004086:	0112      	lsls	r2, r2, #4
 8004088:	b2d2      	uxtb	r2, r2
 800408a:	440b      	add	r3, r1
 800408c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004090:	e00a      	b.n	80040a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004092:	683b      	ldr	r3, [r7, #0]
 8004094:	b2da      	uxtb	r2, r3
 8004096:	4908      	ldr	r1, [pc, #32]	@ (80040b8 <__NVIC_SetPriority+0x50>)
 8004098:	79fb      	ldrb	r3, [r7, #7]
 800409a:	f003 030f 	and.w	r3, r3, #15
 800409e:	3b04      	subs	r3, #4
 80040a0:	0112      	lsls	r2, r2, #4
 80040a2:	b2d2      	uxtb	r2, r2
 80040a4:	440b      	add	r3, r1
 80040a6:	761a      	strb	r2, [r3, #24]
}
 80040a8:	bf00      	nop
 80040aa:	370c      	adds	r7, #12
 80040ac:	46bd      	mov	sp, r7
 80040ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b2:	4770      	bx	lr
 80040b4:	e000e100 	.word	0xe000e100
 80040b8:	e000ed00 	.word	0xe000ed00

080040bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80040bc:	b480      	push	{r7}
 80040be:	b089      	sub	sp, #36	@ 0x24
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	60f8      	str	r0, [r7, #12]
 80040c4:	60b9      	str	r1, [r7, #8]
 80040c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	f003 0307 	and.w	r3, r3, #7
 80040ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80040d0:	69fb      	ldr	r3, [r7, #28]
 80040d2:	f1c3 0307 	rsb	r3, r3, #7
 80040d6:	2b04      	cmp	r3, #4
 80040d8:	bf28      	it	cs
 80040da:	2304      	movcs	r3, #4
 80040dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80040de:	69fb      	ldr	r3, [r7, #28]
 80040e0:	3304      	adds	r3, #4
 80040e2:	2b06      	cmp	r3, #6
 80040e4:	d902      	bls.n	80040ec <NVIC_EncodePriority+0x30>
 80040e6:	69fb      	ldr	r3, [r7, #28]
 80040e8:	3b03      	subs	r3, #3
 80040ea:	e000      	b.n	80040ee <NVIC_EncodePriority+0x32>
 80040ec:	2300      	movs	r3, #0
 80040ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80040f0:	f04f 32ff 	mov.w	r2, #4294967295
 80040f4:	69bb      	ldr	r3, [r7, #24]
 80040f6:	fa02 f303 	lsl.w	r3, r2, r3
 80040fa:	43da      	mvns	r2, r3
 80040fc:	68bb      	ldr	r3, [r7, #8]
 80040fe:	401a      	ands	r2, r3
 8004100:	697b      	ldr	r3, [r7, #20]
 8004102:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004104:	f04f 31ff 	mov.w	r1, #4294967295
 8004108:	697b      	ldr	r3, [r7, #20]
 800410a:	fa01 f303 	lsl.w	r3, r1, r3
 800410e:	43d9      	mvns	r1, r3
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004114:	4313      	orrs	r3, r2
         );
}
 8004116:	4618      	mov	r0, r3
 8004118:	3724      	adds	r7, #36	@ 0x24
 800411a:	46bd      	mov	sp, r7
 800411c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004120:	4770      	bx	lr
	...

08004124 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004124:	b580      	push	{r7, lr}
 8004126:	b082      	sub	sp, #8
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	3b01      	subs	r3, #1
 8004130:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004134:	d301      	bcc.n	800413a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004136:	2301      	movs	r3, #1
 8004138:	e00f      	b.n	800415a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800413a:	4a0a      	ldr	r2, [pc, #40]	@ (8004164 <SysTick_Config+0x40>)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	3b01      	subs	r3, #1
 8004140:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004142:	210f      	movs	r1, #15
 8004144:	f04f 30ff 	mov.w	r0, #4294967295
 8004148:	f7ff ff8e 	bl	8004068 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800414c:	4b05      	ldr	r3, [pc, #20]	@ (8004164 <SysTick_Config+0x40>)
 800414e:	2200      	movs	r2, #0
 8004150:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004152:	4b04      	ldr	r3, [pc, #16]	@ (8004164 <SysTick_Config+0x40>)
 8004154:	2207      	movs	r2, #7
 8004156:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004158:	2300      	movs	r3, #0
}
 800415a:	4618      	mov	r0, r3
 800415c:	3708      	adds	r7, #8
 800415e:	46bd      	mov	sp, r7
 8004160:	bd80      	pop	{r7, pc}
 8004162:	bf00      	nop
 8004164:	e000e010 	.word	0xe000e010

08004168 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004168:	b580      	push	{r7, lr}
 800416a:	b082      	sub	sp, #8
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004170:	6878      	ldr	r0, [r7, #4]
 8004172:	f7ff ff29 	bl	8003fc8 <__NVIC_SetPriorityGrouping>
}
 8004176:	bf00      	nop
 8004178:	3708      	adds	r7, #8
 800417a:	46bd      	mov	sp, r7
 800417c:	bd80      	pop	{r7, pc}

0800417e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800417e:	b580      	push	{r7, lr}
 8004180:	b086      	sub	sp, #24
 8004182:	af00      	add	r7, sp, #0
 8004184:	4603      	mov	r3, r0
 8004186:	60b9      	str	r1, [r7, #8]
 8004188:	607a      	str	r2, [r7, #4]
 800418a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800418c:	2300      	movs	r3, #0
 800418e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004190:	f7ff ff3e 	bl	8004010 <__NVIC_GetPriorityGrouping>
 8004194:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004196:	687a      	ldr	r2, [r7, #4]
 8004198:	68b9      	ldr	r1, [r7, #8]
 800419a:	6978      	ldr	r0, [r7, #20]
 800419c:	f7ff ff8e 	bl	80040bc <NVIC_EncodePriority>
 80041a0:	4602      	mov	r2, r0
 80041a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80041a6:	4611      	mov	r1, r2
 80041a8:	4618      	mov	r0, r3
 80041aa:	f7ff ff5d 	bl	8004068 <__NVIC_SetPriority>
}
 80041ae:	bf00      	nop
 80041b0:	3718      	adds	r7, #24
 80041b2:	46bd      	mov	sp, r7
 80041b4:	bd80      	pop	{r7, pc}

080041b6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80041b6:	b580      	push	{r7, lr}
 80041b8:	b082      	sub	sp, #8
 80041ba:	af00      	add	r7, sp, #0
 80041bc:	4603      	mov	r3, r0
 80041be:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80041c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041c4:	4618      	mov	r0, r3
 80041c6:	f7ff ff31 	bl	800402c <__NVIC_EnableIRQ>
}
 80041ca:	bf00      	nop
 80041cc:	3708      	adds	r7, #8
 80041ce:	46bd      	mov	sp, r7
 80041d0:	bd80      	pop	{r7, pc}

080041d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80041d2:	b580      	push	{r7, lr}
 80041d4:	b082      	sub	sp, #8
 80041d6:	af00      	add	r7, sp, #0
 80041d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80041da:	6878      	ldr	r0, [r7, #4]
 80041dc:	f7ff ffa2 	bl	8004124 <SysTick_Config>
 80041e0:	4603      	mov	r3, r0
}
 80041e2:	4618      	mov	r0, r3
 80041e4:	3708      	adds	r7, #8
 80041e6:	46bd      	mov	sp, r7
 80041e8:	bd80      	pop	{r7, pc}

080041ea <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  Handle SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 80041ea:	b580      	push	{r7, lr}
 80041ec:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 80041ee:	f000 f802 	bl	80041f6 <HAL_SYSTICK_Callback>
}
 80041f2:	bf00      	nop
 80041f4:	bd80      	pop	{r7, pc}

080041f6 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80041f6:	b480      	push	{r7}
 80041f8:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 80041fa:	bf00      	nop
 80041fc:	46bd      	mov	sp, r7
 80041fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004202:	4770      	bx	lr

08004204 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004204:	b480      	push	{r7}
 8004206:	b085      	sub	sp, #20
 8004208:	af00      	add	r7, sp, #0
 800420a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2b00      	cmp	r3, #0
 8004210:	d101      	bne.n	8004216 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004212:	2301      	movs	r3, #1
 8004214:	e098      	b.n	8004348 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	461a      	mov	r2, r3
 800421c:	4b4d      	ldr	r3, [pc, #308]	@ (8004354 <HAL_DMA_Init+0x150>)
 800421e:	429a      	cmp	r2, r3
 8004220:	d80f      	bhi.n	8004242 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	461a      	mov	r2, r3
 8004228:	4b4b      	ldr	r3, [pc, #300]	@ (8004358 <HAL_DMA_Init+0x154>)
 800422a:	4413      	add	r3, r2
 800422c:	4a4b      	ldr	r2, [pc, #300]	@ (800435c <HAL_DMA_Init+0x158>)
 800422e:	fba2 2303 	umull	r2, r3, r2, r3
 8004232:	091b      	lsrs	r3, r3, #4
 8004234:	009a      	lsls	r2, r3, #2
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	4a48      	ldr	r2, [pc, #288]	@ (8004360 <HAL_DMA_Init+0x15c>)
 800423e:	641a      	str	r2, [r3, #64]	@ 0x40
 8004240:	e00e      	b.n	8004260 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	461a      	mov	r2, r3
 8004248:	4b46      	ldr	r3, [pc, #280]	@ (8004364 <HAL_DMA_Init+0x160>)
 800424a:	4413      	add	r3, r2
 800424c:	4a43      	ldr	r2, [pc, #268]	@ (800435c <HAL_DMA_Init+0x158>)
 800424e:	fba2 2303 	umull	r2, r3, r2, r3
 8004252:	091b      	lsrs	r3, r3, #4
 8004254:	009a      	lsls	r2, r3, #2
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	4a42      	ldr	r2, [pc, #264]	@ (8004368 <HAL_DMA_Init+0x164>)
 800425e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2202      	movs	r2, #2
 8004264:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8004276:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800427a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004284:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	691b      	ldr	r3, [r3, #16]
 800428a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004290:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	699b      	ldr	r3, [r3, #24]
 8004296:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800429c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	6a1b      	ldr	r3, [r3, #32]
 80042a2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80042a4:	68fa      	ldr	r2, [r7, #12]
 80042a6:	4313      	orrs	r3, r2
 80042a8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	68fa      	ldr	r2, [r7, #12]
 80042b0:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	689b      	ldr	r3, [r3, #8]
 80042b6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80042ba:	d039      	beq.n	8004330 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042c0:	4a27      	ldr	r2, [pc, #156]	@ (8004360 <HAL_DMA_Init+0x15c>)
 80042c2:	4293      	cmp	r3, r2
 80042c4:	d11a      	bne.n	80042fc <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80042c6:	4b29      	ldr	r3, [pc, #164]	@ (800436c <HAL_DMA_Init+0x168>)
 80042c8:	681a      	ldr	r2, [r3, #0]
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042ce:	f003 031c 	and.w	r3, r3, #28
 80042d2:	210f      	movs	r1, #15
 80042d4:	fa01 f303 	lsl.w	r3, r1, r3
 80042d8:	43db      	mvns	r3, r3
 80042da:	4924      	ldr	r1, [pc, #144]	@ (800436c <HAL_DMA_Init+0x168>)
 80042dc:	4013      	ands	r3, r2
 80042de:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80042e0:	4b22      	ldr	r3, [pc, #136]	@ (800436c <HAL_DMA_Init+0x168>)
 80042e2:	681a      	ldr	r2, [r3, #0]
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	6859      	ldr	r1, [r3, #4]
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042ec:	f003 031c 	and.w	r3, r3, #28
 80042f0:	fa01 f303 	lsl.w	r3, r1, r3
 80042f4:	491d      	ldr	r1, [pc, #116]	@ (800436c <HAL_DMA_Init+0x168>)
 80042f6:	4313      	orrs	r3, r2
 80042f8:	600b      	str	r3, [r1, #0]
 80042fa:	e019      	b.n	8004330 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80042fc:	4b1c      	ldr	r3, [pc, #112]	@ (8004370 <HAL_DMA_Init+0x16c>)
 80042fe:	681a      	ldr	r2, [r3, #0]
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004304:	f003 031c 	and.w	r3, r3, #28
 8004308:	210f      	movs	r1, #15
 800430a:	fa01 f303 	lsl.w	r3, r1, r3
 800430e:	43db      	mvns	r3, r3
 8004310:	4917      	ldr	r1, [pc, #92]	@ (8004370 <HAL_DMA_Init+0x16c>)
 8004312:	4013      	ands	r3, r2
 8004314:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8004316:	4b16      	ldr	r3, [pc, #88]	@ (8004370 <HAL_DMA_Init+0x16c>)
 8004318:	681a      	ldr	r2, [r3, #0]
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	6859      	ldr	r1, [r3, #4]
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004322:	f003 031c 	and.w	r3, r3, #28
 8004326:	fa01 f303 	lsl.w	r3, r1, r3
 800432a:	4911      	ldr	r1, [pc, #68]	@ (8004370 <HAL_DMA_Init+0x16c>)
 800432c:	4313      	orrs	r3, r2
 800432e:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2200      	movs	r2, #0
 8004334:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	2201      	movs	r2, #1
 800433a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	2200      	movs	r2, #0
 8004342:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004346:	2300      	movs	r3, #0
}
 8004348:	4618      	mov	r0, r3
 800434a:	3714      	adds	r7, #20
 800434c:	46bd      	mov	sp, r7
 800434e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004352:	4770      	bx	lr
 8004354:	40020407 	.word	0x40020407
 8004358:	bffdfff8 	.word	0xbffdfff8
 800435c:	cccccccd 	.word	0xcccccccd
 8004360:	40020000 	.word	0x40020000
 8004364:	bffdfbf8 	.word	0xbffdfbf8
 8004368:	40020400 	.word	0x40020400
 800436c:	400200a8 	.word	0x400200a8
 8004370:	400204a8 	.word	0x400204a8

08004374 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004374:	b580      	push	{r7, lr}
 8004376:	b086      	sub	sp, #24
 8004378:	af00      	add	r7, sp, #0
 800437a:	60f8      	str	r0, [r7, #12]
 800437c:	60b9      	str	r1, [r7, #8]
 800437e:	607a      	str	r2, [r7, #4]
 8004380:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004382:	2300      	movs	r3, #0
 8004384:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800438c:	2b01      	cmp	r3, #1
 800438e:	d101      	bne.n	8004394 <HAL_DMA_Start_IT+0x20>
 8004390:	2302      	movs	r3, #2
 8004392:	e04b      	b.n	800442c <HAL_DMA_Start_IT+0xb8>
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	2201      	movs	r2, #1
 8004398:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80043a2:	b2db      	uxtb	r3, r3
 80043a4:	2b01      	cmp	r3, #1
 80043a6:	d13a      	bne.n	800441e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	2202      	movs	r2, #2
 80043ac:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	2200      	movs	r2, #0
 80043b4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	681a      	ldr	r2, [r3, #0]
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f022 0201 	bic.w	r2, r2, #1
 80043c4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	687a      	ldr	r2, [r7, #4]
 80043ca:	68b9      	ldr	r1, [r7, #8]
 80043cc:	68f8      	ldr	r0, [r7, #12]
 80043ce:	f000 f96b 	bl	80046a8 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d008      	beq.n	80043ec <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	681a      	ldr	r2, [r3, #0]
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f042 020e 	orr.w	r2, r2, #14
 80043e8:	601a      	str	r2, [r3, #0]
 80043ea:	e00f      	b.n	800440c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	681a      	ldr	r2, [r3, #0]
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f022 0204 	bic.w	r2, r2, #4
 80043fa:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	681a      	ldr	r2, [r3, #0]
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f042 020a 	orr.w	r2, r2, #10
 800440a:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	681a      	ldr	r2, [r3, #0]
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	f042 0201 	orr.w	r2, r2, #1
 800441a:	601a      	str	r2, [r3, #0]
 800441c:	e005      	b.n	800442a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	2200      	movs	r2, #0
 8004422:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8004426:	2302      	movs	r3, #2
 8004428:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800442a:	7dfb      	ldrb	r3, [r7, #23]
}
 800442c:	4618      	mov	r0, r3
 800442e:	3718      	adds	r7, #24
 8004430:	46bd      	mov	sp, r7
 8004432:	bd80      	pop	{r7, pc}

08004434 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004434:	b480      	push	{r7}
 8004436:	b085      	sub	sp, #20
 8004438:	af00      	add	r7, sp, #0
 800443a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800443c:	2300      	movs	r3, #0
 800443e:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004446:	b2db      	uxtb	r3, r3
 8004448:	2b02      	cmp	r3, #2
 800444a:	d008      	beq.n	800445e <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2204      	movs	r2, #4
 8004450:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	2200      	movs	r2, #0
 8004456:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800445a:	2301      	movs	r3, #1
 800445c:	e022      	b.n	80044a4 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	681a      	ldr	r2, [r3, #0]
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f022 020e 	bic.w	r2, r2, #14
 800446c:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	681a      	ldr	r2, [r3, #0]
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	f022 0201 	bic.w	r2, r2, #1
 800447c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004482:	f003 021c 	and.w	r2, r3, #28
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800448a:	2101      	movs	r1, #1
 800448c:	fa01 f202 	lsl.w	r2, r1, r2
 8004490:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	2201      	movs	r2, #1
 8004496:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	2200      	movs	r2, #0
 800449e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 80044a2:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80044a4:	4618      	mov	r0, r3
 80044a6:	3714      	adds	r7, #20
 80044a8:	46bd      	mov	sp, r7
 80044aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ae:	4770      	bx	lr

080044b0 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80044b0:	b580      	push	{r7, lr}
 80044b2:	b084      	sub	sp, #16
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80044b8:	2300      	movs	r3, #0
 80044ba:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80044c2:	b2db      	uxtb	r3, r3
 80044c4:	2b02      	cmp	r3, #2
 80044c6:	d005      	beq.n	80044d4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2204      	movs	r2, #4
 80044cc:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80044ce:	2301      	movs	r3, #1
 80044d0:	73fb      	strb	r3, [r7, #15]
 80044d2:	e029      	b.n	8004528 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	681a      	ldr	r2, [r3, #0]
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f022 020e 	bic.w	r2, r2, #14
 80044e2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	681a      	ldr	r2, [r3, #0]
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f022 0201 	bic.w	r2, r2, #1
 80044f2:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044f8:	f003 021c 	and.w	r2, r3, #28
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004500:	2101      	movs	r1, #1
 8004502:	fa01 f202 	lsl.w	r2, r1, r2
 8004506:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	2201      	movs	r2, #1
 800450c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2200      	movs	r2, #0
 8004514:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800451c:	2b00      	cmp	r3, #0
 800451e:	d003      	beq.n	8004528 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004524:	6878      	ldr	r0, [r7, #4]
 8004526:	4798      	blx	r3
    }
  }
  return status;
 8004528:	7bfb      	ldrb	r3, [r7, #15]
}
 800452a:	4618      	mov	r0, r3
 800452c:	3710      	adds	r7, #16
 800452e:	46bd      	mov	sp, r7
 8004530:	bd80      	pop	{r7, pc}

08004532 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004532:	b580      	push	{r7, lr}
 8004534:	b084      	sub	sp, #16
 8004536:	af00      	add	r7, sp, #0
 8004538:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800454e:	f003 031c 	and.w	r3, r3, #28
 8004552:	2204      	movs	r2, #4
 8004554:	409a      	lsls	r2, r3
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	4013      	ands	r3, r2
 800455a:	2b00      	cmp	r3, #0
 800455c:	d026      	beq.n	80045ac <HAL_DMA_IRQHandler+0x7a>
 800455e:	68bb      	ldr	r3, [r7, #8]
 8004560:	f003 0304 	and.w	r3, r3, #4
 8004564:	2b00      	cmp	r3, #0
 8004566:	d021      	beq.n	80045ac <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f003 0320 	and.w	r3, r3, #32
 8004572:	2b00      	cmp	r3, #0
 8004574:	d107      	bne.n	8004586 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	681a      	ldr	r2, [r3, #0]
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f022 0204 	bic.w	r2, r2, #4
 8004584:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800458a:	f003 021c 	and.w	r2, r3, #28
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004592:	2104      	movs	r1, #4
 8004594:	fa01 f202 	lsl.w	r2, r1, r2
 8004598:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d071      	beq.n	8004686 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045a6:	6878      	ldr	r0, [r7, #4]
 80045a8:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80045aa:	e06c      	b.n	8004686 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045b0:	f003 031c 	and.w	r3, r3, #28
 80045b4:	2202      	movs	r2, #2
 80045b6:	409a      	lsls	r2, r3
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	4013      	ands	r3, r2
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d02e      	beq.n	800461e <HAL_DMA_IRQHandler+0xec>
 80045c0:	68bb      	ldr	r3, [r7, #8]
 80045c2:	f003 0302 	and.w	r3, r3, #2
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d029      	beq.n	800461e <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f003 0320 	and.w	r3, r3, #32
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d10b      	bne.n	80045f0 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	681a      	ldr	r2, [r3, #0]
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f022 020a 	bic.w	r2, r2, #10
 80045e6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	2201      	movs	r2, #1
 80045ec:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045f4:	f003 021c 	and.w	r2, r3, #28
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045fc:	2102      	movs	r1, #2
 80045fe:	fa01 f202 	lsl.w	r2, r1, r2
 8004602:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2200      	movs	r2, #0
 8004608:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004610:	2b00      	cmp	r3, #0
 8004612:	d038      	beq.n	8004686 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004618:	6878      	ldr	r0, [r7, #4]
 800461a:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800461c:	e033      	b.n	8004686 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004622:	f003 031c 	and.w	r3, r3, #28
 8004626:	2208      	movs	r2, #8
 8004628:	409a      	lsls	r2, r3
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	4013      	ands	r3, r2
 800462e:	2b00      	cmp	r3, #0
 8004630:	d02a      	beq.n	8004688 <HAL_DMA_IRQHandler+0x156>
 8004632:	68bb      	ldr	r3, [r7, #8]
 8004634:	f003 0308 	and.w	r3, r3, #8
 8004638:	2b00      	cmp	r3, #0
 800463a:	d025      	beq.n	8004688 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	681a      	ldr	r2, [r3, #0]
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f022 020e 	bic.w	r2, r2, #14
 800464a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004650:	f003 021c 	and.w	r2, r3, #28
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004658:	2101      	movs	r1, #1
 800465a:	fa01 f202 	lsl.w	r2, r1, r2
 800465e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2201      	movs	r2, #1
 8004664:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	2201      	movs	r2, #1
 800466a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	2200      	movs	r2, #0
 8004672:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800467a:	2b00      	cmp	r3, #0
 800467c:	d004      	beq.n	8004688 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004682:	6878      	ldr	r0, [r7, #4]
 8004684:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004686:	bf00      	nop
 8004688:	bf00      	nop
}
 800468a:	3710      	adds	r7, #16
 800468c:	46bd      	mov	sp, r7
 800468e:	bd80      	pop	{r7, pc}

08004690 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8004690:	b480      	push	{r7}
 8004692:	b083      	sub	sp, #12
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 800469c:	4618      	mov	r0, r3
 800469e:	370c      	adds	r7, #12
 80046a0:	46bd      	mov	sp, r7
 80046a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a6:	4770      	bx	lr

080046a8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80046a8:	b480      	push	{r7}
 80046aa:	b085      	sub	sp, #20
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	60f8      	str	r0, [r7, #12]
 80046b0:	60b9      	str	r1, [r7, #8]
 80046b2:	607a      	str	r2, [r7, #4]
 80046b4:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046ba:	f003 021c 	and.w	r2, r3, #28
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046c2:	2101      	movs	r1, #1
 80046c4:	fa01 f202 	lsl.w	r2, r1, r2
 80046c8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	683a      	ldr	r2, [r7, #0]
 80046d0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	689b      	ldr	r3, [r3, #8]
 80046d6:	2b10      	cmp	r3, #16
 80046d8:	d108      	bne.n	80046ec <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	687a      	ldr	r2, [r7, #4]
 80046e0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	68ba      	ldr	r2, [r7, #8]
 80046e8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80046ea:	e007      	b.n	80046fc <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	68ba      	ldr	r2, [r7, #8]
 80046f2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	687a      	ldr	r2, [r7, #4]
 80046fa:	60da      	str	r2, [r3, #12]
}
 80046fc:	bf00      	nop
 80046fe:	3714      	adds	r7, #20
 8004700:	46bd      	mov	sp, r7
 8004702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004706:	4770      	bx	lr

08004708 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004708:	b480      	push	{r7}
 800470a:	b087      	sub	sp, #28
 800470c:	af00      	add	r7, sp, #0
 800470e:	6078      	str	r0, [r7, #4]
 8004710:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004712:	2300      	movs	r3, #0
 8004714:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004716:	e154      	b.n	80049c2 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004718:	683b      	ldr	r3, [r7, #0]
 800471a:	681a      	ldr	r2, [r3, #0]
 800471c:	2101      	movs	r1, #1
 800471e:	697b      	ldr	r3, [r7, #20]
 8004720:	fa01 f303 	lsl.w	r3, r1, r3
 8004724:	4013      	ands	r3, r2
 8004726:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	2b00      	cmp	r3, #0
 800472c:	f000 8146 	beq.w	80049bc <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004730:	683b      	ldr	r3, [r7, #0]
 8004732:	685b      	ldr	r3, [r3, #4]
 8004734:	f003 0303 	and.w	r3, r3, #3
 8004738:	2b01      	cmp	r3, #1
 800473a:	d005      	beq.n	8004748 <HAL_GPIO_Init+0x40>
 800473c:	683b      	ldr	r3, [r7, #0]
 800473e:	685b      	ldr	r3, [r3, #4]
 8004740:	f003 0303 	and.w	r3, r3, #3
 8004744:	2b02      	cmp	r3, #2
 8004746:	d130      	bne.n	80047aa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	689b      	ldr	r3, [r3, #8]
 800474c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800474e:	697b      	ldr	r3, [r7, #20]
 8004750:	005b      	lsls	r3, r3, #1
 8004752:	2203      	movs	r2, #3
 8004754:	fa02 f303 	lsl.w	r3, r2, r3
 8004758:	43db      	mvns	r3, r3
 800475a:	693a      	ldr	r2, [r7, #16]
 800475c:	4013      	ands	r3, r2
 800475e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004760:	683b      	ldr	r3, [r7, #0]
 8004762:	68da      	ldr	r2, [r3, #12]
 8004764:	697b      	ldr	r3, [r7, #20]
 8004766:	005b      	lsls	r3, r3, #1
 8004768:	fa02 f303 	lsl.w	r3, r2, r3
 800476c:	693a      	ldr	r2, [r7, #16]
 800476e:	4313      	orrs	r3, r2
 8004770:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	693a      	ldr	r2, [r7, #16]
 8004776:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	685b      	ldr	r3, [r3, #4]
 800477c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800477e:	2201      	movs	r2, #1
 8004780:	697b      	ldr	r3, [r7, #20]
 8004782:	fa02 f303 	lsl.w	r3, r2, r3
 8004786:	43db      	mvns	r3, r3
 8004788:	693a      	ldr	r2, [r7, #16]
 800478a:	4013      	ands	r3, r2
 800478c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800478e:	683b      	ldr	r3, [r7, #0]
 8004790:	685b      	ldr	r3, [r3, #4]
 8004792:	091b      	lsrs	r3, r3, #4
 8004794:	f003 0201 	and.w	r2, r3, #1
 8004798:	697b      	ldr	r3, [r7, #20]
 800479a:	fa02 f303 	lsl.w	r3, r2, r3
 800479e:	693a      	ldr	r2, [r7, #16]
 80047a0:	4313      	orrs	r3, r2
 80047a2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	693a      	ldr	r2, [r7, #16]
 80047a8:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80047aa:	683b      	ldr	r3, [r7, #0]
 80047ac:	685b      	ldr	r3, [r3, #4]
 80047ae:	f003 0303 	and.w	r3, r3, #3
 80047b2:	2b03      	cmp	r3, #3
 80047b4:	d017      	beq.n	80047e6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	68db      	ldr	r3, [r3, #12]
 80047ba:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80047bc:	697b      	ldr	r3, [r7, #20]
 80047be:	005b      	lsls	r3, r3, #1
 80047c0:	2203      	movs	r2, #3
 80047c2:	fa02 f303 	lsl.w	r3, r2, r3
 80047c6:	43db      	mvns	r3, r3
 80047c8:	693a      	ldr	r2, [r7, #16]
 80047ca:	4013      	ands	r3, r2
 80047cc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80047ce:	683b      	ldr	r3, [r7, #0]
 80047d0:	689a      	ldr	r2, [r3, #8]
 80047d2:	697b      	ldr	r3, [r7, #20]
 80047d4:	005b      	lsls	r3, r3, #1
 80047d6:	fa02 f303 	lsl.w	r3, r2, r3
 80047da:	693a      	ldr	r2, [r7, #16]
 80047dc:	4313      	orrs	r3, r2
 80047de:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	693a      	ldr	r2, [r7, #16]
 80047e4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80047e6:	683b      	ldr	r3, [r7, #0]
 80047e8:	685b      	ldr	r3, [r3, #4]
 80047ea:	f003 0303 	and.w	r3, r3, #3
 80047ee:	2b02      	cmp	r3, #2
 80047f0:	d123      	bne.n	800483a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80047f2:	697b      	ldr	r3, [r7, #20]
 80047f4:	08da      	lsrs	r2, r3, #3
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	3208      	adds	r2, #8
 80047fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80047fe:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004800:	697b      	ldr	r3, [r7, #20]
 8004802:	f003 0307 	and.w	r3, r3, #7
 8004806:	009b      	lsls	r3, r3, #2
 8004808:	220f      	movs	r2, #15
 800480a:	fa02 f303 	lsl.w	r3, r2, r3
 800480e:	43db      	mvns	r3, r3
 8004810:	693a      	ldr	r2, [r7, #16]
 8004812:	4013      	ands	r3, r2
 8004814:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004816:	683b      	ldr	r3, [r7, #0]
 8004818:	691a      	ldr	r2, [r3, #16]
 800481a:	697b      	ldr	r3, [r7, #20]
 800481c:	f003 0307 	and.w	r3, r3, #7
 8004820:	009b      	lsls	r3, r3, #2
 8004822:	fa02 f303 	lsl.w	r3, r2, r3
 8004826:	693a      	ldr	r2, [r7, #16]
 8004828:	4313      	orrs	r3, r2
 800482a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800482c:	697b      	ldr	r3, [r7, #20]
 800482e:	08da      	lsrs	r2, r3, #3
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	3208      	adds	r2, #8
 8004834:	6939      	ldr	r1, [r7, #16]
 8004836:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004840:	697b      	ldr	r3, [r7, #20]
 8004842:	005b      	lsls	r3, r3, #1
 8004844:	2203      	movs	r2, #3
 8004846:	fa02 f303 	lsl.w	r3, r2, r3
 800484a:	43db      	mvns	r3, r3
 800484c:	693a      	ldr	r2, [r7, #16]
 800484e:	4013      	ands	r3, r2
 8004850:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004852:	683b      	ldr	r3, [r7, #0]
 8004854:	685b      	ldr	r3, [r3, #4]
 8004856:	f003 0203 	and.w	r2, r3, #3
 800485a:	697b      	ldr	r3, [r7, #20]
 800485c:	005b      	lsls	r3, r3, #1
 800485e:	fa02 f303 	lsl.w	r3, r2, r3
 8004862:	693a      	ldr	r2, [r7, #16]
 8004864:	4313      	orrs	r3, r2
 8004866:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	693a      	ldr	r2, [r7, #16]
 800486c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800486e:	683b      	ldr	r3, [r7, #0]
 8004870:	685b      	ldr	r3, [r3, #4]
 8004872:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004876:	2b00      	cmp	r3, #0
 8004878:	f000 80a0 	beq.w	80049bc <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800487c:	4b58      	ldr	r3, [pc, #352]	@ (80049e0 <HAL_GPIO_Init+0x2d8>)
 800487e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004880:	4a57      	ldr	r2, [pc, #348]	@ (80049e0 <HAL_GPIO_Init+0x2d8>)
 8004882:	f043 0301 	orr.w	r3, r3, #1
 8004886:	6613      	str	r3, [r2, #96]	@ 0x60
 8004888:	4b55      	ldr	r3, [pc, #340]	@ (80049e0 <HAL_GPIO_Init+0x2d8>)
 800488a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800488c:	f003 0301 	and.w	r3, r3, #1
 8004890:	60bb      	str	r3, [r7, #8]
 8004892:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004894:	4a53      	ldr	r2, [pc, #332]	@ (80049e4 <HAL_GPIO_Init+0x2dc>)
 8004896:	697b      	ldr	r3, [r7, #20]
 8004898:	089b      	lsrs	r3, r3, #2
 800489a:	3302      	adds	r3, #2
 800489c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80048a0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80048a2:	697b      	ldr	r3, [r7, #20]
 80048a4:	f003 0303 	and.w	r3, r3, #3
 80048a8:	009b      	lsls	r3, r3, #2
 80048aa:	220f      	movs	r2, #15
 80048ac:	fa02 f303 	lsl.w	r3, r2, r3
 80048b0:	43db      	mvns	r3, r3
 80048b2:	693a      	ldr	r2, [r7, #16]
 80048b4:	4013      	ands	r3, r2
 80048b6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80048be:	d019      	beq.n	80048f4 <HAL_GPIO_Init+0x1ec>
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	4a49      	ldr	r2, [pc, #292]	@ (80049e8 <HAL_GPIO_Init+0x2e0>)
 80048c4:	4293      	cmp	r3, r2
 80048c6:	d013      	beq.n	80048f0 <HAL_GPIO_Init+0x1e8>
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	4a48      	ldr	r2, [pc, #288]	@ (80049ec <HAL_GPIO_Init+0x2e4>)
 80048cc:	4293      	cmp	r3, r2
 80048ce:	d00d      	beq.n	80048ec <HAL_GPIO_Init+0x1e4>
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	4a47      	ldr	r2, [pc, #284]	@ (80049f0 <HAL_GPIO_Init+0x2e8>)
 80048d4:	4293      	cmp	r3, r2
 80048d6:	d007      	beq.n	80048e8 <HAL_GPIO_Init+0x1e0>
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	4a46      	ldr	r2, [pc, #280]	@ (80049f4 <HAL_GPIO_Init+0x2ec>)
 80048dc:	4293      	cmp	r3, r2
 80048de:	d101      	bne.n	80048e4 <HAL_GPIO_Init+0x1dc>
 80048e0:	2304      	movs	r3, #4
 80048e2:	e008      	b.n	80048f6 <HAL_GPIO_Init+0x1ee>
 80048e4:	2307      	movs	r3, #7
 80048e6:	e006      	b.n	80048f6 <HAL_GPIO_Init+0x1ee>
 80048e8:	2303      	movs	r3, #3
 80048ea:	e004      	b.n	80048f6 <HAL_GPIO_Init+0x1ee>
 80048ec:	2302      	movs	r3, #2
 80048ee:	e002      	b.n	80048f6 <HAL_GPIO_Init+0x1ee>
 80048f0:	2301      	movs	r3, #1
 80048f2:	e000      	b.n	80048f6 <HAL_GPIO_Init+0x1ee>
 80048f4:	2300      	movs	r3, #0
 80048f6:	697a      	ldr	r2, [r7, #20]
 80048f8:	f002 0203 	and.w	r2, r2, #3
 80048fc:	0092      	lsls	r2, r2, #2
 80048fe:	4093      	lsls	r3, r2
 8004900:	693a      	ldr	r2, [r7, #16]
 8004902:	4313      	orrs	r3, r2
 8004904:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004906:	4937      	ldr	r1, [pc, #220]	@ (80049e4 <HAL_GPIO_Init+0x2dc>)
 8004908:	697b      	ldr	r3, [r7, #20]
 800490a:	089b      	lsrs	r3, r3, #2
 800490c:	3302      	adds	r3, #2
 800490e:	693a      	ldr	r2, [r7, #16]
 8004910:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004914:	4b38      	ldr	r3, [pc, #224]	@ (80049f8 <HAL_GPIO_Init+0x2f0>)
 8004916:	689b      	ldr	r3, [r3, #8]
 8004918:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	43db      	mvns	r3, r3
 800491e:	693a      	ldr	r2, [r7, #16]
 8004920:	4013      	ands	r3, r2
 8004922:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004924:	683b      	ldr	r3, [r7, #0]
 8004926:	685b      	ldr	r3, [r3, #4]
 8004928:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800492c:	2b00      	cmp	r3, #0
 800492e:	d003      	beq.n	8004938 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8004930:	693a      	ldr	r2, [r7, #16]
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	4313      	orrs	r3, r2
 8004936:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004938:	4a2f      	ldr	r2, [pc, #188]	@ (80049f8 <HAL_GPIO_Init+0x2f0>)
 800493a:	693b      	ldr	r3, [r7, #16]
 800493c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800493e:	4b2e      	ldr	r3, [pc, #184]	@ (80049f8 <HAL_GPIO_Init+0x2f0>)
 8004940:	68db      	ldr	r3, [r3, #12]
 8004942:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	43db      	mvns	r3, r3
 8004948:	693a      	ldr	r2, [r7, #16]
 800494a:	4013      	ands	r3, r2
 800494c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800494e:	683b      	ldr	r3, [r7, #0]
 8004950:	685b      	ldr	r3, [r3, #4]
 8004952:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004956:	2b00      	cmp	r3, #0
 8004958:	d003      	beq.n	8004962 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 800495a:	693a      	ldr	r2, [r7, #16]
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	4313      	orrs	r3, r2
 8004960:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004962:	4a25      	ldr	r2, [pc, #148]	@ (80049f8 <HAL_GPIO_Init+0x2f0>)
 8004964:	693b      	ldr	r3, [r7, #16]
 8004966:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004968:	4b23      	ldr	r3, [pc, #140]	@ (80049f8 <HAL_GPIO_Init+0x2f0>)
 800496a:	685b      	ldr	r3, [r3, #4]
 800496c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	43db      	mvns	r3, r3
 8004972:	693a      	ldr	r2, [r7, #16]
 8004974:	4013      	ands	r3, r2
 8004976:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	685b      	ldr	r3, [r3, #4]
 800497c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004980:	2b00      	cmp	r3, #0
 8004982:	d003      	beq.n	800498c <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8004984:	693a      	ldr	r2, [r7, #16]
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	4313      	orrs	r3, r2
 800498a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800498c:	4a1a      	ldr	r2, [pc, #104]	@ (80049f8 <HAL_GPIO_Init+0x2f0>)
 800498e:	693b      	ldr	r3, [r7, #16]
 8004990:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8004992:	4b19      	ldr	r3, [pc, #100]	@ (80049f8 <HAL_GPIO_Init+0x2f0>)
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	43db      	mvns	r3, r3
 800499c:	693a      	ldr	r2, [r7, #16]
 800499e:	4013      	ands	r3, r2
 80049a0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80049a2:	683b      	ldr	r3, [r7, #0]
 80049a4:	685b      	ldr	r3, [r3, #4]
 80049a6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d003      	beq.n	80049b6 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80049ae:	693a      	ldr	r2, [r7, #16]
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	4313      	orrs	r3, r2
 80049b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80049b6:	4a10      	ldr	r2, [pc, #64]	@ (80049f8 <HAL_GPIO_Init+0x2f0>)
 80049b8:	693b      	ldr	r3, [r7, #16]
 80049ba:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80049bc:	697b      	ldr	r3, [r7, #20]
 80049be:	3301      	adds	r3, #1
 80049c0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80049c2:	683b      	ldr	r3, [r7, #0]
 80049c4:	681a      	ldr	r2, [r3, #0]
 80049c6:	697b      	ldr	r3, [r7, #20]
 80049c8:	fa22 f303 	lsr.w	r3, r2, r3
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	f47f aea3 	bne.w	8004718 <HAL_GPIO_Init+0x10>
  }
}
 80049d2:	bf00      	nop
 80049d4:	bf00      	nop
 80049d6:	371c      	adds	r7, #28
 80049d8:	46bd      	mov	sp, r7
 80049da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049de:	4770      	bx	lr
 80049e0:	40021000 	.word	0x40021000
 80049e4:	40010000 	.word	0x40010000
 80049e8:	48000400 	.word	0x48000400
 80049ec:	48000800 	.word	0x48000800
 80049f0:	48000c00 	.word	0x48000c00
 80049f4:	48001000 	.word	0x48001000
 80049f8:	40010400 	.word	0x40010400

080049fc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80049fc:	b480      	push	{r7}
 80049fe:	b085      	sub	sp, #20
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]
 8004a04:	460b      	mov	r3, r1
 8004a06:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	691a      	ldr	r2, [r3, #16]
 8004a0c:	887b      	ldrh	r3, [r7, #2]
 8004a0e:	4013      	ands	r3, r2
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d002      	beq.n	8004a1a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004a14:	2301      	movs	r3, #1
 8004a16:	73fb      	strb	r3, [r7, #15]
 8004a18:	e001      	b.n	8004a1e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004a1a:	2300      	movs	r3, #0
 8004a1c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004a1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a20:	4618      	mov	r0, r3
 8004a22:	3714      	adds	r7, #20
 8004a24:	46bd      	mov	sp, r7
 8004a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a2a:	4770      	bx	lr

08004a2c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004a2c:	b480      	push	{r7}
 8004a2e:	b083      	sub	sp, #12
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	6078      	str	r0, [r7, #4]
 8004a34:	460b      	mov	r3, r1
 8004a36:	807b      	strh	r3, [r7, #2]
 8004a38:	4613      	mov	r3, r2
 8004a3a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004a3c:	787b      	ldrb	r3, [r7, #1]
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d003      	beq.n	8004a4a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004a42:	887a      	ldrh	r2, [r7, #2]
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004a48:	e002      	b.n	8004a50 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004a4a:	887a      	ldrh	r2, [r7, #2]
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004a50:	bf00      	nop
 8004a52:	370c      	adds	r7, #12
 8004a54:	46bd      	mov	sp, r7
 8004a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a5a:	4770      	bx	lr

08004a5c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004a5c:	b480      	push	{r7}
 8004a5e:	b085      	sub	sp, #20
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]
 8004a64:	460b      	mov	r3, r1
 8004a66:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	695b      	ldr	r3, [r3, #20]
 8004a6c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004a6e:	887a      	ldrh	r2, [r7, #2]
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	4013      	ands	r3, r2
 8004a74:	041a      	lsls	r2, r3, #16
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	43d9      	mvns	r1, r3
 8004a7a:	887b      	ldrh	r3, [r7, #2]
 8004a7c:	400b      	ands	r3, r1
 8004a7e:	431a      	orrs	r2, r3
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	619a      	str	r2, [r3, #24]
}
 8004a84:	bf00      	nop
 8004a86:	3714      	adds	r7, #20
 8004a88:	46bd      	mov	sp, r7
 8004a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a8e:	4770      	bx	lr

08004a90 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004a90:	b580      	push	{r7, lr}
 8004a92:	b082      	sub	sp, #8
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	4603      	mov	r3, r0
 8004a98:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004a9a:	4b08      	ldr	r3, [pc, #32]	@ (8004abc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004a9c:	695a      	ldr	r2, [r3, #20]
 8004a9e:	88fb      	ldrh	r3, [r7, #6]
 8004aa0:	4013      	ands	r3, r2
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d006      	beq.n	8004ab4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004aa6:	4a05      	ldr	r2, [pc, #20]	@ (8004abc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004aa8:	88fb      	ldrh	r3, [r7, #6]
 8004aaa:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004aac:	88fb      	ldrh	r3, [r7, #6]
 8004aae:	4618      	mov	r0, r3
 8004ab0:	f7fc fcc4 	bl	800143c <HAL_GPIO_EXTI_Callback>
  }
}
 8004ab4:	bf00      	nop
 8004ab6:	3708      	adds	r7, #8
 8004ab8:	46bd      	mov	sp, r7
 8004aba:	bd80      	pop	{r7, pc}
 8004abc:	40010400 	.word	0x40010400

08004ac0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004ac0:	b480      	push	{r7}
 8004ac2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8004ac4:	4b04      	ldr	r3, [pc, #16]	@ (8004ad8 <HAL_PWREx_GetVoltageRange+0x18>)
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8004acc:	4618      	mov	r0, r3
 8004ace:	46bd      	mov	sp, r7
 8004ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad4:	4770      	bx	lr
 8004ad6:	bf00      	nop
 8004ad8:	40007000 	.word	0x40007000

08004adc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004adc:	b480      	push	{r7}
 8004ade:	b085      	sub	sp, #20
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004aea:	d130      	bne.n	8004b4e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8004aec:	4b23      	ldr	r3, [pc, #140]	@ (8004b7c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004af4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004af8:	d038      	beq.n	8004b6c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004afa:	4b20      	ldr	r3, [pc, #128]	@ (8004b7c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004b02:	4a1e      	ldr	r2, [pc, #120]	@ (8004b7c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004b04:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004b08:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004b0a:	4b1d      	ldr	r3, [pc, #116]	@ (8004b80 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	2232      	movs	r2, #50	@ 0x32
 8004b10:	fb02 f303 	mul.w	r3, r2, r3
 8004b14:	4a1b      	ldr	r2, [pc, #108]	@ (8004b84 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8004b16:	fba2 2303 	umull	r2, r3, r2, r3
 8004b1a:	0c9b      	lsrs	r3, r3, #18
 8004b1c:	3301      	adds	r3, #1
 8004b1e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004b20:	e002      	b.n	8004b28 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	3b01      	subs	r3, #1
 8004b26:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004b28:	4b14      	ldr	r3, [pc, #80]	@ (8004b7c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004b2a:	695b      	ldr	r3, [r3, #20]
 8004b2c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b30:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b34:	d102      	bne.n	8004b3c <HAL_PWREx_ControlVoltageScaling+0x60>
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d1f2      	bne.n	8004b22 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004b3c:	4b0f      	ldr	r3, [pc, #60]	@ (8004b7c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004b3e:	695b      	ldr	r3, [r3, #20]
 8004b40:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b44:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b48:	d110      	bne.n	8004b6c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8004b4a:	2303      	movs	r3, #3
 8004b4c:	e00f      	b.n	8004b6e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8004b4e:	4b0b      	ldr	r3, [pc, #44]	@ (8004b7c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004b56:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b5a:	d007      	beq.n	8004b6c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004b5c:	4b07      	ldr	r3, [pc, #28]	@ (8004b7c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004b64:	4a05      	ldr	r2, [pc, #20]	@ (8004b7c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004b66:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004b6a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004b6c:	2300      	movs	r3, #0
}
 8004b6e:	4618      	mov	r0, r3
 8004b70:	3714      	adds	r7, #20
 8004b72:	46bd      	mov	sp, r7
 8004b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b78:	4770      	bx	lr
 8004b7a:	bf00      	nop
 8004b7c:	40007000 	.word	0x40007000
 8004b80:	20000010 	.word	0x20000010
 8004b84:	431bde83 	.word	0x431bde83

08004b88 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004b88:	b580      	push	{r7, lr}
 8004b8a:	b088      	sub	sp, #32
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d102      	bne.n	8004b9c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004b96:	2301      	movs	r3, #1
 8004b98:	f000 bc02 	b.w	80053a0 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004b9c:	4b96      	ldr	r3, [pc, #600]	@ (8004df8 <HAL_RCC_OscConfig+0x270>)
 8004b9e:	689b      	ldr	r3, [r3, #8]
 8004ba0:	f003 030c 	and.w	r3, r3, #12
 8004ba4:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004ba6:	4b94      	ldr	r3, [pc, #592]	@ (8004df8 <HAL_RCC_OscConfig+0x270>)
 8004ba8:	68db      	ldr	r3, [r3, #12]
 8004baa:	f003 0303 	and.w	r3, r3, #3
 8004bae:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	f003 0310 	and.w	r3, r3, #16
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	f000 80e4 	beq.w	8004d86 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004bbe:	69bb      	ldr	r3, [r7, #24]
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d007      	beq.n	8004bd4 <HAL_RCC_OscConfig+0x4c>
 8004bc4:	69bb      	ldr	r3, [r7, #24]
 8004bc6:	2b0c      	cmp	r3, #12
 8004bc8:	f040 808b 	bne.w	8004ce2 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004bcc:	697b      	ldr	r3, [r7, #20]
 8004bce:	2b01      	cmp	r3, #1
 8004bd0:	f040 8087 	bne.w	8004ce2 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004bd4:	4b88      	ldr	r3, [pc, #544]	@ (8004df8 <HAL_RCC_OscConfig+0x270>)
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f003 0302 	and.w	r3, r3, #2
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d005      	beq.n	8004bec <HAL_RCC_OscConfig+0x64>
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	699b      	ldr	r3, [r3, #24]
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d101      	bne.n	8004bec <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8004be8:	2301      	movs	r3, #1
 8004bea:	e3d9      	b.n	80053a0 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	6a1a      	ldr	r2, [r3, #32]
 8004bf0:	4b81      	ldr	r3, [pc, #516]	@ (8004df8 <HAL_RCC_OscConfig+0x270>)
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f003 0308 	and.w	r3, r3, #8
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d004      	beq.n	8004c06 <HAL_RCC_OscConfig+0x7e>
 8004bfc:	4b7e      	ldr	r3, [pc, #504]	@ (8004df8 <HAL_RCC_OscConfig+0x270>)
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004c04:	e005      	b.n	8004c12 <HAL_RCC_OscConfig+0x8a>
 8004c06:	4b7c      	ldr	r3, [pc, #496]	@ (8004df8 <HAL_RCC_OscConfig+0x270>)
 8004c08:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004c0c:	091b      	lsrs	r3, r3, #4
 8004c0e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004c12:	4293      	cmp	r3, r2
 8004c14:	d223      	bcs.n	8004c5e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	6a1b      	ldr	r3, [r3, #32]
 8004c1a:	4618      	mov	r0, r3
 8004c1c:	f000 fd8c 	bl	8005738 <RCC_SetFlashLatencyFromMSIRange>
 8004c20:	4603      	mov	r3, r0
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d001      	beq.n	8004c2a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8004c26:	2301      	movs	r3, #1
 8004c28:	e3ba      	b.n	80053a0 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004c2a:	4b73      	ldr	r3, [pc, #460]	@ (8004df8 <HAL_RCC_OscConfig+0x270>)
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	4a72      	ldr	r2, [pc, #456]	@ (8004df8 <HAL_RCC_OscConfig+0x270>)
 8004c30:	f043 0308 	orr.w	r3, r3, #8
 8004c34:	6013      	str	r3, [r2, #0]
 8004c36:	4b70      	ldr	r3, [pc, #448]	@ (8004df8 <HAL_RCC_OscConfig+0x270>)
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	6a1b      	ldr	r3, [r3, #32]
 8004c42:	496d      	ldr	r1, [pc, #436]	@ (8004df8 <HAL_RCC_OscConfig+0x270>)
 8004c44:	4313      	orrs	r3, r2
 8004c46:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004c48:	4b6b      	ldr	r3, [pc, #428]	@ (8004df8 <HAL_RCC_OscConfig+0x270>)
 8004c4a:	685b      	ldr	r3, [r3, #4]
 8004c4c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	69db      	ldr	r3, [r3, #28]
 8004c54:	021b      	lsls	r3, r3, #8
 8004c56:	4968      	ldr	r1, [pc, #416]	@ (8004df8 <HAL_RCC_OscConfig+0x270>)
 8004c58:	4313      	orrs	r3, r2
 8004c5a:	604b      	str	r3, [r1, #4]
 8004c5c:	e025      	b.n	8004caa <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004c5e:	4b66      	ldr	r3, [pc, #408]	@ (8004df8 <HAL_RCC_OscConfig+0x270>)
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	4a65      	ldr	r2, [pc, #404]	@ (8004df8 <HAL_RCC_OscConfig+0x270>)
 8004c64:	f043 0308 	orr.w	r3, r3, #8
 8004c68:	6013      	str	r3, [r2, #0]
 8004c6a:	4b63      	ldr	r3, [pc, #396]	@ (8004df8 <HAL_RCC_OscConfig+0x270>)
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6a1b      	ldr	r3, [r3, #32]
 8004c76:	4960      	ldr	r1, [pc, #384]	@ (8004df8 <HAL_RCC_OscConfig+0x270>)
 8004c78:	4313      	orrs	r3, r2
 8004c7a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004c7c:	4b5e      	ldr	r3, [pc, #376]	@ (8004df8 <HAL_RCC_OscConfig+0x270>)
 8004c7e:	685b      	ldr	r3, [r3, #4]
 8004c80:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	69db      	ldr	r3, [r3, #28]
 8004c88:	021b      	lsls	r3, r3, #8
 8004c8a:	495b      	ldr	r1, [pc, #364]	@ (8004df8 <HAL_RCC_OscConfig+0x270>)
 8004c8c:	4313      	orrs	r3, r2
 8004c8e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004c90:	69bb      	ldr	r3, [r7, #24]
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d109      	bne.n	8004caa <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	6a1b      	ldr	r3, [r3, #32]
 8004c9a:	4618      	mov	r0, r3
 8004c9c:	f000 fd4c 	bl	8005738 <RCC_SetFlashLatencyFromMSIRange>
 8004ca0:	4603      	mov	r3, r0
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d001      	beq.n	8004caa <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8004ca6:	2301      	movs	r3, #1
 8004ca8:	e37a      	b.n	80053a0 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004caa:	f000 fc81 	bl	80055b0 <HAL_RCC_GetSysClockFreq>
 8004cae:	4602      	mov	r2, r0
 8004cb0:	4b51      	ldr	r3, [pc, #324]	@ (8004df8 <HAL_RCC_OscConfig+0x270>)
 8004cb2:	689b      	ldr	r3, [r3, #8]
 8004cb4:	091b      	lsrs	r3, r3, #4
 8004cb6:	f003 030f 	and.w	r3, r3, #15
 8004cba:	4950      	ldr	r1, [pc, #320]	@ (8004dfc <HAL_RCC_OscConfig+0x274>)
 8004cbc:	5ccb      	ldrb	r3, [r1, r3]
 8004cbe:	f003 031f 	and.w	r3, r3, #31
 8004cc2:	fa22 f303 	lsr.w	r3, r2, r3
 8004cc6:	4a4e      	ldr	r2, [pc, #312]	@ (8004e00 <HAL_RCC_OscConfig+0x278>)
 8004cc8:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004cca:	4b4e      	ldr	r3, [pc, #312]	@ (8004e04 <HAL_RCC_OscConfig+0x27c>)
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	4618      	mov	r0, r3
 8004cd0:	f7ff f91e 	bl	8003f10 <HAL_InitTick>
 8004cd4:	4603      	mov	r3, r0
 8004cd6:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004cd8:	7bfb      	ldrb	r3, [r7, #15]
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d052      	beq.n	8004d84 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8004cde:	7bfb      	ldrb	r3, [r7, #15]
 8004ce0:	e35e      	b.n	80053a0 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	699b      	ldr	r3, [r3, #24]
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d032      	beq.n	8004d50 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004cea:	4b43      	ldr	r3, [pc, #268]	@ (8004df8 <HAL_RCC_OscConfig+0x270>)
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	4a42      	ldr	r2, [pc, #264]	@ (8004df8 <HAL_RCC_OscConfig+0x270>)
 8004cf0:	f043 0301 	orr.w	r3, r3, #1
 8004cf4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004cf6:	f7ff f95b 	bl	8003fb0 <HAL_GetTick>
 8004cfa:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004cfc:	e008      	b.n	8004d10 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004cfe:	f7ff f957 	bl	8003fb0 <HAL_GetTick>
 8004d02:	4602      	mov	r2, r0
 8004d04:	693b      	ldr	r3, [r7, #16]
 8004d06:	1ad3      	subs	r3, r2, r3
 8004d08:	2b02      	cmp	r3, #2
 8004d0a:	d901      	bls.n	8004d10 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8004d0c:	2303      	movs	r3, #3
 8004d0e:	e347      	b.n	80053a0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004d10:	4b39      	ldr	r3, [pc, #228]	@ (8004df8 <HAL_RCC_OscConfig+0x270>)
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	f003 0302 	and.w	r3, r3, #2
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d0f0      	beq.n	8004cfe <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004d1c:	4b36      	ldr	r3, [pc, #216]	@ (8004df8 <HAL_RCC_OscConfig+0x270>)
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	4a35      	ldr	r2, [pc, #212]	@ (8004df8 <HAL_RCC_OscConfig+0x270>)
 8004d22:	f043 0308 	orr.w	r3, r3, #8
 8004d26:	6013      	str	r3, [r2, #0]
 8004d28:	4b33      	ldr	r3, [pc, #204]	@ (8004df8 <HAL_RCC_OscConfig+0x270>)
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	6a1b      	ldr	r3, [r3, #32]
 8004d34:	4930      	ldr	r1, [pc, #192]	@ (8004df8 <HAL_RCC_OscConfig+0x270>)
 8004d36:	4313      	orrs	r3, r2
 8004d38:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004d3a:	4b2f      	ldr	r3, [pc, #188]	@ (8004df8 <HAL_RCC_OscConfig+0x270>)
 8004d3c:	685b      	ldr	r3, [r3, #4]
 8004d3e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	69db      	ldr	r3, [r3, #28]
 8004d46:	021b      	lsls	r3, r3, #8
 8004d48:	492b      	ldr	r1, [pc, #172]	@ (8004df8 <HAL_RCC_OscConfig+0x270>)
 8004d4a:	4313      	orrs	r3, r2
 8004d4c:	604b      	str	r3, [r1, #4]
 8004d4e:	e01a      	b.n	8004d86 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004d50:	4b29      	ldr	r3, [pc, #164]	@ (8004df8 <HAL_RCC_OscConfig+0x270>)
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	4a28      	ldr	r2, [pc, #160]	@ (8004df8 <HAL_RCC_OscConfig+0x270>)
 8004d56:	f023 0301 	bic.w	r3, r3, #1
 8004d5a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004d5c:	f7ff f928 	bl	8003fb0 <HAL_GetTick>
 8004d60:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004d62:	e008      	b.n	8004d76 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004d64:	f7ff f924 	bl	8003fb0 <HAL_GetTick>
 8004d68:	4602      	mov	r2, r0
 8004d6a:	693b      	ldr	r3, [r7, #16]
 8004d6c:	1ad3      	subs	r3, r2, r3
 8004d6e:	2b02      	cmp	r3, #2
 8004d70:	d901      	bls.n	8004d76 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8004d72:	2303      	movs	r3, #3
 8004d74:	e314      	b.n	80053a0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004d76:	4b20      	ldr	r3, [pc, #128]	@ (8004df8 <HAL_RCC_OscConfig+0x270>)
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f003 0302 	and.w	r3, r3, #2
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d1f0      	bne.n	8004d64 <HAL_RCC_OscConfig+0x1dc>
 8004d82:	e000      	b.n	8004d86 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004d84:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	f003 0301 	and.w	r3, r3, #1
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d073      	beq.n	8004e7a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004d92:	69bb      	ldr	r3, [r7, #24]
 8004d94:	2b08      	cmp	r3, #8
 8004d96:	d005      	beq.n	8004da4 <HAL_RCC_OscConfig+0x21c>
 8004d98:	69bb      	ldr	r3, [r7, #24]
 8004d9a:	2b0c      	cmp	r3, #12
 8004d9c:	d10e      	bne.n	8004dbc <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004d9e:	697b      	ldr	r3, [r7, #20]
 8004da0:	2b03      	cmp	r3, #3
 8004da2:	d10b      	bne.n	8004dbc <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004da4:	4b14      	ldr	r3, [pc, #80]	@ (8004df8 <HAL_RCC_OscConfig+0x270>)
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d063      	beq.n	8004e78 <HAL_RCC_OscConfig+0x2f0>
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	685b      	ldr	r3, [r3, #4]
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d15f      	bne.n	8004e78 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004db8:	2301      	movs	r3, #1
 8004dba:	e2f1      	b.n	80053a0 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	685b      	ldr	r3, [r3, #4]
 8004dc0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004dc4:	d106      	bne.n	8004dd4 <HAL_RCC_OscConfig+0x24c>
 8004dc6:	4b0c      	ldr	r3, [pc, #48]	@ (8004df8 <HAL_RCC_OscConfig+0x270>)
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	4a0b      	ldr	r2, [pc, #44]	@ (8004df8 <HAL_RCC_OscConfig+0x270>)
 8004dcc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004dd0:	6013      	str	r3, [r2, #0]
 8004dd2:	e025      	b.n	8004e20 <HAL_RCC_OscConfig+0x298>
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	685b      	ldr	r3, [r3, #4]
 8004dd8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004ddc:	d114      	bne.n	8004e08 <HAL_RCC_OscConfig+0x280>
 8004dde:	4b06      	ldr	r3, [pc, #24]	@ (8004df8 <HAL_RCC_OscConfig+0x270>)
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	4a05      	ldr	r2, [pc, #20]	@ (8004df8 <HAL_RCC_OscConfig+0x270>)
 8004de4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004de8:	6013      	str	r3, [r2, #0]
 8004dea:	4b03      	ldr	r3, [pc, #12]	@ (8004df8 <HAL_RCC_OscConfig+0x270>)
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	4a02      	ldr	r2, [pc, #8]	@ (8004df8 <HAL_RCC_OscConfig+0x270>)
 8004df0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004df4:	6013      	str	r3, [r2, #0]
 8004df6:	e013      	b.n	8004e20 <HAL_RCC_OscConfig+0x298>
 8004df8:	40021000 	.word	0x40021000
 8004dfc:	08014424 	.word	0x08014424
 8004e00:	20000010 	.word	0x20000010
 8004e04:	20000030 	.word	0x20000030
 8004e08:	4ba0      	ldr	r3, [pc, #640]	@ (800508c <HAL_RCC_OscConfig+0x504>)
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	4a9f      	ldr	r2, [pc, #636]	@ (800508c <HAL_RCC_OscConfig+0x504>)
 8004e0e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004e12:	6013      	str	r3, [r2, #0]
 8004e14:	4b9d      	ldr	r3, [pc, #628]	@ (800508c <HAL_RCC_OscConfig+0x504>)
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	4a9c      	ldr	r2, [pc, #624]	@ (800508c <HAL_RCC_OscConfig+0x504>)
 8004e1a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004e1e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	685b      	ldr	r3, [r3, #4]
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d013      	beq.n	8004e50 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e28:	f7ff f8c2 	bl	8003fb0 <HAL_GetTick>
 8004e2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004e2e:	e008      	b.n	8004e42 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e30:	f7ff f8be 	bl	8003fb0 <HAL_GetTick>
 8004e34:	4602      	mov	r2, r0
 8004e36:	693b      	ldr	r3, [r7, #16]
 8004e38:	1ad3      	subs	r3, r2, r3
 8004e3a:	2b64      	cmp	r3, #100	@ 0x64
 8004e3c:	d901      	bls.n	8004e42 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004e3e:	2303      	movs	r3, #3
 8004e40:	e2ae      	b.n	80053a0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004e42:	4b92      	ldr	r3, [pc, #584]	@ (800508c <HAL_RCC_OscConfig+0x504>)
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d0f0      	beq.n	8004e30 <HAL_RCC_OscConfig+0x2a8>
 8004e4e:	e014      	b.n	8004e7a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e50:	f7ff f8ae 	bl	8003fb0 <HAL_GetTick>
 8004e54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004e56:	e008      	b.n	8004e6a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e58:	f7ff f8aa 	bl	8003fb0 <HAL_GetTick>
 8004e5c:	4602      	mov	r2, r0
 8004e5e:	693b      	ldr	r3, [r7, #16]
 8004e60:	1ad3      	subs	r3, r2, r3
 8004e62:	2b64      	cmp	r3, #100	@ 0x64
 8004e64:	d901      	bls.n	8004e6a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004e66:	2303      	movs	r3, #3
 8004e68:	e29a      	b.n	80053a0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004e6a:	4b88      	ldr	r3, [pc, #544]	@ (800508c <HAL_RCC_OscConfig+0x504>)
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d1f0      	bne.n	8004e58 <HAL_RCC_OscConfig+0x2d0>
 8004e76:	e000      	b.n	8004e7a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e78:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f003 0302 	and.w	r3, r3, #2
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d060      	beq.n	8004f48 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004e86:	69bb      	ldr	r3, [r7, #24]
 8004e88:	2b04      	cmp	r3, #4
 8004e8a:	d005      	beq.n	8004e98 <HAL_RCC_OscConfig+0x310>
 8004e8c:	69bb      	ldr	r3, [r7, #24]
 8004e8e:	2b0c      	cmp	r3, #12
 8004e90:	d119      	bne.n	8004ec6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004e92:	697b      	ldr	r3, [r7, #20]
 8004e94:	2b02      	cmp	r3, #2
 8004e96:	d116      	bne.n	8004ec6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004e98:	4b7c      	ldr	r3, [pc, #496]	@ (800508c <HAL_RCC_OscConfig+0x504>)
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d005      	beq.n	8004eb0 <HAL_RCC_OscConfig+0x328>
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	68db      	ldr	r3, [r3, #12]
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d101      	bne.n	8004eb0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004eac:	2301      	movs	r3, #1
 8004eae:	e277      	b.n	80053a0 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004eb0:	4b76      	ldr	r3, [pc, #472]	@ (800508c <HAL_RCC_OscConfig+0x504>)
 8004eb2:	685b      	ldr	r3, [r3, #4]
 8004eb4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	691b      	ldr	r3, [r3, #16]
 8004ebc:	061b      	lsls	r3, r3, #24
 8004ebe:	4973      	ldr	r1, [pc, #460]	@ (800508c <HAL_RCC_OscConfig+0x504>)
 8004ec0:	4313      	orrs	r3, r2
 8004ec2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004ec4:	e040      	b.n	8004f48 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	68db      	ldr	r3, [r3, #12]
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d023      	beq.n	8004f16 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004ece:	4b6f      	ldr	r3, [pc, #444]	@ (800508c <HAL_RCC_OscConfig+0x504>)
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	4a6e      	ldr	r2, [pc, #440]	@ (800508c <HAL_RCC_OscConfig+0x504>)
 8004ed4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ed8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004eda:	f7ff f869 	bl	8003fb0 <HAL_GetTick>
 8004ede:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004ee0:	e008      	b.n	8004ef4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004ee2:	f7ff f865 	bl	8003fb0 <HAL_GetTick>
 8004ee6:	4602      	mov	r2, r0
 8004ee8:	693b      	ldr	r3, [r7, #16]
 8004eea:	1ad3      	subs	r3, r2, r3
 8004eec:	2b02      	cmp	r3, #2
 8004eee:	d901      	bls.n	8004ef4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004ef0:	2303      	movs	r3, #3
 8004ef2:	e255      	b.n	80053a0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004ef4:	4b65      	ldr	r3, [pc, #404]	@ (800508c <HAL_RCC_OscConfig+0x504>)
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d0f0      	beq.n	8004ee2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f00:	4b62      	ldr	r3, [pc, #392]	@ (800508c <HAL_RCC_OscConfig+0x504>)
 8004f02:	685b      	ldr	r3, [r3, #4]
 8004f04:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	691b      	ldr	r3, [r3, #16]
 8004f0c:	061b      	lsls	r3, r3, #24
 8004f0e:	495f      	ldr	r1, [pc, #380]	@ (800508c <HAL_RCC_OscConfig+0x504>)
 8004f10:	4313      	orrs	r3, r2
 8004f12:	604b      	str	r3, [r1, #4]
 8004f14:	e018      	b.n	8004f48 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004f16:	4b5d      	ldr	r3, [pc, #372]	@ (800508c <HAL_RCC_OscConfig+0x504>)
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	4a5c      	ldr	r2, [pc, #368]	@ (800508c <HAL_RCC_OscConfig+0x504>)
 8004f1c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004f20:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f22:	f7ff f845 	bl	8003fb0 <HAL_GetTick>
 8004f26:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004f28:	e008      	b.n	8004f3c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004f2a:	f7ff f841 	bl	8003fb0 <HAL_GetTick>
 8004f2e:	4602      	mov	r2, r0
 8004f30:	693b      	ldr	r3, [r7, #16]
 8004f32:	1ad3      	subs	r3, r2, r3
 8004f34:	2b02      	cmp	r3, #2
 8004f36:	d901      	bls.n	8004f3c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004f38:	2303      	movs	r3, #3
 8004f3a:	e231      	b.n	80053a0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004f3c:	4b53      	ldr	r3, [pc, #332]	@ (800508c <HAL_RCC_OscConfig+0x504>)
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d1f0      	bne.n	8004f2a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	f003 0308 	and.w	r3, r3, #8
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d03c      	beq.n	8004fce <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	695b      	ldr	r3, [r3, #20]
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d01c      	beq.n	8004f96 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004f5c:	4b4b      	ldr	r3, [pc, #300]	@ (800508c <HAL_RCC_OscConfig+0x504>)
 8004f5e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004f62:	4a4a      	ldr	r2, [pc, #296]	@ (800508c <HAL_RCC_OscConfig+0x504>)
 8004f64:	f043 0301 	orr.w	r3, r3, #1
 8004f68:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f6c:	f7ff f820 	bl	8003fb0 <HAL_GetTick>
 8004f70:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004f72:	e008      	b.n	8004f86 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f74:	f7ff f81c 	bl	8003fb0 <HAL_GetTick>
 8004f78:	4602      	mov	r2, r0
 8004f7a:	693b      	ldr	r3, [r7, #16]
 8004f7c:	1ad3      	subs	r3, r2, r3
 8004f7e:	2b02      	cmp	r3, #2
 8004f80:	d901      	bls.n	8004f86 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004f82:	2303      	movs	r3, #3
 8004f84:	e20c      	b.n	80053a0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004f86:	4b41      	ldr	r3, [pc, #260]	@ (800508c <HAL_RCC_OscConfig+0x504>)
 8004f88:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004f8c:	f003 0302 	and.w	r3, r3, #2
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d0ef      	beq.n	8004f74 <HAL_RCC_OscConfig+0x3ec>
 8004f94:	e01b      	b.n	8004fce <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004f96:	4b3d      	ldr	r3, [pc, #244]	@ (800508c <HAL_RCC_OscConfig+0x504>)
 8004f98:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004f9c:	4a3b      	ldr	r2, [pc, #236]	@ (800508c <HAL_RCC_OscConfig+0x504>)
 8004f9e:	f023 0301 	bic.w	r3, r3, #1
 8004fa2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004fa6:	f7ff f803 	bl	8003fb0 <HAL_GetTick>
 8004faa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004fac:	e008      	b.n	8004fc0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004fae:	f7fe ffff 	bl	8003fb0 <HAL_GetTick>
 8004fb2:	4602      	mov	r2, r0
 8004fb4:	693b      	ldr	r3, [r7, #16]
 8004fb6:	1ad3      	subs	r3, r2, r3
 8004fb8:	2b02      	cmp	r3, #2
 8004fba:	d901      	bls.n	8004fc0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004fbc:	2303      	movs	r3, #3
 8004fbe:	e1ef      	b.n	80053a0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004fc0:	4b32      	ldr	r3, [pc, #200]	@ (800508c <HAL_RCC_OscConfig+0x504>)
 8004fc2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004fc6:	f003 0302 	and.w	r3, r3, #2
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d1ef      	bne.n	8004fae <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	f003 0304 	and.w	r3, r3, #4
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	f000 80a6 	beq.w	8005128 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004fdc:	2300      	movs	r3, #0
 8004fde:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004fe0:	4b2a      	ldr	r3, [pc, #168]	@ (800508c <HAL_RCC_OscConfig+0x504>)
 8004fe2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004fe4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d10d      	bne.n	8005008 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004fec:	4b27      	ldr	r3, [pc, #156]	@ (800508c <HAL_RCC_OscConfig+0x504>)
 8004fee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ff0:	4a26      	ldr	r2, [pc, #152]	@ (800508c <HAL_RCC_OscConfig+0x504>)
 8004ff2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004ff6:	6593      	str	r3, [r2, #88]	@ 0x58
 8004ff8:	4b24      	ldr	r3, [pc, #144]	@ (800508c <HAL_RCC_OscConfig+0x504>)
 8004ffa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ffc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005000:	60bb      	str	r3, [r7, #8]
 8005002:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005004:	2301      	movs	r3, #1
 8005006:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005008:	4b21      	ldr	r3, [pc, #132]	@ (8005090 <HAL_RCC_OscConfig+0x508>)
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005010:	2b00      	cmp	r3, #0
 8005012:	d118      	bne.n	8005046 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005014:	4b1e      	ldr	r3, [pc, #120]	@ (8005090 <HAL_RCC_OscConfig+0x508>)
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	4a1d      	ldr	r2, [pc, #116]	@ (8005090 <HAL_RCC_OscConfig+0x508>)
 800501a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800501e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005020:	f7fe ffc6 	bl	8003fb0 <HAL_GetTick>
 8005024:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005026:	e008      	b.n	800503a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005028:	f7fe ffc2 	bl	8003fb0 <HAL_GetTick>
 800502c:	4602      	mov	r2, r0
 800502e:	693b      	ldr	r3, [r7, #16]
 8005030:	1ad3      	subs	r3, r2, r3
 8005032:	2b02      	cmp	r3, #2
 8005034:	d901      	bls.n	800503a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8005036:	2303      	movs	r3, #3
 8005038:	e1b2      	b.n	80053a0 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800503a:	4b15      	ldr	r3, [pc, #84]	@ (8005090 <HAL_RCC_OscConfig+0x508>)
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005042:	2b00      	cmp	r3, #0
 8005044:	d0f0      	beq.n	8005028 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	689b      	ldr	r3, [r3, #8]
 800504a:	2b01      	cmp	r3, #1
 800504c:	d108      	bne.n	8005060 <HAL_RCC_OscConfig+0x4d8>
 800504e:	4b0f      	ldr	r3, [pc, #60]	@ (800508c <HAL_RCC_OscConfig+0x504>)
 8005050:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005054:	4a0d      	ldr	r2, [pc, #52]	@ (800508c <HAL_RCC_OscConfig+0x504>)
 8005056:	f043 0301 	orr.w	r3, r3, #1
 800505a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800505e:	e029      	b.n	80050b4 <HAL_RCC_OscConfig+0x52c>
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	689b      	ldr	r3, [r3, #8]
 8005064:	2b05      	cmp	r3, #5
 8005066:	d115      	bne.n	8005094 <HAL_RCC_OscConfig+0x50c>
 8005068:	4b08      	ldr	r3, [pc, #32]	@ (800508c <HAL_RCC_OscConfig+0x504>)
 800506a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800506e:	4a07      	ldr	r2, [pc, #28]	@ (800508c <HAL_RCC_OscConfig+0x504>)
 8005070:	f043 0304 	orr.w	r3, r3, #4
 8005074:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005078:	4b04      	ldr	r3, [pc, #16]	@ (800508c <HAL_RCC_OscConfig+0x504>)
 800507a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800507e:	4a03      	ldr	r2, [pc, #12]	@ (800508c <HAL_RCC_OscConfig+0x504>)
 8005080:	f043 0301 	orr.w	r3, r3, #1
 8005084:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005088:	e014      	b.n	80050b4 <HAL_RCC_OscConfig+0x52c>
 800508a:	bf00      	nop
 800508c:	40021000 	.word	0x40021000
 8005090:	40007000 	.word	0x40007000
 8005094:	4b9a      	ldr	r3, [pc, #616]	@ (8005300 <HAL_RCC_OscConfig+0x778>)
 8005096:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800509a:	4a99      	ldr	r2, [pc, #612]	@ (8005300 <HAL_RCC_OscConfig+0x778>)
 800509c:	f023 0301 	bic.w	r3, r3, #1
 80050a0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80050a4:	4b96      	ldr	r3, [pc, #600]	@ (8005300 <HAL_RCC_OscConfig+0x778>)
 80050a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050aa:	4a95      	ldr	r2, [pc, #596]	@ (8005300 <HAL_RCC_OscConfig+0x778>)
 80050ac:	f023 0304 	bic.w	r3, r3, #4
 80050b0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	689b      	ldr	r3, [r3, #8]
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d016      	beq.n	80050ea <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80050bc:	f7fe ff78 	bl	8003fb0 <HAL_GetTick>
 80050c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80050c2:	e00a      	b.n	80050da <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80050c4:	f7fe ff74 	bl	8003fb0 <HAL_GetTick>
 80050c8:	4602      	mov	r2, r0
 80050ca:	693b      	ldr	r3, [r7, #16]
 80050cc:	1ad3      	subs	r3, r2, r3
 80050ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80050d2:	4293      	cmp	r3, r2
 80050d4:	d901      	bls.n	80050da <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80050d6:	2303      	movs	r3, #3
 80050d8:	e162      	b.n	80053a0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80050da:	4b89      	ldr	r3, [pc, #548]	@ (8005300 <HAL_RCC_OscConfig+0x778>)
 80050dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050e0:	f003 0302 	and.w	r3, r3, #2
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d0ed      	beq.n	80050c4 <HAL_RCC_OscConfig+0x53c>
 80050e8:	e015      	b.n	8005116 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80050ea:	f7fe ff61 	bl	8003fb0 <HAL_GetTick>
 80050ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80050f0:	e00a      	b.n	8005108 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80050f2:	f7fe ff5d 	bl	8003fb0 <HAL_GetTick>
 80050f6:	4602      	mov	r2, r0
 80050f8:	693b      	ldr	r3, [r7, #16]
 80050fa:	1ad3      	subs	r3, r2, r3
 80050fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005100:	4293      	cmp	r3, r2
 8005102:	d901      	bls.n	8005108 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8005104:	2303      	movs	r3, #3
 8005106:	e14b      	b.n	80053a0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005108:	4b7d      	ldr	r3, [pc, #500]	@ (8005300 <HAL_RCC_OscConfig+0x778>)
 800510a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800510e:	f003 0302 	and.w	r3, r3, #2
 8005112:	2b00      	cmp	r3, #0
 8005114:	d1ed      	bne.n	80050f2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005116:	7ffb      	ldrb	r3, [r7, #31]
 8005118:	2b01      	cmp	r3, #1
 800511a:	d105      	bne.n	8005128 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800511c:	4b78      	ldr	r3, [pc, #480]	@ (8005300 <HAL_RCC_OscConfig+0x778>)
 800511e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005120:	4a77      	ldr	r2, [pc, #476]	@ (8005300 <HAL_RCC_OscConfig+0x778>)
 8005122:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005126:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f003 0320 	and.w	r3, r3, #32
 8005130:	2b00      	cmp	r3, #0
 8005132:	d03c      	beq.n	80051ae <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005138:	2b00      	cmp	r3, #0
 800513a:	d01c      	beq.n	8005176 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800513c:	4b70      	ldr	r3, [pc, #448]	@ (8005300 <HAL_RCC_OscConfig+0x778>)
 800513e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005142:	4a6f      	ldr	r2, [pc, #444]	@ (8005300 <HAL_RCC_OscConfig+0x778>)
 8005144:	f043 0301 	orr.w	r3, r3, #1
 8005148:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800514c:	f7fe ff30 	bl	8003fb0 <HAL_GetTick>
 8005150:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005152:	e008      	b.n	8005166 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005154:	f7fe ff2c 	bl	8003fb0 <HAL_GetTick>
 8005158:	4602      	mov	r2, r0
 800515a:	693b      	ldr	r3, [r7, #16]
 800515c:	1ad3      	subs	r3, r2, r3
 800515e:	2b02      	cmp	r3, #2
 8005160:	d901      	bls.n	8005166 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8005162:	2303      	movs	r3, #3
 8005164:	e11c      	b.n	80053a0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005166:	4b66      	ldr	r3, [pc, #408]	@ (8005300 <HAL_RCC_OscConfig+0x778>)
 8005168:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800516c:	f003 0302 	and.w	r3, r3, #2
 8005170:	2b00      	cmp	r3, #0
 8005172:	d0ef      	beq.n	8005154 <HAL_RCC_OscConfig+0x5cc>
 8005174:	e01b      	b.n	80051ae <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005176:	4b62      	ldr	r3, [pc, #392]	@ (8005300 <HAL_RCC_OscConfig+0x778>)
 8005178:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800517c:	4a60      	ldr	r2, [pc, #384]	@ (8005300 <HAL_RCC_OscConfig+0x778>)
 800517e:	f023 0301 	bic.w	r3, r3, #1
 8005182:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005186:	f7fe ff13 	bl	8003fb0 <HAL_GetTick>
 800518a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800518c:	e008      	b.n	80051a0 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800518e:	f7fe ff0f 	bl	8003fb0 <HAL_GetTick>
 8005192:	4602      	mov	r2, r0
 8005194:	693b      	ldr	r3, [r7, #16]
 8005196:	1ad3      	subs	r3, r2, r3
 8005198:	2b02      	cmp	r3, #2
 800519a:	d901      	bls.n	80051a0 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800519c:	2303      	movs	r3, #3
 800519e:	e0ff      	b.n	80053a0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80051a0:	4b57      	ldr	r3, [pc, #348]	@ (8005300 <HAL_RCC_OscConfig+0x778>)
 80051a2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80051a6:	f003 0302 	and.w	r3, r3, #2
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d1ef      	bne.n	800518e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	f000 80f3 	beq.w	800539e <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051bc:	2b02      	cmp	r3, #2
 80051be:	f040 80c9 	bne.w	8005354 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80051c2:	4b4f      	ldr	r3, [pc, #316]	@ (8005300 <HAL_RCC_OscConfig+0x778>)
 80051c4:	68db      	ldr	r3, [r3, #12]
 80051c6:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80051c8:	697b      	ldr	r3, [r7, #20]
 80051ca:	f003 0203 	and.w	r2, r3, #3
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051d2:	429a      	cmp	r2, r3
 80051d4:	d12c      	bne.n	8005230 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80051d6:	697b      	ldr	r3, [r7, #20]
 80051d8:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051e0:	3b01      	subs	r3, #1
 80051e2:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80051e4:	429a      	cmp	r2, r3
 80051e6:	d123      	bne.n	8005230 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80051e8:	697b      	ldr	r3, [r7, #20]
 80051ea:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80051f2:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80051f4:	429a      	cmp	r2, r3
 80051f6:	d11b      	bne.n	8005230 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80051f8:	697b      	ldr	r3, [r7, #20]
 80051fa:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005202:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005204:	429a      	cmp	r2, r3
 8005206:	d113      	bne.n	8005230 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005208:	697b      	ldr	r3, [r7, #20]
 800520a:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005212:	085b      	lsrs	r3, r3, #1
 8005214:	3b01      	subs	r3, #1
 8005216:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005218:	429a      	cmp	r2, r3
 800521a:	d109      	bne.n	8005230 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800521c:	697b      	ldr	r3, [r7, #20]
 800521e:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005226:	085b      	lsrs	r3, r3, #1
 8005228:	3b01      	subs	r3, #1
 800522a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800522c:	429a      	cmp	r2, r3
 800522e:	d06b      	beq.n	8005308 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005230:	69bb      	ldr	r3, [r7, #24]
 8005232:	2b0c      	cmp	r3, #12
 8005234:	d062      	beq.n	80052fc <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005236:	4b32      	ldr	r3, [pc, #200]	@ (8005300 <HAL_RCC_OscConfig+0x778>)
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800523e:	2b00      	cmp	r3, #0
 8005240:	d001      	beq.n	8005246 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8005242:	2301      	movs	r3, #1
 8005244:	e0ac      	b.n	80053a0 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005246:	4b2e      	ldr	r3, [pc, #184]	@ (8005300 <HAL_RCC_OscConfig+0x778>)
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	4a2d      	ldr	r2, [pc, #180]	@ (8005300 <HAL_RCC_OscConfig+0x778>)
 800524c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005250:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005252:	f7fe fead 	bl	8003fb0 <HAL_GetTick>
 8005256:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005258:	e008      	b.n	800526c <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800525a:	f7fe fea9 	bl	8003fb0 <HAL_GetTick>
 800525e:	4602      	mov	r2, r0
 8005260:	693b      	ldr	r3, [r7, #16]
 8005262:	1ad3      	subs	r3, r2, r3
 8005264:	2b02      	cmp	r3, #2
 8005266:	d901      	bls.n	800526c <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8005268:	2303      	movs	r3, #3
 800526a:	e099      	b.n	80053a0 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800526c:	4b24      	ldr	r3, [pc, #144]	@ (8005300 <HAL_RCC_OscConfig+0x778>)
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005274:	2b00      	cmp	r3, #0
 8005276:	d1f0      	bne.n	800525a <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005278:	4b21      	ldr	r3, [pc, #132]	@ (8005300 <HAL_RCC_OscConfig+0x778>)
 800527a:	68da      	ldr	r2, [r3, #12]
 800527c:	4b21      	ldr	r3, [pc, #132]	@ (8005304 <HAL_RCC_OscConfig+0x77c>)
 800527e:	4013      	ands	r3, r2
 8005280:	687a      	ldr	r2, [r7, #4]
 8005282:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8005284:	687a      	ldr	r2, [r7, #4]
 8005286:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005288:	3a01      	subs	r2, #1
 800528a:	0112      	lsls	r2, r2, #4
 800528c:	4311      	orrs	r1, r2
 800528e:	687a      	ldr	r2, [r7, #4]
 8005290:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005292:	0212      	lsls	r2, r2, #8
 8005294:	4311      	orrs	r1, r2
 8005296:	687a      	ldr	r2, [r7, #4]
 8005298:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800529a:	0852      	lsrs	r2, r2, #1
 800529c:	3a01      	subs	r2, #1
 800529e:	0552      	lsls	r2, r2, #21
 80052a0:	4311      	orrs	r1, r2
 80052a2:	687a      	ldr	r2, [r7, #4]
 80052a4:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80052a6:	0852      	lsrs	r2, r2, #1
 80052a8:	3a01      	subs	r2, #1
 80052aa:	0652      	lsls	r2, r2, #25
 80052ac:	4311      	orrs	r1, r2
 80052ae:	687a      	ldr	r2, [r7, #4]
 80052b0:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80052b2:	06d2      	lsls	r2, r2, #27
 80052b4:	430a      	orrs	r2, r1
 80052b6:	4912      	ldr	r1, [pc, #72]	@ (8005300 <HAL_RCC_OscConfig+0x778>)
 80052b8:	4313      	orrs	r3, r2
 80052ba:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80052bc:	4b10      	ldr	r3, [pc, #64]	@ (8005300 <HAL_RCC_OscConfig+0x778>)
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	4a0f      	ldr	r2, [pc, #60]	@ (8005300 <HAL_RCC_OscConfig+0x778>)
 80052c2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80052c6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80052c8:	4b0d      	ldr	r3, [pc, #52]	@ (8005300 <HAL_RCC_OscConfig+0x778>)
 80052ca:	68db      	ldr	r3, [r3, #12]
 80052cc:	4a0c      	ldr	r2, [pc, #48]	@ (8005300 <HAL_RCC_OscConfig+0x778>)
 80052ce:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80052d2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80052d4:	f7fe fe6c 	bl	8003fb0 <HAL_GetTick>
 80052d8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80052da:	e008      	b.n	80052ee <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80052dc:	f7fe fe68 	bl	8003fb0 <HAL_GetTick>
 80052e0:	4602      	mov	r2, r0
 80052e2:	693b      	ldr	r3, [r7, #16]
 80052e4:	1ad3      	subs	r3, r2, r3
 80052e6:	2b02      	cmp	r3, #2
 80052e8:	d901      	bls.n	80052ee <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 80052ea:	2303      	movs	r3, #3
 80052ec:	e058      	b.n	80053a0 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80052ee:	4b04      	ldr	r3, [pc, #16]	@ (8005300 <HAL_RCC_OscConfig+0x778>)
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d0f0      	beq.n	80052dc <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80052fa:	e050      	b.n	800539e <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80052fc:	2301      	movs	r3, #1
 80052fe:	e04f      	b.n	80053a0 <HAL_RCC_OscConfig+0x818>
 8005300:	40021000 	.word	0x40021000
 8005304:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005308:	4b27      	ldr	r3, [pc, #156]	@ (80053a8 <HAL_RCC_OscConfig+0x820>)
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005310:	2b00      	cmp	r3, #0
 8005312:	d144      	bne.n	800539e <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005314:	4b24      	ldr	r3, [pc, #144]	@ (80053a8 <HAL_RCC_OscConfig+0x820>)
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	4a23      	ldr	r2, [pc, #140]	@ (80053a8 <HAL_RCC_OscConfig+0x820>)
 800531a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800531e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005320:	4b21      	ldr	r3, [pc, #132]	@ (80053a8 <HAL_RCC_OscConfig+0x820>)
 8005322:	68db      	ldr	r3, [r3, #12]
 8005324:	4a20      	ldr	r2, [pc, #128]	@ (80053a8 <HAL_RCC_OscConfig+0x820>)
 8005326:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800532a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800532c:	f7fe fe40 	bl	8003fb0 <HAL_GetTick>
 8005330:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005332:	e008      	b.n	8005346 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005334:	f7fe fe3c 	bl	8003fb0 <HAL_GetTick>
 8005338:	4602      	mov	r2, r0
 800533a:	693b      	ldr	r3, [r7, #16]
 800533c:	1ad3      	subs	r3, r2, r3
 800533e:	2b02      	cmp	r3, #2
 8005340:	d901      	bls.n	8005346 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8005342:	2303      	movs	r3, #3
 8005344:	e02c      	b.n	80053a0 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005346:	4b18      	ldr	r3, [pc, #96]	@ (80053a8 <HAL_RCC_OscConfig+0x820>)
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800534e:	2b00      	cmp	r3, #0
 8005350:	d0f0      	beq.n	8005334 <HAL_RCC_OscConfig+0x7ac>
 8005352:	e024      	b.n	800539e <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005354:	69bb      	ldr	r3, [r7, #24]
 8005356:	2b0c      	cmp	r3, #12
 8005358:	d01f      	beq.n	800539a <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800535a:	4b13      	ldr	r3, [pc, #76]	@ (80053a8 <HAL_RCC_OscConfig+0x820>)
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	4a12      	ldr	r2, [pc, #72]	@ (80053a8 <HAL_RCC_OscConfig+0x820>)
 8005360:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005364:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005366:	f7fe fe23 	bl	8003fb0 <HAL_GetTick>
 800536a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800536c:	e008      	b.n	8005380 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800536e:	f7fe fe1f 	bl	8003fb0 <HAL_GetTick>
 8005372:	4602      	mov	r2, r0
 8005374:	693b      	ldr	r3, [r7, #16]
 8005376:	1ad3      	subs	r3, r2, r3
 8005378:	2b02      	cmp	r3, #2
 800537a:	d901      	bls.n	8005380 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 800537c:	2303      	movs	r3, #3
 800537e:	e00f      	b.n	80053a0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005380:	4b09      	ldr	r3, [pc, #36]	@ (80053a8 <HAL_RCC_OscConfig+0x820>)
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005388:	2b00      	cmp	r3, #0
 800538a:	d1f0      	bne.n	800536e <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 800538c:	4b06      	ldr	r3, [pc, #24]	@ (80053a8 <HAL_RCC_OscConfig+0x820>)
 800538e:	68da      	ldr	r2, [r3, #12]
 8005390:	4905      	ldr	r1, [pc, #20]	@ (80053a8 <HAL_RCC_OscConfig+0x820>)
 8005392:	4b06      	ldr	r3, [pc, #24]	@ (80053ac <HAL_RCC_OscConfig+0x824>)
 8005394:	4013      	ands	r3, r2
 8005396:	60cb      	str	r3, [r1, #12]
 8005398:	e001      	b.n	800539e <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800539a:	2301      	movs	r3, #1
 800539c:	e000      	b.n	80053a0 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 800539e:	2300      	movs	r3, #0
}
 80053a0:	4618      	mov	r0, r3
 80053a2:	3720      	adds	r7, #32
 80053a4:	46bd      	mov	sp, r7
 80053a6:	bd80      	pop	{r7, pc}
 80053a8:	40021000 	.word	0x40021000
 80053ac:	feeefffc 	.word	0xfeeefffc

080053b0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80053b0:	b580      	push	{r7, lr}
 80053b2:	b084      	sub	sp, #16
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	6078      	str	r0, [r7, #4]
 80053b8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d101      	bne.n	80053c4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80053c0:	2301      	movs	r3, #1
 80053c2:	e0e7      	b.n	8005594 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80053c4:	4b75      	ldr	r3, [pc, #468]	@ (800559c <HAL_RCC_ClockConfig+0x1ec>)
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	f003 0307 	and.w	r3, r3, #7
 80053cc:	683a      	ldr	r2, [r7, #0]
 80053ce:	429a      	cmp	r2, r3
 80053d0:	d910      	bls.n	80053f4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80053d2:	4b72      	ldr	r3, [pc, #456]	@ (800559c <HAL_RCC_ClockConfig+0x1ec>)
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	f023 0207 	bic.w	r2, r3, #7
 80053da:	4970      	ldr	r1, [pc, #448]	@ (800559c <HAL_RCC_ClockConfig+0x1ec>)
 80053dc:	683b      	ldr	r3, [r7, #0]
 80053de:	4313      	orrs	r3, r2
 80053e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80053e2:	4b6e      	ldr	r3, [pc, #440]	@ (800559c <HAL_RCC_ClockConfig+0x1ec>)
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	f003 0307 	and.w	r3, r3, #7
 80053ea:	683a      	ldr	r2, [r7, #0]
 80053ec:	429a      	cmp	r2, r3
 80053ee:	d001      	beq.n	80053f4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80053f0:	2301      	movs	r3, #1
 80053f2:	e0cf      	b.n	8005594 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	f003 0302 	and.w	r3, r3, #2
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d010      	beq.n	8005422 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	689a      	ldr	r2, [r3, #8]
 8005404:	4b66      	ldr	r3, [pc, #408]	@ (80055a0 <HAL_RCC_ClockConfig+0x1f0>)
 8005406:	689b      	ldr	r3, [r3, #8]
 8005408:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800540c:	429a      	cmp	r2, r3
 800540e:	d908      	bls.n	8005422 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005410:	4b63      	ldr	r3, [pc, #396]	@ (80055a0 <HAL_RCC_ClockConfig+0x1f0>)
 8005412:	689b      	ldr	r3, [r3, #8]
 8005414:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	689b      	ldr	r3, [r3, #8]
 800541c:	4960      	ldr	r1, [pc, #384]	@ (80055a0 <HAL_RCC_ClockConfig+0x1f0>)
 800541e:	4313      	orrs	r3, r2
 8005420:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	f003 0301 	and.w	r3, r3, #1
 800542a:	2b00      	cmp	r3, #0
 800542c:	d04c      	beq.n	80054c8 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	685b      	ldr	r3, [r3, #4]
 8005432:	2b03      	cmp	r3, #3
 8005434:	d107      	bne.n	8005446 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005436:	4b5a      	ldr	r3, [pc, #360]	@ (80055a0 <HAL_RCC_ClockConfig+0x1f0>)
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800543e:	2b00      	cmp	r3, #0
 8005440:	d121      	bne.n	8005486 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8005442:	2301      	movs	r3, #1
 8005444:	e0a6      	b.n	8005594 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	685b      	ldr	r3, [r3, #4]
 800544a:	2b02      	cmp	r3, #2
 800544c:	d107      	bne.n	800545e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800544e:	4b54      	ldr	r3, [pc, #336]	@ (80055a0 <HAL_RCC_ClockConfig+0x1f0>)
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005456:	2b00      	cmp	r3, #0
 8005458:	d115      	bne.n	8005486 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800545a:	2301      	movs	r3, #1
 800545c:	e09a      	b.n	8005594 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	685b      	ldr	r3, [r3, #4]
 8005462:	2b00      	cmp	r3, #0
 8005464:	d107      	bne.n	8005476 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005466:	4b4e      	ldr	r3, [pc, #312]	@ (80055a0 <HAL_RCC_ClockConfig+0x1f0>)
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	f003 0302 	and.w	r3, r3, #2
 800546e:	2b00      	cmp	r3, #0
 8005470:	d109      	bne.n	8005486 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005472:	2301      	movs	r3, #1
 8005474:	e08e      	b.n	8005594 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005476:	4b4a      	ldr	r3, [pc, #296]	@ (80055a0 <HAL_RCC_ClockConfig+0x1f0>)
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800547e:	2b00      	cmp	r3, #0
 8005480:	d101      	bne.n	8005486 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005482:	2301      	movs	r3, #1
 8005484:	e086      	b.n	8005594 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005486:	4b46      	ldr	r3, [pc, #280]	@ (80055a0 <HAL_RCC_ClockConfig+0x1f0>)
 8005488:	689b      	ldr	r3, [r3, #8]
 800548a:	f023 0203 	bic.w	r2, r3, #3
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	685b      	ldr	r3, [r3, #4]
 8005492:	4943      	ldr	r1, [pc, #268]	@ (80055a0 <HAL_RCC_ClockConfig+0x1f0>)
 8005494:	4313      	orrs	r3, r2
 8005496:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005498:	f7fe fd8a 	bl	8003fb0 <HAL_GetTick>
 800549c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800549e:	e00a      	b.n	80054b6 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80054a0:	f7fe fd86 	bl	8003fb0 <HAL_GetTick>
 80054a4:	4602      	mov	r2, r0
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	1ad3      	subs	r3, r2, r3
 80054aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80054ae:	4293      	cmp	r3, r2
 80054b0:	d901      	bls.n	80054b6 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80054b2:	2303      	movs	r3, #3
 80054b4:	e06e      	b.n	8005594 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80054b6:	4b3a      	ldr	r3, [pc, #232]	@ (80055a0 <HAL_RCC_ClockConfig+0x1f0>)
 80054b8:	689b      	ldr	r3, [r3, #8]
 80054ba:	f003 020c 	and.w	r2, r3, #12
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	685b      	ldr	r3, [r3, #4]
 80054c2:	009b      	lsls	r3, r3, #2
 80054c4:	429a      	cmp	r2, r3
 80054c6:	d1eb      	bne.n	80054a0 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	f003 0302 	and.w	r3, r3, #2
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d010      	beq.n	80054f6 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	689a      	ldr	r2, [r3, #8]
 80054d8:	4b31      	ldr	r3, [pc, #196]	@ (80055a0 <HAL_RCC_ClockConfig+0x1f0>)
 80054da:	689b      	ldr	r3, [r3, #8]
 80054dc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80054e0:	429a      	cmp	r2, r3
 80054e2:	d208      	bcs.n	80054f6 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80054e4:	4b2e      	ldr	r3, [pc, #184]	@ (80055a0 <HAL_RCC_ClockConfig+0x1f0>)
 80054e6:	689b      	ldr	r3, [r3, #8]
 80054e8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	689b      	ldr	r3, [r3, #8]
 80054f0:	492b      	ldr	r1, [pc, #172]	@ (80055a0 <HAL_RCC_ClockConfig+0x1f0>)
 80054f2:	4313      	orrs	r3, r2
 80054f4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80054f6:	4b29      	ldr	r3, [pc, #164]	@ (800559c <HAL_RCC_ClockConfig+0x1ec>)
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	f003 0307 	and.w	r3, r3, #7
 80054fe:	683a      	ldr	r2, [r7, #0]
 8005500:	429a      	cmp	r2, r3
 8005502:	d210      	bcs.n	8005526 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005504:	4b25      	ldr	r3, [pc, #148]	@ (800559c <HAL_RCC_ClockConfig+0x1ec>)
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	f023 0207 	bic.w	r2, r3, #7
 800550c:	4923      	ldr	r1, [pc, #140]	@ (800559c <HAL_RCC_ClockConfig+0x1ec>)
 800550e:	683b      	ldr	r3, [r7, #0]
 8005510:	4313      	orrs	r3, r2
 8005512:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005514:	4b21      	ldr	r3, [pc, #132]	@ (800559c <HAL_RCC_ClockConfig+0x1ec>)
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	f003 0307 	and.w	r3, r3, #7
 800551c:	683a      	ldr	r2, [r7, #0]
 800551e:	429a      	cmp	r2, r3
 8005520:	d001      	beq.n	8005526 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8005522:	2301      	movs	r3, #1
 8005524:	e036      	b.n	8005594 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	f003 0304 	and.w	r3, r3, #4
 800552e:	2b00      	cmp	r3, #0
 8005530:	d008      	beq.n	8005544 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005532:	4b1b      	ldr	r3, [pc, #108]	@ (80055a0 <HAL_RCC_ClockConfig+0x1f0>)
 8005534:	689b      	ldr	r3, [r3, #8]
 8005536:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	68db      	ldr	r3, [r3, #12]
 800553e:	4918      	ldr	r1, [pc, #96]	@ (80055a0 <HAL_RCC_ClockConfig+0x1f0>)
 8005540:	4313      	orrs	r3, r2
 8005542:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f003 0308 	and.w	r3, r3, #8
 800554c:	2b00      	cmp	r3, #0
 800554e:	d009      	beq.n	8005564 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005550:	4b13      	ldr	r3, [pc, #76]	@ (80055a0 <HAL_RCC_ClockConfig+0x1f0>)
 8005552:	689b      	ldr	r3, [r3, #8]
 8005554:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	691b      	ldr	r3, [r3, #16]
 800555c:	00db      	lsls	r3, r3, #3
 800555e:	4910      	ldr	r1, [pc, #64]	@ (80055a0 <HAL_RCC_ClockConfig+0x1f0>)
 8005560:	4313      	orrs	r3, r2
 8005562:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005564:	f000 f824 	bl	80055b0 <HAL_RCC_GetSysClockFreq>
 8005568:	4602      	mov	r2, r0
 800556a:	4b0d      	ldr	r3, [pc, #52]	@ (80055a0 <HAL_RCC_ClockConfig+0x1f0>)
 800556c:	689b      	ldr	r3, [r3, #8]
 800556e:	091b      	lsrs	r3, r3, #4
 8005570:	f003 030f 	and.w	r3, r3, #15
 8005574:	490b      	ldr	r1, [pc, #44]	@ (80055a4 <HAL_RCC_ClockConfig+0x1f4>)
 8005576:	5ccb      	ldrb	r3, [r1, r3]
 8005578:	f003 031f 	and.w	r3, r3, #31
 800557c:	fa22 f303 	lsr.w	r3, r2, r3
 8005580:	4a09      	ldr	r2, [pc, #36]	@ (80055a8 <HAL_RCC_ClockConfig+0x1f8>)
 8005582:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005584:	4b09      	ldr	r3, [pc, #36]	@ (80055ac <HAL_RCC_ClockConfig+0x1fc>)
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	4618      	mov	r0, r3
 800558a:	f7fe fcc1 	bl	8003f10 <HAL_InitTick>
 800558e:	4603      	mov	r3, r0
 8005590:	72fb      	strb	r3, [r7, #11]

  return status;
 8005592:	7afb      	ldrb	r3, [r7, #11]
}
 8005594:	4618      	mov	r0, r3
 8005596:	3710      	adds	r7, #16
 8005598:	46bd      	mov	sp, r7
 800559a:	bd80      	pop	{r7, pc}
 800559c:	40022000 	.word	0x40022000
 80055a0:	40021000 	.word	0x40021000
 80055a4:	08014424 	.word	0x08014424
 80055a8:	20000010 	.word	0x20000010
 80055ac:	20000030 	.word	0x20000030

080055b0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80055b0:	b480      	push	{r7}
 80055b2:	b089      	sub	sp, #36	@ 0x24
 80055b4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80055b6:	2300      	movs	r3, #0
 80055b8:	61fb      	str	r3, [r7, #28]
 80055ba:	2300      	movs	r3, #0
 80055bc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80055be:	4b3e      	ldr	r3, [pc, #248]	@ (80056b8 <HAL_RCC_GetSysClockFreq+0x108>)
 80055c0:	689b      	ldr	r3, [r3, #8]
 80055c2:	f003 030c 	and.w	r3, r3, #12
 80055c6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80055c8:	4b3b      	ldr	r3, [pc, #236]	@ (80056b8 <HAL_RCC_GetSysClockFreq+0x108>)
 80055ca:	68db      	ldr	r3, [r3, #12]
 80055cc:	f003 0303 	and.w	r3, r3, #3
 80055d0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80055d2:	693b      	ldr	r3, [r7, #16]
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d005      	beq.n	80055e4 <HAL_RCC_GetSysClockFreq+0x34>
 80055d8:	693b      	ldr	r3, [r7, #16]
 80055da:	2b0c      	cmp	r3, #12
 80055dc:	d121      	bne.n	8005622 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	2b01      	cmp	r3, #1
 80055e2:	d11e      	bne.n	8005622 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80055e4:	4b34      	ldr	r3, [pc, #208]	@ (80056b8 <HAL_RCC_GetSysClockFreq+0x108>)
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f003 0308 	and.w	r3, r3, #8
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d107      	bne.n	8005600 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80055f0:	4b31      	ldr	r3, [pc, #196]	@ (80056b8 <HAL_RCC_GetSysClockFreq+0x108>)
 80055f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80055f6:	0a1b      	lsrs	r3, r3, #8
 80055f8:	f003 030f 	and.w	r3, r3, #15
 80055fc:	61fb      	str	r3, [r7, #28]
 80055fe:	e005      	b.n	800560c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005600:	4b2d      	ldr	r3, [pc, #180]	@ (80056b8 <HAL_RCC_GetSysClockFreq+0x108>)
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	091b      	lsrs	r3, r3, #4
 8005606:	f003 030f 	and.w	r3, r3, #15
 800560a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800560c:	4a2b      	ldr	r2, [pc, #172]	@ (80056bc <HAL_RCC_GetSysClockFreq+0x10c>)
 800560e:	69fb      	ldr	r3, [r7, #28]
 8005610:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005614:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005616:	693b      	ldr	r3, [r7, #16]
 8005618:	2b00      	cmp	r3, #0
 800561a:	d10d      	bne.n	8005638 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800561c:	69fb      	ldr	r3, [r7, #28]
 800561e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005620:	e00a      	b.n	8005638 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8005622:	693b      	ldr	r3, [r7, #16]
 8005624:	2b04      	cmp	r3, #4
 8005626:	d102      	bne.n	800562e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005628:	4b25      	ldr	r3, [pc, #148]	@ (80056c0 <HAL_RCC_GetSysClockFreq+0x110>)
 800562a:	61bb      	str	r3, [r7, #24]
 800562c:	e004      	b.n	8005638 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800562e:	693b      	ldr	r3, [r7, #16]
 8005630:	2b08      	cmp	r3, #8
 8005632:	d101      	bne.n	8005638 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005634:	4b23      	ldr	r3, [pc, #140]	@ (80056c4 <HAL_RCC_GetSysClockFreq+0x114>)
 8005636:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005638:	693b      	ldr	r3, [r7, #16]
 800563a:	2b0c      	cmp	r3, #12
 800563c:	d134      	bne.n	80056a8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800563e:	4b1e      	ldr	r3, [pc, #120]	@ (80056b8 <HAL_RCC_GetSysClockFreq+0x108>)
 8005640:	68db      	ldr	r3, [r3, #12]
 8005642:	f003 0303 	and.w	r3, r3, #3
 8005646:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005648:	68bb      	ldr	r3, [r7, #8]
 800564a:	2b02      	cmp	r3, #2
 800564c:	d003      	beq.n	8005656 <HAL_RCC_GetSysClockFreq+0xa6>
 800564e:	68bb      	ldr	r3, [r7, #8]
 8005650:	2b03      	cmp	r3, #3
 8005652:	d003      	beq.n	800565c <HAL_RCC_GetSysClockFreq+0xac>
 8005654:	e005      	b.n	8005662 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8005656:	4b1a      	ldr	r3, [pc, #104]	@ (80056c0 <HAL_RCC_GetSysClockFreq+0x110>)
 8005658:	617b      	str	r3, [r7, #20]
      break;
 800565a:	e005      	b.n	8005668 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800565c:	4b19      	ldr	r3, [pc, #100]	@ (80056c4 <HAL_RCC_GetSysClockFreq+0x114>)
 800565e:	617b      	str	r3, [r7, #20]
      break;
 8005660:	e002      	b.n	8005668 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8005662:	69fb      	ldr	r3, [r7, #28]
 8005664:	617b      	str	r3, [r7, #20]
      break;
 8005666:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005668:	4b13      	ldr	r3, [pc, #76]	@ (80056b8 <HAL_RCC_GetSysClockFreq+0x108>)
 800566a:	68db      	ldr	r3, [r3, #12]
 800566c:	091b      	lsrs	r3, r3, #4
 800566e:	f003 0307 	and.w	r3, r3, #7
 8005672:	3301      	adds	r3, #1
 8005674:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005676:	4b10      	ldr	r3, [pc, #64]	@ (80056b8 <HAL_RCC_GetSysClockFreq+0x108>)
 8005678:	68db      	ldr	r3, [r3, #12]
 800567a:	0a1b      	lsrs	r3, r3, #8
 800567c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005680:	697a      	ldr	r2, [r7, #20]
 8005682:	fb03 f202 	mul.w	r2, r3, r2
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	fbb2 f3f3 	udiv	r3, r2, r3
 800568c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800568e:	4b0a      	ldr	r3, [pc, #40]	@ (80056b8 <HAL_RCC_GetSysClockFreq+0x108>)
 8005690:	68db      	ldr	r3, [r3, #12]
 8005692:	0e5b      	lsrs	r3, r3, #25
 8005694:	f003 0303 	and.w	r3, r3, #3
 8005698:	3301      	adds	r3, #1
 800569a:	005b      	lsls	r3, r3, #1
 800569c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800569e:	697a      	ldr	r2, [r7, #20]
 80056a0:	683b      	ldr	r3, [r7, #0]
 80056a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80056a6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80056a8:	69bb      	ldr	r3, [r7, #24]
}
 80056aa:	4618      	mov	r0, r3
 80056ac:	3724      	adds	r7, #36	@ 0x24
 80056ae:	46bd      	mov	sp, r7
 80056b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b4:	4770      	bx	lr
 80056b6:	bf00      	nop
 80056b8:	40021000 	.word	0x40021000
 80056bc:	0801443c 	.word	0x0801443c
 80056c0:	00f42400 	.word	0x00f42400
 80056c4:	007a1200 	.word	0x007a1200

080056c8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80056c8:	b480      	push	{r7}
 80056ca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80056cc:	4b03      	ldr	r3, [pc, #12]	@ (80056dc <HAL_RCC_GetHCLKFreq+0x14>)
 80056ce:	681b      	ldr	r3, [r3, #0]
}
 80056d0:	4618      	mov	r0, r3
 80056d2:	46bd      	mov	sp, r7
 80056d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d8:	4770      	bx	lr
 80056da:	bf00      	nop
 80056dc:	20000010 	.word	0x20000010

080056e0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80056e0:	b580      	push	{r7, lr}
 80056e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80056e4:	f7ff fff0 	bl	80056c8 <HAL_RCC_GetHCLKFreq>
 80056e8:	4602      	mov	r2, r0
 80056ea:	4b06      	ldr	r3, [pc, #24]	@ (8005704 <HAL_RCC_GetPCLK1Freq+0x24>)
 80056ec:	689b      	ldr	r3, [r3, #8]
 80056ee:	0a1b      	lsrs	r3, r3, #8
 80056f0:	f003 0307 	and.w	r3, r3, #7
 80056f4:	4904      	ldr	r1, [pc, #16]	@ (8005708 <HAL_RCC_GetPCLK1Freq+0x28>)
 80056f6:	5ccb      	ldrb	r3, [r1, r3]
 80056f8:	f003 031f 	and.w	r3, r3, #31
 80056fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005700:	4618      	mov	r0, r3
 8005702:	bd80      	pop	{r7, pc}
 8005704:	40021000 	.word	0x40021000
 8005708:	08014434 	.word	0x08014434

0800570c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800570c:	b580      	push	{r7, lr}
 800570e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005710:	f7ff ffda 	bl	80056c8 <HAL_RCC_GetHCLKFreq>
 8005714:	4602      	mov	r2, r0
 8005716:	4b06      	ldr	r3, [pc, #24]	@ (8005730 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005718:	689b      	ldr	r3, [r3, #8]
 800571a:	0adb      	lsrs	r3, r3, #11
 800571c:	f003 0307 	and.w	r3, r3, #7
 8005720:	4904      	ldr	r1, [pc, #16]	@ (8005734 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005722:	5ccb      	ldrb	r3, [r1, r3]
 8005724:	f003 031f 	and.w	r3, r3, #31
 8005728:	fa22 f303 	lsr.w	r3, r2, r3
}
 800572c:	4618      	mov	r0, r3
 800572e:	bd80      	pop	{r7, pc}
 8005730:	40021000 	.word	0x40021000
 8005734:	08014434 	.word	0x08014434

08005738 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005738:	b580      	push	{r7, lr}
 800573a:	b086      	sub	sp, #24
 800573c:	af00      	add	r7, sp, #0
 800573e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005740:	2300      	movs	r3, #0
 8005742:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005744:	4b2a      	ldr	r3, [pc, #168]	@ (80057f0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005746:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005748:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800574c:	2b00      	cmp	r3, #0
 800574e:	d003      	beq.n	8005758 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005750:	f7ff f9b6 	bl	8004ac0 <HAL_PWREx_GetVoltageRange>
 8005754:	6178      	str	r0, [r7, #20]
 8005756:	e014      	b.n	8005782 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005758:	4b25      	ldr	r3, [pc, #148]	@ (80057f0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800575a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800575c:	4a24      	ldr	r2, [pc, #144]	@ (80057f0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800575e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005762:	6593      	str	r3, [r2, #88]	@ 0x58
 8005764:	4b22      	ldr	r3, [pc, #136]	@ (80057f0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005766:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005768:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800576c:	60fb      	str	r3, [r7, #12]
 800576e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005770:	f7ff f9a6 	bl	8004ac0 <HAL_PWREx_GetVoltageRange>
 8005774:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8005776:	4b1e      	ldr	r3, [pc, #120]	@ (80057f0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005778:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800577a:	4a1d      	ldr	r2, [pc, #116]	@ (80057f0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800577c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005780:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005782:	697b      	ldr	r3, [r7, #20]
 8005784:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005788:	d10b      	bne.n	80057a2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	2b80      	cmp	r3, #128	@ 0x80
 800578e:	d919      	bls.n	80057c4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	2ba0      	cmp	r3, #160	@ 0xa0
 8005794:	d902      	bls.n	800579c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005796:	2302      	movs	r3, #2
 8005798:	613b      	str	r3, [r7, #16]
 800579a:	e013      	b.n	80057c4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800579c:	2301      	movs	r3, #1
 800579e:	613b      	str	r3, [r7, #16]
 80057a0:	e010      	b.n	80057c4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	2b80      	cmp	r3, #128	@ 0x80
 80057a6:	d902      	bls.n	80057ae <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80057a8:	2303      	movs	r3, #3
 80057aa:	613b      	str	r3, [r7, #16]
 80057ac:	e00a      	b.n	80057c4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	2b80      	cmp	r3, #128	@ 0x80
 80057b2:	d102      	bne.n	80057ba <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80057b4:	2302      	movs	r3, #2
 80057b6:	613b      	str	r3, [r7, #16]
 80057b8:	e004      	b.n	80057c4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	2b70      	cmp	r3, #112	@ 0x70
 80057be:	d101      	bne.n	80057c4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80057c0:	2301      	movs	r3, #1
 80057c2:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80057c4:	4b0b      	ldr	r3, [pc, #44]	@ (80057f4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	f023 0207 	bic.w	r2, r3, #7
 80057cc:	4909      	ldr	r1, [pc, #36]	@ (80057f4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80057ce:	693b      	ldr	r3, [r7, #16]
 80057d0:	4313      	orrs	r3, r2
 80057d2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80057d4:	4b07      	ldr	r3, [pc, #28]	@ (80057f4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	f003 0307 	and.w	r3, r3, #7
 80057dc:	693a      	ldr	r2, [r7, #16]
 80057de:	429a      	cmp	r2, r3
 80057e0:	d001      	beq.n	80057e6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80057e2:	2301      	movs	r3, #1
 80057e4:	e000      	b.n	80057e8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80057e6:	2300      	movs	r3, #0
}
 80057e8:	4618      	mov	r0, r3
 80057ea:	3718      	adds	r7, #24
 80057ec:	46bd      	mov	sp, r7
 80057ee:	bd80      	pop	{r7, pc}
 80057f0:	40021000 	.word	0x40021000
 80057f4:	40022000 	.word	0x40022000

080057f8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80057f8:	b580      	push	{r7, lr}
 80057fa:	b086      	sub	sp, #24
 80057fc:	af00      	add	r7, sp, #0
 80057fe:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005800:	2300      	movs	r3, #0
 8005802:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005804:	2300      	movs	r3, #0
 8005806:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005810:	2b00      	cmp	r3, #0
 8005812:	d031      	beq.n	8005878 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005818:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800581c:	d01a      	beq.n	8005854 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 800581e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005822:	d814      	bhi.n	800584e <HAL_RCCEx_PeriphCLKConfig+0x56>
 8005824:	2b00      	cmp	r3, #0
 8005826:	d009      	beq.n	800583c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8005828:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800582c:	d10f      	bne.n	800584e <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 800582e:	4b5d      	ldr	r3, [pc, #372]	@ (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005830:	68db      	ldr	r3, [r3, #12]
 8005832:	4a5c      	ldr	r2, [pc, #368]	@ (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005834:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005838:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800583a:	e00c      	b.n	8005856 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	3304      	adds	r3, #4
 8005840:	2100      	movs	r1, #0
 8005842:	4618      	mov	r0, r3
 8005844:	f000 fa22 	bl	8005c8c <RCCEx_PLLSAI1_Config>
 8005848:	4603      	mov	r3, r0
 800584a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800584c:	e003      	b.n	8005856 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800584e:	2301      	movs	r3, #1
 8005850:	74fb      	strb	r3, [r7, #19]
      break;
 8005852:	e000      	b.n	8005856 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8005854:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005856:	7cfb      	ldrb	r3, [r7, #19]
 8005858:	2b00      	cmp	r3, #0
 800585a:	d10b      	bne.n	8005874 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800585c:	4b51      	ldr	r3, [pc, #324]	@ (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800585e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005862:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800586a:	494e      	ldr	r1, [pc, #312]	@ (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800586c:	4313      	orrs	r3, r2
 800586e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8005872:	e001      	b.n	8005878 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005874:	7cfb      	ldrb	r3, [r7, #19]
 8005876:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005880:	2b00      	cmp	r3, #0
 8005882:	f000 809e 	beq.w	80059c2 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005886:	2300      	movs	r3, #0
 8005888:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800588a:	4b46      	ldr	r3, [pc, #280]	@ (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800588c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800588e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005892:	2b00      	cmp	r3, #0
 8005894:	d101      	bne.n	800589a <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8005896:	2301      	movs	r3, #1
 8005898:	e000      	b.n	800589c <HAL_RCCEx_PeriphCLKConfig+0xa4>
 800589a:	2300      	movs	r3, #0
 800589c:	2b00      	cmp	r3, #0
 800589e:	d00d      	beq.n	80058bc <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80058a0:	4b40      	ldr	r3, [pc, #256]	@ (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80058a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058a4:	4a3f      	ldr	r2, [pc, #252]	@ (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80058a6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80058aa:	6593      	str	r3, [r2, #88]	@ 0x58
 80058ac:	4b3d      	ldr	r3, [pc, #244]	@ (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80058ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80058b4:	60bb      	str	r3, [r7, #8]
 80058b6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80058b8:	2301      	movs	r3, #1
 80058ba:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80058bc:	4b3a      	ldr	r3, [pc, #232]	@ (80059a8 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	4a39      	ldr	r2, [pc, #228]	@ (80059a8 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80058c2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80058c6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80058c8:	f7fe fb72 	bl	8003fb0 <HAL_GetTick>
 80058cc:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80058ce:	e009      	b.n	80058e4 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80058d0:	f7fe fb6e 	bl	8003fb0 <HAL_GetTick>
 80058d4:	4602      	mov	r2, r0
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	1ad3      	subs	r3, r2, r3
 80058da:	2b02      	cmp	r3, #2
 80058dc:	d902      	bls.n	80058e4 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 80058de:	2303      	movs	r3, #3
 80058e0:	74fb      	strb	r3, [r7, #19]
        break;
 80058e2:	e005      	b.n	80058f0 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80058e4:	4b30      	ldr	r3, [pc, #192]	@ (80059a8 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d0ef      	beq.n	80058d0 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 80058f0:	7cfb      	ldrb	r3, [r7, #19]
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d15a      	bne.n	80059ac <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80058f6:	4b2b      	ldr	r3, [pc, #172]	@ (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80058f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80058fc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005900:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005902:	697b      	ldr	r3, [r7, #20]
 8005904:	2b00      	cmp	r3, #0
 8005906:	d01e      	beq.n	8005946 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800590c:	697a      	ldr	r2, [r7, #20]
 800590e:	429a      	cmp	r2, r3
 8005910:	d019      	beq.n	8005946 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005912:	4b24      	ldr	r3, [pc, #144]	@ (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005914:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005918:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800591c:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800591e:	4b21      	ldr	r3, [pc, #132]	@ (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005920:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005924:	4a1f      	ldr	r2, [pc, #124]	@ (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005926:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800592a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800592e:	4b1d      	ldr	r3, [pc, #116]	@ (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005930:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005934:	4a1b      	ldr	r2, [pc, #108]	@ (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005936:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800593a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800593e:	4a19      	ldr	r2, [pc, #100]	@ (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005940:	697b      	ldr	r3, [r7, #20]
 8005942:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005946:	697b      	ldr	r3, [r7, #20]
 8005948:	f003 0301 	and.w	r3, r3, #1
 800594c:	2b00      	cmp	r3, #0
 800594e:	d016      	beq.n	800597e <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005950:	f7fe fb2e 	bl	8003fb0 <HAL_GetTick>
 8005954:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005956:	e00b      	b.n	8005970 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005958:	f7fe fb2a 	bl	8003fb0 <HAL_GetTick>
 800595c:	4602      	mov	r2, r0
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	1ad3      	subs	r3, r2, r3
 8005962:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005966:	4293      	cmp	r3, r2
 8005968:	d902      	bls.n	8005970 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 800596a:	2303      	movs	r3, #3
 800596c:	74fb      	strb	r3, [r7, #19]
            break;
 800596e:	e006      	b.n	800597e <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005970:	4b0c      	ldr	r3, [pc, #48]	@ (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005972:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005976:	f003 0302 	and.w	r3, r3, #2
 800597a:	2b00      	cmp	r3, #0
 800597c:	d0ec      	beq.n	8005958 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 800597e:	7cfb      	ldrb	r3, [r7, #19]
 8005980:	2b00      	cmp	r3, #0
 8005982:	d10b      	bne.n	800599c <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005984:	4b07      	ldr	r3, [pc, #28]	@ (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005986:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800598a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005992:	4904      	ldr	r1, [pc, #16]	@ (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005994:	4313      	orrs	r3, r2
 8005996:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800599a:	e009      	b.n	80059b0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800599c:	7cfb      	ldrb	r3, [r7, #19]
 800599e:	74bb      	strb	r3, [r7, #18]
 80059a0:	e006      	b.n	80059b0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 80059a2:	bf00      	nop
 80059a4:	40021000 	.word	0x40021000
 80059a8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80059ac:	7cfb      	ldrb	r3, [r7, #19]
 80059ae:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80059b0:	7c7b      	ldrb	r3, [r7, #17]
 80059b2:	2b01      	cmp	r3, #1
 80059b4:	d105      	bne.n	80059c2 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80059b6:	4b8d      	ldr	r3, [pc, #564]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80059b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059ba:	4a8c      	ldr	r2, [pc, #560]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80059bc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80059c0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	f003 0301 	and.w	r3, r3, #1
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d00a      	beq.n	80059e4 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80059ce:	4b87      	ldr	r3, [pc, #540]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80059d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059d4:	f023 0203 	bic.w	r2, r3, #3
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	6a1b      	ldr	r3, [r3, #32]
 80059dc:	4983      	ldr	r1, [pc, #524]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80059de:	4313      	orrs	r3, r2
 80059e0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f003 0302 	and.w	r3, r3, #2
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d00a      	beq.n	8005a06 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80059f0:	4b7e      	ldr	r3, [pc, #504]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80059f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059f6:	f023 020c 	bic.w	r2, r3, #12
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059fe:	497b      	ldr	r1, [pc, #492]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005a00:	4313      	orrs	r3, r2
 8005a02:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	f003 0304 	and.w	r3, r3, #4
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d00a      	beq.n	8005a28 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005a12:	4b76      	ldr	r3, [pc, #472]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005a14:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a18:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a20:	4972      	ldr	r1, [pc, #456]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005a22:	4313      	orrs	r3, r2
 8005a24:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	f003 0320 	and.w	r3, r3, #32
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d00a      	beq.n	8005a4a <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005a34:	4b6d      	ldr	r3, [pc, #436]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005a36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a3a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a42:	496a      	ldr	r1, [pc, #424]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005a44:	4313      	orrs	r3, r2
 8005a46:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d00a      	beq.n	8005a6c <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005a56:	4b65      	ldr	r3, [pc, #404]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005a58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a5c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a64:	4961      	ldr	r1, [pc, #388]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005a66:	4313      	orrs	r3, r2
 8005a68:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d00a      	beq.n	8005a8e <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005a78:	4b5c      	ldr	r3, [pc, #368]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005a7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a7e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a86:	4959      	ldr	r1, [pc, #356]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005a88:	4313      	orrs	r3, r2
 8005a8a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d00a      	beq.n	8005ab0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005a9a:	4b54      	ldr	r3, [pc, #336]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005a9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005aa0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005aa8:	4950      	ldr	r1, [pc, #320]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005aaa:	4313      	orrs	r3, r2
 8005aac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d00a      	beq.n	8005ad2 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005abc:	4b4b      	ldr	r3, [pc, #300]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005abe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ac2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005aca:	4948      	ldr	r1, [pc, #288]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005acc:	4313      	orrs	r3, r2
 8005ace:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d00a      	beq.n	8005af4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005ade:	4b43      	ldr	r3, [pc, #268]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005ae0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ae4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005aec:	493f      	ldr	r1, [pc, #252]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005aee:	4313      	orrs	r3, r2
 8005af0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d028      	beq.n	8005b52 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005b00:	4b3a      	ldr	r3, [pc, #232]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005b02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b06:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005b0e:	4937      	ldr	r1, [pc, #220]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005b10:	4313      	orrs	r3, r2
 8005b12:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005b1a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005b1e:	d106      	bne.n	8005b2e <HAL_RCCEx_PeriphCLKConfig+0x336>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005b20:	4b32      	ldr	r3, [pc, #200]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005b22:	68db      	ldr	r3, [r3, #12]
 8005b24:	4a31      	ldr	r2, [pc, #196]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005b26:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005b2a:	60d3      	str	r3, [r2, #12]
 8005b2c:	e011      	b.n	8005b52 <HAL_RCCEx_PeriphCLKConfig+0x35a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005b32:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005b36:	d10c      	bne.n	8005b52 <HAL_RCCEx_PeriphCLKConfig+0x35a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	3304      	adds	r3, #4
 8005b3c:	2101      	movs	r1, #1
 8005b3e:	4618      	mov	r0, r3
 8005b40:	f000 f8a4 	bl	8005c8c <RCCEx_PLLSAI1_Config>
 8005b44:	4603      	mov	r3, r0
 8005b46:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005b48:	7cfb      	ldrb	r3, [r7, #19]
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d001      	beq.n	8005b52 <HAL_RCCEx_PeriphCLKConfig+0x35a>
        {
          /* set overall return value */
          status = ret;
 8005b4e:	7cfb      	ldrb	r3, [r7, #19]
 8005b50:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d028      	beq.n	8005bb0 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005b5e:	4b23      	ldr	r3, [pc, #140]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005b60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b64:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b6c:	491f      	ldr	r1, [pc, #124]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005b6e:	4313      	orrs	r3, r2
 8005b70:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b78:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005b7c:	d106      	bne.n	8005b8c <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005b7e:	4b1b      	ldr	r3, [pc, #108]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005b80:	68db      	ldr	r3, [r3, #12]
 8005b82:	4a1a      	ldr	r2, [pc, #104]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005b84:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005b88:	60d3      	str	r3, [r2, #12]
 8005b8a:	e011      	b.n	8005bb0 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b90:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005b94:	d10c      	bne.n	8005bb0 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	3304      	adds	r3, #4
 8005b9a:	2101      	movs	r1, #1
 8005b9c:	4618      	mov	r0, r3
 8005b9e:	f000 f875 	bl	8005c8c <RCCEx_PLLSAI1_Config>
 8005ba2:	4603      	mov	r3, r0
 8005ba4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005ba6:	7cfb      	ldrb	r3, [r7, #19]
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d001      	beq.n	8005bb0 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 8005bac:	7cfb      	ldrb	r3, [r7, #19]
 8005bae:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d02b      	beq.n	8005c14 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005bbc:	4b0b      	ldr	r3, [pc, #44]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005bbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005bc2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005bca:	4908      	ldr	r1, [pc, #32]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005bcc:	4313      	orrs	r3, r2
 8005bce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005bd6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005bda:	d109      	bne.n	8005bf0 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005bdc:	4b03      	ldr	r3, [pc, #12]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005bde:	68db      	ldr	r3, [r3, #12]
 8005be0:	4a02      	ldr	r2, [pc, #8]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005be2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005be6:	60d3      	str	r3, [r2, #12]
 8005be8:	e014      	b.n	8005c14 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8005bea:	bf00      	nop
 8005bec:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005bf4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005bf8:	d10c      	bne.n	8005c14 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	3304      	adds	r3, #4
 8005bfe:	2101      	movs	r1, #1
 8005c00:	4618      	mov	r0, r3
 8005c02:	f000 f843 	bl	8005c8c <RCCEx_PLLSAI1_Config>
 8005c06:	4603      	mov	r3, r0
 8005c08:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005c0a:	7cfb      	ldrb	r3, [r7, #19]
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d001      	beq.n	8005c14 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      {
        /* set overall return value */
        status = ret;
 8005c10:	7cfb      	ldrb	r3, [r7, #19]
 8005c12:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d01c      	beq.n	8005c5a <HAL_RCCEx_PeriphCLKConfig+0x462>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005c20:	4b19      	ldr	r3, [pc, #100]	@ (8005c88 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005c22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c26:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c2e:	4916      	ldr	r1, [pc, #88]	@ (8005c88 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005c30:	4313      	orrs	r3, r2
 8005c32:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c3a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005c3e:	d10c      	bne.n	8005c5a <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	3304      	adds	r3, #4
 8005c44:	2102      	movs	r1, #2
 8005c46:	4618      	mov	r0, r3
 8005c48:	f000 f820 	bl	8005c8c <RCCEx_PLLSAI1_Config>
 8005c4c:	4603      	mov	r3, r0
 8005c4e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005c50:	7cfb      	ldrb	r3, [r7, #19]
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d001      	beq.n	8005c5a <HAL_RCCEx_PeriphCLKConfig+0x462>
      {
        /* set overall return value */
        status = ret;
 8005c56:	7cfb      	ldrb	r3, [r7, #19]
 8005c58:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d00a      	beq.n	8005c7c <HAL_RCCEx_PeriphCLKConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005c66:	4b08      	ldr	r3, [pc, #32]	@ (8005c88 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005c68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c6c:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c74:	4904      	ldr	r1, [pc, #16]	@ (8005c88 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005c76:	4313      	orrs	r3, r2
 8005c78:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005c7c:	7cbb      	ldrb	r3, [r7, #18]
}
 8005c7e:	4618      	mov	r0, r3
 8005c80:	3718      	adds	r7, #24
 8005c82:	46bd      	mov	sp, r7
 8005c84:	bd80      	pop	{r7, pc}
 8005c86:	bf00      	nop
 8005c88:	40021000 	.word	0x40021000

08005c8c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005c8c:	b580      	push	{r7, lr}
 8005c8e:	b084      	sub	sp, #16
 8005c90:	af00      	add	r7, sp, #0
 8005c92:	6078      	str	r0, [r7, #4]
 8005c94:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005c96:	2300      	movs	r3, #0
 8005c98:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005c9a:	4b74      	ldr	r3, [pc, #464]	@ (8005e6c <RCCEx_PLLSAI1_Config+0x1e0>)
 8005c9c:	68db      	ldr	r3, [r3, #12]
 8005c9e:	f003 0303 	and.w	r3, r3, #3
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d018      	beq.n	8005cd8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005ca6:	4b71      	ldr	r3, [pc, #452]	@ (8005e6c <RCCEx_PLLSAI1_Config+0x1e0>)
 8005ca8:	68db      	ldr	r3, [r3, #12]
 8005caa:	f003 0203 	and.w	r2, r3, #3
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	429a      	cmp	r2, r3
 8005cb4:	d10d      	bne.n	8005cd2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
       ||
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d009      	beq.n	8005cd2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8005cbe:	4b6b      	ldr	r3, [pc, #428]	@ (8005e6c <RCCEx_PLLSAI1_Config+0x1e0>)
 8005cc0:	68db      	ldr	r3, [r3, #12]
 8005cc2:	091b      	lsrs	r3, r3, #4
 8005cc4:	f003 0307 	and.w	r3, r3, #7
 8005cc8:	1c5a      	adds	r2, r3, #1
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	685b      	ldr	r3, [r3, #4]
       ||
 8005cce:	429a      	cmp	r2, r3
 8005cd0:	d047      	beq.n	8005d62 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005cd2:	2301      	movs	r3, #1
 8005cd4:	73fb      	strb	r3, [r7, #15]
 8005cd6:	e044      	b.n	8005d62 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	2b03      	cmp	r3, #3
 8005cde:	d018      	beq.n	8005d12 <RCCEx_PLLSAI1_Config+0x86>
 8005ce0:	2b03      	cmp	r3, #3
 8005ce2:	d825      	bhi.n	8005d30 <RCCEx_PLLSAI1_Config+0xa4>
 8005ce4:	2b01      	cmp	r3, #1
 8005ce6:	d002      	beq.n	8005cee <RCCEx_PLLSAI1_Config+0x62>
 8005ce8:	2b02      	cmp	r3, #2
 8005cea:	d009      	beq.n	8005d00 <RCCEx_PLLSAI1_Config+0x74>
 8005cec:	e020      	b.n	8005d30 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005cee:	4b5f      	ldr	r3, [pc, #380]	@ (8005e6c <RCCEx_PLLSAI1_Config+0x1e0>)
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	f003 0302 	and.w	r3, r3, #2
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d11d      	bne.n	8005d36 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8005cfa:	2301      	movs	r3, #1
 8005cfc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005cfe:	e01a      	b.n	8005d36 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005d00:	4b5a      	ldr	r3, [pc, #360]	@ (8005e6c <RCCEx_PLLSAI1_Config+0x1e0>)
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d116      	bne.n	8005d3a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005d0c:	2301      	movs	r3, #1
 8005d0e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005d10:	e013      	b.n	8005d3a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005d12:	4b56      	ldr	r3, [pc, #344]	@ (8005e6c <RCCEx_PLLSAI1_Config+0x1e0>)
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d10f      	bne.n	8005d3e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005d1e:	4b53      	ldr	r3, [pc, #332]	@ (8005e6c <RCCEx_PLLSAI1_Config+0x1e0>)
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d109      	bne.n	8005d3e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8005d2a:	2301      	movs	r3, #1
 8005d2c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005d2e:	e006      	b.n	8005d3e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005d30:	2301      	movs	r3, #1
 8005d32:	73fb      	strb	r3, [r7, #15]
      break;
 8005d34:	e004      	b.n	8005d40 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005d36:	bf00      	nop
 8005d38:	e002      	b.n	8005d40 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005d3a:	bf00      	nop
 8005d3c:	e000      	b.n	8005d40 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005d3e:	bf00      	nop
    }

    if(status == HAL_OK)
 8005d40:	7bfb      	ldrb	r3, [r7, #15]
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d10d      	bne.n	8005d62 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005d46:	4b49      	ldr	r3, [pc, #292]	@ (8005e6c <RCCEx_PLLSAI1_Config+0x1e0>)
 8005d48:	68db      	ldr	r3, [r3, #12]
 8005d4a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	6819      	ldr	r1, [r3, #0]
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	685b      	ldr	r3, [r3, #4]
 8005d56:	3b01      	subs	r3, #1
 8005d58:	011b      	lsls	r3, r3, #4
 8005d5a:	430b      	orrs	r3, r1
 8005d5c:	4943      	ldr	r1, [pc, #268]	@ (8005e6c <RCCEx_PLLSAI1_Config+0x1e0>)
 8005d5e:	4313      	orrs	r3, r2
 8005d60:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005d62:	7bfb      	ldrb	r3, [r7, #15]
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d17c      	bne.n	8005e62 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005d68:	4b40      	ldr	r3, [pc, #256]	@ (8005e6c <RCCEx_PLLSAI1_Config+0x1e0>)
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	4a3f      	ldr	r2, [pc, #252]	@ (8005e6c <RCCEx_PLLSAI1_Config+0x1e0>)
 8005d6e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005d72:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005d74:	f7fe f91c 	bl	8003fb0 <HAL_GetTick>
 8005d78:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005d7a:	e009      	b.n	8005d90 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005d7c:	f7fe f918 	bl	8003fb0 <HAL_GetTick>
 8005d80:	4602      	mov	r2, r0
 8005d82:	68bb      	ldr	r3, [r7, #8]
 8005d84:	1ad3      	subs	r3, r2, r3
 8005d86:	2b02      	cmp	r3, #2
 8005d88:	d902      	bls.n	8005d90 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005d8a:	2303      	movs	r3, #3
 8005d8c:	73fb      	strb	r3, [r7, #15]
        break;
 8005d8e:	e005      	b.n	8005d9c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005d90:	4b36      	ldr	r3, [pc, #216]	@ (8005e6c <RCCEx_PLLSAI1_Config+0x1e0>)
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d1ef      	bne.n	8005d7c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005d9c:	7bfb      	ldrb	r3, [r7, #15]
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d15f      	bne.n	8005e62 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005da2:	683b      	ldr	r3, [r7, #0]
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d110      	bne.n	8005dca <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005da8:	4b30      	ldr	r3, [pc, #192]	@ (8005e6c <RCCEx_PLLSAI1_Config+0x1e0>)
 8005daa:	691b      	ldr	r3, [r3, #16]
 8005dac:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8005db0:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005db4:	687a      	ldr	r2, [r7, #4]
 8005db6:	6892      	ldr	r2, [r2, #8]
 8005db8:	0211      	lsls	r1, r2, #8
 8005dba:	687a      	ldr	r2, [r7, #4]
 8005dbc:	68d2      	ldr	r2, [r2, #12]
 8005dbe:	06d2      	lsls	r2, r2, #27
 8005dc0:	430a      	orrs	r2, r1
 8005dc2:	492a      	ldr	r1, [pc, #168]	@ (8005e6c <RCCEx_PLLSAI1_Config+0x1e0>)
 8005dc4:	4313      	orrs	r3, r2
 8005dc6:	610b      	str	r3, [r1, #16]
 8005dc8:	e027      	b.n	8005e1a <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005dca:	683b      	ldr	r3, [r7, #0]
 8005dcc:	2b01      	cmp	r3, #1
 8005dce:	d112      	bne.n	8005df6 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005dd0:	4b26      	ldr	r3, [pc, #152]	@ (8005e6c <RCCEx_PLLSAI1_Config+0x1e0>)
 8005dd2:	691b      	ldr	r3, [r3, #16]
 8005dd4:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8005dd8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005ddc:	687a      	ldr	r2, [r7, #4]
 8005dde:	6892      	ldr	r2, [r2, #8]
 8005de0:	0211      	lsls	r1, r2, #8
 8005de2:	687a      	ldr	r2, [r7, #4]
 8005de4:	6912      	ldr	r2, [r2, #16]
 8005de6:	0852      	lsrs	r2, r2, #1
 8005de8:	3a01      	subs	r2, #1
 8005dea:	0552      	lsls	r2, r2, #21
 8005dec:	430a      	orrs	r2, r1
 8005dee:	491f      	ldr	r1, [pc, #124]	@ (8005e6c <RCCEx_PLLSAI1_Config+0x1e0>)
 8005df0:	4313      	orrs	r3, r2
 8005df2:	610b      	str	r3, [r1, #16]
 8005df4:	e011      	b.n	8005e1a <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005df6:	4b1d      	ldr	r3, [pc, #116]	@ (8005e6c <RCCEx_PLLSAI1_Config+0x1e0>)
 8005df8:	691b      	ldr	r3, [r3, #16]
 8005dfa:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005dfe:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005e02:	687a      	ldr	r2, [r7, #4]
 8005e04:	6892      	ldr	r2, [r2, #8]
 8005e06:	0211      	lsls	r1, r2, #8
 8005e08:	687a      	ldr	r2, [r7, #4]
 8005e0a:	6952      	ldr	r2, [r2, #20]
 8005e0c:	0852      	lsrs	r2, r2, #1
 8005e0e:	3a01      	subs	r2, #1
 8005e10:	0652      	lsls	r2, r2, #25
 8005e12:	430a      	orrs	r2, r1
 8005e14:	4915      	ldr	r1, [pc, #84]	@ (8005e6c <RCCEx_PLLSAI1_Config+0x1e0>)
 8005e16:	4313      	orrs	r3, r2
 8005e18:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005e1a:	4b14      	ldr	r3, [pc, #80]	@ (8005e6c <RCCEx_PLLSAI1_Config+0x1e0>)
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	4a13      	ldr	r2, [pc, #76]	@ (8005e6c <RCCEx_PLLSAI1_Config+0x1e0>)
 8005e20:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005e24:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e26:	f7fe f8c3 	bl	8003fb0 <HAL_GetTick>
 8005e2a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005e2c:	e009      	b.n	8005e42 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005e2e:	f7fe f8bf 	bl	8003fb0 <HAL_GetTick>
 8005e32:	4602      	mov	r2, r0
 8005e34:	68bb      	ldr	r3, [r7, #8]
 8005e36:	1ad3      	subs	r3, r2, r3
 8005e38:	2b02      	cmp	r3, #2
 8005e3a:	d902      	bls.n	8005e42 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8005e3c:	2303      	movs	r3, #3
 8005e3e:	73fb      	strb	r3, [r7, #15]
          break;
 8005e40:	e005      	b.n	8005e4e <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005e42:	4b0a      	ldr	r3, [pc, #40]	@ (8005e6c <RCCEx_PLLSAI1_Config+0x1e0>)
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d0ef      	beq.n	8005e2e <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8005e4e:	7bfb      	ldrb	r3, [r7, #15]
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d106      	bne.n	8005e62 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005e54:	4b05      	ldr	r3, [pc, #20]	@ (8005e6c <RCCEx_PLLSAI1_Config+0x1e0>)
 8005e56:	691a      	ldr	r2, [r3, #16]
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	699b      	ldr	r3, [r3, #24]
 8005e5c:	4903      	ldr	r1, [pc, #12]	@ (8005e6c <RCCEx_PLLSAI1_Config+0x1e0>)
 8005e5e:	4313      	orrs	r3, r2
 8005e60:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005e62:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e64:	4618      	mov	r0, r3
 8005e66:	3710      	adds	r7, #16
 8005e68:	46bd      	mov	sp, r7
 8005e6a:	bd80      	pop	{r7, pc}
 8005e6c:	40021000 	.word	0x40021000

08005e70 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005e70:	b580      	push	{r7, lr}
 8005e72:	b084      	sub	sp, #16
 8005e74:	af00      	add	r7, sp, #0
 8005e76:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d101      	bne.n	8005e82 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005e7e:	2301      	movs	r3, #1
 8005e80:	e095      	b.n	8005fae <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d108      	bne.n	8005e9c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	685b      	ldr	r3, [r3, #4]
 8005e8e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005e92:	d009      	beq.n	8005ea8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	2200      	movs	r2, #0
 8005e98:	61da      	str	r2, [r3, #28]
 8005e9a:	e005      	b.n	8005ea8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	2200      	movs	r2, #0
 8005ea0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	2200      	movs	r2, #0
 8005ea6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	2200      	movs	r2, #0
 8005eac:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005eb4:	b2db      	uxtb	r3, r3
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d106      	bne.n	8005ec8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	2200      	movs	r2, #0
 8005ebe:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005ec2:	6878      	ldr	r0, [r7, #4]
 8005ec4:	f7fc fa56 	bl	8002374 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	2202      	movs	r2, #2
 8005ecc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	681a      	ldr	r2, [r3, #0]
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005ede:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	68db      	ldr	r3, [r3, #12]
 8005ee4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005ee8:	d902      	bls.n	8005ef0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005eea:	2300      	movs	r3, #0
 8005eec:	60fb      	str	r3, [r7, #12]
 8005eee:	e002      	b.n	8005ef6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005ef0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005ef4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	68db      	ldr	r3, [r3, #12]
 8005efa:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8005efe:	d007      	beq.n	8005f10 <HAL_SPI_Init+0xa0>
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	68db      	ldr	r3, [r3, #12]
 8005f04:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005f08:	d002      	beq.n	8005f10 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	2200      	movs	r2, #0
 8005f0e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	685b      	ldr	r3, [r3, #4]
 8005f14:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	689b      	ldr	r3, [r3, #8]
 8005f1c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005f20:	431a      	orrs	r2, r3
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	691b      	ldr	r3, [r3, #16]
 8005f26:	f003 0302 	and.w	r3, r3, #2
 8005f2a:	431a      	orrs	r2, r3
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	695b      	ldr	r3, [r3, #20]
 8005f30:	f003 0301 	and.w	r3, r3, #1
 8005f34:	431a      	orrs	r2, r3
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	699b      	ldr	r3, [r3, #24]
 8005f3a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005f3e:	431a      	orrs	r2, r3
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	69db      	ldr	r3, [r3, #28]
 8005f44:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005f48:	431a      	orrs	r2, r3
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	6a1b      	ldr	r3, [r3, #32]
 8005f4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f52:	ea42 0103 	orr.w	r1, r2, r3
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f5a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	430a      	orrs	r2, r1
 8005f64:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	699b      	ldr	r3, [r3, #24]
 8005f6a:	0c1b      	lsrs	r3, r3, #16
 8005f6c:	f003 0204 	and.w	r2, r3, #4
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f74:	f003 0310 	and.w	r3, r3, #16
 8005f78:	431a      	orrs	r2, r3
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f7e:	f003 0308 	and.w	r3, r3, #8
 8005f82:	431a      	orrs	r2, r3
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	68db      	ldr	r3, [r3, #12]
 8005f88:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8005f8c:	ea42 0103 	orr.w	r1, r2, r3
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	430a      	orrs	r2, r1
 8005f9c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	2200      	movs	r2, #0
 8005fa2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	2201      	movs	r2, #1
 8005fa8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8005fac:	2300      	movs	r3, #0
}
 8005fae:	4618      	mov	r0, r3
 8005fb0:	3710      	adds	r7, #16
 8005fb2:	46bd      	mov	sp, r7
 8005fb4:	bd80      	pop	{r7, pc}

08005fb6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005fb6:	b580      	push	{r7, lr}
 8005fb8:	b08a      	sub	sp, #40	@ 0x28
 8005fba:	af00      	add	r7, sp, #0
 8005fbc:	60f8      	str	r0, [r7, #12]
 8005fbe:	60b9      	str	r1, [r7, #8]
 8005fc0:	607a      	str	r2, [r7, #4]
 8005fc2:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005fc4:	2301      	movs	r3, #1
 8005fc6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005fc8:	f7fd fff2 	bl	8003fb0 <HAL_GetTick>
 8005fcc:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005fd4:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	685b      	ldr	r3, [r3, #4]
 8005fda:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8005fdc:	887b      	ldrh	r3, [r7, #2]
 8005fde:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8005fe0:	887b      	ldrh	r3, [r7, #2]
 8005fe2:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005fe4:	7ffb      	ldrb	r3, [r7, #31]
 8005fe6:	2b01      	cmp	r3, #1
 8005fe8:	d00c      	beq.n	8006004 <HAL_SPI_TransmitReceive+0x4e>
 8005fea:	69bb      	ldr	r3, [r7, #24]
 8005fec:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005ff0:	d106      	bne.n	8006000 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	689b      	ldr	r3, [r3, #8]
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d102      	bne.n	8006000 <HAL_SPI_TransmitReceive+0x4a>
 8005ffa:	7ffb      	ldrb	r3, [r7, #31]
 8005ffc:	2b04      	cmp	r3, #4
 8005ffe:	d001      	beq.n	8006004 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8006000:	2302      	movs	r3, #2
 8006002:	e1f3      	b.n	80063ec <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006004:	68bb      	ldr	r3, [r7, #8]
 8006006:	2b00      	cmp	r3, #0
 8006008:	d005      	beq.n	8006016 <HAL_SPI_TransmitReceive+0x60>
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	2b00      	cmp	r3, #0
 800600e:	d002      	beq.n	8006016 <HAL_SPI_TransmitReceive+0x60>
 8006010:	887b      	ldrh	r3, [r7, #2]
 8006012:	2b00      	cmp	r3, #0
 8006014:	d101      	bne.n	800601a <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8006016:	2301      	movs	r3, #1
 8006018:	e1e8      	b.n	80063ec <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006020:	2b01      	cmp	r3, #1
 8006022:	d101      	bne.n	8006028 <HAL_SPI_TransmitReceive+0x72>
 8006024:	2302      	movs	r3, #2
 8006026:	e1e1      	b.n	80063ec <HAL_SPI_TransmitReceive+0x436>
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	2201      	movs	r2, #1
 800602c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006036:	b2db      	uxtb	r3, r3
 8006038:	2b04      	cmp	r3, #4
 800603a:	d003      	beq.n	8006044 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	2205      	movs	r2, #5
 8006040:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	2200      	movs	r2, #0
 8006048:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	687a      	ldr	r2, [r7, #4]
 800604e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	887a      	ldrh	r2, [r7, #2]
 8006054:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	887a      	ldrh	r2, [r7, #2]
 800605c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	68ba      	ldr	r2, [r7, #8]
 8006064:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	887a      	ldrh	r2, [r7, #2]
 800606a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	887a      	ldrh	r2, [r7, #2]
 8006070:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	2200      	movs	r2, #0
 8006076:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	2200      	movs	r2, #0
 800607c:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	68db      	ldr	r3, [r3, #12]
 8006082:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006086:	d802      	bhi.n	800608e <HAL_SPI_TransmitReceive+0xd8>
 8006088:	8abb      	ldrh	r3, [r7, #20]
 800608a:	2b01      	cmp	r3, #1
 800608c:	d908      	bls.n	80060a0 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	685a      	ldr	r2, [r3, #4]
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800609c:	605a      	str	r2, [r3, #4]
 800609e:	e007      	b.n	80060b0 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	685a      	ldr	r2, [r3, #4]
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80060ae:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80060ba:	2b40      	cmp	r3, #64	@ 0x40
 80060bc:	d007      	beq.n	80060ce <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	681a      	ldr	r2, [r3, #0]
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80060cc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	68db      	ldr	r3, [r3, #12]
 80060d2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80060d6:	f240 8083 	bls.w	80061e0 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	685b      	ldr	r3, [r3, #4]
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d002      	beq.n	80060e8 <HAL_SPI_TransmitReceive+0x132>
 80060e2:	8afb      	ldrh	r3, [r7, #22]
 80060e4:	2b01      	cmp	r3, #1
 80060e6:	d16f      	bne.n	80061c8 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060ec:	881a      	ldrh	r2, [r3, #0]
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060f8:	1c9a      	adds	r2, r3, #2
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006102:	b29b      	uxth	r3, r3
 8006104:	3b01      	subs	r3, #1
 8006106:	b29a      	uxth	r2, r3
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800610c:	e05c      	b.n	80061c8 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	689b      	ldr	r3, [r3, #8]
 8006114:	f003 0302 	and.w	r3, r3, #2
 8006118:	2b02      	cmp	r3, #2
 800611a:	d11b      	bne.n	8006154 <HAL_SPI_TransmitReceive+0x19e>
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006120:	b29b      	uxth	r3, r3
 8006122:	2b00      	cmp	r3, #0
 8006124:	d016      	beq.n	8006154 <HAL_SPI_TransmitReceive+0x19e>
 8006126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006128:	2b01      	cmp	r3, #1
 800612a:	d113      	bne.n	8006154 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006130:	881a      	ldrh	r2, [r3, #0]
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800613c:	1c9a      	adds	r2, r3, #2
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006146:	b29b      	uxth	r3, r3
 8006148:	3b01      	subs	r3, #1
 800614a:	b29a      	uxth	r2, r3
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006150:	2300      	movs	r3, #0
 8006152:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	689b      	ldr	r3, [r3, #8]
 800615a:	f003 0301 	and.w	r3, r3, #1
 800615e:	2b01      	cmp	r3, #1
 8006160:	d11c      	bne.n	800619c <HAL_SPI_TransmitReceive+0x1e6>
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006168:	b29b      	uxth	r3, r3
 800616a:	2b00      	cmp	r3, #0
 800616c:	d016      	beq.n	800619c <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	68da      	ldr	r2, [r3, #12]
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006178:	b292      	uxth	r2, r2
 800617a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006180:	1c9a      	adds	r2, r3, #2
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800618c:	b29b      	uxth	r3, r3
 800618e:	3b01      	subs	r3, #1
 8006190:	b29a      	uxth	r2, r3
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006198:	2301      	movs	r3, #1
 800619a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800619c:	f7fd ff08 	bl	8003fb0 <HAL_GetTick>
 80061a0:	4602      	mov	r2, r0
 80061a2:	6a3b      	ldr	r3, [r7, #32]
 80061a4:	1ad3      	subs	r3, r2, r3
 80061a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80061a8:	429a      	cmp	r2, r3
 80061aa:	d80d      	bhi.n	80061c8 <HAL_SPI_TransmitReceive+0x212>
 80061ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061b2:	d009      	beq.n	80061c8 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	2201      	movs	r2, #1
 80061b8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	2200      	movs	r2, #0
 80061c0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80061c4:	2303      	movs	r3, #3
 80061c6:	e111      	b.n	80063ec <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80061cc:	b29b      	uxth	r3, r3
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d19d      	bne.n	800610e <HAL_SPI_TransmitReceive+0x158>
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80061d8:	b29b      	uxth	r3, r3
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d197      	bne.n	800610e <HAL_SPI_TransmitReceive+0x158>
 80061de:	e0e5      	b.n	80063ac <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	685b      	ldr	r3, [r3, #4]
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d003      	beq.n	80061f0 <HAL_SPI_TransmitReceive+0x23a>
 80061e8:	8afb      	ldrh	r3, [r7, #22]
 80061ea:	2b01      	cmp	r3, #1
 80061ec:	f040 80d1 	bne.w	8006392 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80061f4:	b29b      	uxth	r3, r3
 80061f6:	2b01      	cmp	r3, #1
 80061f8:	d912      	bls.n	8006220 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061fe:	881a      	ldrh	r2, [r3, #0]
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800620a:	1c9a      	adds	r2, r3, #2
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006214:	b29b      	uxth	r3, r3
 8006216:	3b02      	subs	r3, #2
 8006218:	b29a      	uxth	r2, r3
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800621e:	e0b8      	b.n	8006392 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	330c      	adds	r3, #12
 800622a:	7812      	ldrb	r2, [r2, #0]
 800622c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006232:	1c5a      	adds	r2, r3, #1
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800623c:	b29b      	uxth	r3, r3
 800623e:	3b01      	subs	r3, #1
 8006240:	b29a      	uxth	r2, r3
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006246:	e0a4      	b.n	8006392 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	689b      	ldr	r3, [r3, #8]
 800624e:	f003 0302 	and.w	r3, r3, #2
 8006252:	2b02      	cmp	r3, #2
 8006254:	d134      	bne.n	80062c0 <HAL_SPI_TransmitReceive+0x30a>
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800625a:	b29b      	uxth	r3, r3
 800625c:	2b00      	cmp	r3, #0
 800625e:	d02f      	beq.n	80062c0 <HAL_SPI_TransmitReceive+0x30a>
 8006260:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006262:	2b01      	cmp	r3, #1
 8006264:	d12c      	bne.n	80062c0 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800626a:	b29b      	uxth	r3, r3
 800626c:	2b01      	cmp	r3, #1
 800626e:	d912      	bls.n	8006296 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006274:	881a      	ldrh	r2, [r3, #0]
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006280:	1c9a      	adds	r2, r3, #2
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800628a:	b29b      	uxth	r3, r3
 800628c:	3b02      	subs	r3, #2
 800628e:	b29a      	uxth	r2, r3
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006294:	e012      	b.n	80062bc <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	330c      	adds	r3, #12
 80062a0:	7812      	ldrb	r2, [r2, #0]
 80062a2:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062a8:	1c5a      	adds	r2, r3, #1
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80062b2:	b29b      	uxth	r3, r3
 80062b4:	3b01      	subs	r3, #1
 80062b6:	b29a      	uxth	r2, r3
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80062bc:	2300      	movs	r3, #0
 80062be:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	689b      	ldr	r3, [r3, #8]
 80062c6:	f003 0301 	and.w	r3, r3, #1
 80062ca:	2b01      	cmp	r3, #1
 80062cc:	d148      	bne.n	8006360 <HAL_SPI_TransmitReceive+0x3aa>
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80062d4:	b29b      	uxth	r3, r3
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d042      	beq.n	8006360 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80062e0:	b29b      	uxth	r3, r3
 80062e2:	2b01      	cmp	r3, #1
 80062e4:	d923      	bls.n	800632e <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	68da      	ldr	r2, [r3, #12]
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062f0:	b292      	uxth	r2, r2
 80062f2:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062f8:	1c9a      	adds	r2, r3, #2
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006304:	b29b      	uxth	r3, r3
 8006306:	3b02      	subs	r3, #2
 8006308:	b29a      	uxth	r2, r3
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006316:	b29b      	uxth	r3, r3
 8006318:	2b01      	cmp	r3, #1
 800631a:	d81f      	bhi.n	800635c <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	685a      	ldr	r2, [r3, #4]
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800632a:	605a      	str	r2, [r3, #4]
 800632c:	e016      	b.n	800635c <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	f103 020c 	add.w	r2, r3, #12
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800633a:	7812      	ldrb	r2, [r2, #0]
 800633c:	b2d2      	uxtb	r2, r2
 800633e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006344:	1c5a      	adds	r2, r3, #1
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006350:	b29b      	uxth	r3, r3
 8006352:	3b01      	subs	r3, #1
 8006354:	b29a      	uxth	r2, r3
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800635c:	2301      	movs	r3, #1
 800635e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006360:	f7fd fe26 	bl	8003fb0 <HAL_GetTick>
 8006364:	4602      	mov	r2, r0
 8006366:	6a3b      	ldr	r3, [r7, #32]
 8006368:	1ad3      	subs	r3, r2, r3
 800636a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800636c:	429a      	cmp	r2, r3
 800636e:	d803      	bhi.n	8006378 <HAL_SPI_TransmitReceive+0x3c2>
 8006370:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006372:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006376:	d102      	bne.n	800637e <HAL_SPI_TransmitReceive+0x3c8>
 8006378:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800637a:	2b00      	cmp	r3, #0
 800637c:	d109      	bne.n	8006392 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	2201      	movs	r2, #1
 8006382:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	2200      	movs	r2, #0
 800638a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800638e:	2303      	movs	r3, #3
 8006390:	e02c      	b.n	80063ec <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006396:	b29b      	uxth	r3, r3
 8006398:	2b00      	cmp	r3, #0
 800639a:	f47f af55 	bne.w	8006248 <HAL_SPI_TransmitReceive+0x292>
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80063a4:	b29b      	uxth	r3, r3
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	f47f af4e 	bne.w	8006248 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80063ac:	6a3a      	ldr	r2, [r7, #32]
 80063ae:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80063b0:	68f8      	ldr	r0, [r7, #12]
 80063b2:	f000 ffa9 	bl	8007308 <SPI_EndRxTxTransaction>
 80063b6:	4603      	mov	r3, r0
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d008      	beq.n	80063ce <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	2220      	movs	r2, #32
 80063c0:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	2200      	movs	r2, #0
 80063c6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 80063ca:	2301      	movs	r3, #1
 80063cc:	e00e      	b.n	80063ec <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	2201      	movs	r2, #1
 80063d2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	2200      	movs	r2, #0
 80063da:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d001      	beq.n	80063ea <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 80063e6:	2301      	movs	r3, #1
 80063e8:	e000      	b.n	80063ec <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 80063ea:	2300      	movs	r3, #0
  }
}
 80063ec:	4618      	mov	r0, r3
 80063ee:	3728      	adds	r7, #40	@ 0x28
 80063f0:	46bd      	mov	sp, r7
 80063f2:	bd80      	pop	{r7, pc}

080063f4 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 80063f4:	b580      	push	{r7, lr}
 80063f6:	b084      	sub	sp, #16
 80063f8:	af00      	add	r7, sp, #0
 80063fa:	60f8      	str	r0, [r7, #12]
 80063fc:	60b9      	str	r1, [r7, #8]
 80063fe:	4613      	mov	r3, r2
 8006400:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006408:	b2db      	uxtb	r3, r3
 800640a:	2b01      	cmp	r3, #1
 800640c:	d001      	beq.n	8006412 <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 800640e:	2302      	movs	r3, #2
 8006410:	e0d4      	b.n	80065bc <HAL_SPI_Transmit_DMA+0x1c8>
  }

  if ((pData == NULL) || (Size == 0U))
 8006412:	68bb      	ldr	r3, [r7, #8]
 8006414:	2b00      	cmp	r3, #0
 8006416:	d002      	beq.n	800641e <HAL_SPI_Transmit_DMA+0x2a>
 8006418:	88fb      	ldrh	r3, [r7, #6]
 800641a:	2b00      	cmp	r3, #0
 800641c:	d101      	bne.n	8006422 <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 800641e:	2301      	movs	r3, #1
 8006420:	e0cc      	b.n	80065bc <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006428:	2b01      	cmp	r3, #1
 800642a:	d101      	bne.n	8006430 <HAL_SPI_Transmit_DMA+0x3c>
 800642c:	2302      	movs	r3, #2
 800642e:	e0c5      	b.n	80065bc <HAL_SPI_Transmit_DMA+0x1c8>
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	2201      	movs	r2, #1
 8006434:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	2203      	movs	r2, #3
 800643c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	2200      	movs	r2, #0
 8006444:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	68ba      	ldr	r2, [r7, #8]
 800644a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	88fa      	ldrh	r2, [r7, #6]
 8006450:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	88fa      	ldrh	r2, [r7, #6]
 8006456:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	2200      	movs	r2, #0
 800645c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	2200      	movs	r2, #0
 8006462:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	2200      	movs	r2, #0
 8006468:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->RxXferSize  = 0U;
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	2200      	movs	r2, #0
 800646e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	2200      	movs	r2, #0
 8006476:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	689b      	ldr	r3, [r3, #8]
 800647e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006482:	d10f      	bne.n	80064a4 <HAL_SPI_Transmit_DMA+0xb0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	681a      	ldr	r2, [r3, #0]
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006492:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	681a      	ldr	r2, [r3, #0]
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80064a2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064a8:	4a46      	ldr	r2, [pc, #280]	@ (80065c4 <HAL_SPI_Transmit_DMA+0x1d0>)
 80064aa:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064b0:	4a45      	ldr	r2, [pc, #276]	@ (80065c8 <HAL_SPI_Transmit_DMA+0x1d4>)
 80064b2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064b8:	4a44      	ldr	r2, [pc, #272]	@ (80065cc <HAL_SPI_Transmit_DMA+0x1d8>)
 80064ba:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064c0:	2200      	movs	r2, #0
 80064c2:	639a      	str	r2, [r3, #56]	@ 0x38

  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	685a      	ldr	r2, [r3, #4]
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80064d2:	605a      	str	r2, [r3, #4]
  /* Packing mode is enabled only if the DMA setting is HALWORD */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	68db      	ldr	r3, [r3, #12]
 80064d8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80064dc:	d82d      	bhi.n	800653a <HAL_SPI_Transmit_DMA+0x146>
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064e2:	699b      	ldr	r3, [r3, #24]
 80064e4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80064e8:	d127      	bne.n	800653a <HAL_SPI_Transmit_DMA+0x146>
  {
    /* Check the even/odd of the data size + crc if enabled */
    if ((hspi->TxXferCount & 0x1U) == 0U)
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80064ee:	b29b      	uxth	r3, r3
 80064f0:	f003 0301 	and.w	r3, r3, #1
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d10f      	bne.n	8006518 <HAL_SPI_Transmit_DMA+0x124>
    {
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	685a      	ldr	r2, [r3, #4]
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006506:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800650c:	b29b      	uxth	r3, r3
 800650e:	085b      	lsrs	r3, r3, #1
 8006510:	b29a      	uxth	r2, r3
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006516:	e010      	b.n	800653a <HAL_SPI_Transmit_DMA+0x146>
    }
    else
    {
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	685a      	ldr	r2, [r3, #4]
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006526:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800652c:	b29b      	uxth	r3, r3
 800652e:	085b      	lsrs	r3, r3, #1
 8006530:	b29b      	uxth	r3, r3
 8006532:	3301      	adds	r3, #1
 8006534:	b29a      	uxth	r2, r3
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
  }

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006542:	4619      	mov	r1, r3
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	330c      	adds	r3, #12
 800654a:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006550:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8006552:	f7fd ff0f 	bl	8004374 <HAL_DMA_Start_IT>
 8006556:	4603      	mov	r3, r0
 8006558:	2b00      	cmp	r3, #0
 800655a:	d00b      	beq.n	8006574 <HAL_SPI_Transmit_DMA+0x180>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006560:	f043 0210 	orr.w	r2, r3, #16
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	2200      	movs	r2, #0
 800656c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8006570:	2301      	movs	r3, #1
 8006572:	e023      	b.n	80065bc <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800657e:	2b40      	cmp	r3, #64	@ 0x40
 8006580:	d007      	beq.n	8006592 <HAL_SPI_Transmit_DMA+0x19e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	681a      	ldr	r2, [r3, #0]
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006590:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	2200      	movs	r2, #0
 8006596:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	685a      	ldr	r2, [r3, #4]
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	f042 0220 	orr.w	r2, r2, #32
 80065a8:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	685a      	ldr	r2, [r3, #4]
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	f042 0202 	orr.w	r2, r2, #2
 80065b8:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80065ba:	2300      	movs	r3, #0
}
 80065bc:	4618      	mov	r0, r3
 80065be:	3710      	adds	r7, #16
 80065c0:	46bd      	mov	sp, r7
 80065c2:	bd80      	pop	{r7, pc}
 80065c4:	08006f5f 	.word	0x08006f5f
 80065c8:	08006d81 	.word	0x08006d81
 80065cc:	08006fb3 	.word	0x08006fb3

080065d0 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 80065d0:	b580      	push	{r7, lr}
 80065d2:	b086      	sub	sp, #24
 80065d4:	af00      	add	r7, sp, #0
 80065d6:	60f8      	str	r0, [r7, #12]
 80065d8:	60b9      	str	r1, [r7, #8]
 80065da:	607a      	str	r2, [r7, #4]
 80065dc:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80065e4:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	685b      	ldr	r3, [r3, #4]
 80065ea:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 80065ec:	7dfb      	ldrb	r3, [r7, #23]
 80065ee:	2b01      	cmp	r3, #1
 80065f0:	d00c      	beq.n	800660c <HAL_SPI_TransmitReceive_DMA+0x3c>
 80065f2:	693b      	ldr	r3, [r7, #16]
 80065f4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80065f8:	d106      	bne.n	8006608 <HAL_SPI_TransmitReceive_DMA+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	689b      	ldr	r3, [r3, #8]
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d102      	bne.n	8006608 <HAL_SPI_TransmitReceive_DMA+0x38>
 8006602:	7dfb      	ldrb	r3, [r7, #23]
 8006604:	2b04      	cmp	r3, #4
 8006606:	d001      	beq.n	800660c <HAL_SPI_TransmitReceive_DMA+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8006608:	2302      	movs	r3, #2
 800660a:	e158      	b.n	80068be <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800660c:	68bb      	ldr	r3, [r7, #8]
 800660e:	2b00      	cmp	r3, #0
 8006610:	d005      	beq.n	800661e <HAL_SPI_TransmitReceive_DMA+0x4e>
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	2b00      	cmp	r3, #0
 8006616:	d002      	beq.n	800661e <HAL_SPI_TransmitReceive_DMA+0x4e>
 8006618:	887b      	ldrh	r3, [r7, #2]
 800661a:	2b00      	cmp	r3, #0
 800661c:	d101      	bne.n	8006622 <HAL_SPI_TransmitReceive_DMA+0x52>
  {
    return HAL_ERROR;
 800661e:	2301      	movs	r3, #1
 8006620:	e14d      	b.n	80068be <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006628:	2b01      	cmp	r3, #1
 800662a:	d101      	bne.n	8006630 <HAL_SPI_TransmitReceive_DMA+0x60>
 800662c:	2302      	movs	r3, #2
 800662e:	e146      	b.n	80068be <HAL_SPI_TransmitReceive_DMA+0x2ee>
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	2201      	movs	r2, #1
 8006634:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800663e:	b2db      	uxtb	r3, r3
 8006640:	2b04      	cmp	r3, #4
 8006642:	d003      	beq.n	800664c <HAL_SPI_TransmitReceive_DMA+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	2205      	movs	r2, #5
 8006648:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	2200      	movs	r2, #0
 8006650:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	68ba      	ldr	r2, [r7, #8]
 8006656:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	887a      	ldrh	r2, [r7, #2]
 800665c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	887a      	ldrh	r2, [r7, #2]
 8006662:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	687a      	ldr	r2, [r7, #4]
 8006668:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	887a      	ldrh	r2, [r7, #2]
 800666e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	887a      	ldrh	r2, [r7, #2]
 8006676:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	2200      	movs	r2, #0
 800667e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	2200      	movs	r2, #0
 8006684:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	685a      	ldr	r2, [r3, #4]
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	f422 42c0 	bic.w	r2, r2, #24576	@ 0x6000
 8006694:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	68db      	ldr	r3, [r3, #12]
 800669a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800669e:	d908      	bls.n	80066b2 <HAL_SPI_TransmitReceive_DMA+0xe2>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	685a      	ldr	r2, [r3, #4]
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80066ae:	605a      	str	r2, [r3, #4]
 80066b0:	e06f      	b.n	8006792 <HAL_SPI_TransmitReceive_DMA+0x1c2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	685a      	ldr	r2, [r3, #4]
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80066c0:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80066c6:	699b      	ldr	r3, [r3, #24]
 80066c8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80066cc:	d126      	bne.n	800671c <HAL_SPI_TransmitReceive_DMA+0x14c>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 80066d2:	f003 0301 	and.w	r3, r3, #1
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d10f      	bne.n	80066fa <HAL_SPI_TransmitReceive_DMA+0x12a>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	685a      	ldr	r2, [r3, #4]
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80066e8:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80066ee:	b29b      	uxth	r3, r3
 80066f0:	085b      	lsrs	r3, r3, #1
 80066f2:	b29a      	uxth	r2, r3
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80066f8:	e010      	b.n	800671c <HAL_SPI_TransmitReceive_DMA+0x14c>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	685a      	ldr	r2, [r3, #4]
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006708:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800670e:	b29b      	uxth	r3, r3
 8006710:	085b      	lsrs	r3, r3, #1
 8006712:	b29b      	uxth	r3, r3
 8006714:	3301      	adds	r3, #1
 8006716:	b29a      	uxth	r2, r3
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006720:	699b      	ldr	r3, [r3, #24]
 8006722:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006726:	d134      	bne.n	8006792 <HAL_SPI_TransmitReceive_DMA+0x1c2>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	685a      	ldr	r2, [r3, #4]
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006736:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800673e:	b29b      	uxth	r3, r3
 8006740:	f003 0301 	and.w	r3, r3, #1
 8006744:	2b00      	cmp	r3, #0
 8006746:	d111      	bne.n	800676c <HAL_SPI_TransmitReceive_DMA+0x19c>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	685a      	ldr	r2, [r3, #4]
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006756:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800675e:	b29b      	uxth	r3, r3
 8006760:	085b      	lsrs	r3, r3, #1
 8006762:	b29a      	uxth	r2, r3
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800676a:	e012      	b.n	8006792 <HAL_SPI_TransmitReceive_DMA+0x1c2>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	685a      	ldr	r2, [r3, #4]
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800677a:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006782:	b29b      	uxth	r3, r3
 8006784:	085b      	lsrs	r3, r3, #1
 8006786:	b29b      	uxth	r3, r3
 8006788:	3301      	adds	r3, #1
 800678a:	b29a      	uxth	r2, r3
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006798:	b2db      	uxtb	r3, r3
 800679a:	2b04      	cmp	r3, #4
 800679c:	d108      	bne.n	80067b0 <HAL_SPI_TransmitReceive_DMA+0x1e0>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80067a2:	4a49      	ldr	r2, [pc, #292]	@ (80068c8 <HAL_SPI_TransmitReceive_DMA+0x2f8>)
 80067a4:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80067aa:	4a48      	ldr	r2, [pc, #288]	@ (80068cc <HAL_SPI_TransmitReceive_DMA+0x2fc>)
 80067ac:	62da      	str	r2, [r3, #44]	@ 0x2c
 80067ae:	e007      	b.n	80067c0 <HAL_SPI_TransmitReceive_DMA+0x1f0>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80067b4:	4a46      	ldr	r2, [pc, #280]	@ (80068d0 <HAL_SPI_TransmitReceive_DMA+0x300>)
 80067b6:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80067bc:	4a45      	ldr	r2, [pc, #276]	@ (80068d4 <HAL_SPI_TransmitReceive_DMA+0x304>)
 80067be:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80067c4:	4a44      	ldr	r2, [pc, #272]	@ (80068d8 <HAL_SPI_TransmitReceive_DMA+0x308>)
 80067c6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80067cc:	2200      	movs	r2, #0
 80067ce:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	330c      	adds	r3, #12
 80067da:	4619      	mov	r1, r3
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067e0:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80067e8:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80067ea:	f7fd fdc3 	bl	8004374 <HAL_DMA_Start_IT>
 80067ee:	4603      	mov	r3, r0
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d00b      	beq.n	800680c <HAL_SPI_TransmitReceive_DMA+0x23c>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80067f8:	f043 0210 	orr.w	r2, r3, #16
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	2200      	movs	r2, #0
 8006804:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8006808:	2301      	movs	r3, #1
 800680a:	e058      	b.n	80068be <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	685a      	ldr	r2, [r3, #4]
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	f042 0201 	orr.w	r2, r2, #1
 800681a:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006820:	2200      	movs	r2, #0
 8006822:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006828:	2200      	movs	r2, #0
 800682a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006830:	2200      	movs	r2, #0
 8006832:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006838:	2200      	movs	r2, #0
 800683a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006844:	4619      	mov	r1, r3
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	330c      	adds	r3, #12
 800684c:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006852:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8006854:	f7fd fd8e 	bl	8004374 <HAL_DMA_Start_IT>
 8006858:	4603      	mov	r3, r0
 800685a:	2b00      	cmp	r3, #0
 800685c:	d00b      	beq.n	8006876 <HAL_SPI_TransmitReceive_DMA+0x2a6>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006862:	f043 0210 	orr.w	r2, r3, #16
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	2200      	movs	r2, #0
 800686e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8006872:	2301      	movs	r3, #1
 8006874:	e023      	b.n	80068be <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006880:	2b40      	cmp	r3, #64	@ 0x40
 8006882:	d007      	beq.n	8006894 <HAL_SPI_TransmitReceive_DMA+0x2c4>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	681a      	ldr	r2, [r3, #0]
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006892:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	2200      	movs	r2, #0
 8006898:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	685a      	ldr	r2, [r3, #4]
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	f042 0220 	orr.w	r2, r2, #32
 80068aa:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	685a      	ldr	r2, [r3, #4]
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	f042 0202 	orr.w	r2, r2, #2
 80068ba:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80068bc:	2300      	movs	r3, #0
}
 80068be:	4618      	mov	r0, r3
 80068c0:	3718      	adds	r7, #24
 80068c2:	46bd      	mov	sp, r7
 80068c4:	bd80      	pop	{r7, pc}
 80068c6:	bf00      	nop
 80068c8:	08006f7b 	.word	0x08006f7b
 80068cc:	08006e27 	.word	0x08006e27
 80068d0:	08006f97 	.word	0x08006f97
 80068d4:	08006ecf 	.word	0x08006ecf
 80068d8:	08006fb3 	.word	0x08006fb3

080068dc <HAL_SPI_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Abort(SPI_HandleTypeDef *hspi)
{
 80068dc:	b580      	push	{r7, lr}
 80068de:	b08a      	sub	sp, #40	@ 0x28
 80068e0:	af02      	add	r7, sp, #8
 80068e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef errorcode;
  __IO uint32_t count;
  __IO uint32_t resetcount;

  /* Initialized local variable  */
  errorcode = HAL_OK;
 80068e4:	2300      	movs	r3, #0
 80068e6:	77fb      	strb	r3, [r7, #31]
  resetcount = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 80068e8:	4b88      	ldr	r3, [pc, #544]	@ (8006b0c <HAL_SPI_Abort+0x230>)
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	4a88      	ldr	r2, [pc, #544]	@ (8006b10 <HAL_SPI_Abort+0x234>)
 80068ee:	fba2 2303 	umull	r2, r3, r2, r3
 80068f2:	0a5b      	lsrs	r3, r3, #9
 80068f4:	2264      	movs	r2, #100	@ 0x64
 80068f6:	fb02 f303 	mul.w	r3, r2, r3
 80068fa:	617b      	str	r3, [r7, #20]
  count = resetcount;
 80068fc:	697b      	ldr	r3, [r7, #20]
 80068fe:	61bb      	str	r3, [r7, #24]

  /* Clear ERRIE interrupt to avoid error interrupts generation during Abort procedure */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_ERRIE);
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	685a      	ldr	r2, [r3, #4]
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	f022 0220 	bic.w	r2, r2, #32
 800690e:	605a      	str	r2, [r3, #4]

  /* Disable TXEIE, RXNEIE and ERRIE(mode fault event, overrun error, TI frame error) interrupts */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE))
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	685b      	ldr	r3, [r3, #4]
 8006916:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800691a:	2b80      	cmp	r3, #128	@ 0x80
 800691c:	d117      	bne.n	800694e <HAL_SPI_Abort+0x72>
  {
    hspi->TxISR = SPI_AbortTx_ISR;
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	4a7c      	ldr	r2, [pc, #496]	@ (8006b14 <HAL_SPI_Abort+0x238>)
 8006922:	651a      	str	r2, [r3, #80]	@ 0x50
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 8006924:	69bb      	ldr	r3, [r7, #24]
 8006926:	2b00      	cmp	r3, #0
 8006928:	d106      	bne.n	8006938 <HAL_SPI_Abort+0x5c>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800692e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8006936:	e008      	b.n	800694a <HAL_SPI_Abort+0x6e>
      }
      count--;
 8006938:	69bb      	ldr	r3, [r7, #24]
 800693a:	3b01      	subs	r3, #1
 800693c:	61bb      	str	r3, [r7, #24]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006944:	b2db      	uxtb	r3, r3
 8006946:	2b07      	cmp	r3, #7
 8006948:	d1ec      	bne.n	8006924 <HAL_SPI_Abort+0x48>
    /* Reset Timeout Counter */
    count = resetcount;
 800694a:	697b      	ldr	r3, [r7, #20]
 800694c:	61bb      	str	r3, [r7, #24]
  }

  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	685b      	ldr	r3, [r3, #4]
 8006954:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006958:	2b40      	cmp	r3, #64	@ 0x40
 800695a:	d117      	bne.n	800698c <HAL_SPI_Abort+0xb0>
  {
    hspi->RxISR = SPI_AbortRx_ISR;
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	4a6e      	ldr	r2, [pc, #440]	@ (8006b18 <HAL_SPI_Abort+0x23c>)
 8006960:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 8006962:	69bb      	ldr	r3, [r7, #24]
 8006964:	2b00      	cmp	r3, #0
 8006966:	d106      	bne.n	8006976 <HAL_SPI_Abort+0x9a>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800696c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8006974:	e008      	b.n	8006988 <HAL_SPI_Abort+0xac>
      }
      count--;
 8006976:	69bb      	ldr	r3, [r7, #24]
 8006978:	3b01      	subs	r3, #1
 800697a:	61bb      	str	r3, [r7, #24]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006982:	b2db      	uxtb	r3, r3
 8006984:	2b07      	cmp	r3, #7
 8006986:	d1ec      	bne.n	8006962 <HAL_SPI_Abort+0x86>
    /* Reset Timeout Counter */
    count = resetcount;
 8006988:	697b      	ldr	r3, [r7, #20]
 800698a:	61bb      	str	r3, [r7, #24]
  }

  /* Disable the SPI DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN))
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	685b      	ldr	r3, [r3, #4]
 8006992:	f003 0302 	and.w	r3, r3, #2
 8006996:	2b02      	cmp	r3, #2
 8006998:	d141      	bne.n	8006a1e <HAL_SPI_Abort+0x142>
  {
    /* Abort the SPI DMA Tx Stream/Channel : use blocking DMA Abort API (no callback) */
    if (hspi->hdmatx != NULL)
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d03d      	beq.n	8006a1e <HAL_SPI_Abort+0x142>
    {
      /* Set the SPI DMA Abort callback :
      will lead to call HAL_SPI_AbortCpltCallback() at end of DMA abort procedure */
      hspi->hdmatx->XferAbortCallback = NULL;
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80069a6:	2200      	movs	r2, #0
 80069a8:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Abort DMA Tx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort(hspi->hdmatx) != HAL_OK)
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80069ae:	4618      	mov	r0, r3
 80069b0:	f7fd fd40 	bl	8004434 <HAL_DMA_Abort>
 80069b4:	4603      	mov	r3, r0
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d002      	beq.n	80069c0 <HAL_SPI_Abort+0xe4>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	2240      	movs	r2, #64	@ 0x40
 80069be:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable Tx DMA Request */
      CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN));
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	685a      	ldr	r2, [r3, #4]
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	f022 0202 	bic.w	r2, r2, #2
 80069ce:	605a      	str	r2, [r3, #4]

      if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 80069d0:	f7fd faee 	bl	8003fb0 <HAL_GetTick>
 80069d4:	4603      	mov	r3, r0
 80069d6:	461a      	mov	r2, r3
 80069d8:	2164      	movs	r1, #100	@ 0x64
 80069da:	6878      	ldr	r0, [r7, #4]
 80069dc:	f000 fc94 	bl	8007308 <SPI_EndRxTxTransaction>
 80069e0:	4603      	mov	r3, r0
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d002      	beq.n	80069ec <HAL_SPI_Abort+0x110>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	2240      	movs	r2, #64	@ 0x40
 80069ea:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable SPI Peripheral */
      __HAL_SPI_DISABLE(hspi);
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	681a      	ldr	r2, [r3, #0]
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80069fa:	601a      	str	r2, [r3, #0]

      /* Empty the FRLVL fifo */
      if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 80069fc:	f7fd fad8 	bl	8003fb0 <HAL_GetTick>
 8006a00:	4603      	mov	r3, r0
 8006a02:	9300      	str	r3, [sp, #0]
 8006a04:	2364      	movs	r3, #100	@ 0x64
 8006a06:	2200      	movs	r2, #0
 8006a08:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8006a0c:	6878      	ldr	r0, [r7, #4]
 8006a0e:	f000 fb8d 	bl	800712c <SPI_WaitFifoStateUntilTimeout>
 8006a12:	4603      	mov	r3, r0
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d002      	beq.n	8006a1e <HAL_SPI_Abort+0x142>
                                        HAL_GetTick()) != HAL_OK)
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	2240      	movs	r2, #64	@ 0x40
 8006a1c:	661a      	str	r2, [r3, #96]	@ 0x60
      }
    }
  }

  /* Disable the SPI DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN))
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	685b      	ldr	r3, [r3, #4]
 8006a24:	f003 0301 	and.w	r3, r3, #1
 8006a28:	2b01      	cmp	r3, #1
 8006a2a:	d143      	bne.n	8006ab4 <HAL_SPI_Abort+0x1d8>
  {
    /* Abort the SPI DMA Rx Stream/Channel : use blocking DMA Abort API (no callback) */
    if (hspi->hdmarx != NULL)
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d03f      	beq.n	8006ab4 <HAL_SPI_Abort+0x1d8>
    {
      /* Set the SPI DMA Abort callback :
      will lead to call HAL_SPI_AbortCpltCallback() at end of DMA abort procedure */
      hspi->hdmarx->XferAbortCallback = NULL;
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a38:	2200      	movs	r2, #0
 8006a3a:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Abort DMA Rx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort(hspi->hdmarx) != HAL_OK)
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a40:	4618      	mov	r0, r3
 8006a42:	f7fd fcf7 	bl	8004434 <HAL_DMA_Abort>
 8006a46:	4603      	mov	r3, r0
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d002      	beq.n	8006a52 <HAL_SPI_Abort+0x176>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	2240      	movs	r2, #64	@ 0x40
 8006a50:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable peripheral */
      __HAL_SPI_DISABLE(hspi);
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	681a      	ldr	r2, [r3, #0]
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006a60:	601a      	str	r2, [r3, #0]

      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8006a62:	f7fd faa5 	bl	8003fb0 <HAL_GetTick>
 8006a66:	4603      	mov	r3, r0
 8006a68:	9300      	str	r3, [sp, #0]
 8006a6a:	2364      	movs	r3, #100	@ 0x64
 8006a6c:	2200      	movs	r2, #0
 8006a6e:	2180      	movs	r1, #128	@ 0x80
 8006a70:	6878      	ldr	r0, [r7, #4]
 8006a72:	f000 fad3 	bl	800701c <SPI_WaitFlagStateUntilTimeout>
 8006a76:	4603      	mov	r3, r0
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d002      	beq.n	8006a82 <HAL_SPI_Abort+0x1a6>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	2240      	movs	r2, #64	@ 0x40
 8006a80:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Empty the FRLVL fifo */
      if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 8006a82:	f7fd fa95 	bl	8003fb0 <HAL_GetTick>
 8006a86:	4603      	mov	r3, r0
 8006a88:	9300      	str	r3, [sp, #0]
 8006a8a:	2364      	movs	r3, #100	@ 0x64
 8006a8c:	2200      	movs	r2, #0
 8006a8e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8006a92:	6878      	ldr	r0, [r7, #4]
 8006a94:	f000 fb4a 	bl	800712c <SPI_WaitFifoStateUntilTimeout>
 8006a98:	4603      	mov	r3, r0
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d002      	beq.n	8006aa4 <HAL_SPI_Abort+0x1c8>
                                        HAL_GetTick()) != HAL_OK)
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	2240      	movs	r2, #64	@ 0x40
 8006aa2:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable Rx DMA Request */
      CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXDMAEN));
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	685a      	ldr	r2, [r3, #4]
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	f022 0201 	bic.w	r2, r2, #1
 8006ab2:	605a      	str	r2, [r3, #4]
    }
  }
  /* Reset Tx and Rx transfer counters */
  hspi->RxXferCount = 0U;
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	2200      	movs	r2, #0
 8006ab8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	2200      	movs	r2, #0
 8006ac0:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Check error during Abort procedure */
  if (hspi->ErrorCode == HAL_SPI_ERROR_ABORT)
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006ac6:	2b40      	cmp	r3, #64	@ 0x40
 8006ac8:	d102      	bne.n	8006ad0 <HAL_SPI_Abort+0x1f4>
  {
    /* return HAL_Error in case of error during Abort procedure */
    errorcode = HAL_ERROR;
 8006aca:	2301      	movs	r3, #1
 8006acc:	77fb      	strb	r3, [r7, #31]
 8006ace:	e002      	b.n	8006ad6 <HAL_SPI_Abort+0x1fa>
  }
  else
  {
    /* Reset errorCode */
    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	2200      	movs	r2, #0
 8006ad4:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear the Error flags in the SR register */
  __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006ad6:	2300      	movs	r3, #0
 8006ad8:	613b      	str	r3, [r7, #16]
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	68db      	ldr	r3, [r3, #12]
 8006ae0:	613b      	str	r3, [r7, #16]
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	689b      	ldr	r3, [r3, #8]
 8006ae8:	613b      	str	r3, [r7, #16]
 8006aea:	693b      	ldr	r3, [r7, #16]
  __HAL_SPI_CLEAR_FREFLAG(hspi);
 8006aec:	2300      	movs	r3, #0
 8006aee:	60fb      	str	r3, [r7, #12]
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	689b      	ldr	r3, [r3, #8]
 8006af6:	60fb      	str	r3, [r7, #12]
 8006af8:	68fb      	ldr	r3, [r7, #12]

  /* Restore hspi->state to ready */
  hspi->State = HAL_SPI_STATE_READY;
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	2201      	movs	r2, #1
 8006afe:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return errorcode;
 8006b02:	7ffb      	ldrb	r3, [r7, #31]
}
 8006b04:	4618      	mov	r0, r3
 8006b06:	3720      	adds	r7, #32
 8006b08:	46bd      	mov	sp, r7
 8006b0a:	bd80      	pop	{r7, pc}
 8006b0c:	20000010 	.word	0x20000010
 8006b10:	057619f1 	.word	0x057619f1
 8006b14:	08007455 	.word	0x08007455
 8006b18:	08007395 	.word	0x08007395

08006b1c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8006b1c:	b580      	push	{r7, lr}
 8006b1e:	b088      	sub	sp, #32
 8006b20:	af00      	add	r7, sp, #0
 8006b22:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	685b      	ldr	r3, [r3, #4]
 8006b2a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	689b      	ldr	r3, [r3, #8]
 8006b32:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006b34:	69bb      	ldr	r3, [r7, #24]
 8006b36:	099b      	lsrs	r3, r3, #6
 8006b38:	f003 0301 	and.w	r3, r3, #1
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d10f      	bne.n	8006b60 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006b40:	69bb      	ldr	r3, [r7, #24]
 8006b42:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d00a      	beq.n	8006b60 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006b4a:	69fb      	ldr	r3, [r7, #28]
 8006b4c:	099b      	lsrs	r3, r3, #6
 8006b4e:	f003 0301 	and.w	r3, r3, #1
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d004      	beq.n	8006b60 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b5a:	6878      	ldr	r0, [r7, #4]
 8006b5c:	4798      	blx	r3
    return;
 8006b5e:	e0d7      	b.n	8006d10 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8006b60:	69bb      	ldr	r3, [r7, #24]
 8006b62:	085b      	lsrs	r3, r3, #1
 8006b64:	f003 0301 	and.w	r3, r3, #1
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d00a      	beq.n	8006b82 <HAL_SPI_IRQHandler+0x66>
 8006b6c:	69fb      	ldr	r3, [r7, #28]
 8006b6e:	09db      	lsrs	r3, r3, #7
 8006b70:	f003 0301 	and.w	r3, r3, #1
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d004      	beq.n	8006b82 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006b7c:	6878      	ldr	r0, [r7, #4]
 8006b7e:	4798      	blx	r3
    return;
 8006b80:	e0c6      	b.n	8006d10 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006b82:	69bb      	ldr	r3, [r7, #24]
 8006b84:	095b      	lsrs	r3, r3, #5
 8006b86:	f003 0301 	and.w	r3, r3, #1
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d10c      	bne.n	8006ba8 <HAL_SPI_IRQHandler+0x8c>
 8006b8e:	69bb      	ldr	r3, [r7, #24]
 8006b90:	099b      	lsrs	r3, r3, #6
 8006b92:	f003 0301 	and.w	r3, r3, #1
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d106      	bne.n	8006ba8 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8006b9a:	69bb      	ldr	r3, [r7, #24]
 8006b9c:	0a1b      	lsrs	r3, r3, #8
 8006b9e:	f003 0301 	and.w	r3, r3, #1
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	f000 80b4 	beq.w	8006d10 <HAL_SPI_IRQHandler+0x1f4>
 8006ba8:	69fb      	ldr	r3, [r7, #28]
 8006baa:	095b      	lsrs	r3, r3, #5
 8006bac:	f003 0301 	and.w	r3, r3, #1
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	f000 80ad 	beq.w	8006d10 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006bb6:	69bb      	ldr	r3, [r7, #24]
 8006bb8:	099b      	lsrs	r3, r3, #6
 8006bba:	f003 0301 	and.w	r3, r3, #1
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d023      	beq.n	8006c0a <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006bc8:	b2db      	uxtb	r3, r3
 8006bca:	2b03      	cmp	r3, #3
 8006bcc:	d011      	beq.n	8006bf2 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006bd2:	f043 0204 	orr.w	r2, r3, #4
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006bda:	2300      	movs	r3, #0
 8006bdc:	617b      	str	r3, [r7, #20]
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	68db      	ldr	r3, [r3, #12]
 8006be4:	617b      	str	r3, [r7, #20]
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	689b      	ldr	r3, [r3, #8]
 8006bec:	617b      	str	r3, [r7, #20]
 8006bee:	697b      	ldr	r3, [r7, #20]
 8006bf0:	e00b      	b.n	8006c0a <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006bf2:	2300      	movs	r3, #0
 8006bf4:	613b      	str	r3, [r7, #16]
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	68db      	ldr	r3, [r3, #12]
 8006bfc:	613b      	str	r3, [r7, #16]
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	689b      	ldr	r3, [r3, #8]
 8006c04:	613b      	str	r3, [r7, #16]
 8006c06:	693b      	ldr	r3, [r7, #16]
        return;
 8006c08:	e082      	b.n	8006d10 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8006c0a:	69bb      	ldr	r3, [r7, #24]
 8006c0c:	095b      	lsrs	r3, r3, #5
 8006c0e:	f003 0301 	and.w	r3, r3, #1
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d014      	beq.n	8006c40 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006c1a:	f043 0201 	orr.w	r2, r3, #1
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8006c22:	2300      	movs	r3, #0
 8006c24:	60fb      	str	r3, [r7, #12]
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	689b      	ldr	r3, [r3, #8]
 8006c2c:	60fb      	str	r3, [r7, #12]
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	681a      	ldr	r2, [r3, #0]
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006c3c:	601a      	str	r2, [r3, #0]
 8006c3e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8006c40:	69bb      	ldr	r3, [r7, #24]
 8006c42:	0a1b      	lsrs	r3, r3, #8
 8006c44:	f003 0301 	and.w	r3, r3, #1
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d00c      	beq.n	8006c66 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006c50:	f043 0208 	orr.w	r2, r3, #8
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8006c58:	2300      	movs	r3, #0
 8006c5a:	60bb      	str	r3, [r7, #8]
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	689b      	ldr	r3, [r3, #8]
 8006c62:	60bb      	str	r3, [r7, #8]
 8006c64:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d04f      	beq.n	8006d0e <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	685a      	ldr	r2, [r3, #4]
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006c7c:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	2201      	movs	r2, #1
 8006c82:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8006c86:	69fb      	ldr	r3, [r7, #28]
 8006c88:	f003 0302 	and.w	r3, r3, #2
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d104      	bne.n	8006c9a <HAL_SPI_IRQHandler+0x17e>
 8006c90:	69fb      	ldr	r3, [r7, #28]
 8006c92:	f003 0301 	and.w	r3, r3, #1
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d034      	beq.n	8006d04 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	685a      	ldr	r2, [r3, #4]
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	f022 0203 	bic.w	r2, r2, #3
 8006ca8:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d011      	beq.n	8006cd6 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006cb6:	4a18      	ldr	r2, [pc, #96]	@ (8006d18 <HAL_SPI_IRQHandler+0x1fc>)
 8006cb8:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006cbe:	4618      	mov	r0, r3
 8006cc0:	f7fd fbf6 	bl	80044b0 <HAL_DMA_Abort_IT>
 8006cc4:	4603      	mov	r3, r0
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d005      	beq.n	8006cd6 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006cce:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d016      	beq.n	8006d0c <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ce2:	4a0d      	ldr	r2, [pc, #52]	@ (8006d18 <HAL_SPI_IRQHandler+0x1fc>)
 8006ce4:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006cea:	4618      	mov	r0, r3
 8006cec:	f7fd fbe0 	bl	80044b0 <HAL_DMA_Abort_IT>
 8006cf0:	4603      	mov	r3, r0
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d00a      	beq.n	8006d0c <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006cfa:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 8006d02:	e003      	b.n	8006d0c <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8006d04:	6878      	ldr	r0, [r7, #4]
 8006d06:	f000 f831 	bl	8006d6c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8006d0a:	e000      	b.n	8006d0e <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8006d0c:	bf00      	nop
    return;
 8006d0e:	bf00      	nop
  }
}
 8006d10:	3720      	adds	r7, #32
 8006d12:	46bd      	mov	sp, r7
 8006d14:	bd80      	pop	{r7, pc}
 8006d16:	bf00      	nop
 8006d18:	08006ff3 	.word	0x08006ff3

08006d1c <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006d1c:	b480      	push	{r7}
 8006d1e:	b083      	sub	sp, #12
 8006d20:	af00      	add	r7, sp, #0
 8006d22:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8006d24:	bf00      	nop
 8006d26:	370c      	adds	r7, #12
 8006d28:	46bd      	mov	sp, r7
 8006d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d2e:	4770      	bx	lr

08006d30 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006d30:	b480      	push	{r7}
 8006d32:	b083      	sub	sp, #12
 8006d34:	af00      	add	r7, sp, #0
 8006d36:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8006d38:	bf00      	nop
 8006d3a:	370c      	adds	r7, #12
 8006d3c:	46bd      	mov	sp, r7
 8006d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d42:	4770      	bx	lr

08006d44 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006d44:	b480      	push	{r7}
 8006d46:	b083      	sub	sp, #12
 8006d48:	af00      	add	r7, sp, #0
 8006d4a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8006d4c:	bf00      	nop
 8006d4e:	370c      	adds	r7, #12
 8006d50:	46bd      	mov	sp, r7
 8006d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d56:	4770      	bx	lr

08006d58 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006d58:	b480      	push	{r7}
 8006d5a:	b083      	sub	sp, #12
 8006d5c:	af00      	add	r7, sp, #0
 8006d5e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8006d60:	bf00      	nop
 8006d62:	370c      	adds	r7, #12
 8006d64:	46bd      	mov	sp, r7
 8006d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d6a:	4770      	bx	lr

08006d6c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8006d6c:	b480      	push	{r7}
 8006d6e:	b083      	sub	sp, #12
 8006d70:	af00      	add	r7, sp, #0
 8006d72:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8006d74:	bf00      	nop
 8006d76:	370c      	adds	r7, #12
 8006d78:	46bd      	mov	sp, r7
 8006d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d7e:	4770      	bx	lr

08006d80 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006d80:	b580      	push	{r7, lr}
 8006d82:	b086      	sub	sp, #24
 8006d84:	af00      	add	r7, sp, #0
 8006d86:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d8c:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006d8e:	f7fd f90f 	bl	8003fb0 <HAL_GetTick>
 8006d92:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	f003 0320 	and.w	r3, r3, #32
 8006d9e:	2b20      	cmp	r3, #32
 8006da0:	d03b      	beq.n	8006e1a <SPI_DMATransmitCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8006da2:	697b      	ldr	r3, [r7, #20]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	685a      	ldr	r2, [r3, #4]
 8006da8:	697b      	ldr	r3, [r7, #20]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	f022 0220 	bic.w	r2, r2, #32
 8006db0:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8006db2:	697b      	ldr	r3, [r7, #20]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	685a      	ldr	r2, [r3, #4]
 8006db8:	697b      	ldr	r3, [r7, #20]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	f022 0202 	bic.w	r2, r2, #2
 8006dc0:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8006dc2:	693a      	ldr	r2, [r7, #16]
 8006dc4:	2164      	movs	r1, #100	@ 0x64
 8006dc6:	6978      	ldr	r0, [r7, #20]
 8006dc8:	f000 fa9e 	bl	8007308 <SPI_EndRxTxTransaction>
 8006dcc:	4603      	mov	r3, r0
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d005      	beq.n	8006dde <SPI_DMATransmitCplt+0x5e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006dd2:	697b      	ldr	r3, [r7, #20]
 8006dd4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006dd6:	f043 0220 	orr.w	r2, r3, #32
 8006dda:	697b      	ldr	r3, [r7, #20]
 8006ddc:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006dde:	697b      	ldr	r3, [r7, #20]
 8006de0:	689b      	ldr	r3, [r3, #8]
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d10a      	bne.n	8006dfc <SPI_DMATransmitCplt+0x7c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006de6:	2300      	movs	r3, #0
 8006de8:	60fb      	str	r3, [r7, #12]
 8006dea:	697b      	ldr	r3, [r7, #20]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	68db      	ldr	r3, [r3, #12]
 8006df0:	60fb      	str	r3, [r7, #12]
 8006df2:	697b      	ldr	r3, [r7, #20]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	689b      	ldr	r3, [r3, #8]
 8006df8:	60fb      	str	r3, [r7, #12]
 8006dfa:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8006dfc:	697b      	ldr	r3, [r7, #20]
 8006dfe:	2200      	movs	r2, #0
 8006e00:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8006e02:	697b      	ldr	r3, [r7, #20]
 8006e04:	2201      	movs	r2, #1
 8006e06:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006e0a:	697b      	ldr	r3, [r7, #20]
 8006e0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d003      	beq.n	8006e1a <SPI_DMATransmitCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8006e12:	6978      	ldr	r0, [r7, #20]
 8006e14:	f7ff ffaa 	bl	8006d6c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8006e18:	e002      	b.n	8006e20 <SPI_DMATransmitCplt+0xa0>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8006e1a:	6978      	ldr	r0, [r7, #20]
 8006e1c:	f7fa fc2a 	bl	8001674 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006e20:	3718      	adds	r7, #24
 8006e22:	46bd      	mov	sp, r7
 8006e24:	bd80      	pop	{r7, pc}

08006e26 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006e26:	b580      	push	{r7, lr}
 8006e28:	b084      	sub	sp, #16
 8006e2a:	af00      	add	r7, sp, #0
 8006e2c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e32:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006e34:	f7fd f8bc 	bl	8003fb0 <HAL_GetTick>
 8006e38:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	f003 0320 	and.w	r3, r3, #32
 8006e44:	2b20      	cmp	r3, #32
 8006e46:	d03c      	beq.n	8006ec2 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	685a      	ldr	r2, [r3, #4]
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	f022 0220 	bic.w	r2, r2, #32
 8006e56:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	689b      	ldr	r3, [r3, #8]
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d10d      	bne.n	8006e7c <SPI_DMAReceiveCplt+0x56>
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	685b      	ldr	r3, [r3, #4]
 8006e64:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006e68:	d108      	bne.n	8006e7c <SPI_DMAReceiveCplt+0x56>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	685a      	ldr	r2, [r3, #4]
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	f022 0203 	bic.w	r2, r2, #3
 8006e78:	605a      	str	r2, [r3, #4]
 8006e7a:	e007      	b.n	8006e8c <SPI_DMAReceiveCplt+0x66>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	685a      	ldr	r2, [r3, #4]
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	f022 0201 	bic.w	r2, r2, #1
 8006e8a:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8006e8c:	68ba      	ldr	r2, [r7, #8]
 8006e8e:	2164      	movs	r1, #100	@ 0x64
 8006e90:	68f8      	ldr	r0, [r7, #12]
 8006e92:	f000 f9e1 	bl	8007258 <SPI_EndRxTransaction>
 8006e96:	4603      	mov	r3, r0
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d002      	beq.n	8006ea2 <SPI_DMAReceiveCplt+0x7c>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	2220      	movs	r2, #32
 8006ea0:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    hspi->RxXferCount = 0U;
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	2200      	movs	r2, #0
 8006ea6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	2201      	movs	r2, #1
 8006eae:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d003      	beq.n	8006ec2 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8006eba:	68f8      	ldr	r0, [r7, #12]
 8006ebc:	f7ff ff56 	bl	8006d6c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8006ec0:	e002      	b.n	8006ec8 <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8006ec2:	68f8      	ldr	r0, [r7, #12]
 8006ec4:	f7ff ff2a 	bl	8006d1c <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006ec8:	3710      	adds	r7, #16
 8006eca:	46bd      	mov	sp, r7
 8006ecc:	bd80      	pop	{r7, pc}

08006ece <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006ece:	b580      	push	{r7, lr}
 8006ed0:	b084      	sub	sp, #16
 8006ed2:	af00      	add	r7, sp, #0
 8006ed4:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006eda:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006edc:	f7fd f868 	bl	8003fb0 <HAL_GetTick>
 8006ee0:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	f003 0320 	and.w	r3, r3, #32
 8006eec:	2b20      	cmp	r3, #32
 8006eee:	d030      	beq.n	8006f52 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	685a      	ldr	r2, [r3, #4]
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	f022 0220 	bic.w	r2, r2, #32
 8006efe:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8006f00:	68ba      	ldr	r2, [r7, #8]
 8006f02:	2164      	movs	r1, #100	@ 0x64
 8006f04:	68f8      	ldr	r0, [r7, #12]
 8006f06:	f000 f9ff 	bl	8007308 <SPI_EndRxTxTransaction>
 8006f0a:	4603      	mov	r3, r0
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d005      	beq.n	8006f1c <SPI_DMATransmitReceiveCplt+0x4e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f14:	f043 0220 	orr.w	r2, r3, #32
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	685a      	ldr	r2, [r3, #4]
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	f022 0203 	bic.w	r2, r2, #3
 8006f2a:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	2200      	movs	r2, #0
 8006f30:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->RxXferCount = 0U;
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	2200      	movs	r2, #0
 8006f36:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	2201      	movs	r2, #1
 8006f3e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d003      	beq.n	8006f52 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8006f4a:	68f8      	ldr	r0, [r7, #12]
 8006f4c:	f7ff ff0e 	bl	8006d6c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8006f50:	e002      	b.n	8006f58 <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8006f52:	68f8      	ldr	r0, [r7, #12]
 8006f54:	f7fa fb76 	bl	8001644 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006f58:	3710      	adds	r7, #16
 8006f5a:	46bd      	mov	sp, r7
 8006f5c:	bd80      	pop	{r7, pc}

08006f5e <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006f5e:	b580      	push	{r7, lr}
 8006f60:	b084      	sub	sp, #16
 8006f62:	af00      	add	r7, sp, #0
 8006f64:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f6a:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8006f6c:	68f8      	ldr	r0, [r7, #12]
 8006f6e:	f7ff fedf 	bl	8006d30 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006f72:	bf00      	nop
 8006f74:	3710      	adds	r7, #16
 8006f76:	46bd      	mov	sp, r7
 8006f78:	bd80      	pop	{r7, pc}

08006f7a <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006f7a:	b580      	push	{r7, lr}
 8006f7c:	b084      	sub	sp, #16
 8006f7e:	af00      	add	r7, sp, #0
 8006f80:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f86:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8006f88:	68f8      	ldr	r0, [r7, #12]
 8006f8a:	f7ff fedb 	bl	8006d44 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006f8e:	bf00      	nop
 8006f90:	3710      	adds	r7, #16
 8006f92:	46bd      	mov	sp, r7
 8006f94:	bd80      	pop	{r7, pc}

08006f96 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006f96:	b580      	push	{r7, lr}
 8006f98:	b084      	sub	sp, #16
 8006f9a:	af00      	add	r7, sp, #0
 8006f9c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fa2:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8006fa4:	68f8      	ldr	r0, [r7, #12]
 8006fa6:	f7ff fed7 	bl	8006d58 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006faa:	bf00      	nop
 8006fac:	3710      	adds	r7, #16
 8006fae:	46bd      	mov	sp, r7
 8006fb0:	bd80      	pop	{r7, pc}

08006fb2 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8006fb2:	b580      	push	{r7, lr}
 8006fb4:	b084      	sub	sp, #16
 8006fb6:	af00      	add	r7, sp, #0
 8006fb8:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fbe:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	685a      	ldr	r2, [r3, #4]
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	f022 0203 	bic.w	r2, r2, #3
 8006fce:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006fd4:	f043 0210 	orr.w	r2, r3, #16
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	2201      	movs	r2, #1
 8006fe0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006fe4:	68f8      	ldr	r0, [r7, #12]
 8006fe6:	f7ff fec1 	bl	8006d6c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006fea:	bf00      	nop
 8006fec:	3710      	adds	r7, #16
 8006fee:	46bd      	mov	sp, r7
 8006ff0:	bd80      	pop	{r7, pc}

08006ff2 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006ff2:	b580      	push	{r7, lr}
 8006ff4:	b084      	sub	sp, #16
 8006ff6:	af00      	add	r7, sp, #0
 8006ff8:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ffe:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	2200      	movs	r2, #0
 8007004:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	2200      	movs	r2, #0
 800700c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800700e:	68f8      	ldr	r0, [r7, #12]
 8007010:	f7ff feac 	bl	8006d6c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007014:	bf00      	nop
 8007016:	3710      	adds	r7, #16
 8007018:	46bd      	mov	sp, r7
 800701a:	bd80      	pop	{r7, pc}

0800701c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800701c:	b580      	push	{r7, lr}
 800701e:	b088      	sub	sp, #32
 8007020:	af00      	add	r7, sp, #0
 8007022:	60f8      	str	r0, [r7, #12]
 8007024:	60b9      	str	r1, [r7, #8]
 8007026:	603b      	str	r3, [r7, #0]
 8007028:	4613      	mov	r3, r2
 800702a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800702c:	f7fc ffc0 	bl	8003fb0 <HAL_GetTick>
 8007030:	4602      	mov	r2, r0
 8007032:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007034:	1a9b      	subs	r3, r3, r2
 8007036:	683a      	ldr	r2, [r7, #0]
 8007038:	4413      	add	r3, r2
 800703a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800703c:	f7fc ffb8 	bl	8003fb0 <HAL_GetTick>
 8007040:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007042:	4b39      	ldr	r3, [pc, #228]	@ (8007128 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	015b      	lsls	r3, r3, #5
 8007048:	0d1b      	lsrs	r3, r3, #20
 800704a:	69fa      	ldr	r2, [r7, #28]
 800704c:	fb02 f303 	mul.w	r3, r2, r3
 8007050:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007052:	e054      	b.n	80070fe <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007054:	683b      	ldr	r3, [r7, #0]
 8007056:	f1b3 3fff 	cmp.w	r3, #4294967295
 800705a:	d050      	beq.n	80070fe <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800705c:	f7fc ffa8 	bl	8003fb0 <HAL_GetTick>
 8007060:	4602      	mov	r2, r0
 8007062:	69bb      	ldr	r3, [r7, #24]
 8007064:	1ad3      	subs	r3, r2, r3
 8007066:	69fa      	ldr	r2, [r7, #28]
 8007068:	429a      	cmp	r2, r3
 800706a:	d902      	bls.n	8007072 <SPI_WaitFlagStateUntilTimeout+0x56>
 800706c:	69fb      	ldr	r3, [r7, #28]
 800706e:	2b00      	cmp	r3, #0
 8007070:	d13d      	bne.n	80070ee <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	685a      	ldr	r2, [r3, #4]
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007080:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	685b      	ldr	r3, [r3, #4]
 8007086:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800708a:	d111      	bne.n	80070b0 <SPI_WaitFlagStateUntilTimeout+0x94>
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	689b      	ldr	r3, [r3, #8]
 8007090:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007094:	d004      	beq.n	80070a0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	689b      	ldr	r3, [r3, #8]
 800709a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800709e:	d107      	bne.n	80070b0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	681a      	ldr	r2, [r3, #0]
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80070ae:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070b4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80070b8:	d10f      	bne.n	80070da <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	681a      	ldr	r2, [r3, #0]
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80070c8:	601a      	str	r2, [r3, #0]
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	681a      	ldr	r2, [r3, #0]
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80070d8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	2201      	movs	r2, #1
 80070de:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	2200      	movs	r2, #0
 80070e6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80070ea:	2303      	movs	r3, #3
 80070ec:	e017      	b.n	800711e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80070ee:	697b      	ldr	r3, [r7, #20]
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d101      	bne.n	80070f8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80070f4:	2300      	movs	r3, #0
 80070f6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80070f8:	697b      	ldr	r3, [r7, #20]
 80070fa:	3b01      	subs	r3, #1
 80070fc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	689a      	ldr	r2, [r3, #8]
 8007104:	68bb      	ldr	r3, [r7, #8]
 8007106:	4013      	ands	r3, r2
 8007108:	68ba      	ldr	r2, [r7, #8]
 800710a:	429a      	cmp	r2, r3
 800710c:	bf0c      	ite	eq
 800710e:	2301      	moveq	r3, #1
 8007110:	2300      	movne	r3, #0
 8007112:	b2db      	uxtb	r3, r3
 8007114:	461a      	mov	r2, r3
 8007116:	79fb      	ldrb	r3, [r7, #7]
 8007118:	429a      	cmp	r2, r3
 800711a:	d19b      	bne.n	8007054 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800711c:	2300      	movs	r3, #0
}
 800711e:	4618      	mov	r0, r3
 8007120:	3720      	adds	r7, #32
 8007122:	46bd      	mov	sp, r7
 8007124:	bd80      	pop	{r7, pc}
 8007126:	bf00      	nop
 8007128:	20000010 	.word	0x20000010

0800712c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800712c:	b580      	push	{r7, lr}
 800712e:	b08a      	sub	sp, #40	@ 0x28
 8007130:	af00      	add	r7, sp, #0
 8007132:	60f8      	str	r0, [r7, #12]
 8007134:	60b9      	str	r1, [r7, #8]
 8007136:	607a      	str	r2, [r7, #4]
 8007138:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800713a:	2300      	movs	r3, #0
 800713c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800713e:	f7fc ff37 	bl	8003fb0 <HAL_GetTick>
 8007142:	4602      	mov	r2, r0
 8007144:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007146:	1a9b      	subs	r3, r3, r2
 8007148:	683a      	ldr	r2, [r7, #0]
 800714a:	4413      	add	r3, r2
 800714c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800714e:	f7fc ff2f 	bl	8003fb0 <HAL_GetTick>
 8007152:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	330c      	adds	r3, #12
 800715a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800715c:	4b3d      	ldr	r3, [pc, #244]	@ (8007254 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800715e:	681a      	ldr	r2, [r3, #0]
 8007160:	4613      	mov	r3, r2
 8007162:	009b      	lsls	r3, r3, #2
 8007164:	4413      	add	r3, r2
 8007166:	00da      	lsls	r2, r3, #3
 8007168:	1ad3      	subs	r3, r2, r3
 800716a:	0d1b      	lsrs	r3, r3, #20
 800716c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800716e:	fb02 f303 	mul.w	r3, r2, r3
 8007172:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8007174:	e060      	b.n	8007238 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8007176:	68bb      	ldr	r3, [r7, #8]
 8007178:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800717c:	d107      	bne.n	800718e <SPI_WaitFifoStateUntilTimeout+0x62>
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	2b00      	cmp	r3, #0
 8007182:	d104      	bne.n	800718e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8007184:	69fb      	ldr	r3, [r7, #28]
 8007186:	781b      	ldrb	r3, [r3, #0]
 8007188:	b2db      	uxtb	r3, r3
 800718a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800718c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800718e:	683b      	ldr	r3, [r7, #0]
 8007190:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007194:	d050      	beq.n	8007238 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007196:	f7fc ff0b 	bl	8003fb0 <HAL_GetTick>
 800719a:	4602      	mov	r2, r0
 800719c:	6a3b      	ldr	r3, [r7, #32]
 800719e:	1ad3      	subs	r3, r2, r3
 80071a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80071a2:	429a      	cmp	r2, r3
 80071a4:	d902      	bls.n	80071ac <SPI_WaitFifoStateUntilTimeout+0x80>
 80071a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d13d      	bne.n	8007228 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	685a      	ldr	r2, [r3, #4]
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80071ba:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	685b      	ldr	r3, [r3, #4]
 80071c0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80071c4:	d111      	bne.n	80071ea <SPI_WaitFifoStateUntilTimeout+0xbe>
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	689b      	ldr	r3, [r3, #8]
 80071ca:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80071ce:	d004      	beq.n	80071da <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	689b      	ldr	r3, [r3, #8]
 80071d4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80071d8:	d107      	bne.n	80071ea <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	681a      	ldr	r2, [r3, #0]
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80071e8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071ee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80071f2:	d10f      	bne.n	8007214 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	681a      	ldr	r2, [r3, #0]
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007202:	601a      	str	r2, [r3, #0]
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	681a      	ldr	r2, [r3, #0]
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007212:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	2201      	movs	r2, #1
 8007218:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	2200      	movs	r2, #0
 8007220:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8007224:	2303      	movs	r3, #3
 8007226:	e010      	b.n	800724a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007228:	69bb      	ldr	r3, [r7, #24]
 800722a:	2b00      	cmp	r3, #0
 800722c:	d101      	bne.n	8007232 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800722e:	2300      	movs	r3, #0
 8007230:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8007232:	69bb      	ldr	r3, [r7, #24]
 8007234:	3b01      	subs	r3, #1
 8007236:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	689a      	ldr	r2, [r3, #8]
 800723e:	68bb      	ldr	r3, [r7, #8]
 8007240:	4013      	ands	r3, r2
 8007242:	687a      	ldr	r2, [r7, #4]
 8007244:	429a      	cmp	r2, r3
 8007246:	d196      	bne.n	8007176 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8007248:	2300      	movs	r3, #0
}
 800724a:	4618      	mov	r0, r3
 800724c:	3728      	adds	r7, #40	@ 0x28
 800724e:	46bd      	mov	sp, r7
 8007250:	bd80      	pop	{r7, pc}
 8007252:	bf00      	nop
 8007254:	20000010 	.word	0x20000010

08007258 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8007258:	b580      	push	{r7, lr}
 800725a:	b086      	sub	sp, #24
 800725c:	af02      	add	r7, sp, #8
 800725e:	60f8      	str	r0, [r7, #12]
 8007260:	60b9      	str	r1, [r7, #8]
 8007262:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	685b      	ldr	r3, [r3, #4]
 8007268:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800726c:	d111      	bne.n	8007292 <SPI_EndRxTransaction+0x3a>
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	689b      	ldr	r3, [r3, #8]
 8007272:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007276:	d004      	beq.n	8007282 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	689b      	ldr	r3, [r3, #8]
 800727c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007280:	d107      	bne.n	8007292 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	681a      	ldr	r2, [r3, #0]
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007290:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	9300      	str	r3, [sp, #0]
 8007296:	68bb      	ldr	r3, [r7, #8]
 8007298:	2200      	movs	r2, #0
 800729a:	2180      	movs	r1, #128	@ 0x80
 800729c:	68f8      	ldr	r0, [r7, #12]
 800729e:	f7ff febd 	bl	800701c <SPI_WaitFlagStateUntilTimeout>
 80072a2:	4603      	mov	r3, r0
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d007      	beq.n	80072b8 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80072ac:	f043 0220 	orr.w	r2, r3, #32
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80072b4:	2303      	movs	r3, #3
 80072b6:	e023      	b.n	8007300 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	685b      	ldr	r3, [r3, #4]
 80072bc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80072c0:	d11d      	bne.n	80072fe <SPI_EndRxTransaction+0xa6>
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	689b      	ldr	r3, [r3, #8]
 80072c6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80072ca:	d004      	beq.n	80072d6 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	689b      	ldr	r3, [r3, #8]
 80072d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80072d4:	d113      	bne.n	80072fe <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	9300      	str	r3, [sp, #0]
 80072da:	68bb      	ldr	r3, [r7, #8]
 80072dc:	2200      	movs	r2, #0
 80072de:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80072e2:	68f8      	ldr	r0, [r7, #12]
 80072e4:	f7ff ff22 	bl	800712c <SPI_WaitFifoStateUntilTimeout>
 80072e8:	4603      	mov	r3, r0
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d007      	beq.n	80072fe <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80072f2:	f043 0220 	orr.w	r2, r3, #32
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 80072fa:	2303      	movs	r3, #3
 80072fc:	e000      	b.n	8007300 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 80072fe:	2300      	movs	r3, #0
}
 8007300:	4618      	mov	r0, r3
 8007302:	3710      	adds	r7, #16
 8007304:	46bd      	mov	sp, r7
 8007306:	bd80      	pop	{r7, pc}

08007308 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007308:	b580      	push	{r7, lr}
 800730a:	b086      	sub	sp, #24
 800730c:	af02      	add	r7, sp, #8
 800730e:	60f8      	str	r0, [r7, #12]
 8007310:	60b9      	str	r1, [r7, #8]
 8007312:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	9300      	str	r3, [sp, #0]
 8007318:	68bb      	ldr	r3, [r7, #8]
 800731a:	2200      	movs	r2, #0
 800731c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8007320:	68f8      	ldr	r0, [r7, #12]
 8007322:	f7ff ff03 	bl	800712c <SPI_WaitFifoStateUntilTimeout>
 8007326:	4603      	mov	r3, r0
 8007328:	2b00      	cmp	r3, #0
 800732a:	d007      	beq.n	800733c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007330:	f043 0220 	orr.w	r2, r3, #32
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007338:	2303      	movs	r3, #3
 800733a:	e027      	b.n	800738c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	9300      	str	r3, [sp, #0]
 8007340:	68bb      	ldr	r3, [r7, #8]
 8007342:	2200      	movs	r2, #0
 8007344:	2180      	movs	r1, #128	@ 0x80
 8007346:	68f8      	ldr	r0, [r7, #12]
 8007348:	f7ff fe68 	bl	800701c <SPI_WaitFlagStateUntilTimeout>
 800734c:	4603      	mov	r3, r0
 800734e:	2b00      	cmp	r3, #0
 8007350:	d007      	beq.n	8007362 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007356:	f043 0220 	orr.w	r2, r3, #32
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800735e:	2303      	movs	r3, #3
 8007360:	e014      	b.n	800738c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	9300      	str	r3, [sp, #0]
 8007366:	68bb      	ldr	r3, [r7, #8]
 8007368:	2200      	movs	r2, #0
 800736a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800736e:	68f8      	ldr	r0, [r7, #12]
 8007370:	f7ff fedc 	bl	800712c <SPI_WaitFifoStateUntilTimeout>
 8007374:	4603      	mov	r3, r0
 8007376:	2b00      	cmp	r3, #0
 8007378:	d007      	beq.n	800738a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800737e:	f043 0220 	orr.w	r2, r3, #32
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007386:	2303      	movs	r3, #3
 8007388:	e000      	b.n	800738c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800738a:	2300      	movs	r3, #0
}
 800738c:	4618      	mov	r0, r3
 800738e:	3710      	adds	r7, #16
 8007390:	46bd      	mov	sp, r7
 8007392:	bd80      	pop	{r7, pc}

08007394 <SPI_AbortRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortRx_ISR(SPI_HandleTypeDef *hspi)
{
 8007394:	b580      	push	{r7, lr}
 8007396:	b086      	sub	sp, #24
 8007398:	af02      	add	r7, sp, #8
 800739a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	681a      	ldr	r2, [r3, #0]
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80073aa:	601a      	str	r2, [r3, #0]

  count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 80073ac:	4b27      	ldr	r3, [pc, #156]	@ (800744c <SPI_AbortRx_ISR+0xb8>)
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	4a27      	ldr	r2, [pc, #156]	@ (8007450 <SPI_AbortRx_ISR+0xbc>)
 80073b2:	fba2 2303 	umull	r2, r3, r2, r3
 80073b6:	0a5b      	lsrs	r3, r3, #9
 80073b8:	2264      	movs	r2, #100	@ 0x64
 80073ba:	fb02 f303 	mul.w	r3, r2, r3
 80073be:	60fb      	str	r3, [r7, #12]

  /* Disable RXNEIE interrupt */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXNEIE));
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	685a      	ldr	r2, [r3, #4]
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80073ce:	605a      	str	r2, [r3, #4]

  /* Check RXNEIE is disabled */
  do
  {
    if (count == 0U)
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d106      	bne.n	80073e4 <SPI_AbortRx_ISR+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80073da:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	661a      	str	r2, [r3, #96]	@ 0x60
      break;
 80073e2:	e009      	b.n	80073f8 <SPI_AbortRx_ISR+0x64>
    }
    count--;
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	3b01      	subs	r3, #1
 80073e8:	60fb      	str	r3, [r7, #12]
  } while (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE));
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	685b      	ldr	r3, [r3, #4]
 80073f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073f4:	2b40      	cmp	r3, #64	@ 0x40
 80073f6:	d0eb      	beq.n	80073d0 <SPI_AbortRx_ISR+0x3c>

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 80073f8:	f7fc fdda 	bl	8003fb0 <HAL_GetTick>
 80073fc:	4603      	mov	r3, r0
 80073fe:	9300      	str	r3, [sp, #0]
 8007400:	2364      	movs	r3, #100	@ 0x64
 8007402:	2200      	movs	r2, #0
 8007404:	2180      	movs	r1, #128	@ 0x80
 8007406:	6878      	ldr	r0, [r7, #4]
 8007408:	f7ff fe08 	bl	800701c <SPI_WaitFlagStateUntilTimeout>
 800740c:	4603      	mov	r3, r0
 800740e:	2b00      	cmp	r3, #0
 8007410:	d002      	beq.n	8007418 <SPI_AbortRx_ISR+0x84>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	2240      	movs	r2, #64	@ 0x40
 8007416:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Empty the FRLVL fifo */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 8007418:	f7fc fdca 	bl	8003fb0 <HAL_GetTick>
 800741c:	4603      	mov	r3, r0
 800741e:	9300      	str	r3, [sp, #0]
 8007420:	2364      	movs	r3, #100	@ 0x64
 8007422:	2200      	movs	r2, #0
 8007424:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8007428:	6878      	ldr	r0, [r7, #4]
 800742a:	f7ff fe7f 	bl	800712c <SPI_WaitFifoStateUntilTimeout>
 800742e:	4603      	mov	r3, r0
 8007430:	2b00      	cmp	r3, #0
 8007432:	d002      	beq.n	800743a <SPI_AbortRx_ISR+0xa6>
                                    HAL_GetTick()) != HAL_OK)
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	2240      	movs	r2, #64	@ 0x40
 8007438:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  hspi->State = HAL_SPI_STATE_ABORT;
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	2207      	movs	r2, #7
 800743e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
}
 8007442:	bf00      	nop
 8007444:	3710      	adds	r7, #16
 8007446:	46bd      	mov	sp, r7
 8007448:	bd80      	pop	{r7, pc}
 800744a:	bf00      	nop
 800744c:	20000010 	.word	0x20000010
 8007450:	057619f1 	.word	0x057619f1

08007454 <SPI_AbortTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortTx_ISR(SPI_HandleTypeDef *hspi)
{
 8007454:	b580      	push	{r7, lr}
 8007456:	b086      	sub	sp, #24
 8007458:	af02      	add	r7, sp, #8
 800745a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 800745c:	4b4c      	ldr	r3, [pc, #304]	@ (8007590 <SPI_AbortTx_ISR+0x13c>)
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	4a4c      	ldr	r2, [pc, #304]	@ (8007594 <SPI_AbortTx_ISR+0x140>)
 8007462:	fba2 2303 	umull	r2, r3, r2, r3
 8007466:	0a5b      	lsrs	r3, r3, #9
 8007468:	2264      	movs	r2, #100	@ 0x64
 800746a:	fb02 f303 	mul.w	r3, r2, r3
 800746e:	60fb      	str	r3, [r7, #12]

  /* Disable TXEIE interrupt */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXEIE));
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	685a      	ldr	r2, [r3, #4]
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800747e:	605a      	str	r2, [r3, #4]

  /* Check TXEIE is disabled */
  do
  {
    if (count == 0U)
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	2b00      	cmp	r3, #0
 8007484:	d106      	bne.n	8007494 <SPI_AbortTx_ISR+0x40>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800748a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	661a      	str	r2, [r3, #96]	@ 0x60
      break;
 8007492:	e009      	b.n	80074a8 <SPI_AbortTx_ISR+0x54>
    }
    count--;
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	3b01      	subs	r3, #1
 8007498:	60fb      	str	r3, [r7, #12]
  } while (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE));
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	685b      	ldr	r3, [r3, #4]
 80074a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80074a4:	2b80      	cmp	r3, #128	@ 0x80
 80074a6:	d0eb      	beq.n	8007480 <SPI_AbortTx_ISR+0x2c>

  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 80074a8:	f7fc fd82 	bl	8003fb0 <HAL_GetTick>
 80074ac:	4603      	mov	r3, r0
 80074ae:	461a      	mov	r2, r3
 80074b0:	2164      	movs	r1, #100	@ 0x64
 80074b2:	6878      	ldr	r0, [r7, #4]
 80074b4:	f7ff ff28 	bl	8007308 <SPI_EndRxTxTransaction>
 80074b8:	4603      	mov	r3, r0
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d002      	beq.n	80074c4 <SPI_AbortTx_ISR+0x70>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	2240      	movs	r2, #64	@ 0x40
 80074c2:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	681a      	ldr	r2, [r3, #0]
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80074d2:	601a      	str	r2, [r3, #0]

  /* Empty the FRLVL fifo */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 80074d4:	f7fc fd6c 	bl	8003fb0 <HAL_GetTick>
 80074d8:	4603      	mov	r3, r0
 80074da:	9300      	str	r3, [sp, #0]
 80074dc:	2364      	movs	r3, #100	@ 0x64
 80074de:	2200      	movs	r2, #0
 80074e0:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80074e4:	6878      	ldr	r0, [r7, #4]
 80074e6:	f7ff fe21 	bl	800712c <SPI_WaitFifoStateUntilTimeout>
 80074ea:	4603      	mov	r3, r0
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d002      	beq.n	80074f6 <SPI_AbortTx_ISR+0xa2>
                                    HAL_GetTick()) != HAL_OK)
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	2240      	movs	r2, #64	@ 0x40
 80074f4:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Check case of Full-Duplex Mode and disable directly RXNEIE interrupt */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	685b      	ldr	r3, [r3, #4]
 80074fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007500:	2b40      	cmp	r3, #64	@ 0x40
 8007502:	d13c      	bne.n	800757e <SPI_AbortTx_ISR+0x12a>
  {
    /* Disable RXNEIE interrupt */
    CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXNEIE));
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	685a      	ldr	r2, [r3, #4]
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007512:	605a      	str	r2, [r3, #4]

    /* Check RXNEIE is disabled */
    do
    {
      if (count == 0U)
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	2b00      	cmp	r3, #0
 8007518:	d106      	bne.n	8007528 <SPI_AbortTx_ISR+0xd4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800751e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8007526:	e009      	b.n	800753c <SPI_AbortTx_ISR+0xe8>
      }
      count--;
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	3b01      	subs	r3, #1
 800752c:	60fb      	str	r3, [r7, #12]
    } while (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE));
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	685b      	ldr	r3, [r3, #4]
 8007534:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007538:	2b40      	cmp	r3, #64	@ 0x40
 800753a:	d0eb      	beq.n	8007514 <SPI_AbortTx_ISR+0xc0>

    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 800753c:	f7fc fd38 	bl	8003fb0 <HAL_GetTick>
 8007540:	4603      	mov	r3, r0
 8007542:	9300      	str	r3, [sp, #0]
 8007544:	2364      	movs	r3, #100	@ 0x64
 8007546:	2200      	movs	r2, #0
 8007548:	2180      	movs	r1, #128	@ 0x80
 800754a:	6878      	ldr	r0, [r7, #4]
 800754c:	f7ff fd66 	bl	800701c <SPI_WaitFlagStateUntilTimeout>
 8007550:	4603      	mov	r3, r0
 8007552:	2b00      	cmp	r3, #0
 8007554:	d002      	beq.n	800755c <SPI_AbortTx_ISR+0x108>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	2240      	movs	r2, #64	@ 0x40
 800755a:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 800755c:	f7fc fd28 	bl	8003fb0 <HAL_GetTick>
 8007560:	4603      	mov	r3, r0
 8007562:	9300      	str	r3, [sp, #0]
 8007564:	2364      	movs	r3, #100	@ 0x64
 8007566:	2200      	movs	r2, #0
 8007568:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800756c:	6878      	ldr	r0, [r7, #4]
 800756e:	f7ff fddd 	bl	800712c <SPI_WaitFifoStateUntilTimeout>
 8007572:	4603      	mov	r3, r0
 8007574:	2b00      	cmp	r3, #0
 8007576:	d002      	beq.n	800757e <SPI_AbortTx_ISR+0x12a>
                                      HAL_GetTick()) != HAL_OK)
    {
      hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	2240      	movs	r2, #64	@ 0x40
 800757c:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }
  hspi->State = HAL_SPI_STATE_ABORT;
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	2207      	movs	r2, #7
 8007582:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
}
 8007586:	bf00      	nop
 8007588:	3710      	adds	r7, #16
 800758a:	46bd      	mov	sp, r7
 800758c:	bd80      	pop	{r7, pc}
 800758e:	bf00      	nop
 8007590:	20000010 	.word	0x20000010
 8007594:	057619f1 	.word	0x057619f1

08007598 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007598:	b580      	push	{r7, lr}
 800759a:	b082      	sub	sp, #8
 800759c:	af00      	add	r7, sp, #0
 800759e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d101      	bne.n	80075aa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80075a6:	2301      	movs	r3, #1
 80075a8:	e049      	b.n	800763e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80075b0:	b2db      	uxtb	r3, r3
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d106      	bne.n	80075c4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	2200      	movs	r2, #0
 80075ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80075be:	6878      	ldr	r0, [r7, #4]
 80075c0:	f7fb fb22 	bl	8002c08 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	2202      	movs	r2, #2
 80075c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681a      	ldr	r2, [r3, #0]
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	3304      	adds	r3, #4
 80075d4:	4619      	mov	r1, r3
 80075d6:	4610      	mov	r0, r2
 80075d8:	f000 fa82 	bl	8007ae0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	2201      	movs	r2, #1
 80075e0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	2201      	movs	r2, #1
 80075e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	2201      	movs	r2, #1
 80075f0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	2201      	movs	r2, #1
 80075f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	2201      	movs	r2, #1
 8007600:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	2201      	movs	r2, #1
 8007608:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	2201      	movs	r2, #1
 8007610:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	2201      	movs	r2, #1
 8007618:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	2201      	movs	r2, #1
 8007620:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	2201      	movs	r2, #1
 8007628:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	2201      	movs	r2, #1
 8007630:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	2201      	movs	r2, #1
 8007638:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800763c:	2300      	movs	r3, #0
}
 800763e:	4618      	mov	r0, r3
 8007640:	3708      	adds	r7, #8
 8007642:	46bd      	mov	sp, r7
 8007644:	bd80      	pop	{r7, pc}
	...

08007648 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007648:	b480      	push	{r7}
 800764a:	b085      	sub	sp, #20
 800764c:	af00      	add	r7, sp, #0
 800764e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007656:	b2db      	uxtb	r3, r3
 8007658:	2b01      	cmp	r3, #1
 800765a:	d001      	beq.n	8007660 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800765c:	2301      	movs	r3, #1
 800765e:	e03b      	b.n	80076d8 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	2202      	movs	r2, #2
 8007664:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	68da      	ldr	r2, [r3, #12]
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	f042 0201 	orr.w	r2, r2, #1
 8007676:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	4a19      	ldr	r2, [pc, #100]	@ (80076e4 <HAL_TIM_Base_Start_IT+0x9c>)
 800767e:	4293      	cmp	r3, r2
 8007680:	d009      	beq.n	8007696 <HAL_TIM_Base_Start_IT+0x4e>
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800768a:	d004      	beq.n	8007696 <HAL_TIM_Base_Start_IT+0x4e>
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	4a15      	ldr	r2, [pc, #84]	@ (80076e8 <HAL_TIM_Base_Start_IT+0xa0>)
 8007692:	4293      	cmp	r3, r2
 8007694:	d115      	bne.n	80076c2 <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	689a      	ldr	r2, [r3, #8]
 800769c:	4b13      	ldr	r3, [pc, #76]	@ (80076ec <HAL_TIM_Base_Start_IT+0xa4>)
 800769e:	4013      	ands	r3, r2
 80076a0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	2b06      	cmp	r3, #6
 80076a6:	d015      	beq.n	80076d4 <HAL_TIM_Base_Start_IT+0x8c>
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80076ae:	d011      	beq.n	80076d4 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	681a      	ldr	r2, [r3, #0]
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	f042 0201 	orr.w	r2, r2, #1
 80076be:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80076c0:	e008      	b.n	80076d4 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	681a      	ldr	r2, [r3, #0]
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	f042 0201 	orr.w	r2, r2, #1
 80076d0:	601a      	str	r2, [r3, #0]
 80076d2:	e000      	b.n	80076d6 <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80076d4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80076d6:	2300      	movs	r3, #0
}
 80076d8:	4618      	mov	r0, r3
 80076da:	3714      	adds	r7, #20
 80076dc:	46bd      	mov	sp, r7
 80076de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e2:	4770      	bx	lr
 80076e4:	40012c00 	.word	0x40012c00
 80076e8:	40014000 	.word	0x40014000
 80076ec:	00010007 	.word	0x00010007

080076f0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80076f0:	b580      	push	{r7, lr}
 80076f2:	b084      	sub	sp, #16
 80076f4:	af00      	add	r7, sp, #0
 80076f6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	68db      	ldr	r3, [r3, #12]
 80076fe:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	691b      	ldr	r3, [r3, #16]
 8007706:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007708:	68bb      	ldr	r3, [r7, #8]
 800770a:	f003 0302 	and.w	r3, r3, #2
 800770e:	2b00      	cmp	r3, #0
 8007710:	d020      	beq.n	8007754 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	f003 0302 	and.w	r3, r3, #2
 8007718:	2b00      	cmp	r3, #0
 800771a:	d01b      	beq.n	8007754 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	f06f 0202 	mvn.w	r2, #2
 8007724:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	2201      	movs	r2, #1
 800772a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	699b      	ldr	r3, [r3, #24]
 8007732:	f003 0303 	and.w	r3, r3, #3
 8007736:	2b00      	cmp	r3, #0
 8007738:	d003      	beq.n	8007742 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800773a:	6878      	ldr	r0, [r7, #4]
 800773c:	f000 f9b2 	bl	8007aa4 <HAL_TIM_IC_CaptureCallback>
 8007740:	e005      	b.n	800774e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007742:	6878      	ldr	r0, [r7, #4]
 8007744:	f000 f9a4 	bl	8007a90 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007748:	6878      	ldr	r0, [r7, #4]
 800774a:	f000 f9b5 	bl	8007ab8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	2200      	movs	r2, #0
 8007752:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007754:	68bb      	ldr	r3, [r7, #8]
 8007756:	f003 0304 	and.w	r3, r3, #4
 800775a:	2b00      	cmp	r3, #0
 800775c:	d020      	beq.n	80077a0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	f003 0304 	and.w	r3, r3, #4
 8007764:	2b00      	cmp	r3, #0
 8007766:	d01b      	beq.n	80077a0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	f06f 0204 	mvn.w	r2, #4
 8007770:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	2202      	movs	r2, #2
 8007776:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	699b      	ldr	r3, [r3, #24]
 800777e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007782:	2b00      	cmp	r3, #0
 8007784:	d003      	beq.n	800778e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007786:	6878      	ldr	r0, [r7, #4]
 8007788:	f000 f98c 	bl	8007aa4 <HAL_TIM_IC_CaptureCallback>
 800778c:	e005      	b.n	800779a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800778e:	6878      	ldr	r0, [r7, #4]
 8007790:	f000 f97e 	bl	8007a90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007794:	6878      	ldr	r0, [r7, #4]
 8007796:	f000 f98f 	bl	8007ab8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	2200      	movs	r2, #0
 800779e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80077a0:	68bb      	ldr	r3, [r7, #8]
 80077a2:	f003 0308 	and.w	r3, r3, #8
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d020      	beq.n	80077ec <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	f003 0308 	and.w	r3, r3, #8
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d01b      	beq.n	80077ec <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	f06f 0208 	mvn.w	r2, #8
 80077bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	2204      	movs	r2, #4
 80077c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	69db      	ldr	r3, [r3, #28]
 80077ca:	f003 0303 	and.w	r3, r3, #3
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d003      	beq.n	80077da <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80077d2:	6878      	ldr	r0, [r7, #4]
 80077d4:	f000 f966 	bl	8007aa4 <HAL_TIM_IC_CaptureCallback>
 80077d8:	e005      	b.n	80077e6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80077da:	6878      	ldr	r0, [r7, #4]
 80077dc:	f000 f958 	bl	8007a90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80077e0:	6878      	ldr	r0, [r7, #4]
 80077e2:	f000 f969 	bl	8007ab8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	2200      	movs	r2, #0
 80077ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80077ec:	68bb      	ldr	r3, [r7, #8]
 80077ee:	f003 0310 	and.w	r3, r3, #16
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d020      	beq.n	8007838 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	f003 0310 	and.w	r3, r3, #16
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d01b      	beq.n	8007838 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	f06f 0210 	mvn.w	r2, #16
 8007808:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	2208      	movs	r2, #8
 800780e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	69db      	ldr	r3, [r3, #28]
 8007816:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800781a:	2b00      	cmp	r3, #0
 800781c:	d003      	beq.n	8007826 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800781e:	6878      	ldr	r0, [r7, #4]
 8007820:	f000 f940 	bl	8007aa4 <HAL_TIM_IC_CaptureCallback>
 8007824:	e005      	b.n	8007832 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007826:	6878      	ldr	r0, [r7, #4]
 8007828:	f000 f932 	bl	8007a90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800782c:	6878      	ldr	r0, [r7, #4]
 800782e:	f000 f943 	bl	8007ab8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	2200      	movs	r2, #0
 8007836:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007838:	68bb      	ldr	r3, [r7, #8]
 800783a:	f003 0301 	and.w	r3, r3, #1
 800783e:	2b00      	cmp	r3, #0
 8007840:	d00c      	beq.n	800785c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	f003 0301 	and.w	r3, r3, #1
 8007848:	2b00      	cmp	r3, #0
 800784a:	d007      	beq.n	800785c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	f06f 0201 	mvn.w	r2, #1
 8007854:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007856:	6878      	ldr	r0, [r7, #4]
 8007858:	f7fb fcf2 	bl	8003240 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800785c:	68bb      	ldr	r3, [r7, #8]
 800785e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007862:	2b00      	cmp	r3, #0
 8007864:	d104      	bne.n	8007870 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8007866:	68bb      	ldr	r3, [r7, #8]
 8007868:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800786c:	2b00      	cmp	r3, #0
 800786e:	d00c      	beq.n	800788a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007876:	2b00      	cmp	r3, #0
 8007878:	d007      	beq.n	800788a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8007882:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007884:	6878      	ldr	r0, [r7, #4]
 8007886:	f000 faa5 	bl	8007dd4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800788a:	68bb      	ldr	r3, [r7, #8]
 800788c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007890:	2b00      	cmp	r3, #0
 8007892:	d00c      	beq.n	80078ae <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800789a:	2b00      	cmp	r3, #0
 800789c:	d007      	beq.n	80078ae <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80078a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80078a8:	6878      	ldr	r0, [r7, #4]
 80078aa:	f000 fa9d 	bl	8007de8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80078ae:	68bb      	ldr	r3, [r7, #8]
 80078b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d00c      	beq.n	80078d2 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d007      	beq.n	80078d2 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80078ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80078cc:	6878      	ldr	r0, [r7, #4]
 80078ce:	f000 f8fd 	bl	8007acc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80078d2:	68bb      	ldr	r3, [r7, #8]
 80078d4:	f003 0320 	and.w	r3, r3, #32
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d00c      	beq.n	80078f6 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	f003 0320 	and.w	r3, r3, #32
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d007      	beq.n	80078f6 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	f06f 0220 	mvn.w	r2, #32
 80078ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80078f0:	6878      	ldr	r0, [r7, #4]
 80078f2:	f000 fa65 	bl	8007dc0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80078f6:	bf00      	nop
 80078f8:	3710      	adds	r7, #16
 80078fa:	46bd      	mov	sp, r7
 80078fc:	bd80      	pop	{r7, pc}

080078fe <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80078fe:	b580      	push	{r7, lr}
 8007900:	b084      	sub	sp, #16
 8007902:	af00      	add	r7, sp, #0
 8007904:	6078      	str	r0, [r7, #4]
 8007906:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007908:	2300      	movs	r3, #0
 800790a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007912:	2b01      	cmp	r3, #1
 8007914:	d101      	bne.n	800791a <HAL_TIM_ConfigClockSource+0x1c>
 8007916:	2302      	movs	r3, #2
 8007918:	e0b6      	b.n	8007a88 <HAL_TIM_ConfigClockSource+0x18a>
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	2201      	movs	r2, #1
 800791e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	2202      	movs	r2, #2
 8007926:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	689b      	ldr	r3, [r3, #8]
 8007930:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007932:	68bb      	ldr	r3, [r7, #8]
 8007934:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007938:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800793c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800793e:	68bb      	ldr	r3, [r7, #8]
 8007940:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007944:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	68ba      	ldr	r2, [r7, #8]
 800794c:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800794e:	683b      	ldr	r3, [r7, #0]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007956:	d03e      	beq.n	80079d6 <HAL_TIM_ConfigClockSource+0xd8>
 8007958:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800795c:	f200 8087 	bhi.w	8007a6e <HAL_TIM_ConfigClockSource+0x170>
 8007960:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007964:	f000 8086 	beq.w	8007a74 <HAL_TIM_ConfigClockSource+0x176>
 8007968:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800796c:	d87f      	bhi.n	8007a6e <HAL_TIM_ConfigClockSource+0x170>
 800796e:	2b70      	cmp	r3, #112	@ 0x70
 8007970:	d01a      	beq.n	80079a8 <HAL_TIM_ConfigClockSource+0xaa>
 8007972:	2b70      	cmp	r3, #112	@ 0x70
 8007974:	d87b      	bhi.n	8007a6e <HAL_TIM_ConfigClockSource+0x170>
 8007976:	2b60      	cmp	r3, #96	@ 0x60
 8007978:	d050      	beq.n	8007a1c <HAL_TIM_ConfigClockSource+0x11e>
 800797a:	2b60      	cmp	r3, #96	@ 0x60
 800797c:	d877      	bhi.n	8007a6e <HAL_TIM_ConfigClockSource+0x170>
 800797e:	2b50      	cmp	r3, #80	@ 0x50
 8007980:	d03c      	beq.n	80079fc <HAL_TIM_ConfigClockSource+0xfe>
 8007982:	2b50      	cmp	r3, #80	@ 0x50
 8007984:	d873      	bhi.n	8007a6e <HAL_TIM_ConfigClockSource+0x170>
 8007986:	2b40      	cmp	r3, #64	@ 0x40
 8007988:	d058      	beq.n	8007a3c <HAL_TIM_ConfigClockSource+0x13e>
 800798a:	2b40      	cmp	r3, #64	@ 0x40
 800798c:	d86f      	bhi.n	8007a6e <HAL_TIM_ConfigClockSource+0x170>
 800798e:	2b30      	cmp	r3, #48	@ 0x30
 8007990:	d064      	beq.n	8007a5c <HAL_TIM_ConfigClockSource+0x15e>
 8007992:	2b30      	cmp	r3, #48	@ 0x30
 8007994:	d86b      	bhi.n	8007a6e <HAL_TIM_ConfigClockSource+0x170>
 8007996:	2b20      	cmp	r3, #32
 8007998:	d060      	beq.n	8007a5c <HAL_TIM_ConfigClockSource+0x15e>
 800799a:	2b20      	cmp	r3, #32
 800799c:	d867      	bhi.n	8007a6e <HAL_TIM_ConfigClockSource+0x170>
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d05c      	beq.n	8007a5c <HAL_TIM_ConfigClockSource+0x15e>
 80079a2:	2b10      	cmp	r3, #16
 80079a4:	d05a      	beq.n	8007a5c <HAL_TIM_ConfigClockSource+0x15e>
 80079a6:	e062      	b.n	8007a6e <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80079ac:	683b      	ldr	r3, [r7, #0]
 80079ae:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80079b0:	683b      	ldr	r3, [r7, #0]
 80079b2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80079b4:	683b      	ldr	r3, [r7, #0]
 80079b6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80079b8:	f000 f97c 	bl	8007cb4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	689b      	ldr	r3, [r3, #8]
 80079c2:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80079c4:	68bb      	ldr	r3, [r7, #8]
 80079c6:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80079ca:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	68ba      	ldr	r2, [r7, #8]
 80079d2:	609a      	str	r2, [r3, #8]
      break;
 80079d4:	e04f      	b.n	8007a76 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80079da:	683b      	ldr	r3, [r7, #0]
 80079dc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80079de:	683b      	ldr	r3, [r7, #0]
 80079e0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80079e2:	683b      	ldr	r3, [r7, #0]
 80079e4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80079e6:	f000 f965 	bl	8007cb4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	689a      	ldr	r2, [r3, #8]
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80079f8:	609a      	str	r2, [r3, #8]
      break;
 80079fa:	e03c      	b.n	8007a76 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007a00:	683b      	ldr	r3, [r7, #0]
 8007a02:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007a04:	683b      	ldr	r3, [r7, #0]
 8007a06:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007a08:	461a      	mov	r2, r3
 8007a0a:	f000 f8d9 	bl	8007bc0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	2150      	movs	r1, #80	@ 0x50
 8007a14:	4618      	mov	r0, r3
 8007a16:	f000 f932 	bl	8007c7e <TIM_ITRx_SetConfig>
      break;
 8007a1a:	e02c      	b.n	8007a76 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007a20:	683b      	ldr	r3, [r7, #0]
 8007a22:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007a24:	683b      	ldr	r3, [r7, #0]
 8007a26:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007a28:	461a      	mov	r2, r3
 8007a2a:	f000 f8f8 	bl	8007c1e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	2160      	movs	r1, #96	@ 0x60
 8007a34:	4618      	mov	r0, r3
 8007a36:	f000 f922 	bl	8007c7e <TIM_ITRx_SetConfig>
      break;
 8007a3a:	e01c      	b.n	8007a76 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007a40:	683b      	ldr	r3, [r7, #0]
 8007a42:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007a44:	683b      	ldr	r3, [r7, #0]
 8007a46:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007a48:	461a      	mov	r2, r3
 8007a4a:	f000 f8b9 	bl	8007bc0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	2140      	movs	r1, #64	@ 0x40
 8007a54:	4618      	mov	r0, r3
 8007a56:	f000 f912 	bl	8007c7e <TIM_ITRx_SetConfig>
      break;
 8007a5a:	e00c      	b.n	8007a76 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	681a      	ldr	r2, [r3, #0]
 8007a60:	683b      	ldr	r3, [r7, #0]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	4619      	mov	r1, r3
 8007a66:	4610      	mov	r0, r2
 8007a68:	f000 f909 	bl	8007c7e <TIM_ITRx_SetConfig>
      break;
 8007a6c:	e003      	b.n	8007a76 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8007a6e:	2301      	movs	r3, #1
 8007a70:	73fb      	strb	r3, [r7, #15]
      break;
 8007a72:	e000      	b.n	8007a76 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8007a74:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	2201      	movs	r2, #1
 8007a7a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	2200      	movs	r2, #0
 8007a82:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007a86:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a88:	4618      	mov	r0, r3
 8007a8a:	3710      	adds	r7, #16
 8007a8c:	46bd      	mov	sp, r7
 8007a8e:	bd80      	pop	{r7, pc}

08007a90 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007a90:	b480      	push	{r7}
 8007a92:	b083      	sub	sp, #12
 8007a94:	af00      	add	r7, sp, #0
 8007a96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007a98:	bf00      	nop
 8007a9a:	370c      	adds	r7, #12
 8007a9c:	46bd      	mov	sp, r7
 8007a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa2:	4770      	bx	lr

08007aa4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007aa4:	b480      	push	{r7}
 8007aa6:	b083      	sub	sp, #12
 8007aa8:	af00      	add	r7, sp, #0
 8007aaa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007aac:	bf00      	nop
 8007aae:	370c      	adds	r7, #12
 8007ab0:	46bd      	mov	sp, r7
 8007ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab6:	4770      	bx	lr

08007ab8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007ab8:	b480      	push	{r7}
 8007aba:	b083      	sub	sp, #12
 8007abc:	af00      	add	r7, sp, #0
 8007abe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007ac0:	bf00      	nop
 8007ac2:	370c      	adds	r7, #12
 8007ac4:	46bd      	mov	sp, r7
 8007ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aca:	4770      	bx	lr

08007acc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007acc:	b480      	push	{r7}
 8007ace:	b083      	sub	sp, #12
 8007ad0:	af00      	add	r7, sp, #0
 8007ad2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007ad4:	bf00      	nop
 8007ad6:	370c      	adds	r7, #12
 8007ad8:	46bd      	mov	sp, r7
 8007ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ade:	4770      	bx	lr

08007ae0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007ae0:	b480      	push	{r7}
 8007ae2:	b085      	sub	sp, #20
 8007ae4:	af00      	add	r7, sp, #0
 8007ae6:	6078      	str	r0, [r7, #4]
 8007ae8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	4a30      	ldr	r2, [pc, #192]	@ (8007bb4 <TIM_Base_SetConfig+0xd4>)
 8007af4:	4293      	cmp	r3, r2
 8007af6:	d003      	beq.n	8007b00 <TIM_Base_SetConfig+0x20>
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007afe:	d108      	bne.n	8007b12 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007b06:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007b08:	683b      	ldr	r3, [r7, #0]
 8007b0a:	685b      	ldr	r3, [r3, #4]
 8007b0c:	68fa      	ldr	r2, [r7, #12]
 8007b0e:	4313      	orrs	r3, r2
 8007b10:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	4a27      	ldr	r2, [pc, #156]	@ (8007bb4 <TIM_Base_SetConfig+0xd4>)
 8007b16:	4293      	cmp	r3, r2
 8007b18:	d00b      	beq.n	8007b32 <TIM_Base_SetConfig+0x52>
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007b20:	d007      	beq.n	8007b32 <TIM_Base_SetConfig+0x52>
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	4a24      	ldr	r2, [pc, #144]	@ (8007bb8 <TIM_Base_SetConfig+0xd8>)
 8007b26:	4293      	cmp	r3, r2
 8007b28:	d003      	beq.n	8007b32 <TIM_Base_SetConfig+0x52>
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	4a23      	ldr	r2, [pc, #140]	@ (8007bbc <TIM_Base_SetConfig+0xdc>)
 8007b2e:	4293      	cmp	r3, r2
 8007b30:	d108      	bne.n	8007b44 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007b38:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007b3a:	683b      	ldr	r3, [r7, #0]
 8007b3c:	68db      	ldr	r3, [r3, #12]
 8007b3e:	68fa      	ldr	r2, [r7, #12]
 8007b40:	4313      	orrs	r3, r2
 8007b42:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007b4a:	683b      	ldr	r3, [r7, #0]
 8007b4c:	695b      	ldr	r3, [r3, #20]
 8007b4e:	4313      	orrs	r3, r2
 8007b50:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	68fa      	ldr	r2, [r7, #12]
 8007b56:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007b58:	683b      	ldr	r3, [r7, #0]
 8007b5a:	689a      	ldr	r2, [r3, #8]
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007b60:	683b      	ldr	r3, [r7, #0]
 8007b62:	681a      	ldr	r2, [r3, #0]
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	4a12      	ldr	r2, [pc, #72]	@ (8007bb4 <TIM_Base_SetConfig+0xd4>)
 8007b6c:	4293      	cmp	r3, r2
 8007b6e:	d007      	beq.n	8007b80 <TIM_Base_SetConfig+0xa0>
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	4a11      	ldr	r2, [pc, #68]	@ (8007bb8 <TIM_Base_SetConfig+0xd8>)
 8007b74:	4293      	cmp	r3, r2
 8007b76:	d003      	beq.n	8007b80 <TIM_Base_SetConfig+0xa0>
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	4a10      	ldr	r2, [pc, #64]	@ (8007bbc <TIM_Base_SetConfig+0xdc>)
 8007b7c:	4293      	cmp	r3, r2
 8007b7e:	d103      	bne.n	8007b88 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007b80:	683b      	ldr	r3, [r7, #0]
 8007b82:	691a      	ldr	r2, [r3, #16]
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	2201      	movs	r2, #1
 8007b8c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	691b      	ldr	r3, [r3, #16]
 8007b92:	f003 0301 	and.w	r3, r3, #1
 8007b96:	2b01      	cmp	r3, #1
 8007b98:	d105      	bne.n	8007ba6 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	691b      	ldr	r3, [r3, #16]
 8007b9e:	f023 0201 	bic.w	r2, r3, #1
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	611a      	str	r2, [r3, #16]
  }
}
 8007ba6:	bf00      	nop
 8007ba8:	3714      	adds	r7, #20
 8007baa:	46bd      	mov	sp, r7
 8007bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bb0:	4770      	bx	lr
 8007bb2:	bf00      	nop
 8007bb4:	40012c00 	.word	0x40012c00
 8007bb8:	40014000 	.word	0x40014000
 8007bbc:	40014400 	.word	0x40014400

08007bc0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007bc0:	b480      	push	{r7}
 8007bc2:	b087      	sub	sp, #28
 8007bc4:	af00      	add	r7, sp, #0
 8007bc6:	60f8      	str	r0, [r7, #12]
 8007bc8:	60b9      	str	r1, [r7, #8]
 8007bca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	6a1b      	ldr	r3, [r3, #32]
 8007bd0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	6a1b      	ldr	r3, [r3, #32]
 8007bd6:	f023 0201 	bic.w	r2, r3, #1
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	699b      	ldr	r3, [r3, #24]
 8007be2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007be4:	693b      	ldr	r3, [r7, #16]
 8007be6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007bea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	011b      	lsls	r3, r3, #4
 8007bf0:	693a      	ldr	r2, [r7, #16]
 8007bf2:	4313      	orrs	r3, r2
 8007bf4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007bf6:	697b      	ldr	r3, [r7, #20]
 8007bf8:	f023 030a 	bic.w	r3, r3, #10
 8007bfc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007bfe:	697a      	ldr	r2, [r7, #20]
 8007c00:	68bb      	ldr	r3, [r7, #8]
 8007c02:	4313      	orrs	r3, r2
 8007c04:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	693a      	ldr	r2, [r7, #16]
 8007c0a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	697a      	ldr	r2, [r7, #20]
 8007c10:	621a      	str	r2, [r3, #32]
}
 8007c12:	bf00      	nop
 8007c14:	371c      	adds	r7, #28
 8007c16:	46bd      	mov	sp, r7
 8007c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c1c:	4770      	bx	lr

08007c1e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007c1e:	b480      	push	{r7}
 8007c20:	b087      	sub	sp, #28
 8007c22:	af00      	add	r7, sp, #0
 8007c24:	60f8      	str	r0, [r7, #12]
 8007c26:	60b9      	str	r1, [r7, #8]
 8007c28:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	6a1b      	ldr	r3, [r3, #32]
 8007c2e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	6a1b      	ldr	r3, [r3, #32]
 8007c34:	f023 0210 	bic.w	r2, r3, #16
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	699b      	ldr	r3, [r3, #24]
 8007c40:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007c42:	693b      	ldr	r3, [r7, #16]
 8007c44:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007c48:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	031b      	lsls	r3, r3, #12
 8007c4e:	693a      	ldr	r2, [r7, #16]
 8007c50:	4313      	orrs	r3, r2
 8007c52:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007c54:	697b      	ldr	r3, [r7, #20]
 8007c56:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007c5a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007c5c:	68bb      	ldr	r3, [r7, #8]
 8007c5e:	011b      	lsls	r3, r3, #4
 8007c60:	697a      	ldr	r2, [r7, #20]
 8007c62:	4313      	orrs	r3, r2
 8007c64:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	693a      	ldr	r2, [r7, #16]
 8007c6a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	697a      	ldr	r2, [r7, #20]
 8007c70:	621a      	str	r2, [r3, #32]
}
 8007c72:	bf00      	nop
 8007c74:	371c      	adds	r7, #28
 8007c76:	46bd      	mov	sp, r7
 8007c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c7c:	4770      	bx	lr

08007c7e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007c7e:	b480      	push	{r7}
 8007c80:	b085      	sub	sp, #20
 8007c82:	af00      	add	r7, sp, #0
 8007c84:	6078      	str	r0, [r7, #4]
 8007c86:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	689b      	ldr	r3, [r3, #8]
 8007c8c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007c94:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007c96:	683a      	ldr	r2, [r7, #0]
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	4313      	orrs	r3, r2
 8007c9c:	f043 0307 	orr.w	r3, r3, #7
 8007ca0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	68fa      	ldr	r2, [r7, #12]
 8007ca6:	609a      	str	r2, [r3, #8]
}
 8007ca8:	bf00      	nop
 8007caa:	3714      	adds	r7, #20
 8007cac:	46bd      	mov	sp, r7
 8007cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb2:	4770      	bx	lr

08007cb4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007cb4:	b480      	push	{r7}
 8007cb6:	b087      	sub	sp, #28
 8007cb8:	af00      	add	r7, sp, #0
 8007cba:	60f8      	str	r0, [r7, #12]
 8007cbc:	60b9      	str	r1, [r7, #8]
 8007cbe:	607a      	str	r2, [r7, #4]
 8007cc0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	689b      	ldr	r3, [r3, #8]
 8007cc6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007cc8:	697b      	ldr	r3, [r7, #20]
 8007cca:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007cce:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007cd0:	683b      	ldr	r3, [r7, #0]
 8007cd2:	021a      	lsls	r2, r3, #8
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	431a      	orrs	r2, r3
 8007cd8:	68bb      	ldr	r3, [r7, #8]
 8007cda:	4313      	orrs	r3, r2
 8007cdc:	697a      	ldr	r2, [r7, #20]
 8007cde:	4313      	orrs	r3, r2
 8007ce0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	697a      	ldr	r2, [r7, #20]
 8007ce6:	609a      	str	r2, [r3, #8]
}
 8007ce8:	bf00      	nop
 8007cea:	371c      	adds	r7, #28
 8007cec:	46bd      	mov	sp, r7
 8007cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf2:	4770      	bx	lr

08007cf4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007cf4:	b480      	push	{r7}
 8007cf6:	b085      	sub	sp, #20
 8007cf8:	af00      	add	r7, sp, #0
 8007cfa:	6078      	str	r0, [r7, #4]
 8007cfc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007d04:	2b01      	cmp	r3, #1
 8007d06:	d101      	bne.n	8007d0c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007d08:	2302      	movs	r3, #2
 8007d0a:	e04f      	b.n	8007dac <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	2201      	movs	r2, #1
 8007d10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	2202      	movs	r2, #2
 8007d18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	685b      	ldr	r3, [r3, #4]
 8007d22:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	689b      	ldr	r3, [r3, #8]
 8007d2a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	4a21      	ldr	r2, [pc, #132]	@ (8007db8 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8007d32:	4293      	cmp	r3, r2
 8007d34:	d108      	bne.n	8007d48 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8007d3c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007d3e:	683b      	ldr	r3, [r7, #0]
 8007d40:	685b      	ldr	r3, [r3, #4]
 8007d42:	68fa      	ldr	r2, [r7, #12]
 8007d44:	4313      	orrs	r3, r2
 8007d46:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007d4e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007d50:	683b      	ldr	r3, [r7, #0]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	68fa      	ldr	r2, [r7, #12]
 8007d56:	4313      	orrs	r3, r2
 8007d58:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	68fa      	ldr	r2, [r7, #12]
 8007d60:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	4a14      	ldr	r2, [pc, #80]	@ (8007db8 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8007d68:	4293      	cmp	r3, r2
 8007d6a:	d009      	beq.n	8007d80 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007d74:	d004      	beq.n	8007d80 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	4a10      	ldr	r2, [pc, #64]	@ (8007dbc <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8007d7c:	4293      	cmp	r3, r2
 8007d7e:	d10c      	bne.n	8007d9a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007d80:	68bb      	ldr	r3, [r7, #8]
 8007d82:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007d86:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007d88:	683b      	ldr	r3, [r7, #0]
 8007d8a:	689b      	ldr	r3, [r3, #8]
 8007d8c:	68ba      	ldr	r2, [r7, #8]
 8007d8e:	4313      	orrs	r3, r2
 8007d90:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	68ba      	ldr	r2, [r7, #8]
 8007d98:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	2201      	movs	r2, #1
 8007d9e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	2200      	movs	r2, #0
 8007da6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007daa:	2300      	movs	r3, #0
}
 8007dac:	4618      	mov	r0, r3
 8007dae:	3714      	adds	r7, #20
 8007db0:	46bd      	mov	sp, r7
 8007db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db6:	4770      	bx	lr
 8007db8:	40012c00 	.word	0x40012c00
 8007dbc:	40014000 	.word	0x40014000

08007dc0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007dc0:	b480      	push	{r7}
 8007dc2:	b083      	sub	sp, #12
 8007dc4:	af00      	add	r7, sp, #0
 8007dc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007dc8:	bf00      	nop
 8007dca:	370c      	adds	r7, #12
 8007dcc:	46bd      	mov	sp, r7
 8007dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dd2:	4770      	bx	lr

08007dd4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007dd4:	b480      	push	{r7}
 8007dd6:	b083      	sub	sp, #12
 8007dd8:	af00      	add	r7, sp, #0
 8007dda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007ddc:	bf00      	nop
 8007dde:	370c      	adds	r7, #12
 8007de0:	46bd      	mov	sp, r7
 8007de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007de6:	4770      	bx	lr

08007de8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007de8:	b480      	push	{r7}
 8007dea:	b083      	sub	sp, #12
 8007dec:	af00      	add	r7, sp, #0
 8007dee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007df0:	bf00      	nop
 8007df2:	370c      	adds	r7, #12
 8007df4:	46bd      	mov	sp, r7
 8007df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dfa:	4770      	bx	lr

08007dfc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007dfc:	b580      	push	{r7, lr}
 8007dfe:	b082      	sub	sp, #8
 8007e00:	af00      	add	r7, sp, #0
 8007e02:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d101      	bne.n	8007e0e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007e0a:	2301      	movs	r3, #1
 8007e0c:	e040      	b.n	8007e90 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d106      	bne.n	8007e24 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	2200      	movs	r2, #0
 8007e1a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007e1e:	6878      	ldr	r0, [r7, #4]
 8007e20:	f7fa ff7e 	bl	8002d20 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	2224      	movs	r2, #36	@ 0x24
 8007e28:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	681a      	ldr	r2, [r3, #0]
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	f022 0201 	bic.w	r2, r2, #1
 8007e38:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d002      	beq.n	8007e48 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8007e42:	6878      	ldr	r0, [r7, #4]
 8007e44:	f000 ffc0 	bl	8008dc8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007e48:	6878      	ldr	r0, [r7, #4]
 8007e4a:	f000 fd63 	bl	8008914 <UART_SetConfig>
 8007e4e:	4603      	mov	r3, r0
 8007e50:	2b01      	cmp	r3, #1
 8007e52:	d101      	bne.n	8007e58 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8007e54:	2301      	movs	r3, #1
 8007e56:	e01b      	b.n	8007e90 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	685a      	ldr	r2, [r3, #4]
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007e66:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	689a      	ldr	r2, [r3, #8]
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007e76:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	681a      	ldr	r2, [r3, #0]
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	f042 0201 	orr.w	r2, r2, #1
 8007e86:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007e88:	6878      	ldr	r0, [r7, #4]
 8007e8a:	f001 f83f 	bl	8008f0c <UART_CheckIdleState>
 8007e8e:	4603      	mov	r3, r0
}
 8007e90:	4618      	mov	r0, r3
 8007e92:	3708      	adds	r7, #8
 8007e94:	46bd      	mov	sp, r7
 8007e96:	bd80      	pop	{r7, pc}

08007e98 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007e98:	b580      	push	{r7, lr}
 8007e9a:	b08a      	sub	sp, #40	@ 0x28
 8007e9c:	af02      	add	r7, sp, #8
 8007e9e:	60f8      	str	r0, [r7, #12]
 8007ea0:	60b9      	str	r1, [r7, #8]
 8007ea2:	603b      	str	r3, [r7, #0]
 8007ea4:	4613      	mov	r3, r2
 8007ea6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007eac:	2b20      	cmp	r3, #32
 8007eae:	d177      	bne.n	8007fa0 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8007eb0:	68bb      	ldr	r3, [r7, #8]
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d002      	beq.n	8007ebc <HAL_UART_Transmit+0x24>
 8007eb6:	88fb      	ldrh	r3, [r7, #6]
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d101      	bne.n	8007ec0 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8007ebc:	2301      	movs	r3, #1
 8007ebe:	e070      	b.n	8007fa2 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	2200      	movs	r2, #0
 8007ec4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	2221      	movs	r2, #33	@ 0x21
 8007ecc:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007ece:	f7fc f86f 	bl	8003fb0 <HAL_GetTick>
 8007ed2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	88fa      	ldrh	r2, [r7, #6]
 8007ed8:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	88fa      	ldrh	r2, [r7, #6]
 8007ee0:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	689b      	ldr	r3, [r3, #8]
 8007ee8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007eec:	d108      	bne.n	8007f00 <HAL_UART_Transmit+0x68>
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	691b      	ldr	r3, [r3, #16]
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d104      	bne.n	8007f00 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8007ef6:	2300      	movs	r3, #0
 8007ef8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007efa:	68bb      	ldr	r3, [r7, #8]
 8007efc:	61bb      	str	r3, [r7, #24]
 8007efe:	e003      	b.n	8007f08 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8007f00:	68bb      	ldr	r3, [r7, #8]
 8007f02:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007f04:	2300      	movs	r3, #0
 8007f06:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007f08:	e02f      	b.n	8007f6a <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007f0a:	683b      	ldr	r3, [r7, #0]
 8007f0c:	9300      	str	r3, [sp, #0]
 8007f0e:	697b      	ldr	r3, [r7, #20]
 8007f10:	2200      	movs	r2, #0
 8007f12:	2180      	movs	r1, #128	@ 0x80
 8007f14:	68f8      	ldr	r0, [r7, #12]
 8007f16:	f001 f8a1 	bl	800905c <UART_WaitOnFlagUntilTimeout>
 8007f1a:	4603      	mov	r3, r0
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d004      	beq.n	8007f2a <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	2220      	movs	r2, #32
 8007f24:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8007f26:	2303      	movs	r3, #3
 8007f28:	e03b      	b.n	8007fa2 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8007f2a:	69fb      	ldr	r3, [r7, #28]
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d10b      	bne.n	8007f48 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007f30:	69bb      	ldr	r3, [r7, #24]
 8007f32:	881a      	ldrh	r2, [r3, #0]
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007f3c:	b292      	uxth	r2, r2
 8007f3e:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8007f40:	69bb      	ldr	r3, [r7, #24]
 8007f42:	3302      	adds	r3, #2
 8007f44:	61bb      	str	r3, [r7, #24]
 8007f46:	e007      	b.n	8007f58 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007f48:	69fb      	ldr	r3, [r7, #28]
 8007f4a:	781a      	ldrb	r2, [r3, #0]
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8007f52:	69fb      	ldr	r3, [r7, #28]
 8007f54:	3301      	adds	r3, #1
 8007f56:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8007f5e:	b29b      	uxth	r3, r3
 8007f60:	3b01      	subs	r3, #1
 8007f62:	b29a      	uxth	r2, r3
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8007f70:	b29b      	uxth	r3, r3
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d1c9      	bne.n	8007f0a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007f76:	683b      	ldr	r3, [r7, #0]
 8007f78:	9300      	str	r3, [sp, #0]
 8007f7a:	697b      	ldr	r3, [r7, #20]
 8007f7c:	2200      	movs	r2, #0
 8007f7e:	2140      	movs	r1, #64	@ 0x40
 8007f80:	68f8      	ldr	r0, [r7, #12]
 8007f82:	f001 f86b 	bl	800905c <UART_WaitOnFlagUntilTimeout>
 8007f86:	4603      	mov	r3, r0
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d004      	beq.n	8007f96 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	2220      	movs	r2, #32
 8007f90:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8007f92:	2303      	movs	r3, #3
 8007f94:	e005      	b.n	8007fa2 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	2220      	movs	r2, #32
 8007f9a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8007f9c:	2300      	movs	r3, #0
 8007f9e:	e000      	b.n	8007fa2 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8007fa0:	2302      	movs	r3, #2
  }
}
 8007fa2:	4618      	mov	r0, r3
 8007fa4:	3720      	adds	r7, #32
 8007fa6:	46bd      	mov	sp, r7
 8007fa8:	bd80      	pop	{r7, pc}
	...

08007fac <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8007fac:	b580      	push	{r7, lr}
 8007fae:	b08a      	sub	sp, #40	@ 0x28
 8007fb0:	af00      	add	r7, sp, #0
 8007fb2:	60f8      	str	r0, [r7, #12]
 8007fb4:	60b9      	str	r1, [r7, #8]
 8007fb6:	4613      	mov	r3, r2
 8007fb8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007fbe:	2b20      	cmp	r3, #32
 8007fc0:	d165      	bne.n	800808e <HAL_UART_Transmit_DMA+0xe2>
  {
    if ((pData == NULL) || (Size == 0U))
 8007fc2:	68bb      	ldr	r3, [r7, #8]
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d002      	beq.n	8007fce <HAL_UART_Transmit_DMA+0x22>
 8007fc8:	88fb      	ldrh	r3, [r7, #6]
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d101      	bne.n	8007fd2 <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 8007fce:	2301      	movs	r3, #1
 8007fd0:	e05e      	b.n	8008090 <HAL_UART_Transmit_DMA+0xe4>
    }

    huart->pTxBuffPtr  = pData;
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	68ba      	ldr	r2, [r7, #8]
 8007fd6:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	88fa      	ldrh	r2, [r7, #6]
 8007fdc:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	88fa      	ldrh	r2, [r7, #6]
 8007fe4:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	2200      	movs	r2, #0
 8007fec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	2221      	movs	r2, #33	@ 0x21
 8007ff4:	67da      	str	r2, [r3, #124]	@ 0x7c

    if (huart->hdmatx != NULL)
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d027      	beq.n	800804e <HAL_UART_Transmit_DMA+0xa2>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008002:	4a25      	ldr	r2, [pc, #148]	@ (8008098 <HAL_UART_Transmit_DMA+0xec>)
 8008004:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800800a:	4a24      	ldr	r2, [pc, #144]	@ (800809c <HAL_UART_Transmit_DMA+0xf0>)
 800800c:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008012:	4a23      	ldr	r2, [pc, #140]	@ (80080a0 <HAL_UART_Transmit_DMA+0xf4>)
 8008014:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800801a:	2200      	movs	r2, #0
 800801c:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008026:	4619      	mov	r1, r3
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	3328      	adds	r3, #40	@ 0x28
 800802e:	461a      	mov	r2, r3
 8008030:	88fb      	ldrh	r3, [r7, #6]
 8008032:	f7fc f99f 	bl	8004374 <HAL_DMA_Start_IT>
 8008036:	4603      	mov	r3, r0
 8008038:	2b00      	cmp	r3, #0
 800803a:	d008      	beq.n	800804e <HAL_UART_Transmit_DMA+0xa2>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	2210      	movs	r2, #16
 8008040:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	2220      	movs	r2, #32
 8008048:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_ERROR;
 800804a:	2301      	movs	r3, #1
 800804c:	e020      	b.n	8008090 <HAL_UART_Transmit_DMA+0xe4>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	2240      	movs	r2, #64	@ 0x40
 8008054:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	3308      	adds	r3, #8
 800805c:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800805e:	697b      	ldr	r3, [r7, #20]
 8008060:	e853 3f00 	ldrex	r3, [r3]
 8008064:	613b      	str	r3, [r7, #16]
   return(result);
 8008066:	693b      	ldr	r3, [r7, #16]
 8008068:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800806c:	627b      	str	r3, [r7, #36]	@ 0x24
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	3308      	adds	r3, #8
 8008074:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008076:	623a      	str	r2, [r7, #32]
 8008078:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800807a:	69f9      	ldr	r1, [r7, #28]
 800807c:	6a3a      	ldr	r2, [r7, #32]
 800807e:	e841 2300 	strex	r3, r2, [r1]
 8008082:	61bb      	str	r3, [r7, #24]
   return(result);
 8008084:	69bb      	ldr	r3, [r7, #24]
 8008086:	2b00      	cmp	r3, #0
 8008088:	d1e5      	bne.n	8008056 <HAL_UART_Transmit_DMA+0xaa>

    return HAL_OK;
 800808a:	2300      	movs	r3, #0
 800808c:	e000      	b.n	8008090 <HAL_UART_Transmit_DMA+0xe4>
  }
  else
  {
    return HAL_BUSY;
 800808e:	2302      	movs	r3, #2
  }
}
 8008090:	4618      	mov	r0, r3
 8008092:	3728      	adds	r7, #40	@ 0x28
 8008094:	46bd      	mov	sp, r7
 8008096:	bd80      	pop	{r7, pc}
 8008098:	0800938d 	.word	0x0800938d
 800809c:	08009427 	.word	0x08009427
 80080a0:	080095ad 	.word	0x080095ad

080080a4 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80080a4:	b580      	push	{r7, lr}
 80080a6:	b08a      	sub	sp, #40	@ 0x28
 80080a8:	af00      	add	r7, sp, #0
 80080aa:	60f8      	str	r0, [r7, #12]
 80080ac:	60b9      	str	r1, [r7, #8]
 80080ae:	4613      	mov	r3, r2
 80080b0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80080b8:	2b20      	cmp	r3, #32
 80080ba:	d137      	bne.n	800812c <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80080bc:	68bb      	ldr	r3, [r7, #8]
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d002      	beq.n	80080c8 <HAL_UART_Receive_DMA+0x24>
 80080c2:	88fb      	ldrh	r3, [r7, #6]
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d101      	bne.n	80080cc <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 80080c8:	2301      	movs	r3, #1
 80080ca:	e030      	b.n	800812e <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	2200      	movs	r2, #0
 80080d0:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	4a18      	ldr	r2, [pc, #96]	@ (8008138 <HAL_UART_Receive_DMA+0x94>)
 80080d8:	4293      	cmp	r3, r2
 80080da:	d01f      	beq.n	800811c <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	685b      	ldr	r3, [r3, #4]
 80080e2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d018      	beq.n	800811c <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080f0:	697b      	ldr	r3, [r7, #20]
 80080f2:	e853 3f00 	ldrex	r3, [r3]
 80080f6:	613b      	str	r3, [r7, #16]
   return(result);
 80080f8:	693b      	ldr	r3, [r7, #16]
 80080fa:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80080fe:	627b      	str	r3, [r7, #36]	@ 0x24
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	461a      	mov	r2, r3
 8008106:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008108:	623b      	str	r3, [r7, #32]
 800810a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800810c:	69f9      	ldr	r1, [r7, #28]
 800810e:	6a3a      	ldr	r2, [r7, #32]
 8008110:	e841 2300 	strex	r3, r2, [r1]
 8008114:	61bb      	str	r3, [r7, #24]
   return(result);
 8008116:	69bb      	ldr	r3, [r7, #24]
 8008118:	2b00      	cmp	r3, #0
 800811a:	d1e6      	bne.n	80080ea <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800811c:	88fb      	ldrh	r3, [r7, #6]
 800811e:	461a      	mov	r2, r3
 8008120:	68b9      	ldr	r1, [r7, #8]
 8008122:	68f8      	ldr	r0, [r7, #12]
 8008124:	f001 f808 	bl	8009138 <UART_Start_Receive_DMA>
 8008128:	4603      	mov	r3, r0
 800812a:	e000      	b.n	800812e <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800812c:	2302      	movs	r3, #2
  }
}
 800812e:	4618      	mov	r0, r3
 8008130:	3728      	adds	r7, #40	@ 0x28
 8008132:	46bd      	mov	sp, r7
 8008134:	bd80      	pop	{r7, pc}
 8008136:	bf00      	nop
 8008138:	40008000 	.word	0x40008000

0800813c <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
 800813c:	b580      	push	{r7, lr}
 800813e:	b09a      	sub	sp, #104	@ 0x68
 8008140:	af00      	add	r7, sp, #0
 8008142:	6078      	str	r0, [r7, #4]
  /* Disable PEIE, EIE, RXNEIE and RXFTIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE);
#else
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800814a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800814c:	e853 3f00 	ldrex	r3, [r3]
 8008150:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8008152:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008154:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008158:	667b      	str	r3, [r7, #100]	@ 0x64
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	461a      	mov	r2, r3
 8008160:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008162:	657b      	str	r3, [r7, #84]	@ 0x54
 8008164:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008166:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008168:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800816a:	e841 2300 	strex	r3, r2, [r1]
 800816e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8008170:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008172:	2b00      	cmp	r3, #0
 8008174:	d1e6      	bne.n	8008144 <HAL_UART_AbortReceive+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	3308      	adds	r3, #8
 800817c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800817e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008180:	e853 3f00 	ldrex	r3, [r3]
 8008184:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008186:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008188:	f023 0301 	bic.w	r3, r3, #1
 800818c:	663b      	str	r3, [r7, #96]	@ 0x60
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	3308      	adds	r3, #8
 8008194:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8008196:	643a      	str	r2, [r7, #64]	@ 0x40
 8008198:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800819a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800819c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800819e:	e841 2300 	strex	r3, r2, [r1]
 80081a2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80081a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d1e5      	bne.n	8008176 <HAL_UART_AbortReceive+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80081ae:	2b01      	cmp	r3, #1
 80081b0:	d118      	bne.n	80081e4 <HAL_UART_AbortReceive+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081b8:	6a3b      	ldr	r3, [r7, #32]
 80081ba:	e853 3f00 	ldrex	r3, [r3]
 80081be:	61fb      	str	r3, [r7, #28]
   return(result);
 80081c0:	69fb      	ldr	r3, [r7, #28]
 80081c2:	f023 0310 	bic.w	r3, r3, #16
 80081c6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	461a      	mov	r2, r3
 80081ce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80081d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80081d2:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081d4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80081d6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80081d8:	e841 2300 	strex	r3, r2, [r1]
 80081dc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80081de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d1e6      	bne.n	80081b2 <HAL_UART_AbortReceive+0x76>
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	689b      	ldr	r3, [r3, #8]
 80081ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80081ee:	2b40      	cmp	r3, #64	@ 0x40
 80081f0:	d137      	bne.n	8008262 <HAL_UART_AbortReceive+0x126>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	3308      	adds	r3, #8
 80081f8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	e853 3f00 	ldrex	r3, [r3]
 8008200:	60bb      	str	r3, [r7, #8]
   return(result);
 8008202:	68bb      	ldr	r3, [r7, #8]
 8008204:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008208:	65bb      	str	r3, [r7, #88]	@ 0x58
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	3308      	adds	r3, #8
 8008210:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008212:	61ba      	str	r2, [r7, #24]
 8008214:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008216:	6979      	ldr	r1, [r7, #20]
 8008218:	69ba      	ldr	r2, [r7, #24]
 800821a:	e841 2300 	strex	r3, r2, [r1]
 800821e:	613b      	str	r3, [r7, #16]
   return(result);
 8008220:	693b      	ldr	r3, [r7, #16]
 8008222:	2b00      	cmp	r3, #0
 8008224:	d1e5      	bne.n	80081f2 <HAL_UART_AbortReceive+0xb6>

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800822a:	2b00      	cmp	r3, #0
 800822c:	d019      	beq.n	8008262 <HAL_UART_AbortReceive+0x126>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008232:	2200      	movs	r2, #0
 8008234:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800823a:	4618      	mov	r0, r3
 800823c:	f7fc f8fa 	bl	8004434 <HAL_DMA_Abort>
 8008240:	4603      	mov	r3, r0
 8008242:	2b00      	cmp	r3, #0
 8008244:	d00d      	beq.n	8008262 <HAL_UART_AbortReceive+0x126>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800824a:	4618      	mov	r0, r3
 800824c:	f7fc fa20 	bl	8004690 <HAL_DMA_GetError>
 8008250:	4603      	mov	r3, r0
 8008252:	2b20      	cmp	r3, #32
 8008254:	d105      	bne.n	8008262 <HAL_UART_AbortReceive+0x126>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	2210      	movs	r2, #16
 800825a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800825e:	2303      	movs	r3, #3
 8008260:	e019      	b.n	8008296 <HAL_UART_AbortReceive+0x15a>
      }
    }
  }

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0U;
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	2200      	movs	r2, #0
 8008266:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	220f      	movs	r2, #15
 8008270:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	8b1b      	ldrh	r3, [r3, #24]
 8008278:	b29a      	uxth	r2, r3
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	f042 0208 	orr.w	r2, r2, #8
 8008282:	b292      	uxth	r2, r2
 8008284:	831a      	strh	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	2220      	movs	r2, #32
 800828a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	2200      	movs	r2, #0
 8008292:	661a      	str	r2, [r3, #96]	@ 0x60

  return HAL_OK;
 8008294:	2300      	movs	r3, #0
}
 8008296:	4618      	mov	r0, r3
 8008298:	3768      	adds	r7, #104	@ 0x68
 800829a:	46bd      	mov	sp, r7
 800829c:	bd80      	pop	{r7, pc}
	...

080082a0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80082a0:	b580      	push	{r7, lr}
 80082a2:	b0ba      	sub	sp, #232	@ 0xe8
 80082a4:	af00      	add	r7, sp, #0
 80082a6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	69db      	ldr	r3, [r3, #28]
 80082ae:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	689b      	ldr	r3, [r3, #8]
 80082c2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80082c6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80082ca:	f640 030f 	movw	r3, #2063	@ 0x80f
 80082ce:	4013      	ands	r3, r2
 80082d0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80082d4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d115      	bne.n	8008308 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80082dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80082e0:	f003 0320 	and.w	r3, r3, #32
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d00f      	beq.n	8008308 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80082e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80082ec:	f003 0320 	and.w	r3, r3, #32
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d009      	beq.n	8008308 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	f000 82ca 	beq.w	8008892 <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008302:	6878      	ldr	r0, [r7, #4]
 8008304:	4798      	blx	r3
      }
      return;
 8008306:	e2c4      	b.n	8008892 <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8008308:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800830c:	2b00      	cmp	r3, #0
 800830e:	f000 8117 	beq.w	8008540 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8008312:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008316:	f003 0301 	and.w	r3, r3, #1
 800831a:	2b00      	cmp	r3, #0
 800831c:	d106      	bne.n	800832c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800831e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8008322:	4b85      	ldr	r3, [pc, #532]	@ (8008538 <HAL_UART_IRQHandler+0x298>)
 8008324:	4013      	ands	r3, r2
 8008326:	2b00      	cmp	r3, #0
 8008328:	f000 810a 	beq.w	8008540 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800832c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008330:	f003 0301 	and.w	r3, r3, #1
 8008334:	2b00      	cmp	r3, #0
 8008336:	d011      	beq.n	800835c <HAL_UART_IRQHandler+0xbc>
 8008338:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800833c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008340:	2b00      	cmp	r3, #0
 8008342:	d00b      	beq.n	800835c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	2201      	movs	r2, #1
 800834a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008352:	f043 0201 	orr.w	r2, r3, #1
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800835c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008360:	f003 0302 	and.w	r3, r3, #2
 8008364:	2b00      	cmp	r3, #0
 8008366:	d011      	beq.n	800838c <HAL_UART_IRQHandler+0xec>
 8008368:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800836c:	f003 0301 	and.w	r3, r3, #1
 8008370:	2b00      	cmp	r3, #0
 8008372:	d00b      	beq.n	800838c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	2202      	movs	r2, #2
 800837a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008382:	f043 0204 	orr.w	r2, r3, #4
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800838c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008390:	f003 0304 	and.w	r3, r3, #4
 8008394:	2b00      	cmp	r3, #0
 8008396:	d011      	beq.n	80083bc <HAL_UART_IRQHandler+0x11c>
 8008398:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800839c:	f003 0301 	and.w	r3, r3, #1
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d00b      	beq.n	80083bc <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	2204      	movs	r2, #4
 80083aa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80083b2:	f043 0202 	orr.w	r2, r3, #2
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 80083bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80083c0:	f003 0308 	and.w	r3, r3, #8
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d017      	beq.n	80083f8 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80083c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80083cc:	f003 0320 	and.w	r3, r3, #32
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	d105      	bne.n	80083e0 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80083d4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80083d8:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d00b      	beq.n	80083f8 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	2208      	movs	r2, #8
 80083e6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80083ee:	f043 0208 	orr.w	r2, r3, #8
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80083f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80083fc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008400:	2b00      	cmp	r3, #0
 8008402:	d012      	beq.n	800842a <HAL_UART_IRQHandler+0x18a>
 8008404:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008408:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800840c:	2b00      	cmp	r3, #0
 800840e:	d00c      	beq.n	800842a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008418:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008420:	f043 0220 	orr.w	r2, r3, #32
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008430:	2b00      	cmp	r3, #0
 8008432:	f000 8230 	beq.w	8008896 <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8008436:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800843a:	f003 0320 	and.w	r3, r3, #32
 800843e:	2b00      	cmp	r3, #0
 8008440:	d00d      	beq.n	800845e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008442:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008446:	f003 0320 	and.w	r3, r3, #32
 800844a:	2b00      	cmp	r3, #0
 800844c:	d007      	beq.n	800845e <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008452:	2b00      	cmp	r3, #0
 8008454:	d003      	beq.n	800845e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800845a:	6878      	ldr	r0, [r7, #4]
 800845c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008464:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	689b      	ldr	r3, [r3, #8]
 800846e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008472:	2b40      	cmp	r3, #64	@ 0x40
 8008474:	d005      	beq.n	8008482 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008476:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800847a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800847e:	2b00      	cmp	r3, #0
 8008480:	d04f      	beq.n	8008522 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008482:	6878      	ldr	r0, [r7, #4]
 8008484:	f000 ff1e 	bl	80092c4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	689b      	ldr	r3, [r3, #8]
 800848e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008492:	2b40      	cmp	r3, #64	@ 0x40
 8008494:	d141      	bne.n	800851a <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	3308      	adds	r3, #8
 800849c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084a0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80084a4:	e853 3f00 	ldrex	r3, [r3]
 80084a8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80084ac:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80084b0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80084b4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	3308      	adds	r3, #8
 80084be:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80084c2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80084c6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084ca:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80084ce:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80084d2:	e841 2300 	strex	r3, r2, [r1]
 80084d6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80084da:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d1d9      	bne.n	8008496 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d013      	beq.n	8008512 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80084ee:	4a13      	ldr	r2, [pc, #76]	@ (800853c <HAL_UART_IRQHandler+0x29c>)
 80084f0:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80084f6:	4618      	mov	r0, r3
 80084f8:	f7fb ffda 	bl	80044b0 <HAL_DMA_Abort_IT>
 80084fc:	4603      	mov	r3, r0
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d017      	beq.n	8008532 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008506:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008508:	687a      	ldr	r2, [r7, #4]
 800850a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800850c:	4610      	mov	r0, r2
 800850e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008510:	e00f      	b.n	8008532 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008512:	6878      	ldr	r0, [r7, #4]
 8008514:	f000 f9e8 	bl	80088e8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008518:	e00b      	b.n	8008532 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800851a:	6878      	ldr	r0, [r7, #4]
 800851c:	f000 f9e4 	bl	80088e8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008520:	e007      	b.n	8008532 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008522:	6878      	ldr	r0, [r7, #4]
 8008524:	f000 f9e0 	bl	80088e8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	2200      	movs	r2, #0
 800852c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8008530:	e1b1      	b.n	8008896 <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008532:	bf00      	nop
    return;
 8008534:	e1af      	b.n	8008896 <HAL_UART_IRQHandler+0x5f6>
 8008536:	bf00      	nop
 8008538:	04000120 	.word	0x04000120
 800853c:	0800962b 	.word	0x0800962b

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008544:	2b01      	cmp	r3, #1
 8008546:	f040 816a 	bne.w	800881e <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800854a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800854e:	f003 0310 	and.w	r3, r3, #16
 8008552:	2b00      	cmp	r3, #0
 8008554:	f000 8163 	beq.w	800881e <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008558:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800855c:	f003 0310 	and.w	r3, r3, #16
 8008560:	2b00      	cmp	r3, #0
 8008562:	f000 815c 	beq.w	800881e <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	2210      	movs	r2, #16
 800856c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	689b      	ldr	r3, [r3, #8]
 8008574:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008578:	2b40      	cmp	r3, #64	@ 0x40
 800857a:	f040 80d4 	bne.w	8008726 <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	685b      	ldr	r3, [r3, #4]
 8008586:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800858a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800858e:	2b00      	cmp	r3, #0
 8008590:	f000 80ad 	beq.w	80086ee <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800859a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800859e:	429a      	cmp	r2, r3
 80085a0:	f080 80a5 	bcs.w	80086ee <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80085aa:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	f003 0320 	and.w	r3, r3, #32
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	f040 8086 	bne.w	80086cc <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085c8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80085cc:	e853 3f00 	ldrex	r3, [r3]
 80085d0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80085d4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80085d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80085dc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	461a      	mov	r2, r3
 80085e6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80085ea:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80085ee:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085f2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80085f6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80085fa:	e841 2300 	strex	r3, r2, [r1]
 80085fe:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008602:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008606:	2b00      	cmp	r3, #0
 8008608:	d1da      	bne.n	80085c0 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	3308      	adds	r3, #8
 8008610:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008612:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008614:	e853 3f00 	ldrex	r3, [r3]
 8008618:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800861a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800861c:	f023 0301 	bic.w	r3, r3, #1
 8008620:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	3308      	adds	r3, #8
 800862a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800862e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008632:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008634:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008636:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800863a:	e841 2300 	strex	r3, r2, [r1]
 800863e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008640:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008642:	2b00      	cmp	r3, #0
 8008644:	d1e1      	bne.n	800860a <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	3308      	adds	r3, #8
 800864c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800864e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008650:	e853 3f00 	ldrex	r3, [r3]
 8008654:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008656:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008658:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800865c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	3308      	adds	r3, #8
 8008666:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800866a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800866c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800866e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008670:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008672:	e841 2300 	strex	r3, r2, [r1]
 8008676:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008678:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800867a:	2b00      	cmp	r3, #0
 800867c:	d1e3      	bne.n	8008646 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	2220      	movs	r2, #32
 8008682:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	2200      	movs	r2, #0
 800868a:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008692:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008694:	e853 3f00 	ldrex	r3, [r3]
 8008698:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800869a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800869c:	f023 0310 	bic.w	r3, r3, #16
 80086a0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	461a      	mov	r2, r3
 80086aa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80086ae:	65bb      	str	r3, [r7, #88]	@ 0x58
 80086b0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086b2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80086b4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80086b6:	e841 2300 	strex	r3, r2, [r1]
 80086ba:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80086bc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d1e4      	bne.n	800868c <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80086c6:	4618      	mov	r0, r3
 80086c8:	f7fb feb4 	bl	8004434 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	2202      	movs	r2, #2
 80086d0:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80086de:	b29b      	uxth	r3, r3
 80086e0:	1ad3      	subs	r3, r2, r3
 80086e2:	b29b      	uxth	r3, r3
 80086e4:	4619      	mov	r1, r3
 80086e6:	6878      	ldr	r0, [r7, #4]
 80086e8:	f000 f908 	bl	80088fc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80086ec:	e0d5      	b.n	800889a <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80086f4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80086f8:	429a      	cmp	r2, r3
 80086fa:	f040 80ce 	bne.w	800889a <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	f003 0320 	and.w	r3, r3, #32
 800870a:	2b20      	cmp	r3, #32
 800870c:	f040 80c5 	bne.w	800889a <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	2202      	movs	r2, #2
 8008714:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800871c:	4619      	mov	r1, r3
 800871e:	6878      	ldr	r0, [r7, #4]
 8008720:	f000 f8ec 	bl	80088fc <HAL_UARTEx_RxEventCallback>
      return;
 8008724:	e0b9      	b.n	800889a <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008732:	b29b      	uxth	r3, r3
 8008734:	1ad3      	subs	r3, r2, r3
 8008736:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008740:	b29b      	uxth	r3, r3
 8008742:	2b00      	cmp	r3, #0
 8008744:	f000 80ab 	beq.w	800889e <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8008748:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800874c:	2b00      	cmp	r3, #0
 800874e:	f000 80a6 	beq.w	800889e <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008758:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800875a:	e853 3f00 	ldrex	r3, [r3]
 800875e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008760:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008762:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008766:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	461a      	mov	r2, r3
 8008770:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008774:	647b      	str	r3, [r7, #68]	@ 0x44
 8008776:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008778:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800877a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800877c:	e841 2300 	strex	r3, r2, [r1]
 8008780:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008782:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008784:	2b00      	cmp	r3, #0
 8008786:	d1e4      	bne.n	8008752 <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	3308      	adds	r3, #8
 800878e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008790:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008792:	e853 3f00 	ldrex	r3, [r3]
 8008796:	623b      	str	r3, [r7, #32]
   return(result);
 8008798:	6a3b      	ldr	r3, [r7, #32]
 800879a:	f023 0301 	bic.w	r3, r3, #1
 800879e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	3308      	adds	r3, #8
 80087a8:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80087ac:	633a      	str	r2, [r7, #48]	@ 0x30
 80087ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087b0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80087b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80087b4:	e841 2300 	strex	r3, r2, [r1]
 80087b8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80087ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d1e3      	bne.n	8008788 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	2220      	movs	r2, #32
 80087c4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	2200      	movs	r2, #0
 80087cc:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	2200      	movs	r2, #0
 80087d2:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087da:	693b      	ldr	r3, [r7, #16]
 80087dc:	e853 3f00 	ldrex	r3, [r3]
 80087e0:	60fb      	str	r3, [r7, #12]
   return(result);
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	f023 0310 	bic.w	r3, r3, #16
 80087e8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	461a      	mov	r2, r3
 80087f2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80087f6:	61fb      	str	r3, [r7, #28]
 80087f8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087fa:	69b9      	ldr	r1, [r7, #24]
 80087fc:	69fa      	ldr	r2, [r7, #28]
 80087fe:	e841 2300 	strex	r3, r2, [r1]
 8008802:	617b      	str	r3, [r7, #20]
   return(result);
 8008804:	697b      	ldr	r3, [r7, #20]
 8008806:	2b00      	cmp	r3, #0
 8008808:	d1e4      	bne.n	80087d4 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	2202      	movs	r2, #2
 800880e:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008810:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008814:	4619      	mov	r1, r3
 8008816:	6878      	ldr	r0, [r7, #4]
 8008818:	f000 f870 	bl	80088fc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800881c:	e03f      	b.n	800889e <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800881e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008822:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008826:	2b00      	cmp	r3, #0
 8008828:	d00e      	beq.n	8008848 <HAL_UART_IRQHandler+0x5a8>
 800882a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800882e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008832:	2b00      	cmp	r3, #0
 8008834:	d008      	beq.n	8008848 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800883e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008840:	6878      	ldr	r0, [r7, #4]
 8008842:	f000 ff32 	bl	80096aa <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008846:	e02d      	b.n	80088a4 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8008848:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800884c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008850:	2b00      	cmp	r3, #0
 8008852:	d00e      	beq.n	8008872 <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8008854:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008858:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800885c:	2b00      	cmp	r3, #0
 800885e:	d008      	beq.n	8008872 <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008864:	2b00      	cmp	r3, #0
 8008866:	d01c      	beq.n	80088a2 <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800886c:	6878      	ldr	r0, [r7, #4]
 800886e:	4798      	blx	r3
    }
    return;
 8008870:	e017      	b.n	80088a2 <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008872:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008876:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800887a:	2b00      	cmp	r3, #0
 800887c:	d012      	beq.n	80088a4 <HAL_UART_IRQHandler+0x604>
 800887e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008882:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008886:	2b00      	cmp	r3, #0
 8008888:	d00c      	beq.n	80088a4 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 800888a:	6878      	ldr	r0, [r7, #4]
 800888c:	f000 fee3 	bl	8009656 <UART_EndTransmit_IT>
    return;
 8008890:	e008      	b.n	80088a4 <HAL_UART_IRQHandler+0x604>
      return;
 8008892:	bf00      	nop
 8008894:	e006      	b.n	80088a4 <HAL_UART_IRQHandler+0x604>
    return;
 8008896:	bf00      	nop
 8008898:	e004      	b.n	80088a4 <HAL_UART_IRQHandler+0x604>
      return;
 800889a:	bf00      	nop
 800889c:	e002      	b.n	80088a4 <HAL_UART_IRQHandler+0x604>
      return;
 800889e:	bf00      	nop
 80088a0:	e000      	b.n	80088a4 <HAL_UART_IRQHandler+0x604>
    return;
 80088a2:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 80088a4:	37e8      	adds	r7, #232	@ 0xe8
 80088a6:	46bd      	mov	sp, r7
 80088a8:	bd80      	pop	{r7, pc}
 80088aa:	bf00      	nop

080088ac <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80088ac:	b480      	push	{r7}
 80088ae:	b083      	sub	sp, #12
 80088b0:	af00      	add	r7, sp, #0
 80088b2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 80088b4:	bf00      	nop
 80088b6:	370c      	adds	r7, #12
 80088b8:	46bd      	mov	sp, r7
 80088ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088be:	4770      	bx	lr

080088c0 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80088c0:	b480      	push	{r7}
 80088c2:	b083      	sub	sp, #12
 80088c4:	af00      	add	r7, sp, #0
 80088c6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 80088c8:	bf00      	nop
 80088ca:	370c      	adds	r7, #12
 80088cc:	46bd      	mov	sp, r7
 80088ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088d2:	4770      	bx	lr

080088d4 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80088d4:	b480      	push	{r7}
 80088d6:	b083      	sub	sp, #12
 80088d8:	af00      	add	r7, sp, #0
 80088da:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 80088dc:	bf00      	nop
 80088de:	370c      	adds	r7, #12
 80088e0:	46bd      	mov	sp, r7
 80088e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088e6:	4770      	bx	lr

080088e8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80088e8:	b480      	push	{r7}
 80088ea:	b083      	sub	sp, #12
 80088ec:	af00      	add	r7, sp, #0
 80088ee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80088f0:	bf00      	nop
 80088f2:	370c      	adds	r7, #12
 80088f4:	46bd      	mov	sp, r7
 80088f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088fa:	4770      	bx	lr

080088fc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80088fc:	b480      	push	{r7}
 80088fe:	b083      	sub	sp, #12
 8008900:	af00      	add	r7, sp, #0
 8008902:	6078      	str	r0, [r7, #4]
 8008904:	460b      	mov	r3, r1
 8008906:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008908:	bf00      	nop
 800890a:	370c      	adds	r7, #12
 800890c:	46bd      	mov	sp, r7
 800890e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008912:	4770      	bx	lr

08008914 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008914:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008918:	b08a      	sub	sp, #40	@ 0x28
 800891a:	af00      	add	r7, sp, #0
 800891c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800891e:	2300      	movs	r3, #0
 8008920:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	689a      	ldr	r2, [r3, #8]
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	691b      	ldr	r3, [r3, #16]
 800892c:	431a      	orrs	r2, r3
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	695b      	ldr	r3, [r3, #20]
 8008932:	431a      	orrs	r2, r3
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	69db      	ldr	r3, [r3, #28]
 8008938:	4313      	orrs	r3, r2
 800893a:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	681a      	ldr	r2, [r3, #0]
 8008942:	4b9e      	ldr	r3, [pc, #632]	@ (8008bbc <UART_SetConfig+0x2a8>)
 8008944:	4013      	ands	r3, r2
 8008946:	68fa      	ldr	r2, [r7, #12]
 8008948:	6812      	ldr	r2, [r2, #0]
 800894a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800894c:	430b      	orrs	r3, r1
 800894e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	685b      	ldr	r3, [r3, #4]
 8008956:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	68da      	ldr	r2, [r3, #12]
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	430a      	orrs	r2, r1
 8008964:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	699b      	ldr	r3, [r3, #24]
 800896a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	4a93      	ldr	r2, [pc, #588]	@ (8008bc0 <UART_SetConfig+0x2ac>)
 8008972:	4293      	cmp	r3, r2
 8008974:	d004      	beq.n	8008980 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	6a1b      	ldr	r3, [r3, #32]
 800897a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800897c:	4313      	orrs	r3, r2
 800897e:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	689b      	ldr	r3, [r3, #8]
 8008986:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008990:	430a      	orrs	r2, r1
 8008992:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	4a8a      	ldr	r2, [pc, #552]	@ (8008bc4 <UART_SetConfig+0x2b0>)
 800899a:	4293      	cmp	r3, r2
 800899c:	d126      	bne.n	80089ec <UART_SetConfig+0xd8>
 800899e:	4b8a      	ldr	r3, [pc, #552]	@ (8008bc8 <UART_SetConfig+0x2b4>)
 80089a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80089a4:	f003 0303 	and.w	r3, r3, #3
 80089a8:	2b03      	cmp	r3, #3
 80089aa:	d81b      	bhi.n	80089e4 <UART_SetConfig+0xd0>
 80089ac:	a201      	add	r2, pc, #4	@ (adr r2, 80089b4 <UART_SetConfig+0xa0>)
 80089ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089b2:	bf00      	nop
 80089b4:	080089c5 	.word	0x080089c5
 80089b8:	080089d5 	.word	0x080089d5
 80089bc:	080089cd 	.word	0x080089cd
 80089c0:	080089dd 	.word	0x080089dd
 80089c4:	2301      	movs	r3, #1
 80089c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80089ca:	e0ab      	b.n	8008b24 <UART_SetConfig+0x210>
 80089cc:	2302      	movs	r3, #2
 80089ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80089d2:	e0a7      	b.n	8008b24 <UART_SetConfig+0x210>
 80089d4:	2304      	movs	r3, #4
 80089d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80089da:	e0a3      	b.n	8008b24 <UART_SetConfig+0x210>
 80089dc:	2308      	movs	r3, #8
 80089de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80089e2:	e09f      	b.n	8008b24 <UART_SetConfig+0x210>
 80089e4:	2310      	movs	r3, #16
 80089e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80089ea:	e09b      	b.n	8008b24 <UART_SetConfig+0x210>
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	4a76      	ldr	r2, [pc, #472]	@ (8008bcc <UART_SetConfig+0x2b8>)
 80089f2:	4293      	cmp	r3, r2
 80089f4:	d138      	bne.n	8008a68 <UART_SetConfig+0x154>
 80089f6:	4b74      	ldr	r3, [pc, #464]	@ (8008bc8 <UART_SetConfig+0x2b4>)
 80089f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80089fc:	f003 030c 	and.w	r3, r3, #12
 8008a00:	2b0c      	cmp	r3, #12
 8008a02:	d82d      	bhi.n	8008a60 <UART_SetConfig+0x14c>
 8008a04:	a201      	add	r2, pc, #4	@ (adr r2, 8008a0c <UART_SetConfig+0xf8>)
 8008a06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a0a:	bf00      	nop
 8008a0c:	08008a41 	.word	0x08008a41
 8008a10:	08008a61 	.word	0x08008a61
 8008a14:	08008a61 	.word	0x08008a61
 8008a18:	08008a61 	.word	0x08008a61
 8008a1c:	08008a51 	.word	0x08008a51
 8008a20:	08008a61 	.word	0x08008a61
 8008a24:	08008a61 	.word	0x08008a61
 8008a28:	08008a61 	.word	0x08008a61
 8008a2c:	08008a49 	.word	0x08008a49
 8008a30:	08008a61 	.word	0x08008a61
 8008a34:	08008a61 	.word	0x08008a61
 8008a38:	08008a61 	.word	0x08008a61
 8008a3c:	08008a59 	.word	0x08008a59
 8008a40:	2300      	movs	r3, #0
 8008a42:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008a46:	e06d      	b.n	8008b24 <UART_SetConfig+0x210>
 8008a48:	2302      	movs	r3, #2
 8008a4a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008a4e:	e069      	b.n	8008b24 <UART_SetConfig+0x210>
 8008a50:	2304      	movs	r3, #4
 8008a52:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008a56:	e065      	b.n	8008b24 <UART_SetConfig+0x210>
 8008a58:	2308      	movs	r3, #8
 8008a5a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008a5e:	e061      	b.n	8008b24 <UART_SetConfig+0x210>
 8008a60:	2310      	movs	r3, #16
 8008a62:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008a66:	e05d      	b.n	8008b24 <UART_SetConfig+0x210>
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	4a58      	ldr	r2, [pc, #352]	@ (8008bd0 <UART_SetConfig+0x2bc>)
 8008a6e:	4293      	cmp	r3, r2
 8008a70:	d125      	bne.n	8008abe <UART_SetConfig+0x1aa>
 8008a72:	4b55      	ldr	r3, [pc, #340]	@ (8008bc8 <UART_SetConfig+0x2b4>)
 8008a74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008a78:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8008a7c:	2b30      	cmp	r3, #48	@ 0x30
 8008a7e:	d016      	beq.n	8008aae <UART_SetConfig+0x19a>
 8008a80:	2b30      	cmp	r3, #48	@ 0x30
 8008a82:	d818      	bhi.n	8008ab6 <UART_SetConfig+0x1a2>
 8008a84:	2b20      	cmp	r3, #32
 8008a86:	d00a      	beq.n	8008a9e <UART_SetConfig+0x18a>
 8008a88:	2b20      	cmp	r3, #32
 8008a8a:	d814      	bhi.n	8008ab6 <UART_SetConfig+0x1a2>
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d002      	beq.n	8008a96 <UART_SetConfig+0x182>
 8008a90:	2b10      	cmp	r3, #16
 8008a92:	d008      	beq.n	8008aa6 <UART_SetConfig+0x192>
 8008a94:	e00f      	b.n	8008ab6 <UART_SetConfig+0x1a2>
 8008a96:	2300      	movs	r3, #0
 8008a98:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008a9c:	e042      	b.n	8008b24 <UART_SetConfig+0x210>
 8008a9e:	2302      	movs	r3, #2
 8008aa0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008aa4:	e03e      	b.n	8008b24 <UART_SetConfig+0x210>
 8008aa6:	2304      	movs	r3, #4
 8008aa8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008aac:	e03a      	b.n	8008b24 <UART_SetConfig+0x210>
 8008aae:	2308      	movs	r3, #8
 8008ab0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008ab4:	e036      	b.n	8008b24 <UART_SetConfig+0x210>
 8008ab6:	2310      	movs	r3, #16
 8008ab8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008abc:	e032      	b.n	8008b24 <UART_SetConfig+0x210>
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	4a3f      	ldr	r2, [pc, #252]	@ (8008bc0 <UART_SetConfig+0x2ac>)
 8008ac4:	4293      	cmp	r3, r2
 8008ac6:	d12a      	bne.n	8008b1e <UART_SetConfig+0x20a>
 8008ac8:	4b3f      	ldr	r3, [pc, #252]	@ (8008bc8 <UART_SetConfig+0x2b4>)
 8008aca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008ace:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8008ad2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008ad6:	d01a      	beq.n	8008b0e <UART_SetConfig+0x1fa>
 8008ad8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008adc:	d81b      	bhi.n	8008b16 <UART_SetConfig+0x202>
 8008ade:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008ae2:	d00c      	beq.n	8008afe <UART_SetConfig+0x1ea>
 8008ae4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008ae8:	d815      	bhi.n	8008b16 <UART_SetConfig+0x202>
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d003      	beq.n	8008af6 <UART_SetConfig+0x1e2>
 8008aee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008af2:	d008      	beq.n	8008b06 <UART_SetConfig+0x1f2>
 8008af4:	e00f      	b.n	8008b16 <UART_SetConfig+0x202>
 8008af6:	2300      	movs	r3, #0
 8008af8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008afc:	e012      	b.n	8008b24 <UART_SetConfig+0x210>
 8008afe:	2302      	movs	r3, #2
 8008b00:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008b04:	e00e      	b.n	8008b24 <UART_SetConfig+0x210>
 8008b06:	2304      	movs	r3, #4
 8008b08:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008b0c:	e00a      	b.n	8008b24 <UART_SetConfig+0x210>
 8008b0e:	2308      	movs	r3, #8
 8008b10:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008b14:	e006      	b.n	8008b24 <UART_SetConfig+0x210>
 8008b16:	2310      	movs	r3, #16
 8008b18:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008b1c:	e002      	b.n	8008b24 <UART_SetConfig+0x210>
 8008b1e:	2310      	movs	r3, #16
 8008b20:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	4a25      	ldr	r2, [pc, #148]	@ (8008bc0 <UART_SetConfig+0x2ac>)
 8008b2a:	4293      	cmp	r3, r2
 8008b2c:	f040 808a 	bne.w	8008c44 <UART_SetConfig+0x330>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008b30:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8008b34:	2b08      	cmp	r3, #8
 8008b36:	d824      	bhi.n	8008b82 <UART_SetConfig+0x26e>
 8008b38:	a201      	add	r2, pc, #4	@ (adr r2, 8008b40 <UART_SetConfig+0x22c>)
 8008b3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b3e:	bf00      	nop
 8008b40:	08008b65 	.word	0x08008b65
 8008b44:	08008b83 	.word	0x08008b83
 8008b48:	08008b6d 	.word	0x08008b6d
 8008b4c:	08008b83 	.word	0x08008b83
 8008b50:	08008b73 	.word	0x08008b73
 8008b54:	08008b83 	.word	0x08008b83
 8008b58:	08008b83 	.word	0x08008b83
 8008b5c:	08008b83 	.word	0x08008b83
 8008b60:	08008b7b 	.word	0x08008b7b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008b64:	f7fc fdbc 	bl	80056e0 <HAL_RCC_GetPCLK1Freq>
 8008b68:	61f8      	str	r0, [r7, #28]
        break;
 8008b6a:	e010      	b.n	8008b8e <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008b6c:	4b19      	ldr	r3, [pc, #100]	@ (8008bd4 <UART_SetConfig+0x2c0>)
 8008b6e:	61fb      	str	r3, [r7, #28]
        break;
 8008b70:	e00d      	b.n	8008b8e <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008b72:	f7fc fd1d 	bl	80055b0 <HAL_RCC_GetSysClockFreq>
 8008b76:	61f8      	str	r0, [r7, #28]
        break;
 8008b78:	e009      	b.n	8008b8e <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008b7a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008b7e:	61fb      	str	r3, [r7, #28]
        break;
 8008b80:	e005      	b.n	8008b8e <UART_SetConfig+0x27a>
      default:
        pclk = 0U;
 8008b82:	2300      	movs	r3, #0
 8008b84:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8008b86:	2301      	movs	r3, #1
 8008b88:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8008b8c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008b8e:	69fb      	ldr	r3, [r7, #28]
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	f000 8109 	beq.w	8008da8 <UART_SetConfig+0x494>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	685a      	ldr	r2, [r3, #4]
 8008b9a:	4613      	mov	r3, r2
 8008b9c:	005b      	lsls	r3, r3, #1
 8008b9e:	4413      	add	r3, r2
 8008ba0:	69fa      	ldr	r2, [r7, #28]
 8008ba2:	429a      	cmp	r2, r3
 8008ba4:	d305      	bcc.n	8008bb2 <UART_SetConfig+0x29e>
          (pclk > (4096U * huart->Init.BaudRate)))
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	685b      	ldr	r3, [r3, #4]
 8008baa:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8008bac:	69fa      	ldr	r2, [r7, #28]
 8008bae:	429a      	cmp	r2, r3
 8008bb0:	d912      	bls.n	8008bd8 <UART_SetConfig+0x2c4>
      {
        ret = HAL_ERROR;
 8008bb2:	2301      	movs	r3, #1
 8008bb4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8008bb8:	e0f6      	b.n	8008da8 <UART_SetConfig+0x494>
 8008bba:	bf00      	nop
 8008bbc:	efff69f3 	.word	0xefff69f3
 8008bc0:	40008000 	.word	0x40008000
 8008bc4:	40013800 	.word	0x40013800
 8008bc8:	40021000 	.word	0x40021000
 8008bcc:	40004400 	.word	0x40004400
 8008bd0:	40004800 	.word	0x40004800
 8008bd4:	00f42400 	.word	0x00f42400
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8008bd8:	69fb      	ldr	r3, [r7, #28]
 8008bda:	2200      	movs	r2, #0
 8008bdc:	461c      	mov	r4, r3
 8008bde:	4615      	mov	r5, r2
 8008be0:	f04f 0200 	mov.w	r2, #0
 8008be4:	f04f 0300 	mov.w	r3, #0
 8008be8:	022b      	lsls	r3, r5, #8
 8008bea:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8008bee:	0222      	lsls	r2, r4, #8
 8008bf0:	68f9      	ldr	r1, [r7, #12]
 8008bf2:	6849      	ldr	r1, [r1, #4]
 8008bf4:	0849      	lsrs	r1, r1, #1
 8008bf6:	2000      	movs	r0, #0
 8008bf8:	4688      	mov	r8, r1
 8008bfa:	4681      	mov	r9, r0
 8008bfc:	eb12 0a08 	adds.w	sl, r2, r8
 8008c00:	eb43 0b09 	adc.w	fp, r3, r9
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	685b      	ldr	r3, [r3, #4]
 8008c08:	2200      	movs	r2, #0
 8008c0a:	603b      	str	r3, [r7, #0]
 8008c0c:	607a      	str	r2, [r7, #4]
 8008c0e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008c12:	4650      	mov	r0, sl
 8008c14:	4659      	mov	r1, fp
 8008c16:	f7f8 f847 	bl	8000ca8 <__aeabi_uldivmod>
 8008c1a:	4602      	mov	r2, r0
 8008c1c:	460b      	mov	r3, r1
 8008c1e:	4613      	mov	r3, r2
 8008c20:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008c22:	69bb      	ldr	r3, [r7, #24]
 8008c24:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008c28:	d308      	bcc.n	8008c3c <UART_SetConfig+0x328>
 8008c2a:	69bb      	ldr	r3, [r7, #24]
 8008c2c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008c30:	d204      	bcs.n	8008c3c <UART_SetConfig+0x328>
        {
          huart->Instance->BRR = usartdiv;
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	69ba      	ldr	r2, [r7, #24]
 8008c38:	60da      	str	r2, [r3, #12]
 8008c3a:	e0b5      	b.n	8008da8 <UART_SetConfig+0x494>
        }
        else
        {
          ret = HAL_ERROR;
 8008c3c:	2301      	movs	r3, #1
 8008c3e:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8008c42:	e0b1      	b.n	8008da8 <UART_SetConfig+0x494>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	69db      	ldr	r3, [r3, #28]
 8008c48:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008c4c:	d15d      	bne.n	8008d0a <UART_SetConfig+0x3f6>
  {
    switch (clocksource)
 8008c4e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8008c52:	2b08      	cmp	r3, #8
 8008c54:	d827      	bhi.n	8008ca6 <UART_SetConfig+0x392>
 8008c56:	a201      	add	r2, pc, #4	@ (adr r2, 8008c5c <UART_SetConfig+0x348>)
 8008c58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c5c:	08008c81 	.word	0x08008c81
 8008c60:	08008c89 	.word	0x08008c89
 8008c64:	08008c91 	.word	0x08008c91
 8008c68:	08008ca7 	.word	0x08008ca7
 8008c6c:	08008c97 	.word	0x08008c97
 8008c70:	08008ca7 	.word	0x08008ca7
 8008c74:	08008ca7 	.word	0x08008ca7
 8008c78:	08008ca7 	.word	0x08008ca7
 8008c7c:	08008c9f 	.word	0x08008c9f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008c80:	f7fc fd2e 	bl	80056e0 <HAL_RCC_GetPCLK1Freq>
 8008c84:	61f8      	str	r0, [r7, #28]
        break;
 8008c86:	e014      	b.n	8008cb2 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008c88:	f7fc fd40 	bl	800570c <HAL_RCC_GetPCLK2Freq>
 8008c8c:	61f8      	str	r0, [r7, #28]
        break;
 8008c8e:	e010      	b.n	8008cb2 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008c90:	4b4c      	ldr	r3, [pc, #304]	@ (8008dc4 <UART_SetConfig+0x4b0>)
 8008c92:	61fb      	str	r3, [r7, #28]
        break;
 8008c94:	e00d      	b.n	8008cb2 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008c96:	f7fc fc8b 	bl	80055b0 <HAL_RCC_GetSysClockFreq>
 8008c9a:	61f8      	str	r0, [r7, #28]
        break;
 8008c9c:	e009      	b.n	8008cb2 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008c9e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008ca2:	61fb      	str	r3, [r7, #28]
        break;
 8008ca4:	e005      	b.n	8008cb2 <UART_SetConfig+0x39e>
      default:
        pclk = 0U;
 8008ca6:	2300      	movs	r3, #0
 8008ca8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8008caa:	2301      	movs	r3, #1
 8008cac:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8008cb0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008cb2:	69fb      	ldr	r3, [r7, #28]
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d077      	beq.n	8008da8 <UART_SetConfig+0x494>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008cb8:	69fb      	ldr	r3, [r7, #28]
 8008cba:	005a      	lsls	r2, r3, #1
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	685b      	ldr	r3, [r3, #4]
 8008cc0:	085b      	lsrs	r3, r3, #1
 8008cc2:	441a      	add	r2, r3
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	685b      	ldr	r3, [r3, #4]
 8008cc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ccc:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008cce:	69bb      	ldr	r3, [r7, #24]
 8008cd0:	2b0f      	cmp	r3, #15
 8008cd2:	d916      	bls.n	8008d02 <UART_SetConfig+0x3ee>
 8008cd4:	69bb      	ldr	r3, [r7, #24]
 8008cd6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008cda:	d212      	bcs.n	8008d02 <UART_SetConfig+0x3ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008cdc:	69bb      	ldr	r3, [r7, #24]
 8008cde:	b29b      	uxth	r3, r3
 8008ce0:	f023 030f 	bic.w	r3, r3, #15
 8008ce4:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008ce6:	69bb      	ldr	r3, [r7, #24]
 8008ce8:	085b      	lsrs	r3, r3, #1
 8008cea:	b29b      	uxth	r3, r3
 8008cec:	f003 0307 	and.w	r3, r3, #7
 8008cf0:	b29a      	uxth	r2, r3
 8008cf2:	8afb      	ldrh	r3, [r7, #22]
 8008cf4:	4313      	orrs	r3, r2
 8008cf6:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	8afa      	ldrh	r2, [r7, #22]
 8008cfe:	60da      	str	r2, [r3, #12]
 8008d00:	e052      	b.n	8008da8 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8008d02:	2301      	movs	r3, #1
 8008d04:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8008d08:	e04e      	b.n	8008da8 <UART_SetConfig+0x494>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008d0a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8008d0e:	2b08      	cmp	r3, #8
 8008d10:	d827      	bhi.n	8008d62 <UART_SetConfig+0x44e>
 8008d12:	a201      	add	r2, pc, #4	@ (adr r2, 8008d18 <UART_SetConfig+0x404>)
 8008d14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d18:	08008d3d 	.word	0x08008d3d
 8008d1c:	08008d45 	.word	0x08008d45
 8008d20:	08008d4d 	.word	0x08008d4d
 8008d24:	08008d63 	.word	0x08008d63
 8008d28:	08008d53 	.word	0x08008d53
 8008d2c:	08008d63 	.word	0x08008d63
 8008d30:	08008d63 	.word	0x08008d63
 8008d34:	08008d63 	.word	0x08008d63
 8008d38:	08008d5b 	.word	0x08008d5b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008d3c:	f7fc fcd0 	bl	80056e0 <HAL_RCC_GetPCLK1Freq>
 8008d40:	61f8      	str	r0, [r7, #28]
        break;
 8008d42:	e014      	b.n	8008d6e <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008d44:	f7fc fce2 	bl	800570c <HAL_RCC_GetPCLK2Freq>
 8008d48:	61f8      	str	r0, [r7, #28]
        break;
 8008d4a:	e010      	b.n	8008d6e <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008d4c:	4b1d      	ldr	r3, [pc, #116]	@ (8008dc4 <UART_SetConfig+0x4b0>)
 8008d4e:	61fb      	str	r3, [r7, #28]
        break;
 8008d50:	e00d      	b.n	8008d6e <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008d52:	f7fc fc2d 	bl	80055b0 <HAL_RCC_GetSysClockFreq>
 8008d56:	61f8      	str	r0, [r7, #28]
        break;
 8008d58:	e009      	b.n	8008d6e <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008d5a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008d5e:	61fb      	str	r3, [r7, #28]
        break;
 8008d60:	e005      	b.n	8008d6e <UART_SetConfig+0x45a>
      default:
        pclk = 0U;
 8008d62:	2300      	movs	r3, #0
 8008d64:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8008d66:	2301      	movs	r3, #1
 8008d68:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8008d6c:	bf00      	nop
    }

    if (pclk != 0U)
 8008d6e:	69fb      	ldr	r3, [r7, #28]
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	d019      	beq.n	8008da8 <UART_SetConfig+0x494>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	685b      	ldr	r3, [r3, #4]
 8008d78:	085a      	lsrs	r2, r3, #1
 8008d7a:	69fb      	ldr	r3, [r7, #28]
 8008d7c:	441a      	add	r2, r3
 8008d7e:	68fb      	ldr	r3, [r7, #12]
 8008d80:	685b      	ldr	r3, [r3, #4]
 8008d82:	fbb2 f3f3 	udiv	r3, r2, r3
 8008d86:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008d88:	69bb      	ldr	r3, [r7, #24]
 8008d8a:	2b0f      	cmp	r3, #15
 8008d8c:	d909      	bls.n	8008da2 <UART_SetConfig+0x48e>
 8008d8e:	69bb      	ldr	r3, [r7, #24]
 8008d90:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008d94:	d205      	bcs.n	8008da2 <UART_SetConfig+0x48e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008d96:	69bb      	ldr	r3, [r7, #24]
 8008d98:	b29a      	uxth	r2, r3
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	60da      	str	r2, [r3, #12]
 8008da0:	e002      	b.n	8008da8 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8008da2:	2301      	movs	r3, #1
 8008da4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	2200      	movs	r2, #0
 8008dac:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	2200      	movs	r2, #0
 8008db2:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8008db4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8008db8:	4618      	mov	r0, r3
 8008dba:	3728      	adds	r7, #40	@ 0x28
 8008dbc:	46bd      	mov	sp, r7
 8008dbe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008dc2:	bf00      	nop
 8008dc4:	00f42400 	.word	0x00f42400

08008dc8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008dc8:	b480      	push	{r7}
 8008dca:	b083      	sub	sp, #12
 8008dcc:	af00      	add	r7, sp, #0
 8008dce:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008dd4:	f003 0308 	and.w	r3, r3, #8
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	d00a      	beq.n	8008df2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	685b      	ldr	r3, [r3, #4]
 8008de2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	430a      	orrs	r2, r1
 8008df0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008df6:	f003 0301 	and.w	r3, r3, #1
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d00a      	beq.n	8008e14 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	685b      	ldr	r3, [r3, #4]
 8008e04:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	430a      	orrs	r2, r1
 8008e12:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e18:	f003 0302 	and.w	r3, r3, #2
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	d00a      	beq.n	8008e36 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	685b      	ldr	r3, [r3, #4]
 8008e26:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	430a      	orrs	r2, r1
 8008e34:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e3a:	f003 0304 	and.w	r3, r3, #4
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d00a      	beq.n	8008e58 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	685b      	ldr	r3, [r3, #4]
 8008e48:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	430a      	orrs	r2, r1
 8008e56:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e5c:	f003 0310 	and.w	r3, r3, #16
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	d00a      	beq.n	8008e7a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	689b      	ldr	r3, [r3, #8]
 8008e6a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	430a      	orrs	r2, r1
 8008e78:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e7e:	f003 0320 	and.w	r3, r3, #32
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d00a      	beq.n	8008e9c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	689b      	ldr	r3, [r3, #8]
 8008e8c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	430a      	orrs	r2, r1
 8008e9a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ea0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d01a      	beq.n	8008ede <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	685b      	ldr	r3, [r3, #4]
 8008eae:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	430a      	orrs	r2, r1
 8008ebc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ec2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008ec6:	d10a      	bne.n	8008ede <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	685b      	ldr	r3, [r3, #4]
 8008ece:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	430a      	orrs	r2, r1
 8008edc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ee2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d00a      	beq.n	8008f00 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	685b      	ldr	r3, [r3, #4]
 8008ef0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	430a      	orrs	r2, r1
 8008efe:	605a      	str	r2, [r3, #4]
  }
}
 8008f00:	bf00      	nop
 8008f02:	370c      	adds	r7, #12
 8008f04:	46bd      	mov	sp, r7
 8008f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f0a:	4770      	bx	lr

08008f0c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008f0c:	b580      	push	{r7, lr}
 8008f0e:	b098      	sub	sp, #96	@ 0x60
 8008f10:	af02      	add	r7, sp, #8
 8008f12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	2200      	movs	r2, #0
 8008f18:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008f1c:	f7fb f848 	bl	8003fb0 <HAL_GetTick>
 8008f20:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	f003 0308 	and.w	r3, r3, #8
 8008f2c:	2b08      	cmp	r3, #8
 8008f2e:	d12e      	bne.n	8008f8e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008f30:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008f34:	9300      	str	r3, [sp, #0]
 8008f36:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008f38:	2200      	movs	r2, #0
 8008f3a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008f3e:	6878      	ldr	r0, [r7, #4]
 8008f40:	f000 f88c 	bl	800905c <UART_WaitOnFlagUntilTimeout>
 8008f44:	4603      	mov	r3, r0
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	d021      	beq.n	8008f8e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f52:	e853 3f00 	ldrex	r3, [r3]
 8008f56:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008f58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f5a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008f5e:	653b      	str	r3, [r7, #80]	@ 0x50
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	461a      	mov	r2, r3
 8008f66:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008f68:	647b      	str	r3, [r7, #68]	@ 0x44
 8008f6a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f6c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008f6e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008f70:	e841 2300 	strex	r3, r2, [r1]
 8008f74:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008f76:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	d1e6      	bne.n	8008f4a <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	2220      	movs	r2, #32
 8008f80:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	2200      	movs	r2, #0
 8008f86:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008f8a:	2303      	movs	r3, #3
 8008f8c:	e062      	b.n	8009054 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	f003 0304 	and.w	r3, r3, #4
 8008f98:	2b04      	cmp	r3, #4
 8008f9a:	d149      	bne.n	8009030 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008f9c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008fa0:	9300      	str	r3, [sp, #0]
 8008fa2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008fa4:	2200      	movs	r2, #0
 8008fa6:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008faa:	6878      	ldr	r0, [r7, #4]
 8008fac:	f000 f856 	bl	800905c <UART_WaitOnFlagUntilTimeout>
 8008fb0:	4603      	mov	r3, r0
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	d03c      	beq.n	8009030 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fbe:	e853 3f00 	ldrex	r3, [r3]
 8008fc2:	623b      	str	r3, [r7, #32]
   return(result);
 8008fc4:	6a3b      	ldr	r3, [r7, #32]
 8008fc6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008fca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	461a      	mov	r2, r3
 8008fd2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008fd4:	633b      	str	r3, [r7, #48]	@ 0x30
 8008fd6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fd8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008fda:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008fdc:	e841 2300 	strex	r3, r2, [r1]
 8008fe0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008fe2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	d1e6      	bne.n	8008fb6 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	3308      	adds	r3, #8
 8008fee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ff0:	693b      	ldr	r3, [r7, #16]
 8008ff2:	e853 3f00 	ldrex	r3, [r3]
 8008ff6:	60fb      	str	r3, [r7, #12]
   return(result);
 8008ff8:	68fb      	ldr	r3, [r7, #12]
 8008ffa:	f023 0301 	bic.w	r3, r3, #1
 8008ffe:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	3308      	adds	r3, #8
 8009006:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009008:	61fa      	str	r2, [r7, #28]
 800900a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800900c:	69b9      	ldr	r1, [r7, #24]
 800900e:	69fa      	ldr	r2, [r7, #28]
 8009010:	e841 2300 	strex	r3, r2, [r1]
 8009014:	617b      	str	r3, [r7, #20]
   return(result);
 8009016:	697b      	ldr	r3, [r7, #20]
 8009018:	2b00      	cmp	r3, #0
 800901a:	d1e5      	bne.n	8008fe8 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	2220      	movs	r2, #32
 8009020:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	2200      	movs	r2, #0
 8009028:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800902c:	2303      	movs	r3, #3
 800902e:	e011      	b.n	8009054 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	2220      	movs	r2, #32
 8009034:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	2220      	movs	r2, #32
 800903a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	2200      	movs	r2, #0
 8009042:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	2200      	movs	r2, #0
 8009048:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	2200      	movs	r2, #0
 800904e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8009052:	2300      	movs	r3, #0
}
 8009054:	4618      	mov	r0, r3
 8009056:	3758      	adds	r7, #88	@ 0x58
 8009058:	46bd      	mov	sp, r7
 800905a:	bd80      	pop	{r7, pc}

0800905c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800905c:	b580      	push	{r7, lr}
 800905e:	b084      	sub	sp, #16
 8009060:	af00      	add	r7, sp, #0
 8009062:	60f8      	str	r0, [r7, #12]
 8009064:	60b9      	str	r1, [r7, #8]
 8009066:	603b      	str	r3, [r7, #0]
 8009068:	4613      	mov	r3, r2
 800906a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800906c:	e04f      	b.n	800910e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800906e:	69bb      	ldr	r3, [r7, #24]
 8009070:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009074:	d04b      	beq.n	800910e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009076:	f7fa ff9b 	bl	8003fb0 <HAL_GetTick>
 800907a:	4602      	mov	r2, r0
 800907c:	683b      	ldr	r3, [r7, #0]
 800907e:	1ad3      	subs	r3, r2, r3
 8009080:	69ba      	ldr	r2, [r7, #24]
 8009082:	429a      	cmp	r2, r3
 8009084:	d302      	bcc.n	800908c <UART_WaitOnFlagUntilTimeout+0x30>
 8009086:	69bb      	ldr	r3, [r7, #24]
 8009088:	2b00      	cmp	r3, #0
 800908a:	d101      	bne.n	8009090 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800908c:	2303      	movs	r3, #3
 800908e:	e04e      	b.n	800912e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	f003 0304 	and.w	r3, r3, #4
 800909a:	2b00      	cmp	r3, #0
 800909c:	d037      	beq.n	800910e <UART_WaitOnFlagUntilTimeout+0xb2>
 800909e:	68bb      	ldr	r3, [r7, #8]
 80090a0:	2b80      	cmp	r3, #128	@ 0x80
 80090a2:	d034      	beq.n	800910e <UART_WaitOnFlagUntilTimeout+0xb2>
 80090a4:	68bb      	ldr	r3, [r7, #8]
 80090a6:	2b40      	cmp	r3, #64	@ 0x40
 80090a8:	d031      	beq.n	800910e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	69db      	ldr	r3, [r3, #28]
 80090b0:	f003 0308 	and.w	r3, r3, #8
 80090b4:	2b08      	cmp	r3, #8
 80090b6:	d110      	bne.n	80090da <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	2208      	movs	r2, #8
 80090be:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80090c0:	68f8      	ldr	r0, [r7, #12]
 80090c2:	f000 f8ff 	bl	80092c4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	2208      	movs	r2, #8
 80090ca:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80090ce:	68fb      	ldr	r3, [r7, #12]
 80090d0:	2200      	movs	r2, #0
 80090d2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80090d6:	2301      	movs	r3, #1
 80090d8:	e029      	b.n	800912e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	69db      	ldr	r3, [r3, #28]
 80090e0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80090e4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80090e8:	d111      	bne.n	800910e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80090f2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80090f4:	68f8      	ldr	r0, [r7, #12]
 80090f6:	f000 f8e5 	bl	80092c4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	2220      	movs	r2, #32
 80090fe:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	2200      	movs	r2, #0
 8009106:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800910a:	2303      	movs	r3, #3
 800910c:	e00f      	b.n	800912e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800910e:	68fb      	ldr	r3, [r7, #12]
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	69da      	ldr	r2, [r3, #28]
 8009114:	68bb      	ldr	r3, [r7, #8]
 8009116:	4013      	ands	r3, r2
 8009118:	68ba      	ldr	r2, [r7, #8]
 800911a:	429a      	cmp	r2, r3
 800911c:	bf0c      	ite	eq
 800911e:	2301      	moveq	r3, #1
 8009120:	2300      	movne	r3, #0
 8009122:	b2db      	uxtb	r3, r3
 8009124:	461a      	mov	r2, r3
 8009126:	79fb      	ldrb	r3, [r7, #7]
 8009128:	429a      	cmp	r2, r3
 800912a:	d0a0      	beq.n	800906e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800912c:	2300      	movs	r3, #0
}
 800912e:	4618      	mov	r0, r3
 8009130:	3710      	adds	r7, #16
 8009132:	46bd      	mov	sp, r7
 8009134:	bd80      	pop	{r7, pc}
	...

08009138 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009138:	b580      	push	{r7, lr}
 800913a:	b096      	sub	sp, #88	@ 0x58
 800913c:	af00      	add	r7, sp, #0
 800913e:	60f8      	str	r0, [r7, #12]
 8009140:	60b9      	str	r1, [r7, #8]
 8009142:	4613      	mov	r3, r2
 8009144:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	68ba      	ldr	r2, [r7, #8]
 800914a:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize = Size;
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	88fa      	ldrh	r2, [r7, #6]
 8009150:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	2200      	movs	r2, #0
 8009158:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	2222      	movs	r2, #34	@ 0x22
 8009160:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if (huart->hdmarx != NULL)
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009168:	2b00      	cmp	r3, #0
 800916a:	d028      	beq.n	80091be <UART_Start_Receive_DMA+0x86>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009170:	4a3e      	ldr	r2, [pc, #248]	@ (800926c <UART_Start_Receive_DMA+0x134>)
 8009172:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009178:	4a3d      	ldr	r2, [pc, #244]	@ (8009270 <UART_Start_Receive_DMA+0x138>)
 800917a:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009180:	4a3c      	ldr	r2, [pc, #240]	@ (8009274 <UART_Start_Receive_DMA+0x13c>)
 8009182:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009188:	2200      	movs	r2, #0
 800918a:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	3324      	adds	r3, #36	@ 0x24
 8009196:	4619      	mov	r1, r3
 8009198:	68fb      	ldr	r3, [r7, #12]
 800919a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800919c:	461a      	mov	r2, r3
 800919e:	88fb      	ldrh	r3, [r7, #6]
 80091a0:	f7fb f8e8 	bl	8004374 <HAL_DMA_Start_IT>
 80091a4:	4603      	mov	r3, r0
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d009      	beq.n	80091be <UART_Start_Receive_DMA+0x86>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	2210      	movs	r2, #16
 80091ae:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 80091b2:	68fb      	ldr	r3, [r7, #12]
 80091b4:	2220      	movs	r2, #32
 80091b6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      return HAL_ERROR;
 80091ba:	2301      	movs	r3, #1
 80091bc:	e051      	b.n	8009262 <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	691b      	ldr	r3, [r3, #16]
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d018      	beq.n	80091f8 <UART_Start_Receive_DMA+0xc0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80091ce:	e853 3f00 	ldrex	r3, [r3]
 80091d2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80091d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091d6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80091da:	657b      	str	r3, [r7, #84]	@ 0x54
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	461a      	mov	r2, r3
 80091e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80091e4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80091e6:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091e8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80091ea:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80091ec:	e841 2300 	strex	r3, r2, [r1]
 80091f0:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80091f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	d1e6      	bne.n	80091c6 <UART_Start_Receive_DMA+0x8e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	3308      	adds	r3, #8
 80091fe:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009200:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009202:	e853 3f00 	ldrex	r3, [r3]
 8009206:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009208:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800920a:	f043 0301 	orr.w	r3, r3, #1
 800920e:	653b      	str	r3, [r7, #80]	@ 0x50
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	3308      	adds	r3, #8
 8009216:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8009218:	637a      	str	r2, [r7, #52]	@ 0x34
 800921a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800921c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800921e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009220:	e841 2300 	strex	r3, r2, [r1]
 8009224:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8009226:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009228:	2b00      	cmp	r3, #0
 800922a:	d1e5      	bne.n	80091f8 <UART_Start_Receive_DMA+0xc0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	3308      	adds	r3, #8
 8009232:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009234:	697b      	ldr	r3, [r7, #20]
 8009236:	e853 3f00 	ldrex	r3, [r3]
 800923a:	613b      	str	r3, [r7, #16]
   return(result);
 800923c:	693b      	ldr	r3, [r7, #16]
 800923e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009242:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	3308      	adds	r3, #8
 800924a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800924c:	623a      	str	r2, [r7, #32]
 800924e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009250:	69f9      	ldr	r1, [r7, #28]
 8009252:	6a3a      	ldr	r2, [r7, #32]
 8009254:	e841 2300 	strex	r3, r2, [r1]
 8009258:	61bb      	str	r3, [r7, #24]
   return(result);
 800925a:	69bb      	ldr	r3, [r7, #24]
 800925c:	2b00      	cmp	r3, #0
 800925e:	d1e5      	bne.n	800922c <UART_Start_Receive_DMA+0xf4>

  return HAL_OK;
 8009260:	2300      	movs	r3, #0
}
 8009262:	4618      	mov	r0, r3
 8009264:	3758      	adds	r7, #88	@ 0x58
 8009266:	46bd      	mov	sp, r7
 8009268:	bd80      	pop	{r7, pc}
 800926a:	bf00      	nop
 800926c:	08009443 	.word	0x08009443
 8009270:	0800956f 	.word	0x0800956f
 8009274:	080095ad 	.word	0x080095ad

08009278 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009278:	b480      	push	{r7}
 800927a:	b089      	sub	sp, #36	@ 0x24
 800927c:	af00      	add	r7, sp, #0
 800927e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	681b      	ldr	r3, [r3, #0]
 8009284:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	e853 3f00 	ldrex	r3, [r3]
 800928c:	60bb      	str	r3, [r7, #8]
   return(result);
 800928e:	68bb      	ldr	r3, [r7, #8]
 8009290:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8009294:	61fb      	str	r3, [r7, #28]
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	461a      	mov	r2, r3
 800929c:	69fb      	ldr	r3, [r7, #28]
 800929e:	61bb      	str	r3, [r7, #24]
 80092a0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092a2:	6979      	ldr	r1, [r7, #20]
 80092a4:	69ba      	ldr	r2, [r7, #24]
 80092a6:	e841 2300 	strex	r3, r2, [r1]
 80092aa:	613b      	str	r3, [r7, #16]
   return(result);
 80092ac:	693b      	ldr	r3, [r7, #16]
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d1e6      	bne.n	8009280 <UART_EndTxTransfer+0x8>
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	2220      	movs	r2, #32
 80092b6:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 80092b8:	bf00      	nop
 80092ba:	3724      	adds	r7, #36	@ 0x24
 80092bc:	46bd      	mov	sp, r7
 80092be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092c2:	4770      	bx	lr

080092c4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80092c4:	b480      	push	{r7}
 80092c6:	b095      	sub	sp, #84	@ 0x54
 80092c8:	af00      	add	r7, sp, #0
 80092ca:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80092d4:	e853 3f00 	ldrex	r3, [r3]
 80092d8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80092da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092dc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80092e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	461a      	mov	r2, r3
 80092e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80092ea:	643b      	str	r3, [r7, #64]	@ 0x40
 80092ec:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092ee:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80092f0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80092f2:	e841 2300 	strex	r3, r2, [r1]
 80092f6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80092f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	d1e6      	bne.n	80092cc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	3308      	adds	r3, #8
 8009304:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009306:	6a3b      	ldr	r3, [r7, #32]
 8009308:	e853 3f00 	ldrex	r3, [r3]
 800930c:	61fb      	str	r3, [r7, #28]
   return(result);
 800930e:	69fb      	ldr	r3, [r7, #28]
 8009310:	f023 0301 	bic.w	r3, r3, #1
 8009314:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	3308      	adds	r3, #8
 800931c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800931e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009320:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009322:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009324:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009326:	e841 2300 	strex	r3, r2, [r1]
 800932a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800932c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800932e:	2b00      	cmp	r3, #0
 8009330:	d1e5      	bne.n	80092fe <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009336:	2b01      	cmp	r3, #1
 8009338:	d118      	bne.n	800936c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	e853 3f00 	ldrex	r3, [r3]
 8009346:	60bb      	str	r3, [r7, #8]
   return(result);
 8009348:	68bb      	ldr	r3, [r7, #8]
 800934a:	f023 0310 	bic.w	r3, r3, #16
 800934e:	647b      	str	r3, [r7, #68]	@ 0x44
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	461a      	mov	r2, r3
 8009356:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009358:	61bb      	str	r3, [r7, #24]
 800935a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800935c:	6979      	ldr	r1, [r7, #20]
 800935e:	69ba      	ldr	r2, [r7, #24]
 8009360:	e841 2300 	strex	r3, r2, [r1]
 8009364:	613b      	str	r3, [r7, #16]
   return(result);
 8009366:	693b      	ldr	r3, [r7, #16]
 8009368:	2b00      	cmp	r3, #0
 800936a:	d1e6      	bne.n	800933a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	2220      	movs	r2, #32
 8009370:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	2200      	movs	r2, #0
 8009378:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	2200      	movs	r2, #0
 800937e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8009380:	bf00      	nop
 8009382:	3754      	adds	r7, #84	@ 0x54
 8009384:	46bd      	mov	sp, r7
 8009386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800938a:	4770      	bx	lr

0800938c <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800938c:	b580      	push	{r7, lr}
 800938e:	b090      	sub	sp, #64	@ 0x40
 8009390:	af00      	add	r7, sp, #0
 8009392:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009398:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	f003 0320 	and.w	r3, r3, #32
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	d137      	bne.n	8009418 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 80093a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80093aa:	2200      	movs	r2, #0
 80093ac:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80093b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	3308      	adds	r3, #8
 80093b6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093ba:	e853 3f00 	ldrex	r3, [r3]
 80093be:	623b      	str	r3, [r7, #32]
   return(result);
 80093c0:	6a3b      	ldr	r3, [r7, #32]
 80093c2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80093c6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80093c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	3308      	adds	r3, #8
 80093ce:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80093d0:	633a      	str	r2, [r7, #48]	@ 0x30
 80093d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093d4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80093d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80093d8:	e841 2300 	strex	r3, r2, [r1]
 80093dc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80093de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	d1e5      	bne.n	80093b0 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80093e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093ea:	693b      	ldr	r3, [r7, #16]
 80093ec:	e853 3f00 	ldrex	r3, [r3]
 80093f0:	60fb      	str	r3, [r7, #12]
   return(result);
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80093f8:	637b      	str	r3, [r7, #52]	@ 0x34
 80093fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	461a      	mov	r2, r3
 8009400:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009402:	61fb      	str	r3, [r7, #28]
 8009404:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009406:	69b9      	ldr	r1, [r7, #24]
 8009408:	69fa      	ldr	r2, [r7, #28]
 800940a:	e841 2300 	strex	r3, r2, [r1]
 800940e:	617b      	str	r3, [r7, #20]
   return(result);
 8009410:	697b      	ldr	r3, [r7, #20]
 8009412:	2b00      	cmp	r3, #0
 8009414:	d1e6      	bne.n	80093e4 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009416:	e002      	b.n	800941e <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8009418:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800941a:	f7fa fcd1 	bl	8003dc0 <HAL_UART_TxCpltCallback>
}
 800941e:	bf00      	nop
 8009420:	3740      	adds	r7, #64	@ 0x40
 8009422:	46bd      	mov	sp, r7
 8009424:	bd80      	pop	{r7, pc}

08009426 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009426:	b580      	push	{r7, lr}
 8009428:	b084      	sub	sp, #16
 800942a:	af00      	add	r7, sp, #0
 800942c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009432:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8009434:	68f8      	ldr	r0, [r7, #12]
 8009436:	f7ff fa39 	bl	80088ac <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800943a:	bf00      	nop
 800943c:	3710      	adds	r7, #16
 800943e:	46bd      	mov	sp, r7
 8009440:	bd80      	pop	{r7, pc}

08009442 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009442:	b580      	push	{r7, lr}
 8009444:	b09c      	sub	sp, #112	@ 0x70
 8009446:	af00      	add	r7, sp, #0
 8009448:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800944e:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	f003 0320 	and.w	r3, r3, #32
 800945a:	2b00      	cmp	r3, #0
 800945c:	d171      	bne.n	8009542 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800945e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009460:	2200      	movs	r2, #0
 8009462:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009466:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800946c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800946e:	e853 3f00 	ldrex	r3, [r3]
 8009472:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009474:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009476:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800947a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800947c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	461a      	mov	r2, r3
 8009482:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009484:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009486:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009488:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800948a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800948c:	e841 2300 	strex	r3, r2, [r1]
 8009490:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009492:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009494:	2b00      	cmp	r3, #0
 8009496:	d1e6      	bne.n	8009466 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009498:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	3308      	adds	r3, #8
 800949e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094a2:	e853 3f00 	ldrex	r3, [r3]
 80094a6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80094a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80094aa:	f023 0301 	bic.w	r3, r3, #1
 80094ae:	667b      	str	r3, [r7, #100]	@ 0x64
 80094b0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80094b2:	681b      	ldr	r3, [r3, #0]
 80094b4:	3308      	adds	r3, #8
 80094b6:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80094b8:	647a      	str	r2, [r7, #68]	@ 0x44
 80094ba:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094bc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80094be:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80094c0:	e841 2300 	strex	r3, r2, [r1]
 80094c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80094c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	d1e5      	bne.n	8009498 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80094cc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	3308      	adds	r3, #8
 80094d2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094d6:	e853 3f00 	ldrex	r3, [r3]
 80094da:	623b      	str	r3, [r7, #32]
   return(result);
 80094dc:	6a3b      	ldr	r3, [r7, #32]
 80094de:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80094e2:	663b      	str	r3, [r7, #96]	@ 0x60
 80094e4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	3308      	adds	r3, #8
 80094ea:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80094ec:	633a      	str	r2, [r7, #48]	@ 0x30
 80094ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094f0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80094f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80094f4:	e841 2300 	strex	r3, r2, [r1]
 80094f8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80094fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	d1e5      	bne.n	80094cc <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009500:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009502:	2220      	movs	r2, #32
 8009504:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009508:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800950a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800950c:	2b01      	cmp	r3, #1
 800950e:	d118      	bne.n	8009542 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009510:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009516:	693b      	ldr	r3, [r7, #16]
 8009518:	e853 3f00 	ldrex	r3, [r3]
 800951c:	60fb      	str	r3, [r7, #12]
   return(result);
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	f023 0310 	bic.w	r3, r3, #16
 8009524:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009526:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	461a      	mov	r2, r3
 800952c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800952e:	61fb      	str	r3, [r7, #28]
 8009530:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009532:	69b9      	ldr	r1, [r7, #24]
 8009534:	69fa      	ldr	r2, [r7, #28]
 8009536:	e841 2300 	strex	r3, r2, [r1]
 800953a:	617b      	str	r3, [r7, #20]
   return(result);
 800953c:	697b      	ldr	r3, [r7, #20]
 800953e:	2b00      	cmp	r3, #0
 8009540:	d1e6      	bne.n	8009510 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009542:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009544:	2200      	movs	r2, #0
 8009546:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009548:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800954a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800954c:	2b01      	cmp	r3, #1
 800954e:	d107      	bne.n	8009560 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009550:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009552:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8009556:	4619      	mov	r1, r3
 8009558:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800955a:	f7ff f9cf 	bl	80088fc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800955e:	e002      	b.n	8009566 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8009560:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8009562:	f7ff f9ad 	bl	80088c0 <HAL_UART_RxCpltCallback>
}
 8009566:	bf00      	nop
 8009568:	3770      	adds	r7, #112	@ 0x70
 800956a:	46bd      	mov	sp, r7
 800956c:	bd80      	pop	{r7, pc}

0800956e <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800956e:	b580      	push	{r7, lr}
 8009570:	b084      	sub	sp, #16
 8009572:	af00      	add	r7, sp, #0
 8009574:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800957a:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	2201      	movs	r2, #1
 8009580:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009582:	68fb      	ldr	r3, [r7, #12]
 8009584:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009586:	2b01      	cmp	r3, #1
 8009588:	d109      	bne.n	800959e <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800958a:	68fb      	ldr	r3, [r7, #12]
 800958c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8009590:	085b      	lsrs	r3, r3, #1
 8009592:	b29b      	uxth	r3, r3
 8009594:	4619      	mov	r1, r3
 8009596:	68f8      	ldr	r0, [r7, #12]
 8009598:	f7ff f9b0 	bl	80088fc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800959c:	e002      	b.n	80095a4 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800959e:	68f8      	ldr	r0, [r7, #12]
 80095a0:	f7ff f998 	bl	80088d4 <HAL_UART_RxHalfCpltCallback>
}
 80095a4:	bf00      	nop
 80095a6:	3710      	adds	r7, #16
 80095a8:	46bd      	mov	sp, r7
 80095aa:	bd80      	pop	{r7, pc}

080095ac <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80095ac:	b580      	push	{r7, lr}
 80095ae:	b086      	sub	sp, #24
 80095b0:	af00      	add	r7, sp, #0
 80095b2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80095b8:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80095ba:	697b      	ldr	r3, [r7, #20]
 80095bc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80095be:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80095c0:	697b      	ldr	r3, [r7, #20]
 80095c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80095c6:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80095c8:	697b      	ldr	r3, [r7, #20]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	689b      	ldr	r3, [r3, #8]
 80095ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80095d2:	2b80      	cmp	r3, #128	@ 0x80
 80095d4:	d109      	bne.n	80095ea <UART_DMAError+0x3e>
 80095d6:	693b      	ldr	r3, [r7, #16]
 80095d8:	2b21      	cmp	r3, #33	@ 0x21
 80095da:	d106      	bne.n	80095ea <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80095dc:	697b      	ldr	r3, [r7, #20]
 80095de:	2200      	movs	r2, #0
 80095e0:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    UART_EndTxTransfer(huart);
 80095e4:	6978      	ldr	r0, [r7, #20]
 80095e6:	f7ff fe47 	bl	8009278 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80095ea:	697b      	ldr	r3, [r7, #20]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	689b      	ldr	r3, [r3, #8]
 80095f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80095f4:	2b40      	cmp	r3, #64	@ 0x40
 80095f6:	d109      	bne.n	800960c <UART_DMAError+0x60>
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	2b22      	cmp	r3, #34	@ 0x22
 80095fc:	d106      	bne.n	800960c <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80095fe:	697b      	ldr	r3, [r7, #20]
 8009600:	2200      	movs	r2, #0
 8009602:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    UART_EndRxTransfer(huart);
 8009606:	6978      	ldr	r0, [r7, #20]
 8009608:	f7ff fe5c 	bl	80092c4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800960c:	697b      	ldr	r3, [r7, #20]
 800960e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009612:	f043 0210 	orr.w	r2, r3, #16
 8009616:	697b      	ldr	r3, [r7, #20]
 8009618:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800961c:	6978      	ldr	r0, [r7, #20]
 800961e:	f7ff f963 	bl	80088e8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009622:	bf00      	nop
 8009624:	3718      	adds	r7, #24
 8009626:	46bd      	mov	sp, r7
 8009628:	bd80      	pop	{r7, pc}

0800962a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800962a:	b580      	push	{r7, lr}
 800962c:	b084      	sub	sp, #16
 800962e:	af00      	add	r7, sp, #0
 8009630:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009636:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	2200      	movs	r2, #0
 800963c:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	2200      	movs	r2, #0
 8009644:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009648:	68f8      	ldr	r0, [r7, #12]
 800964a:	f7ff f94d 	bl	80088e8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800964e:	bf00      	nop
 8009650:	3710      	adds	r7, #16
 8009652:	46bd      	mov	sp, r7
 8009654:	bd80      	pop	{r7, pc}

08009656 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009656:	b580      	push	{r7, lr}
 8009658:	b088      	sub	sp, #32
 800965a:	af00      	add	r7, sp, #0
 800965c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	e853 3f00 	ldrex	r3, [r3]
 800966a:	60bb      	str	r3, [r7, #8]
   return(result);
 800966c:	68bb      	ldr	r3, [r7, #8]
 800966e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009672:	61fb      	str	r3, [r7, #28]
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	461a      	mov	r2, r3
 800967a:	69fb      	ldr	r3, [r7, #28]
 800967c:	61bb      	str	r3, [r7, #24]
 800967e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009680:	6979      	ldr	r1, [r7, #20]
 8009682:	69ba      	ldr	r2, [r7, #24]
 8009684:	e841 2300 	strex	r3, r2, [r1]
 8009688:	613b      	str	r3, [r7, #16]
   return(result);
 800968a:	693b      	ldr	r3, [r7, #16]
 800968c:	2b00      	cmp	r3, #0
 800968e:	d1e6      	bne.n	800965e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	2220      	movs	r2, #32
 8009694:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	2200      	movs	r2, #0
 800969a:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800969c:	6878      	ldr	r0, [r7, #4]
 800969e:	f7fa fb8f 	bl	8003dc0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80096a2:	bf00      	nop
 80096a4:	3720      	adds	r7, #32
 80096a6:	46bd      	mov	sp, r7
 80096a8:	bd80      	pop	{r7, pc}

080096aa <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80096aa:	b480      	push	{r7}
 80096ac:	b083      	sub	sp, #12
 80096ae:	af00      	add	r7, sp, #0
 80096b0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80096b2:	bf00      	nop
 80096b4:	370c      	adds	r7, #12
 80096b6:	46bd      	mov	sp, r7
 80096b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096bc:	4770      	bx	lr
	...

080096c0 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 80096c0:	b580      	push	{r7, lr}
 80096c2:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 80096c4:	4904      	ldr	r1, [pc, #16]	@ (80096d8 <MX_FATFS_Init+0x18>)
 80096c6:	4805      	ldr	r0, [pc, #20]	@ (80096dc <MX_FATFS_Init+0x1c>)
 80096c8:	f004 ff0a 	bl	800e4e0 <FATFS_LinkDriver>
 80096cc:	4603      	mov	r3, r0
 80096ce:	461a      	mov	r2, r3
 80096d0:	4b03      	ldr	r3, [pc, #12]	@ (80096e0 <MX_FATFS_Init+0x20>)
 80096d2:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 80096d4:	bf00      	nop
 80096d6:	bd80      	pop	{r7, pc}
 80096d8:	20008c10 	.word	0x20008c10
 80096dc:	20000038 	.word	0x20000038
 80096e0:	20008c0c 	.word	0x20008c0c

080096e4 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 80096e4:	b480      	push	{r7}
 80096e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 80096e8:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 80096ea:	4618      	mov	r0, r3
 80096ec:	46bd      	mov	sp, r7
 80096ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096f2:	4770      	bx	lr

080096f4 <USER_initialize>:
};

DSTATUS USER_initialize (
	BYTE pdrv
)
{
 80096f4:	b580      	push	{r7, lr}
 80096f6:	b084      	sub	sp, #16
 80096f8:	af00      	add	r7, sp, #0
 80096fa:	4603      	mov	r3, r0
 80096fc:	71fb      	strb	r3, [r7, #7]
	uint8_t res;
	res = SD_Init();
 80096fe:	f7f8 f83d 	bl	800177c <SD_Init>
 8009702:	4603      	mov	r3, r0
 8009704:	73fb      	strb	r3, [r7, #15]
	if(res)
 8009706:	7bfb      	ldrb	r3, [r7, #15]
 8009708:	2b00      	cmp	r3, #0
 800970a:	d008      	beq.n	800971e <USER_initialize+0x2a>
	{
		hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 800970c:	4b09      	ldr	r3, [pc, #36]	@ (8009734 <USER_initialize+0x40>)
 800970e:	2238      	movs	r2, #56	@ 0x38
 8009710:	61da      	str	r2, [r3, #28]
		SPI_TransmitReceive(0xFF);
 8009712:	20ff      	movs	r0, #255	@ 0xff
 8009714:	f7f7 ff44 	bl	80015a0 <SPI_TransmitReceive>
		hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8009718:	4b06      	ldr	r3, [pc, #24]	@ (8009734 <USER_initialize+0x40>)
 800971a:	2200      	movs	r2, #0
 800971c:	61da      	str	r2, [r3, #28]
	}
	if(res)
 800971e:	7bfb      	ldrb	r3, [r7, #15]
 8009720:	2b00      	cmp	r3, #0
 8009722:	d001      	beq.n	8009728 <USER_initialize+0x34>
		return  STA_NOINIT;
 8009724:	2301      	movs	r3, #1
 8009726:	e000      	b.n	800972a <USER_initialize+0x36>
	else
		return RES_OK;
 8009728:	2300      	movs	r3, #0
  /* USER CODE END INIT */
}
 800972a:	4618      	mov	r0, r3
 800972c:	3710      	adds	r7, #16
 800972e:	46bd      	mov	sp, r7
 8009730:	bd80      	pop	{r7, pc}
 8009732:	bf00      	nop
 8009734:	20001228 	.word	0x20001228

08009738 <USER_status>:

DSTATUS USER_status (
	BYTE pdrv
)
{
 8009738:	b480      	push	{r7}
 800973a:	b083      	sub	sp, #12
 800973c:	af00      	add	r7, sp, #0
 800973e:	4603      	mov	r3, r0
 8009740:	71fb      	strb	r3, [r7, #7]
	switch (pdrv)
 8009742:	79fb      	ldrb	r3, [r7, #7]
 8009744:	2b00      	cmp	r3, #0
 8009746:	d002      	beq.n	800974e <USER_status+0x16>
 8009748:	2b01      	cmp	r3, #1
 800974a:	d002      	beq.n	8009752 <USER_status+0x1a>
 800974c:	e003      	b.n	8009756 <USER_status+0x1e>
	{
		case 0 :
			return RES_OK;
 800974e:	2300      	movs	r3, #0
 8009750:	e002      	b.n	8009758 <USER_status+0x20>
		case 1 :
			return RES_OK;
 8009752:	2300      	movs	r3, #0
 8009754:	e000      	b.n	8009758 <USER_status+0x20>
		default:
			return STA_NOINIT;
 8009756:	2301      	movs	r3, #1
	}
}
 8009758:	4618      	mov	r0, r3
 800975a:	370c      	adds	r7, #12
 800975c:	46bd      	mov	sp, r7
 800975e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009762:	4770      	bx	lr

08009764 <USER_read>:
	BYTE pdrv,
	BYTE *buff,
	DWORD sector,
	UINT count
)
{
 8009764:	b580      	push	{r7, lr}
 8009766:	b086      	sub	sp, #24
 8009768:	af00      	add	r7, sp, #0
 800976a:	60b9      	str	r1, [r7, #8]
 800976c:	607a      	str	r2, [r7, #4]
 800976e:	603b      	str	r3, [r7, #0]
 8009770:	4603      	mov	r3, r0
 8009772:	73fb      	strb	r3, [r7, #15]
	uint8_t res;
  if(count == 0)
 8009774:	683b      	ldr	r3, [r7, #0]
 8009776:	2b00      	cmp	r3, #0
 8009778:	d101      	bne.n	800977e <USER_read+0x1a>
	  return RES_PARERR;
 800977a:	2304      	movs	r3, #4
 800977c:	e013      	b.n	80097a6 <USER_read+0x42>
  switch (pdrv)
 800977e:	7bfb      	ldrb	r3, [r7, #15]
 8009780:	2b00      	cmp	r3, #0
 8009782:	d10f      	bne.n	80097a4 <USER_read+0x40>
  	{
	case 0:
	{
		res=SD_ReadDisk(buff,sector,count);
 8009784:	683b      	ldr	r3, [r7, #0]
 8009786:	b2db      	uxtb	r3, r3
 8009788:	461a      	mov	r2, r3
 800978a:	6879      	ldr	r1, [r7, #4]
 800978c:	68b8      	ldr	r0, [r7, #8]
 800978e:	f7f8 f9c3 	bl	8001b18 <SD_ReadDisk>
 8009792:	4603      	mov	r3, r0
 8009794:	75fb      	strb	r3, [r7, #23]
		if(res == 0)
 8009796:	7dfb      	ldrb	r3, [r7, #23]
 8009798:	2b00      	cmp	r3, #0
 800979a:	d101      	bne.n	80097a0 <USER_read+0x3c>
			return RES_OK;
 800979c:	2300      	movs	r3, #0
 800979e:	e002      	b.n	80097a6 <USER_read+0x42>
		else
			return RES_ERROR;
 80097a0:	2301      	movs	r3, #1
 80097a2:	e000      	b.n	80097a6 <USER_read+0x42>
	}
	default:
		return RES_ERROR;
 80097a4:	2301      	movs	r3, #1
  	}
}
 80097a6:	4618      	mov	r0, r3
 80097a8:	3718      	adds	r7, #24
 80097aa:	46bd      	mov	sp, r7
 80097ac:	bd80      	pop	{r7, pc}

080097ae <USER_write>:
	BYTE pdrv,
	const BYTE *buff,
	DWORD sector,
	UINT count
)
{
 80097ae:	b580      	push	{r7, lr}
 80097b0:	b086      	sub	sp, #24
 80097b2:	af00      	add	r7, sp, #0
 80097b4:	60b9      	str	r1, [r7, #8]
 80097b6:	607a      	str	r2, [r7, #4]
 80097b8:	603b      	str	r3, [r7, #0]
 80097ba:	4603      	mov	r3, r0
 80097bc:	73fb      	strb	r3, [r7, #15]
	uint8_t  res;
	if( !count )
 80097be:	683b      	ldr	r3, [r7, #0]
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	d101      	bne.n	80097c8 <USER_write+0x1a>
	{
		return RES_PARERR;
 80097c4:	2304      	movs	r3, #4
 80097c6:	e013      	b.n	80097f0 <USER_write+0x42>
	}
	switch (pdrv)
 80097c8:	7bfb      	ldrb	r3, [r7, #15]
 80097ca:	2b00      	cmp	r3, #0
 80097cc:	d10f      	bne.n	80097ee <USER_write+0x40>
	{
		case 0:
			res=SD_WriteDisk((uint8_t *)buff,sector,count);
 80097ce:	683b      	ldr	r3, [r7, #0]
 80097d0:	b2db      	uxtb	r3, r3
 80097d2:	461a      	mov	r2, r3
 80097d4:	6879      	ldr	r1, [r7, #4]
 80097d6:	68b8      	ldr	r0, [r7, #8]
 80097d8:	f7f8 f9fa 	bl	8001bd0 <SD_WriteDisk>
 80097dc:	4603      	mov	r3, r0
 80097de:	75fb      	strb	r3, [r7, #23]
				if(res == 0)
 80097e0:	7dfb      	ldrb	r3, [r7, #23]
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	d101      	bne.n	80097ea <USER_write+0x3c>
					return RES_OK;
 80097e6:	2300      	movs	r3, #0
 80097e8:	e002      	b.n	80097f0 <USER_write+0x42>
				else
					return RES_ERROR;
 80097ea:	2301      	movs	r3, #1
 80097ec:	e000      	b.n	80097f0 <USER_write+0x42>
		default:return RES_ERROR;
 80097ee:	2301      	movs	r3, #1
	}
}
 80097f0:	4618      	mov	r0, r3
 80097f2:	3718      	adds	r7, #24
 80097f4:	46bd      	mov	sp, r7
 80097f6:	bd80      	pop	{r7, pc}

080097f8 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,		/*  */
	BYTE cmd,		/*  */
	void *buff		/* / */
)
{
 80097f8:	b580      	push	{r7, lr}
 80097fa:	b084      	sub	sp, #16
 80097fc:	af00      	add	r7, sp, #0
 80097fe:	4603      	mov	r3, r0
 8009800:	603a      	str	r2, [r7, #0]
 8009802:	71fb      	strb	r3, [r7, #7]
 8009804:	460b      	mov	r3, r1
 8009806:	71bb      	strb	r3, [r7, #6]
	DRESULT res = RES_ERROR;
 8009808:	2301      	movs	r3, #1
 800980a:	73fb      	strb	r3, [r7, #15]
	DWORD *p_dw = (DWORD*)buff;
 800980c:	683b      	ldr	r3, [r7, #0]
 800980e:	60bb      	str	r3, [r7, #8]
	if (pdrv) return RES_PARERR;
 8009810:	79fb      	ldrb	r3, [r7, #7]
 8009812:	2b00      	cmp	r3, #0
 8009814:	d001      	beq.n	800981a <USER_ioctl+0x22>
 8009816:	2304      	movs	r3, #4
 8009818:	e02a      	b.n	8009870 <USER_ioctl+0x78>

	switch (cmd) {
 800981a:	79bb      	ldrb	r3, [r7, #6]
 800981c:	2b03      	cmp	r3, #3
 800981e:	d823      	bhi.n	8009868 <USER_ioctl+0x70>
 8009820:	a201      	add	r2, pc, #4	@ (adr r2, 8009828 <USER_ioctl+0x30>)
 8009822:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009826:	bf00      	nop
 8009828:	08009839 	.word	0x08009839
 800982c:	0800983f 	.word	0x0800983f
 8009830:	0800984f 	.word	0x0800984f
 8009834:	0800985d 	.word	0x0800985d
		case CTRL_SYNC :
			res = RES_OK;
 8009838:	2300      	movs	r3, #0
 800983a:	73fb      	strb	r3, [r7, #15]
			break;
 800983c:	e017      	b.n	800986e <USER_ioctl+0x76>
		case GET_SECTOR_COUNT :
			*p_dw = SD_GetSectorCount();
 800983e:	f7f8 fa71 	bl	8001d24 <SD_GetSectorCount>
 8009842:	4602      	mov	r2, r0
 8009844:	68bb      	ldr	r3, [r7, #8]
 8009846:	601a      	str	r2, [r3, #0]
			res = RES_OK;
 8009848:	2300      	movs	r3, #0
 800984a:	73fb      	strb	r3, [r7, #15]
			break;
 800984c:	e00f      	b.n	800986e <USER_ioctl+0x76>
		case GET_SECTOR_SIZE :
			*(WORD*)buff = 512;
 800984e:	683b      	ldr	r3, [r7, #0]
 8009850:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009854:	801a      	strh	r2, [r3, #0]
			res = RES_OK;
 8009856:	2300      	movs	r3, #0
 8009858:	73fb      	strb	r3, [r7, #15]
			break;
 800985a:	e008      	b.n	800986e <USER_ioctl+0x76>
		case GET_BLOCK_SIZE :
			*(DWORD*)buff = 1;
 800985c:	683b      	ldr	r3, [r7, #0]
 800985e:	2201      	movs	r2, #1
 8009860:	601a      	str	r2, [r3, #0]
			res = RES_OK;
 8009862:	2300      	movs	r3, #0
 8009864:	73fb      	strb	r3, [r7, #15]
			break;
 8009866:	e002      	b.n	800986e <USER_ioctl+0x76>
		default:
			res = RES_PARERR;
 8009868:	2304      	movs	r3, #4
 800986a:	73fb      	strb	r3, [r7, #15]
			break;
 800986c:	bf00      	nop
	}

	return res;
 800986e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009870:	4618      	mov	r0, r3
 8009872:	3710      	adds	r7, #16
 8009874:	46bd      	mov	sp, r7
 8009876:	bd80      	pop	{r7, pc}

08009878 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8009878:	b580      	push	{r7, lr}
 800987a:	b084      	sub	sp, #16
 800987c:	af00      	add	r7, sp, #0
 800987e:	4603      	mov	r3, r0
 8009880:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8009882:	79fb      	ldrb	r3, [r7, #7]
 8009884:	4a08      	ldr	r2, [pc, #32]	@ (80098a8 <disk_status+0x30>)
 8009886:	009b      	lsls	r3, r3, #2
 8009888:	4413      	add	r3, r2
 800988a:	685b      	ldr	r3, [r3, #4]
 800988c:	685b      	ldr	r3, [r3, #4]
 800988e:	79fa      	ldrb	r2, [r7, #7]
 8009890:	4905      	ldr	r1, [pc, #20]	@ (80098a8 <disk_status+0x30>)
 8009892:	440a      	add	r2, r1
 8009894:	7a12      	ldrb	r2, [r2, #8]
 8009896:	4610      	mov	r0, r2
 8009898:	4798      	blx	r3
 800989a:	4603      	mov	r3, r0
 800989c:	73fb      	strb	r3, [r7, #15]
  return stat;
 800989e:	7bfb      	ldrb	r3, [r7, #15]
}
 80098a0:	4618      	mov	r0, r3
 80098a2:	3710      	adds	r7, #16
 80098a4:	46bd      	mov	sp, r7
 80098a6:	bd80      	pop	{r7, pc}
 80098a8:	20008c3c 	.word	0x20008c3c

080098ac <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 80098ac:	b580      	push	{r7, lr}
 80098ae:	b084      	sub	sp, #16
 80098b0:	af00      	add	r7, sp, #0
 80098b2:	4603      	mov	r3, r0
 80098b4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 80098b6:	2300      	movs	r3, #0
 80098b8:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 80098ba:	79fb      	ldrb	r3, [r7, #7]
 80098bc:	4a0d      	ldr	r2, [pc, #52]	@ (80098f4 <disk_initialize+0x48>)
 80098be:	5cd3      	ldrb	r3, [r2, r3]
 80098c0:	2b00      	cmp	r3, #0
 80098c2:	d111      	bne.n	80098e8 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 80098c4:	79fb      	ldrb	r3, [r7, #7]
 80098c6:	4a0b      	ldr	r2, [pc, #44]	@ (80098f4 <disk_initialize+0x48>)
 80098c8:	2101      	movs	r1, #1
 80098ca:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80098cc:	79fb      	ldrb	r3, [r7, #7]
 80098ce:	4a09      	ldr	r2, [pc, #36]	@ (80098f4 <disk_initialize+0x48>)
 80098d0:	009b      	lsls	r3, r3, #2
 80098d2:	4413      	add	r3, r2
 80098d4:	685b      	ldr	r3, [r3, #4]
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	79fa      	ldrb	r2, [r7, #7]
 80098da:	4906      	ldr	r1, [pc, #24]	@ (80098f4 <disk_initialize+0x48>)
 80098dc:	440a      	add	r2, r1
 80098de:	7a12      	ldrb	r2, [r2, #8]
 80098e0:	4610      	mov	r0, r2
 80098e2:	4798      	blx	r3
 80098e4:	4603      	mov	r3, r0
 80098e6:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 80098e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80098ea:	4618      	mov	r0, r3
 80098ec:	3710      	adds	r7, #16
 80098ee:	46bd      	mov	sp, r7
 80098f0:	bd80      	pop	{r7, pc}
 80098f2:	bf00      	nop
 80098f4:	20008c3c 	.word	0x20008c3c

080098f8 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80098f8:	b590      	push	{r4, r7, lr}
 80098fa:	b087      	sub	sp, #28
 80098fc:	af00      	add	r7, sp, #0
 80098fe:	60b9      	str	r1, [r7, #8]
 8009900:	607a      	str	r2, [r7, #4]
 8009902:	603b      	str	r3, [r7, #0]
 8009904:	4603      	mov	r3, r0
 8009906:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8009908:	7bfb      	ldrb	r3, [r7, #15]
 800990a:	4a0a      	ldr	r2, [pc, #40]	@ (8009934 <disk_read+0x3c>)
 800990c:	009b      	lsls	r3, r3, #2
 800990e:	4413      	add	r3, r2
 8009910:	685b      	ldr	r3, [r3, #4]
 8009912:	689c      	ldr	r4, [r3, #8]
 8009914:	7bfb      	ldrb	r3, [r7, #15]
 8009916:	4a07      	ldr	r2, [pc, #28]	@ (8009934 <disk_read+0x3c>)
 8009918:	4413      	add	r3, r2
 800991a:	7a18      	ldrb	r0, [r3, #8]
 800991c:	683b      	ldr	r3, [r7, #0]
 800991e:	687a      	ldr	r2, [r7, #4]
 8009920:	68b9      	ldr	r1, [r7, #8]
 8009922:	47a0      	blx	r4
 8009924:	4603      	mov	r3, r0
 8009926:	75fb      	strb	r3, [r7, #23]
  return res;
 8009928:	7dfb      	ldrb	r3, [r7, #23]
}
 800992a:	4618      	mov	r0, r3
 800992c:	371c      	adds	r7, #28
 800992e:	46bd      	mov	sp, r7
 8009930:	bd90      	pop	{r4, r7, pc}
 8009932:	bf00      	nop
 8009934:	20008c3c 	.word	0x20008c3c

08009938 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8009938:	b590      	push	{r4, r7, lr}
 800993a:	b087      	sub	sp, #28
 800993c:	af00      	add	r7, sp, #0
 800993e:	60b9      	str	r1, [r7, #8]
 8009940:	607a      	str	r2, [r7, #4]
 8009942:	603b      	str	r3, [r7, #0]
 8009944:	4603      	mov	r3, r0
 8009946:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8009948:	7bfb      	ldrb	r3, [r7, #15]
 800994a:	4a0a      	ldr	r2, [pc, #40]	@ (8009974 <disk_write+0x3c>)
 800994c:	009b      	lsls	r3, r3, #2
 800994e:	4413      	add	r3, r2
 8009950:	685b      	ldr	r3, [r3, #4]
 8009952:	68dc      	ldr	r4, [r3, #12]
 8009954:	7bfb      	ldrb	r3, [r7, #15]
 8009956:	4a07      	ldr	r2, [pc, #28]	@ (8009974 <disk_write+0x3c>)
 8009958:	4413      	add	r3, r2
 800995a:	7a18      	ldrb	r0, [r3, #8]
 800995c:	683b      	ldr	r3, [r7, #0]
 800995e:	687a      	ldr	r2, [r7, #4]
 8009960:	68b9      	ldr	r1, [r7, #8]
 8009962:	47a0      	blx	r4
 8009964:	4603      	mov	r3, r0
 8009966:	75fb      	strb	r3, [r7, #23]
  return res;
 8009968:	7dfb      	ldrb	r3, [r7, #23]
}
 800996a:	4618      	mov	r0, r3
 800996c:	371c      	adds	r7, #28
 800996e:	46bd      	mov	sp, r7
 8009970:	bd90      	pop	{r4, r7, pc}
 8009972:	bf00      	nop
 8009974:	20008c3c 	.word	0x20008c3c

08009978 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8009978:	b580      	push	{r7, lr}
 800997a:	b084      	sub	sp, #16
 800997c:	af00      	add	r7, sp, #0
 800997e:	4603      	mov	r3, r0
 8009980:	603a      	str	r2, [r7, #0]
 8009982:	71fb      	strb	r3, [r7, #7]
 8009984:	460b      	mov	r3, r1
 8009986:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8009988:	79fb      	ldrb	r3, [r7, #7]
 800998a:	4a09      	ldr	r2, [pc, #36]	@ (80099b0 <disk_ioctl+0x38>)
 800998c:	009b      	lsls	r3, r3, #2
 800998e:	4413      	add	r3, r2
 8009990:	685b      	ldr	r3, [r3, #4]
 8009992:	691b      	ldr	r3, [r3, #16]
 8009994:	79fa      	ldrb	r2, [r7, #7]
 8009996:	4906      	ldr	r1, [pc, #24]	@ (80099b0 <disk_ioctl+0x38>)
 8009998:	440a      	add	r2, r1
 800999a:	7a10      	ldrb	r0, [r2, #8]
 800999c:	79b9      	ldrb	r1, [r7, #6]
 800999e:	683a      	ldr	r2, [r7, #0]
 80099a0:	4798      	blx	r3
 80099a2:	4603      	mov	r3, r0
 80099a4:	73fb      	strb	r3, [r7, #15]
  return res;
 80099a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80099a8:	4618      	mov	r0, r3
 80099aa:	3710      	adds	r7, #16
 80099ac:	46bd      	mov	sp, r7
 80099ae:	bd80      	pop	{r7, pc}
 80099b0:	20008c3c 	.word	0x20008c3c

080099b4 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 80099b4:	b480      	push	{r7}
 80099b6:	b085      	sub	sp, #20
 80099b8:	af00      	add	r7, sp, #0
 80099ba:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	3301      	adds	r3, #1
 80099c0:	781b      	ldrb	r3, [r3, #0]
 80099c2:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 80099c4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80099c8:	021b      	lsls	r3, r3, #8
 80099ca:	b21a      	sxth	r2, r3
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	781b      	ldrb	r3, [r3, #0]
 80099d0:	b21b      	sxth	r3, r3
 80099d2:	4313      	orrs	r3, r2
 80099d4:	b21b      	sxth	r3, r3
 80099d6:	81fb      	strh	r3, [r7, #14]
	return rv;
 80099d8:	89fb      	ldrh	r3, [r7, #14]
}
 80099da:	4618      	mov	r0, r3
 80099dc:	3714      	adds	r7, #20
 80099de:	46bd      	mov	sp, r7
 80099e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099e4:	4770      	bx	lr

080099e6 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 80099e6:	b480      	push	{r7}
 80099e8:	b085      	sub	sp, #20
 80099ea:	af00      	add	r7, sp, #0
 80099ec:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	3303      	adds	r3, #3
 80099f2:	781b      	ldrb	r3, [r3, #0]
 80099f4:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 80099f6:	68fb      	ldr	r3, [r7, #12]
 80099f8:	021b      	lsls	r3, r3, #8
 80099fa:	687a      	ldr	r2, [r7, #4]
 80099fc:	3202      	adds	r2, #2
 80099fe:	7812      	ldrb	r2, [r2, #0]
 8009a00:	4313      	orrs	r3, r2
 8009a02:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8009a04:	68fb      	ldr	r3, [r7, #12]
 8009a06:	021b      	lsls	r3, r3, #8
 8009a08:	687a      	ldr	r2, [r7, #4]
 8009a0a:	3201      	adds	r2, #1
 8009a0c:	7812      	ldrb	r2, [r2, #0]
 8009a0e:	4313      	orrs	r3, r2
 8009a10:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8009a12:	68fb      	ldr	r3, [r7, #12]
 8009a14:	021b      	lsls	r3, r3, #8
 8009a16:	687a      	ldr	r2, [r7, #4]
 8009a18:	7812      	ldrb	r2, [r2, #0]
 8009a1a:	4313      	orrs	r3, r2
 8009a1c:	60fb      	str	r3, [r7, #12]
	return rv;
 8009a1e:	68fb      	ldr	r3, [r7, #12]
}
 8009a20:	4618      	mov	r0, r3
 8009a22:	3714      	adds	r7, #20
 8009a24:	46bd      	mov	sp, r7
 8009a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a2a:	4770      	bx	lr

08009a2c <ld_qword>:

#if _FS_EXFAT
static
QWORD ld_qword (const BYTE* ptr)	/* Load an 8-byte little-endian word */
{
 8009a2c:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8009a30:	b09d      	sub	sp, #116	@ 0x74
 8009a32:	af00      	add	r7, sp, #0
 8009a34:	6678      	str	r0, [r7, #100]	@ 0x64
	QWORD rv;

	rv = ptr[7];
 8009a36:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009a38:	3307      	adds	r3, #7
 8009a3a:	781b      	ldrb	r3, [r3, #0]
 8009a3c:	b2db      	uxtb	r3, r3
 8009a3e:	2200      	movs	r2, #0
 8009a40:	469a      	mov	sl, r3
 8009a42:	4693      	mov	fp, r2
 8009a44:	e9c7 ab1a 	strd	sl, fp, [r7, #104]	@ 0x68
	rv = rv << 8 | ptr[6];
 8009a48:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8009a4c:	f04f 0000 	mov.w	r0, #0
 8009a50:	f04f 0100 	mov.w	r1, #0
 8009a54:	0219      	lsls	r1, r3, #8
 8009a56:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 8009a5a:	0210      	lsls	r0, r2, #8
 8009a5c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009a5e:	3306      	adds	r3, #6
 8009a60:	781b      	ldrb	r3, [r3, #0]
 8009a62:	b2db      	uxtb	r3, r3
 8009a64:	2200      	movs	r2, #0
 8009a66:	461c      	mov	r4, r3
 8009a68:	4615      	mov	r5, r2
 8009a6a:	ea40 0804 	orr.w	r8, r0, r4
 8009a6e:	ea41 0905 	orr.w	r9, r1, r5
 8009a72:	e9c7 891a 	strd	r8, r9, [r7, #104]	@ 0x68
	rv = rv << 8 | ptr[5];
 8009a76:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8009a7a:	f04f 0000 	mov.w	r0, #0
 8009a7e:	f04f 0100 	mov.w	r1, #0
 8009a82:	0219      	lsls	r1, r3, #8
 8009a84:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 8009a88:	0210      	lsls	r0, r2, #8
 8009a8a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009a8c:	3305      	adds	r3, #5
 8009a8e:	781b      	ldrb	r3, [r3, #0]
 8009a90:	b2db      	uxtb	r3, r3
 8009a92:	2200      	movs	r2, #0
 8009a94:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009a96:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8009a98:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 8009a9c:	4623      	mov	r3, r4
 8009a9e:	4303      	orrs	r3, r0
 8009aa0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009aa2:	462b      	mov	r3, r5
 8009aa4:	430b      	orrs	r3, r1
 8009aa6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009aa8:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 8009aac:	e9c7 341a 	strd	r3, r4, [r7, #104]	@ 0x68
	rv = rv << 8 | ptr[4];
 8009ab0:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8009ab4:	f04f 0000 	mov.w	r0, #0
 8009ab8:	f04f 0100 	mov.w	r1, #0
 8009abc:	0219      	lsls	r1, r3, #8
 8009abe:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 8009ac2:	0210      	lsls	r0, r2, #8
 8009ac4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009ac6:	3304      	adds	r3, #4
 8009ac8:	781b      	ldrb	r3, [r3, #0]
 8009aca:	b2db      	uxtb	r3, r3
 8009acc:	2200      	movs	r2, #0
 8009ace:	653b      	str	r3, [r7, #80]	@ 0x50
 8009ad0:	657a      	str	r2, [r7, #84]	@ 0x54
 8009ad2:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 8009ad6:	4623      	mov	r3, r4
 8009ad8:	4303      	orrs	r3, r0
 8009ada:	623b      	str	r3, [r7, #32]
 8009adc:	462b      	mov	r3, r5
 8009ade:	430b      	orrs	r3, r1
 8009ae0:	627b      	str	r3, [r7, #36]	@ 0x24
 8009ae2:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8009ae6:	e9c7 341a 	strd	r3, r4, [r7, #104]	@ 0x68
	rv = rv << 8 | ptr[3];
 8009aea:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8009aee:	f04f 0000 	mov.w	r0, #0
 8009af2:	f04f 0100 	mov.w	r1, #0
 8009af6:	0219      	lsls	r1, r3, #8
 8009af8:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 8009afc:	0210      	lsls	r0, r2, #8
 8009afe:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009b00:	3303      	adds	r3, #3
 8009b02:	781b      	ldrb	r3, [r3, #0]
 8009b04:	b2db      	uxtb	r3, r3
 8009b06:	2200      	movs	r2, #0
 8009b08:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009b0a:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8009b0c:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 8009b10:	4623      	mov	r3, r4
 8009b12:	4303      	orrs	r3, r0
 8009b14:	61bb      	str	r3, [r7, #24]
 8009b16:	462b      	mov	r3, r5
 8009b18:	430b      	orrs	r3, r1
 8009b1a:	61fb      	str	r3, [r7, #28]
 8009b1c:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8009b20:	e9c7 341a 	strd	r3, r4, [r7, #104]	@ 0x68
	rv = rv << 8 | ptr[2];
 8009b24:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8009b28:	f04f 0000 	mov.w	r0, #0
 8009b2c:	f04f 0100 	mov.w	r1, #0
 8009b30:	0219      	lsls	r1, r3, #8
 8009b32:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 8009b36:	0210      	lsls	r0, r2, #8
 8009b38:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009b3a:	3302      	adds	r3, #2
 8009b3c:	781b      	ldrb	r3, [r3, #0]
 8009b3e:	b2db      	uxtb	r3, r3
 8009b40:	2200      	movs	r2, #0
 8009b42:	643b      	str	r3, [r7, #64]	@ 0x40
 8009b44:	647a      	str	r2, [r7, #68]	@ 0x44
 8009b46:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	@ 0x40
 8009b4a:	4623      	mov	r3, r4
 8009b4c:	4303      	orrs	r3, r0
 8009b4e:	613b      	str	r3, [r7, #16]
 8009b50:	462b      	mov	r3, r5
 8009b52:	430b      	orrs	r3, r1
 8009b54:	617b      	str	r3, [r7, #20]
 8009b56:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8009b5a:	e9c7 341a 	strd	r3, r4, [r7, #104]	@ 0x68
	rv = rv << 8 | ptr[1];
 8009b5e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8009b62:	f04f 0200 	mov.w	r2, #0
 8009b66:	f04f 0300 	mov.w	r3, #0
 8009b6a:	020b      	lsls	r3, r1, #8
 8009b6c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009b70:	0202      	lsls	r2, r0, #8
 8009b72:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8009b74:	3101      	adds	r1, #1
 8009b76:	7809      	ldrb	r1, [r1, #0]
 8009b78:	b2c9      	uxtb	r1, r1
 8009b7a:	2000      	movs	r0, #0
 8009b7c:	63b9      	str	r1, [r7, #56]	@ 0x38
 8009b7e:	63f8      	str	r0, [r7, #60]	@ 0x3c
 8009b80:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	@ 0x38
 8009b84:	4621      	mov	r1, r4
 8009b86:	4311      	orrs	r1, r2
 8009b88:	60b9      	str	r1, [r7, #8]
 8009b8a:	4629      	mov	r1, r5
 8009b8c:	4319      	orrs	r1, r3
 8009b8e:	60f9      	str	r1, [r7, #12]
 8009b90:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8009b94:	e9c7 341a 	strd	r3, r4, [r7, #104]	@ 0x68
	rv = rv << 8 | ptr[0];
 8009b98:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8009b9c:	f04f 0200 	mov.w	r2, #0
 8009ba0:	f04f 0300 	mov.w	r3, #0
 8009ba4:	020b      	lsls	r3, r1, #8
 8009ba6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009baa:	0202      	lsls	r2, r0, #8
 8009bac:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8009bae:	7809      	ldrb	r1, [r1, #0]
 8009bb0:	b2c9      	uxtb	r1, r1
 8009bb2:	2000      	movs	r0, #0
 8009bb4:	6339      	str	r1, [r7, #48]	@ 0x30
 8009bb6:	6378      	str	r0, [r7, #52]	@ 0x34
 8009bb8:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8009bbc:	4621      	mov	r1, r4
 8009bbe:	4311      	orrs	r1, r2
 8009bc0:	6039      	str	r1, [r7, #0]
 8009bc2:	4629      	mov	r1, r5
 8009bc4:	4319      	orrs	r1, r3
 8009bc6:	6079      	str	r1, [r7, #4]
 8009bc8:	e9d7 3400 	ldrd	r3, r4, [r7]
 8009bcc:	e9c7 341a 	strd	r3, r4, [r7, #104]	@ 0x68
	return rv;
 8009bd0:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
}
 8009bd4:	4610      	mov	r0, r2
 8009bd6:	4619      	mov	r1, r3
 8009bd8:	3774      	adds	r7, #116	@ 0x74
 8009bda:	46bd      	mov	sp, r7
 8009bdc:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8009be0:	4770      	bx	lr

08009be2 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8009be2:	b480      	push	{r7}
 8009be4:	b083      	sub	sp, #12
 8009be6:	af00      	add	r7, sp, #0
 8009be8:	6078      	str	r0, [r7, #4]
 8009bea:	460b      	mov	r3, r1
 8009bec:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	1c5a      	adds	r2, r3, #1
 8009bf2:	607a      	str	r2, [r7, #4]
 8009bf4:	887a      	ldrh	r2, [r7, #2]
 8009bf6:	b2d2      	uxtb	r2, r2
 8009bf8:	701a      	strb	r2, [r3, #0]
 8009bfa:	887b      	ldrh	r3, [r7, #2]
 8009bfc:	0a1b      	lsrs	r3, r3, #8
 8009bfe:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	1c5a      	adds	r2, r3, #1
 8009c04:	607a      	str	r2, [r7, #4]
 8009c06:	887a      	ldrh	r2, [r7, #2]
 8009c08:	b2d2      	uxtb	r2, r2
 8009c0a:	701a      	strb	r2, [r3, #0]
}
 8009c0c:	bf00      	nop
 8009c0e:	370c      	adds	r7, #12
 8009c10:	46bd      	mov	sp, r7
 8009c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c16:	4770      	bx	lr

08009c18 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8009c18:	b480      	push	{r7}
 8009c1a:	b083      	sub	sp, #12
 8009c1c:	af00      	add	r7, sp, #0
 8009c1e:	6078      	str	r0, [r7, #4]
 8009c20:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	1c5a      	adds	r2, r3, #1
 8009c26:	607a      	str	r2, [r7, #4]
 8009c28:	683a      	ldr	r2, [r7, #0]
 8009c2a:	b2d2      	uxtb	r2, r2
 8009c2c:	701a      	strb	r2, [r3, #0]
 8009c2e:	683b      	ldr	r3, [r7, #0]
 8009c30:	0a1b      	lsrs	r3, r3, #8
 8009c32:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	1c5a      	adds	r2, r3, #1
 8009c38:	607a      	str	r2, [r7, #4]
 8009c3a:	683a      	ldr	r2, [r7, #0]
 8009c3c:	b2d2      	uxtb	r2, r2
 8009c3e:	701a      	strb	r2, [r3, #0]
 8009c40:	683b      	ldr	r3, [r7, #0]
 8009c42:	0a1b      	lsrs	r3, r3, #8
 8009c44:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	1c5a      	adds	r2, r3, #1
 8009c4a:	607a      	str	r2, [r7, #4]
 8009c4c:	683a      	ldr	r2, [r7, #0]
 8009c4e:	b2d2      	uxtb	r2, r2
 8009c50:	701a      	strb	r2, [r3, #0]
 8009c52:	683b      	ldr	r3, [r7, #0]
 8009c54:	0a1b      	lsrs	r3, r3, #8
 8009c56:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	1c5a      	adds	r2, r3, #1
 8009c5c:	607a      	str	r2, [r7, #4]
 8009c5e:	683a      	ldr	r2, [r7, #0]
 8009c60:	b2d2      	uxtb	r2, r2
 8009c62:	701a      	strb	r2, [r3, #0]
}
 8009c64:	bf00      	nop
 8009c66:	370c      	adds	r7, #12
 8009c68:	46bd      	mov	sp, r7
 8009c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c6e:	4770      	bx	lr

08009c70 <st_qword>:

#if _FS_EXFAT
static
void st_qword (BYTE* ptr, QWORD val)	/* Store an 8-byte word in little-endian */
{
 8009c70:	b480      	push	{r7}
 8009c72:	b085      	sub	sp, #20
 8009c74:	af00      	add	r7, sp, #0
 8009c76:	60f8      	str	r0, [r7, #12]
 8009c78:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 8009c7c:	68fb      	ldr	r3, [r7, #12]
 8009c7e:	1c5a      	adds	r2, r3, #1
 8009c80:	60fa      	str	r2, [r7, #12]
 8009c82:	783a      	ldrb	r2, [r7, #0]
 8009c84:	701a      	strb	r2, [r3, #0]
 8009c86:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009c8a:	f04f 0200 	mov.w	r2, #0
 8009c8e:	f04f 0300 	mov.w	r3, #0
 8009c92:	0a02      	lsrs	r2, r0, #8
 8009c94:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8009c98:	0a0b      	lsrs	r3, r1, #8
 8009c9a:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	1c5a      	adds	r2, r3, #1
 8009ca2:	60fa      	str	r2, [r7, #12]
 8009ca4:	783a      	ldrb	r2, [r7, #0]
 8009ca6:	701a      	strb	r2, [r3, #0]
 8009ca8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009cac:	f04f 0200 	mov.w	r2, #0
 8009cb0:	f04f 0300 	mov.w	r3, #0
 8009cb4:	0a02      	lsrs	r2, r0, #8
 8009cb6:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8009cba:	0a0b      	lsrs	r3, r1, #8
 8009cbc:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 8009cc0:	68fb      	ldr	r3, [r7, #12]
 8009cc2:	1c5a      	adds	r2, r3, #1
 8009cc4:	60fa      	str	r2, [r7, #12]
 8009cc6:	783a      	ldrb	r2, [r7, #0]
 8009cc8:	701a      	strb	r2, [r3, #0]
 8009cca:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009cce:	f04f 0200 	mov.w	r2, #0
 8009cd2:	f04f 0300 	mov.w	r3, #0
 8009cd6:	0a02      	lsrs	r2, r0, #8
 8009cd8:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8009cdc:	0a0b      	lsrs	r3, r1, #8
 8009cde:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	1c5a      	adds	r2, r3, #1
 8009ce6:	60fa      	str	r2, [r7, #12]
 8009ce8:	783a      	ldrb	r2, [r7, #0]
 8009cea:	701a      	strb	r2, [r3, #0]
 8009cec:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009cf0:	f04f 0200 	mov.w	r2, #0
 8009cf4:	f04f 0300 	mov.w	r3, #0
 8009cf8:	0a02      	lsrs	r2, r0, #8
 8009cfa:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8009cfe:	0a0b      	lsrs	r3, r1, #8
 8009d00:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 8009d04:	68fb      	ldr	r3, [r7, #12]
 8009d06:	1c5a      	adds	r2, r3, #1
 8009d08:	60fa      	str	r2, [r7, #12]
 8009d0a:	783a      	ldrb	r2, [r7, #0]
 8009d0c:	701a      	strb	r2, [r3, #0]
 8009d0e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009d12:	f04f 0200 	mov.w	r2, #0
 8009d16:	f04f 0300 	mov.w	r3, #0
 8009d1a:	0a02      	lsrs	r2, r0, #8
 8009d1c:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8009d20:	0a0b      	lsrs	r3, r1, #8
 8009d22:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	1c5a      	adds	r2, r3, #1
 8009d2a:	60fa      	str	r2, [r7, #12]
 8009d2c:	783a      	ldrb	r2, [r7, #0]
 8009d2e:	701a      	strb	r2, [r3, #0]
 8009d30:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009d34:	f04f 0200 	mov.w	r2, #0
 8009d38:	f04f 0300 	mov.w	r3, #0
 8009d3c:	0a02      	lsrs	r2, r0, #8
 8009d3e:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8009d42:	0a0b      	lsrs	r3, r1, #8
 8009d44:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 8009d48:	68fb      	ldr	r3, [r7, #12]
 8009d4a:	1c5a      	adds	r2, r3, #1
 8009d4c:	60fa      	str	r2, [r7, #12]
 8009d4e:	783a      	ldrb	r2, [r7, #0]
 8009d50:	701a      	strb	r2, [r3, #0]
 8009d52:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009d56:	f04f 0200 	mov.w	r2, #0
 8009d5a:	f04f 0300 	mov.w	r3, #0
 8009d5e:	0a02      	lsrs	r2, r0, #8
 8009d60:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8009d64:	0a0b      	lsrs	r3, r1, #8
 8009d66:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val;
 8009d6a:	68fb      	ldr	r3, [r7, #12]
 8009d6c:	1c5a      	adds	r2, r3, #1
 8009d6e:	60fa      	str	r2, [r7, #12]
 8009d70:	783a      	ldrb	r2, [r7, #0]
 8009d72:	701a      	strb	r2, [r3, #0]
}
 8009d74:	bf00      	nop
 8009d76:	3714      	adds	r7, #20
 8009d78:	46bd      	mov	sp, r7
 8009d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d7e:	4770      	bx	lr

08009d80 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8009d80:	b480      	push	{r7}
 8009d82:	b087      	sub	sp, #28
 8009d84:	af00      	add	r7, sp, #0
 8009d86:	60f8      	str	r0, [r7, #12]
 8009d88:	60b9      	str	r1, [r7, #8]
 8009d8a:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8009d8c:	68fb      	ldr	r3, [r7, #12]
 8009d8e:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8009d90:	68bb      	ldr	r3, [r7, #8]
 8009d92:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	d00d      	beq.n	8009db6 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8009d9a:	693a      	ldr	r2, [r7, #16]
 8009d9c:	1c53      	adds	r3, r2, #1
 8009d9e:	613b      	str	r3, [r7, #16]
 8009da0:	697b      	ldr	r3, [r7, #20]
 8009da2:	1c59      	adds	r1, r3, #1
 8009da4:	6179      	str	r1, [r7, #20]
 8009da6:	7812      	ldrb	r2, [r2, #0]
 8009da8:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	3b01      	subs	r3, #1
 8009dae:	607b      	str	r3, [r7, #4]
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	2b00      	cmp	r3, #0
 8009db4:	d1f1      	bne.n	8009d9a <mem_cpy+0x1a>
	}
}
 8009db6:	bf00      	nop
 8009db8:	371c      	adds	r7, #28
 8009dba:	46bd      	mov	sp, r7
 8009dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dc0:	4770      	bx	lr

08009dc2 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8009dc2:	b480      	push	{r7}
 8009dc4:	b087      	sub	sp, #28
 8009dc6:	af00      	add	r7, sp, #0
 8009dc8:	60f8      	str	r0, [r7, #12]
 8009dca:	60b9      	str	r1, [r7, #8]
 8009dcc:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8009dce:	68fb      	ldr	r3, [r7, #12]
 8009dd0:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8009dd2:	697b      	ldr	r3, [r7, #20]
 8009dd4:	1c5a      	adds	r2, r3, #1
 8009dd6:	617a      	str	r2, [r7, #20]
 8009dd8:	68ba      	ldr	r2, [r7, #8]
 8009dda:	b2d2      	uxtb	r2, r2
 8009ddc:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	3b01      	subs	r3, #1
 8009de2:	607b      	str	r3, [r7, #4]
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	2b00      	cmp	r3, #0
 8009de8:	d1f3      	bne.n	8009dd2 <mem_set+0x10>
}
 8009dea:	bf00      	nop
 8009dec:	bf00      	nop
 8009dee:	371c      	adds	r7, #28
 8009df0:	46bd      	mov	sp, r7
 8009df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009df6:	4770      	bx	lr

08009df8 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8009df8:	b480      	push	{r7}
 8009dfa:	b089      	sub	sp, #36	@ 0x24
 8009dfc:	af00      	add	r7, sp, #0
 8009dfe:	60f8      	str	r0, [r7, #12]
 8009e00:	60b9      	str	r1, [r7, #8]
 8009e02:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8009e04:	68fb      	ldr	r3, [r7, #12]
 8009e06:	61fb      	str	r3, [r7, #28]
 8009e08:	68bb      	ldr	r3, [r7, #8]
 8009e0a:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8009e0c:	2300      	movs	r3, #0
 8009e0e:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8009e10:	69fb      	ldr	r3, [r7, #28]
 8009e12:	1c5a      	adds	r2, r3, #1
 8009e14:	61fa      	str	r2, [r7, #28]
 8009e16:	781b      	ldrb	r3, [r3, #0]
 8009e18:	4619      	mov	r1, r3
 8009e1a:	69bb      	ldr	r3, [r7, #24]
 8009e1c:	1c5a      	adds	r2, r3, #1
 8009e1e:	61ba      	str	r2, [r7, #24]
 8009e20:	781b      	ldrb	r3, [r3, #0]
 8009e22:	1acb      	subs	r3, r1, r3
 8009e24:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	3b01      	subs	r3, #1
 8009e2a:	607b      	str	r3, [r7, #4]
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	d002      	beq.n	8009e38 <mem_cmp+0x40>
 8009e32:	697b      	ldr	r3, [r7, #20]
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	d0eb      	beq.n	8009e10 <mem_cmp+0x18>

	return r;
 8009e38:	697b      	ldr	r3, [r7, #20]
}
 8009e3a:	4618      	mov	r0, r3
 8009e3c:	3724      	adds	r7, #36	@ 0x24
 8009e3e:	46bd      	mov	sp, r7
 8009e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e44:	4770      	bx	lr

08009e46 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8009e46:	b480      	push	{r7}
 8009e48:	b083      	sub	sp, #12
 8009e4a:	af00      	add	r7, sp, #0
 8009e4c:	6078      	str	r0, [r7, #4]
 8009e4e:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8009e50:	e002      	b.n	8009e58 <chk_chr+0x12>
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	3301      	adds	r3, #1
 8009e56:	607b      	str	r3, [r7, #4]
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	781b      	ldrb	r3, [r3, #0]
 8009e5c:	2b00      	cmp	r3, #0
 8009e5e:	d005      	beq.n	8009e6c <chk_chr+0x26>
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	781b      	ldrb	r3, [r3, #0]
 8009e64:	461a      	mov	r2, r3
 8009e66:	683b      	ldr	r3, [r7, #0]
 8009e68:	4293      	cmp	r3, r2
 8009e6a:	d1f2      	bne.n	8009e52 <chk_chr+0xc>
	return *str;
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	781b      	ldrb	r3, [r3, #0]
}
 8009e70:	4618      	mov	r0, r3
 8009e72:	370c      	adds	r7, #12
 8009e74:	46bd      	mov	sp, r7
 8009e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e7a:	4770      	bx	lr

08009e7c <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8009e7c:	b480      	push	{r7}
 8009e7e:	b085      	sub	sp, #20
 8009e80:	af00      	add	r7, sp, #0
 8009e82:	6078      	str	r0, [r7, #4]
 8009e84:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8009e86:	2300      	movs	r3, #0
 8009e88:	60bb      	str	r3, [r7, #8]
 8009e8a:	68bb      	ldr	r3, [r7, #8]
 8009e8c:	60fb      	str	r3, [r7, #12]
 8009e8e:	e029      	b.n	8009ee4 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8009e90:	4a27      	ldr	r2, [pc, #156]	@ (8009f30 <chk_lock+0xb4>)
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	011b      	lsls	r3, r3, #4
 8009e96:	4413      	add	r3, r2
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	d01d      	beq.n	8009eda <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8009e9e:	4a24      	ldr	r2, [pc, #144]	@ (8009f30 <chk_lock+0xb4>)
 8009ea0:	68fb      	ldr	r3, [r7, #12]
 8009ea2:	011b      	lsls	r3, r3, #4
 8009ea4:	4413      	add	r3, r2
 8009ea6:	681a      	ldr	r2, [r3, #0]
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	429a      	cmp	r2, r3
 8009eae:	d116      	bne.n	8009ede <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8009eb0:	4a1f      	ldr	r2, [pc, #124]	@ (8009f30 <chk_lock+0xb4>)
 8009eb2:	68fb      	ldr	r3, [r7, #12]
 8009eb4:	011b      	lsls	r3, r3, #4
 8009eb6:	4413      	add	r3, r2
 8009eb8:	3304      	adds	r3, #4
 8009eba:	681a      	ldr	r2, [r3, #0]
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8009ec0:	429a      	cmp	r2, r3
 8009ec2:	d10c      	bne.n	8009ede <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8009ec4:	4a1a      	ldr	r2, [pc, #104]	@ (8009f30 <chk_lock+0xb4>)
 8009ec6:	68fb      	ldr	r3, [r7, #12]
 8009ec8:	011b      	lsls	r3, r3, #4
 8009eca:	4413      	add	r3, r2
 8009ecc:	3308      	adds	r3, #8
 8009ece:	681a      	ldr	r2, [r3, #0]
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
				Files[i].clu == dp->obj.sclust &&
 8009ed4:	429a      	cmp	r2, r3
 8009ed6:	d102      	bne.n	8009ede <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8009ed8:	e007      	b.n	8009eea <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8009eda:	2301      	movs	r3, #1
 8009edc:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8009ede:	68fb      	ldr	r3, [r7, #12]
 8009ee0:	3301      	adds	r3, #1
 8009ee2:	60fb      	str	r3, [r7, #12]
 8009ee4:	68fb      	ldr	r3, [r7, #12]
 8009ee6:	2b01      	cmp	r3, #1
 8009ee8:	d9d2      	bls.n	8009e90 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8009eea:	68fb      	ldr	r3, [r7, #12]
 8009eec:	2b02      	cmp	r3, #2
 8009eee:	d109      	bne.n	8009f04 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8009ef0:	68bb      	ldr	r3, [r7, #8]
 8009ef2:	2b00      	cmp	r3, #0
 8009ef4:	d102      	bne.n	8009efc <chk_lock+0x80>
 8009ef6:	683b      	ldr	r3, [r7, #0]
 8009ef8:	2b02      	cmp	r3, #2
 8009efa:	d101      	bne.n	8009f00 <chk_lock+0x84>
 8009efc:	2300      	movs	r3, #0
 8009efe:	e010      	b.n	8009f22 <chk_lock+0xa6>
 8009f00:	2312      	movs	r3, #18
 8009f02:	e00e      	b.n	8009f22 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8009f04:	683b      	ldr	r3, [r7, #0]
 8009f06:	2b00      	cmp	r3, #0
 8009f08:	d108      	bne.n	8009f1c <chk_lock+0xa0>
 8009f0a:	4a09      	ldr	r2, [pc, #36]	@ (8009f30 <chk_lock+0xb4>)
 8009f0c:	68fb      	ldr	r3, [r7, #12]
 8009f0e:	011b      	lsls	r3, r3, #4
 8009f10:	4413      	add	r3, r2
 8009f12:	330c      	adds	r3, #12
 8009f14:	881b      	ldrh	r3, [r3, #0]
 8009f16:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009f1a:	d101      	bne.n	8009f20 <chk_lock+0xa4>
 8009f1c:	2310      	movs	r3, #16
 8009f1e:	e000      	b.n	8009f22 <chk_lock+0xa6>
 8009f20:	2300      	movs	r3, #0
}
 8009f22:	4618      	mov	r0, r3
 8009f24:	3714      	adds	r7, #20
 8009f26:	46bd      	mov	sp, r7
 8009f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f2c:	4770      	bx	lr
 8009f2e:	bf00      	nop
 8009f30:	20008c1c 	.word	0x20008c1c

08009f34 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8009f34:	b480      	push	{r7}
 8009f36:	b083      	sub	sp, #12
 8009f38:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8009f3a:	2300      	movs	r3, #0
 8009f3c:	607b      	str	r3, [r7, #4]
 8009f3e:	e002      	b.n	8009f46 <enq_lock+0x12>
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	3301      	adds	r3, #1
 8009f44:	607b      	str	r3, [r7, #4]
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	2b01      	cmp	r3, #1
 8009f4a:	d806      	bhi.n	8009f5a <enq_lock+0x26>
 8009f4c:	4a09      	ldr	r2, [pc, #36]	@ (8009f74 <enq_lock+0x40>)
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	011b      	lsls	r3, r3, #4
 8009f52:	4413      	add	r3, r2
 8009f54:	681b      	ldr	r3, [r3, #0]
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	d1f2      	bne.n	8009f40 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	2b02      	cmp	r3, #2
 8009f5e:	bf14      	ite	ne
 8009f60:	2301      	movne	r3, #1
 8009f62:	2300      	moveq	r3, #0
 8009f64:	b2db      	uxtb	r3, r3
}
 8009f66:	4618      	mov	r0, r3
 8009f68:	370c      	adds	r7, #12
 8009f6a:	46bd      	mov	sp, r7
 8009f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f70:	4770      	bx	lr
 8009f72:	bf00      	nop
 8009f74:	20008c1c 	.word	0x20008c1c

08009f78 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8009f78:	b480      	push	{r7}
 8009f7a:	b085      	sub	sp, #20
 8009f7c:	af00      	add	r7, sp, #0
 8009f7e:	6078      	str	r0, [r7, #4]
 8009f80:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8009f82:	2300      	movs	r3, #0
 8009f84:	60fb      	str	r3, [r7, #12]
 8009f86:	e01f      	b.n	8009fc8 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8009f88:	4a41      	ldr	r2, [pc, #260]	@ (800a090 <inc_lock+0x118>)
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	011b      	lsls	r3, r3, #4
 8009f8e:	4413      	add	r3, r2
 8009f90:	681a      	ldr	r2, [r3, #0]
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	429a      	cmp	r2, r3
 8009f98:	d113      	bne.n	8009fc2 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8009f9a:	4a3d      	ldr	r2, [pc, #244]	@ (800a090 <inc_lock+0x118>)
 8009f9c:	68fb      	ldr	r3, [r7, #12]
 8009f9e:	011b      	lsls	r3, r3, #4
 8009fa0:	4413      	add	r3, r2
 8009fa2:	3304      	adds	r3, #4
 8009fa4:	681a      	ldr	r2, [r3, #0]
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8009faa:	429a      	cmp	r2, r3
 8009fac:	d109      	bne.n	8009fc2 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8009fae:	4a38      	ldr	r2, [pc, #224]	@ (800a090 <inc_lock+0x118>)
 8009fb0:	68fb      	ldr	r3, [r7, #12]
 8009fb2:	011b      	lsls	r3, r3, #4
 8009fb4:	4413      	add	r3, r2
 8009fb6:	3308      	adds	r3, #8
 8009fb8:	681a      	ldr	r2, [r3, #0]
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
			Files[i].clu == dp->obj.sclust &&
 8009fbe:	429a      	cmp	r2, r3
 8009fc0:	d006      	beq.n	8009fd0 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8009fc2:	68fb      	ldr	r3, [r7, #12]
 8009fc4:	3301      	adds	r3, #1
 8009fc6:	60fb      	str	r3, [r7, #12]
 8009fc8:	68fb      	ldr	r3, [r7, #12]
 8009fca:	2b01      	cmp	r3, #1
 8009fcc:	d9dc      	bls.n	8009f88 <inc_lock+0x10>
 8009fce:	e000      	b.n	8009fd2 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8009fd0:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8009fd2:	68fb      	ldr	r3, [r7, #12]
 8009fd4:	2b02      	cmp	r3, #2
 8009fd6:	d132      	bne.n	800a03e <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8009fd8:	2300      	movs	r3, #0
 8009fda:	60fb      	str	r3, [r7, #12]
 8009fdc:	e002      	b.n	8009fe4 <inc_lock+0x6c>
 8009fde:	68fb      	ldr	r3, [r7, #12]
 8009fe0:	3301      	adds	r3, #1
 8009fe2:	60fb      	str	r3, [r7, #12]
 8009fe4:	68fb      	ldr	r3, [r7, #12]
 8009fe6:	2b01      	cmp	r3, #1
 8009fe8:	d806      	bhi.n	8009ff8 <inc_lock+0x80>
 8009fea:	4a29      	ldr	r2, [pc, #164]	@ (800a090 <inc_lock+0x118>)
 8009fec:	68fb      	ldr	r3, [r7, #12]
 8009fee:	011b      	lsls	r3, r3, #4
 8009ff0:	4413      	add	r3, r2
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	2b00      	cmp	r3, #0
 8009ff6:	d1f2      	bne.n	8009fde <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8009ff8:	68fb      	ldr	r3, [r7, #12]
 8009ffa:	2b02      	cmp	r3, #2
 8009ffc:	d101      	bne.n	800a002 <inc_lock+0x8a>
 8009ffe:	2300      	movs	r3, #0
 800a000:	e040      	b.n	800a084 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	681a      	ldr	r2, [r3, #0]
 800a006:	4922      	ldr	r1, [pc, #136]	@ (800a090 <inc_lock+0x118>)
 800a008:	68fb      	ldr	r3, [r7, #12]
 800a00a:	011b      	lsls	r3, r3, #4
 800a00c:	440b      	add	r3, r1
 800a00e:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	689a      	ldr	r2, [r3, #8]
 800a014:	491e      	ldr	r1, [pc, #120]	@ (800a090 <inc_lock+0x118>)
 800a016:	68fb      	ldr	r3, [r7, #12]
 800a018:	011b      	lsls	r3, r3, #4
 800a01a:	440b      	add	r3, r1
 800a01c:	3304      	adds	r3, #4
 800a01e:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a024:	491a      	ldr	r1, [pc, #104]	@ (800a090 <inc_lock+0x118>)
 800a026:	68fb      	ldr	r3, [r7, #12]
 800a028:	011b      	lsls	r3, r3, #4
 800a02a:	440b      	add	r3, r1
 800a02c:	3308      	adds	r3, #8
 800a02e:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800a030:	4a17      	ldr	r2, [pc, #92]	@ (800a090 <inc_lock+0x118>)
 800a032:	68fb      	ldr	r3, [r7, #12]
 800a034:	011b      	lsls	r3, r3, #4
 800a036:	4413      	add	r3, r2
 800a038:	330c      	adds	r3, #12
 800a03a:	2200      	movs	r2, #0
 800a03c:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800a03e:	683b      	ldr	r3, [r7, #0]
 800a040:	2b00      	cmp	r3, #0
 800a042:	d009      	beq.n	800a058 <inc_lock+0xe0>
 800a044:	4a12      	ldr	r2, [pc, #72]	@ (800a090 <inc_lock+0x118>)
 800a046:	68fb      	ldr	r3, [r7, #12]
 800a048:	011b      	lsls	r3, r3, #4
 800a04a:	4413      	add	r3, r2
 800a04c:	330c      	adds	r3, #12
 800a04e:	881b      	ldrh	r3, [r3, #0]
 800a050:	2b00      	cmp	r3, #0
 800a052:	d001      	beq.n	800a058 <inc_lock+0xe0>
 800a054:	2300      	movs	r3, #0
 800a056:	e015      	b.n	800a084 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800a058:	683b      	ldr	r3, [r7, #0]
 800a05a:	2b00      	cmp	r3, #0
 800a05c:	d108      	bne.n	800a070 <inc_lock+0xf8>
 800a05e:	4a0c      	ldr	r2, [pc, #48]	@ (800a090 <inc_lock+0x118>)
 800a060:	68fb      	ldr	r3, [r7, #12]
 800a062:	011b      	lsls	r3, r3, #4
 800a064:	4413      	add	r3, r2
 800a066:	330c      	adds	r3, #12
 800a068:	881b      	ldrh	r3, [r3, #0]
 800a06a:	3301      	adds	r3, #1
 800a06c:	b29a      	uxth	r2, r3
 800a06e:	e001      	b.n	800a074 <inc_lock+0xfc>
 800a070:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a074:	4906      	ldr	r1, [pc, #24]	@ (800a090 <inc_lock+0x118>)
 800a076:	68fb      	ldr	r3, [r7, #12]
 800a078:	011b      	lsls	r3, r3, #4
 800a07a:	440b      	add	r3, r1
 800a07c:	330c      	adds	r3, #12
 800a07e:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800a080:	68fb      	ldr	r3, [r7, #12]
 800a082:	3301      	adds	r3, #1
}
 800a084:	4618      	mov	r0, r3
 800a086:	3714      	adds	r7, #20
 800a088:	46bd      	mov	sp, r7
 800a08a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a08e:	4770      	bx	lr
 800a090:	20008c1c 	.word	0x20008c1c

0800a094 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800a094:	b480      	push	{r7}
 800a096:	b085      	sub	sp, #20
 800a098:	af00      	add	r7, sp, #0
 800a09a:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	3b01      	subs	r3, #1
 800a0a0:	607b      	str	r3, [r7, #4]
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	2b01      	cmp	r3, #1
 800a0a6:	d825      	bhi.n	800a0f4 <dec_lock+0x60>
		n = Files[i].ctr;
 800a0a8:	4a17      	ldr	r2, [pc, #92]	@ (800a108 <dec_lock+0x74>)
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	011b      	lsls	r3, r3, #4
 800a0ae:	4413      	add	r3, r2
 800a0b0:	330c      	adds	r3, #12
 800a0b2:	881b      	ldrh	r3, [r3, #0]
 800a0b4:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800a0b6:	89fb      	ldrh	r3, [r7, #14]
 800a0b8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a0bc:	d101      	bne.n	800a0c2 <dec_lock+0x2e>
 800a0be:	2300      	movs	r3, #0
 800a0c0:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800a0c2:	89fb      	ldrh	r3, [r7, #14]
 800a0c4:	2b00      	cmp	r3, #0
 800a0c6:	d002      	beq.n	800a0ce <dec_lock+0x3a>
 800a0c8:	89fb      	ldrh	r3, [r7, #14]
 800a0ca:	3b01      	subs	r3, #1
 800a0cc:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800a0ce:	4a0e      	ldr	r2, [pc, #56]	@ (800a108 <dec_lock+0x74>)
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	011b      	lsls	r3, r3, #4
 800a0d4:	4413      	add	r3, r2
 800a0d6:	330c      	adds	r3, #12
 800a0d8:	89fa      	ldrh	r2, [r7, #14]
 800a0da:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800a0dc:	89fb      	ldrh	r3, [r7, #14]
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	d105      	bne.n	800a0ee <dec_lock+0x5a>
 800a0e2:	4a09      	ldr	r2, [pc, #36]	@ (800a108 <dec_lock+0x74>)
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	011b      	lsls	r3, r3, #4
 800a0e8:	4413      	add	r3, r2
 800a0ea:	2200      	movs	r2, #0
 800a0ec:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800a0ee:	2300      	movs	r3, #0
 800a0f0:	737b      	strb	r3, [r7, #13]
 800a0f2:	e001      	b.n	800a0f8 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800a0f4:	2302      	movs	r3, #2
 800a0f6:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800a0f8:	7b7b      	ldrb	r3, [r7, #13]
}
 800a0fa:	4618      	mov	r0, r3
 800a0fc:	3714      	adds	r7, #20
 800a0fe:	46bd      	mov	sp, r7
 800a100:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a104:	4770      	bx	lr
 800a106:	bf00      	nop
 800a108:	20008c1c 	.word	0x20008c1c

0800a10c <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800a10c:	b480      	push	{r7}
 800a10e:	b085      	sub	sp, #20
 800a110:	af00      	add	r7, sp, #0
 800a112:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800a114:	2300      	movs	r3, #0
 800a116:	60fb      	str	r3, [r7, #12]
 800a118:	e010      	b.n	800a13c <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800a11a:	4a0d      	ldr	r2, [pc, #52]	@ (800a150 <clear_lock+0x44>)
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	011b      	lsls	r3, r3, #4
 800a120:	4413      	add	r3, r2
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	687a      	ldr	r2, [r7, #4]
 800a126:	429a      	cmp	r2, r3
 800a128:	d105      	bne.n	800a136 <clear_lock+0x2a>
 800a12a:	4a09      	ldr	r2, [pc, #36]	@ (800a150 <clear_lock+0x44>)
 800a12c:	68fb      	ldr	r3, [r7, #12]
 800a12e:	011b      	lsls	r3, r3, #4
 800a130:	4413      	add	r3, r2
 800a132:	2200      	movs	r2, #0
 800a134:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800a136:	68fb      	ldr	r3, [r7, #12]
 800a138:	3301      	adds	r3, #1
 800a13a:	60fb      	str	r3, [r7, #12]
 800a13c:	68fb      	ldr	r3, [r7, #12]
 800a13e:	2b01      	cmp	r3, #1
 800a140:	d9eb      	bls.n	800a11a <clear_lock+0xe>
	}
}
 800a142:	bf00      	nop
 800a144:	bf00      	nop
 800a146:	3714      	adds	r7, #20
 800a148:	46bd      	mov	sp, r7
 800a14a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a14e:	4770      	bx	lr
 800a150:	20008c1c 	.word	0x20008c1c

0800a154 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800a154:	b580      	push	{r7, lr}
 800a156:	b086      	sub	sp, #24
 800a158:	af00      	add	r7, sp, #0
 800a15a:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800a15c:	2300      	movs	r3, #0
 800a15e:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	78db      	ldrb	r3, [r3, #3]
 800a164:	2b00      	cmp	r3, #0
 800a166:	d034      	beq.n	800a1d2 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a16c:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	7858      	ldrb	r0, [r3, #1]
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800a178:	2301      	movs	r3, #1
 800a17a:	697a      	ldr	r2, [r7, #20]
 800a17c:	f7ff fbdc 	bl	8009938 <disk_write>
 800a180:	4603      	mov	r3, r0
 800a182:	2b00      	cmp	r3, #0
 800a184:	d002      	beq.n	800a18c <sync_window+0x38>
			res = FR_DISK_ERR;
 800a186:	2301      	movs	r3, #1
 800a188:	73fb      	strb	r3, [r7, #15]
 800a18a:	e022      	b.n	800a1d2 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	2200      	movs	r2, #0
 800a190:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a196:	697a      	ldr	r2, [r7, #20]
 800a198:	1ad2      	subs	r2, r2, r3
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	6a1b      	ldr	r3, [r3, #32]
 800a19e:	429a      	cmp	r2, r3
 800a1a0:	d217      	bcs.n	800a1d2 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	789b      	ldrb	r3, [r3, #2]
 800a1a6:	613b      	str	r3, [r7, #16]
 800a1a8:	e010      	b.n	800a1cc <sync_window+0x78>
					wsect += fs->fsize;
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	6a1b      	ldr	r3, [r3, #32]
 800a1ae:	697a      	ldr	r2, [r7, #20]
 800a1b0:	4413      	add	r3, r2
 800a1b2:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	7858      	ldrb	r0, [r3, #1]
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800a1be:	2301      	movs	r3, #1
 800a1c0:	697a      	ldr	r2, [r7, #20]
 800a1c2:	f7ff fbb9 	bl	8009938 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800a1c6:	693b      	ldr	r3, [r7, #16]
 800a1c8:	3b01      	subs	r3, #1
 800a1ca:	613b      	str	r3, [r7, #16]
 800a1cc:	693b      	ldr	r3, [r7, #16]
 800a1ce:	2b01      	cmp	r3, #1
 800a1d0:	d8eb      	bhi.n	800a1aa <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800a1d2:	7bfb      	ldrb	r3, [r7, #15]
}
 800a1d4:	4618      	mov	r0, r3
 800a1d6:	3718      	adds	r7, #24
 800a1d8:	46bd      	mov	sp, r7
 800a1da:	bd80      	pop	{r7, pc}

0800a1dc <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800a1dc:	b580      	push	{r7, lr}
 800a1de:	b084      	sub	sp, #16
 800a1e0:	af00      	add	r7, sp, #0
 800a1e2:	6078      	str	r0, [r7, #4]
 800a1e4:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800a1e6:	2300      	movs	r3, #0
 800a1e8:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a1ee:	683a      	ldr	r2, [r7, #0]
 800a1f0:	429a      	cmp	r2, r3
 800a1f2:	d01b      	beq.n	800a22c <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800a1f4:	6878      	ldr	r0, [r7, #4]
 800a1f6:	f7ff ffad 	bl	800a154 <sync_window>
 800a1fa:	4603      	mov	r3, r0
 800a1fc:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800a1fe:	7bfb      	ldrb	r3, [r7, #15]
 800a200:	2b00      	cmp	r3, #0
 800a202:	d113      	bne.n	800a22c <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	7858      	ldrb	r0, [r3, #1]
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800a20e:	2301      	movs	r3, #1
 800a210:	683a      	ldr	r2, [r7, #0]
 800a212:	f7ff fb71 	bl	80098f8 <disk_read>
 800a216:	4603      	mov	r3, r0
 800a218:	2b00      	cmp	r3, #0
 800a21a:	d004      	beq.n	800a226 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800a21c:	f04f 33ff 	mov.w	r3, #4294967295
 800a220:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800a222:	2301      	movs	r3, #1
 800a224:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	683a      	ldr	r2, [r7, #0]
 800a22a:	635a      	str	r2, [r3, #52]	@ 0x34
		}
	}
	return res;
 800a22c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a22e:	4618      	mov	r0, r3
 800a230:	3710      	adds	r7, #16
 800a232:	46bd      	mov	sp, r7
 800a234:	bd80      	pop	{r7, pc}
	...

0800a238 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800a238:	b580      	push	{r7, lr}
 800a23a:	b084      	sub	sp, #16
 800a23c:	af00      	add	r7, sp, #0
 800a23e:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800a240:	6878      	ldr	r0, [r7, #4]
 800a242:	f7ff ff87 	bl	800a154 <sync_window>
 800a246:	4603      	mov	r3, r0
 800a248:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800a24a:	7bfb      	ldrb	r3, [r7, #15]
 800a24c:	2b00      	cmp	r3, #0
 800a24e:	d158      	bne.n	800a302 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	781b      	ldrb	r3, [r3, #0]
 800a254:	2b03      	cmp	r3, #3
 800a256:	d148      	bne.n	800a2ea <sync_fs+0xb2>
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	791b      	ldrb	r3, [r3, #4]
 800a25c:	2b01      	cmp	r3, #1
 800a25e:	d144      	bne.n	800a2ea <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	3338      	adds	r3, #56	@ 0x38
 800a264:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a268:	2100      	movs	r1, #0
 800a26a:	4618      	mov	r0, r3
 800a26c:	f7ff fda9 	bl	8009dc2 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	3338      	adds	r3, #56	@ 0x38
 800a274:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800a278:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800a27c:	4618      	mov	r0, r3
 800a27e:	f7ff fcb0 	bl	8009be2 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	3338      	adds	r3, #56	@ 0x38
 800a286:	4921      	ldr	r1, [pc, #132]	@ (800a30c <sync_fs+0xd4>)
 800a288:	4618      	mov	r0, r3
 800a28a:	f7ff fcc5 	bl	8009c18 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	3338      	adds	r3, #56	@ 0x38
 800a292:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800a296:	491e      	ldr	r1, [pc, #120]	@ (800a310 <sync_fs+0xd8>)
 800a298:	4618      	mov	r0, r3
 800a29a:	f7ff fcbd 	bl	8009c18 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	3338      	adds	r3, #56	@ 0x38
 800a2a2:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	699b      	ldr	r3, [r3, #24]
 800a2aa:	4619      	mov	r1, r3
 800a2ac:	4610      	mov	r0, r2
 800a2ae:	f7ff fcb3 	bl	8009c18 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	3338      	adds	r3, #56	@ 0x38
 800a2b6:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	695b      	ldr	r3, [r3, #20]
 800a2be:	4619      	mov	r1, r3
 800a2c0:	4610      	mov	r0, r2
 800a2c2:	f7ff fca9 	bl	8009c18 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a2ca:	1c5a      	adds	r2, r3, #1
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	635a      	str	r2, [r3, #52]	@ 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	7858      	ldrb	r0, [r3, #1]
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a2de:	2301      	movs	r3, #1
 800a2e0:	f7ff fb2a 	bl	8009938 <disk_write>
			fs->fsi_flag = 0;
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	2200      	movs	r2, #0
 800a2e8:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	785b      	ldrb	r3, [r3, #1]
 800a2ee:	2200      	movs	r2, #0
 800a2f0:	2100      	movs	r1, #0
 800a2f2:	4618      	mov	r0, r3
 800a2f4:	f7ff fb40 	bl	8009978 <disk_ioctl>
 800a2f8:	4603      	mov	r3, r0
 800a2fa:	2b00      	cmp	r3, #0
 800a2fc:	d001      	beq.n	800a302 <sync_fs+0xca>
 800a2fe:	2301      	movs	r3, #1
 800a300:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800a302:	7bfb      	ldrb	r3, [r7, #15]
}
 800a304:	4618      	mov	r0, r3
 800a306:	3710      	adds	r7, #16
 800a308:	46bd      	mov	sp, r7
 800a30a:	bd80      	pop	{r7, pc}
 800a30c:	41615252 	.word	0x41615252
 800a310:	61417272 	.word	0x61417272

0800a314 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800a314:	b480      	push	{r7}
 800a316:	b083      	sub	sp, #12
 800a318:	af00      	add	r7, sp, #0
 800a31a:	6078      	str	r0, [r7, #4]
 800a31c:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800a31e:	683b      	ldr	r3, [r7, #0]
 800a320:	3b02      	subs	r3, #2
 800a322:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	69db      	ldr	r3, [r3, #28]
 800a328:	3b02      	subs	r3, #2
 800a32a:	683a      	ldr	r2, [r7, #0]
 800a32c:	429a      	cmp	r2, r3
 800a32e:	d301      	bcc.n	800a334 <clust2sect+0x20>
 800a330:	2300      	movs	r3, #0
 800a332:	e008      	b.n	800a346 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	895b      	ldrh	r3, [r3, #10]
 800a338:	461a      	mov	r2, r3
 800a33a:	683b      	ldr	r3, [r7, #0]
 800a33c:	fb03 f202 	mul.w	r2, r3, r2
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a344:	4413      	add	r3, r2
}
 800a346:	4618      	mov	r0, r3
 800a348:	370c      	adds	r7, #12
 800a34a:	46bd      	mov	sp, r7
 800a34c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a350:	4770      	bx	lr
	...

0800a354 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800a354:	b580      	push	{r7, lr}
 800a356:	b088      	sub	sp, #32
 800a358:	af00      	add	r7, sp, #0
 800a35a:	6078      	str	r0, [r7, #4]
 800a35c:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800a35e:	6879      	ldr	r1, [r7, #4]
 800a360:	6809      	ldr	r1, [r1, #0]
 800a362:	61b9      	str	r1, [r7, #24]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800a364:	6839      	ldr	r1, [r7, #0]
 800a366:	2901      	cmp	r1, #1
 800a368:	d904      	bls.n	800a374 <get_fat+0x20>
 800a36a:	69b9      	ldr	r1, [r7, #24]
 800a36c:	69c9      	ldr	r1, [r1, #28]
 800a36e:	6838      	ldr	r0, [r7, #0]
 800a370:	4288      	cmp	r0, r1
 800a372:	d302      	bcc.n	800a37a <get_fat+0x26>
		val = 1;	/* Internal error */
 800a374:	2301      	movs	r3, #1
 800a376:	61fb      	str	r3, [r7, #28]
 800a378:	e100      	b.n	800a57c <get_fat+0x228>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800a37a:	f04f 31ff 	mov.w	r1, #4294967295
 800a37e:	61f9      	str	r1, [r7, #28]

		switch (fs->fs_type) {
 800a380:	69b9      	ldr	r1, [r7, #24]
 800a382:	7809      	ldrb	r1, [r1, #0]
 800a384:	3901      	subs	r1, #1
 800a386:	2903      	cmp	r1, #3
 800a388:	f200 80ec 	bhi.w	800a564 <get_fat+0x210>
 800a38c:	a001      	add	r0, pc, #4	@ (adr r0, 800a394 <get_fat+0x40>)
 800a38e:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800a392:	bf00      	nop
 800a394:	0800a3a5 	.word	0x0800a3a5
 800a398:	0800a42b 	.word	0x0800a42b
 800a39c:	0800a461 	.word	0x0800a461
 800a3a0:	0800a499 	.word	0x0800a499
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800a3a4:	683b      	ldr	r3, [r7, #0]
 800a3a6:	60fb      	str	r3, [r7, #12]
 800a3a8:	68fb      	ldr	r3, [r7, #12]
 800a3aa:	085b      	lsrs	r3, r3, #1
 800a3ac:	68fa      	ldr	r2, [r7, #12]
 800a3ae:	4413      	add	r3, r2
 800a3b0:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800a3b2:	69bb      	ldr	r3, [r7, #24]
 800a3b4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a3b6:	68fb      	ldr	r3, [r7, #12]
 800a3b8:	0a5b      	lsrs	r3, r3, #9
 800a3ba:	4413      	add	r3, r2
 800a3bc:	4619      	mov	r1, r3
 800a3be:	69b8      	ldr	r0, [r7, #24]
 800a3c0:	f7ff ff0c 	bl	800a1dc <move_window>
 800a3c4:	4603      	mov	r3, r0
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	f040 80cf 	bne.w	800a56a <get_fat+0x216>
			wc = fs->win[bc++ % SS(fs)];
 800a3cc:	68fb      	ldr	r3, [r7, #12]
 800a3ce:	1c5a      	adds	r2, r3, #1
 800a3d0:	60fa      	str	r2, [r7, #12]
 800a3d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a3d6:	69ba      	ldr	r2, [r7, #24]
 800a3d8:	4413      	add	r3, r2
 800a3da:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800a3de:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800a3e0:	69bb      	ldr	r3, [r7, #24]
 800a3e2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a3e4:	68fb      	ldr	r3, [r7, #12]
 800a3e6:	0a5b      	lsrs	r3, r3, #9
 800a3e8:	4413      	add	r3, r2
 800a3ea:	4619      	mov	r1, r3
 800a3ec:	69b8      	ldr	r0, [r7, #24]
 800a3ee:	f7ff fef5 	bl	800a1dc <move_window>
 800a3f2:	4603      	mov	r3, r0
 800a3f4:	2b00      	cmp	r3, #0
 800a3f6:	f040 80ba 	bne.w	800a56e <get_fat+0x21a>
			wc |= fs->win[bc % SS(fs)] << 8;
 800a3fa:	68fb      	ldr	r3, [r7, #12]
 800a3fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a400:	69ba      	ldr	r2, [r7, #24]
 800a402:	4413      	add	r3, r2
 800a404:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800a408:	021b      	lsls	r3, r3, #8
 800a40a:	68ba      	ldr	r2, [r7, #8]
 800a40c:	4313      	orrs	r3, r2
 800a40e:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800a410:	683b      	ldr	r3, [r7, #0]
 800a412:	f003 0301 	and.w	r3, r3, #1
 800a416:	2b00      	cmp	r3, #0
 800a418:	d002      	beq.n	800a420 <get_fat+0xcc>
 800a41a:	68bb      	ldr	r3, [r7, #8]
 800a41c:	091b      	lsrs	r3, r3, #4
 800a41e:	e002      	b.n	800a426 <get_fat+0xd2>
 800a420:	68bb      	ldr	r3, [r7, #8]
 800a422:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a426:	61fb      	str	r3, [r7, #28]
			break;
 800a428:	e0a8      	b.n	800a57c <get_fat+0x228>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800a42a:	69bb      	ldr	r3, [r7, #24]
 800a42c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a42e:	683b      	ldr	r3, [r7, #0]
 800a430:	0a1b      	lsrs	r3, r3, #8
 800a432:	4413      	add	r3, r2
 800a434:	4619      	mov	r1, r3
 800a436:	69b8      	ldr	r0, [r7, #24]
 800a438:	f7ff fed0 	bl	800a1dc <move_window>
 800a43c:	4603      	mov	r3, r0
 800a43e:	2b00      	cmp	r3, #0
 800a440:	f040 8097 	bne.w	800a572 <get_fat+0x21e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800a444:	69bb      	ldr	r3, [r7, #24]
 800a446:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800a44a:	683b      	ldr	r3, [r7, #0]
 800a44c:	005b      	lsls	r3, r3, #1
 800a44e:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800a452:	4413      	add	r3, r2
 800a454:	4618      	mov	r0, r3
 800a456:	f7ff faad 	bl	80099b4 <ld_word>
 800a45a:	4603      	mov	r3, r0
 800a45c:	61fb      	str	r3, [r7, #28]
			break;
 800a45e:	e08d      	b.n	800a57c <get_fat+0x228>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800a460:	69bb      	ldr	r3, [r7, #24]
 800a462:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a464:	683b      	ldr	r3, [r7, #0]
 800a466:	09db      	lsrs	r3, r3, #7
 800a468:	4413      	add	r3, r2
 800a46a:	4619      	mov	r1, r3
 800a46c:	69b8      	ldr	r0, [r7, #24]
 800a46e:	f7ff feb5 	bl	800a1dc <move_window>
 800a472:	4603      	mov	r3, r0
 800a474:	2b00      	cmp	r3, #0
 800a476:	d17e      	bne.n	800a576 <get_fat+0x222>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800a478:	69bb      	ldr	r3, [r7, #24]
 800a47a:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800a47e:	683b      	ldr	r3, [r7, #0]
 800a480:	009b      	lsls	r3, r3, #2
 800a482:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800a486:	4413      	add	r3, r2
 800a488:	4618      	mov	r0, r3
 800a48a:	f7ff faac 	bl	80099e6 <ld_dword>
 800a48e:	4603      	mov	r3, r0
 800a490:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800a494:	61fb      	str	r3, [r7, #28]
			break;
 800a496:	e071      	b.n	800a57c <get_fat+0x228>
#if _FS_EXFAT
		case FS_EXFAT :
			if (obj->objsize) {
 800a498:	6879      	ldr	r1, [r7, #4]
 800a49a:	e9d1 0104 	ldrd	r0, r1, [r1, #16]
 800a49e:	4301      	orrs	r1, r0
 800a4a0:	d060      	beq.n	800a564 <get_fat+0x210>
				DWORD cofs = clst - obj->sclust;	/* Offset from start cluster */
 800a4a2:	6879      	ldr	r1, [r7, #4]
 800a4a4:	6889      	ldr	r1, [r1, #8]
 800a4a6:	6838      	ldr	r0, [r7, #0]
 800a4a8:	1a41      	subs	r1, r0, r1
 800a4aa:	6179      	str	r1, [r7, #20]
				DWORD clen = (DWORD)((obj->objsize - 1) / SS(fs)) / fs->csize;	/* Number of clusters - 1 */
 800a4ac:	6879      	ldr	r1, [r7, #4]
 800a4ae:	e9d1 0104 	ldrd	r0, r1, [r1, #16]
 800a4b2:	1e42      	subs	r2, r0, #1
 800a4b4:	f141 33ff 	adc.w	r3, r1, #4294967295
 800a4b8:	f04f 0000 	mov.w	r0, #0
 800a4bc:	f04f 0100 	mov.w	r1, #0
 800a4c0:	0a50      	lsrs	r0, r2, #9
 800a4c2:	ea40 50c3 	orr.w	r0, r0, r3, lsl #23
 800a4c6:	0a59      	lsrs	r1, r3, #9
 800a4c8:	4602      	mov	r2, r0
 800a4ca:	69bb      	ldr	r3, [r7, #24]
 800a4cc:	895b      	ldrh	r3, [r3, #10]
 800a4ce:	fbb2 f3f3 	udiv	r3, r2, r3
 800a4d2:	613b      	str	r3, [r7, #16]

				if (obj->stat == 2) {	/* Is there no valid chain on the FAT? */
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	79db      	ldrb	r3, [r3, #7]
 800a4d8:	2b02      	cmp	r3, #2
 800a4da:	d10e      	bne.n	800a4fa <get_fat+0x1a6>
					if (cofs <= clen) {
 800a4dc:	697a      	ldr	r2, [r7, #20]
 800a4de:	693b      	ldr	r3, [r7, #16]
 800a4e0:	429a      	cmp	r2, r3
 800a4e2:	d80a      	bhi.n	800a4fa <get_fat+0x1a6>
						val = (cofs == clen) ? 0x7FFFFFFF : clst + 1;	/* Generate the value */
 800a4e4:	697a      	ldr	r2, [r7, #20]
 800a4e6:	693b      	ldr	r3, [r7, #16]
 800a4e8:	429a      	cmp	r2, r3
 800a4ea:	d002      	beq.n	800a4f2 <get_fat+0x19e>
 800a4ec:	683b      	ldr	r3, [r7, #0]
 800a4ee:	3301      	adds	r3, #1
 800a4f0:	e001      	b.n	800a4f6 <get_fat+0x1a2>
 800a4f2:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800a4f6:	61fb      	str	r3, [r7, #28]
						break;
 800a4f8:	e040      	b.n	800a57c <get_fat+0x228>
					}
				}
				if (obj->stat == 3 && cofs < obj->n_cont) {	/* Is it in the 1st fragment? */
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	79db      	ldrb	r3, [r3, #7]
 800a4fe:	2b03      	cmp	r3, #3
 800a500:	d108      	bne.n	800a514 <get_fat+0x1c0>
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	699b      	ldr	r3, [r3, #24]
 800a506:	697a      	ldr	r2, [r7, #20]
 800a508:	429a      	cmp	r2, r3
 800a50a:	d203      	bcs.n	800a514 <get_fat+0x1c0>
					val = clst + 1; 	/* Generate the value */
 800a50c:	683b      	ldr	r3, [r7, #0]
 800a50e:	3301      	adds	r3, #1
 800a510:	61fb      	str	r3, [r7, #28]
					break;
 800a512:	e033      	b.n	800a57c <get_fat+0x228>
				}
				if (obj->stat != 2) {	/* Get value from FAT if FAT chain is valid */
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	79db      	ldrb	r3, [r3, #7]
 800a518:	2b02      	cmp	r3, #2
 800a51a:	d023      	beq.n	800a564 <get_fat+0x210>
					if (obj->n_frag != 0) {	/* Is it on the growing edge? */
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	69db      	ldr	r3, [r3, #28]
 800a520:	2b00      	cmp	r3, #0
 800a522:	d003      	beq.n	800a52c <get_fat+0x1d8>
						val = 0x7FFFFFFF;	/* Generate EOC */
 800a524:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800a528:	61fb      	str	r3, [r7, #28]
					} else {
						if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
						val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x7FFFFFFF;
					}
					break;
 800a52a:	e027      	b.n	800a57c <get_fat+0x228>
						if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800a52c:	69bb      	ldr	r3, [r7, #24]
 800a52e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a530:	683b      	ldr	r3, [r7, #0]
 800a532:	09db      	lsrs	r3, r3, #7
 800a534:	4413      	add	r3, r2
 800a536:	4619      	mov	r1, r3
 800a538:	69b8      	ldr	r0, [r7, #24]
 800a53a:	f7ff fe4f 	bl	800a1dc <move_window>
 800a53e:	4603      	mov	r3, r0
 800a540:	2b00      	cmp	r3, #0
 800a542:	d11a      	bne.n	800a57a <get_fat+0x226>
						val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x7FFFFFFF;
 800a544:	69bb      	ldr	r3, [r7, #24]
 800a546:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800a54a:	683b      	ldr	r3, [r7, #0]
 800a54c:	009b      	lsls	r3, r3, #2
 800a54e:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800a552:	4413      	add	r3, r2
 800a554:	4618      	mov	r0, r3
 800a556:	f7ff fa46 	bl	80099e6 <ld_dword>
 800a55a:	4603      	mov	r3, r0
 800a55c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a560:	61fb      	str	r3, [r7, #28]
					break;
 800a562:	e00b      	b.n	800a57c <get_fat+0x228>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800a564:	2301      	movs	r3, #1
 800a566:	61fb      	str	r3, [r7, #28]
 800a568:	e008      	b.n	800a57c <get_fat+0x228>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800a56a:	bf00      	nop
 800a56c:	e006      	b.n	800a57c <get_fat+0x228>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800a56e:	bf00      	nop
 800a570:	e004      	b.n	800a57c <get_fat+0x228>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800a572:	bf00      	nop
 800a574:	e002      	b.n	800a57c <get_fat+0x228>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800a576:	bf00      	nop
 800a578:	e000      	b.n	800a57c <get_fat+0x228>
						if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800a57a:	bf00      	nop
		}
	}

	return val;
 800a57c:	69fb      	ldr	r3, [r7, #28]
}
 800a57e:	4618      	mov	r0, r3
 800a580:	3720      	adds	r7, #32
 800a582:	46bd      	mov	sp, r7
 800a584:	bd80      	pop	{r7, pc}
 800a586:	bf00      	nop

0800a588 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800a588:	b590      	push	{r4, r7, lr}
 800a58a:	b089      	sub	sp, #36	@ 0x24
 800a58c:	af00      	add	r7, sp, #0
 800a58e:	60f8      	str	r0, [r7, #12]
 800a590:	60b9      	str	r1, [r7, #8]
 800a592:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800a594:	2302      	movs	r3, #2
 800a596:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800a598:	68bb      	ldr	r3, [r7, #8]
 800a59a:	2b01      	cmp	r3, #1
 800a59c:	f240 80dd 	bls.w	800a75a <put_fat+0x1d2>
 800a5a0:	68fb      	ldr	r3, [r7, #12]
 800a5a2:	69db      	ldr	r3, [r3, #28]
 800a5a4:	68ba      	ldr	r2, [r7, #8]
 800a5a6:	429a      	cmp	r2, r3
 800a5a8:	f080 80d7 	bcs.w	800a75a <put_fat+0x1d2>
		switch (fs->fs_type) {
 800a5ac:	68fb      	ldr	r3, [r7, #12]
 800a5ae:	781b      	ldrb	r3, [r3, #0]
 800a5b0:	2b04      	cmp	r3, #4
 800a5b2:	f300 80d2 	bgt.w	800a75a <put_fat+0x1d2>
 800a5b6:	2b03      	cmp	r3, #3
 800a5b8:	f280 8093 	bge.w	800a6e2 <put_fat+0x15a>
 800a5bc:	2b01      	cmp	r3, #1
 800a5be:	d002      	beq.n	800a5c6 <put_fat+0x3e>
 800a5c0:	2b02      	cmp	r3, #2
 800a5c2:	d06e      	beq.n	800a6a2 <put_fat+0x11a>
 800a5c4:	e0c9      	b.n	800a75a <put_fat+0x1d2>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800a5c6:	68bb      	ldr	r3, [r7, #8]
 800a5c8:	61bb      	str	r3, [r7, #24]
 800a5ca:	69bb      	ldr	r3, [r7, #24]
 800a5cc:	085b      	lsrs	r3, r3, #1
 800a5ce:	69ba      	ldr	r2, [r7, #24]
 800a5d0:	4413      	add	r3, r2
 800a5d2:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800a5d4:	68fb      	ldr	r3, [r7, #12]
 800a5d6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a5d8:	69bb      	ldr	r3, [r7, #24]
 800a5da:	0a5b      	lsrs	r3, r3, #9
 800a5dc:	4413      	add	r3, r2
 800a5de:	4619      	mov	r1, r3
 800a5e0:	68f8      	ldr	r0, [r7, #12]
 800a5e2:	f7ff fdfb 	bl	800a1dc <move_window>
 800a5e6:	4603      	mov	r3, r0
 800a5e8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800a5ea:	7ffb      	ldrb	r3, [r7, #31]
 800a5ec:	2b00      	cmp	r3, #0
 800a5ee:	f040 80ad 	bne.w	800a74c <put_fat+0x1c4>
			p = fs->win + bc++ % SS(fs);
 800a5f2:	68fb      	ldr	r3, [r7, #12]
 800a5f4:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800a5f8:	69bb      	ldr	r3, [r7, #24]
 800a5fa:	1c59      	adds	r1, r3, #1
 800a5fc:	61b9      	str	r1, [r7, #24]
 800a5fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a602:	4413      	add	r3, r2
 800a604:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800a606:	68bb      	ldr	r3, [r7, #8]
 800a608:	f003 0301 	and.w	r3, r3, #1
 800a60c:	2b00      	cmp	r3, #0
 800a60e:	d00d      	beq.n	800a62c <put_fat+0xa4>
 800a610:	697b      	ldr	r3, [r7, #20]
 800a612:	781b      	ldrb	r3, [r3, #0]
 800a614:	b25b      	sxtb	r3, r3
 800a616:	f003 030f 	and.w	r3, r3, #15
 800a61a:	b25a      	sxtb	r2, r3
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	b25b      	sxtb	r3, r3
 800a620:	011b      	lsls	r3, r3, #4
 800a622:	b25b      	sxtb	r3, r3
 800a624:	4313      	orrs	r3, r2
 800a626:	b25b      	sxtb	r3, r3
 800a628:	b2db      	uxtb	r3, r3
 800a62a:	e001      	b.n	800a630 <put_fat+0xa8>
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	b2db      	uxtb	r3, r3
 800a630:	697a      	ldr	r2, [r7, #20]
 800a632:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800a634:	68fb      	ldr	r3, [r7, #12]
 800a636:	2201      	movs	r2, #1
 800a638:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800a63a:	68fb      	ldr	r3, [r7, #12]
 800a63c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a63e:	69bb      	ldr	r3, [r7, #24]
 800a640:	0a5b      	lsrs	r3, r3, #9
 800a642:	4413      	add	r3, r2
 800a644:	4619      	mov	r1, r3
 800a646:	68f8      	ldr	r0, [r7, #12]
 800a648:	f7ff fdc8 	bl	800a1dc <move_window>
 800a64c:	4603      	mov	r3, r0
 800a64e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800a650:	7ffb      	ldrb	r3, [r7, #31]
 800a652:	2b00      	cmp	r3, #0
 800a654:	d17c      	bne.n	800a750 <put_fat+0x1c8>
			p = fs->win + bc % SS(fs);
 800a656:	68fb      	ldr	r3, [r7, #12]
 800a658:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800a65c:	69bb      	ldr	r3, [r7, #24]
 800a65e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a662:	4413      	add	r3, r2
 800a664:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800a666:	68bb      	ldr	r3, [r7, #8]
 800a668:	f003 0301 	and.w	r3, r3, #1
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	d003      	beq.n	800a678 <put_fat+0xf0>
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	091b      	lsrs	r3, r3, #4
 800a674:	b2db      	uxtb	r3, r3
 800a676:	e00e      	b.n	800a696 <put_fat+0x10e>
 800a678:	697b      	ldr	r3, [r7, #20]
 800a67a:	781b      	ldrb	r3, [r3, #0]
 800a67c:	b25b      	sxtb	r3, r3
 800a67e:	f023 030f 	bic.w	r3, r3, #15
 800a682:	b25a      	sxtb	r2, r3
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	0a1b      	lsrs	r3, r3, #8
 800a688:	b25b      	sxtb	r3, r3
 800a68a:	f003 030f 	and.w	r3, r3, #15
 800a68e:	b25b      	sxtb	r3, r3
 800a690:	4313      	orrs	r3, r2
 800a692:	b25b      	sxtb	r3, r3
 800a694:	b2db      	uxtb	r3, r3
 800a696:	697a      	ldr	r2, [r7, #20]
 800a698:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800a69a:	68fb      	ldr	r3, [r7, #12]
 800a69c:	2201      	movs	r2, #1
 800a69e:	70da      	strb	r2, [r3, #3]
			break;
 800a6a0:	e05b      	b.n	800a75a <put_fat+0x1d2>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800a6a2:	68fb      	ldr	r3, [r7, #12]
 800a6a4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a6a6:	68bb      	ldr	r3, [r7, #8]
 800a6a8:	0a1b      	lsrs	r3, r3, #8
 800a6aa:	4413      	add	r3, r2
 800a6ac:	4619      	mov	r1, r3
 800a6ae:	68f8      	ldr	r0, [r7, #12]
 800a6b0:	f7ff fd94 	bl	800a1dc <move_window>
 800a6b4:	4603      	mov	r3, r0
 800a6b6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800a6b8:	7ffb      	ldrb	r3, [r7, #31]
 800a6ba:	2b00      	cmp	r3, #0
 800a6bc:	d14a      	bne.n	800a754 <put_fat+0x1cc>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800a6be:	68fb      	ldr	r3, [r7, #12]
 800a6c0:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800a6c4:	68bb      	ldr	r3, [r7, #8]
 800a6c6:	005b      	lsls	r3, r3, #1
 800a6c8:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800a6cc:	4413      	add	r3, r2
 800a6ce:	687a      	ldr	r2, [r7, #4]
 800a6d0:	b292      	uxth	r2, r2
 800a6d2:	4611      	mov	r1, r2
 800a6d4:	4618      	mov	r0, r3
 800a6d6:	f7ff fa84 	bl	8009be2 <st_word>
			fs->wflag = 1;
 800a6da:	68fb      	ldr	r3, [r7, #12]
 800a6dc:	2201      	movs	r2, #1
 800a6de:	70da      	strb	r2, [r3, #3]
			break;
 800a6e0:	e03b      	b.n	800a75a <put_fat+0x1d2>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800a6e2:	68fb      	ldr	r3, [r7, #12]
 800a6e4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a6e6:	68bb      	ldr	r3, [r7, #8]
 800a6e8:	09db      	lsrs	r3, r3, #7
 800a6ea:	4413      	add	r3, r2
 800a6ec:	4619      	mov	r1, r3
 800a6ee:	68f8      	ldr	r0, [r7, #12]
 800a6f0:	f7ff fd74 	bl	800a1dc <move_window>
 800a6f4:	4603      	mov	r3, r0
 800a6f6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800a6f8:	7ffb      	ldrb	r3, [r7, #31]
 800a6fa:	2b00      	cmp	r3, #0
 800a6fc:	d12c      	bne.n	800a758 <put_fat+0x1d0>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
 800a6fe:	68fb      	ldr	r3, [r7, #12]
 800a700:	781b      	ldrb	r3, [r3, #0]
 800a702:	2b04      	cmp	r3, #4
 800a704:	d012      	beq.n	800a72c <put_fat+0x1a4>
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 800a70c:	68fb      	ldr	r3, [r7, #12]
 800a70e:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800a712:	68bb      	ldr	r3, [r7, #8]
 800a714:	009b      	lsls	r3, r3, #2
 800a716:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800a71a:	4413      	add	r3, r2
 800a71c:	4618      	mov	r0, r3
 800a71e:	f7ff f962 	bl	80099e6 <ld_dword>
 800a722:	4603      	mov	r3, r0
 800a724:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800a728:	4323      	orrs	r3, r4
 800a72a:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800a72c:	68fb      	ldr	r3, [r7, #12]
 800a72e:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800a732:	68bb      	ldr	r3, [r7, #8]
 800a734:	009b      	lsls	r3, r3, #2
 800a736:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800a73a:	4413      	add	r3, r2
 800a73c:	6879      	ldr	r1, [r7, #4]
 800a73e:	4618      	mov	r0, r3
 800a740:	f7ff fa6a 	bl	8009c18 <st_dword>
			fs->wflag = 1;
 800a744:	68fb      	ldr	r3, [r7, #12]
 800a746:	2201      	movs	r2, #1
 800a748:	70da      	strb	r2, [r3, #3]
			break;
 800a74a:	e006      	b.n	800a75a <put_fat+0x1d2>
			if (res != FR_OK) break;
 800a74c:	bf00      	nop
 800a74e:	e004      	b.n	800a75a <put_fat+0x1d2>
			if (res != FR_OK) break;
 800a750:	bf00      	nop
 800a752:	e002      	b.n	800a75a <put_fat+0x1d2>
			if (res != FR_OK) break;
 800a754:	bf00      	nop
 800a756:	e000      	b.n	800a75a <put_fat+0x1d2>
			if (res != FR_OK) break;
 800a758:	bf00      	nop
		}
	}
	return res;
 800a75a:	7ffb      	ldrb	r3, [r7, #31]
}
 800a75c:	4618      	mov	r0, r3
 800a75e:	3724      	adds	r7, #36	@ 0x24
 800a760:	46bd      	mov	sp, r7
 800a762:	bd90      	pop	{r4, r7, pc}

0800a764 <find_bitmap>:
DWORD find_bitmap (	/* 0:Not found, 2..:Cluster block found, 0xFFFFFFFF:Disk error */
	FATFS* fs,	/* File system object */
	DWORD clst,	/* Cluster number to scan from */
	DWORD ncl	/* Number of contiguous clusters to find (1..) */
)
{
 800a764:	b580      	push	{r7, lr}
 800a766:	b08a      	sub	sp, #40	@ 0x28
 800a768:	af00      	add	r7, sp, #0
 800a76a:	60f8      	str	r0, [r7, #12]
 800a76c:	60b9      	str	r1, [r7, #8]
 800a76e:	607a      	str	r2, [r7, #4]
	BYTE bm, bv;
	UINT i;
	DWORD val, scl, ctr;


	clst -= 2;	/* The first bit in the bitmap corresponds to cluster #2 */
 800a770:	68bb      	ldr	r3, [r7, #8]
 800a772:	3b02      	subs	r3, #2
 800a774:	60bb      	str	r3, [r7, #8]
	if (clst >= fs->n_fatent - 2) clst = 0;
 800a776:	68fb      	ldr	r3, [r7, #12]
 800a778:	69db      	ldr	r3, [r3, #28]
 800a77a:	3b02      	subs	r3, #2
 800a77c:	68ba      	ldr	r2, [r7, #8]
 800a77e:	429a      	cmp	r2, r3
 800a780:	d301      	bcc.n	800a786 <find_bitmap+0x22>
 800a782:	2300      	movs	r3, #0
 800a784:	60bb      	str	r3, [r7, #8]
	scl = val = clst; ctr = 0;
 800a786:	68bb      	ldr	r3, [r7, #8]
 800a788:	61fb      	str	r3, [r7, #28]
 800a78a:	69fb      	ldr	r3, [r7, #28]
 800a78c:	61bb      	str	r3, [r7, #24]
 800a78e:	2300      	movs	r3, #0
 800a790:	617b      	str	r3, [r7, #20]
	for (;;) {
		if (move_window(fs, fs->database + val / 8 / SS(fs)) != FR_OK) return 0xFFFFFFFF;	/* (assuming bitmap is located top of the cluster heap) */
 800a792:	68fb      	ldr	r3, [r7, #12]
 800a794:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a796:	69fb      	ldr	r3, [r7, #28]
 800a798:	0b1b      	lsrs	r3, r3, #12
 800a79a:	4413      	add	r3, r2
 800a79c:	4619      	mov	r1, r3
 800a79e:	68f8      	ldr	r0, [r7, #12]
 800a7a0:	f7ff fd1c 	bl	800a1dc <move_window>
 800a7a4:	4603      	mov	r3, r0
 800a7a6:	2b00      	cmp	r3, #0
 800a7a8:	d002      	beq.n	800a7b0 <find_bitmap+0x4c>
 800a7aa:	f04f 33ff 	mov.w	r3, #4294967295
 800a7ae:	e051      	b.n	800a854 <find_bitmap+0xf0>
		i = val / 8 % SS(fs); bm = 1 << (val % 8);
 800a7b0:	69fb      	ldr	r3, [r7, #28]
 800a7b2:	08db      	lsrs	r3, r3, #3
 800a7b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a7b8:	623b      	str	r3, [r7, #32]
 800a7ba:	69fb      	ldr	r3, [r7, #28]
 800a7bc:	f003 0307 	and.w	r3, r3, #7
 800a7c0:	2201      	movs	r2, #1
 800a7c2:	fa02 f303 	lsl.w	r3, r2, r3
 800a7c6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		do {
			do {
				bv = fs->win[i] & bm; bm <<= 1;		/* Get bit value */
 800a7ca:	68fa      	ldr	r2, [r7, #12]
 800a7cc:	6a3b      	ldr	r3, [r7, #32]
 800a7ce:	4413      	add	r3, r2
 800a7d0:	3338      	adds	r3, #56	@ 0x38
 800a7d2:	781a      	ldrb	r2, [r3, #0]
 800a7d4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a7d8:	4013      	ands	r3, r2
 800a7da:	74fb      	strb	r3, [r7, #19]
 800a7dc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a7e0:	005b      	lsls	r3, r3, #1
 800a7e2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				if (++val >= fs->n_fatent - 2) {	/* Next cluster (with wrap-around) */
 800a7e6:	69fb      	ldr	r3, [r7, #28]
 800a7e8:	3301      	adds	r3, #1
 800a7ea:	61fb      	str	r3, [r7, #28]
 800a7ec:	68fb      	ldr	r3, [r7, #12]
 800a7ee:	69db      	ldr	r3, [r3, #28]
 800a7f0:	3b02      	subs	r3, #2
 800a7f2:	69fa      	ldr	r2, [r7, #28]
 800a7f4:	429a      	cmp	r2, r3
 800a7f6:	d307      	bcc.n	800a808 <find_bitmap+0xa4>
					val = 0; bm = 0; i = SS(fs);
 800a7f8:	2300      	movs	r3, #0
 800a7fa:	61fb      	str	r3, [r7, #28]
 800a7fc:	2300      	movs	r3, #0
 800a7fe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a802:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a806:	623b      	str	r3, [r7, #32]
				}
				if (!bv) {	/* Is it a free cluster? */
 800a808:	7cfb      	ldrb	r3, [r7, #19]
 800a80a:	2b00      	cmp	r3, #0
 800a80c:	d109      	bne.n	800a822 <find_bitmap+0xbe>
					if (++ctr == ncl) return scl + 2;	/* Check if run length is sufficient for required */
 800a80e:	697b      	ldr	r3, [r7, #20]
 800a810:	3301      	adds	r3, #1
 800a812:	617b      	str	r3, [r7, #20]
 800a814:	697a      	ldr	r2, [r7, #20]
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	429a      	cmp	r2, r3
 800a81a:	d106      	bne.n	800a82a <find_bitmap+0xc6>
 800a81c:	69bb      	ldr	r3, [r7, #24]
 800a81e:	3302      	adds	r3, #2
 800a820:	e018      	b.n	800a854 <find_bitmap+0xf0>
				} else {
					scl = val; ctr = 0;		/* Encountered a cluster in-use, restart to scan */
 800a822:	69fb      	ldr	r3, [r7, #28]
 800a824:	61bb      	str	r3, [r7, #24]
 800a826:	2300      	movs	r3, #0
 800a828:	617b      	str	r3, [r7, #20]
				}
				if (val == clst) return 0;	/* All cluster scanned? */
 800a82a:	69fa      	ldr	r2, [r7, #28]
 800a82c:	68bb      	ldr	r3, [r7, #8]
 800a82e:	429a      	cmp	r2, r3
 800a830:	d101      	bne.n	800a836 <find_bitmap+0xd2>
 800a832:	2300      	movs	r3, #0
 800a834:	e00e      	b.n	800a854 <find_bitmap+0xf0>
			} while (bm);
 800a836:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a83a:	2b00      	cmp	r3, #0
 800a83c:	d1c5      	bne.n	800a7ca <find_bitmap+0x66>
			bm = 1;
 800a83e:	2301      	movs	r3, #1
 800a840:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		} while (++i < SS(fs));
 800a844:	6a3b      	ldr	r3, [r7, #32]
 800a846:	3301      	adds	r3, #1
 800a848:	623b      	str	r3, [r7, #32]
 800a84a:	6a3b      	ldr	r3, [r7, #32]
 800a84c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a850:	d3bb      	bcc.n	800a7ca <find_bitmap+0x66>
		if (move_window(fs, fs->database + val / 8 / SS(fs)) != FR_OK) return 0xFFFFFFFF;	/* (assuming bitmap is located top of the cluster heap) */
 800a852:	e79e      	b.n	800a792 <find_bitmap+0x2e>
	}
}
 800a854:	4618      	mov	r0, r3
 800a856:	3728      	adds	r7, #40	@ 0x28
 800a858:	46bd      	mov	sp, r7
 800a85a:	bd80      	pop	{r7, pc}

0800a85c <change_bitmap>:
	FATFS* fs,	/* File system object */
	DWORD clst,	/* Cluster number to change from */
	DWORD ncl,	/* Number of clusters to be changed */
	int bv		/* bit value to be set (0 or 1) */
)
{
 800a85c:	b580      	push	{r7, lr}
 800a85e:	b088      	sub	sp, #32
 800a860:	af00      	add	r7, sp, #0
 800a862:	60f8      	str	r0, [r7, #12]
 800a864:	60b9      	str	r1, [r7, #8]
 800a866:	607a      	str	r2, [r7, #4]
 800a868:	603b      	str	r3, [r7, #0]
	BYTE bm;
	UINT i;
	DWORD sect;

	clst -= 2;	/* The first bit corresponds to cluster #2 */
 800a86a:	68bb      	ldr	r3, [r7, #8]
 800a86c:	3b02      	subs	r3, #2
 800a86e:	60bb      	str	r3, [r7, #8]
	sect = fs->database + clst / 8 / SS(fs);	/* Sector address (assuming bitmap is located top of the cluster heap) */
 800a870:	68fb      	ldr	r3, [r7, #12]
 800a872:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a874:	68bb      	ldr	r3, [r7, #8]
 800a876:	0b1b      	lsrs	r3, r3, #12
 800a878:	4413      	add	r3, r2
 800a87a:	617b      	str	r3, [r7, #20]
	i = clst / 8 % SS(fs);						/* Byte offset in the sector */
 800a87c:	68bb      	ldr	r3, [r7, #8]
 800a87e:	08db      	lsrs	r3, r3, #3
 800a880:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a884:	61bb      	str	r3, [r7, #24]
	bm = 1 << (clst % 8);						/* Bit mask in the byte */
 800a886:	68bb      	ldr	r3, [r7, #8]
 800a888:	f003 0307 	and.w	r3, r3, #7
 800a88c:	2201      	movs	r2, #1
 800a88e:	fa02 f303 	lsl.w	r3, r2, r3
 800a892:	77fb      	strb	r3, [r7, #31]
	for (;;) {
		if (move_window(fs, sect++) != FR_OK) return FR_DISK_ERR;
 800a894:	697b      	ldr	r3, [r7, #20]
 800a896:	1c5a      	adds	r2, r3, #1
 800a898:	617a      	str	r2, [r7, #20]
 800a89a:	4619      	mov	r1, r3
 800a89c:	68f8      	ldr	r0, [r7, #12]
 800a89e:	f7ff fc9d 	bl	800a1dc <move_window>
 800a8a2:	4603      	mov	r3, r0
 800a8a4:	2b00      	cmp	r3, #0
 800a8a6:	d001      	beq.n	800a8ac <change_bitmap+0x50>
 800a8a8:	2301      	movs	r3, #1
 800a8aa:	e03d      	b.n	800a928 <change_bitmap+0xcc>
		do {
			do {
				if (bv == (int)((fs->win[i] & bm) != 0)) return FR_INT_ERR;	/* Is the bit expected value? */
 800a8ac:	68fa      	ldr	r2, [r7, #12]
 800a8ae:	69bb      	ldr	r3, [r7, #24]
 800a8b0:	4413      	add	r3, r2
 800a8b2:	3338      	adds	r3, #56	@ 0x38
 800a8b4:	781a      	ldrb	r2, [r3, #0]
 800a8b6:	7ffb      	ldrb	r3, [r7, #31]
 800a8b8:	4013      	ands	r3, r2
 800a8ba:	b2db      	uxtb	r3, r3
 800a8bc:	2b00      	cmp	r3, #0
 800a8be:	bf14      	ite	ne
 800a8c0:	2301      	movne	r3, #1
 800a8c2:	2300      	moveq	r3, #0
 800a8c4:	b2db      	uxtb	r3, r3
 800a8c6:	461a      	mov	r2, r3
 800a8c8:	683b      	ldr	r3, [r7, #0]
 800a8ca:	4293      	cmp	r3, r2
 800a8cc:	d101      	bne.n	800a8d2 <change_bitmap+0x76>
 800a8ce:	2302      	movs	r3, #2
 800a8d0:	e02a      	b.n	800a928 <change_bitmap+0xcc>
				fs->win[i] ^= bm;	/* Flip the bit */
 800a8d2:	68fa      	ldr	r2, [r7, #12]
 800a8d4:	69bb      	ldr	r3, [r7, #24]
 800a8d6:	4413      	add	r3, r2
 800a8d8:	3338      	adds	r3, #56	@ 0x38
 800a8da:	781a      	ldrb	r2, [r3, #0]
 800a8dc:	7ffb      	ldrb	r3, [r7, #31]
 800a8de:	4053      	eors	r3, r2
 800a8e0:	b2d9      	uxtb	r1, r3
 800a8e2:	68fa      	ldr	r2, [r7, #12]
 800a8e4:	69bb      	ldr	r3, [r7, #24]
 800a8e6:	4413      	add	r3, r2
 800a8e8:	3338      	adds	r3, #56	@ 0x38
 800a8ea:	460a      	mov	r2, r1
 800a8ec:	701a      	strb	r2, [r3, #0]
				fs->wflag = 1;
 800a8ee:	68fb      	ldr	r3, [r7, #12]
 800a8f0:	2201      	movs	r2, #1
 800a8f2:	70da      	strb	r2, [r3, #3]
				if (--ncl == 0) return FR_OK;	/* All bits processed? */
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	3b01      	subs	r3, #1
 800a8f8:	607b      	str	r3, [r7, #4]
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	2b00      	cmp	r3, #0
 800a8fe:	d101      	bne.n	800a904 <change_bitmap+0xa8>
 800a900:	2300      	movs	r3, #0
 800a902:	e011      	b.n	800a928 <change_bitmap+0xcc>
			} while (bm <<= 1);		/* Next bit */
 800a904:	7ffb      	ldrb	r3, [r7, #31]
 800a906:	005b      	lsls	r3, r3, #1
 800a908:	77fb      	strb	r3, [r7, #31]
 800a90a:	7ffb      	ldrb	r3, [r7, #31]
 800a90c:	2b00      	cmp	r3, #0
 800a90e:	d1cd      	bne.n	800a8ac <change_bitmap+0x50>
			bm = 1;
 800a910:	2301      	movs	r3, #1
 800a912:	77fb      	strb	r3, [r7, #31]
		} while (++i < SS(fs));		/* Next byte */
 800a914:	69bb      	ldr	r3, [r7, #24]
 800a916:	3301      	adds	r3, #1
 800a918:	61bb      	str	r3, [r7, #24]
 800a91a:	69bb      	ldr	r3, [r7, #24]
 800a91c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a920:	d3c4      	bcc.n	800a8ac <change_bitmap+0x50>
		i = 0;
 800a922:	2300      	movs	r3, #0
 800a924:	61bb      	str	r3, [r7, #24]
		if (move_window(fs, sect++) != FR_OK) return FR_DISK_ERR;
 800a926:	e7b5      	b.n	800a894 <change_bitmap+0x38>
	}
}
 800a928:	4618      	mov	r0, r3
 800a92a:	3720      	adds	r7, #32
 800a92c:	46bd      	mov	sp, r7
 800a92e:	bd80      	pop	{r7, pc}

0800a930 <fill_first_frag>:

static
FRESULT fill_first_frag (
	_FDID* obj	/* Pointer to the corresponding object */
)
{
 800a930:	b580      	push	{r7, lr}
 800a932:	b086      	sub	sp, #24
 800a934:	af00      	add	r7, sp, #0
 800a936:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DWORD cl, n;

	if (obj->stat == 3) {	/* Has the object been changed 'fragmented'? */
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	79db      	ldrb	r3, [r3, #7]
 800a93c:	2b03      	cmp	r3, #3
 800a93e:	d121      	bne.n	800a984 <fill_first_frag+0x54>
		for (cl = obj->sclust, n = obj->n_cont; n; cl++, n--) {	/* Create cluster chain on the FAT */
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	689b      	ldr	r3, [r3, #8]
 800a944:	617b      	str	r3, [r7, #20]
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	699b      	ldr	r3, [r3, #24]
 800a94a:	613b      	str	r3, [r7, #16]
 800a94c:	e014      	b.n	800a978 <fill_first_frag+0x48>
			res = put_fat(obj->fs, cl, cl + 1);
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	6818      	ldr	r0, [r3, #0]
 800a952:	697b      	ldr	r3, [r7, #20]
 800a954:	3301      	adds	r3, #1
 800a956:	461a      	mov	r2, r3
 800a958:	6979      	ldr	r1, [r7, #20]
 800a95a:	f7ff fe15 	bl	800a588 <put_fat>
 800a95e:	4603      	mov	r3, r0
 800a960:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) return res;
 800a962:	7bfb      	ldrb	r3, [r7, #15]
 800a964:	2b00      	cmp	r3, #0
 800a966:	d001      	beq.n	800a96c <fill_first_frag+0x3c>
 800a968:	7bfb      	ldrb	r3, [r7, #15]
 800a96a:	e00c      	b.n	800a986 <fill_first_frag+0x56>
		for (cl = obj->sclust, n = obj->n_cont; n; cl++, n--) {	/* Create cluster chain on the FAT */
 800a96c:	697b      	ldr	r3, [r7, #20]
 800a96e:	3301      	adds	r3, #1
 800a970:	617b      	str	r3, [r7, #20]
 800a972:	693b      	ldr	r3, [r7, #16]
 800a974:	3b01      	subs	r3, #1
 800a976:	613b      	str	r3, [r7, #16]
 800a978:	693b      	ldr	r3, [r7, #16]
 800a97a:	2b00      	cmp	r3, #0
 800a97c:	d1e7      	bne.n	800a94e <fill_first_frag+0x1e>
		}
		obj->stat = 0;	/* Change status 'FAT chain is valid' */
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	2200      	movs	r2, #0
 800a982:	71da      	strb	r2, [r3, #7]
	}
	return FR_OK;
 800a984:	2300      	movs	r3, #0
}
 800a986:	4618      	mov	r0, r3
 800a988:	3718      	adds	r7, #24
 800a98a:	46bd      	mov	sp, r7
 800a98c:	bd80      	pop	{r7, pc}

0800a98e <fill_last_frag>:
FRESULT fill_last_frag (
	_FDID* obj,	/* Pointer to the corresponding object */
	DWORD lcl,	/* Last cluster of the fragment */
	DWORD term	/* Value to set the last FAT entry */
)
{
 800a98e:	b580      	push	{r7, lr}
 800a990:	b086      	sub	sp, #24
 800a992:	af00      	add	r7, sp, #0
 800a994:	60f8      	str	r0, [r7, #12]
 800a996:	60b9      	str	r1, [r7, #8]
 800a998:	607a      	str	r2, [r7, #4]
	FRESULT res;

	while (obj->n_frag > 0) {	/* Create the last chain on the FAT */
 800a99a:	e020      	b.n	800a9de <fill_last_frag+0x50>
		res = put_fat(obj->fs, lcl - obj->n_frag + 1, (obj->n_frag > 1) ? lcl - obj->n_frag + 2 : term);
 800a99c:	68fb      	ldr	r3, [r7, #12]
 800a99e:	6818      	ldr	r0, [r3, #0]
 800a9a0:	68fb      	ldr	r3, [r7, #12]
 800a9a2:	69db      	ldr	r3, [r3, #28]
 800a9a4:	68ba      	ldr	r2, [r7, #8]
 800a9a6:	1ad3      	subs	r3, r2, r3
 800a9a8:	1c59      	adds	r1, r3, #1
 800a9aa:	68fb      	ldr	r3, [r7, #12]
 800a9ac:	69db      	ldr	r3, [r3, #28]
 800a9ae:	2b01      	cmp	r3, #1
 800a9b0:	d905      	bls.n	800a9be <fill_last_frag+0x30>
 800a9b2:	68fb      	ldr	r3, [r7, #12]
 800a9b4:	69db      	ldr	r3, [r3, #28]
 800a9b6:	68ba      	ldr	r2, [r7, #8]
 800a9b8:	1ad3      	subs	r3, r2, r3
 800a9ba:	3302      	adds	r3, #2
 800a9bc:	e000      	b.n	800a9c0 <fill_last_frag+0x32>
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	461a      	mov	r2, r3
 800a9c2:	f7ff fde1 	bl	800a588 <put_fat>
 800a9c6:	4603      	mov	r3, r0
 800a9c8:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) return res;
 800a9ca:	7dfb      	ldrb	r3, [r7, #23]
 800a9cc:	2b00      	cmp	r3, #0
 800a9ce:	d001      	beq.n	800a9d4 <fill_last_frag+0x46>
 800a9d0:	7dfb      	ldrb	r3, [r7, #23]
 800a9d2:	e009      	b.n	800a9e8 <fill_last_frag+0x5a>
		obj->n_frag--;
 800a9d4:	68fb      	ldr	r3, [r7, #12]
 800a9d6:	69db      	ldr	r3, [r3, #28]
 800a9d8:	1e5a      	subs	r2, r3, #1
 800a9da:	68fb      	ldr	r3, [r7, #12]
 800a9dc:	61da      	str	r2, [r3, #28]
	while (obj->n_frag > 0) {	/* Create the last chain on the FAT */
 800a9de:	68fb      	ldr	r3, [r7, #12]
 800a9e0:	69db      	ldr	r3, [r3, #28]
 800a9e2:	2b00      	cmp	r3, #0
 800a9e4:	d1da      	bne.n	800a99c <fill_last_frag+0xe>
	}
	return FR_OK;
 800a9e6:	2300      	movs	r3, #0
}
 800a9e8:	4618      	mov	r0, r3
 800a9ea:	3718      	adds	r7, #24
 800a9ec:	46bd      	mov	sp, r7
 800a9ee:	bd80      	pop	{r7, pc}

0800a9f0 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800a9f0:	b580      	push	{r7, lr}
 800a9f2:	b08a      	sub	sp, #40	@ 0x28
 800a9f4:	af00      	add	r7, sp, #0
 800a9f6:	60f8      	str	r0, [r7, #12]
 800a9f8:	60b9      	str	r1, [r7, #8]
 800a9fa:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800a9fc:	2300      	movs	r3, #0
 800a9fe:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800aa00:	68fb      	ldr	r3, [r7, #12]
 800aa02:	681b      	ldr	r3, [r3, #0]
 800aa04:	61bb      	str	r3, [r7, #24]
#if _FS_EXFAT || _USE_TRIM
	DWORD scl = clst, ecl = clst;
 800aa06:	68bb      	ldr	r3, [r7, #8]
 800aa08:	627b      	str	r3, [r7, #36]	@ 0x24
 800aa0a:	68bb      	ldr	r3, [r7, #8]
 800aa0c:	623b      	str	r3, [r7, #32]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800aa0e:	68bb      	ldr	r3, [r7, #8]
 800aa10:	2b01      	cmp	r3, #1
 800aa12:	d904      	bls.n	800aa1e <remove_chain+0x2e>
 800aa14:	69bb      	ldr	r3, [r7, #24]
 800aa16:	69db      	ldr	r3, [r3, #28]
 800aa18:	68ba      	ldr	r2, [r7, #8]
 800aa1a:	429a      	cmp	r2, r3
 800aa1c:	d301      	bcc.n	800aa22 <remove_chain+0x32>
 800aa1e:	2302      	movs	r3, #2
 800aa20:	e096      	b.n	800ab50 <remove_chain+0x160>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	2b00      	cmp	r3, #0
 800aa26:	d014      	beq.n	800aa52 <remove_chain+0x62>
 800aa28:	69bb      	ldr	r3, [r7, #24]
 800aa2a:	781b      	ldrb	r3, [r3, #0]
 800aa2c:	2b04      	cmp	r3, #4
 800aa2e:	d103      	bne.n	800aa38 <remove_chain+0x48>
 800aa30:	68fb      	ldr	r3, [r7, #12]
 800aa32:	79db      	ldrb	r3, [r3, #7]
 800aa34:	2b02      	cmp	r3, #2
 800aa36:	d00c      	beq.n	800aa52 <remove_chain+0x62>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800aa38:	f04f 32ff 	mov.w	r2, #4294967295
 800aa3c:	6879      	ldr	r1, [r7, #4]
 800aa3e:	69b8      	ldr	r0, [r7, #24]
 800aa40:	f7ff fda2 	bl	800a588 <put_fat>
 800aa44:	4603      	mov	r3, r0
 800aa46:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800aa48:	7ffb      	ldrb	r3, [r7, #31]
 800aa4a:	2b00      	cmp	r3, #0
 800aa4c:	d001      	beq.n	800aa52 <remove_chain+0x62>
 800aa4e:	7ffb      	ldrb	r3, [r7, #31]
 800aa50:	e07e      	b.n	800ab50 <remove_chain+0x160>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800aa52:	68b9      	ldr	r1, [r7, #8]
 800aa54:	68f8      	ldr	r0, [r7, #12]
 800aa56:	f7ff fc7d 	bl	800a354 <get_fat>
 800aa5a:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800aa5c:	697b      	ldr	r3, [r7, #20]
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	d055      	beq.n	800ab0e <remove_chain+0x11e>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800aa62:	697b      	ldr	r3, [r7, #20]
 800aa64:	2b01      	cmp	r3, #1
 800aa66:	d101      	bne.n	800aa6c <remove_chain+0x7c>
 800aa68:	2302      	movs	r3, #2
 800aa6a:	e071      	b.n	800ab50 <remove_chain+0x160>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800aa6c:	697b      	ldr	r3, [r7, #20]
 800aa6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa72:	d101      	bne.n	800aa78 <remove_chain+0x88>
 800aa74:	2301      	movs	r3, #1
 800aa76:	e06b      	b.n	800ab50 <remove_chain+0x160>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
 800aa78:	69bb      	ldr	r3, [r7, #24]
 800aa7a:	781b      	ldrb	r3, [r3, #0]
 800aa7c:	2b04      	cmp	r3, #4
 800aa7e:	d00b      	beq.n	800aa98 <remove_chain+0xa8>
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800aa80:	2200      	movs	r2, #0
 800aa82:	68b9      	ldr	r1, [r7, #8]
 800aa84:	69b8      	ldr	r0, [r7, #24]
 800aa86:	f7ff fd7f 	bl	800a588 <put_fat>
 800aa8a:	4603      	mov	r3, r0
 800aa8c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800aa8e:	7ffb      	ldrb	r3, [r7, #31]
 800aa90:	2b00      	cmp	r3, #0
 800aa92:	d001      	beq.n	800aa98 <remove_chain+0xa8>
 800aa94:	7ffb      	ldrb	r3, [r7, #31]
 800aa96:	e05b      	b.n	800ab50 <remove_chain+0x160>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800aa98:	69bb      	ldr	r3, [r7, #24]
 800aa9a:	699a      	ldr	r2, [r3, #24]
 800aa9c:	69bb      	ldr	r3, [r7, #24]
 800aa9e:	69db      	ldr	r3, [r3, #28]
 800aaa0:	3b02      	subs	r3, #2
 800aaa2:	429a      	cmp	r2, r3
 800aaa4:	d20b      	bcs.n	800aabe <remove_chain+0xce>
			fs->free_clst++;
 800aaa6:	69bb      	ldr	r3, [r7, #24]
 800aaa8:	699b      	ldr	r3, [r3, #24]
 800aaaa:	1c5a      	adds	r2, r3, #1
 800aaac:	69bb      	ldr	r3, [r7, #24]
 800aaae:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 800aab0:	69bb      	ldr	r3, [r7, #24]
 800aab2:	791b      	ldrb	r3, [r3, #4]
 800aab4:	f043 0301 	orr.w	r3, r3, #1
 800aab8:	b2da      	uxtb	r2, r3
 800aaba:	69bb      	ldr	r3, [r7, #24]
 800aabc:	711a      	strb	r2, [r3, #4]
		}
#if _FS_EXFAT || _USE_TRIM
		if (ecl + 1 == nxt) {	/* Is next cluster contiguous? */
 800aabe:	6a3b      	ldr	r3, [r7, #32]
 800aac0:	3301      	adds	r3, #1
 800aac2:	697a      	ldr	r2, [r7, #20]
 800aac4:	429a      	cmp	r2, r3
 800aac6:	d102      	bne.n	800aace <remove_chain+0xde>
			ecl = nxt;
 800aac8:	697b      	ldr	r3, [r7, #20]
 800aaca:	623b      	str	r3, [r7, #32]
 800aacc:	e017      	b.n	800aafe <remove_chain+0x10e>
		} else {				/* End of contiguous cluster block */
#if _FS_EXFAT
			if (fs->fs_type == FS_EXFAT) {
 800aace:	69bb      	ldr	r3, [r7, #24]
 800aad0:	781b      	ldrb	r3, [r3, #0]
 800aad2:	2b04      	cmp	r3, #4
 800aad4:	d10f      	bne.n	800aaf6 <remove_chain+0x106>
				res = change_bitmap(fs, scl, ecl - scl + 1, 0);	/* Mark the cluster block 'free' on the bitmap */
 800aad6:	6a3a      	ldr	r2, [r7, #32]
 800aad8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aada:	1ad3      	subs	r3, r2, r3
 800aadc:	1c5a      	adds	r2, r3, #1
 800aade:	2300      	movs	r3, #0
 800aae0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800aae2:	69b8      	ldr	r0, [r7, #24]
 800aae4:	f7ff feba 	bl	800a85c <change_bitmap>
 800aae8:	4603      	mov	r3, r0
 800aaea:	77fb      	strb	r3, [r7, #31]
				if (res != FR_OK) return res;
 800aaec:	7ffb      	ldrb	r3, [r7, #31]
 800aaee:	2b00      	cmp	r3, #0
 800aaf0:	d001      	beq.n	800aaf6 <remove_chain+0x106>
 800aaf2:	7ffb      	ldrb	r3, [r7, #31]
 800aaf4:	e02c      	b.n	800ab50 <remove_chain+0x160>
#if _USE_TRIM
			rt[0] = clust2sect(fs, scl);					/* Start sector */
			rt[1] = clust2sect(fs, ecl) + fs->csize - 1;	/* End sector */
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
 800aaf6:	697b      	ldr	r3, [r7, #20]
 800aaf8:	623b      	str	r3, [r7, #32]
 800aafa:	6a3b      	ldr	r3, [r7, #32]
 800aafc:	627b      	str	r3, [r7, #36]	@ 0x24
		}
#endif
		clst = nxt;					/* Next cluster */
 800aafe:	697b      	ldr	r3, [r7, #20]
 800ab00:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800ab02:	69bb      	ldr	r3, [r7, #24]
 800ab04:	69db      	ldr	r3, [r3, #28]
 800ab06:	68ba      	ldr	r2, [r7, #8]
 800ab08:	429a      	cmp	r2, r3
 800ab0a:	d3a2      	bcc.n	800aa52 <remove_chain+0x62>
 800ab0c:	e000      	b.n	800ab10 <remove_chain+0x120>
		if (nxt == 0) break;				/* Empty cluster? */
 800ab0e:	bf00      	nop

#if _FS_EXFAT
	if (fs->fs_type == FS_EXFAT) {
 800ab10:	69bb      	ldr	r3, [r7, #24]
 800ab12:	781b      	ldrb	r3, [r3, #0]
 800ab14:	2b04      	cmp	r3, #4
 800ab16:	d11a      	bne.n	800ab4e <remove_chain+0x15e>
		if (pclst == 0) {	/* Does the object have no chain? */
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	2b00      	cmp	r3, #0
 800ab1c:	d103      	bne.n	800ab26 <remove_chain+0x136>
			obj->stat = 0;		/* Change the object status 'initial' */
 800ab1e:	68fb      	ldr	r3, [r7, #12]
 800ab20:	2200      	movs	r2, #0
 800ab22:	71da      	strb	r2, [r3, #7]
 800ab24:	e013      	b.n	800ab4e <remove_chain+0x15e>
		} else {
			if (obj->stat == 3 && pclst >= obj->sclust && pclst <= obj->sclust + obj->n_cont) {	/* Did the chain get contiguous? */
 800ab26:	68fb      	ldr	r3, [r7, #12]
 800ab28:	79db      	ldrb	r3, [r3, #7]
 800ab2a:	2b03      	cmp	r3, #3
 800ab2c:	d10f      	bne.n	800ab4e <remove_chain+0x15e>
 800ab2e:	68fb      	ldr	r3, [r7, #12]
 800ab30:	689b      	ldr	r3, [r3, #8]
 800ab32:	687a      	ldr	r2, [r7, #4]
 800ab34:	429a      	cmp	r2, r3
 800ab36:	d30a      	bcc.n	800ab4e <remove_chain+0x15e>
 800ab38:	68fb      	ldr	r3, [r7, #12]
 800ab3a:	689a      	ldr	r2, [r3, #8]
 800ab3c:	68fb      	ldr	r3, [r7, #12]
 800ab3e:	699b      	ldr	r3, [r3, #24]
 800ab40:	4413      	add	r3, r2
 800ab42:	687a      	ldr	r2, [r7, #4]
 800ab44:	429a      	cmp	r2, r3
 800ab46:	d802      	bhi.n	800ab4e <remove_chain+0x15e>
				obj->stat = 2;	/* Change the object status 'contiguous' */
 800ab48:	68fb      	ldr	r3, [r7, #12]
 800ab4a:	2202      	movs	r2, #2
 800ab4c:	71da      	strb	r2, [r3, #7]
			}
		}
	}
#endif
	return FR_OK;
 800ab4e:	2300      	movs	r3, #0
}
 800ab50:	4618      	mov	r0, r3
 800ab52:	3728      	adds	r7, #40	@ 0x28
 800ab54:	46bd      	mov	sp, r7
 800ab56:	bd80      	pop	{r7, pc}

0800ab58 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800ab58:	b580      	push	{r7, lr}
 800ab5a:	b088      	sub	sp, #32
 800ab5c:	af00      	add	r7, sp, #0
 800ab5e:	6078      	str	r0, [r7, #4]
 800ab60:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	681b      	ldr	r3, [r3, #0]
 800ab66:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800ab68:	683b      	ldr	r3, [r7, #0]
 800ab6a:	2b00      	cmp	r3, #0
 800ab6c:	d10d      	bne.n	800ab8a <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800ab6e:	693b      	ldr	r3, [r7, #16]
 800ab70:	695b      	ldr	r3, [r3, #20]
 800ab72:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800ab74:	69bb      	ldr	r3, [r7, #24]
 800ab76:	2b00      	cmp	r3, #0
 800ab78:	d004      	beq.n	800ab84 <create_chain+0x2c>
 800ab7a:	693b      	ldr	r3, [r7, #16]
 800ab7c:	69db      	ldr	r3, [r3, #28]
 800ab7e:	69ba      	ldr	r2, [r7, #24]
 800ab80:	429a      	cmp	r2, r3
 800ab82:	d31b      	bcc.n	800abbc <create_chain+0x64>
 800ab84:	2301      	movs	r3, #1
 800ab86:	61bb      	str	r3, [r7, #24]
 800ab88:	e018      	b.n	800abbc <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800ab8a:	6839      	ldr	r1, [r7, #0]
 800ab8c:	6878      	ldr	r0, [r7, #4]
 800ab8e:	f7ff fbe1 	bl	800a354 <get_fat>
 800ab92:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800ab94:	68fb      	ldr	r3, [r7, #12]
 800ab96:	2b01      	cmp	r3, #1
 800ab98:	d801      	bhi.n	800ab9e <create_chain+0x46>
 800ab9a:	2301      	movs	r3, #1
 800ab9c:	e0d9      	b.n	800ad52 <create_chain+0x1fa>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800ab9e:	68fb      	ldr	r3, [r7, #12]
 800aba0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aba4:	d101      	bne.n	800abaa <create_chain+0x52>
 800aba6:	68fb      	ldr	r3, [r7, #12]
 800aba8:	e0d3      	b.n	800ad52 <create_chain+0x1fa>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800abaa:	693b      	ldr	r3, [r7, #16]
 800abac:	69db      	ldr	r3, [r3, #28]
 800abae:	68fa      	ldr	r2, [r7, #12]
 800abb0:	429a      	cmp	r2, r3
 800abb2:	d201      	bcs.n	800abb8 <create_chain+0x60>
 800abb4:	68fb      	ldr	r3, [r7, #12]
 800abb6:	e0cc      	b.n	800ad52 <create_chain+0x1fa>
		scl = clst;
 800abb8:	683b      	ldr	r3, [r7, #0]
 800abba:	61bb      	str	r3, [r7, #24]
	}

#if _FS_EXFAT
	if (fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
 800abbc:	693b      	ldr	r3, [r7, #16]
 800abbe:	781b      	ldrb	r3, [r3, #0]
 800abc0:	2b04      	cmp	r3, #4
 800abc2:	d164      	bne.n	800ac8e <create_chain+0x136>
		ncl = find_bitmap(fs, scl, 1);				/* Find a free cluster */
 800abc4:	2201      	movs	r2, #1
 800abc6:	69b9      	ldr	r1, [r7, #24]
 800abc8:	6938      	ldr	r0, [r7, #16]
 800abca:	f7ff fdcb 	bl	800a764 <find_bitmap>
 800abce:	61f8      	str	r0, [r7, #28]
		if (ncl == 0 || ncl == 0xFFFFFFFF) return ncl;	/* No free cluster or hard error? */
 800abd0:	69fb      	ldr	r3, [r7, #28]
 800abd2:	2b00      	cmp	r3, #0
 800abd4:	d003      	beq.n	800abde <create_chain+0x86>
 800abd6:	69fb      	ldr	r3, [r7, #28]
 800abd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800abdc:	d101      	bne.n	800abe2 <create_chain+0x8a>
 800abde:	69fb      	ldr	r3, [r7, #28]
 800abe0:	e0b7      	b.n	800ad52 <create_chain+0x1fa>
		res = change_bitmap(fs, ncl, 1, 1);			/* Mark the cluster 'in use' */
 800abe2:	2301      	movs	r3, #1
 800abe4:	2201      	movs	r2, #1
 800abe6:	69f9      	ldr	r1, [r7, #28]
 800abe8:	6938      	ldr	r0, [r7, #16]
 800abea:	f7ff fe37 	bl	800a85c <change_bitmap>
 800abee:	4603      	mov	r3, r0
 800abf0:	75fb      	strb	r3, [r7, #23]
		if (res == FR_INT_ERR) return 1;
 800abf2:	7dfb      	ldrb	r3, [r7, #23]
 800abf4:	2b02      	cmp	r3, #2
 800abf6:	d101      	bne.n	800abfc <create_chain+0xa4>
 800abf8:	2301      	movs	r3, #1
 800abfa:	e0aa      	b.n	800ad52 <create_chain+0x1fa>
		if (res == FR_DISK_ERR) return 0xFFFFFFFF;
 800abfc:	7dfb      	ldrb	r3, [r7, #23]
 800abfe:	2b01      	cmp	r3, #1
 800ac00:	d102      	bne.n	800ac08 <create_chain+0xb0>
 800ac02:	f04f 33ff 	mov.w	r3, #4294967295
 800ac06:	e0a4      	b.n	800ad52 <create_chain+0x1fa>
		if (clst == 0) {							/* Is it a new chain? */
 800ac08:	683b      	ldr	r3, [r7, #0]
 800ac0a:	2b00      	cmp	r3, #0
 800ac0c:	d103      	bne.n	800ac16 <create_chain+0xbe>
			obj->stat = 2;							/* Set status 'contiguous' */
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	2202      	movs	r2, #2
 800ac12:	71da      	strb	r2, [r3, #7]
 800ac14:	e011      	b.n	800ac3a <create_chain+0xe2>
		} else {									/* It is a stretched chain */
			if (obj->stat == 2 && ncl != scl + 1) {	/* Is the chain got fragmented? */
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	79db      	ldrb	r3, [r3, #7]
 800ac1a:	2b02      	cmp	r3, #2
 800ac1c:	d10d      	bne.n	800ac3a <create_chain+0xe2>
 800ac1e:	69bb      	ldr	r3, [r7, #24]
 800ac20:	3301      	adds	r3, #1
 800ac22:	69fa      	ldr	r2, [r7, #28]
 800ac24:	429a      	cmp	r2, r3
 800ac26:	d008      	beq.n	800ac3a <create_chain+0xe2>
				obj->n_cont = scl - obj->sclust;	/* Set size of the contiguous part */
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	689b      	ldr	r3, [r3, #8]
 800ac2c:	69ba      	ldr	r2, [r7, #24]
 800ac2e:	1ad2      	subs	r2, r2, r3
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	619a      	str	r2, [r3, #24]
				obj->stat = 3;						/* Change status 'just fragmented' */
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	2203      	movs	r2, #3
 800ac38:	71da      	strb	r2, [r3, #7]
			}
		}
		if (obj->stat != 2) {	/* Is the file non-contiguous? */
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	79db      	ldrb	r3, [r3, #7]
 800ac3e:	2b02      	cmp	r3, #2
 800ac40:	d064      	beq.n	800ad0c <create_chain+0x1b4>
			if (ncl == clst + 1) {	/* Is the cluster next to previous one? */
 800ac42:	683b      	ldr	r3, [r7, #0]
 800ac44:	3301      	adds	r3, #1
 800ac46:	69fa      	ldr	r2, [r7, #28]
 800ac48:	429a      	cmp	r2, r3
 800ac4a:	d10b      	bne.n	800ac64 <create_chain+0x10c>
				obj->n_frag = obj->n_frag ? obj->n_frag + 1 : 2;	/* Increment size of last framgent */
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	69db      	ldr	r3, [r3, #28]
 800ac50:	2b00      	cmp	r3, #0
 800ac52:	d003      	beq.n	800ac5c <create_chain+0x104>
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	69db      	ldr	r3, [r3, #28]
 800ac58:	3301      	adds	r3, #1
 800ac5a:	e000      	b.n	800ac5e <create_chain+0x106>
 800ac5c:	2302      	movs	r3, #2
 800ac5e:	687a      	ldr	r2, [r7, #4]
 800ac60:	61d3      	str	r3, [r2, #28]
 800ac62:	e053      	b.n	800ad0c <create_chain+0x1b4>
			} else {				/* New fragment */
				if (obj->n_frag == 0) obj->n_frag = 1;
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	69db      	ldr	r3, [r3, #28]
 800ac68:	2b00      	cmp	r3, #0
 800ac6a:	d102      	bne.n	800ac72 <create_chain+0x11a>
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	2201      	movs	r2, #1
 800ac70:	61da      	str	r2, [r3, #28]
				res = fill_last_frag(obj, clst, ncl);	/* Fill last fragment on the FAT and link it to new one */
 800ac72:	69fa      	ldr	r2, [r7, #28]
 800ac74:	6839      	ldr	r1, [r7, #0]
 800ac76:	6878      	ldr	r0, [r7, #4]
 800ac78:	f7ff fe89 	bl	800a98e <fill_last_frag>
 800ac7c:	4603      	mov	r3, r0
 800ac7e:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) obj->n_frag = 1;
 800ac80:	7dfb      	ldrb	r3, [r7, #23]
 800ac82:	2b00      	cmp	r3, #0
 800ac84:	d142      	bne.n	800ad0c <create_chain+0x1b4>
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	2201      	movs	r2, #1
 800ac8a:	61da      	str	r2, [r3, #28]
 800ac8c:	e03e      	b.n	800ad0c <create_chain+0x1b4>
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800ac8e:	69bb      	ldr	r3, [r7, #24]
 800ac90:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800ac92:	69fb      	ldr	r3, [r7, #28]
 800ac94:	3301      	adds	r3, #1
 800ac96:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800ac98:	693b      	ldr	r3, [r7, #16]
 800ac9a:	69db      	ldr	r3, [r3, #28]
 800ac9c:	69fa      	ldr	r2, [r7, #28]
 800ac9e:	429a      	cmp	r2, r3
 800aca0:	d307      	bcc.n	800acb2 <create_chain+0x15a>
				ncl = 2;
 800aca2:	2302      	movs	r3, #2
 800aca4:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800aca6:	69fa      	ldr	r2, [r7, #28]
 800aca8:	69bb      	ldr	r3, [r7, #24]
 800acaa:	429a      	cmp	r2, r3
 800acac:	d901      	bls.n	800acb2 <create_chain+0x15a>
 800acae:	2300      	movs	r3, #0
 800acb0:	e04f      	b.n	800ad52 <create_chain+0x1fa>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800acb2:	69f9      	ldr	r1, [r7, #28]
 800acb4:	6878      	ldr	r0, [r7, #4]
 800acb6:	f7ff fb4d 	bl	800a354 <get_fat>
 800acba:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800acbc:	68fb      	ldr	r3, [r7, #12]
 800acbe:	2b00      	cmp	r3, #0
 800acc0:	d00e      	beq.n	800ace0 <create_chain+0x188>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800acc2:	68fb      	ldr	r3, [r7, #12]
 800acc4:	2b01      	cmp	r3, #1
 800acc6:	d003      	beq.n	800acd0 <create_chain+0x178>
 800acc8:	68fb      	ldr	r3, [r7, #12]
 800acca:	f1b3 3fff 	cmp.w	r3, #4294967295
 800acce:	d101      	bne.n	800acd4 <create_chain+0x17c>
 800acd0:	68fb      	ldr	r3, [r7, #12]
 800acd2:	e03e      	b.n	800ad52 <create_chain+0x1fa>
			if (ncl == scl) return 0;		/* No free cluster */
 800acd4:	69fa      	ldr	r2, [r7, #28]
 800acd6:	69bb      	ldr	r3, [r7, #24]
 800acd8:	429a      	cmp	r2, r3
 800acda:	d1da      	bne.n	800ac92 <create_chain+0x13a>
 800acdc:	2300      	movs	r3, #0
 800acde:	e038      	b.n	800ad52 <create_chain+0x1fa>
			if (cs == 0) break;				/* Found a free cluster */
 800ace0:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800ace2:	f04f 32ff 	mov.w	r2, #4294967295
 800ace6:	69f9      	ldr	r1, [r7, #28]
 800ace8:	6938      	ldr	r0, [r7, #16]
 800acea:	f7ff fc4d 	bl	800a588 <put_fat>
 800acee:	4603      	mov	r3, r0
 800acf0:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800acf2:	7dfb      	ldrb	r3, [r7, #23]
 800acf4:	2b00      	cmp	r3, #0
 800acf6:	d109      	bne.n	800ad0c <create_chain+0x1b4>
 800acf8:	683b      	ldr	r3, [r7, #0]
 800acfa:	2b00      	cmp	r3, #0
 800acfc:	d006      	beq.n	800ad0c <create_chain+0x1b4>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800acfe:	69fa      	ldr	r2, [r7, #28]
 800ad00:	6839      	ldr	r1, [r7, #0]
 800ad02:	6938      	ldr	r0, [r7, #16]
 800ad04:	f7ff fc40 	bl	800a588 <put_fat>
 800ad08:	4603      	mov	r3, r0
 800ad0a:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800ad0c:	7dfb      	ldrb	r3, [r7, #23]
 800ad0e:	2b00      	cmp	r3, #0
 800ad10:	d116      	bne.n	800ad40 <create_chain+0x1e8>
		fs->last_clst = ncl;
 800ad12:	693b      	ldr	r3, [r7, #16]
 800ad14:	69fa      	ldr	r2, [r7, #28]
 800ad16:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800ad18:	693b      	ldr	r3, [r7, #16]
 800ad1a:	699a      	ldr	r2, [r3, #24]
 800ad1c:	693b      	ldr	r3, [r7, #16]
 800ad1e:	69db      	ldr	r3, [r3, #28]
 800ad20:	3b02      	subs	r3, #2
 800ad22:	429a      	cmp	r2, r3
 800ad24:	d804      	bhi.n	800ad30 <create_chain+0x1d8>
 800ad26:	693b      	ldr	r3, [r7, #16]
 800ad28:	699b      	ldr	r3, [r3, #24]
 800ad2a:	1e5a      	subs	r2, r3, #1
 800ad2c:	693b      	ldr	r3, [r7, #16]
 800ad2e:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 800ad30:	693b      	ldr	r3, [r7, #16]
 800ad32:	791b      	ldrb	r3, [r3, #4]
 800ad34:	f043 0301 	orr.w	r3, r3, #1
 800ad38:	b2da      	uxtb	r2, r3
 800ad3a:	693b      	ldr	r3, [r7, #16]
 800ad3c:	711a      	strb	r2, [r3, #4]
 800ad3e:	e007      	b.n	800ad50 <create_chain+0x1f8>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800ad40:	7dfb      	ldrb	r3, [r7, #23]
 800ad42:	2b01      	cmp	r3, #1
 800ad44:	d102      	bne.n	800ad4c <create_chain+0x1f4>
 800ad46:	f04f 33ff 	mov.w	r3, #4294967295
 800ad4a:	e000      	b.n	800ad4e <create_chain+0x1f6>
 800ad4c:	2301      	movs	r3, #1
 800ad4e:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800ad50:	69fb      	ldr	r3, [r7, #28]
}
 800ad52:	4618      	mov	r0, r3
 800ad54:	3720      	adds	r7, #32
 800ad56:	46bd      	mov	sp, r7
 800ad58:	bd80      	pop	{r7, pc}

0800ad5a <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800ad5a:	b5b0      	push	{r4, r5, r7, lr}
 800ad5c:	b088      	sub	sp, #32
 800ad5e:	af00      	add	r7, sp, #0
 800ad60:	60f8      	str	r0, [r7, #12]
 800ad62:	e9c7 2300 	strd	r2, r3, [r7]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800ad66:	68fb      	ldr	r3, [r7, #12]
 800ad68:	681b      	ldr	r3, [r3, #0]
 800ad6a:	617b      	str	r3, [r7, #20]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800ad6c:	68fb      	ldr	r3, [r7, #12]
 800ad6e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ad70:	3304      	adds	r3, #4
 800ad72:	61bb      	str	r3, [r7, #24]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800ad74:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ad78:	f04f 0000 	mov.w	r0, #0
 800ad7c:	f04f 0100 	mov.w	r1, #0
 800ad80:	0a50      	lsrs	r0, r2, #9
 800ad82:	ea40 50c3 	orr.w	r0, r0, r3, lsl #23
 800ad86:	0a59      	lsrs	r1, r3, #9
 800ad88:	697b      	ldr	r3, [r7, #20]
 800ad8a:	895b      	ldrh	r3, [r3, #10]
 800ad8c:	b29b      	uxth	r3, r3
 800ad8e:	2200      	movs	r2, #0
 800ad90:	461c      	mov	r4, r3
 800ad92:	4615      	mov	r5, r2
 800ad94:	4622      	mov	r2, r4
 800ad96:	462b      	mov	r3, r5
 800ad98:	f7f5 ff86 	bl	8000ca8 <__aeabi_uldivmod>
 800ad9c:	4602      	mov	r2, r0
 800ad9e:	460b      	mov	r3, r1
 800ada0:	4613      	mov	r3, r2
 800ada2:	61fb      	str	r3, [r7, #28]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800ada4:	69bb      	ldr	r3, [r7, #24]
 800ada6:	1d1a      	adds	r2, r3, #4
 800ada8:	61ba      	str	r2, [r7, #24]
 800adaa:	681b      	ldr	r3, [r3, #0]
 800adac:	613b      	str	r3, [r7, #16]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800adae:	693b      	ldr	r3, [r7, #16]
 800adb0:	2b00      	cmp	r3, #0
 800adb2:	d101      	bne.n	800adb8 <clmt_clust+0x5e>
 800adb4:	2300      	movs	r3, #0
 800adb6:	e010      	b.n	800adda <clmt_clust+0x80>
		if (cl < ncl) break;	/* In this fragment? */
 800adb8:	69fa      	ldr	r2, [r7, #28]
 800adba:	693b      	ldr	r3, [r7, #16]
 800adbc:	429a      	cmp	r2, r3
 800adbe:	d307      	bcc.n	800add0 <clmt_clust+0x76>
		cl -= ncl; tbl++;		/* Next fragment */
 800adc0:	69fa      	ldr	r2, [r7, #28]
 800adc2:	693b      	ldr	r3, [r7, #16]
 800adc4:	1ad3      	subs	r3, r2, r3
 800adc6:	61fb      	str	r3, [r7, #28]
 800adc8:	69bb      	ldr	r3, [r7, #24]
 800adca:	3304      	adds	r3, #4
 800adcc:	61bb      	str	r3, [r7, #24]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800adce:	e7e9      	b.n	800ada4 <clmt_clust+0x4a>
		if (cl < ncl) break;	/* In this fragment? */
 800add0:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800add2:	69bb      	ldr	r3, [r7, #24]
 800add4:	681a      	ldr	r2, [r3, #0]
 800add6:	69fb      	ldr	r3, [r7, #28]
 800add8:	4413      	add	r3, r2
}
 800adda:	4618      	mov	r0, r3
 800addc:	3720      	adds	r7, #32
 800adde:	46bd      	mov	sp, r7
 800ade0:	bdb0      	pop	{r4, r5, r7, pc}

0800ade2 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800ade2:	b580      	push	{r7, lr}
 800ade4:	b086      	sub	sp, #24
 800ade6:	af00      	add	r7, sp, #0
 800ade8:	6078      	str	r0, [r7, #4]
 800adea:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	681b      	ldr	r3, [r3, #0]
 800adf0:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800adf2:	693b      	ldr	r3, [r7, #16]
 800adf4:	781b      	ldrb	r3, [r3, #0]
 800adf6:	2b04      	cmp	r3, #4
 800adf8:	d102      	bne.n	800ae00 <dir_sdi+0x1e>
 800adfa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800adfe:	e001      	b.n	800ae04 <dir_sdi+0x22>
 800ae00:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800ae04:	683b      	ldr	r3, [r7, #0]
 800ae06:	429a      	cmp	r2, r3
 800ae08:	d904      	bls.n	800ae14 <dir_sdi+0x32>
 800ae0a:	683b      	ldr	r3, [r7, #0]
 800ae0c:	f003 031f 	and.w	r3, r3, #31
 800ae10:	2b00      	cmp	r3, #0
 800ae12:	d001      	beq.n	800ae18 <dir_sdi+0x36>
		return FR_INT_ERR;
 800ae14:	2302      	movs	r3, #2
 800ae16:	e066      	b.n	800aee6 <dir_sdi+0x104>
	}
	dp->dptr = ofs;				/* Set current offset */
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	683a      	ldr	r2, [r7, #0]
 800ae1c:	631a      	str	r2, [r3, #48]	@ 0x30
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	689b      	ldr	r3, [r3, #8]
 800ae22:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800ae24:	697b      	ldr	r3, [r7, #20]
 800ae26:	2b00      	cmp	r3, #0
 800ae28:	d109      	bne.n	800ae3e <dir_sdi+0x5c>
 800ae2a:	693b      	ldr	r3, [r7, #16]
 800ae2c:	781b      	ldrb	r3, [r3, #0]
 800ae2e:	2b02      	cmp	r3, #2
 800ae30:	d905      	bls.n	800ae3e <dir_sdi+0x5c>
		clst = fs->dirbase;
 800ae32:	693b      	ldr	r3, [r7, #16]
 800ae34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae36:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	2200      	movs	r2, #0
 800ae3c:	71da      	strb	r2, [r3, #7]
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800ae3e:	697b      	ldr	r3, [r7, #20]
 800ae40:	2b00      	cmp	r3, #0
 800ae42:	d10c      	bne.n	800ae5e <dir_sdi+0x7c>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800ae44:	683b      	ldr	r3, [r7, #0]
 800ae46:	095b      	lsrs	r3, r3, #5
 800ae48:	693a      	ldr	r2, [r7, #16]
 800ae4a:	8912      	ldrh	r2, [r2, #8]
 800ae4c:	4293      	cmp	r3, r2
 800ae4e:	d301      	bcc.n	800ae54 <dir_sdi+0x72>
 800ae50:	2302      	movs	r3, #2
 800ae52:	e048      	b.n	800aee6 <dir_sdi+0x104>
		dp->sect = fs->dirbase;
 800ae54:	693b      	ldr	r3, [r7, #16]
 800ae56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	639a      	str	r2, [r3, #56]	@ 0x38
 800ae5c:	e029      	b.n	800aeb2 <dir_sdi+0xd0>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800ae5e:	693b      	ldr	r3, [r7, #16]
 800ae60:	895b      	ldrh	r3, [r3, #10]
 800ae62:	025b      	lsls	r3, r3, #9
 800ae64:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800ae66:	e019      	b.n	800ae9c <dir_sdi+0xba>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	6979      	ldr	r1, [r7, #20]
 800ae6c:	4618      	mov	r0, r3
 800ae6e:	f7ff fa71 	bl	800a354 <get_fat>
 800ae72:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800ae74:	697b      	ldr	r3, [r7, #20]
 800ae76:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae7a:	d101      	bne.n	800ae80 <dir_sdi+0x9e>
 800ae7c:	2301      	movs	r3, #1
 800ae7e:	e032      	b.n	800aee6 <dir_sdi+0x104>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800ae80:	697b      	ldr	r3, [r7, #20]
 800ae82:	2b01      	cmp	r3, #1
 800ae84:	d904      	bls.n	800ae90 <dir_sdi+0xae>
 800ae86:	693b      	ldr	r3, [r7, #16]
 800ae88:	69db      	ldr	r3, [r3, #28]
 800ae8a:	697a      	ldr	r2, [r7, #20]
 800ae8c:	429a      	cmp	r2, r3
 800ae8e:	d301      	bcc.n	800ae94 <dir_sdi+0xb2>
 800ae90:	2302      	movs	r3, #2
 800ae92:	e028      	b.n	800aee6 <dir_sdi+0x104>
			ofs -= csz;
 800ae94:	683a      	ldr	r2, [r7, #0]
 800ae96:	68fb      	ldr	r3, [r7, #12]
 800ae98:	1ad3      	subs	r3, r2, r3
 800ae9a:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800ae9c:	683a      	ldr	r2, [r7, #0]
 800ae9e:	68fb      	ldr	r3, [r7, #12]
 800aea0:	429a      	cmp	r2, r3
 800aea2:	d2e1      	bcs.n	800ae68 <dir_sdi+0x86>
		}
		dp->sect = clust2sect(fs, clst);
 800aea4:	6979      	ldr	r1, [r7, #20]
 800aea6:	6938      	ldr	r0, [r7, #16]
 800aea8:	f7ff fa34 	bl	800a314 <clust2sect>
 800aeac:	4602      	mov	r2, r0
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	639a      	str	r2, [r3, #56]	@ 0x38
	}
	dp->clust = clst;					/* Current cluster# */
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	697a      	ldr	r2, [r7, #20]
 800aeb6:	635a      	str	r2, [r3, #52]	@ 0x34
	if (!dp->sect) return FR_INT_ERR;
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aebc:	2b00      	cmp	r3, #0
 800aebe:	d101      	bne.n	800aec4 <dir_sdi+0xe2>
 800aec0:	2302      	movs	r3, #2
 800aec2:	e010      	b.n	800aee6 <dir_sdi+0x104>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800aec8:	683b      	ldr	r3, [r7, #0]
 800aeca:	0a5b      	lsrs	r3, r3, #9
 800aecc:	441a      	add	r2, r3
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	639a      	str	r2, [r3, #56]	@ 0x38
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800aed2:	693b      	ldr	r3, [r7, #16]
 800aed4:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800aed8:	683b      	ldr	r3, [r7, #0]
 800aeda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aede:	441a      	add	r2, r3
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	63da      	str	r2, [r3, #60]	@ 0x3c

	return FR_OK;
 800aee4:	2300      	movs	r3, #0
}
 800aee6:	4618      	mov	r0, r3
 800aee8:	3718      	adds	r7, #24
 800aeea:	46bd      	mov	sp, r7
 800aeec:	bd80      	pop	{r7, pc}

0800aeee <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800aeee:	b580      	push	{r7, lr}
 800aef0:	b086      	sub	sp, #24
 800aef2:	af00      	add	r7, sp, #0
 800aef4:	6078      	str	r0, [r7, #4]
 800aef6:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	681b      	ldr	r3, [r3, #0]
 800aefc:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800af02:	3320      	adds	r3, #32
 800af04:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af0a:	2b00      	cmp	r3, #0
 800af0c:	d00b      	beq.n	800af26 <dir_next+0x38>
 800af0e:	68fb      	ldr	r3, [r7, #12]
 800af10:	781b      	ldrb	r3, [r3, #0]
 800af12:	2b04      	cmp	r3, #4
 800af14:	d102      	bne.n	800af1c <dir_next+0x2e>
 800af16:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800af1a:	e001      	b.n	800af20 <dir_next+0x32>
 800af1c:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800af20:	68bb      	ldr	r3, [r7, #8]
 800af22:	429a      	cmp	r2, r3
 800af24:	d801      	bhi.n	800af2a <dir_next+0x3c>
 800af26:	2304      	movs	r3, #4
 800af28:	e0b2      	b.n	800b090 <dir_next+0x1a2>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800af2a:	68bb      	ldr	r3, [r7, #8]
 800af2c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800af30:	2b00      	cmp	r3, #0
 800af32:	f040 80a0 	bne.w	800b076 <dir_next+0x188>
		dp->sect++;				/* Next sector */
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af3a:	1c5a      	adds	r2, r3, #1
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	639a      	str	r2, [r3, #56]	@ 0x38

		if (!dp->clust) {		/* Static table */
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800af44:	2b00      	cmp	r3, #0
 800af46:	d10b      	bne.n	800af60 <dir_next+0x72>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800af48:	68bb      	ldr	r3, [r7, #8]
 800af4a:	095b      	lsrs	r3, r3, #5
 800af4c:	68fa      	ldr	r2, [r7, #12]
 800af4e:	8912      	ldrh	r2, [r2, #8]
 800af50:	4293      	cmp	r3, r2
 800af52:	f0c0 8090 	bcc.w	800b076 <dir_next+0x188>
				dp->sect = 0; return FR_NO_FILE;
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	2200      	movs	r2, #0
 800af5a:	639a      	str	r2, [r3, #56]	@ 0x38
 800af5c:	2304      	movs	r3, #4
 800af5e:	e097      	b.n	800b090 <dir_next+0x1a2>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800af60:	68bb      	ldr	r3, [r7, #8]
 800af62:	0a5b      	lsrs	r3, r3, #9
 800af64:	68fa      	ldr	r2, [r7, #12]
 800af66:	8952      	ldrh	r2, [r2, #10]
 800af68:	3a01      	subs	r2, #1
 800af6a:	4013      	ands	r3, r2
 800af6c:	2b00      	cmp	r3, #0
 800af6e:	f040 8082 	bne.w	800b076 <dir_next+0x188>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800af72:	687a      	ldr	r2, [r7, #4]
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800af78:	4619      	mov	r1, r3
 800af7a:	4610      	mov	r0, r2
 800af7c:	f7ff f9ea 	bl	800a354 <get_fat>
 800af80:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800af82:	697b      	ldr	r3, [r7, #20]
 800af84:	2b01      	cmp	r3, #1
 800af86:	d801      	bhi.n	800af8c <dir_next+0x9e>
 800af88:	2302      	movs	r3, #2
 800af8a:	e081      	b.n	800b090 <dir_next+0x1a2>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800af8c:	697b      	ldr	r3, [r7, #20]
 800af8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800af92:	d101      	bne.n	800af98 <dir_next+0xaa>
 800af94:	2301      	movs	r3, #1
 800af96:	e07b      	b.n	800b090 <dir_next+0x1a2>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800af98:	68fb      	ldr	r3, [r7, #12]
 800af9a:	69db      	ldr	r3, [r3, #28]
 800af9c:	697a      	ldr	r2, [r7, #20]
 800af9e:	429a      	cmp	r2, r3
 800afa0:	d35f      	bcc.n	800b062 <dir_next+0x174>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800afa2:	683b      	ldr	r3, [r7, #0]
 800afa4:	2b00      	cmp	r3, #0
 800afa6:	d104      	bne.n	800afb2 <dir_next+0xc4>
						dp->sect = 0; return FR_NO_FILE;
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	2200      	movs	r2, #0
 800afac:	639a      	str	r2, [r3, #56]	@ 0x38
 800afae:	2304      	movs	r3, #4
 800afb0:	e06e      	b.n	800b090 <dir_next+0x1a2>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800afb2:	687a      	ldr	r2, [r7, #4]
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800afb8:	4619      	mov	r1, r3
 800afba:	4610      	mov	r0, r2
 800afbc:	f7ff fdcc 	bl	800ab58 <create_chain>
 800afc0:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800afc2:	697b      	ldr	r3, [r7, #20]
 800afc4:	2b00      	cmp	r3, #0
 800afc6:	d101      	bne.n	800afcc <dir_next+0xde>
 800afc8:	2307      	movs	r3, #7
 800afca:	e061      	b.n	800b090 <dir_next+0x1a2>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800afcc:	697b      	ldr	r3, [r7, #20]
 800afce:	2b01      	cmp	r3, #1
 800afd0:	d101      	bne.n	800afd6 <dir_next+0xe8>
 800afd2:	2302      	movs	r3, #2
 800afd4:	e05c      	b.n	800b090 <dir_next+0x1a2>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800afd6:	697b      	ldr	r3, [r7, #20]
 800afd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800afdc:	d101      	bne.n	800afe2 <dir_next+0xf4>
 800afde:	2301      	movs	r3, #1
 800afe0:	e056      	b.n	800b090 <dir_next+0x1a2>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	79db      	ldrb	r3, [r3, #7]
 800afe6:	f043 0304 	orr.w	r3, r3, #4
 800afea:	b2da      	uxtb	r2, r3
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	71da      	strb	r2, [r3, #7]
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800aff0:	68f8      	ldr	r0, [r7, #12]
 800aff2:	f7ff f8af 	bl	800a154 <sync_window>
 800aff6:	4603      	mov	r3, r0
 800aff8:	2b00      	cmp	r3, #0
 800affa:	d001      	beq.n	800b000 <dir_next+0x112>
 800affc:	2301      	movs	r3, #1
 800affe:	e047      	b.n	800b090 <dir_next+0x1a2>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800b000:	68fb      	ldr	r3, [r7, #12]
 800b002:	3338      	adds	r3, #56	@ 0x38
 800b004:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b008:	2100      	movs	r1, #0
 800b00a:	4618      	mov	r0, r3
 800b00c:	f7fe fed9 	bl	8009dc2 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800b010:	2300      	movs	r3, #0
 800b012:	613b      	str	r3, [r7, #16]
 800b014:	6979      	ldr	r1, [r7, #20]
 800b016:	68f8      	ldr	r0, [r7, #12]
 800b018:	f7ff f97c 	bl	800a314 <clust2sect>
 800b01c:	4602      	mov	r2, r0
 800b01e:	68fb      	ldr	r3, [r7, #12]
 800b020:	635a      	str	r2, [r3, #52]	@ 0x34
 800b022:	e012      	b.n	800b04a <dir_next+0x15c>
						fs->wflag = 1;
 800b024:	68fb      	ldr	r3, [r7, #12]
 800b026:	2201      	movs	r2, #1
 800b028:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800b02a:	68f8      	ldr	r0, [r7, #12]
 800b02c:	f7ff f892 	bl	800a154 <sync_window>
 800b030:	4603      	mov	r3, r0
 800b032:	2b00      	cmp	r3, #0
 800b034:	d001      	beq.n	800b03a <dir_next+0x14c>
 800b036:	2301      	movs	r3, #1
 800b038:	e02a      	b.n	800b090 <dir_next+0x1a2>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800b03a:	693b      	ldr	r3, [r7, #16]
 800b03c:	3301      	adds	r3, #1
 800b03e:	613b      	str	r3, [r7, #16]
 800b040:	68fb      	ldr	r3, [r7, #12]
 800b042:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b044:	1c5a      	adds	r2, r3, #1
 800b046:	68fb      	ldr	r3, [r7, #12]
 800b048:	635a      	str	r2, [r3, #52]	@ 0x34
 800b04a:	68fb      	ldr	r3, [r7, #12]
 800b04c:	895b      	ldrh	r3, [r3, #10]
 800b04e:	461a      	mov	r2, r3
 800b050:	693b      	ldr	r3, [r7, #16]
 800b052:	4293      	cmp	r3, r2
 800b054:	d3e6      	bcc.n	800b024 <dir_next+0x136>
					}
					fs->winsect -= n;							/* Restore window offset */
 800b056:	68fb      	ldr	r3, [r7, #12]
 800b058:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b05a:	693b      	ldr	r3, [r7, #16]
 800b05c:	1ad2      	subs	r2, r2, r3
 800b05e:	68fb      	ldr	r3, [r7, #12]
 800b060:	635a      	str	r2, [r3, #52]	@ 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	697a      	ldr	r2, [r7, #20]
 800b066:	635a      	str	r2, [r3, #52]	@ 0x34
				dp->sect = clust2sect(fs, clst);
 800b068:	6979      	ldr	r1, [r7, #20]
 800b06a:	68f8      	ldr	r0, [r7, #12]
 800b06c:	f7ff f952 	bl	800a314 <clust2sect>
 800b070:	4602      	mov	r2, r0
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	639a      	str	r2, [r3, #56]	@ 0x38
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	68ba      	ldr	r2, [r7, #8]
 800b07a:	631a      	str	r2, [r3, #48]	@ 0x30
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800b07c:	68fb      	ldr	r3, [r7, #12]
 800b07e:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800b082:	68bb      	ldr	r3, [r7, #8]
 800b084:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b088:	441a      	add	r2, r3
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	63da      	str	r2, [r3, #60]	@ 0x3c

	return FR_OK;
 800b08e:	2300      	movs	r3, #0
}
 800b090:	4618      	mov	r0, r3
 800b092:	3718      	adds	r7, #24
 800b094:	46bd      	mov	sp, r7
 800b096:	bd80      	pop	{r7, pc}

0800b098 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800b098:	b580      	push	{r7, lr}
 800b09a:	b086      	sub	sp, #24
 800b09c:	af00      	add	r7, sp, #0
 800b09e:	6078      	str	r0, [r7, #4]
 800b0a0:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	681b      	ldr	r3, [r3, #0]
 800b0a6:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800b0a8:	2100      	movs	r1, #0
 800b0aa:	6878      	ldr	r0, [r7, #4]
 800b0ac:	f7ff fe99 	bl	800ade2 <dir_sdi>
 800b0b0:	4603      	mov	r3, r0
 800b0b2:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800b0b4:	7dfb      	ldrb	r3, [r7, #23]
 800b0b6:	2b00      	cmp	r3, #0
 800b0b8:	d140      	bne.n	800b13c <dir_alloc+0xa4>
		n = 0;
 800b0ba:	2300      	movs	r3, #0
 800b0bc:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b0c2:	4619      	mov	r1, r3
 800b0c4:	68f8      	ldr	r0, [r7, #12]
 800b0c6:	f7ff f889 	bl	800a1dc <move_window>
 800b0ca:	4603      	mov	r3, r0
 800b0cc:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800b0ce:	7dfb      	ldrb	r3, [r7, #23]
 800b0d0:	2b00      	cmp	r3, #0
 800b0d2:	d132      	bne.n	800b13a <dir_alloc+0xa2>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
 800b0d4:	68fb      	ldr	r3, [r7, #12]
 800b0d6:	781b      	ldrb	r3, [r3, #0]
 800b0d8:	2b04      	cmp	r3, #4
 800b0da:	d108      	bne.n	800b0ee <dir_alloc+0x56>
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b0e0:	781b      	ldrb	r3, [r3, #0]
 800b0e2:	b25b      	sxtb	r3, r3
 800b0e4:	43db      	mvns	r3, r3
 800b0e6:	b2db      	uxtb	r3, r3
 800b0e8:	09db      	lsrs	r3, r3, #7
 800b0ea:	b2db      	uxtb	r3, r3
 800b0ec:	e00f      	b.n	800b10e <dir_alloc+0x76>
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b0f2:	781b      	ldrb	r3, [r3, #0]
 800b0f4:	2be5      	cmp	r3, #229	@ 0xe5
 800b0f6:	d004      	beq.n	800b102 <dir_alloc+0x6a>
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b0fc:	781b      	ldrb	r3, [r3, #0]
 800b0fe:	2b00      	cmp	r3, #0
 800b100:	d101      	bne.n	800b106 <dir_alloc+0x6e>
 800b102:	2301      	movs	r3, #1
 800b104:	e000      	b.n	800b108 <dir_alloc+0x70>
 800b106:	2300      	movs	r3, #0
 800b108:	f003 0301 	and.w	r3, r3, #1
 800b10c:	b2db      	uxtb	r3, r3
 800b10e:	2b00      	cmp	r3, #0
 800b110:	d007      	beq.n	800b122 <dir_alloc+0x8a>
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800b112:	693b      	ldr	r3, [r7, #16]
 800b114:	3301      	adds	r3, #1
 800b116:	613b      	str	r3, [r7, #16]
 800b118:	693a      	ldr	r2, [r7, #16]
 800b11a:	683b      	ldr	r3, [r7, #0]
 800b11c:	429a      	cmp	r2, r3
 800b11e:	d102      	bne.n	800b126 <dir_alloc+0x8e>
 800b120:	e00c      	b.n	800b13c <dir_alloc+0xa4>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800b122:	2300      	movs	r3, #0
 800b124:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800b126:	2101      	movs	r1, #1
 800b128:	6878      	ldr	r0, [r7, #4]
 800b12a:	f7ff fee0 	bl	800aeee <dir_next>
 800b12e:	4603      	mov	r3, r0
 800b130:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800b132:	7dfb      	ldrb	r3, [r7, #23]
 800b134:	2b00      	cmp	r3, #0
 800b136:	d0c2      	beq.n	800b0be <dir_alloc+0x26>
 800b138:	e000      	b.n	800b13c <dir_alloc+0xa4>
			if (res != FR_OK) break;
 800b13a:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800b13c:	7dfb      	ldrb	r3, [r7, #23]
 800b13e:	2b04      	cmp	r3, #4
 800b140:	d101      	bne.n	800b146 <dir_alloc+0xae>
 800b142:	2307      	movs	r3, #7
 800b144:	75fb      	strb	r3, [r7, #23]
	return res;
 800b146:	7dfb      	ldrb	r3, [r7, #23]
}
 800b148:	4618      	mov	r0, r3
 800b14a:	3718      	adds	r7, #24
 800b14c:	46bd      	mov	sp, r7
 800b14e:	bd80      	pop	{r7, pc}

0800b150 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800b150:	b580      	push	{r7, lr}
 800b152:	b084      	sub	sp, #16
 800b154:	af00      	add	r7, sp, #0
 800b156:	6078      	str	r0, [r7, #4]
 800b158:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800b15a:	683b      	ldr	r3, [r7, #0]
 800b15c:	331a      	adds	r3, #26
 800b15e:	4618      	mov	r0, r3
 800b160:	f7fe fc28 	bl	80099b4 <ld_word>
 800b164:	4603      	mov	r3, r0
 800b166:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	781b      	ldrb	r3, [r3, #0]
 800b16c:	2b03      	cmp	r3, #3
 800b16e:	d109      	bne.n	800b184 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800b170:	683b      	ldr	r3, [r7, #0]
 800b172:	3314      	adds	r3, #20
 800b174:	4618      	mov	r0, r3
 800b176:	f7fe fc1d 	bl	80099b4 <ld_word>
 800b17a:	4603      	mov	r3, r0
 800b17c:	041b      	lsls	r3, r3, #16
 800b17e:	68fa      	ldr	r2, [r7, #12]
 800b180:	4313      	orrs	r3, r2
 800b182:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800b184:	68fb      	ldr	r3, [r7, #12]
}
 800b186:	4618      	mov	r0, r3
 800b188:	3710      	adds	r7, #16
 800b18a:	46bd      	mov	sp, r7
 800b18c:	bd80      	pop	{r7, pc}

0800b18e <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800b18e:	b580      	push	{r7, lr}
 800b190:	b084      	sub	sp, #16
 800b192:	af00      	add	r7, sp, #0
 800b194:	60f8      	str	r0, [r7, #12]
 800b196:	60b9      	str	r1, [r7, #8]
 800b198:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800b19a:	68bb      	ldr	r3, [r7, #8]
 800b19c:	331a      	adds	r3, #26
 800b19e:	687a      	ldr	r2, [r7, #4]
 800b1a0:	b292      	uxth	r2, r2
 800b1a2:	4611      	mov	r1, r2
 800b1a4:	4618      	mov	r0, r3
 800b1a6:	f7fe fd1c 	bl	8009be2 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800b1aa:	68fb      	ldr	r3, [r7, #12]
 800b1ac:	781b      	ldrb	r3, [r3, #0]
 800b1ae:	2b03      	cmp	r3, #3
 800b1b0:	d109      	bne.n	800b1c6 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800b1b2:	68bb      	ldr	r3, [r7, #8]
 800b1b4:	f103 0214 	add.w	r2, r3, #20
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	0c1b      	lsrs	r3, r3, #16
 800b1bc:	b29b      	uxth	r3, r3
 800b1be:	4619      	mov	r1, r3
 800b1c0:	4610      	mov	r0, r2
 800b1c2:	f7fe fd0e 	bl	8009be2 <st_word>
	}
}
 800b1c6:	bf00      	nop
 800b1c8:	3710      	adds	r7, #16
 800b1ca:	46bd      	mov	sp, r7
 800b1cc:	bd80      	pop	{r7, pc}
	...

0800b1d0 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 800b1d0:	b590      	push	{r4, r7, lr}
 800b1d2:	b087      	sub	sp, #28
 800b1d4:	af00      	add	r7, sp, #0
 800b1d6:	6078      	str	r0, [r7, #4]
 800b1d8:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800b1da:	683b      	ldr	r3, [r7, #0]
 800b1dc:	331a      	adds	r3, #26
 800b1de:	4618      	mov	r0, r3
 800b1e0:	f7fe fbe8 	bl	80099b4 <ld_word>
 800b1e4:	4603      	mov	r3, r0
 800b1e6:	2b00      	cmp	r3, #0
 800b1e8:	d001      	beq.n	800b1ee <cmp_lfn+0x1e>
 800b1ea:	2300      	movs	r3, #0
 800b1ec:	e059      	b.n	800b2a2 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800b1ee:	683b      	ldr	r3, [r7, #0]
 800b1f0:	781b      	ldrb	r3, [r3, #0]
 800b1f2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b1f6:	1e5a      	subs	r2, r3, #1
 800b1f8:	4613      	mov	r3, r2
 800b1fa:	005b      	lsls	r3, r3, #1
 800b1fc:	4413      	add	r3, r2
 800b1fe:	009b      	lsls	r3, r3, #2
 800b200:	4413      	add	r3, r2
 800b202:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800b204:	2301      	movs	r3, #1
 800b206:	81fb      	strh	r3, [r7, #14]
 800b208:	2300      	movs	r3, #0
 800b20a:	613b      	str	r3, [r7, #16]
 800b20c:	e033      	b.n	800b276 <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800b20e:	4a27      	ldr	r2, [pc, #156]	@ (800b2ac <cmp_lfn+0xdc>)
 800b210:	693b      	ldr	r3, [r7, #16]
 800b212:	4413      	add	r3, r2
 800b214:	781b      	ldrb	r3, [r3, #0]
 800b216:	461a      	mov	r2, r3
 800b218:	683b      	ldr	r3, [r7, #0]
 800b21a:	4413      	add	r3, r2
 800b21c:	4618      	mov	r0, r3
 800b21e:	f7fe fbc9 	bl	80099b4 <ld_word>
 800b222:	4603      	mov	r3, r0
 800b224:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800b226:	89fb      	ldrh	r3, [r7, #14]
 800b228:	2b00      	cmp	r3, #0
 800b22a:	d01a      	beq.n	800b262 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 800b22c:	697b      	ldr	r3, [r7, #20]
 800b22e:	2bfe      	cmp	r3, #254	@ 0xfe
 800b230:	d812      	bhi.n	800b258 <cmp_lfn+0x88>
 800b232:	89bb      	ldrh	r3, [r7, #12]
 800b234:	4618      	mov	r0, r3
 800b236:	f003 f9c1 	bl	800e5bc <ff_wtoupper>
 800b23a:	4603      	mov	r3, r0
 800b23c:	461c      	mov	r4, r3
 800b23e:	697b      	ldr	r3, [r7, #20]
 800b240:	1c5a      	adds	r2, r3, #1
 800b242:	617a      	str	r2, [r7, #20]
 800b244:	005b      	lsls	r3, r3, #1
 800b246:	687a      	ldr	r2, [r7, #4]
 800b248:	4413      	add	r3, r2
 800b24a:	881b      	ldrh	r3, [r3, #0]
 800b24c:	4618      	mov	r0, r3
 800b24e:	f003 f9b5 	bl	800e5bc <ff_wtoupper>
 800b252:	4603      	mov	r3, r0
 800b254:	429c      	cmp	r4, r3
 800b256:	d001      	beq.n	800b25c <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 800b258:	2300      	movs	r3, #0
 800b25a:	e022      	b.n	800b2a2 <cmp_lfn+0xd2>
			}
			wc = uc;
 800b25c:	89bb      	ldrh	r3, [r7, #12]
 800b25e:	81fb      	strh	r3, [r7, #14]
 800b260:	e006      	b.n	800b270 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800b262:	89bb      	ldrh	r3, [r7, #12]
 800b264:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800b268:	4293      	cmp	r3, r2
 800b26a:	d001      	beq.n	800b270 <cmp_lfn+0xa0>
 800b26c:	2300      	movs	r3, #0
 800b26e:	e018      	b.n	800b2a2 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800b270:	693b      	ldr	r3, [r7, #16]
 800b272:	3301      	adds	r3, #1
 800b274:	613b      	str	r3, [r7, #16]
 800b276:	693b      	ldr	r3, [r7, #16]
 800b278:	2b0c      	cmp	r3, #12
 800b27a:	d9c8      	bls.n	800b20e <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 800b27c:	683b      	ldr	r3, [r7, #0]
 800b27e:	781b      	ldrb	r3, [r3, #0]
 800b280:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b284:	2b00      	cmp	r3, #0
 800b286:	d00b      	beq.n	800b2a0 <cmp_lfn+0xd0>
 800b288:	89fb      	ldrh	r3, [r7, #14]
 800b28a:	2b00      	cmp	r3, #0
 800b28c:	d008      	beq.n	800b2a0 <cmp_lfn+0xd0>
 800b28e:	697b      	ldr	r3, [r7, #20]
 800b290:	005b      	lsls	r3, r3, #1
 800b292:	687a      	ldr	r2, [r7, #4]
 800b294:	4413      	add	r3, r2
 800b296:	881b      	ldrh	r3, [r3, #0]
 800b298:	2b00      	cmp	r3, #0
 800b29a:	d001      	beq.n	800b2a0 <cmp_lfn+0xd0>
 800b29c:	2300      	movs	r3, #0
 800b29e:	e000      	b.n	800b2a2 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 800b2a0:	2301      	movs	r3, #1
}
 800b2a2:	4618      	mov	r0, r3
 800b2a4:	371c      	adds	r7, #28
 800b2a6:	46bd      	mov	sp, r7
 800b2a8:	bd90      	pop	{r4, r7, pc}
 800b2aa:	bf00      	nop
 800b2ac:	0801446c 	.word	0x0801446c

0800b2b0 <pick_lfn>:
static
int pick_lfn (			/* 1:succeeded, 0:buffer overflow or invalid LFN entry */
	WCHAR* lfnbuf,		/* Pointer to the LFN working buffer */
	BYTE* dir			/* Pointer to the LFN entry */
)
{
 800b2b0:	b580      	push	{r7, lr}
 800b2b2:	b086      	sub	sp, #24
 800b2b4:	af00      	add	r7, sp, #0
 800b2b6:	6078      	str	r0, [r7, #4]
 800b2b8:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO is 0 */
 800b2ba:	683b      	ldr	r3, [r7, #0]
 800b2bc:	331a      	adds	r3, #26
 800b2be:	4618      	mov	r0, r3
 800b2c0:	f7fe fb78 	bl	80099b4 <ld_word>
 800b2c4:	4603      	mov	r3, r0
 800b2c6:	2b00      	cmp	r3, #0
 800b2c8:	d001      	beq.n	800b2ce <pick_lfn+0x1e>
 800b2ca:	2300      	movs	r3, #0
 800b2cc:	e04d      	b.n	800b36a <pick_lfn+0xba>

	i = ((dir[LDIR_Ord] & ~LLEF) - 1) * 13;	/* Offset in the LFN buffer */
 800b2ce:	683b      	ldr	r3, [r7, #0]
 800b2d0:	781b      	ldrb	r3, [r3, #0]
 800b2d2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b2d6:	1e5a      	subs	r2, r3, #1
 800b2d8:	4613      	mov	r3, r2
 800b2da:	005b      	lsls	r3, r3, #1
 800b2dc:	4413      	add	r3, r2
 800b2de:	009b      	lsls	r3, r3, #2
 800b2e0:	4413      	add	r3, r2
 800b2e2:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800b2e4:	2301      	movs	r3, #1
 800b2e6:	81fb      	strh	r3, [r7, #14]
 800b2e8:	2300      	movs	r3, #0
 800b2ea:	613b      	str	r3, [r7, #16]
 800b2ec:	e028      	b.n	800b340 <pick_lfn+0x90>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800b2ee:	4a21      	ldr	r2, [pc, #132]	@ (800b374 <pick_lfn+0xc4>)
 800b2f0:	693b      	ldr	r3, [r7, #16]
 800b2f2:	4413      	add	r3, r2
 800b2f4:	781b      	ldrb	r3, [r3, #0]
 800b2f6:	461a      	mov	r2, r3
 800b2f8:	683b      	ldr	r3, [r7, #0]
 800b2fa:	4413      	add	r3, r2
 800b2fc:	4618      	mov	r0, r3
 800b2fe:	f7fe fb59 	bl	80099b4 <ld_word>
 800b302:	4603      	mov	r3, r0
 800b304:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800b306:	89fb      	ldrh	r3, [r7, #14]
 800b308:	2b00      	cmp	r3, #0
 800b30a:	d00f      	beq.n	800b32c <pick_lfn+0x7c>
			if (i >= _MAX_LFN) return 0;	/* Buffer overflow? */
 800b30c:	697b      	ldr	r3, [r7, #20]
 800b30e:	2bfe      	cmp	r3, #254	@ 0xfe
 800b310:	d901      	bls.n	800b316 <pick_lfn+0x66>
 800b312:	2300      	movs	r3, #0
 800b314:	e029      	b.n	800b36a <pick_lfn+0xba>
			lfnbuf[i++] = wc = uc;			/* Store it */
 800b316:	89bb      	ldrh	r3, [r7, #12]
 800b318:	81fb      	strh	r3, [r7, #14]
 800b31a:	697b      	ldr	r3, [r7, #20]
 800b31c:	1c5a      	adds	r2, r3, #1
 800b31e:	617a      	str	r2, [r7, #20]
 800b320:	005b      	lsls	r3, r3, #1
 800b322:	687a      	ldr	r2, [r7, #4]
 800b324:	4413      	add	r3, r2
 800b326:	89fa      	ldrh	r2, [r7, #14]
 800b328:	801a      	strh	r2, [r3, #0]
 800b32a:	e006      	b.n	800b33a <pick_lfn+0x8a>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800b32c:	89bb      	ldrh	r3, [r7, #12]
 800b32e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800b332:	4293      	cmp	r3, r2
 800b334:	d001      	beq.n	800b33a <pick_lfn+0x8a>
 800b336:	2300      	movs	r3, #0
 800b338:	e017      	b.n	800b36a <pick_lfn+0xba>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800b33a:	693b      	ldr	r3, [r7, #16]
 800b33c:	3301      	adds	r3, #1
 800b33e:	613b      	str	r3, [r7, #16]
 800b340:	693b      	ldr	r3, [r7, #16]
 800b342:	2b0c      	cmp	r3, #12
 800b344:	d9d3      	bls.n	800b2ee <pick_lfn+0x3e>
		}
	}

	if (dir[LDIR_Ord] & LLEF) {				/* Put terminator if it is the last LFN part */
 800b346:	683b      	ldr	r3, [r7, #0]
 800b348:	781b      	ldrb	r3, [r3, #0]
 800b34a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b34e:	2b00      	cmp	r3, #0
 800b350:	d00a      	beq.n	800b368 <pick_lfn+0xb8>
		if (i >= _MAX_LFN) return 0;		/* Buffer overflow? */
 800b352:	697b      	ldr	r3, [r7, #20]
 800b354:	2bfe      	cmp	r3, #254	@ 0xfe
 800b356:	d901      	bls.n	800b35c <pick_lfn+0xac>
 800b358:	2300      	movs	r3, #0
 800b35a:	e006      	b.n	800b36a <pick_lfn+0xba>
		lfnbuf[i] = 0;
 800b35c:	697b      	ldr	r3, [r7, #20]
 800b35e:	005b      	lsls	r3, r3, #1
 800b360:	687a      	ldr	r2, [r7, #4]
 800b362:	4413      	add	r3, r2
 800b364:	2200      	movs	r2, #0
 800b366:	801a      	strh	r2, [r3, #0]
	}

	return 1;		/* The part of LFN is valid */
 800b368:	2301      	movs	r3, #1
}
 800b36a:	4618      	mov	r0, r3
 800b36c:	3718      	adds	r7, #24
 800b36e:	46bd      	mov	sp, r7
 800b370:	bd80      	pop	{r7, pc}
 800b372:	bf00      	nop
 800b374:	0801446c 	.word	0x0801446c

0800b378 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 800b378:	b580      	push	{r7, lr}
 800b37a:	b088      	sub	sp, #32
 800b37c:	af00      	add	r7, sp, #0
 800b37e:	60f8      	str	r0, [r7, #12]
 800b380:	60b9      	str	r1, [r7, #8]
 800b382:	4611      	mov	r1, r2
 800b384:	461a      	mov	r2, r3
 800b386:	460b      	mov	r3, r1
 800b388:	71fb      	strb	r3, [r7, #7]
 800b38a:	4613      	mov	r3, r2
 800b38c:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 800b38e:	68bb      	ldr	r3, [r7, #8]
 800b390:	330d      	adds	r3, #13
 800b392:	79ba      	ldrb	r2, [r7, #6]
 800b394:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800b396:	68bb      	ldr	r3, [r7, #8]
 800b398:	330b      	adds	r3, #11
 800b39a:	220f      	movs	r2, #15
 800b39c:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800b39e:	68bb      	ldr	r3, [r7, #8]
 800b3a0:	330c      	adds	r3, #12
 800b3a2:	2200      	movs	r2, #0
 800b3a4:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800b3a6:	68bb      	ldr	r3, [r7, #8]
 800b3a8:	331a      	adds	r3, #26
 800b3aa:	2100      	movs	r1, #0
 800b3ac:	4618      	mov	r0, r3
 800b3ae:	f7fe fc18 	bl	8009be2 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800b3b2:	79fb      	ldrb	r3, [r7, #7]
 800b3b4:	1e5a      	subs	r2, r3, #1
 800b3b6:	4613      	mov	r3, r2
 800b3b8:	005b      	lsls	r3, r3, #1
 800b3ba:	4413      	add	r3, r2
 800b3bc:	009b      	lsls	r3, r3, #2
 800b3be:	4413      	add	r3, r2
 800b3c0:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800b3c2:	2300      	movs	r3, #0
 800b3c4:	82fb      	strh	r3, [r7, #22]
 800b3c6:	2300      	movs	r3, #0
 800b3c8:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800b3ca:	8afb      	ldrh	r3, [r7, #22]
 800b3cc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800b3d0:	4293      	cmp	r3, r2
 800b3d2:	d007      	beq.n	800b3e4 <put_lfn+0x6c>
 800b3d4:	69fb      	ldr	r3, [r7, #28]
 800b3d6:	1c5a      	adds	r2, r3, #1
 800b3d8:	61fa      	str	r2, [r7, #28]
 800b3da:	005b      	lsls	r3, r3, #1
 800b3dc:	68fa      	ldr	r2, [r7, #12]
 800b3de:	4413      	add	r3, r2
 800b3e0:	881b      	ldrh	r3, [r3, #0]
 800b3e2:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 800b3e4:	4a17      	ldr	r2, [pc, #92]	@ (800b444 <put_lfn+0xcc>)
 800b3e6:	69bb      	ldr	r3, [r7, #24]
 800b3e8:	4413      	add	r3, r2
 800b3ea:	781b      	ldrb	r3, [r3, #0]
 800b3ec:	461a      	mov	r2, r3
 800b3ee:	68bb      	ldr	r3, [r7, #8]
 800b3f0:	4413      	add	r3, r2
 800b3f2:	8afa      	ldrh	r2, [r7, #22]
 800b3f4:	4611      	mov	r1, r2
 800b3f6:	4618      	mov	r0, r3
 800b3f8:	f7fe fbf3 	bl	8009be2 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 800b3fc:	8afb      	ldrh	r3, [r7, #22]
 800b3fe:	2b00      	cmp	r3, #0
 800b400:	d102      	bne.n	800b408 <put_lfn+0x90>
 800b402:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800b406:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 800b408:	69bb      	ldr	r3, [r7, #24]
 800b40a:	3301      	adds	r3, #1
 800b40c:	61bb      	str	r3, [r7, #24]
 800b40e:	69bb      	ldr	r3, [r7, #24]
 800b410:	2b0c      	cmp	r3, #12
 800b412:	d9da      	bls.n	800b3ca <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 800b414:	8afb      	ldrh	r3, [r7, #22]
 800b416:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800b41a:	4293      	cmp	r3, r2
 800b41c:	d006      	beq.n	800b42c <put_lfn+0xb4>
 800b41e:	69fb      	ldr	r3, [r7, #28]
 800b420:	005b      	lsls	r3, r3, #1
 800b422:	68fa      	ldr	r2, [r7, #12]
 800b424:	4413      	add	r3, r2
 800b426:	881b      	ldrh	r3, [r3, #0]
 800b428:	2b00      	cmp	r3, #0
 800b42a:	d103      	bne.n	800b434 <put_lfn+0xbc>
 800b42c:	79fb      	ldrb	r3, [r7, #7]
 800b42e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b432:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 800b434:	68bb      	ldr	r3, [r7, #8]
 800b436:	79fa      	ldrb	r2, [r7, #7]
 800b438:	701a      	strb	r2, [r3, #0]
}
 800b43a:	bf00      	nop
 800b43c:	3720      	adds	r7, #32
 800b43e:	46bd      	mov	sp, r7
 800b440:	bd80      	pop	{r7, pc}
 800b442:	bf00      	nop
 800b444:	0801446c 	.word	0x0801446c

0800b448 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 800b448:	b580      	push	{r7, lr}
 800b44a:	b08c      	sub	sp, #48	@ 0x30
 800b44c:	af00      	add	r7, sp, #0
 800b44e:	60f8      	str	r0, [r7, #12]
 800b450:	60b9      	str	r1, [r7, #8]
 800b452:	607a      	str	r2, [r7, #4]
 800b454:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 800b456:	220b      	movs	r2, #11
 800b458:	68b9      	ldr	r1, [r7, #8]
 800b45a:	68f8      	ldr	r0, [r7, #12]
 800b45c:	f7fe fc90 	bl	8009d80 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 800b460:	683b      	ldr	r3, [r7, #0]
 800b462:	2b05      	cmp	r3, #5
 800b464:	d92b      	bls.n	800b4be <gen_numname+0x76>
		sr = seq;
 800b466:	683b      	ldr	r3, [r7, #0]
 800b468:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 800b46a:	e022      	b.n	800b4b2 <gen_numname+0x6a>
			wc = *lfn++;
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	1c9a      	adds	r2, r3, #2
 800b470:	607a      	str	r2, [r7, #4]
 800b472:	881b      	ldrh	r3, [r3, #0]
 800b474:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 800b476:	2300      	movs	r3, #0
 800b478:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b47a:	e017      	b.n	800b4ac <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 800b47c:	69fb      	ldr	r3, [r7, #28]
 800b47e:	005a      	lsls	r2, r3, #1
 800b480:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800b482:	f003 0301 	and.w	r3, r3, #1
 800b486:	4413      	add	r3, r2
 800b488:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 800b48a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800b48c:	085b      	lsrs	r3, r3, #1
 800b48e:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 800b490:	69fb      	ldr	r3, [r7, #28]
 800b492:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b496:	2b00      	cmp	r3, #0
 800b498:	d005      	beq.n	800b4a6 <gen_numname+0x5e>
 800b49a:	69fb      	ldr	r3, [r7, #28]
 800b49c:	f483 3388 	eor.w	r3, r3, #69632	@ 0x11000
 800b4a0:	f083 0321 	eor.w	r3, r3, #33	@ 0x21
 800b4a4:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800b4a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b4a8:	3301      	adds	r3, #1
 800b4aa:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b4ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b4ae:	2b0f      	cmp	r3, #15
 800b4b0:	d9e4      	bls.n	800b47c <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	881b      	ldrh	r3, [r3, #0]
 800b4b6:	2b00      	cmp	r3, #0
 800b4b8:	d1d8      	bne.n	800b46c <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 800b4ba:	69fb      	ldr	r3, [r7, #28]
 800b4bc:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 800b4be:	2307      	movs	r3, #7
 800b4c0:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 800b4c2:	683b      	ldr	r3, [r7, #0]
 800b4c4:	b2db      	uxtb	r3, r3
 800b4c6:	f003 030f 	and.w	r3, r3, #15
 800b4ca:	b2db      	uxtb	r3, r3
 800b4cc:	3330      	adds	r3, #48	@ 0x30
 800b4ce:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (c > '9') c += 7;
 800b4d2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b4d6:	2b39      	cmp	r3, #57	@ 0x39
 800b4d8:	d904      	bls.n	800b4e4 <gen_numname+0x9c>
 800b4da:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b4de:	3307      	adds	r3, #7
 800b4e0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 800b4e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b4e6:	1e5a      	subs	r2, r3, #1
 800b4e8:	62ba      	str	r2, [r7, #40]	@ 0x28
 800b4ea:	3330      	adds	r3, #48	@ 0x30
 800b4ec:	443b      	add	r3, r7
 800b4ee:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800b4f2:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 800b4f6:	683b      	ldr	r3, [r7, #0]
 800b4f8:	091b      	lsrs	r3, r3, #4
 800b4fa:	603b      	str	r3, [r7, #0]
	} while (seq);
 800b4fc:	683b      	ldr	r3, [r7, #0]
 800b4fe:	2b00      	cmp	r3, #0
 800b500:	d1df      	bne.n	800b4c2 <gen_numname+0x7a>
	ns[i] = '~';
 800b502:	f107 0214 	add.w	r2, r7, #20
 800b506:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b508:	4413      	add	r3, r2
 800b50a:	227e      	movs	r2, #126	@ 0x7e
 800b50c:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800b50e:	2300      	movs	r3, #0
 800b510:	627b      	str	r3, [r7, #36]	@ 0x24
 800b512:	e016      	b.n	800b542 <gen_numname+0xfa>
		if (IsDBCS1(dst[j])) {
 800b514:	68fa      	ldr	r2, [r7, #12]
 800b516:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b518:	4413      	add	r3, r2
 800b51a:	781b      	ldrb	r3, [r3, #0]
 800b51c:	2b80      	cmp	r3, #128	@ 0x80
 800b51e:	d90d      	bls.n	800b53c <gen_numname+0xf4>
 800b520:	68fa      	ldr	r2, [r7, #12]
 800b522:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b524:	4413      	add	r3, r2
 800b526:	781b      	ldrb	r3, [r3, #0]
 800b528:	2bff      	cmp	r3, #255	@ 0xff
 800b52a:	d007      	beq.n	800b53c <gen_numname+0xf4>
			if (j == i - 1) break;
 800b52c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b52e:	3b01      	subs	r3, #1
 800b530:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b532:	429a      	cmp	r2, r3
 800b534:	d010      	beq.n	800b558 <gen_numname+0x110>
			j++;
 800b536:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b538:	3301      	adds	r3, #1
 800b53a:	627b      	str	r3, [r7, #36]	@ 0x24
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800b53c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b53e:	3301      	adds	r3, #1
 800b540:	627b      	str	r3, [r7, #36]	@ 0x24
 800b542:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b544:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b546:	429a      	cmp	r2, r3
 800b548:	d207      	bcs.n	800b55a <gen_numname+0x112>
 800b54a:	68fa      	ldr	r2, [r7, #12]
 800b54c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b54e:	4413      	add	r3, r2
 800b550:	781b      	ldrb	r3, [r3, #0]
 800b552:	2b20      	cmp	r3, #32
 800b554:	d1de      	bne.n	800b514 <gen_numname+0xcc>
 800b556:	e000      	b.n	800b55a <gen_numname+0x112>
			if (j == i - 1) break;
 800b558:	bf00      	nop
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800b55a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b55c:	2b07      	cmp	r3, #7
 800b55e:	d807      	bhi.n	800b570 <gen_numname+0x128>
 800b560:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b562:	1c5a      	adds	r2, r3, #1
 800b564:	62ba      	str	r2, [r7, #40]	@ 0x28
 800b566:	3330      	adds	r3, #48	@ 0x30
 800b568:	443b      	add	r3, r7
 800b56a:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800b56e:	e000      	b.n	800b572 <gen_numname+0x12a>
 800b570:	2120      	movs	r1, #32
 800b572:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b574:	1c5a      	adds	r2, r3, #1
 800b576:	627a      	str	r2, [r7, #36]	@ 0x24
 800b578:	68fa      	ldr	r2, [r7, #12]
 800b57a:	4413      	add	r3, r2
 800b57c:	460a      	mov	r2, r1
 800b57e:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 800b580:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b582:	2b07      	cmp	r3, #7
 800b584:	d9e9      	bls.n	800b55a <gen_numname+0x112>
}
 800b586:	bf00      	nop
 800b588:	bf00      	nop
 800b58a:	3730      	adds	r7, #48	@ 0x30
 800b58c:	46bd      	mov	sp, r7
 800b58e:	bd80      	pop	{r7, pc}

0800b590 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800b590:	b480      	push	{r7}
 800b592:	b085      	sub	sp, #20
 800b594:	af00      	add	r7, sp, #0
 800b596:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 800b598:	2300      	movs	r3, #0
 800b59a:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 800b59c:	230b      	movs	r3, #11
 800b59e:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 800b5a0:	7bfb      	ldrb	r3, [r7, #15]
 800b5a2:	b2da      	uxtb	r2, r3
 800b5a4:	0852      	lsrs	r2, r2, #1
 800b5a6:	01db      	lsls	r3, r3, #7
 800b5a8:	4313      	orrs	r3, r2
 800b5aa:	b2da      	uxtb	r2, r3
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	1c59      	adds	r1, r3, #1
 800b5b0:	6079      	str	r1, [r7, #4]
 800b5b2:	781b      	ldrb	r3, [r3, #0]
 800b5b4:	4413      	add	r3, r2
 800b5b6:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 800b5b8:	68bb      	ldr	r3, [r7, #8]
 800b5ba:	3b01      	subs	r3, #1
 800b5bc:	60bb      	str	r3, [r7, #8]
 800b5be:	68bb      	ldr	r3, [r7, #8]
 800b5c0:	2b00      	cmp	r3, #0
 800b5c2:	d1ed      	bne.n	800b5a0 <sum_sfn+0x10>
	return sum;
 800b5c4:	7bfb      	ldrb	r3, [r7, #15]
}
 800b5c6:	4618      	mov	r0, r3
 800b5c8:	3714      	adds	r7, #20
 800b5ca:	46bd      	mov	sp, r7
 800b5cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5d0:	4770      	bx	lr

0800b5d2 <xdir_sum>:

static
WORD xdir_sum (			/* Get checksum of the directoly block */
	const BYTE* dir		/* Directory entry block to be calculated */
)
{
 800b5d2:	b480      	push	{r7}
 800b5d4:	b087      	sub	sp, #28
 800b5d6:	af00      	add	r7, sp, #0
 800b5d8:	6078      	str	r0, [r7, #4]
	UINT i, szblk;
	WORD sum;


	szblk = (dir[XDIR_NumSec] + 1) * SZDIRE;
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	3301      	adds	r3, #1
 800b5de:	781b      	ldrb	r3, [r3, #0]
 800b5e0:	3301      	adds	r3, #1
 800b5e2:	015b      	lsls	r3, r3, #5
 800b5e4:	60fb      	str	r3, [r7, #12]
	for (i = sum = 0; i < szblk; i++) {
 800b5e6:	2300      	movs	r3, #0
 800b5e8:	827b      	strh	r3, [r7, #18]
 800b5ea:	2300      	movs	r3, #0
 800b5ec:	617b      	str	r3, [r7, #20]
 800b5ee:	e015      	b.n	800b61c <xdir_sum+0x4a>
		if (i == XDIR_SetSum) {	/* Skip sum field */
 800b5f0:	697b      	ldr	r3, [r7, #20]
 800b5f2:	2b02      	cmp	r3, #2
 800b5f4:	d103      	bne.n	800b5fe <xdir_sum+0x2c>
			i++;
 800b5f6:	697b      	ldr	r3, [r7, #20]
 800b5f8:	3301      	adds	r3, #1
 800b5fa:	617b      	str	r3, [r7, #20]
 800b5fc:	e00b      	b.n	800b616 <xdir_sum+0x44>
		} else {
			sum = ((sum & 1) ? 0x8000 : 0) + (sum >> 1) + dir[i];
 800b5fe:	8a7b      	ldrh	r3, [r7, #18]
 800b600:	b29a      	uxth	r2, r3
 800b602:	0852      	lsrs	r2, r2, #1
 800b604:	03db      	lsls	r3, r3, #15
 800b606:	4313      	orrs	r3, r2
 800b608:	b29b      	uxth	r3, r3
 800b60a:	6879      	ldr	r1, [r7, #4]
 800b60c:	697a      	ldr	r2, [r7, #20]
 800b60e:	440a      	add	r2, r1
 800b610:	7812      	ldrb	r2, [r2, #0]
 800b612:	4413      	add	r3, r2
 800b614:	827b      	strh	r3, [r7, #18]
	for (i = sum = 0; i < szblk; i++) {
 800b616:	697b      	ldr	r3, [r7, #20]
 800b618:	3301      	adds	r3, #1
 800b61a:	617b      	str	r3, [r7, #20]
 800b61c:	697a      	ldr	r2, [r7, #20]
 800b61e:	68fb      	ldr	r3, [r7, #12]
 800b620:	429a      	cmp	r2, r3
 800b622:	d3e5      	bcc.n	800b5f0 <xdir_sum+0x1e>
		}
	}
	return sum;
 800b624:	8a7b      	ldrh	r3, [r7, #18]
}
 800b626:	4618      	mov	r0, r3
 800b628:	371c      	adds	r7, #28
 800b62a:	46bd      	mov	sp, r7
 800b62c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b630:	4770      	bx	lr

0800b632 <xname_sum>:

static
WORD xname_sum (		/* Get check sum (to be used as hash) of the name */
	const WCHAR* name	/* File name to be calculated */
)
{
 800b632:	b580      	push	{r7, lr}
 800b634:	b084      	sub	sp, #16
 800b636:	af00      	add	r7, sp, #0
 800b638:	6078      	str	r0, [r7, #4]
	WCHAR chr;
	WORD sum = 0;
 800b63a:	2300      	movs	r3, #0
 800b63c:	81fb      	strh	r3, [r7, #14]


	while ((chr = *name++) != 0) {
 800b63e:	e01b      	b.n	800b678 <xname_sum+0x46>
		chr = ff_wtoupper(chr);		/* File name needs to be ignored case */
 800b640:	89bb      	ldrh	r3, [r7, #12]
 800b642:	4618      	mov	r0, r3
 800b644:	f002 ffba 	bl	800e5bc <ff_wtoupper>
 800b648:	4603      	mov	r3, r0
 800b64a:	81bb      	strh	r3, [r7, #12]
		sum = ((sum & 1) ? 0x8000 : 0) + (sum >> 1) + (chr & 0xFF);
 800b64c:	89fb      	ldrh	r3, [r7, #14]
 800b64e:	b29a      	uxth	r2, r3
 800b650:	0852      	lsrs	r2, r2, #1
 800b652:	03db      	lsls	r3, r3, #15
 800b654:	4313      	orrs	r3, r2
 800b656:	b29a      	uxth	r2, r3
 800b658:	89bb      	ldrh	r3, [r7, #12]
 800b65a:	b2db      	uxtb	r3, r3
 800b65c:	b29b      	uxth	r3, r3
 800b65e:	4413      	add	r3, r2
 800b660:	81fb      	strh	r3, [r7, #14]
		sum = ((sum & 1) ? 0x8000 : 0) + (sum >> 1) + (chr >> 8);
 800b662:	89fb      	ldrh	r3, [r7, #14]
 800b664:	b29a      	uxth	r2, r3
 800b666:	0852      	lsrs	r2, r2, #1
 800b668:	03db      	lsls	r3, r3, #15
 800b66a:	4313      	orrs	r3, r2
 800b66c:	b29a      	uxth	r2, r3
 800b66e:	89bb      	ldrh	r3, [r7, #12]
 800b670:	0a1b      	lsrs	r3, r3, #8
 800b672:	b29b      	uxth	r3, r3
 800b674:	4413      	add	r3, r2
 800b676:	81fb      	strh	r3, [r7, #14]
	while ((chr = *name++) != 0) {
 800b678:	687b      	ldr	r3, [r7, #4]
 800b67a:	1c9a      	adds	r2, r3, #2
 800b67c:	607a      	str	r2, [r7, #4]
 800b67e:	881b      	ldrh	r3, [r3, #0]
 800b680:	81bb      	strh	r3, [r7, #12]
 800b682:	89bb      	ldrh	r3, [r7, #12]
 800b684:	2b00      	cmp	r3, #0
 800b686:	d1db      	bne.n	800b640 <xname_sum+0xe>
	}
	return sum;
 800b688:	89fb      	ldrh	r3, [r7, #14]
}
 800b68a:	4618      	mov	r0, r3
 800b68c:	3710      	adds	r7, #16
 800b68e:	46bd      	mov	sp, r7
 800b690:	bd80      	pop	{r7, pc}

0800b692 <get_xdir_info>:
static
void get_xdir_info (
	BYTE* dirb,			/* Pointer to the direcotry entry block 85+C0+C1s */
	FILINFO* fno		/* Buffer to store the extracted file information */
)
{
 800b692:	b580      	push	{r7, lr}
 800b694:	b086      	sub	sp, #24
 800b696:	af00      	add	r7, sp, #0
 800b698:	6078      	str	r0, [r7, #4]
 800b69a:	6039      	str	r1, [r7, #0]
#if !_LFN_UNICODE
	UINT nc;
#endif

	/* Get file name */
	di = 0;
 800b69c:	2300      	movs	r3, #0
 800b69e:	617b      	str	r3, [r7, #20]
		w = ld_word(dirb + si);					/* Get a character */
		if (di >= _MAX_LFN) { di = 0; break; }	/* Buffer overflow --> inaccessible object name */
		fno->fname[di] = w;						/* Store it */
	}
#else
	for (si = SZDIRE * 2, nc = 0; nc < dirb[XDIR_NumName]; si += 2, nc++) {
 800b6a0:	2340      	movs	r3, #64	@ 0x40
 800b6a2:	613b      	str	r3, [r7, #16]
 800b6a4:	2300      	movs	r3, #0
 800b6a6:	60fb      	str	r3, [r7, #12]
 800b6a8:	e03a      	b.n	800b720 <get_xdir_info+0x8e>
		if ((si % SZDIRE) == 0) si += 2;		/* Skip entry type field */
 800b6aa:	693b      	ldr	r3, [r7, #16]
 800b6ac:	f003 031f 	and.w	r3, r3, #31
 800b6b0:	2b00      	cmp	r3, #0
 800b6b2:	d102      	bne.n	800b6ba <get_xdir_info+0x28>
 800b6b4:	693b      	ldr	r3, [r7, #16]
 800b6b6:	3302      	adds	r3, #2
 800b6b8:	613b      	str	r3, [r7, #16]
		w = ff_convert(ld_word(dirb + si), 0);	/* Get a character and Unicode -> OEM */
 800b6ba:	687a      	ldr	r2, [r7, #4]
 800b6bc:	693b      	ldr	r3, [r7, #16]
 800b6be:	4413      	add	r3, r2
 800b6c0:	4618      	mov	r0, r3
 800b6c2:	f7fe f977 	bl	80099b4 <ld_word>
 800b6c6:	4603      	mov	r3, r0
 800b6c8:	2100      	movs	r1, #0
 800b6ca:	4618      	mov	r0, r3
 800b6cc:	f002 ff18 	bl	800e500 <ff_convert>
 800b6d0:	4603      	mov	r3, r0
 800b6d2:	817b      	strh	r3, [r7, #10]
		if (_DF1S && w >= 0x100) {				/* Is it a double byte char? (always false at SBCS cfg) */
 800b6d4:	897b      	ldrh	r3, [r7, #10]
 800b6d6:	2bff      	cmp	r3, #255	@ 0xff
 800b6d8:	d90a      	bls.n	800b6f0 <get_xdir_info+0x5e>
			fno->fname[di++] = (char)(w >> 8);	/* Put 1st byte of the DBC */
 800b6da:	897b      	ldrh	r3, [r7, #10]
 800b6dc:	0a1b      	lsrs	r3, r3, #8
 800b6de:	b299      	uxth	r1, r3
 800b6e0:	697b      	ldr	r3, [r7, #20]
 800b6e2:	1c5a      	adds	r2, r3, #1
 800b6e4:	617a      	str	r2, [r7, #20]
 800b6e6:	b2c9      	uxtb	r1, r1
 800b6e8:	683a      	ldr	r2, [r7, #0]
 800b6ea:	4413      	add	r3, r2
 800b6ec:	460a      	mov	r2, r1
 800b6ee:	769a      	strb	r2, [r3, #26]
		}
		if (w == 0 || di >= _MAX_LFN) { di = 0; break; }	/* Invalid char or buffer overflow --> inaccessible object name */
 800b6f0:	897b      	ldrh	r3, [r7, #10]
 800b6f2:	2b00      	cmp	r3, #0
 800b6f4:	d002      	beq.n	800b6fc <get_xdir_info+0x6a>
 800b6f6:	697b      	ldr	r3, [r7, #20]
 800b6f8:	2bfe      	cmp	r3, #254	@ 0xfe
 800b6fa:	d902      	bls.n	800b702 <get_xdir_info+0x70>
 800b6fc:	2300      	movs	r3, #0
 800b6fe:	617b      	str	r3, [r7, #20]
 800b700:	e015      	b.n	800b72e <get_xdir_info+0x9c>
		fno->fname[di++] = (char)w;
 800b702:	697b      	ldr	r3, [r7, #20]
 800b704:	1c5a      	adds	r2, r3, #1
 800b706:	617a      	str	r2, [r7, #20]
 800b708:	897a      	ldrh	r2, [r7, #10]
 800b70a:	b2d1      	uxtb	r1, r2
 800b70c:	683a      	ldr	r2, [r7, #0]
 800b70e:	4413      	add	r3, r2
 800b710:	460a      	mov	r2, r1
 800b712:	769a      	strb	r2, [r3, #26]
	for (si = SZDIRE * 2, nc = 0; nc < dirb[XDIR_NumName]; si += 2, nc++) {
 800b714:	693b      	ldr	r3, [r7, #16]
 800b716:	3302      	adds	r3, #2
 800b718:	613b      	str	r3, [r7, #16]
 800b71a:	68fb      	ldr	r3, [r7, #12]
 800b71c:	3301      	adds	r3, #1
 800b71e:	60fb      	str	r3, [r7, #12]
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	3323      	adds	r3, #35	@ 0x23
 800b724:	781b      	ldrb	r3, [r3, #0]
 800b726:	461a      	mov	r2, r3
 800b728:	68fb      	ldr	r3, [r7, #12]
 800b72a:	4293      	cmp	r3, r2
 800b72c:	d3bd      	bcc.n	800b6aa <get_xdir_info+0x18>
	}
#endif
	if (di == 0) fno->fname[di++] = '?';	/* Inaccessible object name? */
 800b72e:	697b      	ldr	r3, [r7, #20]
 800b730:	2b00      	cmp	r3, #0
 800b732:	d106      	bne.n	800b742 <get_xdir_info+0xb0>
 800b734:	697b      	ldr	r3, [r7, #20]
 800b736:	1c5a      	adds	r2, r3, #1
 800b738:	617a      	str	r2, [r7, #20]
 800b73a:	683a      	ldr	r2, [r7, #0]
 800b73c:	4413      	add	r3, r2
 800b73e:	223f      	movs	r2, #63	@ 0x3f
 800b740:	769a      	strb	r2, [r3, #26]
	fno->fname[di] = 0;						/* Terminate file name */
 800b742:	683a      	ldr	r2, [r7, #0]
 800b744:	697b      	ldr	r3, [r7, #20]
 800b746:	4413      	add	r3, r2
 800b748:	331a      	adds	r3, #26
 800b74a:	2200      	movs	r2, #0
 800b74c:	701a      	strb	r2, [r3, #0]

	fno->altname[0] = 0;							/* No SFN */
 800b74e:	683b      	ldr	r3, [r7, #0]
 800b750:	2200      	movs	r2, #0
 800b752:	735a      	strb	r2, [r3, #13]
	fno->fattrib = dirb[XDIR_Attr];					/* Attribute */
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	791a      	ldrb	r2, [r3, #4]
 800b758:	683b      	ldr	r3, [r7, #0]
 800b75a:	731a      	strb	r2, [r3, #12]
	fno->fsize = (fno->fattrib & AM_DIR) ? 0 : ld_qword(dirb + XDIR_FileSize);	/* Size */
 800b75c:	683b      	ldr	r3, [r7, #0]
 800b75e:	7b1b      	ldrb	r3, [r3, #12]
 800b760:	f003 0310 	and.w	r3, r3, #16
 800b764:	2b00      	cmp	r3, #0
 800b766:	d107      	bne.n	800b778 <get_xdir_info+0xe6>
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	3338      	adds	r3, #56	@ 0x38
 800b76c:	4618      	mov	r0, r3
 800b76e:	f7fe f95d 	bl	8009a2c <ld_qword>
 800b772:	4602      	mov	r2, r0
 800b774:	460b      	mov	r3, r1
 800b776:	e003      	b.n	800b780 <get_xdir_info+0xee>
 800b778:	f04f 0200 	mov.w	r2, #0
 800b77c:	f04f 0300 	mov.w	r3, #0
 800b780:	6839      	ldr	r1, [r7, #0]
 800b782:	e9c1 2300 	strd	r2, r3, [r1]
	fno->ftime = ld_word(dirb + XDIR_ModTime + 0);	/* Time */
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	330c      	adds	r3, #12
 800b78a:	4618      	mov	r0, r3
 800b78c:	f7fe f912 	bl	80099b4 <ld_word>
 800b790:	4603      	mov	r3, r0
 800b792:	461a      	mov	r2, r3
 800b794:	683b      	ldr	r3, [r7, #0]
 800b796:	815a      	strh	r2, [r3, #10]
	fno->fdate = ld_word(dirb + XDIR_ModTime + 2);	/* Date */
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	330e      	adds	r3, #14
 800b79c:	4618      	mov	r0, r3
 800b79e:	f7fe f909 	bl	80099b4 <ld_word>
 800b7a2:	4603      	mov	r3, r0
 800b7a4:	461a      	mov	r2, r3
 800b7a6:	683b      	ldr	r3, [r7, #0]
 800b7a8:	811a      	strh	r2, [r3, #8]
}
 800b7aa:	bf00      	nop
 800b7ac:	3718      	adds	r7, #24
 800b7ae:	46bd      	mov	sp, r7
 800b7b0:	bd80      	pop	{r7, pc}
	...

0800b7b4 <load_xdir>:

static
FRESULT load_xdir (	/* FR_INT_ERR: invalid entry block */
	DIR* dp			/* Pointer to the reading direcotry object pointing the 85 entry */
)
{
 800b7b4:	b590      	push	{r4, r7, lr}
 800b7b6:	b087      	sub	sp, #28
 800b7b8:	af00      	add	r7, sp, #0
 800b7ba:	6078      	str	r0, [r7, #4]
	FRESULT res;
	UINT i, sz_ent;
	BYTE* dirb = dp->obj.fs->dirbuf;	/* Pointer to the on-memory direcotry entry block 85+C0+C1s */
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	681b      	ldr	r3, [r3, #0]
 800b7c0:	691b      	ldr	r3, [r3, #16]
 800b7c2:	613b      	str	r3, [r7, #16]


	/* Load 85 entry */
	res = move_window(dp->obj.fs, dp->sect);
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	681a      	ldr	r2, [r3, #0]
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b7cc:	4619      	mov	r1, r3
 800b7ce:	4610      	mov	r0, r2
 800b7d0:	f7fe fd04 	bl	800a1dc <move_window>
 800b7d4:	4603      	mov	r3, r0
 800b7d6:	73fb      	strb	r3, [r7, #15]
	if (res != FR_OK) return res;
 800b7d8:	7bfb      	ldrb	r3, [r7, #15]
 800b7da:	2b00      	cmp	r3, #0
 800b7dc:	d001      	beq.n	800b7e2 <load_xdir+0x2e>
 800b7de:	7bfb      	ldrb	r3, [r7, #15]
 800b7e0:	e09f      	b.n	800b922 <load_xdir+0x16e>
	if (dp->dir[XDIR_Type] != 0x85) return FR_INT_ERR;
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b7e6:	781b      	ldrb	r3, [r3, #0]
 800b7e8:	2b85      	cmp	r3, #133	@ 0x85
 800b7ea:	d001      	beq.n	800b7f0 <load_xdir+0x3c>
 800b7ec:	2302      	movs	r3, #2
 800b7ee:	e098      	b.n	800b922 <load_xdir+0x16e>
	mem_cpy(dirb + 0, dp->dir, SZDIRE);
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b7f4:	2220      	movs	r2, #32
 800b7f6:	4619      	mov	r1, r3
 800b7f8:	6938      	ldr	r0, [r7, #16]
 800b7fa:	f7fe fac1 	bl	8009d80 <mem_cpy>
	sz_ent = (dirb[XDIR_NumSec] + 1) * SZDIRE;
 800b7fe:	693b      	ldr	r3, [r7, #16]
 800b800:	3301      	adds	r3, #1
 800b802:	781b      	ldrb	r3, [r3, #0]
 800b804:	3301      	adds	r3, #1
 800b806:	015b      	lsls	r3, r3, #5
 800b808:	60bb      	str	r3, [r7, #8]
	if (sz_ent < 3 * SZDIRE || sz_ent > 19 * SZDIRE) return FR_INT_ERR;
 800b80a:	68bb      	ldr	r3, [r7, #8]
 800b80c:	2b5f      	cmp	r3, #95	@ 0x5f
 800b80e:	d903      	bls.n	800b818 <load_xdir+0x64>
 800b810:	68bb      	ldr	r3, [r7, #8]
 800b812:	f5b3 7f18 	cmp.w	r3, #608	@ 0x260
 800b816:	d901      	bls.n	800b81c <load_xdir+0x68>
 800b818:	2302      	movs	r3, #2
 800b81a:	e082      	b.n	800b922 <load_xdir+0x16e>

	/* Load C0 entry */
	res = dir_next(dp, 0);
 800b81c:	2100      	movs	r1, #0
 800b81e:	6878      	ldr	r0, [r7, #4]
 800b820:	f7ff fb65 	bl	800aeee <dir_next>
 800b824:	4603      	mov	r3, r0
 800b826:	73fb      	strb	r3, [r7, #15]
	if (res != FR_OK) return res;
 800b828:	7bfb      	ldrb	r3, [r7, #15]
 800b82a:	2b00      	cmp	r3, #0
 800b82c:	d001      	beq.n	800b832 <load_xdir+0x7e>
 800b82e:	7bfb      	ldrb	r3, [r7, #15]
 800b830:	e077      	b.n	800b922 <load_xdir+0x16e>
	res = move_window(dp->obj.fs, dp->sect);
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	681a      	ldr	r2, [r3, #0]
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b83a:	4619      	mov	r1, r3
 800b83c:	4610      	mov	r0, r2
 800b83e:	f7fe fccd 	bl	800a1dc <move_window>
 800b842:	4603      	mov	r3, r0
 800b844:	73fb      	strb	r3, [r7, #15]
	if (res != FR_OK) return res;
 800b846:	7bfb      	ldrb	r3, [r7, #15]
 800b848:	2b00      	cmp	r3, #0
 800b84a:	d001      	beq.n	800b850 <load_xdir+0x9c>
 800b84c:	7bfb      	ldrb	r3, [r7, #15]
 800b84e:	e068      	b.n	800b922 <load_xdir+0x16e>
	if (dp->dir[XDIR_Type] != 0xC0) return FR_INT_ERR;
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b854:	781b      	ldrb	r3, [r3, #0]
 800b856:	2bc0      	cmp	r3, #192	@ 0xc0
 800b858:	d001      	beq.n	800b85e <load_xdir+0xaa>
 800b85a:	2302      	movs	r3, #2
 800b85c:	e061      	b.n	800b922 <load_xdir+0x16e>
	mem_cpy(dirb + SZDIRE, dp->dir, SZDIRE);
 800b85e:	693b      	ldr	r3, [r7, #16]
 800b860:	f103 0020 	add.w	r0, r3, #32
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b868:	2220      	movs	r2, #32
 800b86a:	4619      	mov	r1, r3
 800b86c:	f7fe fa88 	bl	8009d80 <mem_cpy>
	if (MAXDIRB(dirb[XDIR_NumName]) > sz_ent) return FR_INT_ERR;
 800b870:	693b      	ldr	r3, [r7, #16]
 800b872:	3323      	adds	r3, #35	@ 0x23
 800b874:	781b      	ldrb	r3, [r3, #0]
 800b876:	332c      	adds	r3, #44	@ 0x2c
 800b878:	4a2c      	ldr	r2, [pc, #176]	@ (800b92c <load_xdir+0x178>)
 800b87a:	fba2 2303 	umull	r2, r3, r2, r3
 800b87e:	08db      	lsrs	r3, r3, #3
 800b880:	015b      	lsls	r3, r3, #5
 800b882:	68ba      	ldr	r2, [r7, #8]
 800b884:	429a      	cmp	r2, r3
 800b886:	d201      	bcs.n	800b88c <load_xdir+0xd8>
 800b888:	2302      	movs	r3, #2
 800b88a:	e04a      	b.n	800b922 <load_xdir+0x16e>

	/* Load C1 entries */
	i = SZDIRE * 2;	/* C1 offset */
 800b88c:	2340      	movs	r3, #64	@ 0x40
 800b88e:	617b      	str	r3, [r7, #20]
	do {
		res = dir_next(dp, 0);
 800b890:	2100      	movs	r1, #0
 800b892:	6878      	ldr	r0, [r7, #4]
 800b894:	f7ff fb2b 	bl	800aeee <dir_next>
 800b898:	4603      	mov	r3, r0
 800b89a:	73fb      	strb	r3, [r7, #15]
		if (res != FR_OK) return res;
 800b89c:	7bfb      	ldrb	r3, [r7, #15]
 800b89e:	2b00      	cmp	r3, #0
 800b8a0:	d001      	beq.n	800b8a6 <load_xdir+0xf2>
 800b8a2:	7bfb      	ldrb	r3, [r7, #15]
 800b8a4:	e03d      	b.n	800b922 <load_xdir+0x16e>
		res = move_window(dp->obj.fs, dp->sect);
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	681a      	ldr	r2, [r3, #0]
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b8ae:	4619      	mov	r1, r3
 800b8b0:	4610      	mov	r0, r2
 800b8b2:	f7fe fc93 	bl	800a1dc <move_window>
 800b8b6:	4603      	mov	r3, r0
 800b8b8:	73fb      	strb	r3, [r7, #15]
		if (res != FR_OK) return res;
 800b8ba:	7bfb      	ldrb	r3, [r7, #15]
 800b8bc:	2b00      	cmp	r3, #0
 800b8be:	d001      	beq.n	800b8c4 <load_xdir+0x110>
 800b8c0:	7bfb      	ldrb	r3, [r7, #15]
 800b8c2:	e02e      	b.n	800b922 <load_xdir+0x16e>
		if (dp->dir[XDIR_Type] != 0xC1) return FR_INT_ERR;
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b8c8:	781b      	ldrb	r3, [r3, #0]
 800b8ca:	2bc1      	cmp	r3, #193	@ 0xc1
 800b8cc:	d001      	beq.n	800b8d2 <load_xdir+0x11e>
 800b8ce:	2302      	movs	r3, #2
 800b8d0:	e027      	b.n	800b922 <load_xdir+0x16e>
		if (i < MAXDIRB(_MAX_LFN)) mem_cpy(dirb + i, dp->dir, SZDIRE);
 800b8d2:	697b      	ldr	r3, [r7, #20]
 800b8d4:	f5b3 7f18 	cmp.w	r3, #608	@ 0x260
 800b8d8:	d208      	bcs.n	800b8ec <load_xdir+0x138>
 800b8da:	693a      	ldr	r2, [r7, #16]
 800b8dc:	697b      	ldr	r3, [r7, #20]
 800b8de:	18d0      	adds	r0, r2, r3
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b8e4:	2220      	movs	r2, #32
 800b8e6:	4619      	mov	r1, r3
 800b8e8:	f7fe fa4a 	bl	8009d80 <mem_cpy>
	} while ((i += SZDIRE) < sz_ent);
 800b8ec:	697b      	ldr	r3, [r7, #20]
 800b8ee:	3320      	adds	r3, #32
 800b8f0:	617b      	str	r3, [r7, #20]
 800b8f2:	697a      	ldr	r2, [r7, #20]
 800b8f4:	68bb      	ldr	r3, [r7, #8]
 800b8f6:	429a      	cmp	r2, r3
 800b8f8:	d3ca      	bcc.n	800b890 <load_xdir+0xdc>

	/* Sanity check (do it when accessible object name) */
	if (i <= MAXDIRB(_MAX_LFN)) {
 800b8fa:	697b      	ldr	r3, [r7, #20]
 800b8fc:	f5b3 7f18 	cmp.w	r3, #608	@ 0x260
 800b900:	d80e      	bhi.n	800b920 <load_xdir+0x16c>
		if (xdir_sum(dirb) != ld_word(dirb + XDIR_SetSum)) return FR_INT_ERR;
 800b902:	6938      	ldr	r0, [r7, #16]
 800b904:	f7ff fe65 	bl	800b5d2 <xdir_sum>
 800b908:	4603      	mov	r3, r0
 800b90a:	461c      	mov	r4, r3
 800b90c:	693b      	ldr	r3, [r7, #16]
 800b90e:	3302      	adds	r3, #2
 800b910:	4618      	mov	r0, r3
 800b912:	f7fe f84f 	bl	80099b4 <ld_word>
 800b916:	4603      	mov	r3, r0
 800b918:	429c      	cmp	r4, r3
 800b91a:	d001      	beq.n	800b920 <load_xdir+0x16c>
 800b91c:	2302      	movs	r3, #2
 800b91e:	e000      	b.n	800b922 <load_xdir+0x16e>
	}
	return FR_OK;
 800b920:	2300      	movs	r3, #0
}
 800b922:	4618      	mov	r0, r3
 800b924:	371c      	adds	r7, #28
 800b926:	46bd      	mov	sp, r7
 800b928:	bd90      	pop	{r4, r7, pc}
 800b92a:	bf00      	nop
 800b92c:	88888889 	.word	0x88888889

0800b930 <load_obj_dir>:
static
FRESULT load_obj_dir (
	DIR* dp,			/* Blank directory object to be used to access containing direcotry */
	const _FDID* obj	/* Object with its containing directory information */
)
{
 800b930:	b5b0      	push	{r4, r5, r7, lr}
 800b932:	b084      	sub	sp, #16
 800b934:	af00      	add	r7, sp, #0
 800b936:	6078      	str	r0, [r7, #4]
 800b938:	6039      	str	r1, [r7, #0]
	FRESULT res;

	/* Open object containing directory */
	dp->obj.fs = obj->fs;
 800b93a:	6839      	ldr	r1, [r7, #0]
 800b93c:	6808      	ldr	r0, [r1, #0]
 800b93e:	6879      	ldr	r1, [r7, #4]
 800b940:	6008      	str	r0, [r1, #0]
	dp->obj.sclust = obj->c_scl;
 800b942:	6839      	ldr	r1, [r7, #0]
 800b944:	6a08      	ldr	r0, [r1, #32]
 800b946:	6879      	ldr	r1, [r7, #4]
 800b948:	6088      	str	r0, [r1, #8]
	dp->obj.stat = (BYTE)obj->c_size;
 800b94a:	6839      	ldr	r1, [r7, #0]
 800b94c:	6a49      	ldr	r1, [r1, #36]	@ 0x24
 800b94e:	b2c8      	uxtb	r0, r1
 800b950:	6879      	ldr	r1, [r7, #4]
 800b952:	71c8      	strb	r0, [r1, #7]
	dp->obj.objsize = obj->c_size & 0xFFFFFF00;
 800b954:	6839      	ldr	r1, [r7, #0]
 800b956:	6a49      	ldr	r1, [r1, #36]	@ 0x24
 800b958:	2000      	movs	r0, #0
 800b95a:	460c      	mov	r4, r1
 800b95c:	4605      	mov	r5, r0
 800b95e:	f024 02ff 	bic.w	r2, r4, #255	@ 0xff
 800b962:	2300      	movs	r3, #0
 800b964:	6879      	ldr	r1, [r7, #4]
 800b966:	e9c1 2304 	strd	r2, r3, [r1, #16]
	dp->blk_ofs = obj->c_ofs;
 800b96a:	683b      	ldr	r3, [r7, #0]
 800b96c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	64da      	str	r2, [r3, #76]	@ 0x4c

	res = dir_sdi(dp, dp->blk_ofs);	/* Goto object's entry block */
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b976:	4619      	mov	r1, r3
 800b978:	6878      	ldr	r0, [r7, #4]
 800b97a:	f7ff fa32 	bl	800ade2 <dir_sdi>
 800b97e:	4603      	mov	r3, r0
 800b980:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800b982:	7bfb      	ldrb	r3, [r7, #15]
 800b984:	2b00      	cmp	r3, #0
 800b986:	d104      	bne.n	800b992 <load_obj_dir+0x62>
		res = load_xdir(dp);		/* Load the object's entry block */
 800b988:	6878      	ldr	r0, [r7, #4]
 800b98a:	f7ff ff13 	bl	800b7b4 <load_xdir>
 800b98e:	4603      	mov	r3, r0
 800b990:	73fb      	strb	r3, [r7, #15]
	}
	return res;
 800b992:	7bfb      	ldrb	r3, [r7, #15]
}
 800b994:	4618      	mov	r0, r3
 800b996:	3710      	adds	r7, #16
 800b998:	46bd      	mov	sp, r7
 800b99a:	bdb0      	pop	{r4, r5, r7, pc}

0800b99c <store_xdir>:
/*-----------------------------------------------*/
static
FRESULT store_xdir (
	DIR* dp				/* Pointer to the direcotry object */
)
{
 800b99c:	b590      	push	{r4, r7, lr}
 800b99e:	b087      	sub	sp, #28
 800b9a0:	af00      	add	r7, sp, #0
 800b9a2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	UINT nent;
	BYTE* dirb = dp->obj.fs->dirbuf;	/* Pointer to the direcotry entry block 85+C0+C1s */
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	681b      	ldr	r3, [r3, #0]
 800b9a8:	691b      	ldr	r3, [r3, #16]
 800b9aa:	60fb      	str	r3, [r7, #12]

	/* Create set sum */
	st_word(dirb + XDIR_SetSum, xdir_sum(dirb));
 800b9ac:	68fb      	ldr	r3, [r7, #12]
 800b9ae:	1c9c      	adds	r4, r3, #2
 800b9b0:	68f8      	ldr	r0, [r7, #12]
 800b9b2:	f7ff fe0e 	bl	800b5d2 <xdir_sum>
 800b9b6:	4603      	mov	r3, r0
 800b9b8:	4619      	mov	r1, r3
 800b9ba:	4620      	mov	r0, r4
 800b9bc:	f7fe f911 	bl	8009be2 <st_word>
	nent = dirb[XDIR_NumSec] + 1;
 800b9c0:	68fb      	ldr	r3, [r7, #12]
 800b9c2:	3301      	adds	r3, #1
 800b9c4:	781b      	ldrb	r3, [r3, #0]
 800b9c6:	3301      	adds	r3, #1
 800b9c8:	613b      	str	r3, [r7, #16]

	/* Store the set of directory to the volume */
	res = dir_sdi(dp, dp->blk_ofs);
 800b9ca:	687b      	ldr	r3, [r7, #4]
 800b9cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b9ce:	4619      	mov	r1, r3
 800b9d0:	6878      	ldr	r0, [r7, #4]
 800b9d2:	f7ff fa06 	bl	800ade2 <dir_sdi>
 800b9d6:	4603      	mov	r3, r0
 800b9d8:	75fb      	strb	r3, [r7, #23]
	while (res == FR_OK) {
 800b9da:	e026      	b.n	800ba2a <store_xdir+0x8e>
		res = move_window(dp->obj.fs, dp->sect);
 800b9dc:	687b      	ldr	r3, [r7, #4]
 800b9de:	681a      	ldr	r2, [r3, #0]
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b9e4:	4619      	mov	r1, r3
 800b9e6:	4610      	mov	r0, r2
 800b9e8:	f7fe fbf8 	bl	800a1dc <move_window>
 800b9ec:	4603      	mov	r3, r0
 800b9ee:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800b9f0:	7dfb      	ldrb	r3, [r7, #23]
 800b9f2:	2b00      	cmp	r3, #0
 800b9f4:	d11d      	bne.n	800ba32 <store_xdir+0x96>
		mem_cpy(dp->dir, dirb, SZDIRE);
 800b9f6:	687b      	ldr	r3, [r7, #4]
 800b9f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b9fa:	2220      	movs	r2, #32
 800b9fc:	68f9      	ldr	r1, [r7, #12]
 800b9fe:	4618      	mov	r0, r3
 800ba00:	f7fe f9be 	bl	8009d80 <mem_cpy>
		dp->obj.fs->wflag = 1;
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	681b      	ldr	r3, [r3, #0]
 800ba08:	2201      	movs	r2, #1
 800ba0a:	70da      	strb	r2, [r3, #3]
		if (--nent == 0) break;
 800ba0c:	693b      	ldr	r3, [r7, #16]
 800ba0e:	3b01      	subs	r3, #1
 800ba10:	613b      	str	r3, [r7, #16]
 800ba12:	693b      	ldr	r3, [r7, #16]
 800ba14:	2b00      	cmp	r3, #0
 800ba16:	d00e      	beq.n	800ba36 <store_xdir+0x9a>
		dirb += SZDIRE;
 800ba18:	68fb      	ldr	r3, [r7, #12]
 800ba1a:	3320      	adds	r3, #32
 800ba1c:	60fb      	str	r3, [r7, #12]
		res = dir_next(dp, 0);
 800ba1e:	2100      	movs	r1, #0
 800ba20:	6878      	ldr	r0, [r7, #4]
 800ba22:	f7ff fa64 	bl	800aeee <dir_next>
 800ba26:	4603      	mov	r3, r0
 800ba28:	75fb      	strb	r3, [r7, #23]
	while (res == FR_OK) {
 800ba2a:	7dfb      	ldrb	r3, [r7, #23]
 800ba2c:	2b00      	cmp	r3, #0
 800ba2e:	d0d5      	beq.n	800b9dc <store_xdir+0x40>
 800ba30:	e002      	b.n	800ba38 <store_xdir+0x9c>
		if (res != FR_OK) break;
 800ba32:	bf00      	nop
 800ba34:	e000      	b.n	800ba38 <store_xdir+0x9c>
		if (--nent == 0) break;
 800ba36:	bf00      	nop
	}
	return (res == FR_OK || res == FR_DISK_ERR) ? res : FR_INT_ERR;
 800ba38:	7dfb      	ldrb	r3, [r7, #23]
 800ba3a:	2b00      	cmp	r3, #0
 800ba3c:	d002      	beq.n	800ba44 <store_xdir+0xa8>
 800ba3e:	7dfb      	ldrb	r3, [r7, #23]
 800ba40:	2b01      	cmp	r3, #1
 800ba42:	d101      	bne.n	800ba48 <store_xdir+0xac>
 800ba44:	7dfb      	ldrb	r3, [r7, #23]
 800ba46:	e000      	b.n	800ba4a <store_xdir+0xae>
 800ba48:	2302      	movs	r3, #2
}
 800ba4a:	4618      	mov	r0, r3
 800ba4c:	371c      	adds	r7, #28
 800ba4e:	46bd      	mov	sp, r7
 800ba50:	bd90      	pop	{r4, r7, pc}

0800ba52 <create_xdir>:
static
void create_xdir (
	BYTE* dirb,			/* Pointer to the direcotry entry block buffer */
	const WCHAR* lfn	/* Pointer to the nul terminated file name */
)
{
 800ba52:	b590      	push	{r4, r7, lr}
 800ba54:	b085      	sub	sp, #20
 800ba56:	af00      	add	r7, sp, #0
 800ba58:	6078      	str	r0, [r7, #4]
 800ba5a:	6039      	str	r1, [r7, #0]
	BYTE nb, nc;
	WCHAR chr;


	/* Create 85+C0 entry */
	mem_set(dirb, 0, 2 * SZDIRE);
 800ba5c:	2240      	movs	r2, #64	@ 0x40
 800ba5e:	2100      	movs	r1, #0
 800ba60:	6878      	ldr	r0, [r7, #4]
 800ba62:	f7fe f9ae 	bl	8009dc2 <mem_set>
	dirb[XDIR_Type] = 0x85;
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	2285      	movs	r2, #133	@ 0x85
 800ba6a:	701a      	strb	r2, [r3, #0]
	dirb[XDIR_Type + SZDIRE] = 0xC0;
 800ba6c:	687b      	ldr	r3, [r7, #4]
 800ba6e:	3320      	adds	r3, #32
 800ba70:	22c0      	movs	r2, #192	@ 0xc0
 800ba72:	701a      	strb	r2, [r3, #0]

	/* Create C1 entries */
	nc = 0; nb = 1; chr = 1; i = SZDIRE * 2;
 800ba74:	2300      	movs	r3, #0
 800ba76:	72bb      	strb	r3, [r7, #10]
 800ba78:	2301      	movs	r3, #1
 800ba7a:	72fb      	strb	r3, [r7, #11]
 800ba7c:	2301      	movs	r3, #1
 800ba7e:	813b      	strh	r3, [r7, #8]
 800ba80:	2340      	movs	r3, #64	@ 0x40
 800ba82:	60fb      	str	r3, [r7, #12]
	do {
		dirb[i++] = 0xC1; dirb[i++] = 0;	/* Entry type C1 */
 800ba84:	68fb      	ldr	r3, [r7, #12]
 800ba86:	1c5a      	adds	r2, r3, #1
 800ba88:	60fa      	str	r2, [r7, #12]
 800ba8a:	687a      	ldr	r2, [r7, #4]
 800ba8c:	4413      	add	r3, r2
 800ba8e:	22c1      	movs	r2, #193	@ 0xc1
 800ba90:	701a      	strb	r2, [r3, #0]
 800ba92:	68fb      	ldr	r3, [r7, #12]
 800ba94:	1c5a      	adds	r2, r3, #1
 800ba96:	60fa      	str	r2, [r7, #12]
 800ba98:	687a      	ldr	r2, [r7, #4]
 800ba9a:	4413      	add	r3, r2
 800ba9c:	2200      	movs	r2, #0
 800ba9e:	701a      	strb	r2, [r3, #0]
		do {	/* Fill name field */
			if (chr && (chr = lfn[nc]) != 0) nc++;	/* Get a character if exist */
 800baa0:	893b      	ldrh	r3, [r7, #8]
 800baa2:	2b00      	cmp	r3, #0
 800baa4:	d00b      	beq.n	800babe <create_xdir+0x6c>
 800baa6:	7abb      	ldrb	r3, [r7, #10]
 800baa8:	005b      	lsls	r3, r3, #1
 800baaa:	683a      	ldr	r2, [r7, #0]
 800baac:	4413      	add	r3, r2
 800baae:	881b      	ldrh	r3, [r3, #0]
 800bab0:	813b      	strh	r3, [r7, #8]
 800bab2:	893b      	ldrh	r3, [r7, #8]
 800bab4:	2b00      	cmp	r3, #0
 800bab6:	d002      	beq.n	800babe <create_xdir+0x6c>
 800bab8:	7abb      	ldrb	r3, [r7, #10]
 800baba:	3301      	adds	r3, #1
 800babc:	72bb      	strb	r3, [r7, #10]
			st_word(dirb + i, chr); 		/* Store it */
 800babe:	687a      	ldr	r2, [r7, #4]
 800bac0:	68fb      	ldr	r3, [r7, #12]
 800bac2:	4413      	add	r3, r2
 800bac4:	893a      	ldrh	r2, [r7, #8]
 800bac6:	4611      	mov	r1, r2
 800bac8:	4618      	mov	r0, r3
 800baca:	f7fe f88a 	bl	8009be2 <st_word>
		} while ((i += 2) % SZDIRE != 0);
 800bace:	68fb      	ldr	r3, [r7, #12]
 800bad0:	3302      	adds	r3, #2
 800bad2:	60fb      	str	r3, [r7, #12]
 800bad4:	68fb      	ldr	r3, [r7, #12]
 800bad6:	f003 031f 	and.w	r3, r3, #31
 800bada:	2b00      	cmp	r3, #0
 800badc:	d1e0      	bne.n	800baa0 <create_xdir+0x4e>
		nb++;
 800bade:	7afb      	ldrb	r3, [r7, #11]
 800bae0:	3301      	adds	r3, #1
 800bae2:	72fb      	strb	r3, [r7, #11]
	} while (lfn[nc]);	/* Fill next entry if any char follows */
 800bae4:	7abb      	ldrb	r3, [r7, #10]
 800bae6:	005b      	lsls	r3, r3, #1
 800bae8:	683a      	ldr	r2, [r7, #0]
 800baea:	4413      	add	r3, r2
 800baec:	881b      	ldrh	r3, [r3, #0]
 800baee:	2b00      	cmp	r3, #0
 800baf0:	d1c8      	bne.n	800ba84 <create_xdir+0x32>

	dirb[XDIR_NumName] = nc;	/* Set name length */
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	3323      	adds	r3, #35	@ 0x23
 800baf6:	7aba      	ldrb	r2, [r7, #10]
 800baf8:	701a      	strb	r2, [r3, #0]
	dirb[XDIR_NumSec] = nb;		/* Set block length */
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	3301      	adds	r3, #1
 800bafe:	7afa      	ldrb	r2, [r7, #11]
 800bb00:	701a      	strb	r2, [r3, #0]
	st_word(dirb + XDIR_NameHash, xname_sum(lfn));	/* Set name hash */
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	f103 0424 	add.w	r4, r3, #36	@ 0x24
 800bb08:	6838      	ldr	r0, [r7, #0]
 800bb0a:	f7ff fd92 	bl	800b632 <xname_sum>
 800bb0e:	4603      	mov	r3, r0
 800bb10:	4619      	mov	r1, r3
 800bb12:	4620      	mov	r0, r4
 800bb14:	f7fe f865 	bl	8009be2 <st_word>
}
 800bb18:	bf00      	nop
 800bb1a:	3714      	adds	r7, #20
 800bb1c:	46bd      	mov	sp, r7
 800bb1e:	bd90      	pop	{r4, r7, pc}

0800bb20 <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 800bb20:	b580      	push	{r7, lr}
 800bb22:	b086      	sub	sp, #24
 800bb24:	af00      	add	r7, sp, #0
 800bb26:	6078      	str	r0, [r7, #4]
 800bb28:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 800bb2a:	2304      	movs	r3, #4
 800bb2c:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	681b      	ldr	r3, [r3, #0]
 800bb32:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
 800bb34:	23ff      	movs	r3, #255	@ 0xff
 800bb36:	757b      	strb	r3, [r7, #21]
 800bb38:	23ff      	movs	r3, #255	@ 0xff
 800bb3a:	753b      	strb	r3, [r7, #20]
#endif

	while (dp->sect) {
 800bb3c:	e09f      	b.n	800bc7e <dir_read+0x15e>
		res = move_window(fs, dp->sect);
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bb42:	4619      	mov	r1, r3
 800bb44:	6938      	ldr	r0, [r7, #16]
 800bb46:	f7fe fb49 	bl	800a1dc <move_window>
 800bb4a:	4603      	mov	r3, r0
 800bb4c:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800bb4e:	7dfb      	ldrb	r3, [r7, #23]
 800bb50:	2b00      	cmp	r3, #0
 800bb52:	f040 809a 	bne.w	800bc8a <dir_read+0x16a>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bb5a:	781b      	ldrb	r3, [r3, #0]
 800bb5c:	75bb      	strb	r3, [r7, #22]
		if (c == 0) {
 800bb5e:	7dbb      	ldrb	r3, [r7, #22]
 800bb60:	2b00      	cmp	r3, #0
 800bb62:	d102      	bne.n	800bb6a <dir_read+0x4a>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 800bb64:	2304      	movs	r3, #4
 800bb66:	75fb      	strb	r3, [r7, #23]
 800bb68:	e096      	b.n	800bc98 <dir_read+0x178>
		}
#if _FS_EXFAT
		if (fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
 800bb6a:	693b      	ldr	r3, [r7, #16]
 800bb6c:	781b      	ldrb	r3, [r3, #0]
 800bb6e:	2b04      	cmp	r3, #4
 800bb70:	d118      	bne.n	800bba4 <dir_read+0x84>
			if (_USE_LABEL && vol) {
				if (c == 0x83) break;	/* Volume label entry? */
			} else {
				if (c == 0x85) {		/* Start of the file entry block? */
 800bb72:	7dbb      	ldrb	r3, [r7, #22]
 800bb74:	2b85      	cmp	r3, #133	@ 0x85
 800bb76:	d179      	bne.n	800bc6c <dir_read+0x14c>
					dp->blk_ofs = dp->dptr;	/* Get location of the block */
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	64da      	str	r2, [r3, #76]	@ 0x4c
					res = load_xdir(dp);	/* Load the entry block */
 800bb80:	6878      	ldr	r0, [r7, #4]
 800bb82:	f7ff fe17 	bl	800b7b4 <load_xdir>
 800bb86:	4603      	mov	r3, r0
 800bb88:	75fb      	strb	r3, [r7, #23]
					if (res == FR_OK) {
 800bb8a:	7dfb      	ldrb	r3, [r7, #23]
 800bb8c:	2b00      	cmp	r3, #0
 800bb8e:	d17e      	bne.n	800bc8e <dir_read+0x16e>
						dp->obj.attr = fs->dirbuf[XDIR_Attr] & AM_MASK;	/* Get attribute */
 800bb90:	693b      	ldr	r3, [r7, #16]
 800bb92:	691b      	ldr	r3, [r3, #16]
 800bb94:	3304      	adds	r3, #4
 800bb96:	781b      	ldrb	r3, [r3, #0]
 800bb98:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800bb9c:	b2da      	uxtb	r2, r3
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	719a      	strb	r2, [r3, #6]
					}
					break;
 800bba2:	e074      	b.n	800bc8e <dir_read+0x16e>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bba8:	330b      	adds	r3, #11
 800bbaa:	781b      	ldrb	r3, [r3, #0]
 800bbac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800bbb0:	73fb      	strb	r3, [r7, #15]
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	7bfa      	ldrb	r2, [r7, #15]
 800bbb6:	719a      	strb	r2, [r3, #6]
#if _USE_LFN != 0	/* LFN configuration */
			if (c == DDEM || c == '.' || (int)((a & ~AM_ARC) == AM_VOL) != vol) {	/* An entry without valid data */
 800bbb8:	7dbb      	ldrb	r3, [r7, #22]
 800bbba:	2be5      	cmp	r3, #229	@ 0xe5
 800bbbc:	d00e      	beq.n	800bbdc <dir_read+0xbc>
 800bbbe:	7dbb      	ldrb	r3, [r7, #22]
 800bbc0:	2b2e      	cmp	r3, #46	@ 0x2e
 800bbc2:	d00b      	beq.n	800bbdc <dir_read+0xbc>
 800bbc4:	7bfb      	ldrb	r3, [r7, #15]
 800bbc6:	f023 0320 	bic.w	r3, r3, #32
 800bbca:	2b08      	cmp	r3, #8
 800bbcc:	bf0c      	ite	eq
 800bbce:	2301      	moveq	r3, #1
 800bbd0:	2300      	movne	r3, #0
 800bbd2:	b2db      	uxtb	r3, r3
 800bbd4:	461a      	mov	r2, r3
 800bbd6:	683b      	ldr	r3, [r7, #0]
 800bbd8:	4293      	cmp	r3, r2
 800bbda:	d002      	beq.n	800bbe2 <dir_read+0xc2>
				ord = 0xFF;
 800bbdc:	23ff      	movs	r3, #255	@ 0xff
 800bbde:	757b      	strb	r3, [r7, #21]
 800bbe0:	e044      	b.n	800bc6c <dir_read+0x14c>
			} else {
				if (a == AM_LFN) {			/* An LFN entry is found */
 800bbe2:	7bfb      	ldrb	r3, [r7, #15]
 800bbe4:	2b0f      	cmp	r3, #15
 800bbe6:	d12f      	bne.n	800bc48 <dir_read+0x128>
					if (c & LLEF) {			/* Is it start of an LFN sequence? */
 800bbe8:	7dbb      	ldrb	r3, [r7, #22]
 800bbea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bbee:	2b00      	cmp	r3, #0
 800bbf0:	d00d      	beq.n	800bc0e <dir_read+0xee>
						sum = dp->dir[LDIR_Chksum];
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bbf6:	7b5b      	ldrb	r3, [r3, #13]
 800bbf8:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;
 800bbfa:	7dbb      	ldrb	r3, [r7, #22]
 800bbfc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bc00:	75bb      	strb	r3, [r7, #22]
 800bc02:	7dbb      	ldrb	r3, [r7, #22]
 800bc04:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	64da      	str	r2, [r3, #76]	@ 0x4c
					}
					/* Check LFN validity and capture it */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && pick_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800bc0e:	7dba      	ldrb	r2, [r7, #22]
 800bc10:	7d7b      	ldrb	r3, [r7, #21]
 800bc12:	429a      	cmp	r2, r3
 800bc14:	d115      	bne.n	800bc42 <dir_read+0x122>
 800bc16:	687b      	ldr	r3, [r7, #4]
 800bc18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bc1a:	330d      	adds	r3, #13
 800bc1c:	781b      	ldrb	r3, [r3, #0]
 800bc1e:	7d3a      	ldrb	r2, [r7, #20]
 800bc20:	429a      	cmp	r2, r3
 800bc22:	d10e      	bne.n	800bc42 <dir_read+0x122>
 800bc24:	693b      	ldr	r3, [r7, #16]
 800bc26:	68da      	ldr	r2, [r3, #12]
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bc2c:	4619      	mov	r1, r3
 800bc2e:	4610      	mov	r0, r2
 800bc30:	f7ff fb3e 	bl	800b2b0 <pick_lfn>
 800bc34:	4603      	mov	r3, r0
 800bc36:	2b00      	cmp	r3, #0
 800bc38:	d003      	beq.n	800bc42 <dir_read+0x122>
 800bc3a:	7d7b      	ldrb	r3, [r7, #21]
 800bc3c:	3b01      	subs	r3, #1
 800bc3e:	b2db      	uxtb	r3, r3
 800bc40:	e000      	b.n	800bc44 <dir_read+0x124>
 800bc42:	23ff      	movs	r3, #255	@ 0xff
 800bc44:	757b      	strb	r3, [r7, #21]
 800bc46:	e011      	b.n	800bc6c <dir_read+0x14c>
				} else {					/* An SFN entry is found */
					if (ord || sum != sum_sfn(dp->dir)) {	/* Is there a valid LFN? */
 800bc48:	7d7b      	ldrb	r3, [r7, #21]
 800bc4a:	2b00      	cmp	r3, #0
 800bc4c:	d109      	bne.n	800bc62 <dir_read+0x142>
 800bc4e:	687b      	ldr	r3, [r7, #4]
 800bc50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bc52:	4618      	mov	r0, r3
 800bc54:	f7ff fc9c 	bl	800b590 <sum_sfn>
 800bc58:	4603      	mov	r3, r0
 800bc5a:	461a      	mov	r2, r3
 800bc5c:	7d3b      	ldrb	r3, [r7, #20]
 800bc5e:	4293      	cmp	r3, r2
 800bc60:	d017      	beq.n	800bc92 <dir_read+0x172>
						dp->blk_ofs = 0xFFFFFFFF;			/* It has no LFN. */
 800bc62:	687b      	ldr	r3, [r7, #4]
 800bc64:	f04f 32ff 	mov.w	r2, #4294967295
 800bc68:	64da      	str	r2, [r3, #76]	@ 0x4c
					}
					break;
 800bc6a:	e012      	b.n	800bc92 <dir_read+0x172>
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 800bc6c:	2100      	movs	r1, #0
 800bc6e:	6878      	ldr	r0, [r7, #4]
 800bc70:	f7ff f93d 	bl	800aeee <dir_next>
 800bc74:	4603      	mov	r3, r0
 800bc76:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800bc78:	7dfb      	ldrb	r3, [r7, #23]
 800bc7a:	2b00      	cmp	r3, #0
 800bc7c:	d10b      	bne.n	800bc96 <dir_read+0x176>
	while (dp->sect) {
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bc82:	2b00      	cmp	r3, #0
 800bc84:	f47f af5b 	bne.w	800bb3e <dir_read+0x1e>
 800bc88:	e006      	b.n	800bc98 <dir_read+0x178>
		if (res != FR_OK) break;
 800bc8a:	bf00      	nop
 800bc8c:	e004      	b.n	800bc98 <dir_read+0x178>
					break;
 800bc8e:	bf00      	nop
 800bc90:	e002      	b.n	800bc98 <dir_read+0x178>
					break;
 800bc92:	bf00      	nop
 800bc94:	e000      	b.n	800bc98 <dir_read+0x178>
		if (res != FR_OK) break;
 800bc96:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 800bc98:	7dfb      	ldrb	r3, [r7, #23]
 800bc9a:	2b00      	cmp	r3, #0
 800bc9c:	d002      	beq.n	800bca4 <dir_read+0x184>
 800bc9e:	687b      	ldr	r3, [r7, #4]
 800bca0:	2200      	movs	r2, #0
 800bca2:	639a      	str	r2, [r3, #56]	@ 0x38
	return res;
 800bca4:	7dfb      	ldrb	r3, [r7, #23]
}
 800bca6:	4618      	mov	r0, r3
 800bca8:	3718      	adds	r7, #24
 800bcaa:	46bd      	mov	sp, r7
 800bcac:	bd80      	pop	{r7, pc}

0800bcae <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800bcae:	b590      	push	{r4, r7, lr}
 800bcb0:	b089      	sub	sp, #36	@ 0x24
 800bcb2:	af00      	add	r7, sp, #0
 800bcb4:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800bcb6:	687b      	ldr	r3, [r7, #4]
 800bcb8:	681b      	ldr	r3, [r3, #0]
 800bcba:	60fb      	str	r3, [r7, #12]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800bcbc:	2100      	movs	r1, #0
 800bcbe:	6878      	ldr	r0, [r7, #4]
 800bcc0:	f7ff f88f 	bl	800ade2 <dir_sdi>
 800bcc4:	4603      	mov	r3, r0
 800bcc6:	77fb      	strb	r3, [r7, #31]
	if (res != FR_OK) return res;
 800bcc8:	7ffb      	ldrb	r3, [r7, #31]
 800bcca:	2b00      	cmp	r3, #0
 800bccc:	d001      	beq.n	800bcd2 <dir_find+0x24>
 800bcce:	7ffb      	ldrb	r3, [r7, #31]
 800bcd0:	e113      	b.n	800befa <dir_find+0x24c>
#if _FS_EXFAT
	if (fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
 800bcd2:	68fb      	ldr	r3, [r7, #12]
 800bcd4:	781b      	ldrb	r3, [r3, #0]
 800bcd6:	2b04      	cmp	r3, #4
 800bcd8:	d165      	bne.n	800bda6 <dir_find+0xf8>
		BYTE nc;
		UINT di, ni;
		WORD hash = xname_sum(fs->lfnbuf);		/* Hash value of the name to find */
 800bcda:	68fb      	ldr	r3, [r7, #12]
 800bcdc:	68db      	ldr	r3, [r3, #12]
 800bcde:	4618      	mov	r0, r3
 800bce0:	f7ff fca7 	bl	800b632 <xname_sum>
 800bce4:	4603      	mov	r3, r0
 800bce6:	813b      	strh	r3, [r7, #8]

		while ((res = dir_read(dp, 0)) == FR_OK) {	/* Read an item */
 800bce8:	e050      	b.n	800bd8c <dir_find+0xde>
#if _MAX_LFN < 255
			if (fs->dirbuf[XDIR_NumName] > _MAX_LFN) continue;			/* Skip comparison if inaccessible object name */
#endif
			if (ld_word(fs->dirbuf + XDIR_NameHash) != hash) continue;	/* Skip comparison if hash mismatched */
 800bcea:	68fb      	ldr	r3, [r7, #12]
 800bcec:	691b      	ldr	r3, [r3, #16]
 800bcee:	3324      	adds	r3, #36	@ 0x24
 800bcf0:	4618      	mov	r0, r3
 800bcf2:	f7fd fe5f 	bl	80099b4 <ld_word>
 800bcf6:	4603      	mov	r3, r0
 800bcf8:	461a      	mov	r2, r3
 800bcfa:	893b      	ldrh	r3, [r7, #8]
 800bcfc:	4293      	cmp	r3, r2
 800bcfe:	d144      	bne.n	800bd8a <dir_find+0xdc>
			for (nc = fs->dirbuf[XDIR_NumName], di = SZDIRE * 2, ni = 0; nc; nc--, di += 2, ni++) {	/* Compare the name */
 800bd00:	68fb      	ldr	r3, [r7, #12]
 800bd02:	691b      	ldr	r3, [r3, #16]
 800bd04:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 800bd08:	76fb      	strb	r3, [r7, #27]
 800bd0a:	2340      	movs	r3, #64	@ 0x40
 800bd0c:	617b      	str	r3, [r7, #20]
 800bd0e:	2300      	movs	r3, #0
 800bd10:	613b      	str	r3, [r7, #16]
 800bd12:	e029      	b.n	800bd68 <dir_find+0xba>
				if ((di % SZDIRE) == 0) di += 2;
 800bd14:	697b      	ldr	r3, [r7, #20]
 800bd16:	f003 031f 	and.w	r3, r3, #31
 800bd1a:	2b00      	cmp	r3, #0
 800bd1c:	d102      	bne.n	800bd24 <dir_find+0x76>
 800bd1e:	697b      	ldr	r3, [r7, #20]
 800bd20:	3302      	adds	r3, #2
 800bd22:	617b      	str	r3, [r7, #20]
				if (ff_wtoupper(ld_word(fs->dirbuf + di)) != ff_wtoupper(fs->lfnbuf[ni])) break;
 800bd24:	68fb      	ldr	r3, [r7, #12]
 800bd26:	691a      	ldr	r2, [r3, #16]
 800bd28:	697b      	ldr	r3, [r7, #20]
 800bd2a:	4413      	add	r3, r2
 800bd2c:	4618      	mov	r0, r3
 800bd2e:	f7fd fe41 	bl	80099b4 <ld_word>
 800bd32:	4603      	mov	r3, r0
 800bd34:	4618      	mov	r0, r3
 800bd36:	f002 fc41 	bl	800e5bc <ff_wtoupper>
 800bd3a:	4603      	mov	r3, r0
 800bd3c:	461c      	mov	r4, r3
 800bd3e:	68fb      	ldr	r3, [r7, #12]
 800bd40:	68da      	ldr	r2, [r3, #12]
 800bd42:	693b      	ldr	r3, [r7, #16]
 800bd44:	005b      	lsls	r3, r3, #1
 800bd46:	4413      	add	r3, r2
 800bd48:	881b      	ldrh	r3, [r3, #0]
 800bd4a:	4618      	mov	r0, r3
 800bd4c:	f002 fc36 	bl	800e5bc <ff_wtoupper>
 800bd50:	4603      	mov	r3, r0
 800bd52:	429c      	cmp	r4, r3
 800bd54:	d10c      	bne.n	800bd70 <dir_find+0xc2>
			for (nc = fs->dirbuf[XDIR_NumName], di = SZDIRE * 2, ni = 0; nc; nc--, di += 2, ni++) {	/* Compare the name */
 800bd56:	7efb      	ldrb	r3, [r7, #27]
 800bd58:	3b01      	subs	r3, #1
 800bd5a:	76fb      	strb	r3, [r7, #27]
 800bd5c:	697b      	ldr	r3, [r7, #20]
 800bd5e:	3302      	adds	r3, #2
 800bd60:	617b      	str	r3, [r7, #20]
 800bd62:	693b      	ldr	r3, [r7, #16]
 800bd64:	3301      	adds	r3, #1
 800bd66:	613b      	str	r3, [r7, #16]
 800bd68:	7efb      	ldrb	r3, [r7, #27]
 800bd6a:	2b00      	cmp	r3, #0
 800bd6c:	d1d2      	bne.n	800bd14 <dir_find+0x66>
 800bd6e:	e000      	b.n	800bd72 <dir_find+0xc4>
				if (ff_wtoupper(ld_word(fs->dirbuf + di)) != ff_wtoupper(fs->lfnbuf[ni])) break;
 800bd70:	bf00      	nop
			}
			if (nc == 0 && !fs->lfnbuf[ni]) break;	/* Name matched? */
 800bd72:	7efb      	ldrb	r3, [r7, #27]
 800bd74:	2b00      	cmp	r3, #0
 800bd76:	d109      	bne.n	800bd8c <dir_find+0xde>
 800bd78:	68fb      	ldr	r3, [r7, #12]
 800bd7a:	68da      	ldr	r2, [r3, #12]
 800bd7c:	693b      	ldr	r3, [r7, #16]
 800bd7e:	005b      	lsls	r3, r3, #1
 800bd80:	4413      	add	r3, r2
 800bd82:	881b      	ldrh	r3, [r3, #0]
 800bd84:	2b00      	cmp	r3, #0
 800bd86:	d00b      	beq.n	800bda0 <dir_find+0xf2>
 800bd88:	e000      	b.n	800bd8c <dir_find+0xde>
			if (ld_word(fs->dirbuf + XDIR_NameHash) != hash) continue;	/* Skip comparison if hash mismatched */
 800bd8a:	bf00      	nop
		while ((res = dir_read(dp, 0)) == FR_OK) {	/* Read an item */
 800bd8c:	2100      	movs	r1, #0
 800bd8e:	6878      	ldr	r0, [r7, #4]
 800bd90:	f7ff fec6 	bl	800bb20 <dir_read>
 800bd94:	4603      	mov	r3, r0
 800bd96:	77fb      	strb	r3, [r7, #31]
 800bd98:	7ffb      	ldrb	r3, [r7, #31]
 800bd9a:	2b00      	cmp	r3, #0
 800bd9c:	d0a5      	beq.n	800bcea <dir_find+0x3c>
 800bd9e:	e000      	b.n	800bda2 <dir_find+0xf4>
			if (nc == 0 && !fs->lfnbuf[ni]) break;	/* Name matched? */
 800bda0:	bf00      	nop
		}
		return res;
 800bda2:	7ffb      	ldrb	r3, [r7, #31]
 800bda4:	e0a9      	b.n	800befa <dir_find+0x24c>
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800bda6:	23ff      	movs	r3, #255	@ 0xff
 800bda8:	773b      	strb	r3, [r7, #28]
 800bdaa:	7f3b      	ldrb	r3, [r7, #28]
 800bdac:	777b      	strb	r3, [r7, #29]
 800bdae:	687b      	ldr	r3, [r7, #4]
 800bdb0:	f04f 32ff 	mov.w	r2, #4294967295
 800bdb4:	64da      	str	r2, [r3, #76]	@ 0x4c
#endif
	do {
		res = move_window(fs, dp->sect);
 800bdb6:	687b      	ldr	r3, [r7, #4]
 800bdb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bdba:	4619      	mov	r1, r3
 800bdbc:	68f8      	ldr	r0, [r7, #12]
 800bdbe:	f7fe fa0d 	bl	800a1dc <move_window>
 800bdc2:	4603      	mov	r3, r0
 800bdc4:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) break;
 800bdc6:	7ffb      	ldrb	r3, [r7, #31]
 800bdc8:	2b00      	cmp	r3, #0
 800bdca:	f040 8090 	bne.w	800beee <dir_find+0x240>
		c = dp->dir[DIR_Name];
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bdd2:	781b      	ldrb	r3, [r3, #0]
 800bdd4:	77bb      	strb	r3, [r7, #30]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800bdd6:	7fbb      	ldrb	r3, [r7, #30]
 800bdd8:	2b00      	cmp	r3, #0
 800bdda:	d102      	bne.n	800bde2 <dir_find+0x134>
 800bddc:	2304      	movs	r3, #4
 800bdde:	77fb      	strb	r3, [r7, #31]
 800bde0:	e08a      	b.n	800bef8 <dir_find+0x24a>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 800bde2:	687b      	ldr	r3, [r7, #4]
 800bde4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bde6:	330b      	adds	r3, #11
 800bde8:	781b      	ldrb	r3, [r3, #0]
 800bdea:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800bdee:	72fb      	strb	r3, [r7, #11]
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	7afa      	ldrb	r2, [r7, #11]
 800bdf4:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800bdf6:	7fbb      	ldrb	r3, [r7, #30]
 800bdf8:	2be5      	cmp	r3, #229	@ 0xe5
 800bdfa:	d007      	beq.n	800be0c <dir_find+0x15e>
 800bdfc:	7afb      	ldrb	r3, [r7, #11]
 800bdfe:	f003 0308 	and.w	r3, r3, #8
 800be02:	2b00      	cmp	r3, #0
 800be04:	d009      	beq.n	800be1a <dir_find+0x16c>
 800be06:	7afb      	ldrb	r3, [r7, #11]
 800be08:	2b0f      	cmp	r3, #15
 800be0a:	d006      	beq.n	800be1a <dir_find+0x16c>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800be0c:	23ff      	movs	r3, #255	@ 0xff
 800be0e:	777b      	strb	r3, [r7, #29]
 800be10:	687b      	ldr	r3, [r7, #4]
 800be12:	f04f 32ff 	mov.w	r2, #4294967295
 800be16:	64da      	str	r2, [r3, #76]	@ 0x4c
 800be18:	e05e      	b.n	800bed8 <dir_find+0x22a>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800be1a:	7afb      	ldrb	r3, [r7, #11]
 800be1c:	2b0f      	cmp	r3, #15
 800be1e:	d136      	bne.n	800be8e <dir_find+0x1e0>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
 800be26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800be2a:	2b00      	cmp	r3, #0
 800be2c:	d154      	bne.n	800bed8 <dir_find+0x22a>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800be2e:	7fbb      	ldrb	r3, [r7, #30]
 800be30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800be34:	2b00      	cmp	r3, #0
 800be36:	d00d      	beq.n	800be54 <dir_find+0x1a6>
						sum = dp->dir[LDIR_Chksum];
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800be3c:	7b5b      	ldrb	r3, [r3, #13]
 800be3e:	773b      	strb	r3, [r7, #28]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 800be40:	7fbb      	ldrb	r3, [r7, #30]
 800be42:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800be46:	77bb      	strb	r3, [r7, #30]
 800be48:	7fbb      	ldrb	r3, [r7, #30]
 800be4a:	777b      	strb	r3, [r7, #29]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 800be4c:	687b      	ldr	r3, [r7, #4]
 800be4e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	64da      	str	r2, [r3, #76]	@ 0x4c
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800be54:	7fba      	ldrb	r2, [r7, #30]
 800be56:	7f7b      	ldrb	r3, [r7, #29]
 800be58:	429a      	cmp	r2, r3
 800be5a:	d115      	bne.n	800be88 <dir_find+0x1da>
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800be60:	330d      	adds	r3, #13
 800be62:	781b      	ldrb	r3, [r3, #0]
 800be64:	7f3a      	ldrb	r2, [r7, #28]
 800be66:	429a      	cmp	r2, r3
 800be68:	d10e      	bne.n	800be88 <dir_find+0x1da>
 800be6a:	68fb      	ldr	r3, [r7, #12]
 800be6c:	68da      	ldr	r2, [r3, #12]
 800be6e:	687b      	ldr	r3, [r7, #4]
 800be70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800be72:	4619      	mov	r1, r3
 800be74:	4610      	mov	r0, r2
 800be76:	f7ff f9ab 	bl	800b1d0 <cmp_lfn>
 800be7a:	4603      	mov	r3, r0
 800be7c:	2b00      	cmp	r3, #0
 800be7e:	d003      	beq.n	800be88 <dir_find+0x1da>
 800be80:	7f7b      	ldrb	r3, [r7, #29]
 800be82:	3b01      	subs	r3, #1
 800be84:	b2db      	uxtb	r3, r3
 800be86:	e000      	b.n	800be8a <dir_find+0x1dc>
 800be88:	23ff      	movs	r3, #255	@ 0xff
 800be8a:	777b      	strb	r3, [r7, #29]
 800be8c:	e024      	b.n	800bed8 <dir_find+0x22a>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800be8e:	7f7b      	ldrb	r3, [r7, #29]
 800be90:	2b00      	cmp	r3, #0
 800be92:	d109      	bne.n	800bea8 <dir_find+0x1fa>
 800be94:	687b      	ldr	r3, [r7, #4]
 800be96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800be98:	4618      	mov	r0, r3
 800be9a:	f7ff fb79 	bl	800b590 <sum_sfn>
 800be9e:	4603      	mov	r3, r0
 800bea0:	461a      	mov	r2, r3
 800bea2:	7f3b      	ldrb	r3, [r7, #28]
 800bea4:	4293      	cmp	r3, r2
 800bea6:	d024      	beq.n	800bef2 <dir_find+0x244>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
 800beae:	f003 0301 	and.w	r3, r3, #1
 800beb2:	2b00      	cmp	r3, #0
 800beb4:	d10a      	bne.n	800becc <dir_find+0x21e>
 800beb6:	687b      	ldr	r3, [r7, #4]
 800beb8:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800beba:	687b      	ldr	r3, [r7, #4]
 800bebc:	3340      	adds	r3, #64	@ 0x40
 800bebe:	220b      	movs	r2, #11
 800bec0:	4619      	mov	r1, r3
 800bec2:	f7fd ff99 	bl	8009df8 <mem_cmp>
 800bec6:	4603      	mov	r3, r0
 800bec8:	2b00      	cmp	r3, #0
 800beca:	d014      	beq.n	800bef6 <dir_find+0x248>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800becc:	23ff      	movs	r3, #255	@ 0xff
 800bece:	777b      	strb	r3, [r7, #29]
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	f04f 32ff 	mov.w	r2, #4294967295
 800bed6:	64da      	str	r2, [r3, #76]	@ 0x4c
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800bed8:	2100      	movs	r1, #0
 800beda:	6878      	ldr	r0, [r7, #4]
 800bedc:	f7ff f807 	bl	800aeee <dir_next>
 800bee0:	4603      	mov	r3, r0
 800bee2:	77fb      	strb	r3, [r7, #31]
	} while (res == FR_OK);
 800bee4:	7ffb      	ldrb	r3, [r7, #31]
 800bee6:	2b00      	cmp	r3, #0
 800bee8:	f43f af65 	beq.w	800bdb6 <dir_find+0x108>
 800beec:	e004      	b.n	800bef8 <dir_find+0x24a>
		if (res != FR_OK) break;
 800beee:	bf00      	nop
 800bef0:	e002      	b.n	800bef8 <dir_find+0x24a>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800bef2:	bf00      	nop
 800bef4:	e000      	b.n	800bef8 <dir_find+0x24a>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800bef6:	bf00      	nop

	return res;
 800bef8:	7ffb      	ldrb	r3, [r7, #31]
}
 800befa:	4618      	mov	r0, r3
 800befc:	3724      	adds	r7, #36	@ 0x24
 800befe:	46bd      	mov	sp, r7
 800bf00:	bd90      	pop	{r4, r7, pc}
	...

0800bf04 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800bf04:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800bf08:	b0a0      	sub	sp, #128	@ 0x80
 800bf0a:	af00      	add	r7, sp, #0
 800bf0c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	681b      	ldr	r3, [r3, #0]
 800bf12:	66fb      	str	r3, [r7, #108]	@ 0x6c
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
 800bf1a:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800bf1e:	2b00      	cmp	r3, #0
 800bf20:	d001      	beq.n	800bf26 <dir_register+0x22>
 800bf22:	2306      	movs	r3, #6
 800bf24:	e18e      	b.n	800c244 <dir_register+0x340>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 800bf26:	2300      	movs	r3, #0
 800bf28:	677b      	str	r3, [r7, #116]	@ 0x74
 800bf2a:	e002      	b.n	800bf32 <dir_register+0x2e>
 800bf2c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800bf2e:	3301      	adds	r3, #1
 800bf30:	677b      	str	r3, [r7, #116]	@ 0x74
 800bf32:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bf34:	68da      	ldr	r2, [r3, #12]
 800bf36:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800bf38:	005b      	lsls	r3, r3, #1
 800bf3a:	4413      	add	r3, r2
 800bf3c:	881b      	ldrh	r3, [r3, #0]
 800bf3e:	2b00      	cmp	r3, #0
 800bf40:	d1f4      	bne.n	800bf2c <dir_register+0x28>

#if _FS_EXFAT
	if (fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
 800bf42:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bf44:	781b      	ldrb	r3, [r3, #0]
 800bf46:	2b04      	cmp	r3, #4
 800bf48:	f040 809f 	bne.w	800c08a <dir_register+0x186>
		DIR dj;

		nent = (nlen + 14) / 15 + 2;	/* Number of entries to allocate (85+C0+C1s) */
 800bf4c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800bf4e:	330e      	adds	r3, #14
 800bf50:	4aa2      	ldr	r2, [pc, #648]	@ (800c1dc <dir_register+0x2d8>)
 800bf52:	fba2 2303 	umull	r2, r3, r2, r3
 800bf56:	08db      	lsrs	r3, r3, #3
 800bf58:	3302      	adds	r3, #2
 800bf5a:	673b      	str	r3, [r7, #112]	@ 0x70
		res = dir_alloc(dp, nent);		/* Allocate entries */
 800bf5c:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 800bf5e:	6878      	ldr	r0, [r7, #4]
 800bf60:	f7ff f89a 	bl	800b098 <dir_alloc>
 800bf64:	4603      	mov	r3, r0
 800bf66:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
		if (res != FR_OK) return res;
 800bf6a:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800bf6e:	2b00      	cmp	r3, #0
 800bf70:	d002      	beq.n	800bf78 <dir_register+0x74>
 800bf72:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800bf76:	e165      	b.n	800c244 <dir_register+0x340>
		dp->blk_ofs = dp->dptr - SZDIRE * (nent - 1);	/* Set the allocated entry block offset */
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800bf7c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800bf7e:	3b01      	subs	r3, #1
 800bf80:	015b      	lsls	r3, r3, #5
 800bf82:	1ad2      	subs	r2, r2, r3
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	64da      	str	r2, [r3, #76]	@ 0x4c

		if (dp->obj.sclust != 0 && (dp->obj.stat & 4)) {	/* Has the sub-directory been stretched? */
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	689b      	ldr	r3, [r3, #8]
 800bf8c:	2b00      	cmp	r3, #0
 800bf8e:	d072      	beq.n	800c076 <dir_register+0x172>
 800bf90:	687b      	ldr	r3, [r7, #4]
 800bf92:	79db      	ldrb	r3, [r3, #7]
 800bf94:	f003 0304 	and.w	r3, r3, #4
 800bf98:	2b00      	cmp	r3, #0
 800bf9a:	d06c      	beq.n	800c076 <dir_register+0x172>
			dp->obj.objsize += (DWORD)fs->csize * SS(fs);	/* Increase the directory size by cluster size */
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800bfa2:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800bfa4:	8949      	ldrh	r1, [r1, #10]
 800bfa6:	0249      	lsls	r1, r1, #9
 800bfa8:	2000      	movs	r0, #0
 800bfaa:	460c      	mov	r4, r1
 800bfac:	4605      	mov	r5, r0
 800bfae:	eb12 0804 	adds.w	r8, r2, r4
 800bfb2:	eb43 0905 	adc.w	r9, r3, r5
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	e9c3 8904 	strd	r8, r9, [r3, #16]
			res = fill_first_frag(&dp->obj);				/* Fill first fragment on the FAT if needed */
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	4618      	mov	r0, r3
 800bfc0:	f7fe fcb6 	bl	800a930 <fill_first_frag>
 800bfc4:	4603      	mov	r3, r0
 800bfc6:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
			if (res != FR_OK) return res;
 800bfca:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800bfce:	2b00      	cmp	r3, #0
 800bfd0:	d002      	beq.n	800bfd8 <dir_register+0xd4>
 800bfd2:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800bfd6:	e135      	b.n	800c244 <dir_register+0x340>
			res = fill_last_frag(&dp->obj, dp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
 800bfd8:	6878      	ldr	r0, [r7, #4]
 800bfda:	687b      	ldr	r3, [r7, #4]
 800bfdc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bfde:	f04f 32ff 	mov.w	r2, #4294967295
 800bfe2:	4619      	mov	r1, r3
 800bfe4:	f7fe fcd3 	bl	800a98e <fill_last_frag>
 800bfe8:	4603      	mov	r3, r0
 800bfea:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
			if (res != FR_OK) return res;
 800bfee:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800bff2:	2b00      	cmp	r3, #0
 800bff4:	d002      	beq.n	800bffc <dir_register+0xf8>
 800bff6:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800bffa:	e123      	b.n	800c244 <dir_register+0x340>
			res = load_obj_dir(&dj, &dp->obj);				/* Load the object status */
 800bffc:	687a      	ldr	r2, [r7, #4]
 800bffe:	f107 0308 	add.w	r3, r7, #8
 800c002:	4611      	mov	r1, r2
 800c004:	4618      	mov	r0, r3
 800c006:	f7ff fc93 	bl	800b930 <load_obj_dir>
 800c00a:	4603      	mov	r3, r0
 800c00c:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
			if (res != FR_OK) return res;
 800c010:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800c014:	2b00      	cmp	r3, #0
 800c016:	d002      	beq.n	800c01e <dir_register+0x11a>
 800c018:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800c01c:	e112      	b.n	800c244 <dir_register+0x340>
			st_qword(fs->dirbuf + XDIR_FileSize, dp->obj.objsize);		/* Update the allocation status */
 800c01e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c020:	691b      	ldr	r3, [r3, #16]
 800c022:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800c026:	687b      	ldr	r3, [r7, #4]
 800c028:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800c02c:	4608      	mov	r0, r1
 800c02e:	f7fd fe1f 	bl	8009c70 <st_qword>
			st_qword(fs->dirbuf + XDIR_ValidFileSize, dp->obj.objsize);
 800c032:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c034:	691b      	ldr	r3, [r3, #16]
 800c036:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800c040:	4608      	mov	r0, r1
 800c042:	f7fd fe15 	bl	8009c70 <st_qword>
			fs->dirbuf[XDIR_GenFlags] = dp->obj.stat | 1;
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	79da      	ldrb	r2, [r3, #7]
 800c04a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c04c:	691b      	ldr	r3, [r3, #16]
 800c04e:	3321      	adds	r3, #33	@ 0x21
 800c050:	f042 0201 	orr.w	r2, r2, #1
 800c054:	b2d2      	uxtb	r2, r2
 800c056:	701a      	strb	r2, [r3, #0]
			res = store_xdir(&dj);							/* Store the object status */
 800c058:	f107 0308 	add.w	r3, r7, #8
 800c05c:	4618      	mov	r0, r3
 800c05e:	f7ff fc9d 	bl	800b99c <store_xdir>
 800c062:	4603      	mov	r3, r0
 800c064:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
			if (res != FR_OK) return res;
 800c068:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800c06c:	2b00      	cmp	r3, #0
 800c06e:	d002      	beq.n	800c076 <dir_register+0x172>
 800c070:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800c074:	e0e6      	b.n	800c244 <dir_register+0x340>
		}

		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
 800c076:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c078:	691a      	ldr	r2, [r3, #16]
 800c07a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c07c:	68db      	ldr	r3, [r3, #12]
 800c07e:	4619      	mov	r1, r3
 800c080:	4610      	mov	r0, r2
 800c082:	f7ff fce6 	bl	800ba52 <create_xdir>
		return FR_OK;
 800c086:	2300      	movs	r3, #0
 800c088:	e0dc      	b.n	800c244 <dir_register+0x340>
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 800c090:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800c094:	220c      	movs	r2, #12
 800c096:	4618      	mov	r0, r3
 800c098:	f7fd fe72 	bl	8009d80 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800c09c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800c0a0:	f003 0301 	and.w	r3, r3, #1
 800c0a4:	2b00      	cmp	r3, #0
 800c0a6:	d033      	beq.n	800c110 <dir_register+0x20c>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	2240      	movs	r2, #64	@ 0x40
 800c0ac:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b
		for (n = 1; n < 100; n++) {
 800c0b0:	2301      	movs	r3, #1
 800c0b2:	67bb      	str	r3, [r7, #120]	@ 0x78
 800c0b4:	e016      	b.n	800c0e4 <dir_register+0x1e0>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	f103 0040 	add.w	r0, r3, #64	@ 0x40
 800c0bc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c0be:	68da      	ldr	r2, [r3, #12]
 800c0c0:	f107 015c 	add.w	r1, r7, #92	@ 0x5c
 800c0c4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c0c6:	f7ff f9bf 	bl	800b448 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800c0ca:	6878      	ldr	r0, [r7, #4]
 800c0cc:	f7ff fdef 	bl	800bcae <dir_find>
 800c0d0:	4603      	mov	r3, r0
 800c0d2:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
			if (res != FR_OK) break;
 800c0d6:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800c0da:	2b00      	cmp	r3, #0
 800c0dc:	d106      	bne.n	800c0ec <dir_register+0x1e8>
		for (n = 1; n < 100; n++) {
 800c0de:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c0e0:	3301      	adds	r3, #1
 800c0e2:	67bb      	str	r3, [r7, #120]	@ 0x78
 800c0e4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c0e6:	2b63      	cmp	r3, #99	@ 0x63
 800c0e8:	d9e5      	bls.n	800c0b6 <dir_register+0x1b2>
 800c0ea:	e000      	b.n	800c0ee <dir_register+0x1ea>
			if (res != FR_OK) break;
 800c0ec:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800c0ee:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c0f0:	2b64      	cmp	r3, #100	@ 0x64
 800c0f2:	d101      	bne.n	800c0f8 <dir_register+0x1f4>
 800c0f4:	2307      	movs	r3, #7
 800c0f6:	e0a5      	b.n	800c244 <dir_register+0x340>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800c0f8:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800c0fc:	2b04      	cmp	r3, #4
 800c0fe:	d002      	beq.n	800c106 <dir_register+0x202>
 800c100:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800c104:	e09e      	b.n	800c244 <dir_register+0x340>
		dp->fn[NSFLAG] = sn[NSFLAG];
 800c106:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800c110:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800c114:	f003 0302 	and.w	r3, r3, #2
 800c118:	2b00      	cmp	r3, #0
 800c11a:	d007      	beq.n	800c12c <dir_register+0x228>
 800c11c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c11e:	330c      	adds	r3, #12
 800c120:	4a2f      	ldr	r2, [pc, #188]	@ (800c1e0 <dir_register+0x2dc>)
 800c122:	fba2 2303 	umull	r2, r3, r2, r3
 800c126:	089b      	lsrs	r3, r3, #2
 800c128:	3301      	adds	r3, #1
 800c12a:	e000      	b.n	800c12e <dir_register+0x22a>
 800c12c:	2301      	movs	r3, #1
 800c12e:	673b      	str	r3, [r7, #112]	@ 0x70
	res = dir_alloc(dp, nent);		/* Allocate entries */
 800c130:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 800c132:	6878      	ldr	r0, [r7, #4]
 800c134:	f7fe ffb0 	bl	800b098 <dir_alloc>
 800c138:	4603      	mov	r3, r0
 800c13a:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800c13e:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800c142:	2b00      	cmp	r3, #0
 800c144:	d14f      	bne.n	800c1e6 <dir_register+0x2e2>
 800c146:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c148:	3b01      	subs	r3, #1
 800c14a:	673b      	str	r3, [r7, #112]	@ 0x70
 800c14c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c14e:	2b00      	cmp	r3, #0
 800c150:	d049      	beq.n	800c1e6 <dir_register+0x2e2>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 800c152:	687b      	ldr	r3, [r7, #4]
 800c154:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c156:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c158:	015b      	lsls	r3, r3, #5
 800c15a:	1ad3      	subs	r3, r2, r3
 800c15c:	4619      	mov	r1, r3
 800c15e:	6878      	ldr	r0, [r7, #4]
 800c160:	f7fe fe3f 	bl	800ade2 <dir_sdi>
 800c164:	4603      	mov	r3, r0
 800c166:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
		if (res == FR_OK) {
 800c16a:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800c16e:	2b00      	cmp	r3, #0
 800c170:	d139      	bne.n	800c1e6 <dir_register+0x2e2>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800c172:	687b      	ldr	r3, [r7, #4]
 800c174:	3340      	adds	r3, #64	@ 0x40
 800c176:	4618      	mov	r0, r3
 800c178:	f7ff fa0a 	bl	800b590 <sum_sfn>
 800c17c:	4603      	mov	r3, r0
 800c17e:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 800c182:	687b      	ldr	r3, [r7, #4]
 800c184:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c186:	4619      	mov	r1, r3
 800c188:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800c18a:	f7fe f827 	bl	800a1dc <move_window>
 800c18e:	4603      	mov	r3, r0
 800c190:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
				if (res != FR_OK) break;
 800c194:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800c198:	2b00      	cmp	r3, #0
 800c19a:	d123      	bne.n	800c1e4 <dir_register+0x2e0>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 800c19c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c19e:	68d8      	ldr	r0, [r3, #12]
 800c1a0:	687b      	ldr	r3, [r7, #4]
 800c1a2:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 800c1a4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c1a6:	b2da      	uxtb	r2, r3
 800c1a8:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 800c1ac:	f7ff f8e4 	bl	800b378 <put_lfn>
				fs->wflag = 1;
 800c1b0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c1b2:	2201      	movs	r2, #1
 800c1b4:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 800c1b6:	2100      	movs	r1, #0
 800c1b8:	6878      	ldr	r0, [r7, #4]
 800c1ba:	f7fe fe98 	bl	800aeee <dir_next>
 800c1be:	4603      	mov	r3, r0
 800c1c0:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
			} while (res == FR_OK && --nent);
 800c1c4:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800c1c8:	2b00      	cmp	r3, #0
 800c1ca:	d10c      	bne.n	800c1e6 <dir_register+0x2e2>
 800c1cc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c1ce:	3b01      	subs	r3, #1
 800c1d0:	673b      	str	r3, [r7, #112]	@ 0x70
 800c1d2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c1d4:	2b00      	cmp	r3, #0
 800c1d6:	d1d4      	bne.n	800c182 <dir_register+0x27e>
 800c1d8:	e005      	b.n	800c1e6 <dir_register+0x2e2>
 800c1da:	bf00      	nop
 800c1dc:	88888889 	.word	0x88888889
 800c1e0:	4ec4ec4f 	.word	0x4ec4ec4f
				if (res != FR_OK) break;
 800c1e4:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800c1e6:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800c1ea:	2b00      	cmp	r3, #0
 800c1ec:	d128      	bne.n	800c240 <dir_register+0x33c>
		res = move_window(fs, dp->sect);
 800c1ee:	687b      	ldr	r3, [r7, #4]
 800c1f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c1f2:	4619      	mov	r1, r3
 800c1f4:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800c1f6:	f7fd fff1 	bl	800a1dc <move_window>
 800c1fa:	4603      	mov	r3, r0
 800c1fc:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
		if (res == FR_OK) {
 800c200:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800c204:	2b00      	cmp	r3, #0
 800c206:	d11b      	bne.n	800c240 <dir_register+0x33c>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c20c:	2220      	movs	r2, #32
 800c20e:	2100      	movs	r1, #0
 800c210:	4618      	mov	r0, r3
 800c212:	f7fd fdd6 	bl	8009dc2 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800c216:	687b      	ldr	r3, [r7, #4]
 800c218:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	3340      	adds	r3, #64	@ 0x40
 800c21e:	220b      	movs	r2, #11
 800c220:	4619      	mov	r1, r3
 800c222:	f7fd fdad 	bl	8009d80 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 800c226:	687b      	ldr	r3, [r7, #4]
 800c228:	f893 204b 	ldrb.w	r2, [r3, #75]	@ 0x4b
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c230:	330c      	adds	r3, #12
 800c232:	f002 0218 	and.w	r2, r2, #24
 800c236:	b2d2      	uxtb	r2, r2
 800c238:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 800c23a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c23c:	2201      	movs	r2, #1
 800c23e:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800c240:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800c244:	4618      	mov	r0, r3
 800c246:	3780      	adds	r7, #128	@ 0x80
 800c248:	46bd      	mov	sp, r7
 800c24a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800c24e:	bf00      	nop

0800c250 <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 800c250:	b5b0      	push	{r4, r5, r7, lr}
 800c252:	b088      	sub	sp, #32
 800c254:	af00      	add	r7, sp, #0
 800c256:	6078      	str	r0, [r7, #4]
 800c258:	6039      	str	r1, [r7, #0]
	UINT i, j;
	TCHAR c;
	DWORD tm;
#if _USE_LFN != 0
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
 800c25a:	687b      	ldr	r3, [r7, #4]
 800c25c:	681b      	ldr	r3, [r3, #0]
 800c25e:	613b      	str	r3, [r7, #16]
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 800c260:	683b      	ldr	r3, [r7, #0]
 800c262:	2200      	movs	r2, #0
 800c264:	769a      	strb	r2, [r3, #26]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800c266:	687b      	ldr	r3, [r7, #4]
 800c268:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c26a:	2b00      	cmp	r3, #0
 800c26c:	f000 80e7 	beq.w	800c43e <get_fileinfo+0x1ee>

#if _USE_LFN != 0	/* LFN configuration */
#if _FS_EXFAT
	if (fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
 800c270:	693b      	ldr	r3, [r7, #16]
 800c272:	781b      	ldrb	r3, [r3, #0]
 800c274:	2b04      	cmp	r3, #4
 800c276:	d106      	bne.n	800c286 <get_fileinfo+0x36>
		get_xdir_info(fs->dirbuf, fno);
 800c278:	693b      	ldr	r3, [r7, #16]
 800c27a:	691b      	ldr	r3, [r3, #16]
 800c27c:	6839      	ldr	r1, [r7, #0]
 800c27e:	4618      	mov	r0, r3
 800c280:	f7ff fa07 	bl	800b692 <get_xdir_info>
		return;
 800c284:	e0dc      	b.n	800c440 <get_fileinfo+0x1f0>
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		if (dp->blk_ofs != 0xFFFFFFFF) {	/* Get LFN if available */
 800c286:	687b      	ldr	r3, [r7, #4]
 800c288:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c28a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c28e:	d040      	beq.n	800c312 <get_fileinfo+0xc2>
			i = j = 0;
 800c290:	2300      	movs	r3, #0
 800c292:	61bb      	str	r3, [r7, #24]
 800c294:	69bb      	ldr	r3, [r7, #24]
 800c296:	61fb      	str	r3, [r7, #28]
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 800c298:	e029      	b.n	800c2ee <get_fileinfo+0x9e>
#if !_LFN_UNICODE
				w = ff_convert(w, 0);		/* Unicode -> OEM */
 800c29a:	89fb      	ldrh	r3, [r7, #14]
 800c29c:	2100      	movs	r1, #0
 800c29e:	4618      	mov	r0, r3
 800c2a0:	f002 f92e 	bl	800e500 <ff_convert>
 800c2a4:	4603      	mov	r3, r0
 800c2a6:	81fb      	strh	r3, [r7, #14]
				if (w == 0) { i = 0; break; }	/* No LFN if it could not be converted */
 800c2a8:	89fb      	ldrh	r3, [r7, #14]
 800c2aa:	2b00      	cmp	r3, #0
 800c2ac:	d102      	bne.n	800c2b4 <get_fileinfo+0x64>
 800c2ae:	2300      	movs	r3, #0
 800c2b0:	61fb      	str	r3, [r7, #28]
 800c2b2:	e028      	b.n	800c306 <get_fileinfo+0xb6>
				if (_DF1S && w >= 0x100) {	/* Put 1st byte if it is a DBC (always false at SBCS cfg) */
 800c2b4:	89fb      	ldrh	r3, [r7, #14]
 800c2b6:	2bff      	cmp	r3, #255	@ 0xff
 800c2b8:	d90a      	bls.n	800c2d0 <get_fileinfo+0x80>
					fno->fname[i++] = (char)(w >> 8);
 800c2ba:	89fb      	ldrh	r3, [r7, #14]
 800c2bc:	0a1b      	lsrs	r3, r3, #8
 800c2be:	b299      	uxth	r1, r3
 800c2c0:	69fb      	ldr	r3, [r7, #28]
 800c2c2:	1c5a      	adds	r2, r3, #1
 800c2c4:	61fa      	str	r2, [r7, #28]
 800c2c6:	b2c9      	uxtb	r1, r1
 800c2c8:	683a      	ldr	r2, [r7, #0]
 800c2ca:	4413      	add	r3, r2
 800c2cc:	460a      	mov	r2, r1
 800c2ce:	769a      	strb	r2, [r3, #26]
				}
#endif
				if (i >= _MAX_LFN) { i = 0; break; }	/* No LFN if buffer overflow */
 800c2d0:	69fb      	ldr	r3, [r7, #28]
 800c2d2:	2bfe      	cmp	r3, #254	@ 0xfe
 800c2d4:	d902      	bls.n	800c2dc <get_fileinfo+0x8c>
 800c2d6:	2300      	movs	r3, #0
 800c2d8:	61fb      	str	r3, [r7, #28]
 800c2da:	e014      	b.n	800c306 <get_fileinfo+0xb6>
				fno->fname[i++] = (TCHAR)w;
 800c2dc:	69fb      	ldr	r3, [r7, #28]
 800c2de:	1c5a      	adds	r2, r3, #1
 800c2e0:	61fa      	str	r2, [r7, #28]
 800c2e2:	89fa      	ldrh	r2, [r7, #14]
 800c2e4:	b2d1      	uxtb	r1, r2
 800c2e6:	683a      	ldr	r2, [r7, #0]
 800c2e8:	4413      	add	r3, r2
 800c2ea:	460a      	mov	r2, r1
 800c2ec:	769a      	strb	r2, [r3, #26]
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 800c2ee:	693b      	ldr	r3, [r7, #16]
 800c2f0:	68da      	ldr	r2, [r3, #12]
 800c2f2:	69bb      	ldr	r3, [r7, #24]
 800c2f4:	1c59      	adds	r1, r3, #1
 800c2f6:	61b9      	str	r1, [r7, #24]
 800c2f8:	005b      	lsls	r3, r3, #1
 800c2fa:	4413      	add	r3, r2
 800c2fc:	881b      	ldrh	r3, [r3, #0]
 800c2fe:	81fb      	strh	r3, [r7, #14]
 800c300:	89fb      	ldrh	r3, [r7, #14]
 800c302:	2b00      	cmp	r3, #0
 800c304:	d1c9      	bne.n	800c29a <get_fileinfo+0x4a>
			}
			fno->fname[i] = 0;	/* Terminate the LFN */
 800c306:	683a      	ldr	r2, [r7, #0]
 800c308:	69fb      	ldr	r3, [r7, #28]
 800c30a:	4413      	add	r3, r2
 800c30c:	331a      	adds	r3, #26
 800c30e:	2200      	movs	r2, #0
 800c310:	701a      	strb	r2, [r3, #0]
		}
	}

	i = j = 0;
 800c312:	2300      	movs	r3, #0
 800c314:	61bb      	str	r3, [r7, #24]
 800c316:	69bb      	ldr	r3, [r7, #24]
 800c318:	61fb      	str	r3, [r7, #28]
	lfv = fno->fname[i];	/* LFN is exist if non-zero */
 800c31a:	683a      	ldr	r2, [r7, #0]
 800c31c:	69fb      	ldr	r3, [r7, #28]
 800c31e:	4413      	add	r3, r2
 800c320:	331a      	adds	r3, #26
 800c322:	781b      	ldrb	r3, [r3, #0]
 800c324:	81bb      	strh	r3, [r7, #12]
	while (i < 11) {		/* Copy name body and extension */
 800c326:	e04d      	b.n	800c3c4 <get_fileinfo+0x174>
		c = (TCHAR)dp->dir[i++];
 800c328:	687b      	ldr	r3, [r7, #4]
 800c32a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c32c:	69fb      	ldr	r3, [r7, #28]
 800c32e:	1c59      	adds	r1, r3, #1
 800c330:	61f9      	str	r1, [r7, #28]
 800c332:	4413      	add	r3, r2
 800c334:	781b      	ldrb	r3, [r3, #0]
 800c336:	75fb      	strb	r3, [r7, #23]
		if (c == ' ') continue;				/* Skip padding spaces */
 800c338:	7dfb      	ldrb	r3, [r7, #23]
 800c33a:	2b20      	cmp	r3, #32
 800c33c:	d041      	beq.n	800c3c2 <get_fileinfo+0x172>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 800c33e:	7dfb      	ldrb	r3, [r7, #23]
 800c340:	2b05      	cmp	r3, #5
 800c342:	d101      	bne.n	800c348 <get_fileinfo+0xf8>
 800c344:	23e5      	movs	r3, #229	@ 0xe5
 800c346:	75fb      	strb	r3, [r7, #23]
		if (i == 9) {						/* Insert a . if extension is exist */
 800c348:	69fb      	ldr	r3, [r7, #28]
 800c34a:	2b09      	cmp	r3, #9
 800c34c:	d10f      	bne.n	800c36e <get_fileinfo+0x11e>
			if (!lfv) fno->fname[j] = '.';
 800c34e:	89bb      	ldrh	r3, [r7, #12]
 800c350:	2b00      	cmp	r3, #0
 800c352:	d105      	bne.n	800c360 <get_fileinfo+0x110>
 800c354:	683a      	ldr	r2, [r7, #0]
 800c356:	69bb      	ldr	r3, [r7, #24]
 800c358:	4413      	add	r3, r2
 800c35a:	331a      	adds	r3, #26
 800c35c:	222e      	movs	r2, #46	@ 0x2e
 800c35e:	701a      	strb	r2, [r3, #0]
			fno->altname[j++] = '.';
 800c360:	69bb      	ldr	r3, [r7, #24]
 800c362:	1c5a      	adds	r2, r3, #1
 800c364:	61ba      	str	r2, [r7, #24]
 800c366:	683a      	ldr	r2, [r7, #0]
 800c368:	4413      	add	r3, r2
 800c36a:	222e      	movs	r2, #46	@ 0x2e
 800c36c:	735a      	strb	r2, [r3, #13]
			c = c << 8 | dp->dir[i++];
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
		fno->altname[j] = c;
 800c36e:	683a      	ldr	r2, [r7, #0]
 800c370:	69bb      	ldr	r3, [r7, #24]
 800c372:	4413      	add	r3, r2
 800c374:	330d      	adds	r3, #13
 800c376:	7dfa      	ldrb	r2, [r7, #23]
 800c378:	701a      	strb	r2, [r3, #0]
		if (!lfv) {
 800c37a:	89bb      	ldrh	r3, [r7, #12]
 800c37c:	2b00      	cmp	r3, #0
 800c37e:	d11c      	bne.n	800c3ba <get_fileinfo+0x16a>
			if (IsUpper(c) && (dp->dir[DIR_NTres] & ((i >= 9) ? NS_EXT : NS_BODY))) {
 800c380:	7dfb      	ldrb	r3, [r7, #23]
 800c382:	2b40      	cmp	r3, #64	@ 0x40
 800c384:	d913      	bls.n	800c3ae <get_fileinfo+0x15e>
 800c386:	7dfb      	ldrb	r3, [r7, #23]
 800c388:	2b5a      	cmp	r3, #90	@ 0x5a
 800c38a:	d810      	bhi.n	800c3ae <get_fileinfo+0x15e>
 800c38c:	687b      	ldr	r3, [r7, #4]
 800c38e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c390:	330c      	adds	r3, #12
 800c392:	781b      	ldrb	r3, [r3, #0]
 800c394:	461a      	mov	r2, r3
 800c396:	69fb      	ldr	r3, [r7, #28]
 800c398:	2b08      	cmp	r3, #8
 800c39a:	d901      	bls.n	800c3a0 <get_fileinfo+0x150>
 800c39c:	2310      	movs	r3, #16
 800c39e:	e000      	b.n	800c3a2 <get_fileinfo+0x152>
 800c3a0:	2308      	movs	r3, #8
 800c3a2:	4013      	ands	r3, r2
 800c3a4:	2b00      	cmp	r3, #0
 800c3a6:	d002      	beq.n	800c3ae <get_fileinfo+0x15e>
				c += 0x20;			/* To lower */
 800c3a8:	7dfb      	ldrb	r3, [r7, #23]
 800c3aa:	3320      	adds	r3, #32
 800c3ac:	75fb      	strb	r3, [r7, #23]
			}
			fno->fname[j] = c;
 800c3ae:	683a      	ldr	r2, [r7, #0]
 800c3b0:	69bb      	ldr	r3, [r7, #24]
 800c3b2:	4413      	add	r3, r2
 800c3b4:	331a      	adds	r3, #26
 800c3b6:	7dfa      	ldrb	r2, [r7, #23]
 800c3b8:	701a      	strb	r2, [r3, #0]
		}
		j++;
 800c3ba:	69bb      	ldr	r3, [r7, #24]
 800c3bc:	3301      	adds	r3, #1
 800c3be:	61bb      	str	r3, [r7, #24]
 800c3c0:	e000      	b.n	800c3c4 <get_fileinfo+0x174>
		if (c == ' ') continue;				/* Skip padding spaces */
 800c3c2:	bf00      	nop
	while (i < 11) {		/* Copy name body and extension */
 800c3c4:	69fb      	ldr	r3, [r7, #28]
 800c3c6:	2b0a      	cmp	r3, #10
 800c3c8:	d9ae      	bls.n	800c328 <get_fileinfo+0xd8>
	}
	if (!lfv) {
 800c3ca:	89bb      	ldrh	r3, [r7, #12]
 800c3cc:	2b00      	cmp	r3, #0
 800c3ce:	d10d      	bne.n	800c3ec <get_fileinfo+0x19c>
		fno->fname[j] = 0;
 800c3d0:	683a      	ldr	r2, [r7, #0]
 800c3d2:	69bb      	ldr	r3, [r7, #24]
 800c3d4:	4413      	add	r3, r2
 800c3d6:	331a      	adds	r3, #26
 800c3d8:	2200      	movs	r2, #0
 800c3da:	701a      	strb	r2, [r3, #0]
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c3e0:	330c      	adds	r3, #12
 800c3e2:	781b      	ldrb	r3, [r3, #0]
 800c3e4:	2b00      	cmp	r3, #0
 800c3e6:	d101      	bne.n	800c3ec <get_fileinfo+0x19c>
 800c3e8:	2300      	movs	r3, #0
 800c3ea:	61bb      	str	r3, [r7, #24]
	}
	fno->altname[j] = 0;	/* Terminate the SFN */
 800c3ec:	683a      	ldr	r2, [r7, #0]
 800c3ee:	69bb      	ldr	r3, [r7, #24]
 800c3f0:	4413      	add	r3, r2
 800c3f2:	330d      	adds	r3, #13
 800c3f4:	2200      	movs	r2, #0
 800c3f6:	701a      	strb	r2, [r3, #0]
		fno->fname[j++] = c;
	}
	fno->fname[j] = 0;
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 800c3f8:	687b      	ldr	r3, [r7, #4]
 800c3fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c3fc:	7ada      	ldrb	r2, [r3, #11]
 800c3fe:	683b      	ldr	r3, [r7, #0]
 800c400:	731a      	strb	r2, [r3, #12]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 800c402:	687b      	ldr	r3, [r7, #4]
 800c404:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c406:	331c      	adds	r3, #28
 800c408:	4618      	mov	r0, r3
 800c40a:	f7fd faec 	bl	80099e6 <ld_dword>
 800c40e:	4603      	mov	r3, r0
 800c410:	2200      	movs	r2, #0
 800c412:	461c      	mov	r4, r3
 800c414:	4615      	mov	r5, r2
 800c416:	683b      	ldr	r3, [r7, #0]
 800c418:	e9c3 4500 	strd	r4, r5, [r3]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 800c41c:	687b      	ldr	r3, [r7, #4]
 800c41e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c420:	3316      	adds	r3, #22
 800c422:	4618      	mov	r0, r3
 800c424:	f7fd fadf 	bl	80099e6 <ld_dword>
 800c428:	60b8      	str	r0, [r7, #8]
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 800c42a:	68bb      	ldr	r3, [r7, #8]
 800c42c:	b29a      	uxth	r2, r3
 800c42e:	683b      	ldr	r3, [r7, #0]
 800c430:	815a      	strh	r2, [r3, #10]
 800c432:	68bb      	ldr	r3, [r7, #8]
 800c434:	0c1b      	lsrs	r3, r3, #16
 800c436:	b29a      	uxth	r2, r3
 800c438:	683b      	ldr	r3, [r7, #0]
 800c43a:	811a      	strh	r2, [r3, #8]
 800c43c:	e000      	b.n	800c440 <get_fileinfo+0x1f0>
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800c43e:	bf00      	nop
}
 800c440:	3720      	adds	r7, #32
 800c442:	46bd      	mov	sp, r7
 800c444:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800c448 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800c448:	b580      	push	{r7, lr}
 800c44a:	b08a      	sub	sp, #40	@ 0x28
 800c44c:	af00      	add	r7, sp, #0
 800c44e:	6078      	str	r0, [r7, #4]
 800c450:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 800c452:	683b      	ldr	r3, [r7, #0]
 800c454:	681b      	ldr	r3, [r3, #0]
 800c456:	613b      	str	r3, [r7, #16]
 800c458:	687b      	ldr	r3, [r7, #4]
 800c45a:	681b      	ldr	r3, [r3, #0]
 800c45c:	68db      	ldr	r3, [r3, #12]
 800c45e:	60fb      	str	r3, [r7, #12]
 800c460:	2300      	movs	r3, #0
 800c462:	617b      	str	r3, [r7, #20]
 800c464:	697b      	ldr	r3, [r7, #20]
 800c466:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 800c468:	69bb      	ldr	r3, [r7, #24]
 800c46a:	1c5a      	adds	r2, r3, #1
 800c46c:	61ba      	str	r2, [r7, #24]
 800c46e:	693a      	ldr	r2, [r7, #16]
 800c470:	4413      	add	r3, r2
 800c472:	781b      	ldrb	r3, [r3, #0]
 800c474:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 800c476:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c478:	2b1f      	cmp	r3, #31
 800c47a:	d96a      	bls.n	800c552 <create_name+0x10a>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 800c47c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c47e:	2b2f      	cmp	r3, #47	@ 0x2f
 800c480:	d006      	beq.n	800c490 <create_name+0x48>
 800c482:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c484:	2b5c      	cmp	r3, #92	@ 0x5c
 800c486:	d110      	bne.n	800c4aa <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800c488:	e002      	b.n	800c490 <create_name+0x48>
 800c48a:	69bb      	ldr	r3, [r7, #24]
 800c48c:	3301      	adds	r3, #1
 800c48e:	61bb      	str	r3, [r7, #24]
 800c490:	693a      	ldr	r2, [r7, #16]
 800c492:	69bb      	ldr	r3, [r7, #24]
 800c494:	4413      	add	r3, r2
 800c496:	781b      	ldrb	r3, [r3, #0]
 800c498:	2b2f      	cmp	r3, #47	@ 0x2f
 800c49a:	d0f6      	beq.n	800c48a <create_name+0x42>
 800c49c:	693a      	ldr	r2, [r7, #16]
 800c49e:	69bb      	ldr	r3, [r7, #24]
 800c4a0:	4413      	add	r3, r2
 800c4a2:	781b      	ldrb	r3, [r3, #0]
 800c4a4:	2b5c      	cmp	r3, #92	@ 0x5c
 800c4a6:	d0f0      	beq.n	800c48a <create_name+0x42>
			break;
 800c4a8:	e054      	b.n	800c554 <create_name+0x10c>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800c4aa:	697b      	ldr	r3, [r7, #20]
 800c4ac:	2bfe      	cmp	r3, #254	@ 0xfe
 800c4ae:	d901      	bls.n	800c4b4 <create_name+0x6c>
 800c4b0:	2306      	movs	r3, #6
 800c4b2:	e1bf      	b.n	800c834 <create_name+0x3ec>
#if !_LFN_UNICODE
		w &= 0xFF;
 800c4b4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c4b6:	b2db      	uxtb	r3, r3
 800c4b8:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
 800c4ba:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c4bc:	b2db      	uxtb	r3, r3
 800c4be:	2b80      	cmp	r3, #128	@ 0x80
 800c4c0:	d925      	bls.n	800c50e <create_name+0xc6>
 800c4c2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c4c4:	b2db      	uxtb	r3, r3
 800c4c6:	2bff      	cmp	r3, #255	@ 0xff
 800c4c8:	d021      	beq.n	800c50e <create_name+0xc6>
			b = (BYTE)p[si++];			/* Get 2nd byte */
 800c4ca:	69bb      	ldr	r3, [r7, #24]
 800c4cc:	1c5a      	adds	r2, r3, #1
 800c4ce:	61ba      	str	r2, [r7, #24]
 800c4d0:	693a      	ldr	r2, [r7, #16]
 800c4d2:	4413      	add	r3, r2
 800c4d4:	781b      	ldrb	r3, [r3, #0]
 800c4d6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			w = (w << 8) + b;			/* Create a DBC */
 800c4da:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c4dc:	021b      	lsls	r3, r3, #8
 800c4de:	b29a      	uxth	r2, r3
 800c4e0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c4e4:	b29b      	uxth	r3, r3
 800c4e6:	4413      	add	r3, r2
 800c4e8:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
 800c4ea:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c4ee:	2b3f      	cmp	r3, #63	@ 0x3f
 800c4f0:	d903      	bls.n	800c4fa <create_name+0xb2>
 800c4f2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c4f6:	2b7e      	cmp	r3, #126	@ 0x7e
 800c4f8:	d909      	bls.n	800c50e <create_name+0xc6>
 800c4fa:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800c4fe:	2b00      	cmp	r3, #0
 800c500:	da03      	bge.n	800c50a <create_name+0xc2>
 800c502:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c506:	2bff      	cmp	r3, #255	@ 0xff
 800c508:	d101      	bne.n	800c50e <create_name+0xc6>
 800c50a:	2306      	movs	r3, #6
 800c50c:	e192      	b.n	800c834 <create_name+0x3ec>
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 800c50e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c510:	2101      	movs	r1, #1
 800c512:	4618      	mov	r0, r3
 800c514:	f001 fff4 	bl	800e500 <ff_convert>
 800c518:	4603      	mov	r3, r0
 800c51a:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 800c51c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c51e:	2b00      	cmp	r3, #0
 800c520:	d101      	bne.n	800c526 <create_name+0xde>
 800c522:	2306      	movs	r3, #6
 800c524:	e186      	b.n	800c834 <create_name+0x3ec>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800c526:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c528:	2b7f      	cmp	r3, #127	@ 0x7f
 800c52a:	d809      	bhi.n	800c540 <create_name+0xf8>
 800c52c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c52e:	4619      	mov	r1, r3
 800c530:	489a      	ldr	r0, [pc, #616]	@ (800c79c <create_name+0x354>)
 800c532:	f7fd fc88 	bl	8009e46 <chk_chr>
 800c536:	4603      	mov	r3, r0
 800c538:	2b00      	cmp	r3, #0
 800c53a:	d001      	beq.n	800c540 <create_name+0xf8>
 800c53c:	2306      	movs	r3, #6
 800c53e:	e179      	b.n	800c834 <create_name+0x3ec>
		lfn[di++] = w;					/* Store the Unicode character */
 800c540:	697b      	ldr	r3, [r7, #20]
 800c542:	1c5a      	adds	r2, r3, #1
 800c544:	617a      	str	r2, [r7, #20]
 800c546:	005b      	lsls	r3, r3, #1
 800c548:	68fa      	ldr	r2, [r7, #12]
 800c54a:	4413      	add	r3, r2
 800c54c:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800c54e:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 800c550:	e78a      	b.n	800c468 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 800c552:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800c554:	693a      	ldr	r2, [r7, #16]
 800c556:	69bb      	ldr	r3, [r7, #24]
 800c558:	441a      	add	r2, r3
 800c55a:	683b      	ldr	r3, [r7, #0]
 800c55c:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800c55e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c560:	2b1f      	cmp	r3, #31
 800c562:	d801      	bhi.n	800c568 <create_name+0x120>
 800c564:	2304      	movs	r3, #4
 800c566:	e000      	b.n	800c56a <create_name+0x122>
 800c568:	2300      	movs	r3, #0
 800c56a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800c56e:	e011      	b.n	800c594 <create_name+0x14c>
		w = lfn[di - 1];
 800c570:	697b      	ldr	r3, [r7, #20]
 800c572:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800c576:	3b01      	subs	r3, #1
 800c578:	005b      	lsls	r3, r3, #1
 800c57a:	68fa      	ldr	r2, [r7, #12]
 800c57c:	4413      	add	r3, r2
 800c57e:	881b      	ldrh	r3, [r3, #0]
 800c580:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w != ' ' && w != '.') break;
 800c582:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c584:	2b20      	cmp	r3, #32
 800c586:	d002      	beq.n	800c58e <create_name+0x146>
 800c588:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c58a:	2b2e      	cmp	r3, #46	@ 0x2e
 800c58c:	d106      	bne.n	800c59c <create_name+0x154>
		di--;
 800c58e:	697b      	ldr	r3, [r7, #20]
 800c590:	3b01      	subs	r3, #1
 800c592:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800c594:	697b      	ldr	r3, [r7, #20]
 800c596:	2b00      	cmp	r3, #0
 800c598:	d1ea      	bne.n	800c570 <create_name+0x128>
 800c59a:	e000      	b.n	800c59e <create_name+0x156>
		if (w != ' ' && w != '.') break;
 800c59c:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 800c59e:	697b      	ldr	r3, [r7, #20]
 800c5a0:	005b      	lsls	r3, r3, #1
 800c5a2:	68fa      	ldr	r2, [r7, #12]
 800c5a4:	4413      	add	r3, r2
 800c5a6:	2200      	movs	r2, #0
 800c5a8:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 800c5aa:	697b      	ldr	r3, [r7, #20]
 800c5ac:	2b00      	cmp	r3, #0
 800c5ae:	d101      	bne.n	800c5b4 <create_name+0x16c>
 800c5b0:	2306      	movs	r3, #6
 800c5b2:	e13f      	b.n	800c834 <create_name+0x3ec>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 800c5b4:	687b      	ldr	r3, [r7, #4]
 800c5b6:	3340      	adds	r3, #64	@ 0x40
 800c5b8:	220b      	movs	r2, #11
 800c5ba:	2120      	movs	r1, #32
 800c5bc:	4618      	mov	r0, r3
 800c5be:	f7fd fc00 	bl	8009dc2 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800c5c2:	2300      	movs	r3, #0
 800c5c4:	61bb      	str	r3, [r7, #24]
 800c5c6:	e002      	b.n	800c5ce <create_name+0x186>
 800c5c8:	69bb      	ldr	r3, [r7, #24]
 800c5ca:	3301      	adds	r3, #1
 800c5cc:	61bb      	str	r3, [r7, #24]
 800c5ce:	69bb      	ldr	r3, [r7, #24]
 800c5d0:	005b      	lsls	r3, r3, #1
 800c5d2:	68fa      	ldr	r2, [r7, #12]
 800c5d4:	4413      	add	r3, r2
 800c5d6:	881b      	ldrh	r3, [r3, #0]
 800c5d8:	2b20      	cmp	r3, #32
 800c5da:	d0f5      	beq.n	800c5c8 <create_name+0x180>
 800c5dc:	69bb      	ldr	r3, [r7, #24]
 800c5de:	005b      	lsls	r3, r3, #1
 800c5e0:	68fa      	ldr	r2, [r7, #12]
 800c5e2:	4413      	add	r3, r2
 800c5e4:	881b      	ldrh	r3, [r3, #0]
 800c5e6:	2b2e      	cmp	r3, #46	@ 0x2e
 800c5e8:	d0ee      	beq.n	800c5c8 <create_name+0x180>
	if (si) cf |= NS_LOSS | NS_LFN;
 800c5ea:	69bb      	ldr	r3, [r7, #24]
 800c5ec:	2b00      	cmp	r3, #0
 800c5ee:	d009      	beq.n	800c604 <create_name+0x1bc>
 800c5f0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c5f4:	f043 0303 	orr.w	r3, r3, #3
 800c5f8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 800c5fc:	e002      	b.n	800c604 <create_name+0x1bc>
 800c5fe:	697b      	ldr	r3, [r7, #20]
 800c600:	3b01      	subs	r3, #1
 800c602:	617b      	str	r3, [r7, #20]
 800c604:	697b      	ldr	r3, [r7, #20]
 800c606:	2b00      	cmp	r3, #0
 800c608:	d009      	beq.n	800c61e <create_name+0x1d6>
 800c60a:	697b      	ldr	r3, [r7, #20]
 800c60c:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800c610:	3b01      	subs	r3, #1
 800c612:	005b      	lsls	r3, r3, #1
 800c614:	68fa      	ldr	r2, [r7, #12]
 800c616:	4413      	add	r3, r2
 800c618:	881b      	ldrh	r3, [r3, #0]
 800c61a:	2b2e      	cmp	r3, #46	@ 0x2e
 800c61c:	d1ef      	bne.n	800c5fe <create_name+0x1b6>

	i = b = 0; ni = 8;
 800c61e:	2300      	movs	r3, #0
 800c620:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800c624:	2300      	movs	r3, #0
 800c626:	623b      	str	r3, [r7, #32]
 800c628:	2308      	movs	r3, #8
 800c62a:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 800c62c:	69bb      	ldr	r3, [r7, #24]
 800c62e:	1c5a      	adds	r2, r3, #1
 800c630:	61ba      	str	r2, [r7, #24]
 800c632:	005b      	lsls	r3, r3, #1
 800c634:	68fa      	ldr	r2, [r7, #12]
 800c636:	4413      	add	r3, r2
 800c638:	881b      	ldrh	r3, [r3, #0]
 800c63a:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) break;					/* Break on end of the LFN */
 800c63c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c63e:	2b00      	cmp	r3, #0
 800c640:	f000 80aa 	beq.w	800c798 <create_name+0x350>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800c644:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c646:	2b20      	cmp	r3, #32
 800c648:	d006      	beq.n	800c658 <create_name+0x210>
 800c64a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c64c:	2b2e      	cmp	r3, #46	@ 0x2e
 800c64e:	d10a      	bne.n	800c666 <create_name+0x21e>
 800c650:	69ba      	ldr	r2, [r7, #24]
 800c652:	697b      	ldr	r3, [r7, #20]
 800c654:	429a      	cmp	r2, r3
 800c656:	d006      	beq.n	800c666 <create_name+0x21e>
			cf |= NS_LOSS | NS_LFN; continue;
 800c658:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c65c:	f043 0303 	orr.w	r3, r3, #3
 800c660:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800c664:	e097      	b.n	800c796 <create_name+0x34e>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800c666:	6a3a      	ldr	r2, [r7, #32]
 800c668:	69fb      	ldr	r3, [r7, #28]
 800c66a:	429a      	cmp	r2, r3
 800c66c:	d203      	bcs.n	800c676 <create_name+0x22e>
 800c66e:	69ba      	ldr	r2, [r7, #24]
 800c670:	697b      	ldr	r3, [r7, #20]
 800c672:	429a      	cmp	r2, r3
 800c674:	d123      	bne.n	800c6be <create_name+0x276>
			if (ni == 11) {				/* Long extension */
 800c676:	69fb      	ldr	r3, [r7, #28]
 800c678:	2b0b      	cmp	r3, #11
 800c67a:	d106      	bne.n	800c68a <create_name+0x242>
				cf |= NS_LOSS | NS_LFN; break;
 800c67c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c680:	f043 0303 	orr.w	r3, r3, #3
 800c684:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800c688:	e08d      	b.n	800c7a6 <create_name+0x35e>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800c68a:	69ba      	ldr	r2, [r7, #24]
 800c68c:	697b      	ldr	r3, [r7, #20]
 800c68e:	429a      	cmp	r2, r3
 800c690:	d005      	beq.n	800c69e <create_name+0x256>
 800c692:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c696:	f043 0303 	orr.w	r3, r3, #3
 800c69a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
			if (si > di) break;			/* No extension */
 800c69e:	69ba      	ldr	r2, [r7, #24]
 800c6a0:	697b      	ldr	r3, [r7, #20]
 800c6a2:	429a      	cmp	r2, r3
 800c6a4:	d87e      	bhi.n	800c7a4 <create_name+0x35c>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800c6a6:	697b      	ldr	r3, [r7, #20]
 800c6a8:	61bb      	str	r3, [r7, #24]
 800c6aa:	2308      	movs	r3, #8
 800c6ac:	623b      	str	r3, [r7, #32]
 800c6ae:	230b      	movs	r3, #11
 800c6b0:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 800c6b2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c6b6:	009b      	lsls	r3, r3, #2
 800c6b8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800c6bc:	e06b      	b.n	800c796 <create_name+0x34e>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 800c6be:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c6c0:	2b7f      	cmp	r3, #127	@ 0x7f
 800c6c2:	d910      	bls.n	800c6e6 <create_name+0x29e>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
 800c6c4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c6c6:	4618      	mov	r0, r3
 800c6c8:	f001 ff78 	bl	800e5bc <ff_wtoupper>
 800c6cc:	4603      	mov	r3, r0
 800c6ce:	2100      	movs	r1, #0
 800c6d0:	4618      	mov	r0, r3
 800c6d2:	f001 ff15 	bl	800e500 <ff_convert>
 800c6d6:	4603      	mov	r3, r0
 800c6d8:	84bb      	strh	r3, [r7, #36]	@ 0x24
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 800c6da:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c6de:	f043 0302 	orr.w	r3, r3, #2
 800c6e2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
		}

		if (_DF1S && w >= 0x100) {		/* Is this DBC? (always false at SBCS cfg) */
 800c6e6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c6e8:	2bff      	cmp	r3, #255	@ 0xff
 800c6ea:	d91a      	bls.n	800c722 <create_name+0x2da>
			if (i >= ni - 1) {
 800c6ec:	69fb      	ldr	r3, [r7, #28]
 800c6ee:	3b01      	subs	r3, #1
 800c6f0:	6a3a      	ldr	r2, [r7, #32]
 800c6f2:	429a      	cmp	r2, r3
 800c6f4:	d308      	bcc.n	800c708 <create_name+0x2c0>
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
 800c6f6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c6fa:	f043 0303 	orr.w	r3, r3, #3
 800c6fe:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800c702:	69fb      	ldr	r3, [r7, #28]
 800c704:	623b      	str	r3, [r7, #32]
 800c706:	e046      	b.n	800c796 <create_name+0x34e>
			}
			dp->fn[i++] = (BYTE)(w >> 8);
 800c708:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c70a:	0a1b      	lsrs	r3, r3, #8
 800c70c:	b299      	uxth	r1, r3
 800c70e:	6a3b      	ldr	r3, [r7, #32]
 800c710:	1c5a      	adds	r2, r3, #1
 800c712:	623a      	str	r2, [r7, #32]
 800c714:	b2c9      	uxtb	r1, r1
 800c716:	687a      	ldr	r2, [r7, #4]
 800c718:	4413      	add	r3, r2
 800c71a:	460a      	mov	r2, r1
 800c71c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800c720:	e02f      	b.n	800c782 <create_name+0x33a>
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800c722:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c724:	2b00      	cmp	r3, #0
 800c726:	d007      	beq.n	800c738 <create_name+0x2f0>
 800c728:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c72a:	4619      	mov	r1, r3
 800c72c:	481c      	ldr	r0, [pc, #112]	@ (800c7a0 <create_name+0x358>)
 800c72e:	f7fd fb8a 	bl	8009e46 <chk_chr>
 800c732:	4603      	mov	r3, r0
 800c734:	2b00      	cmp	r3, #0
 800c736:	d008      	beq.n	800c74a <create_name+0x302>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800c738:	235f      	movs	r3, #95	@ 0x5f
 800c73a:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800c73c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c740:	f043 0303 	orr.w	r3, r3, #3
 800c744:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800c748:	e01b      	b.n	800c782 <create_name+0x33a>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 800c74a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c74c:	2b40      	cmp	r3, #64	@ 0x40
 800c74e:	d909      	bls.n	800c764 <create_name+0x31c>
 800c750:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c752:	2b5a      	cmp	r3, #90	@ 0x5a
 800c754:	d806      	bhi.n	800c764 <create_name+0x31c>
					b |= 2;
 800c756:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c75a:	f043 0302 	orr.w	r3, r3, #2
 800c75e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800c762:	e00e      	b.n	800c782 <create_name+0x33a>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 800c764:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c766:	2b60      	cmp	r3, #96	@ 0x60
 800c768:	d90b      	bls.n	800c782 <create_name+0x33a>
 800c76a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c76c:	2b7a      	cmp	r3, #122	@ 0x7a
 800c76e:	d808      	bhi.n	800c782 <create_name+0x33a>
						b |= 1; w -= 0x20;
 800c770:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c774:	f043 0301 	orr.w	r3, r3, #1
 800c778:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800c77c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c77e:	3b20      	subs	r3, #32
 800c780:	84bb      	strh	r3, [r7, #36]	@ 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 800c782:	6a3b      	ldr	r3, [r7, #32]
 800c784:	1c5a      	adds	r2, r3, #1
 800c786:	623a      	str	r2, [r7, #32]
 800c788:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800c78a:	b2d1      	uxtb	r1, r2
 800c78c:	687a      	ldr	r2, [r7, #4]
 800c78e:	4413      	add	r3, r2
 800c790:	460a      	mov	r2, r1
 800c792:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
		w = lfn[si++];					/* Get an LFN character */
 800c796:	e749      	b.n	800c62c <create_name+0x1e4>
		if (!w) break;					/* Break on end of the LFN */
 800c798:	bf00      	nop
 800c79a:	e004      	b.n	800c7a6 <create_name+0x35e>
 800c79c:	080143c4 	.word	0x080143c4
 800c7a0:	080143d0 	.word	0x080143d0
			if (si > di) break;			/* No extension */
 800c7a4:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800c7a6:	687b      	ldr	r3, [r7, #4]
 800c7a8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800c7ac:	2be5      	cmp	r3, #229	@ 0xe5
 800c7ae:	d103      	bne.n	800c7b8 <create_name+0x370>
 800c7b0:	687b      	ldr	r3, [r7, #4]
 800c7b2:	2205      	movs	r2, #5
 800c7b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

	if (ni == 8) b <<= 2;
 800c7b8:	69fb      	ldr	r3, [r7, #28]
 800c7ba:	2b08      	cmp	r3, #8
 800c7bc:	d104      	bne.n	800c7c8 <create_name+0x380>
 800c7be:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c7c2:	009b      	lsls	r3, r3, #2
 800c7c4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 800c7c8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c7cc:	f003 030c 	and.w	r3, r3, #12
 800c7d0:	2b0c      	cmp	r3, #12
 800c7d2:	d005      	beq.n	800c7e0 <create_name+0x398>
 800c7d4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c7d8:	f003 0303 	and.w	r3, r3, #3
 800c7dc:	2b03      	cmp	r3, #3
 800c7de:	d105      	bne.n	800c7ec <create_name+0x3a4>
 800c7e0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c7e4:	f043 0302 	orr.w	r3, r3, #2
 800c7e8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800c7ec:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c7f0:	f003 0302 	and.w	r3, r3, #2
 800c7f4:	2b00      	cmp	r3, #0
 800c7f6:	d117      	bne.n	800c828 <create_name+0x3e0>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800c7f8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c7fc:	f003 0303 	and.w	r3, r3, #3
 800c800:	2b01      	cmp	r3, #1
 800c802:	d105      	bne.n	800c810 <create_name+0x3c8>
 800c804:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c808:	f043 0310 	orr.w	r3, r3, #16
 800c80c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 800c810:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c814:	f003 030c 	and.w	r3, r3, #12
 800c818:	2b04      	cmp	r3, #4
 800c81a:	d105      	bne.n	800c828 <create_name+0x3e0>
 800c81c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c820:	f043 0308 	orr.w	r3, r3, #8
 800c824:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 800c828:	687b      	ldr	r3, [r7, #4]
 800c82a:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800c82e:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b

	return FR_OK;
 800c832:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 800c834:	4618      	mov	r0, r3
 800c836:	3728      	adds	r7, #40	@ 0x28
 800c838:	46bd      	mov	sp, r7
 800c83a:	bd80      	pop	{r7, pc}

0800c83c <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800c83c:	b580      	push	{r7, lr}
 800c83e:	b086      	sub	sp, #24
 800c840:	af00      	add	r7, sp, #0
 800c842:	6078      	str	r0, [r7, #4]
 800c844:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800c84a:	693b      	ldr	r3, [r7, #16]
 800c84c:	681b      	ldr	r3, [r3, #0]
 800c84e:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800c850:	e002      	b.n	800c858 <follow_path+0x1c>
 800c852:	683b      	ldr	r3, [r7, #0]
 800c854:	3301      	adds	r3, #1
 800c856:	603b      	str	r3, [r7, #0]
 800c858:	683b      	ldr	r3, [r7, #0]
 800c85a:	781b      	ldrb	r3, [r3, #0]
 800c85c:	2b2f      	cmp	r3, #47	@ 0x2f
 800c85e:	d0f8      	beq.n	800c852 <follow_path+0x16>
 800c860:	683b      	ldr	r3, [r7, #0]
 800c862:	781b      	ldrb	r3, [r3, #0]
 800c864:	2b5c      	cmp	r3, #92	@ 0x5c
 800c866:	d0f4      	beq.n	800c852 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800c868:	693b      	ldr	r3, [r7, #16]
 800c86a:	2200      	movs	r2, #0
 800c86c:	609a      	str	r2, [r3, #8]
	}
#if _FS_EXFAT
	obj->n_frag = 0;	/* Invalidate last fragment counter of the object */
 800c86e:	693b      	ldr	r3, [r7, #16]
 800c870:	2200      	movs	r2, #0
 800c872:	61da      	str	r2, [r3, #28]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800c874:	683b      	ldr	r3, [r7, #0]
 800c876:	781b      	ldrb	r3, [r3, #0]
 800c878:	2b1f      	cmp	r3, #31
 800c87a:	d80a      	bhi.n	800c892 <follow_path+0x56>
		dp->fn[NSFLAG] = NS_NONAME;
 800c87c:	687b      	ldr	r3, [r7, #4]
 800c87e:	2280      	movs	r2, #128	@ 0x80
 800c880:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b
		res = dir_sdi(dp, 0);
 800c884:	2100      	movs	r1, #0
 800c886:	6878      	ldr	r0, [r7, #4]
 800c888:	f7fe faab 	bl	800ade2 <dir_sdi>
 800c88c:	4603      	mov	r3, r0
 800c88e:	75fb      	strb	r3, [r7, #23]
 800c890:	e078      	b.n	800c984 <follow_path+0x148>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800c892:	463b      	mov	r3, r7
 800c894:	4619      	mov	r1, r3
 800c896:	6878      	ldr	r0, [r7, #4]
 800c898:	f7ff fdd6 	bl	800c448 <create_name>
 800c89c:	4603      	mov	r3, r0
 800c89e:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800c8a0:	7dfb      	ldrb	r3, [r7, #23]
 800c8a2:	2b00      	cmp	r3, #0
 800c8a4:	d169      	bne.n	800c97a <follow_path+0x13e>
			res = dir_find(dp);				/* Find an object with the segment name */
 800c8a6:	6878      	ldr	r0, [r7, #4]
 800c8a8:	f7ff fa01 	bl	800bcae <dir_find>
 800c8ac:	4603      	mov	r3, r0
 800c8ae:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800c8b0:	687b      	ldr	r3, [r7, #4]
 800c8b2:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
 800c8b6:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800c8b8:	7dfb      	ldrb	r3, [r7, #23]
 800c8ba:	2b00      	cmp	r3, #0
 800c8bc:	d00a      	beq.n	800c8d4 <follow_path+0x98>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800c8be:	7dfb      	ldrb	r3, [r7, #23]
 800c8c0:	2b04      	cmp	r3, #4
 800c8c2:	d15c      	bne.n	800c97e <follow_path+0x142>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800c8c4:	7afb      	ldrb	r3, [r7, #11]
 800c8c6:	f003 0304 	and.w	r3, r3, #4
 800c8ca:	2b00      	cmp	r3, #0
 800c8cc:	d157      	bne.n	800c97e <follow_path+0x142>
 800c8ce:	2305      	movs	r3, #5
 800c8d0:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800c8d2:	e054      	b.n	800c97e <follow_path+0x142>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800c8d4:	7afb      	ldrb	r3, [r7, #11]
 800c8d6:	f003 0304 	and.w	r3, r3, #4
 800c8da:	2b00      	cmp	r3, #0
 800c8dc:	d151      	bne.n	800c982 <follow_path+0x146>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800c8de:	693b      	ldr	r3, [r7, #16]
 800c8e0:	799b      	ldrb	r3, [r3, #6]
 800c8e2:	f003 0310 	and.w	r3, r3, #16
 800c8e6:	2b00      	cmp	r3, #0
 800c8e8:	d102      	bne.n	800c8f0 <follow_path+0xb4>
				res = FR_NO_PATH; break;
 800c8ea:	2305      	movs	r3, #5
 800c8ec:	75fb      	strb	r3, [r7, #23]
 800c8ee:	e049      	b.n	800c984 <follow_path+0x148>
			}
#if _FS_EXFAT
			if (fs->fs_type == FS_EXFAT) {		/* Save containing directory information for next dir */
 800c8f0:	68fb      	ldr	r3, [r7, #12]
 800c8f2:	781b      	ldrb	r3, [r3, #0]
 800c8f4:	2b04      	cmp	r3, #4
 800c8f6:	d130      	bne.n	800c95a <follow_path+0x11e>
				obj->c_scl = obj->sclust;
 800c8f8:	693b      	ldr	r3, [r7, #16]
 800c8fa:	689a      	ldr	r2, [r3, #8]
 800c8fc:	693b      	ldr	r3, [r7, #16]
 800c8fe:	621a      	str	r2, [r3, #32]
				obj->c_size = ((DWORD)obj->objsize & 0xFFFFFF00) | obj->stat;
 800c900:	693b      	ldr	r3, [r7, #16]
 800c902:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800c906:	4613      	mov	r3, r2
 800c908:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800c90c:	693a      	ldr	r2, [r7, #16]
 800c90e:	79d2      	ldrb	r2, [r2, #7]
 800c910:	431a      	orrs	r2, r3
 800c912:	693b      	ldr	r3, [r7, #16]
 800c914:	625a      	str	r2, [r3, #36]	@ 0x24
				obj->c_ofs = dp->blk_ofs;
 800c916:	687b      	ldr	r3, [r7, #4]
 800c918:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c91a:	693b      	ldr	r3, [r7, #16]
 800c91c:	629a      	str	r2, [r3, #40]	@ 0x28
				obj->sclust = ld_dword(fs->dirbuf + XDIR_FstClus);	/* Open next directory */
 800c91e:	68fb      	ldr	r3, [r7, #12]
 800c920:	691b      	ldr	r3, [r3, #16]
 800c922:	3334      	adds	r3, #52	@ 0x34
 800c924:	4618      	mov	r0, r3
 800c926:	f7fd f85e 	bl	80099e6 <ld_dword>
 800c92a:	4602      	mov	r2, r0
 800c92c:	693b      	ldr	r3, [r7, #16]
 800c92e:	609a      	str	r2, [r3, #8]
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
 800c930:	68fb      	ldr	r3, [r7, #12]
 800c932:	691b      	ldr	r3, [r3, #16]
 800c934:	3321      	adds	r3, #33	@ 0x21
 800c936:	781b      	ldrb	r3, [r3, #0]
 800c938:	f003 0302 	and.w	r3, r3, #2
 800c93c:	b2da      	uxtb	r2, r3
 800c93e:	693b      	ldr	r3, [r7, #16]
 800c940:	71da      	strb	r2, [r3, #7]
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
 800c942:	68fb      	ldr	r3, [r7, #12]
 800c944:	691b      	ldr	r3, [r3, #16]
 800c946:	3338      	adds	r3, #56	@ 0x38
 800c948:	4618      	mov	r0, r3
 800c94a:	f7fd f86f 	bl	8009a2c <ld_qword>
 800c94e:	4602      	mov	r2, r0
 800c950:	460b      	mov	r3, r1
 800c952:	6939      	ldr	r1, [r7, #16]
 800c954:	e9c1 2304 	strd	r2, r3, [r1, #16]
 800c958:	e79b      	b.n	800c892 <follow_path+0x56>
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800c95a:	68fb      	ldr	r3, [r7, #12]
 800c95c:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800c960:	687b      	ldr	r3, [r7, #4]
 800c962:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c964:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c968:	4413      	add	r3, r2
 800c96a:	4619      	mov	r1, r3
 800c96c:	68f8      	ldr	r0, [r7, #12]
 800c96e:	f7fe fbef 	bl	800b150 <ld_clust>
 800c972:	4602      	mov	r2, r0
 800c974:	693b      	ldr	r3, [r7, #16]
 800c976:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800c978:	e78b      	b.n	800c892 <follow_path+0x56>
			if (res != FR_OK) break;
 800c97a:	bf00      	nop
 800c97c:	e002      	b.n	800c984 <follow_path+0x148>
				break;
 800c97e:	bf00      	nop
 800c980:	e000      	b.n	800c984 <follow_path+0x148>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800c982:	bf00      	nop
			}
		}
	}

	return res;
 800c984:	7dfb      	ldrb	r3, [r7, #23]
}
 800c986:	4618      	mov	r0, r3
 800c988:	3718      	adds	r7, #24
 800c98a:	46bd      	mov	sp, r7
 800c98c:	bd80      	pop	{r7, pc}

0800c98e <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800c98e:	b480      	push	{r7}
 800c990:	b087      	sub	sp, #28
 800c992:	af00      	add	r7, sp, #0
 800c994:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800c996:	f04f 33ff 	mov.w	r3, #4294967295
 800c99a:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800c99c:	687b      	ldr	r3, [r7, #4]
 800c99e:	681b      	ldr	r3, [r3, #0]
 800c9a0:	2b00      	cmp	r3, #0
 800c9a2:	d031      	beq.n	800ca08 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800c9a4:	687b      	ldr	r3, [r7, #4]
 800c9a6:	681b      	ldr	r3, [r3, #0]
 800c9a8:	617b      	str	r3, [r7, #20]
 800c9aa:	e002      	b.n	800c9b2 <get_ldnumber+0x24>
 800c9ac:	697b      	ldr	r3, [r7, #20]
 800c9ae:	3301      	adds	r3, #1
 800c9b0:	617b      	str	r3, [r7, #20]
 800c9b2:	697b      	ldr	r3, [r7, #20]
 800c9b4:	781b      	ldrb	r3, [r3, #0]
 800c9b6:	2b1f      	cmp	r3, #31
 800c9b8:	d903      	bls.n	800c9c2 <get_ldnumber+0x34>
 800c9ba:	697b      	ldr	r3, [r7, #20]
 800c9bc:	781b      	ldrb	r3, [r3, #0]
 800c9be:	2b3a      	cmp	r3, #58	@ 0x3a
 800c9c0:	d1f4      	bne.n	800c9ac <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800c9c2:	697b      	ldr	r3, [r7, #20]
 800c9c4:	781b      	ldrb	r3, [r3, #0]
 800c9c6:	2b3a      	cmp	r3, #58	@ 0x3a
 800c9c8:	d11c      	bne.n	800ca04 <get_ldnumber+0x76>
			tp = *path;
 800c9ca:	687b      	ldr	r3, [r7, #4]
 800c9cc:	681b      	ldr	r3, [r3, #0]
 800c9ce:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800c9d0:	68fb      	ldr	r3, [r7, #12]
 800c9d2:	1c5a      	adds	r2, r3, #1
 800c9d4:	60fa      	str	r2, [r7, #12]
 800c9d6:	781b      	ldrb	r3, [r3, #0]
 800c9d8:	3b30      	subs	r3, #48	@ 0x30
 800c9da:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800c9dc:	68bb      	ldr	r3, [r7, #8]
 800c9de:	2b09      	cmp	r3, #9
 800c9e0:	d80e      	bhi.n	800ca00 <get_ldnumber+0x72>
 800c9e2:	68fa      	ldr	r2, [r7, #12]
 800c9e4:	697b      	ldr	r3, [r7, #20]
 800c9e6:	429a      	cmp	r2, r3
 800c9e8:	d10a      	bne.n	800ca00 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800c9ea:	68bb      	ldr	r3, [r7, #8]
 800c9ec:	2b00      	cmp	r3, #0
 800c9ee:	d107      	bne.n	800ca00 <get_ldnumber+0x72>
					vol = (int)i;
 800c9f0:	68bb      	ldr	r3, [r7, #8]
 800c9f2:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800c9f4:	697b      	ldr	r3, [r7, #20]
 800c9f6:	3301      	adds	r3, #1
 800c9f8:	617b      	str	r3, [r7, #20]
 800c9fa:	687b      	ldr	r3, [r7, #4]
 800c9fc:	697a      	ldr	r2, [r7, #20]
 800c9fe:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800ca00:	693b      	ldr	r3, [r7, #16]
 800ca02:	e002      	b.n	800ca0a <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800ca04:	2300      	movs	r3, #0
 800ca06:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800ca08:	693b      	ldr	r3, [r7, #16]
}
 800ca0a:	4618      	mov	r0, r3
 800ca0c:	371c      	adds	r7, #28
 800ca0e:	46bd      	mov	sp, r7
 800ca10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca14:	4770      	bx	lr
	...

0800ca18 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800ca18:	b580      	push	{r7, lr}
 800ca1a:	b082      	sub	sp, #8
 800ca1c:	af00      	add	r7, sp, #0
 800ca1e:	6078      	str	r0, [r7, #4]
 800ca20:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800ca22:	687b      	ldr	r3, [r7, #4]
 800ca24:	2200      	movs	r2, #0
 800ca26:	70da      	strb	r2, [r3, #3]
 800ca28:	687b      	ldr	r3, [r7, #4]
 800ca2a:	f04f 32ff 	mov.w	r2, #4294967295
 800ca2e:	635a      	str	r2, [r3, #52]	@ 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800ca30:	6839      	ldr	r1, [r7, #0]
 800ca32:	6878      	ldr	r0, [r7, #4]
 800ca34:	f7fd fbd2 	bl	800a1dc <move_window>
 800ca38:	4603      	mov	r3, r0
 800ca3a:	2b00      	cmp	r3, #0
 800ca3c:	d001      	beq.n	800ca42 <check_fs+0x2a>
 800ca3e:	2304      	movs	r3, #4
 800ca40:	e044      	b.n	800cacc <check_fs+0xb4>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800ca42:	687b      	ldr	r3, [r7, #4]
 800ca44:	3338      	adds	r3, #56	@ 0x38
 800ca46:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800ca4a:	4618      	mov	r0, r3
 800ca4c:	f7fc ffb2 	bl	80099b4 <ld_word>
 800ca50:	4603      	mov	r3, r0
 800ca52:	461a      	mov	r2, r3
 800ca54:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800ca58:	429a      	cmp	r2, r3
 800ca5a:	d001      	beq.n	800ca60 <check_fs+0x48>
 800ca5c:	2303      	movs	r3, #3
 800ca5e:	e035      	b.n	800cacc <check_fs+0xb4>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800ca66:	2be9      	cmp	r3, #233	@ 0xe9
 800ca68:	d009      	beq.n	800ca7e <check_fs+0x66>
 800ca6a:	687b      	ldr	r3, [r7, #4]
 800ca6c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800ca70:	2beb      	cmp	r3, #235	@ 0xeb
 800ca72:	d11e      	bne.n	800cab2 <check_fs+0x9a>
 800ca74:	687b      	ldr	r3, [r7, #4]
 800ca76:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 800ca7a:	2b90      	cmp	r3, #144	@ 0x90
 800ca7c:	d119      	bne.n	800cab2 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800ca7e:	687b      	ldr	r3, [r7, #4]
 800ca80:	3338      	adds	r3, #56	@ 0x38
 800ca82:	3336      	adds	r3, #54	@ 0x36
 800ca84:	4618      	mov	r0, r3
 800ca86:	f7fc ffae 	bl	80099e6 <ld_dword>
 800ca8a:	4603      	mov	r3, r0
 800ca8c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800ca90:	4a10      	ldr	r2, [pc, #64]	@ (800cad4 <check_fs+0xbc>)
 800ca92:	4293      	cmp	r3, r2
 800ca94:	d101      	bne.n	800ca9a <check_fs+0x82>
 800ca96:	2300      	movs	r3, #0
 800ca98:	e018      	b.n	800cacc <check_fs+0xb4>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800ca9a:	687b      	ldr	r3, [r7, #4]
 800ca9c:	3338      	adds	r3, #56	@ 0x38
 800ca9e:	3352      	adds	r3, #82	@ 0x52
 800caa0:	4618      	mov	r0, r3
 800caa2:	f7fc ffa0 	bl	80099e6 <ld_dword>
 800caa6:	4603      	mov	r3, r0
 800caa8:	4a0b      	ldr	r2, [pc, #44]	@ (800cad8 <check_fs+0xc0>)
 800caaa:	4293      	cmp	r3, r2
 800caac:	d101      	bne.n	800cab2 <check_fs+0x9a>
 800caae:	2300      	movs	r3, #0
 800cab0:	e00c      	b.n	800cacc <check_fs+0xb4>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
 800cab2:	687b      	ldr	r3, [r7, #4]
 800cab4:	3338      	adds	r3, #56	@ 0x38
 800cab6:	220b      	movs	r2, #11
 800cab8:	4908      	ldr	r1, [pc, #32]	@ (800cadc <check_fs+0xc4>)
 800caba:	4618      	mov	r0, r3
 800cabc:	f7fd f99c 	bl	8009df8 <mem_cmp>
 800cac0:	4603      	mov	r3, r0
 800cac2:	2b00      	cmp	r3, #0
 800cac4:	d101      	bne.n	800caca <check_fs+0xb2>
 800cac6:	2301      	movs	r3, #1
 800cac8:	e000      	b.n	800cacc <check_fs+0xb4>
#endif
	return 2;
 800caca:	2302      	movs	r3, #2
}
 800cacc:	4618      	mov	r0, r3
 800cace:	3708      	adds	r7, #8
 800cad0:	46bd      	mov	sp, r7
 800cad2:	bd80      	pop	{r7, pc}
 800cad4:	00544146 	.word	0x00544146
 800cad8:	33544146 	.word	0x33544146
 800cadc:	080143d8 	.word	0x080143d8

0800cae0 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800cae0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800cae4:	b09c      	sub	sp, #112	@ 0x70
 800cae6:	af00      	add	r7, sp, #0
 800cae8:	61f8      	str	r0, [r7, #28]
 800caea:	61b9      	str	r1, [r7, #24]
 800caec:	4613      	mov	r3, r2
 800caee:	75fb      	strb	r3, [r7, #23]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800caf0:	69bb      	ldr	r3, [r7, #24]
 800caf2:	2200      	movs	r2, #0
 800caf4:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800caf6:	69f8      	ldr	r0, [r7, #28]
 800caf8:	f7ff ff49 	bl	800c98e <get_ldnumber>
 800cafc:	6578      	str	r0, [r7, #84]	@ 0x54
	if (vol < 0) return FR_INVALID_DRIVE;
 800cafe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cb00:	2b00      	cmp	r3, #0
 800cb02:	da01      	bge.n	800cb08 <find_volume+0x28>
 800cb04:	230b      	movs	r3, #11
 800cb06:	e331      	b.n	800d16c <find_volume+0x68c>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800cb08:	4a99      	ldr	r2, [pc, #612]	@ (800cd70 <find_volume+0x290>)
 800cb0a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cb0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cb10:	653b      	str	r3, [r7, #80]	@ 0x50
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800cb12:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cb14:	2b00      	cmp	r3, #0
 800cb16:	d101      	bne.n	800cb1c <find_volume+0x3c>
 800cb18:	230c      	movs	r3, #12
 800cb1a:	e327      	b.n	800d16c <find_volume+0x68c>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800cb1c:	69bb      	ldr	r3, [r7, #24]
 800cb1e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800cb20:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800cb22:	7dfb      	ldrb	r3, [r7, #23]
 800cb24:	f023 0301 	bic.w	r3, r3, #1
 800cb28:	75fb      	strb	r3, [r7, #23]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800cb2a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cb2c:	781b      	ldrb	r3, [r3, #0]
 800cb2e:	2b00      	cmp	r3, #0
 800cb30:	d01a      	beq.n	800cb68 <find_volume+0x88>
		stat = disk_status(fs->drv);
 800cb32:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cb34:	785b      	ldrb	r3, [r3, #1]
 800cb36:	4618      	mov	r0, r3
 800cb38:	f7fc fe9e 	bl	8009878 <disk_status>
 800cb3c:	4603      	mov	r3, r0
 800cb3e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800cb42:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800cb46:	f003 0301 	and.w	r3, r3, #1
 800cb4a:	2b00      	cmp	r3, #0
 800cb4c:	d10c      	bne.n	800cb68 <find_volume+0x88>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800cb4e:	7dfb      	ldrb	r3, [r7, #23]
 800cb50:	2b00      	cmp	r3, #0
 800cb52:	d007      	beq.n	800cb64 <find_volume+0x84>
 800cb54:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800cb58:	f003 0304 	and.w	r3, r3, #4
 800cb5c:	2b00      	cmp	r3, #0
 800cb5e:	d001      	beq.n	800cb64 <find_volume+0x84>
				return FR_WRITE_PROTECTED;
 800cb60:	230a      	movs	r3, #10
 800cb62:	e303      	b.n	800d16c <find_volume+0x68c>
			}
			return FR_OK;				/* The file system object is valid */
 800cb64:	2300      	movs	r3, #0
 800cb66:	e301      	b.n	800d16c <find_volume+0x68c>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800cb68:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cb6a:	2200      	movs	r2, #0
 800cb6c:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800cb6e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cb70:	b2da      	uxtb	r2, r3
 800cb72:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cb74:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800cb76:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cb78:	785b      	ldrb	r3, [r3, #1]
 800cb7a:	4618      	mov	r0, r3
 800cb7c:	f7fc fe96 	bl	80098ac <disk_initialize>
 800cb80:	4603      	mov	r3, r0
 800cb82:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800cb86:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800cb8a:	f003 0301 	and.w	r3, r3, #1
 800cb8e:	2b00      	cmp	r3, #0
 800cb90:	d001      	beq.n	800cb96 <find_volume+0xb6>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800cb92:	2303      	movs	r3, #3
 800cb94:	e2ea      	b.n	800d16c <find_volume+0x68c>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800cb96:	7dfb      	ldrb	r3, [r7, #23]
 800cb98:	2b00      	cmp	r3, #0
 800cb9a:	d007      	beq.n	800cbac <find_volume+0xcc>
 800cb9c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800cba0:	f003 0304 	and.w	r3, r3, #4
 800cba4:	2b00      	cmp	r3, #0
 800cba6:	d001      	beq.n	800cbac <find_volume+0xcc>
		return FR_WRITE_PROTECTED;
 800cba8:	230a      	movs	r3, #10
 800cbaa:	e2df      	b.n	800d16c <find_volume+0x68c>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800cbac:	2300      	movs	r3, #0
 800cbae:	66bb      	str	r3, [r7, #104]	@ 0x68
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800cbb0:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800cbb2:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800cbb4:	f7ff ff30 	bl	800ca18 <check_fs>
 800cbb8:	4603      	mov	r3, r0
 800cbba:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800cbbe:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800cbc2:	2b02      	cmp	r3, #2
 800cbc4:	d14d      	bne.n	800cc62 <find_volume+0x182>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800cbc6:	2300      	movs	r3, #0
 800cbc8:	65bb      	str	r3, [r7, #88]	@ 0x58
 800cbca:	e020      	b.n	800cc0e <find_volume+0x12e>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800cbcc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cbce:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800cbd2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cbd4:	011b      	lsls	r3, r3, #4
 800cbd6:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800cbda:	4413      	add	r3, r2
 800cbdc:	64bb      	str	r3, [r7, #72]	@ 0x48
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800cbde:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cbe0:	3304      	adds	r3, #4
 800cbe2:	781b      	ldrb	r3, [r3, #0]
 800cbe4:	2b00      	cmp	r3, #0
 800cbe6:	d006      	beq.n	800cbf6 <find_volume+0x116>
 800cbe8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cbea:	3308      	adds	r3, #8
 800cbec:	4618      	mov	r0, r3
 800cbee:	f7fc fefa 	bl	80099e6 <ld_dword>
 800cbf2:	4602      	mov	r2, r0
 800cbf4:	e000      	b.n	800cbf8 <find_volume+0x118>
 800cbf6:	2200      	movs	r2, #0
 800cbf8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cbfa:	009b      	lsls	r3, r3, #2
 800cbfc:	3360      	adds	r3, #96	@ 0x60
 800cbfe:	f107 0110 	add.w	r1, r7, #16
 800cc02:	440b      	add	r3, r1
 800cc04:	f843 2c50 	str.w	r2, [r3, #-80]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800cc08:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cc0a:	3301      	adds	r3, #1
 800cc0c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800cc0e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cc10:	2b03      	cmp	r3, #3
 800cc12:	d9db      	bls.n	800cbcc <find_volume+0xec>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800cc14:	2300      	movs	r3, #0
 800cc16:	65bb      	str	r3, [r7, #88]	@ 0x58
		if (i) i--;
 800cc18:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cc1a:	2b00      	cmp	r3, #0
 800cc1c:	d002      	beq.n	800cc24 <find_volume+0x144>
 800cc1e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cc20:	3b01      	subs	r3, #1
 800cc22:	65bb      	str	r3, [r7, #88]	@ 0x58
		do {							/* Find an FAT volume */
			bsect = br[i];
 800cc24:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cc26:	009b      	lsls	r3, r3, #2
 800cc28:	3360      	adds	r3, #96	@ 0x60
 800cc2a:	f107 0210 	add.w	r2, r7, #16
 800cc2e:	4413      	add	r3, r2
 800cc30:	f853 3c50 	ldr.w	r3, [r3, #-80]
 800cc34:	66bb      	str	r3, [r7, #104]	@ 0x68
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800cc36:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800cc38:	2b00      	cmp	r3, #0
 800cc3a:	d005      	beq.n	800cc48 <find_volume+0x168>
 800cc3c:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800cc3e:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800cc40:	f7ff feea 	bl	800ca18 <check_fs>
 800cc44:	4603      	mov	r3, r0
 800cc46:	e000      	b.n	800cc4a <find_volume+0x16a>
 800cc48:	2303      	movs	r3, #3
 800cc4a:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800cc4e:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800cc52:	2b01      	cmp	r3, #1
 800cc54:	d905      	bls.n	800cc62 <find_volume+0x182>
 800cc56:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cc58:	3301      	adds	r3, #1
 800cc5a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800cc5c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cc5e:	2b03      	cmp	r3, #3
 800cc60:	d9e0      	bls.n	800cc24 <find_volume+0x144>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800cc62:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800cc66:	2b04      	cmp	r3, #4
 800cc68:	d101      	bne.n	800cc6e <find_volume+0x18e>
 800cc6a:	2301      	movs	r3, #1
 800cc6c:	e27e      	b.n	800d16c <find_volume+0x68c>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800cc6e:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800cc72:	2b01      	cmp	r3, #1
 800cc74:	d901      	bls.n	800cc7a <find_volume+0x19a>
 800cc76:	230d      	movs	r3, #13
 800cc78:	e278      	b.n	800d16c <find_volume+0x68c>

	/* An FAT volume is found (bsect). Following code initializes the file system object */

#if _FS_EXFAT
	if (fmt == 1) {
 800cc7a:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800cc7e:	2b01      	cmp	r3, #1
 800cc80:	f040 80fa 	bne.w	800ce78 <find_volume+0x398>
		QWORD maxlba;

		for (i = BPB_ZeroedEx; i < BPB_ZeroedEx + 53 && fs->win[i] == 0; i++) ;	/* Check zero filler */
 800cc84:	230b      	movs	r3, #11
 800cc86:	65bb      	str	r3, [r7, #88]	@ 0x58
 800cc88:	e002      	b.n	800cc90 <find_volume+0x1b0>
 800cc8a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cc8c:	3301      	adds	r3, #1
 800cc8e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800cc90:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cc92:	2b3f      	cmp	r3, #63	@ 0x3f
 800cc94:	d806      	bhi.n	800cca4 <find_volume+0x1c4>
 800cc96:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800cc98:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cc9a:	4413      	add	r3, r2
 800cc9c:	3338      	adds	r3, #56	@ 0x38
 800cc9e:	781b      	ldrb	r3, [r3, #0]
 800cca0:	2b00      	cmp	r3, #0
 800cca2:	d0f2      	beq.n	800cc8a <find_volume+0x1aa>
		if (i < BPB_ZeroedEx + 53) return FR_NO_FILESYSTEM;
 800cca4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cca6:	2b3f      	cmp	r3, #63	@ 0x3f
 800cca8:	d801      	bhi.n	800ccae <find_volume+0x1ce>
 800ccaa:	230d      	movs	r3, #13
 800ccac:	e25e      	b.n	800d16c <find_volume+0x68c>

		if (ld_word(fs->win + BPB_FSVerEx) != 0x100) return FR_NO_FILESYSTEM;	/* Check exFAT revision (Must be 1.0) */
 800ccae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ccb0:	3338      	adds	r3, #56	@ 0x38
 800ccb2:	3368      	adds	r3, #104	@ 0x68
 800ccb4:	4618      	mov	r0, r3
 800ccb6:	f7fc fe7d 	bl	80099b4 <ld_word>
 800ccba:	4603      	mov	r3, r0
 800ccbc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ccc0:	d001      	beq.n	800ccc6 <find_volume+0x1e6>
 800ccc2:	230d      	movs	r3, #13
 800ccc4:	e252      	b.n	800d16c <find_volume+0x68c>

		if (1 << fs->win[BPB_BytsPerSecEx] != SS(fs)) {	/* (BPB_BytsPerSecEx must be equal to the physical sector size) */
 800ccc6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ccc8:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 800cccc:	2b09      	cmp	r3, #9
 800ccce:	d001      	beq.n	800ccd4 <find_volume+0x1f4>
			return FR_NO_FILESYSTEM;
 800ccd0:	230d      	movs	r3, #13
 800ccd2:	e24b      	b.n	800d16c <find_volume+0x68c>
		}

		maxlba = ld_qword(fs->win + BPB_TotSecEx) + bsect;	/* Last LBA + 1 of the volume */
 800ccd4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ccd6:	3338      	adds	r3, #56	@ 0x38
 800ccd8:	3348      	adds	r3, #72	@ 0x48
 800ccda:	4618      	mov	r0, r3
 800ccdc:	f7fc fea6 	bl	8009a2c <ld_qword>
 800cce0:	4602      	mov	r2, r0
 800cce2:	460b      	mov	r3, r1
 800cce4:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800cce6:	2000      	movs	r0, #0
 800cce8:	60b9      	str	r1, [r7, #8]
 800ccea:	60f8      	str	r0, [r7, #12]
 800ccec:	68b9      	ldr	r1, [r7, #8]
 800ccee:	1851      	adds	r1, r2, r1
 800ccf0:	6039      	str	r1, [r7, #0]
 800ccf2:	68f9      	ldr	r1, [r7, #12]
 800ccf4:	eb43 0101 	adc.w	r1, r3, r1
 800ccf8:	6079      	str	r1, [r7, #4]
 800ccfa:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ccfe:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
		if (maxlba >= 0x100000000) return FR_NO_FILESYSTEM;	/* (It cannot be handled in 32-bit LBA) */
 800cd02:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800cd06:	2b01      	cmp	r3, #1
 800cd08:	d301      	bcc.n	800cd0e <find_volume+0x22e>
 800cd0a:	230d      	movs	r3, #13
 800cd0c:	e22e      	b.n	800d16c <find_volume+0x68c>

		fs->fsize = ld_dword(fs->win + BPB_FatSzEx);	/* Number of sectors per FAT */
 800cd0e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cd10:	3338      	adds	r3, #56	@ 0x38
 800cd12:	3354      	adds	r3, #84	@ 0x54
 800cd14:	4618      	mov	r0, r3
 800cd16:	f7fc fe66 	bl	80099e6 <ld_dword>
 800cd1a:	4602      	mov	r2, r0
 800cd1c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cd1e:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATsEx];			/* Number of FATs */
 800cd20:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cd22:	f893 20a6 	ldrb.w	r2, [r3, #166]	@ 0xa6
 800cd26:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cd28:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1) return FR_NO_FILESYSTEM;	/* (Supports only 1 FAT) */
 800cd2a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cd2c:	789b      	ldrb	r3, [r3, #2]
 800cd2e:	2b01      	cmp	r3, #1
 800cd30:	d001      	beq.n	800cd36 <find_volume+0x256>
 800cd32:	230d      	movs	r3, #13
 800cd34:	e21a      	b.n	800d16c <find_volume+0x68c>

		fs->csize = 1 << fs->win[BPB_SecPerClusEx];		/* Cluster size */
 800cd36:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cd38:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800cd3c:	461a      	mov	r2, r3
 800cd3e:	2301      	movs	r3, #1
 800cd40:	4093      	lsls	r3, r2
 800cd42:	b29a      	uxth	r2, r3
 800cd44:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cd46:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0)	return FR_NO_FILESYSTEM;	/* (Must be 1..32768) */
 800cd48:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cd4a:	895b      	ldrh	r3, [r3, #10]
 800cd4c:	2b00      	cmp	r3, #0
 800cd4e:	d101      	bne.n	800cd54 <find_volume+0x274>
 800cd50:	230d      	movs	r3, #13
 800cd52:	e20b      	b.n	800d16c <find_volume+0x68c>

		nclst = ld_dword(fs->win + BPB_NumClusEx);		/* Number of clusters */
 800cd54:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cd56:	3338      	adds	r3, #56	@ 0x38
 800cd58:	335c      	adds	r3, #92	@ 0x5c
 800cd5a:	4618      	mov	r0, r3
 800cd5c:	f7fc fe43 	bl	80099e6 <ld_dword>
 800cd60:	63f8      	str	r0, [r7, #60]	@ 0x3c
		if (nclst > MAX_EXFAT) return FR_NO_FILESYSTEM;	/* (Too many clusters) */
 800cd62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cd64:	4a03      	ldr	r2, [pc, #12]	@ (800cd74 <find_volume+0x294>)
 800cd66:	4293      	cmp	r3, r2
 800cd68:	d906      	bls.n	800cd78 <find_volume+0x298>
 800cd6a:	230d      	movs	r3, #13
 800cd6c:	e1fe      	b.n	800d16c <find_volume+0x68c>
 800cd6e:	bf00      	nop
 800cd70:	20008c14 	.word	0x20008c14
 800cd74:	7ffffffd 	.word	0x7ffffffd
		fs->n_fatent = nclst + 2;
 800cd78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cd7a:	1c9a      	adds	r2, r3, #2
 800cd7c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cd7e:	61da      	str	r2, [r3, #28]

		/* Boundaries and Limits */
		fs->volbase = bsect;
 800cd80:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cd82:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800cd84:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->database = bsect + ld_dword(fs->win + BPB_DataOfsEx);
 800cd86:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cd88:	3338      	adds	r3, #56	@ 0x38
 800cd8a:	3358      	adds	r3, #88	@ 0x58
 800cd8c:	4618      	mov	r0, r3
 800cd8e:	f7fc fe2a 	bl	80099e6 <ld_dword>
 800cd92:	4602      	mov	r2, r0
 800cd94:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800cd96:	441a      	add	r2, r3
 800cd98:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cd9a:	631a      	str	r2, [r3, #48]	@ 0x30
		fs->fatbase = bsect + ld_dword(fs->win + BPB_FatOfsEx);
 800cd9c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cd9e:	3338      	adds	r3, #56	@ 0x38
 800cda0:	3350      	adds	r3, #80	@ 0x50
 800cda2:	4618      	mov	r0, r3
 800cda4:	f7fc fe1f 	bl	80099e6 <ld_dword>
 800cda8:	4602      	mov	r2, r0
 800cdaa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800cdac:	441a      	add	r2, r3
 800cdae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cdb0:	629a      	str	r2, [r3, #40]	@ 0x28
		if (maxlba < (QWORD)fs->database + nclst * fs->csize) return FR_NO_FILESYSTEM;	/* (Volume size must not be smaller than the size requiered) */
 800cdb2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cdb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cdb6:	2200      	movs	r2, #0
 800cdb8:	469a      	mov	sl, r3
 800cdba:	4693      	mov	fp, r2
 800cdbc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cdbe:	895b      	ldrh	r3, [r3, #10]
 800cdc0:	461a      	mov	r2, r3
 800cdc2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cdc4:	fb02 f303 	mul.w	r3, r2, r3
 800cdc8:	2200      	movs	r2, #0
 800cdca:	4698      	mov	r8, r3
 800cdcc:	4691      	mov	r9, r2
 800cdce:	eb1a 0408 	adds.w	r4, sl, r8
 800cdd2:	eb4b 0509 	adc.w	r5, fp, r9
 800cdd6:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800cdda:	42a2      	cmp	r2, r4
 800cddc:	41ab      	sbcs	r3, r5
 800cdde:	d201      	bcs.n	800cde4 <find_volume+0x304>
 800cde0:	230d      	movs	r3, #13
 800cde2:	e1c3      	b.n	800d16c <find_volume+0x68c>
		fs->dirbase = ld_dword(fs->win + BPB_RootClusEx);
 800cde4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cde6:	3338      	adds	r3, #56	@ 0x38
 800cde8:	3360      	adds	r3, #96	@ 0x60
 800cdea:	4618      	mov	r0, r3
 800cdec:	f7fc fdfb 	bl	80099e6 <ld_dword>
 800cdf0:	4602      	mov	r2, r0
 800cdf2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cdf4:	62da      	str	r2, [r3, #44]	@ 0x2c

		/* Check if bitmap location is in assumption (at the first cluster) */
		if (move_window(fs, clust2sect(fs, fs->dirbase)) != FR_OK) return FR_DISK_ERR;
 800cdf6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cdf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cdfa:	4619      	mov	r1, r3
 800cdfc:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800cdfe:	f7fd fa89 	bl	800a314 <clust2sect>
 800ce02:	4603      	mov	r3, r0
 800ce04:	4619      	mov	r1, r3
 800ce06:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800ce08:	f7fd f9e8 	bl	800a1dc <move_window>
 800ce0c:	4603      	mov	r3, r0
 800ce0e:	2b00      	cmp	r3, #0
 800ce10:	d001      	beq.n	800ce16 <find_volume+0x336>
 800ce12:	2301      	movs	r3, #1
 800ce14:	e1aa      	b.n	800d16c <find_volume+0x68c>
		for (i = 0; i < SS(fs); i += SZDIRE) {
 800ce16:	2300      	movs	r3, #0
 800ce18:	65bb      	str	r3, [r7, #88]	@ 0x58
 800ce1a:	e015      	b.n	800ce48 <find_volume+0x368>
			if (fs->win[i] == 0x81 && ld_dword(fs->win + i + 20) == 2) break;	/* 81 entry with cluster #2? */
 800ce1c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800ce1e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ce20:	4413      	add	r3, r2
 800ce22:	3338      	adds	r3, #56	@ 0x38
 800ce24:	781b      	ldrb	r3, [r3, #0]
 800ce26:	2b81      	cmp	r3, #129	@ 0x81
 800ce28:	d10b      	bne.n	800ce42 <find_volume+0x362>
 800ce2a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ce2c:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800ce30:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ce32:	3314      	adds	r3, #20
 800ce34:	4413      	add	r3, r2
 800ce36:	4618      	mov	r0, r3
 800ce38:	f7fc fdd5 	bl	80099e6 <ld_dword>
 800ce3c:	4603      	mov	r3, r0
 800ce3e:	2b02      	cmp	r3, #2
 800ce40:	d007      	beq.n	800ce52 <find_volume+0x372>
		for (i = 0; i < SS(fs); i += SZDIRE) {
 800ce42:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ce44:	3320      	adds	r3, #32
 800ce46:	65bb      	str	r3, [r7, #88]	@ 0x58
 800ce48:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ce4a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ce4e:	d3e5      	bcc.n	800ce1c <find_volume+0x33c>
 800ce50:	e000      	b.n	800ce54 <find_volume+0x374>
			if (fs->win[i] == 0x81 && ld_dword(fs->win + i + 20) == 2) break;	/* 81 entry with cluster #2? */
 800ce52:	bf00      	nop
		}
		if (i == SS(fs)) return FR_NO_FILESYSTEM;
 800ce54:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ce56:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ce5a:	d101      	bne.n	800ce60 <find_volume+0x380>
 800ce5c:	230d      	movs	r3, #13
 800ce5e:	e185      	b.n	800d16c <find_volume+0x68c>
#if !_FS_READONLY
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800ce60:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ce62:	f04f 32ff 	mov.w	r2, #4294967295
 800ce66:	619a      	str	r2, [r3, #24]
 800ce68:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ce6a:	699a      	ldr	r2, [r3, #24]
 800ce6c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ce6e:	615a      	str	r2, [r3, #20]
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
 800ce70:	2304      	movs	r3, #4
 800ce72:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
 800ce76:	e167      	b.n	800d148 <find_volume+0x668>
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800ce78:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ce7a:	3338      	adds	r3, #56	@ 0x38
 800ce7c:	330b      	adds	r3, #11
 800ce7e:	4618      	mov	r0, r3
 800ce80:	f7fc fd98 	bl	80099b4 <ld_word>
 800ce84:	4603      	mov	r3, r0
 800ce86:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ce8a:	d001      	beq.n	800ce90 <find_volume+0x3b0>
 800ce8c:	230d      	movs	r3, #13
 800ce8e:	e16d      	b.n	800d16c <find_volume+0x68c>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800ce90:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ce92:	3338      	adds	r3, #56	@ 0x38
 800ce94:	3316      	adds	r3, #22
 800ce96:	4618      	mov	r0, r3
 800ce98:	f7fc fd8c 	bl	80099b4 <ld_word>
 800ce9c:	4603      	mov	r3, r0
 800ce9e:	667b      	str	r3, [r7, #100]	@ 0x64
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800cea0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cea2:	2b00      	cmp	r3, #0
 800cea4:	d106      	bne.n	800ceb4 <find_volume+0x3d4>
 800cea6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cea8:	3338      	adds	r3, #56	@ 0x38
 800ceaa:	3324      	adds	r3, #36	@ 0x24
 800ceac:	4618      	mov	r0, r3
 800ceae:	f7fc fd9a 	bl	80099e6 <ld_dword>
 800ceb2:	6678      	str	r0, [r7, #100]	@ 0x64
		fs->fsize = fasize;
 800ceb4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ceb6:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800ceb8:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800ceba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cebc:	f893 2048 	ldrb.w	r2, [r3, #72]	@ 0x48
 800cec0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cec2:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800cec4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cec6:	789b      	ldrb	r3, [r3, #2]
 800cec8:	2b01      	cmp	r3, #1
 800ceca:	d005      	beq.n	800ced8 <find_volume+0x3f8>
 800cecc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cece:	789b      	ldrb	r3, [r3, #2]
 800ced0:	2b02      	cmp	r3, #2
 800ced2:	d001      	beq.n	800ced8 <find_volume+0x3f8>
 800ced4:	230d      	movs	r3, #13
 800ced6:	e149      	b.n	800d16c <find_volume+0x68c>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800ced8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ceda:	789b      	ldrb	r3, [r3, #2]
 800cedc:	461a      	mov	r2, r3
 800cede:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cee0:	fb02 f303 	mul.w	r3, r2, r3
 800cee4:	667b      	str	r3, [r7, #100]	@ 0x64

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800cee6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cee8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ceec:	461a      	mov	r2, r3
 800ceee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cef0:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800cef2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cef4:	895b      	ldrh	r3, [r3, #10]
 800cef6:	2b00      	cmp	r3, #0
 800cef8:	d008      	beq.n	800cf0c <find_volume+0x42c>
 800cefa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cefc:	895b      	ldrh	r3, [r3, #10]
 800cefe:	461a      	mov	r2, r3
 800cf00:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cf02:	895b      	ldrh	r3, [r3, #10]
 800cf04:	3b01      	subs	r3, #1
 800cf06:	4013      	ands	r3, r2
 800cf08:	2b00      	cmp	r3, #0
 800cf0a:	d001      	beq.n	800cf10 <find_volume+0x430>
 800cf0c:	230d      	movs	r3, #13
 800cf0e:	e12d      	b.n	800d16c <find_volume+0x68c>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800cf10:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cf12:	3338      	adds	r3, #56	@ 0x38
 800cf14:	3311      	adds	r3, #17
 800cf16:	4618      	mov	r0, r3
 800cf18:	f7fc fd4c 	bl	80099b4 <ld_word>
 800cf1c:	4603      	mov	r3, r0
 800cf1e:	461a      	mov	r2, r3
 800cf20:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cf22:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800cf24:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cf26:	891b      	ldrh	r3, [r3, #8]
 800cf28:	f003 030f 	and.w	r3, r3, #15
 800cf2c:	b29b      	uxth	r3, r3
 800cf2e:	2b00      	cmp	r3, #0
 800cf30:	d001      	beq.n	800cf36 <find_volume+0x456>
 800cf32:	230d      	movs	r3, #13
 800cf34:	e11a      	b.n	800d16c <find_volume+0x68c>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800cf36:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cf38:	3338      	adds	r3, #56	@ 0x38
 800cf3a:	3313      	adds	r3, #19
 800cf3c:	4618      	mov	r0, r3
 800cf3e:	f7fc fd39 	bl	80099b4 <ld_word>
 800cf42:	4603      	mov	r3, r0
 800cf44:	663b      	str	r3, [r7, #96]	@ 0x60
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800cf46:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cf48:	2b00      	cmp	r3, #0
 800cf4a:	d106      	bne.n	800cf5a <find_volume+0x47a>
 800cf4c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cf4e:	3338      	adds	r3, #56	@ 0x38
 800cf50:	3320      	adds	r3, #32
 800cf52:	4618      	mov	r0, r3
 800cf54:	f7fc fd47 	bl	80099e6 <ld_dword>
 800cf58:	6638      	str	r0, [r7, #96]	@ 0x60

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800cf5a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cf5c:	3338      	adds	r3, #56	@ 0x38
 800cf5e:	330e      	adds	r3, #14
 800cf60:	4618      	mov	r0, r3
 800cf62:	f7fc fd27 	bl	80099b4 <ld_word>
 800cf66:	4603      	mov	r3, r0
 800cf68:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800cf6c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800cf70:	2b00      	cmp	r3, #0
 800cf72:	d101      	bne.n	800cf78 <find_volume+0x498>
 800cf74:	230d      	movs	r3, #13
 800cf76:	e0f9      	b.n	800d16c <find_volume+0x68c>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800cf78:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800cf7c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cf7e:	4413      	add	r3, r2
 800cf80:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800cf82:	8912      	ldrh	r2, [r2, #8]
 800cf84:	0912      	lsrs	r2, r2, #4
 800cf86:	b292      	uxth	r2, r2
 800cf88:	4413      	add	r3, r2
 800cf8a:	643b      	str	r3, [r7, #64]	@ 0x40
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800cf8c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800cf8e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cf90:	429a      	cmp	r2, r3
 800cf92:	d201      	bcs.n	800cf98 <find_volume+0x4b8>
 800cf94:	230d      	movs	r3, #13
 800cf96:	e0e9      	b.n	800d16c <find_volume+0x68c>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800cf98:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800cf9a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cf9c:	1ad3      	subs	r3, r2, r3
 800cf9e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800cfa0:	8952      	ldrh	r2, [r2, #10]
 800cfa2:	fbb3 f3f2 	udiv	r3, r3, r2
 800cfa6:	63fb      	str	r3, [r7, #60]	@ 0x3c
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800cfa8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cfaa:	2b00      	cmp	r3, #0
 800cfac:	d101      	bne.n	800cfb2 <find_volume+0x4d2>
 800cfae:	230d      	movs	r3, #13
 800cfb0:	e0dc      	b.n	800d16c <find_volume+0x68c>
		fmt = FS_FAT32;
 800cfb2:	2303      	movs	r3, #3
 800cfb4:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800cfb8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cfba:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800cfbe:	4293      	cmp	r3, r2
 800cfc0:	d802      	bhi.n	800cfc8 <find_volume+0x4e8>
 800cfc2:	2302      	movs	r3, #2
 800cfc4:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800cfc8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cfca:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800cfce:	4293      	cmp	r3, r2
 800cfd0:	d802      	bhi.n	800cfd8 <find_volume+0x4f8>
 800cfd2:	2301      	movs	r3, #1
 800cfd4:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800cfd8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cfda:	1c9a      	adds	r2, r3, #2
 800cfdc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cfde:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 800cfe0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cfe2:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800cfe4:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800cfe6:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800cfea:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800cfec:	441a      	add	r2, r3
 800cfee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cff0:	629a      	str	r2, [r3, #40]	@ 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 800cff2:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800cff4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cff6:	441a      	add	r2, r3
 800cff8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cffa:	631a      	str	r2, [r3, #48]	@ 0x30
		if (fmt == FS_FAT32) {
 800cffc:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800d000:	2b03      	cmp	r3, #3
 800d002:	d11e      	bne.n	800d042 <find_volume+0x562>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800d004:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d006:	3338      	adds	r3, #56	@ 0x38
 800d008:	332a      	adds	r3, #42	@ 0x2a
 800d00a:	4618      	mov	r0, r3
 800d00c:	f7fc fcd2 	bl	80099b4 <ld_word>
 800d010:	4603      	mov	r3, r0
 800d012:	2b00      	cmp	r3, #0
 800d014:	d001      	beq.n	800d01a <find_volume+0x53a>
 800d016:	230d      	movs	r3, #13
 800d018:	e0a8      	b.n	800d16c <find_volume+0x68c>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800d01a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d01c:	891b      	ldrh	r3, [r3, #8]
 800d01e:	2b00      	cmp	r3, #0
 800d020:	d001      	beq.n	800d026 <find_volume+0x546>
 800d022:	230d      	movs	r3, #13
 800d024:	e0a2      	b.n	800d16c <find_volume+0x68c>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800d026:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d028:	3338      	adds	r3, #56	@ 0x38
 800d02a:	332c      	adds	r3, #44	@ 0x2c
 800d02c:	4618      	mov	r0, r3
 800d02e:	f7fc fcda 	bl	80099e6 <ld_dword>
 800d032:	4602      	mov	r2, r0
 800d034:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d036:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800d038:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d03a:	69db      	ldr	r3, [r3, #28]
 800d03c:	009b      	lsls	r3, r3, #2
 800d03e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d040:	e01f      	b.n	800d082 <find_volume+0x5a2>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800d042:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d044:	891b      	ldrh	r3, [r3, #8]
 800d046:	2b00      	cmp	r3, #0
 800d048:	d101      	bne.n	800d04e <find_volume+0x56e>
 800d04a:	230d      	movs	r3, #13
 800d04c:	e08e      	b.n	800d16c <find_volume+0x68c>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800d04e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d050:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800d052:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d054:	441a      	add	r2, r3
 800d056:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d058:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800d05a:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800d05e:	2b02      	cmp	r3, #2
 800d060:	d103      	bne.n	800d06a <find_volume+0x58a>
 800d062:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d064:	69db      	ldr	r3, [r3, #28]
 800d066:	005b      	lsls	r3, r3, #1
 800d068:	e00a      	b.n	800d080 <find_volume+0x5a0>
 800d06a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d06c:	69da      	ldr	r2, [r3, #28]
 800d06e:	4613      	mov	r3, r2
 800d070:	005b      	lsls	r3, r3, #1
 800d072:	4413      	add	r3, r2
 800d074:	085a      	lsrs	r2, r3, #1
 800d076:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d078:	69db      	ldr	r3, [r3, #28]
 800d07a:	f003 0301 	and.w	r3, r3, #1
 800d07e:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800d080:	65fb      	str	r3, [r7, #92]	@ 0x5c
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800d082:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d084:	6a1a      	ldr	r2, [r3, #32]
 800d086:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d088:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 800d08c:	0a5b      	lsrs	r3, r3, #9
 800d08e:	429a      	cmp	r2, r3
 800d090:	d201      	bcs.n	800d096 <find_volume+0x5b6>
 800d092:	230d      	movs	r3, #13
 800d094:	e06a      	b.n	800d16c <find_volume+0x68c>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800d096:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d098:	f04f 32ff 	mov.w	r2, #4294967295
 800d09c:	619a      	str	r2, [r3, #24]
 800d09e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d0a0:	699a      	ldr	r2, [r3, #24]
 800d0a2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d0a4:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 800d0a6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d0a8:	2280      	movs	r2, #128	@ 0x80
 800d0aa:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800d0ac:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800d0b0:	2b03      	cmp	r3, #3
 800d0b2:	d149      	bne.n	800d148 <find_volume+0x668>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800d0b4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d0b6:	3338      	adds	r3, #56	@ 0x38
 800d0b8:	3330      	adds	r3, #48	@ 0x30
 800d0ba:	4618      	mov	r0, r3
 800d0bc:	f7fc fc7a 	bl	80099b4 <ld_word>
 800d0c0:	4603      	mov	r3, r0
 800d0c2:	2b01      	cmp	r3, #1
 800d0c4:	d140      	bne.n	800d148 <find_volume+0x668>
			&& move_window(fs, bsect + 1) == FR_OK)
 800d0c6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d0c8:	3301      	adds	r3, #1
 800d0ca:	4619      	mov	r1, r3
 800d0cc:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800d0ce:	f7fd f885 	bl	800a1dc <move_window>
 800d0d2:	4603      	mov	r3, r0
 800d0d4:	2b00      	cmp	r3, #0
 800d0d6:	d137      	bne.n	800d148 <find_volume+0x668>
		{
			fs->fsi_flag = 0;
 800d0d8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d0da:	2200      	movs	r2, #0
 800d0dc:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800d0de:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d0e0:	3338      	adds	r3, #56	@ 0x38
 800d0e2:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800d0e6:	4618      	mov	r0, r3
 800d0e8:	f7fc fc64 	bl	80099b4 <ld_word>
 800d0ec:	4603      	mov	r3, r0
 800d0ee:	461a      	mov	r2, r3
 800d0f0:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800d0f4:	429a      	cmp	r2, r3
 800d0f6:	d127      	bne.n	800d148 <find_volume+0x668>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800d0f8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d0fa:	3338      	adds	r3, #56	@ 0x38
 800d0fc:	4618      	mov	r0, r3
 800d0fe:	f7fc fc72 	bl	80099e6 <ld_dword>
 800d102:	4603      	mov	r3, r0
 800d104:	4a1c      	ldr	r2, [pc, #112]	@ (800d178 <find_volume+0x698>)
 800d106:	4293      	cmp	r3, r2
 800d108:	d11e      	bne.n	800d148 <find_volume+0x668>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800d10a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d10c:	3338      	adds	r3, #56	@ 0x38
 800d10e:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800d112:	4618      	mov	r0, r3
 800d114:	f7fc fc67 	bl	80099e6 <ld_dword>
 800d118:	4603      	mov	r3, r0
 800d11a:	4a18      	ldr	r2, [pc, #96]	@ (800d17c <find_volume+0x69c>)
 800d11c:	4293      	cmp	r3, r2
 800d11e:	d113      	bne.n	800d148 <find_volume+0x668>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800d120:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d122:	3338      	adds	r3, #56	@ 0x38
 800d124:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800d128:	4618      	mov	r0, r3
 800d12a:	f7fc fc5c 	bl	80099e6 <ld_dword>
 800d12e:	4602      	mov	r2, r0
 800d130:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d132:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800d134:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d136:	3338      	adds	r3, #56	@ 0x38
 800d138:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800d13c:	4618      	mov	r0, r3
 800d13e:	f7fc fc52 	bl	80099e6 <ld_dword>
 800d142:	4602      	mov	r2, r0
 800d144:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d146:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800d148:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d14a:	f897 206f 	ldrb.w	r2, [r7, #111]	@ 0x6f
 800d14e:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800d150:	4b0b      	ldr	r3, [pc, #44]	@ (800d180 <find_volume+0x6a0>)
 800d152:	881b      	ldrh	r3, [r3, #0]
 800d154:	3301      	adds	r3, #1
 800d156:	b29a      	uxth	r2, r3
 800d158:	4b09      	ldr	r3, [pc, #36]	@ (800d180 <find_volume+0x6a0>)
 800d15a:	801a      	strh	r2, [r3, #0]
 800d15c:	4b08      	ldr	r3, [pc, #32]	@ (800d180 <find_volume+0x6a0>)
 800d15e:	881a      	ldrh	r2, [r3, #0]
 800d160:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d162:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800d164:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800d166:	f7fc ffd1 	bl	800a10c <clear_lock>
#endif
	return FR_OK;
 800d16a:	2300      	movs	r3, #0
}
 800d16c:	4618      	mov	r0, r3
 800d16e:	3770      	adds	r7, #112	@ 0x70
 800d170:	46bd      	mov	sp, r7
 800d172:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800d176:	bf00      	nop
 800d178:	41615252 	.word	0x41615252
 800d17c:	61417272 	.word	0x61417272
 800d180:	20008c18 	.word	0x20008c18

0800d184 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800d184:	b580      	push	{r7, lr}
 800d186:	b084      	sub	sp, #16
 800d188:	af00      	add	r7, sp, #0
 800d18a:	6078      	str	r0, [r7, #4]
 800d18c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800d18e:	2309      	movs	r3, #9
 800d190:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800d192:	687b      	ldr	r3, [r7, #4]
 800d194:	2b00      	cmp	r3, #0
 800d196:	d01c      	beq.n	800d1d2 <validate+0x4e>
 800d198:	687b      	ldr	r3, [r7, #4]
 800d19a:	681b      	ldr	r3, [r3, #0]
 800d19c:	2b00      	cmp	r3, #0
 800d19e:	d018      	beq.n	800d1d2 <validate+0x4e>
 800d1a0:	687b      	ldr	r3, [r7, #4]
 800d1a2:	681b      	ldr	r3, [r3, #0]
 800d1a4:	781b      	ldrb	r3, [r3, #0]
 800d1a6:	2b00      	cmp	r3, #0
 800d1a8:	d013      	beq.n	800d1d2 <validate+0x4e>
 800d1aa:	687b      	ldr	r3, [r7, #4]
 800d1ac:	889a      	ldrh	r2, [r3, #4]
 800d1ae:	687b      	ldr	r3, [r7, #4]
 800d1b0:	681b      	ldr	r3, [r3, #0]
 800d1b2:	88db      	ldrh	r3, [r3, #6]
 800d1b4:	429a      	cmp	r2, r3
 800d1b6:	d10c      	bne.n	800d1d2 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800d1b8:	687b      	ldr	r3, [r7, #4]
 800d1ba:	681b      	ldr	r3, [r3, #0]
 800d1bc:	785b      	ldrb	r3, [r3, #1]
 800d1be:	4618      	mov	r0, r3
 800d1c0:	f7fc fb5a 	bl	8009878 <disk_status>
 800d1c4:	4603      	mov	r3, r0
 800d1c6:	f003 0301 	and.w	r3, r3, #1
 800d1ca:	2b00      	cmp	r3, #0
 800d1cc:	d101      	bne.n	800d1d2 <validate+0x4e>
			res = FR_OK;
 800d1ce:	2300      	movs	r3, #0
 800d1d0:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800d1d2:	7bfb      	ldrb	r3, [r7, #15]
 800d1d4:	2b00      	cmp	r3, #0
 800d1d6:	d102      	bne.n	800d1de <validate+0x5a>
 800d1d8:	687b      	ldr	r3, [r7, #4]
 800d1da:	681b      	ldr	r3, [r3, #0]
 800d1dc:	e000      	b.n	800d1e0 <validate+0x5c>
 800d1de:	2300      	movs	r3, #0
 800d1e0:	683a      	ldr	r2, [r7, #0]
 800d1e2:	6013      	str	r3, [r2, #0]
	return res;
 800d1e4:	7bfb      	ldrb	r3, [r7, #15]
}
 800d1e6:	4618      	mov	r0, r3
 800d1e8:	3710      	adds	r7, #16
 800d1ea:	46bd      	mov	sp, r7
 800d1ec:	bd80      	pop	{r7, pc}
	...

0800d1f0 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800d1f0:	b580      	push	{r7, lr}
 800d1f2:	b088      	sub	sp, #32
 800d1f4:	af00      	add	r7, sp, #0
 800d1f6:	60f8      	str	r0, [r7, #12]
 800d1f8:	60b9      	str	r1, [r7, #8]
 800d1fa:	4613      	mov	r3, r2
 800d1fc:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800d1fe:	68bb      	ldr	r3, [r7, #8]
 800d200:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800d202:	f107 0310 	add.w	r3, r7, #16
 800d206:	4618      	mov	r0, r3
 800d208:	f7ff fbc1 	bl	800c98e <get_ldnumber>
 800d20c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800d20e:	69fb      	ldr	r3, [r7, #28]
 800d210:	2b00      	cmp	r3, #0
 800d212:	da01      	bge.n	800d218 <f_mount+0x28>
 800d214:	230b      	movs	r3, #11
 800d216:	e02b      	b.n	800d270 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800d218:	4a17      	ldr	r2, [pc, #92]	@ (800d278 <f_mount+0x88>)
 800d21a:	69fb      	ldr	r3, [r7, #28]
 800d21c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d220:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800d222:	69bb      	ldr	r3, [r7, #24]
 800d224:	2b00      	cmp	r3, #0
 800d226:	d005      	beq.n	800d234 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800d228:	69b8      	ldr	r0, [r7, #24]
 800d22a:	f7fc ff6f 	bl	800a10c <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800d22e:	69bb      	ldr	r3, [r7, #24]
 800d230:	2200      	movs	r2, #0
 800d232:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800d234:	68fb      	ldr	r3, [r7, #12]
 800d236:	2b00      	cmp	r3, #0
 800d238:	d002      	beq.n	800d240 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800d23a:	68fb      	ldr	r3, [r7, #12]
 800d23c:	2200      	movs	r2, #0
 800d23e:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800d240:	68fa      	ldr	r2, [r7, #12]
 800d242:	490d      	ldr	r1, [pc, #52]	@ (800d278 <f_mount+0x88>)
 800d244:	69fb      	ldr	r3, [r7, #28]
 800d246:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800d24a:	68fb      	ldr	r3, [r7, #12]
 800d24c:	2b00      	cmp	r3, #0
 800d24e:	d002      	beq.n	800d256 <f_mount+0x66>
 800d250:	79fb      	ldrb	r3, [r7, #7]
 800d252:	2b01      	cmp	r3, #1
 800d254:	d001      	beq.n	800d25a <f_mount+0x6a>
 800d256:	2300      	movs	r3, #0
 800d258:	e00a      	b.n	800d270 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800d25a:	f107 010c 	add.w	r1, r7, #12
 800d25e:	f107 0308 	add.w	r3, r7, #8
 800d262:	2200      	movs	r2, #0
 800d264:	4618      	mov	r0, r3
 800d266:	f7ff fc3b 	bl	800cae0 <find_volume>
 800d26a:	4603      	mov	r3, r0
 800d26c:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800d26e:	7dfb      	ldrb	r3, [r7, #23]
}
 800d270:	4618      	mov	r0, r3
 800d272:	3720      	adds	r7, #32
 800d274:	46bd      	mov	sp, r7
 800d276:	bd80      	pop	{r7, pc}
 800d278:	20008c14 	.word	0x20008c14

0800d27c <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800d27c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800d280:	b0a8      	sub	sp, #160	@ 0xa0
 800d282:	af00      	add	r7, sp, #0
 800d284:	61f8      	str	r0, [r7, #28]
 800d286:	61b9      	str	r1, [r7, #24]
 800d288:	4613      	mov	r3, r2
 800d28a:	75fb      	strb	r3, [r7, #23]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800d28c:	69fb      	ldr	r3, [r7, #28]
 800d28e:	2b00      	cmp	r3, #0
 800d290:	d101      	bne.n	800d296 <f_open+0x1a>
 800d292:	2309      	movs	r3, #9
 800d294:	e2c7      	b.n	800d826 <f_open+0x5aa>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800d296:	7dfb      	ldrb	r3, [r7, #23]
 800d298:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800d29c:	75fb      	strb	r3, [r7, #23]
	res = find_volume(&path, &fs, mode);
 800d29e:	7dfa      	ldrb	r2, [r7, #23]
 800d2a0:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 800d2a4:	f107 0318 	add.w	r3, r7, #24
 800d2a8:	4618      	mov	r0, r3
 800d2aa:	f7ff fc19 	bl	800cae0 <find_volume>
 800d2ae:	4603      	mov	r3, r0
 800d2b0:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
	if (res == FR_OK) {
 800d2b4:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800d2b8:	2b00      	cmp	r3, #0
 800d2ba:	f040 82ab 	bne.w	800d814 <f_open+0x598>
		dj.obj.fs = fs;
 800d2be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d2c0:	62bb      	str	r3, [r7, #40]	@ 0x28
		INIT_NAMBUF(fs);
 800d2c2:	f44f 608c 	mov.w	r0, #1120	@ 0x460
 800d2c6:	f001 fa03 	bl	800e6d0 <ff_memalloc>
 800d2ca:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
 800d2ce:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d2d2:	2b00      	cmp	r3, #0
 800d2d4:	d101      	bne.n	800d2da <f_open+0x5e>
 800d2d6:	2311      	movs	r3, #17
 800d2d8:	e2a5      	b.n	800d826 <f_open+0x5aa>
 800d2da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d2dc:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 800d2e0:	60da      	str	r2, [r3, #12]
 800d2e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d2e4:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 800d2e8:	f502 7200 	add.w	r2, r2, #512	@ 0x200
 800d2ec:	611a      	str	r2, [r3, #16]
		res = follow_path(&dj, path);	/* Follow the file path */
 800d2ee:	69ba      	ldr	r2, [r7, #24]
 800d2f0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800d2f4:	4611      	mov	r1, r2
 800d2f6:	4618      	mov	r0, r3
 800d2f8:	f7ff faa0 	bl	800c83c <follow_path>
 800d2fc:	4603      	mov	r3, r0
 800d2fe:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800d302:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800d306:	2b00      	cmp	r3, #0
 800d308:	d118      	bne.n	800d33c <f_open+0xc0>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800d30a:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 800d30e:	b25b      	sxtb	r3, r3
 800d310:	2b00      	cmp	r3, #0
 800d312:	da03      	bge.n	800d31c <f_open+0xa0>
				res = FR_INVALID_NAME;
 800d314:	2306      	movs	r3, #6
 800d316:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
 800d31a:	e00f      	b.n	800d33c <f_open+0xc0>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800d31c:	7dfb      	ldrb	r3, [r7, #23]
 800d31e:	2b01      	cmp	r3, #1
 800d320:	bf8c      	ite	hi
 800d322:	2301      	movhi	r3, #1
 800d324:	2300      	movls	r3, #0
 800d326:	b2db      	uxtb	r3, r3
 800d328:	461a      	mov	r2, r3
 800d32a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800d32e:	4611      	mov	r1, r2
 800d330:	4618      	mov	r0, r3
 800d332:	f7fc fda3 	bl	8009e7c <chk_lock>
 800d336:	4603      	mov	r3, r0
 800d338:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800d33c:	7dfb      	ldrb	r3, [r7, #23]
 800d33e:	f003 031c 	and.w	r3, r3, #28
 800d342:	2b00      	cmp	r3, #0
 800d344:	f000 8115 	beq.w	800d572 <f_open+0x2f6>
			if (res != FR_OK) {					/* No file, create new */
 800d348:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800d34c:	2b00      	cmp	r3, #0
 800d34e:	d017      	beq.n	800d380 <f_open+0x104>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800d350:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800d354:	2b04      	cmp	r3, #4
 800d356:	d10e      	bne.n	800d376 <f_open+0xfa>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800d358:	f7fc fdec 	bl	8009f34 <enq_lock>
 800d35c:	4603      	mov	r3, r0
 800d35e:	2b00      	cmp	r3, #0
 800d360:	d006      	beq.n	800d370 <f_open+0xf4>
 800d362:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800d366:	4618      	mov	r0, r3
 800d368:	f7fe fdcc 	bl	800bf04 <dir_register>
 800d36c:	4603      	mov	r3, r0
 800d36e:	e000      	b.n	800d372 <f_open+0xf6>
 800d370:	2312      	movs	r3, #18
 800d372:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800d376:	7dfb      	ldrb	r3, [r7, #23]
 800d378:	f043 0308 	orr.w	r3, r3, #8
 800d37c:	75fb      	strb	r3, [r7, #23]
 800d37e:	e011      	b.n	800d3a4 <f_open+0x128>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800d380:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800d384:	f003 0311 	and.w	r3, r3, #17
 800d388:	2b00      	cmp	r3, #0
 800d38a:	d003      	beq.n	800d394 <f_open+0x118>
					res = FR_DENIED;
 800d38c:	2307      	movs	r3, #7
 800d38e:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
 800d392:	e007      	b.n	800d3a4 <f_open+0x128>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800d394:	7dfb      	ldrb	r3, [r7, #23]
 800d396:	f003 0304 	and.w	r3, r3, #4
 800d39a:	2b00      	cmp	r3, #0
 800d39c:	d002      	beq.n	800d3a4 <f_open+0x128>
 800d39e:	2308      	movs	r3, #8
 800d3a0:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800d3a4:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800d3a8:	2b00      	cmp	r3, #0
 800d3aa:	f040 80fe 	bne.w	800d5aa <f_open+0x32e>
 800d3ae:	7dfb      	ldrb	r3, [r7, #23]
 800d3b0:	f003 0308 	and.w	r3, r3, #8
 800d3b4:	2b00      	cmp	r3, #0
 800d3b6:	f000 80f8 	beq.w	800d5aa <f_open+0x32e>
				dw = GET_FATTIME();
 800d3ba:	f7fc f993 	bl	80096e4 <get_fattime>
 800d3be:	f8c7 0088 	str.w	r0, [r7, #136]	@ 0x88
#if _FS_EXFAT
				if (fs->fs_type == FS_EXFAT) {
 800d3c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d3c4:	781b      	ldrb	r3, [r3, #0]
 800d3c6:	2b04      	cmp	r3, #4
 800d3c8:	f040 8084 	bne.w	800d4d4 <f_open+0x258>
					/* Get current allocation info */
					fp->obj.fs = fs;
 800d3cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d3ce:	69fb      	ldr	r3, [r7, #28]
 800d3d0:	601a      	str	r2, [r3, #0]
					fp->obj.sclust = ld_dword(fs->dirbuf + XDIR_FstClus);
 800d3d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d3d4:	691b      	ldr	r3, [r3, #16]
 800d3d6:	3334      	adds	r3, #52	@ 0x34
 800d3d8:	4618      	mov	r0, r3
 800d3da:	f7fc fb04 	bl	80099e6 <ld_dword>
 800d3de:	4602      	mov	r2, r0
 800d3e0:	69fb      	ldr	r3, [r7, #28]
 800d3e2:	609a      	str	r2, [r3, #8]
					fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
 800d3e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d3e6:	691b      	ldr	r3, [r3, #16]
 800d3e8:	3338      	adds	r3, #56	@ 0x38
 800d3ea:	4618      	mov	r0, r3
 800d3ec:	f7fc fb1e 	bl	8009a2c <ld_qword>
 800d3f0:	4602      	mov	r2, r0
 800d3f2:	460b      	mov	r3, r1
 800d3f4:	69f9      	ldr	r1, [r7, #28]
 800d3f6:	e9c1 2304 	strd	r2, r3, [r1, #16]
					fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
 800d3fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d3fc:	691b      	ldr	r3, [r3, #16]
 800d3fe:	3321      	adds	r3, #33	@ 0x21
 800d400:	781b      	ldrb	r3, [r3, #0]
 800d402:	f003 0302 	and.w	r3, r3, #2
 800d406:	b2da      	uxtb	r2, r3
 800d408:	69fb      	ldr	r3, [r7, #28]
 800d40a:	71da      	strb	r2, [r3, #7]
					fp->obj.n_frag = 0;
 800d40c:	69fb      	ldr	r3, [r7, #28]
 800d40e:	2200      	movs	r2, #0
 800d410:	61da      	str	r2, [r3, #28]
					/* Initialize directory entry block */
					st_dword(fs->dirbuf + XDIR_CrtTime, dw);	/* Set created time */
 800d412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d414:	691b      	ldr	r3, [r3, #16]
 800d416:	3308      	adds	r3, #8
 800d418:	f8d7 1088 	ldr.w	r1, [r7, #136]	@ 0x88
 800d41c:	4618      	mov	r0, r3
 800d41e:	f7fc fbfb 	bl	8009c18 <st_dword>
					fs->dirbuf[XDIR_CrtTime10] = 0;
 800d422:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d424:	691b      	ldr	r3, [r3, #16]
 800d426:	3314      	adds	r3, #20
 800d428:	2200      	movs	r2, #0
 800d42a:	701a      	strb	r2, [r3, #0]
					st_dword(fs->dirbuf + XDIR_ModTime, dw);	/* Set modified time */
 800d42c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d42e:	691b      	ldr	r3, [r3, #16]
 800d430:	330c      	adds	r3, #12
 800d432:	f8d7 1088 	ldr.w	r1, [r7, #136]	@ 0x88
 800d436:	4618      	mov	r0, r3
 800d438:	f7fc fbee 	bl	8009c18 <st_dword>
					fs->dirbuf[XDIR_ModTime10] = 0;
 800d43c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d43e:	691b      	ldr	r3, [r3, #16]
 800d440:	3315      	adds	r3, #21
 800d442:	2200      	movs	r2, #0
 800d444:	701a      	strb	r2, [r3, #0]
					fs->dirbuf[XDIR_Attr] = AM_ARC;				/* Reset attribute */
 800d446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d448:	691b      	ldr	r3, [r3, #16]
 800d44a:	3304      	adds	r3, #4
 800d44c:	2220      	movs	r2, #32
 800d44e:	701a      	strb	r2, [r3, #0]
					st_dword(fs->dirbuf + XDIR_FstClus, 0);		/* Reset file allocation info */
 800d450:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d452:	691b      	ldr	r3, [r3, #16]
 800d454:	3334      	adds	r3, #52	@ 0x34
 800d456:	2100      	movs	r1, #0
 800d458:	4618      	mov	r0, r3
 800d45a:	f7fc fbdd 	bl	8009c18 <st_dword>
					st_qword(fs->dirbuf + XDIR_FileSize, 0);
 800d45e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d460:	691b      	ldr	r3, [r3, #16]
 800d462:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800d466:	f04f 0200 	mov.w	r2, #0
 800d46a:	f04f 0300 	mov.w	r3, #0
 800d46e:	4608      	mov	r0, r1
 800d470:	f7fc fbfe 	bl	8009c70 <st_qword>
					st_qword(fs->dirbuf + XDIR_ValidFileSize, 0);
 800d474:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d476:	691b      	ldr	r3, [r3, #16]
 800d478:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 800d47c:	f04f 0200 	mov.w	r2, #0
 800d480:	f04f 0300 	mov.w	r3, #0
 800d484:	4608      	mov	r0, r1
 800d486:	f7fc fbf3 	bl	8009c70 <st_qword>
					fs->dirbuf[XDIR_GenFlags] = 1;
 800d48a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d48c:	691b      	ldr	r3, [r3, #16]
 800d48e:	3321      	adds	r3, #33	@ 0x21
 800d490:	2201      	movs	r2, #1
 800d492:	701a      	strb	r2, [r3, #0]
					res = store_xdir(&dj);
 800d494:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800d498:	4618      	mov	r0, r3
 800d49a:	f7fe fa7f 	bl	800b99c <store_xdir>
 800d49e:	4603      	mov	r3, r0
 800d4a0:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
					if (res == FR_OK && fp->obj.sclust) {		/* Remove the cluster chain if exist */
 800d4a4:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800d4a8:	2b00      	cmp	r3, #0
 800d4aa:	d17e      	bne.n	800d5aa <f_open+0x32e>
 800d4ac:	69fb      	ldr	r3, [r7, #28]
 800d4ae:	689b      	ldr	r3, [r3, #8]
 800d4b0:	2b00      	cmp	r3, #0
 800d4b2:	d07a      	beq.n	800d5aa <f_open+0x32e>
						res = remove_chain(&fp->obj, fp->obj.sclust, 0);
 800d4b4:	69f8      	ldr	r0, [r7, #28]
 800d4b6:	69fb      	ldr	r3, [r7, #28]
 800d4b8:	689b      	ldr	r3, [r3, #8]
 800d4ba:	2200      	movs	r2, #0
 800d4bc:	4619      	mov	r1, r3
 800d4be:	f7fd fa97 	bl	800a9f0 <remove_chain>
 800d4c2:	4603      	mov	r3, r0
 800d4c4:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
						fs->last_clst = fp->obj.sclust - 1;		/* Reuse the cluster hole */
 800d4c8:	69fb      	ldr	r3, [r7, #28]
 800d4ca:	689a      	ldr	r2, [r3, #8]
 800d4cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d4ce:	3a01      	subs	r2, #1
 800d4d0:	615a      	str	r2, [r3, #20]
 800d4d2:	e06a      	b.n	800d5aa <f_open+0x32e>
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800d4d4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d4d6:	330e      	adds	r3, #14
 800d4d8:	f8d7 1088 	ldr.w	r1, [r7, #136]	@ 0x88
 800d4dc:	4618      	mov	r0, r3
 800d4de:	f7fc fb9b 	bl	8009c18 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800d4e2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d4e4:	3316      	adds	r3, #22
 800d4e6:	f8d7 1088 	ldr.w	r1, [r7, #136]	@ 0x88
 800d4ea:	4618      	mov	r0, r3
 800d4ec:	f7fc fb94 	bl	8009c18 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800d4f0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d4f2:	330b      	adds	r3, #11
 800d4f4:	2220      	movs	r2, #32
 800d4f6:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800d4f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d4fa:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800d4fc:	4611      	mov	r1, r2
 800d4fe:	4618      	mov	r0, r3
 800d500:	f7fd fe26 	bl	800b150 <ld_clust>
 800d504:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800d508:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d50a:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800d50c:	2200      	movs	r2, #0
 800d50e:	4618      	mov	r0, r3
 800d510:	f7fd fe3d 	bl	800b18e <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800d514:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d516:	331c      	adds	r3, #28
 800d518:	2100      	movs	r1, #0
 800d51a:	4618      	mov	r0, r3
 800d51c:	f7fc fb7c 	bl	8009c18 <st_dword>
					fs->wflag = 1;
 800d520:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d522:	2201      	movs	r2, #1
 800d524:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800d526:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d52a:	2b00      	cmp	r3, #0
 800d52c:	d03d      	beq.n	800d5aa <f_open+0x32e>
						dw = fs->winsect;
 800d52e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d530:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d532:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
						res = remove_chain(&dj.obj, cl, 0);
 800d536:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800d53a:	2200      	movs	r2, #0
 800d53c:	f8d7 1084 	ldr.w	r1, [r7, #132]	@ 0x84
 800d540:	4618      	mov	r0, r3
 800d542:	f7fd fa55 	bl	800a9f0 <remove_chain>
 800d546:	4603      	mov	r3, r0
 800d548:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
						if (res == FR_OK) {
 800d54c:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800d550:	2b00      	cmp	r3, #0
 800d552:	d12a      	bne.n	800d5aa <f_open+0x32e>
							res = move_window(fs, dw);
 800d554:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d556:	f8d7 1088 	ldr.w	r1, [r7, #136]	@ 0x88
 800d55a:	4618      	mov	r0, r3
 800d55c:	f7fc fe3e 	bl	800a1dc <move_window>
 800d560:	4603      	mov	r3, r0
 800d562:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800d566:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d568:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800d56c:	3a01      	subs	r2, #1
 800d56e:	615a      	str	r2, [r3, #20]
 800d570:	e01b      	b.n	800d5aa <f_open+0x32e>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800d572:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800d576:	2b00      	cmp	r3, #0
 800d578:	d117      	bne.n	800d5aa <f_open+0x32e>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800d57a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800d57e:	f003 0310 	and.w	r3, r3, #16
 800d582:	2b00      	cmp	r3, #0
 800d584:	d003      	beq.n	800d58e <f_open+0x312>
					res = FR_NO_FILE;
 800d586:	2304      	movs	r3, #4
 800d588:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
 800d58c:	e00d      	b.n	800d5aa <f_open+0x32e>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800d58e:	7dfb      	ldrb	r3, [r7, #23]
 800d590:	f003 0302 	and.w	r3, r3, #2
 800d594:	2b00      	cmp	r3, #0
 800d596:	d008      	beq.n	800d5aa <f_open+0x32e>
 800d598:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800d59c:	f003 0301 	and.w	r3, r3, #1
 800d5a0:	2b00      	cmp	r3, #0
 800d5a2:	d002      	beq.n	800d5aa <f_open+0x32e>
						res = FR_DENIED;
 800d5a4:	2307      	movs	r3, #7
 800d5a6:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
					}
				}
			}
		}
		if (res == FR_OK) {
 800d5aa:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800d5ae:	2b00      	cmp	r3, #0
 800d5b0:	d126      	bne.n	800d600 <f_open+0x384>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800d5b2:	7dfb      	ldrb	r3, [r7, #23]
 800d5b4:	f003 0308 	and.w	r3, r3, #8
 800d5b8:	2b00      	cmp	r3, #0
 800d5ba:	d003      	beq.n	800d5c4 <f_open+0x348>
				mode |= FA_MODIFIED;
 800d5bc:	7dfb      	ldrb	r3, [r7, #23]
 800d5be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d5c2:	75fb      	strb	r3, [r7, #23]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800d5c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5c6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d5c8:	69fb      	ldr	r3, [r7, #28]
 800d5ca:	649a      	str	r2, [r3, #72]	@ 0x48
			fp->dir_ptr = dj.dir;
 800d5cc:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800d5ce:	69fb      	ldr	r3, [r7, #28]
 800d5d0:	64da      	str	r2, [r3, #76]	@ 0x4c
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800d5d2:	7dfb      	ldrb	r3, [r7, #23]
 800d5d4:	2b01      	cmp	r3, #1
 800d5d6:	bf8c      	ite	hi
 800d5d8:	2301      	movhi	r3, #1
 800d5da:	2300      	movls	r3, #0
 800d5dc:	b2db      	uxtb	r3, r3
 800d5de:	461a      	mov	r2, r3
 800d5e0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800d5e4:	4611      	mov	r1, r2
 800d5e6:	4618      	mov	r0, r3
 800d5e8:	f7fc fcc6 	bl	8009f78 <inc_lock>
 800d5ec:	4602      	mov	r2, r0
 800d5ee:	69fb      	ldr	r3, [r7, #28]
 800d5f0:	62da      	str	r2, [r3, #44]	@ 0x2c
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800d5f2:	69fb      	ldr	r3, [r7, #28]
 800d5f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d5f6:	2b00      	cmp	r3, #0
 800d5f8:	d102      	bne.n	800d600 <f_open+0x384>
 800d5fa:	2302      	movs	r3, #2
 800d5fc:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800d600:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800d604:	2b00      	cmp	r3, #0
 800d606:	f040 8101 	bne.w	800d80c <f_open+0x590>
#if _FS_EXFAT
			if (fs->fs_type == FS_EXFAT) {
 800d60a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d60c:	781b      	ldrb	r3, [r3, #0]
 800d60e:	2b04      	cmp	r3, #4
 800d610:	d12d      	bne.n	800d66e <f_open+0x3f2>
				fp->obj.c_scl = dj.obj.sclust;							/* Get containing directory info */
 800d612:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d614:	69fb      	ldr	r3, [r7, #28]
 800d616:	621a      	str	r2, [r3, #32]
				fp->obj.c_size = ((DWORD)dj.obj.objsize & 0xFFFFFF00) | dj.obj.stat;
 800d618:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800d61c:	4613      	mov	r3, r2
 800d61e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800d622:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800d626:	431a      	orrs	r2, r3
 800d628:	69fb      	ldr	r3, [r7, #28]
 800d62a:	625a      	str	r2, [r3, #36]	@ 0x24
				fp->obj.c_ofs = dj.blk_ofs;
 800d62c:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800d62e:	69fb      	ldr	r3, [r7, #28]
 800d630:	629a      	str	r2, [r3, #40]	@ 0x28
				fp->obj.sclust = ld_dword(fs->dirbuf + XDIR_FstClus);	/* Get object allocation info */
 800d632:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d634:	691b      	ldr	r3, [r3, #16]
 800d636:	3334      	adds	r3, #52	@ 0x34
 800d638:	4618      	mov	r0, r3
 800d63a:	f7fc f9d4 	bl	80099e6 <ld_dword>
 800d63e:	4602      	mov	r2, r0
 800d640:	69fb      	ldr	r3, [r7, #28]
 800d642:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
 800d644:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d646:	691b      	ldr	r3, [r3, #16]
 800d648:	3338      	adds	r3, #56	@ 0x38
 800d64a:	4618      	mov	r0, r3
 800d64c:	f7fc f9ee 	bl	8009a2c <ld_qword>
 800d650:	4602      	mov	r2, r0
 800d652:	460b      	mov	r3, r1
 800d654:	69f9      	ldr	r1, [r7, #28]
 800d656:	e9c1 2304 	strd	r2, r3, [r1, #16]
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
 800d65a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d65c:	691b      	ldr	r3, [r3, #16]
 800d65e:	3321      	adds	r3, #33	@ 0x21
 800d660:	781b      	ldrb	r3, [r3, #0]
 800d662:	f003 0302 	and.w	r3, r3, #2
 800d666:	b2da      	uxtb	r2, r3
 800d668:	69fb      	ldr	r3, [r7, #28]
 800d66a:	71da      	strb	r2, [r3, #7]
 800d66c:	e016      	b.n	800d69c <f_open+0x420>
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800d66e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d670:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800d672:	4611      	mov	r1, r2
 800d674:	4618      	mov	r0, r3
 800d676:	f7fd fd6b 	bl	800b150 <ld_clust>
 800d67a:	4602      	mov	r2, r0
 800d67c:	69fb      	ldr	r3, [r7, #28]
 800d67e:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800d680:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d682:	331c      	adds	r3, #28
 800d684:	4618      	mov	r0, r3
 800d686:	f7fc f9ae 	bl	80099e6 <ld_dword>
 800d68a:	4603      	mov	r3, r0
 800d68c:	2200      	movs	r2, #0
 800d68e:	60bb      	str	r3, [r7, #8]
 800d690:	60fa      	str	r2, [r7, #12]
 800d692:	69fb      	ldr	r3, [r7, #28]
 800d694:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800d698:	e9c3 1204 	strd	r1, r2, [r3, #16]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800d69c:	69fb      	ldr	r3, [r7, #28]
 800d69e:	2200      	movs	r2, #0
 800d6a0:	651a      	str	r2, [r3, #80]	@ 0x50
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800d6a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d6a4:	69fb      	ldr	r3, [r7, #28]
 800d6a6:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800d6a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6aa:	88da      	ldrh	r2, [r3, #6]
 800d6ac:	69fb      	ldr	r3, [r7, #28]
 800d6ae:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800d6b0:	69fb      	ldr	r3, [r7, #28]
 800d6b2:	7dfa      	ldrb	r2, [r7, #23]
 800d6b4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
			fp->err = 0;			/* Clear error flag */
 800d6b8:	69fb      	ldr	r3, [r7, #28]
 800d6ba:	2200      	movs	r2, #0
 800d6bc:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
			fp->sect = 0;			/* Invalidate current data sector */
 800d6c0:	69fb      	ldr	r3, [r7, #28]
 800d6c2:	2200      	movs	r2, #0
 800d6c4:	645a      	str	r2, [r3, #68]	@ 0x44
			fp->fptr = 0;			/* Set file pointer top of the file */
 800d6c6:	69f9      	ldr	r1, [r7, #28]
 800d6c8:	f04f 0200 	mov.w	r2, #0
 800d6cc:	f04f 0300 	mov.w	r3, #0
 800d6d0:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800d6d4:	69fb      	ldr	r3, [r7, #28]
 800d6d6:	3354      	adds	r3, #84	@ 0x54
 800d6d8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d6dc:	2100      	movs	r1, #0
 800d6de:	4618      	mov	r0, r3
 800d6e0:	f7fc fb6f 	bl	8009dc2 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800d6e4:	7dfb      	ldrb	r3, [r7, #23]
 800d6e6:	f003 0320 	and.w	r3, r3, #32
 800d6ea:	2b00      	cmp	r3, #0
 800d6ec:	f000 808e 	beq.w	800d80c <f_open+0x590>
 800d6f0:	69fb      	ldr	r3, [r7, #28]
 800d6f2:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800d6f6:	4313      	orrs	r3, r2
 800d6f8:	f000 8088 	beq.w	800d80c <f_open+0x590>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800d6fc:	69fb      	ldr	r3, [r7, #28]
 800d6fe:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800d702:	69f9      	ldr	r1, [r7, #28]
 800d704:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800d708:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d70a:	895b      	ldrh	r3, [r3, #10]
 800d70c:	025b      	lsls	r3, r3, #9
 800d70e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800d712:	69fb      	ldr	r3, [r7, #28]
 800d714:	689b      	ldr	r3, [r3, #8]
 800d716:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800d71a:	69fb      	ldr	r3, [r7, #28]
 800d71c:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800d720:	e9c7 2324 	strd	r2, r3, [r7, #144]	@ 0x90
 800d724:	e027      	b.n	800d776 <f_open+0x4fa>
					clst = get_fat(&fp->obj, clst);
 800d726:	69fb      	ldr	r3, [r7, #28]
 800d728:	f8d7 1098 	ldr.w	r1, [r7, #152]	@ 0x98
 800d72c:	4618      	mov	r0, r3
 800d72e:	f7fc fe11 	bl	800a354 <get_fat>
 800d732:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98
					if (clst <= 1) res = FR_INT_ERR;
 800d736:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800d73a:	2b01      	cmp	r3, #1
 800d73c:	d802      	bhi.n	800d744 <f_open+0x4c8>
 800d73e:	2302      	movs	r3, #2
 800d740:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800d744:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800d748:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d74c:	d102      	bne.n	800d754 <f_open+0x4d8>
 800d74e:	2301      	movs	r3, #1
 800d750:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800d754:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800d758:	2200      	movs	r2, #0
 800d75a:	469a      	mov	sl, r3
 800d75c:	4693      	mov	fp, r2
 800d75e:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 800d762:	ebb2 010a 	subs.w	r1, r2, sl
 800d766:	6039      	str	r1, [r7, #0]
 800d768:	eb63 030b 	sbc.w	r3, r3, fp
 800d76c:	607b      	str	r3, [r7, #4]
 800d76e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d772:	e9c7 2324 	strd	r2, r3, [r7, #144]	@ 0x90
 800d776:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800d77a:	2b00      	cmp	r3, #0
 800d77c:	d10a      	bne.n	800d794 <f_open+0x518>
 800d77e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800d782:	2200      	movs	r2, #0
 800d784:	4698      	mov	r8, r3
 800d786:	4691      	mov	r9, r2
 800d788:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 800d78c:	4590      	cmp	r8, r2
 800d78e:	eb79 0303 	sbcs.w	r3, r9, r3
 800d792:	d3c8      	bcc.n	800d726 <f_open+0x4aa>
				}
				fp->clust = clst;
 800d794:	69fb      	ldr	r3, [r7, #28]
 800d796:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800d79a:	641a      	str	r2, [r3, #64]	@ 0x40
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800d79c:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800d7a0:	2b00      	cmp	r3, #0
 800d7a2:	d133      	bne.n	800d80c <f_open+0x590>
 800d7a4:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 800d7a8:	f3c2 0408 	ubfx	r4, r2, #0, #9
 800d7ac:	2500      	movs	r5, #0
 800d7ae:	ea54 0305 	orrs.w	r3, r4, r5
 800d7b2:	d02b      	beq.n	800d80c <f_open+0x590>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800d7b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d7b6:	f8d7 1098 	ldr.w	r1, [r7, #152]	@ 0x98
 800d7ba:	4618      	mov	r0, r3
 800d7bc:	f7fc fdaa 	bl	800a314 <clust2sect>
 800d7c0:	67f8      	str	r0, [r7, #124]	@ 0x7c
 800d7c2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d7c4:	2b00      	cmp	r3, #0
 800d7c6:	d103      	bne.n	800d7d0 <f_open+0x554>
						res = FR_INT_ERR;
 800d7c8:	2302      	movs	r3, #2
 800d7ca:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
 800d7ce:	e01d      	b.n	800d80c <f_open+0x590>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800d7d0:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	@ 0x90
 800d7d4:	f04f 0200 	mov.w	r2, #0
 800d7d8:	f04f 0300 	mov.w	r3, #0
 800d7dc:	0a42      	lsrs	r2, r0, #9
 800d7de:	ea42 52c1 	orr.w	r2, r2, r1, lsl #23
 800d7e2:	0a4b      	lsrs	r3, r1, #9
 800d7e4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d7e6:	441a      	add	r2, r3
 800d7e8:	69fb      	ldr	r3, [r7, #28]
 800d7ea:	645a      	str	r2, [r3, #68]	@ 0x44
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800d7ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d7ee:	7858      	ldrb	r0, [r3, #1]
 800d7f0:	69fb      	ldr	r3, [r7, #28]
 800d7f2:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 800d7f6:	69fb      	ldr	r3, [r7, #28]
 800d7f8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d7fa:	2301      	movs	r3, #1
 800d7fc:	f7fc f87c 	bl	80098f8 <disk_read>
 800d800:	4603      	mov	r3, r0
 800d802:	2b00      	cmp	r3, #0
 800d804:	d002      	beq.n	800d80c <f_open+0x590>
 800d806:	2301      	movs	r3, #1
 800d808:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
				}
			}
#endif
		}

		FREE_NAMBUF();
 800d80c:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 800d810:	f000 ff6a 	bl	800e6e8 <ff_memfree>
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800d814:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800d818:	2b00      	cmp	r3, #0
 800d81a:	d002      	beq.n	800d822 <f_open+0x5a6>
 800d81c:	69fb      	ldr	r3, [r7, #28]
 800d81e:	2200      	movs	r2, #0
 800d820:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800d822:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
}
 800d826:	4618      	mov	r0, r3
 800d828:	37a0      	adds	r7, #160	@ 0xa0
 800d82a:	46bd      	mov	sp, r7
 800d82c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800d830 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800d830:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d834:	b095      	sub	sp, #84	@ 0x54
 800d836:	af00      	add	r7, sp, #0
 800d838:	61f8      	str	r0, [r7, #28]
 800d83a:	61b9      	str	r1, [r7, #24]
 800d83c:	617a      	str	r2, [r7, #20]
 800d83e:	613b      	str	r3, [r7, #16]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800d840:	69bb      	ldr	r3, [r7, #24]
 800d842:	63fb      	str	r3, [r7, #60]	@ 0x3c


	*br = 0;	/* Clear read byte counter */
 800d844:	693b      	ldr	r3, [r7, #16]
 800d846:	2200      	movs	r2, #0
 800d848:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800d84a:	69fb      	ldr	r3, [r7, #28]
 800d84c:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 800d850:	4611      	mov	r1, r2
 800d852:	4618      	mov	r0, r3
 800d854:	f7ff fc96 	bl	800d184 <validate>
 800d858:	4603      	mov	r3, r0
 800d85a:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800d85e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800d862:	2b00      	cmp	r3, #0
 800d864:	d108      	bne.n	800d878 <f_read+0x48>
 800d866:	69fb      	ldr	r3, [r7, #28]
 800d868:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800d86c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 800d870:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800d874:	2b00      	cmp	r3, #0
 800d876:	d002      	beq.n	800d87e <f_read+0x4e>
 800d878:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800d87c:	e14b      	b.n	800db16 <f_read+0x2e6>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800d87e:	69fb      	ldr	r3, [r7, #28]
 800d880:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800d884:	f003 0301 	and.w	r3, r3, #1
 800d888:	2b00      	cmp	r3, #0
 800d88a:	d101      	bne.n	800d890 <f_read+0x60>
 800d88c:	2307      	movs	r3, #7
 800d88e:	e142      	b.n	800db16 <f_read+0x2e6>
	remain = fp->obj.objsize - fp->fptr;
 800d890:	69fb      	ldr	r3, [r7, #28]
 800d892:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 800d896:	69fb      	ldr	r3, [r7, #28]
 800d898:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800d89c:	1a86      	subs	r6, r0, r2
 800d89e:	603e      	str	r6, [r7, #0]
 800d8a0:	eb61 0303 	sbc.w	r3, r1, r3
 800d8a4:	607b      	str	r3, [r7, #4]
 800d8a6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d8aa:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800d8ae:	697b      	ldr	r3, [r7, #20]
 800d8b0:	2200      	movs	r2, #0
 800d8b2:	469a      	mov	sl, r3
 800d8b4:	4693      	mov	fp, r2
 800d8b6:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800d8ba:	4552      	cmp	r2, sl
 800d8bc:	eb73 030b 	sbcs.w	r3, r3, fp
 800d8c0:	f080 8124 	bcs.w	800db0c <f_read+0x2dc>
 800d8c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8c6:	617b      	str	r3, [r7, #20]

	for ( ;  btr;								/* Repeat until all data read */
 800d8c8:	e120      	b.n	800db0c <f_read+0x2dc>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800d8ca:	69fb      	ldr	r3, [r7, #28]
 800d8cc:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800d8d0:	f3c2 0408 	ubfx	r4, r2, #0, #9
 800d8d4:	2500      	movs	r5, #0
 800d8d6:	ea54 0305 	orrs.w	r3, r4, r5
 800d8da:	f040 80d9 	bne.w	800da90 <f_read+0x260>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800d8de:	69fb      	ldr	r3, [r7, #28]
 800d8e0:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 800d8e4:	f04f 0200 	mov.w	r2, #0
 800d8e8:	f04f 0300 	mov.w	r3, #0
 800d8ec:	0a42      	lsrs	r2, r0, #9
 800d8ee:	ea42 52c1 	orr.w	r2, r2, r1, lsl #23
 800d8f2:	0a4b      	lsrs	r3, r1, #9
 800d8f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d8f6:	895b      	ldrh	r3, [r3, #10]
 800d8f8:	3b01      	subs	r3, #1
 800d8fa:	4013      	ands	r3, r2
 800d8fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
			if (csect == 0) {					/* On the cluster boundary? */
 800d8fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d900:	2b00      	cmp	r3, #0
 800d902:	d132      	bne.n	800d96a <f_read+0x13a>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800d904:	69fb      	ldr	r3, [r7, #28]
 800d906:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800d90a:	4313      	orrs	r3, r2
 800d90c:	d103      	bne.n	800d916 <f_read+0xe6>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800d90e:	69fb      	ldr	r3, [r7, #28]
 800d910:	689b      	ldr	r3, [r3, #8]
 800d912:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d914:	e013      	b.n	800d93e <f_read+0x10e>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800d916:	69fb      	ldr	r3, [r7, #28]
 800d918:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d91a:	2b00      	cmp	r3, #0
 800d91c:	d007      	beq.n	800d92e <f_read+0xfe>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800d91e:	69fb      	ldr	r3, [r7, #28]
 800d920:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800d924:	69f8      	ldr	r0, [r7, #28]
 800d926:	f7fd fa18 	bl	800ad5a <clmt_clust>
 800d92a:	64b8      	str	r0, [r7, #72]	@ 0x48
 800d92c:	e007      	b.n	800d93e <f_read+0x10e>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800d92e:	69fa      	ldr	r2, [r7, #28]
 800d930:	69fb      	ldr	r3, [r7, #28]
 800d932:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d934:	4619      	mov	r1, r3
 800d936:	4610      	mov	r0, r2
 800d938:	f7fc fd0c 	bl	800a354 <get_fat>
 800d93c:	64b8      	str	r0, [r7, #72]	@ 0x48
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800d93e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d940:	2b01      	cmp	r3, #1
 800d942:	d805      	bhi.n	800d950 <f_read+0x120>
 800d944:	69fb      	ldr	r3, [r7, #28]
 800d946:	2202      	movs	r2, #2
 800d948:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800d94c:	2302      	movs	r3, #2
 800d94e:	e0e2      	b.n	800db16 <f_read+0x2e6>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800d950:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d952:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d956:	d105      	bne.n	800d964 <f_read+0x134>
 800d958:	69fb      	ldr	r3, [r7, #28]
 800d95a:	2201      	movs	r2, #1
 800d95c:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800d960:	2301      	movs	r3, #1
 800d962:	e0d8      	b.n	800db16 <f_read+0x2e6>
				fp->clust = clst;				/* Update current cluster */
 800d964:	69fb      	ldr	r3, [r7, #28]
 800d966:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d968:	641a      	str	r2, [r3, #64]	@ 0x40
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800d96a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d96c:	69fb      	ldr	r3, [r7, #28]
 800d96e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d970:	4619      	mov	r1, r3
 800d972:	4610      	mov	r0, r2
 800d974:	f7fc fcce 	bl	800a314 <clust2sect>
 800d978:	62b8      	str	r0, [r7, #40]	@ 0x28
			if (!sect) ABORT(fs, FR_INT_ERR);
 800d97a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d97c:	2b00      	cmp	r3, #0
 800d97e:	d105      	bne.n	800d98c <f_read+0x15c>
 800d980:	69fb      	ldr	r3, [r7, #28]
 800d982:	2202      	movs	r2, #2
 800d984:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800d988:	2302      	movs	r3, #2
 800d98a:	e0c4      	b.n	800db16 <f_read+0x2e6>
			sect += csect;
 800d98c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d98e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d990:	4413      	add	r3, r2
 800d992:	62bb      	str	r3, [r7, #40]	@ 0x28
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800d994:	697b      	ldr	r3, [r7, #20]
 800d996:	0a5b      	lsrs	r3, r3, #9
 800d998:	643b      	str	r3, [r7, #64]	@ 0x40
			if (cc) {							/* Read maximum contiguous sectors directly */
 800d99a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d99c:	2b00      	cmp	r3, #0
 800d99e:	d03b      	beq.n	800da18 <f_read+0x1e8>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800d9a0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d9a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d9a4:	4413      	add	r3, r2
 800d9a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d9a8:	8952      	ldrh	r2, [r2, #10]
 800d9aa:	4293      	cmp	r3, r2
 800d9ac:	d905      	bls.n	800d9ba <f_read+0x18a>
					cc = fs->csize - csect;
 800d9ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d9b0:	895b      	ldrh	r3, [r3, #10]
 800d9b2:	461a      	mov	r2, r3
 800d9b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d9b6:	1ad3      	subs	r3, r2, r3
 800d9b8:	643b      	str	r3, [r7, #64]	@ 0x40
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800d9ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d9bc:	7858      	ldrb	r0, [r3, #1]
 800d9be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d9c0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d9c2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800d9c4:	f7fb ff98 	bl	80098f8 <disk_read>
 800d9c8:	4603      	mov	r3, r0
 800d9ca:	2b00      	cmp	r3, #0
 800d9cc:	d005      	beq.n	800d9da <f_read+0x1aa>
 800d9ce:	69fb      	ldr	r3, [r7, #28]
 800d9d0:	2201      	movs	r2, #1
 800d9d2:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800d9d6:	2301      	movs	r3, #1
 800d9d8:	e09d      	b.n	800db16 <f_read+0x2e6>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800d9da:	69fb      	ldr	r3, [r7, #28]
 800d9dc:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800d9e0:	b25b      	sxtb	r3, r3
 800d9e2:	2b00      	cmp	r3, #0
 800d9e4:	da14      	bge.n	800da10 <f_read+0x1e0>
 800d9e6:	69fb      	ldr	r3, [r7, #28]
 800d9e8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d9ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d9ec:	1ad3      	subs	r3, r2, r3
 800d9ee:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d9f0:	429a      	cmp	r2, r3
 800d9f2:	d90d      	bls.n	800da10 <f_read+0x1e0>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800d9f4:	69fb      	ldr	r3, [r7, #28]
 800d9f6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d9f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d9fa:	1ad3      	subs	r3, r2, r3
 800d9fc:	025b      	lsls	r3, r3, #9
 800d9fe:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800da00:	18d0      	adds	r0, r2, r3
 800da02:	69fb      	ldr	r3, [r7, #28]
 800da04:	3354      	adds	r3, #84	@ 0x54
 800da06:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800da0a:	4619      	mov	r1, r3
 800da0c:	f7fc f9b8 	bl	8009d80 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800da10:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800da12:	025b      	lsls	r3, r3, #9
 800da14:	647b      	str	r3, [r7, #68]	@ 0x44
				continue;
 800da16:	e059      	b.n	800dacc <f_read+0x29c>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800da18:	69fb      	ldr	r3, [r7, #28]
 800da1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800da1c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800da1e:	429a      	cmp	r2, r3
 800da20:	d033      	beq.n	800da8a <f_read+0x25a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800da22:	69fb      	ldr	r3, [r7, #28]
 800da24:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800da28:	b25b      	sxtb	r3, r3
 800da2a:	2b00      	cmp	r3, #0
 800da2c:	da1b      	bge.n	800da66 <f_read+0x236>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800da2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da30:	7858      	ldrb	r0, [r3, #1]
 800da32:	69fb      	ldr	r3, [r7, #28]
 800da34:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 800da38:	69fb      	ldr	r3, [r7, #28]
 800da3a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800da3c:	2301      	movs	r3, #1
 800da3e:	f7fb ff7b 	bl	8009938 <disk_write>
 800da42:	4603      	mov	r3, r0
 800da44:	2b00      	cmp	r3, #0
 800da46:	d005      	beq.n	800da54 <f_read+0x224>
 800da48:	69fb      	ldr	r3, [r7, #28]
 800da4a:	2201      	movs	r2, #1
 800da4c:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800da50:	2301      	movs	r3, #1
 800da52:	e060      	b.n	800db16 <f_read+0x2e6>
					fp->flag &= (BYTE)~FA_DIRTY;
 800da54:	69fb      	ldr	r3, [r7, #28]
 800da56:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800da5a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800da5e:	b2da      	uxtb	r2, r3
 800da60:	69fb      	ldr	r3, [r7, #28]
 800da62:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800da66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da68:	7858      	ldrb	r0, [r3, #1]
 800da6a:	69fb      	ldr	r3, [r7, #28]
 800da6c:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 800da70:	2301      	movs	r3, #1
 800da72:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800da74:	f7fb ff40 	bl	80098f8 <disk_read>
 800da78:	4603      	mov	r3, r0
 800da7a:	2b00      	cmp	r3, #0
 800da7c:	d005      	beq.n	800da8a <f_read+0x25a>
 800da7e:	69fb      	ldr	r3, [r7, #28]
 800da80:	2201      	movs	r2, #1
 800da82:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800da86:	2301      	movs	r3, #1
 800da88:	e045      	b.n	800db16 <f_read+0x2e6>
			}
#endif
			fp->sect = sect;
 800da8a:	69fb      	ldr	r3, [r7, #28]
 800da8c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800da8e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800da90:	69fb      	ldr	r3, [r7, #28]
 800da92:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800da96:	4613      	mov	r3, r2
 800da98:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800da9c:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800daa0:	647b      	str	r3, [r7, #68]	@ 0x44
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800daa2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800daa4:	697b      	ldr	r3, [r7, #20]
 800daa6:	429a      	cmp	r2, r3
 800daa8:	d901      	bls.n	800daae <f_read+0x27e>
 800daaa:	697b      	ldr	r3, [r7, #20]
 800daac:	647b      	str	r3, [r7, #68]	@ 0x44
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800daae:	69fb      	ldr	r3, [r7, #28]
 800dab0:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 800dab4:	69fb      	ldr	r3, [r7, #28]
 800dab6:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800daba:	4613      	mov	r3, r2
 800dabc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dac0:	440b      	add	r3, r1
 800dac2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800dac4:	4619      	mov	r1, r3
 800dac6:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800dac8:	f7fc f95a 	bl	8009d80 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800dacc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800dace:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dad0:	4413      	add	r3, r2
 800dad2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800dad4:	69fb      	ldr	r3, [r7, #28]
 800dad6:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800dada:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800dadc:	2000      	movs	r0, #0
 800dade:	4688      	mov	r8, r1
 800dae0:	4681      	mov	r9, r0
 800dae2:	eb12 0108 	adds.w	r1, r2, r8
 800dae6:	60b9      	str	r1, [r7, #8]
 800dae8:	eb43 0309 	adc.w	r3, r3, r9
 800daec:	60fb      	str	r3, [r7, #12]
 800daee:	69fb      	ldr	r3, [r7, #28]
 800daf0:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800daf4:	e9c3 120e 	strd	r1, r2, [r3, #56]	@ 0x38
 800daf8:	693b      	ldr	r3, [r7, #16]
 800dafa:	681a      	ldr	r2, [r3, #0]
 800dafc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dafe:	441a      	add	r2, r3
 800db00:	693b      	ldr	r3, [r7, #16]
 800db02:	601a      	str	r2, [r3, #0]
 800db04:	697a      	ldr	r2, [r7, #20]
 800db06:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800db08:	1ad3      	subs	r3, r2, r3
 800db0a:	617b      	str	r3, [r7, #20]
	for ( ;  btr;								/* Repeat until all data read */
 800db0c:	697b      	ldr	r3, [r7, #20]
 800db0e:	2b00      	cmp	r3, #0
 800db10:	f47f aedb 	bne.w	800d8ca <f_read+0x9a>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800db14:	2300      	movs	r3, #0
}
 800db16:	4618      	mov	r0, r3
 800db18:	3754      	adds	r7, #84	@ 0x54
 800db1a:	46bd      	mov	sp, r7
 800db1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800db20 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800db20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db24:	b08d      	sub	sp, #52	@ 0x34
 800db26:	af00      	add	r7, sp, #0
 800db28:	60f8      	str	r0, [r7, #12]
 800db2a:	60b9      	str	r1, [r7, #8]
 800db2c:	607a      	str	r2, [r7, #4]
 800db2e:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800db30:	68bb      	ldr	r3, [r7, #8]
 800db32:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800db34:	683b      	ldr	r3, [r7, #0]
 800db36:	2200      	movs	r2, #0
 800db38:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800db3a:	68fb      	ldr	r3, [r7, #12]
 800db3c:	f107 0210 	add.w	r2, r7, #16
 800db40:	4611      	mov	r1, r2
 800db42:	4618      	mov	r0, r3
 800db44:	f7ff fb1e 	bl	800d184 <validate>
 800db48:	4603      	mov	r3, r0
 800db4a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800db4e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800db52:	2b00      	cmp	r3, #0
 800db54:	d108      	bne.n	800db68 <f_write+0x48>
 800db56:	68fb      	ldr	r3, [r7, #12]
 800db58:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800db5c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800db60:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800db64:	2b00      	cmp	r3, #0
 800db66:	d002      	beq.n	800db6e <f_write+0x4e>
 800db68:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800db6c:	e187      	b.n	800de7e <f_write+0x35e>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800db6e:	68fb      	ldr	r3, [r7, #12]
 800db70:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800db74:	f003 0302 	and.w	r3, r3, #2
 800db78:	2b00      	cmp	r3, #0
 800db7a:	d101      	bne.n	800db80 <f_write+0x60>
 800db7c:	2307      	movs	r3, #7
 800db7e:	e17e      	b.n	800de7e <f_write+0x35e>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800db80:	693b      	ldr	r3, [r7, #16]
 800db82:	781b      	ldrb	r3, [r3, #0]
 800db84:	2b04      	cmp	r3, #4
 800db86:	f000 816a 	beq.w	800de5e <f_write+0x33e>
 800db8a:	68fb      	ldr	r3, [r7, #12]
 800db8c:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800db90:	687b      	ldr	r3, [r7, #4]
 800db92:	18d1      	adds	r1, r2, r3
 800db94:	68fb      	ldr	r3, [r7, #12]
 800db96:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800db9a:	4613      	mov	r3, r2
 800db9c:	4299      	cmp	r1, r3
 800db9e:	f080 815e 	bcs.w	800de5e <f_write+0x33e>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800dba2:	68fb      	ldr	r3, [r7, #12]
 800dba4:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800dba8:	4613      	mov	r3, r2
 800dbaa:	43db      	mvns	r3, r3
 800dbac:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800dbae:	e156      	b.n	800de5e <f_write+0x33e>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800dbb0:	68fb      	ldr	r3, [r7, #12]
 800dbb2:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800dbb6:	f3c2 0408 	ubfx	r4, r2, #0, #9
 800dbba:	2500      	movs	r5, #0
 800dbbc:	ea54 0305 	orrs.w	r3, r4, r5
 800dbc0:	f040 80fb 	bne.w	800ddba <f_write+0x29a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800dbc4:	68fb      	ldr	r3, [r7, #12]
 800dbc6:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 800dbca:	f04f 0200 	mov.w	r2, #0
 800dbce:	f04f 0300 	mov.w	r3, #0
 800dbd2:	0a42      	lsrs	r2, r0, #9
 800dbd4:	ea42 52c1 	orr.w	r2, r2, r1, lsl #23
 800dbd8:	0a4b      	lsrs	r3, r1, #9
 800dbda:	693b      	ldr	r3, [r7, #16]
 800dbdc:	895b      	ldrh	r3, [r3, #10]
 800dbde:	3b01      	subs	r3, #1
 800dbe0:	4013      	ands	r3, r2
 800dbe2:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800dbe4:	69bb      	ldr	r3, [r7, #24]
 800dbe6:	2b00      	cmp	r3, #0
 800dbe8:	d146      	bne.n	800dc78 <f_write+0x158>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800dbea:	68fb      	ldr	r3, [r7, #12]
 800dbec:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800dbf0:	4313      	orrs	r3, r2
 800dbf2:	d10c      	bne.n	800dc0e <f_write+0xee>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800dbf4:	68fb      	ldr	r3, [r7, #12]
 800dbf6:	689b      	ldr	r3, [r3, #8]
 800dbf8:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800dbfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dbfc:	2b00      	cmp	r3, #0
 800dbfe:	d11a      	bne.n	800dc36 <f_write+0x116>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800dc00:	68fb      	ldr	r3, [r7, #12]
 800dc02:	2100      	movs	r1, #0
 800dc04:	4618      	mov	r0, r3
 800dc06:	f7fc ffa7 	bl	800ab58 <create_chain>
 800dc0a:	62b8      	str	r0, [r7, #40]	@ 0x28
 800dc0c:	e013      	b.n	800dc36 <f_write+0x116>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800dc0e:	68fb      	ldr	r3, [r7, #12]
 800dc10:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800dc12:	2b00      	cmp	r3, #0
 800dc14:	d007      	beq.n	800dc26 <f_write+0x106>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800dc16:	68fb      	ldr	r3, [r7, #12]
 800dc18:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800dc1c:	68f8      	ldr	r0, [r7, #12]
 800dc1e:	f7fd f89c 	bl	800ad5a <clmt_clust>
 800dc22:	62b8      	str	r0, [r7, #40]	@ 0x28
 800dc24:	e007      	b.n	800dc36 <f_write+0x116>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800dc26:	68fa      	ldr	r2, [r7, #12]
 800dc28:	68fb      	ldr	r3, [r7, #12]
 800dc2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dc2c:	4619      	mov	r1, r3
 800dc2e:	4610      	mov	r0, r2
 800dc30:	f7fc ff92 	bl	800ab58 <create_chain>
 800dc34:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800dc36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc38:	2b00      	cmp	r3, #0
 800dc3a:	f000 8115 	beq.w	800de68 <f_write+0x348>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800dc3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc40:	2b01      	cmp	r3, #1
 800dc42:	d105      	bne.n	800dc50 <f_write+0x130>
 800dc44:	68fb      	ldr	r3, [r7, #12]
 800dc46:	2202      	movs	r2, #2
 800dc48:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800dc4c:	2302      	movs	r3, #2
 800dc4e:	e116      	b.n	800de7e <f_write+0x35e>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800dc50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc52:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dc56:	d105      	bne.n	800dc64 <f_write+0x144>
 800dc58:	68fb      	ldr	r3, [r7, #12]
 800dc5a:	2201      	movs	r2, #1
 800dc5c:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800dc60:	2301      	movs	r3, #1
 800dc62:	e10c      	b.n	800de7e <f_write+0x35e>
				fp->clust = clst;			/* Update current cluster */
 800dc64:	68fb      	ldr	r3, [r7, #12]
 800dc66:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800dc68:	641a      	str	r2, [r3, #64]	@ 0x40
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800dc6a:	68fb      	ldr	r3, [r7, #12]
 800dc6c:	689b      	ldr	r3, [r3, #8]
 800dc6e:	2b00      	cmp	r3, #0
 800dc70:	d102      	bne.n	800dc78 <f_write+0x158>
 800dc72:	68fb      	ldr	r3, [r7, #12]
 800dc74:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800dc76:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800dc78:	68fb      	ldr	r3, [r7, #12]
 800dc7a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800dc7e:	b25b      	sxtb	r3, r3
 800dc80:	2b00      	cmp	r3, #0
 800dc82:	da1b      	bge.n	800dcbc <f_write+0x19c>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800dc84:	693b      	ldr	r3, [r7, #16]
 800dc86:	7858      	ldrb	r0, [r3, #1]
 800dc88:	68fb      	ldr	r3, [r7, #12]
 800dc8a:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 800dc8e:	68fb      	ldr	r3, [r7, #12]
 800dc90:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800dc92:	2301      	movs	r3, #1
 800dc94:	f7fb fe50 	bl	8009938 <disk_write>
 800dc98:	4603      	mov	r3, r0
 800dc9a:	2b00      	cmp	r3, #0
 800dc9c:	d005      	beq.n	800dcaa <f_write+0x18a>
 800dc9e:	68fb      	ldr	r3, [r7, #12]
 800dca0:	2201      	movs	r2, #1
 800dca2:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800dca6:	2301      	movs	r3, #1
 800dca8:	e0e9      	b.n	800de7e <f_write+0x35e>
				fp->flag &= (BYTE)~FA_DIRTY;
 800dcaa:	68fb      	ldr	r3, [r7, #12]
 800dcac:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800dcb0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800dcb4:	b2da      	uxtb	r2, r3
 800dcb6:	68fb      	ldr	r3, [r7, #12]
 800dcb8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800dcbc:	693a      	ldr	r2, [r7, #16]
 800dcbe:	68fb      	ldr	r3, [r7, #12]
 800dcc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dcc2:	4619      	mov	r1, r3
 800dcc4:	4610      	mov	r0, r2
 800dcc6:	f7fc fb25 	bl	800a314 <clust2sect>
 800dcca:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800dccc:	697b      	ldr	r3, [r7, #20]
 800dcce:	2b00      	cmp	r3, #0
 800dcd0:	d105      	bne.n	800dcde <f_write+0x1be>
 800dcd2:	68fb      	ldr	r3, [r7, #12]
 800dcd4:	2202      	movs	r2, #2
 800dcd6:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800dcda:	2302      	movs	r3, #2
 800dcdc:	e0cf      	b.n	800de7e <f_write+0x35e>
			sect += csect;
 800dcde:	697a      	ldr	r2, [r7, #20]
 800dce0:	69bb      	ldr	r3, [r7, #24]
 800dce2:	4413      	add	r3, r2
 800dce4:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800dce6:	687b      	ldr	r3, [r7, #4]
 800dce8:	0a5b      	lsrs	r3, r3, #9
 800dcea:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800dcec:	6a3b      	ldr	r3, [r7, #32]
 800dcee:	2b00      	cmp	r3, #0
 800dcf0:	d03f      	beq.n	800dd72 <f_write+0x252>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800dcf2:	69ba      	ldr	r2, [r7, #24]
 800dcf4:	6a3b      	ldr	r3, [r7, #32]
 800dcf6:	4413      	add	r3, r2
 800dcf8:	693a      	ldr	r2, [r7, #16]
 800dcfa:	8952      	ldrh	r2, [r2, #10]
 800dcfc:	4293      	cmp	r3, r2
 800dcfe:	d905      	bls.n	800dd0c <f_write+0x1ec>
					cc = fs->csize - csect;
 800dd00:	693b      	ldr	r3, [r7, #16]
 800dd02:	895b      	ldrh	r3, [r3, #10]
 800dd04:	461a      	mov	r2, r3
 800dd06:	69bb      	ldr	r3, [r7, #24]
 800dd08:	1ad3      	subs	r3, r2, r3
 800dd0a:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800dd0c:	693b      	ldr	r3, [r7, #16]
 800dd0e:	7858      	ldrb	r0, [r3, #1]
 800dd10:	6a3b      	ldr	r3, [r7, #32]
 800dd12:	697a      	ldr	r2, [r7, #20]
 800dd14:	69f9      	ldr	r1, [r7, #28]
 800dd16:	f7fb fe0f 	bl	8009938 <disk_write>
 800dd1a:	4603      	mov	r3, r0
 800dd1c:	2b00      	cmp	r3, #0
 800dd1e:	d005      	beq.n	800dd2c <f_write+0x20c>
 800dd20:	68fb      	ldr	r3, [r7, #12]
 800dd22:	2201      	movs	r2, #1
 800dd24:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800dd28:	2301      	movs	r3, #1
 800dd2a:	e0a8      	b.n	800de7e <f_write+0x35e>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800dd2c:	68fb      	ldr	r3, [r7, #12]
 800dd2e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800dd30:	697b      	ldr	r3, [r7, #20]
 800dd32:	1ad3      	subs	r3, r2, r3
 800dd34:	6a3a      	ldr	r2, [r7, #32]
 800dd36:	429a      	cmp	r2, r3
 800dd38:	d917      	bls.n	800dd6a <f_write+0x24a>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800dd3a:	68fb      	ldr	r3, [r7, #12]
 800dd3c:	f103 0054 	add.w	r0, r3, #84	@ 0x54
 800dd40:	68fb      	ldr	r3, [r7, #12]
 800dd42:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800dd44:	697b      	ldr	r3, [r7, #20]
 800dd46:	1ad3      	subs	r3, r2, r3
 800dd48:	025b      	lsls	r3, r3, #9
 800dd4a:	69fa      	ldr	r2, [r7, #28]
 800dd4c:	4413      	add	r3, r2
 800dd4e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800dd52:	4619      	mov	r1, r3
 800dd54:	f7fc f814 	bl	8009d80 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800dd58:	68fb      	ldr	r3, [r7, #12]
 800dd5a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800dd5e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800dd62:	b2da      	uxtb	r2, r3
 800dd64:	68fb      	ldr	r3, [r7, #12]
 800dd66:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800dd6a:	6a3b      	ldr	r3, [r7, #32]
 800dd6c:	025b      	lsls	r3, r3, #9
 800dd6e:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 800dd70:	e04a      	b.n	800de08 <f_write+0x2e8>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800dd72:	68fb      	ldr	r3, [r7, #12]
 800dd74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800dd76:	697a      	ldr	r2, [r7, #20]
 800dd78:	429a      	cmp	r2, r3
 800dd7a:	d01b      	beq.n	800ddb4 <f_write+0x294>
				fp->fptr < fp->obj.objsize &&
 800dd7c:	68fb      	ldr	r3, [r7, #12]
 800dd7e:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 800dd82:	68fb      	ldr	r3, [r7, #12]
 800dd84:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800dd88:	4290      	cmp	r0, r2
 800dd8a:	eb71 0303 	sbcs.w	r3, r1, r3
 800dd8e:	d211      	bcs.n	800ddb4 <f_write+0x294>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800dd90:	693b      	ldr	r3, [r7, #16]
 800dd92:	7858      	ldrb	r0, [r3, #1]
 800dd94:	68fb      	ldr	r3, [r7, #12]
 800dd96:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 800dd9a:	2301      	movs	r3, #1
 800dd9c:	697a      	ldr	r2, [r7, #20]
 800dd9e:	f7fb fdab 	bl	80098f8 <disk_read>
 800dda2:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800dda4:	2b00      	cmp	r3, #0
 800dda6:	d005      	beq.n	800ddb4 <f_write+0x294>
					ABORT(fs, FR_DISK_ERR);
 800dda8:	68fb      	ldr	r3, [r7, #12]
 800ddaa:	2201      	movs	r2, #1
 800ddac:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800ddb0:	2301      	movs	r3, #1
 800ddb2:	e064      	b.n	800de7e <f_write+0x35e>
			}
#endif
			fp->sect = sect;
 800ddb4:	68fb      	ldr	r3, [r7, #12]
 800ddb6:	697a      	ldr	r2, [r7, #20]
 800ddb8:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800ddba:	68fb      	ldr	r3, [r7, #12]
 800ddbc:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800ddc0:	4613      	mov	r3, r2
 800ddc2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ddc6:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800ddca:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800ddcc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ddce:	687b      	ldr	r3, [r7, #4]
 800ddd0:	429a      	cmp	r2, r3
 800ddd2:	d901      	bls.n	800ddd8 <f_write+0x2b8>
 800ddd4:	687b      	ldr	r3, [r7, #4]
 800ddd6:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800ddd8:	68fb      	ldr	r3, [r7, #12]
 800ddda:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 800ddde:	68fb      	ldr	r3, [r7, #12]
 800dde0:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800dde4:	4613      	mov	r3, r2
 800dde6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ddea:	440b      	add	r3, r1
 800ddec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ddee:	69f9      	ldr	r1, [r7, #28]
 800ddf0:	4618      	mov	r0, r3
 800ddf2:	f7fb ffc5 	bl	8009d80 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800ddf6:	68fb      	ldr	r3, [r7, #12]
 800ddf8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800ddfc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800de00:	b2da      	uxtb	r2, r3
 800de02:	68fb      	ldr	r3, [r7, #12]
 800de04:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800de08:	69fa      	ldr	r2, [r7, #28]
 800de0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de0c:	4413      	add	r3, r2
 800de0e:	61fb      	str	r3, [r7, #28]
 800de10:	68fb      	ldr	r3, [r7, #12]
 800de12:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800de16:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800de18:	2000      	movs	r0, #0
 800de1a:	4688      	mov	r8, r1
 800de1c:	4681      	mov	r9, r0
 800de1e:	eb12 0a08 	adds.w	sl, r2, r8
 800de22:	eb43 0b09 	adc.w	fp, r3, r9
 800de26:	68fb      	ldr	r3, [r7, #12]
 800de28:	e9c3 ab0e 	strd	sl, fp, [r3, #56]	@ 0x38
 800de2c:	68fb      	ldr	r3, [r7, #12]
 800de2e:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800de32:	68f9      	ldr	r1, [r7, #12]
 800de34:	e9d1 010e 	ldrd	r0, r1, [r1, #56]	@ 0x38
 800de38:	4282      	cmp	r2, r0
 800de3a:	eb73 0601 	sbcs.w	r6, r3, r1
 800de3e:	d201      	bcs.n	800de44 <f_write+0x324>
 800de40:	4602      	mov	r2, r0
 800de42:	460b      	mov	r3, r1
 800de44:	68f9      	ldr	r1, [r7, #12]
 800de46:	e9c1 2304 	strd	r2, r3, [r1, #16]
 800de4a:	683b      	ldr	r3, [r7, #0]
 800de4c:	681a      	ldr	r2, [r3, #0]
 800de4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de50:	441a      	add	r2, r3
 800de52:	683b      	ldr	r3, [r7, #0]
 800de54:	601a      	str	r2, [r3, #0]
 800de56:	687a      	ldr	r2, [r7, #4]
 800de58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de5a:	1ad3      	subs	r3, r2, r3
 800de5c:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800de5e:	687b      	ldr	r3, [r7, #4]
 800de60:	2b00      	cmp	r3, #0
 800de62:	f47f aea5 	bne.w	800dbb0 <f_write+0x90>
 800de66:	e000      	b.n	800de6a <f_write+0x34a>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800de68:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800de6a:	68fb      	ldr	r3, [r7, #12]
 800de6c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800de70:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800de74:	b2da      	uxtb	r2, r3
 800de76:	68fb      	ldr	r3, [r7, #12]
 800de78:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

	LEAVE_FF(fs, FR_OK);
 800de7c:	2300      	movs	r3, #0
}
 800de7e:	4618      	mov	r0, r3
 800de80:	3734      	adds	r7, #52	@ 0x34
 800de82:	46bd      	mov	sp, r7
 800de84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800de88 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800de88:	b580      	push	{r7, lr}
 800de8a:	b09c      	sub	sp, #112	@ 0x70
 800de8c:	af00      	add	r7, sp, #0
 800de8e:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800de90:	687b      	ldr	r3, [r7, #4]
 800de92:	f107 025c 	add.w	r2, r7, #92	@ 0x5c
 800de96:	4611      	mov	r1, r2
 800de98:	4618      	mov	r0, r3
 800de9a:	f7ff f973 	bl	800d184 <validate>
 800de9e:	4603      	mov	r3, r0
 800dea0:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	if (res == FR_OK) {
 800dea4:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800dea8:	2b00      	cmp	r3, #0
 800deaa:	f040 8119 	bne.w	800e0e0 <f_sync+0x258>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800deae:	687b      	ldr	r3, [r7, #4]
 800deb0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800deb4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800deb8:	2b00      	cmp	r3, #0
 800deba:	f000 8111 	beq.w	800e0e0 <f_sync+0x258>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800debe:	687b      	ldr	r3, [r7, #4]
 800dec0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800dec4:	b25b      	sxtb	r3, r3
 800dec6:	2b00      	cmp	r3, #0
 800dec8:	da17      	bge.n	800defa <f_sync+0x72>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800deca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800decc:	7858      	ldrb	r0, [r3, #1]
 800dece:	687b      	ldr	r3, [r7, #4]
 800ded0:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 800ded4:	687b      	ldr	r3, [r7, #4]
 800ded6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ded8:	2301      	movs	r3, #1
 800deda:	f7fb fd2d 	bl	8009938 <disk_write>
 800dede:	4603      	mov	r3, r0
 800dee0:	2b00      	cmp	r3, #0
 800dee2:	d001      	beq.n	800dee8 <f_sync+0x60>
 800dee4:	2301      	movs	r3, #1
 800dee6:	e0fd      	b.n	800e0e4 <f_sync+0x25c>
				fp->flag &= (BYTE)~FA_DIRTY;
 800dee8:	687b      	ldr	r3, [r7, #4]
 800deea:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800deee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800def2:	b2da      	uxtb	r2, r3
 800def4:	687b      	ldr	r3, [r7, #4]
 800def6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800defa:	f7fb fbf3 	bl	80096e4 <get_fattime>
 800defe:	66b8      	str	r0, [r7, #104]	@ 0x68
#if _FS_EXFAT
			if (fs->fs_type == FS_EXFAT) {
 800df00:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800df02:	781b      	ldrb	r3, [r3, #0]
 800df04:	2b04      	cmp	r3, #4
 800df06:	f040 80a0 	bne.w	800e04a <f_sync+0x1c2>
				res = fill_first_frag(&fp->obj);	/* Fill first fragment on the FAT if needed */
 800df0a:	687b      	ldr	r3, [r7, #4]
 800df0c:	4618      	mov	r0, r3
 800df0e:	f7fc fd0f 	bl	800a930 <fill_first_frag>
 800df12:	4603      	mov	r3, r0
 800df14:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
				if (res == FR_OK) {
 800df18:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800df1c:	2b00      	cmp	r3, #0
 800df1e:	d10a      	bne.n	800df36 <f_sync+0xae>
					res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
 800df20:	6878      	ldr	r0, [r7, #4]
 800df22:	687b      	ldr	r3, [r7, #4]
 800df24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800df26:	f04f 32ff 	mov.w	r2, #4294967295
 800df2a:	4619      	mov	r1, r3
 800df2c:	f7fc fd2f 	bl	800a98e <fill_last_frag>
 800df30:	4603      	mov	r3, r0
 800df32:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
				}
				if (res == FR_OK) {
 800df36:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800df3a:	2b00      	cmp	r3, #0
 800df3c:	f040 80d0 	bne.w	800e0e0 <f_sync+0x258>
					INIT_NAMBUF(fs);
 800df40:	f44f 608c 	mov.w	r0, #1120	@ 0x460
 800df44:	f000 fbc4 	bl	800e6d0 <ff_memalloc>
 800df48:	6638      	str	r0, [r7, #96]	@ 0x60
 800df4a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800df4c:	2b00      	cmp	r3, #0
 800df4e:	d101      	bne.n	800df54 <f_sync+0xcc>
 800df50:	2311      	movs	r3, #17
 800df52:	e0c7      	b.n	800e0e4 <f_sync+0x25c>
 800df54:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800df56:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800df58:	60da      	str	r2, [r3, #12]
 800df5a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800df5c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800df5e:	f502 7200 	add.w	r2, r2, #512	@ 0x200
 800df62:	611a      	str	r2, [r3, #16]
					res = load_obj_dir(&dj, &fp->obj);	/* Load directory entry block */
 800df64:	687a      	ldr	r2, [r7, #4]
 800df66:	f107 0308 	add.w	r3, r7, #8
 800df6a:	4611      	mov	r1, r2
 800df6c:	4618      	mov	r0, r3
 800df6e:	f7fd fcdf 	bl	800b930 <load_obj_dir>
 800df72:	4603      	mov	r3, r0
 800df74:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
					if (res == FR_OK) {
 800df78:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800df7c:	2b00      	cmp	r3, #0
 800df7e:	d160      	bne.n	800e042 <f_sync+0x1ba>
						fs->dirbuf[XDIR_Attr] |= AM_ARC;				/* Set archive bit */
 800df80:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800df82:	691b      	ldr	r3, [r3, #16]
 800df84:	3304      	adds	r3, #4
 800df86:	781a      	ldrb	r2, [r3, #0]
 800df88:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800df8a:	691b      	ldr	r3, [r3, #16]
 800df8c:	3304      	adds	r3, #4
 800df8e:	f042 0220 	orr.w	r2, r2, #32
 800df92:	b2d2      	uxtb	r2, r2
 800df94:	701a      	strb	r2, [r3, #0]
						fs->dirbuf[XDIR_GenFlags] = fp->obj.stat | 1;	/* Update file allocation info */
 800df96:	687b      	ldr	r3, [r7, #4]
 800df98:	79da      	ldrb	r2, [r3, #7]
 800df9a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800df9c:	691b      	ldr	r3, [r3, #16]
 800df9e:	3321      	adds	r3, #33	@ 0x21
 800dfa0:	f042 0201 	orr.w	r2, r2, #1
 800dfa4:	b2d2      	uxtb	r2, r2
 800dfa6:	701a      	strb	r2, [r3, #0]
						st_dword(fs->dirbuf + XDIR_FstClus, fp->obj.sclust);
 800dfa8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dfaa:	691b      	ldr	r3, [r3, #16]
 800dfac:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800dfb0:	687b      	ldr	r3, [r7, #4]
 800dfb2:	689b      	ldr	r3, [r3, #8]
 800dfb4:	4619      	mov	r1, r3
 800dfb6:	4610      	mov	r0, r2
 800dfb8:	f7fb fe2e 	bl	8009c18 <st_dword>
						st_qword(fs->dirbuf + XDIR_FileSize, fp->obj.objsize);
 800dfbc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dfbe:	691b      	ldr	r3, [r3, #16]
 800dfc0:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800dfc4:	687b      	ldr	r3, [r7, #4]
 800dfc6:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800dfca:	4608      	mov	r0, r1
 800dfcc:	f7fb fe50 	bl	8009c70 <st_qword>
						st_qword(fs->dirbuf + XDIR_ValidFileSize, fp->obj.objsize);
 800dfd0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dfd2:	691b      	ldr	r3, [r3, #16]
 800dfd4:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 800dfd8:	687b      	ldr	r3, [r7, #4]
 800dfda:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800dfde:	4608      	mov	r0, r1
 800dfe0:	f7fb fe46 	bl	8009c70 <st_qword>
						st_dword(fs->dirbuf + XDIR_ModTime, tm);		/* Update modified time */
 800dfe4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dfe6:	691b      	ldr	r3, [r3, #16]
 800dfe8:	330c      	adds	r3, #12
 800dfea:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800dfec:	4618      	mov	r0, r3
 800dfee:	f7fb fe13 	bl	8009c18 <st_dword>
						fs->dirbuf[XDIR_ModTime10] = 0;
 800dff2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dff4:	691b      	ldr	r3, [r3, #16]
 800dff6:	3315      	adds	r3, #21
 800dff8:	2200      	movs	r2, #0
 800dffa:	701a      	strb	r2, [r3, #0]
						st_dword(fs->dirbuf + XDIR_AccTime, 0);
 800dffc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dffe:	691b      	ldr	r3, [r3, #16]
 800e000:	3310      	adds	r3, #16
 800e002:	2100      	movs	r1, #0
 800e004:	4618      	mov	r0, r3
 800e006:	f7fb fe07 	bl	8009c18 <st_dword>
						res = store_xdir(&dj);	/* Restore it to the directory */
 800e00a:	f107 0308 	add.w	r3, r7, #8
 800e00e:	4618      	mov	r0, r3
 800e010:	f7fd fcc4 	bl	800b99c <store_xdir>
 800e014:	4603      	mov	r3, r0
 800e016:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
						if (res == FR_OK) {
 800e01a:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800e01e:	2b00      	cmp	r3, #0
 800e020:	d10f      	bne.n	800e042 <f_sync+0x1ba>
							res = sync_fs(fs);
 800e022:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e024:	4618      	mov	r0, r3
 800e026:	f7fc f907 	bl	800a238 <sync_fs>
 800e02a:	4603      	mov	r3, r0
 800e02c:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
							fp->flag &= (BYTE)~FA_MODIFIED;
 800e030:	687b      	ldr	r3, [r7, #4]
 800e032:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800e036:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e03a:	b2da      	uxtb	r2, r3
 800e03c:	687b      	ldr	r3, [r7, #4]
 800e03e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
						}
					}
					FREE_NAMBUF();
 800e042:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800e044:	f000 fb50 	bl	800e6e8 <ff_memfree>
 800e048:	e04a      	b.n	800e0e0 <f_sync+0x258>
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800e04a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800e04c:	687b      	ldr	r3, [r7, #4]
 800e04e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e050:	4619      	mov	r1, r3
 800e052:	4610      	mov	r0, r2
 800e054:	f7fc f8c2 	bl	800a1dc <move_window>
 800e058:	4603      	mov	r3, r0
 800e05a:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
				if (res == FR_OK) {
 800e05e:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800e062:	2b00      	cmp	r3, #0
 800e064:	d13c      	bne.n	800e0e0 <f_sync+0x258>
					dir = fp->dir_ptr;
 800e066:	687b      	ldr	r3, [r7, #4]
 800e068:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e06a:	667b      	str	r3, [r7, #100]	@ 0x64
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800e06c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e06e:	330b      	adds	r3, #11
 800e070:	781a      	ldrb	r2, [r3, #0]
 800e072:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e074:	330b      	adds	r3, #11
 800e076:	f042 0220 	orr.w	r2, r2, #32
 800e07a:	b2d2      	uxtb	r2, r2
 800e07c:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800e07e:	687b      	ldr	r3, [r7, #4]
 800e080:	6818      	ldr	r0, [r3, #0]
 800e082:	687b      	ldr	r3, [r7, #4]
 800e084:	689b      	ldr	r3, [r3, #8]
 800e086:	461a      	mov	r2, r3
 800e088:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800e08a:	f7fd f880 	bl	800b18e <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800e08e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e090:	f103 001c 	add.w	r0, r3, #28
 800e094:	687b      	ldr	r3, [r7, #4]
 800e096:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800e09a:	4613      	mov	r3, r2
 800e09c:	4619      	mov	r1, r3
 800e09e:	f7fb fdbb 	bl	8009c18 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800e0a2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e0a4:	3316      	adds	r3, #22
 800e0a6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800e0a8:	4618      	mov	r0, r3
 800e0aa:	f7fb fdb5 	bl	8009c18 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800e0ae:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e0b0:	3312      	adds	r3, #18
 800e0b2:	2100      	movs	r1, #0
 800e0b4:	4618      	mov	r0, r3
 800e0b6:	f7fb fd94 	bl	8009be2 <st_word>
					fs->wflag = 1;
 800e0ba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e0bc:	2201      	movs	r2, #1
 800e0be:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800e0c0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e0c2:	4618      	mov	r0, r3
 800e0c4:	f7fc f8b8 	bl	800a238 <sync_fs>
 800e0c8:	4603      	mov	r3, r0
 800e0ca:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
					fp->flag &= (BYTE)~FA_MODIFIED;
 800e0ce:	687b      	ldr	r3, [r7, #4]
 800e0d0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800e0d4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e0d8:	b2da      	uxtb	r2, r3
 800e0da:	687b      	ldr	r3, [r7, #4]
 800e0dc:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800e0e0:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
}
 800e0e4:	4618      	mov	r0, r3
 800e0e6:	3770      	adds	r7, #112	@ 0x70
 800e0e8:	46bd      	mov	sp, r7
 800e0ea:	bd80      	pop	{r7, pc}

0800e0ec <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800e0ec:	b580      	push	{r7, lr}
 800e0ee:	b084      	sub	sp, #16
 800e0f0:	af00      	add	r7, sp, #0
 800e0f2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800e0f4:	6878      	ldr	r0, [r7, #4]
 800e0f6:	f7ff fec7 	bl	800de88 <f_sync>
 800e0fa:	4603      	mov	r3, r0
 800e0fc:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800e0fe:	7bfb      	ldrb	r3, [r7, #15]
 800e100:	2b00      	cmp	r3, #0
 800e102:	d118      	bne.n	800e136 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800e104:	687b      	ldr	r3, [r7, #4]
 800e106:	f107 0208 	add.w	r2, r7, #8
 800e10a:	4611      	mov	r1, r2
 800e10c:	4618      	mov	r0, r3
 800e10e:	f7ff f839 	bl	800d184 <validate>
 800e112:	4603      	mov	r3, r0
 800e114:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800e116:	7bfb      	ldrb	r3, [r7, #15]
 800e118:	2b00      	cmp	r3, #0
 800e11a:	d10c      	bne.n	800e136 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800e11c:	687b      	ldr	r3, [r7, #4]
 800e11e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e120:	4618      	mov	r0, r3
 800e122:	f7fb ffb7 	bl	800a094 <dec_lock>
 800e126:	4603      	mov	r3, r0
 800e128:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800e12a:	7bfb      	ldrb	r3, [r7, #15]
 800e12c:	2b00      	cmp	r3, #0
 800e12e:	d102      	bne.n	800e136 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800e130:	687b      	ldr	r3, [r7, #4]
 800e132:	2200      	movs	r2, #0
 800e134:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800e136:	7bfb      	ldrb	r3, [r7, #15]
}
 800e138:	4618      	mov	r0, r3
 800e13a:	3710      	adds	r7, #16
 800e13c:	46bd      	mov	sp, r7
 800e13e:	bd80      	pop	{r7, pc}

0800e140 <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 800e140:	b580      	push	{r7, lr}
 800e142:	b086      	sub	sp, #24
 800e144:	af00      	add	r7, sp, #0
 800e146:	6078      	str	r0, [r7, #4]
 800e148:	6039      	str	r1, [r7, #0]
	FATFS *fs;
	_FDID *obj;
	DEF_NAMBUF


	if (!dp) return FR_INVALID_OBJECT;
 800e14a:	687b      	ldr	r3, [r7, #4]
 800e14c:	2b00      	cmp	r3, #0
 800e14e:	d101      	bne.n	800e154 <f_opendir+0x14>
 800e150:	2309      	movs	r3, #9
 800e152:	e0af      	b.n	800e2b4 <f_opendir+0x174>

	/* Get logical drive */
	obj = &dp->obj;
 800e154:	687b      	ldr	r3, [r7, #4]
 800e156:	613b      	str	r3, [r7, #16]
	res = find_volume(&path, &fs, 0);
 800e158:	f107 0108 	add.w	r1, r7, #8
 800e15c:	463b      	mov	r3, r7
 800e15e:	2200      	movs	r2, #0
 800e160:	4618      	mov	r0, r3
 800e162:	f7fe fcbd 	bl	800cae0 <find_volume>
 800e166:	4603      	mov	r3, r0
 800e168:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800e16a:	7dfb      	ldrb	r3, [r7, #23]
 800e16c:	2b00      	cmp	r3, #0
 800e16e:	f040 809a 	bne.w	800e2a6 <f_opendir+0x166>
		obj->fs = fs;
 800e172:	68ba      	ldr	r2, [r7, #8]
 800e174:	693b      	ldr	r3, [r7, #16]
 800e176:	601a      	str	r2, [r3, #0]
		INIT_NAMBUF(fs);
 800e178:	f44f 608c 	mov.w	r0, #1120	@ 0x460
 800e17c:	f000 faa8 	bl	800e6d0 <ff_memalloc>
 800e180:	60f8      	str	r0, [r7, #12]
 800e182:	68fb      	ldr	r3, [r7, #12]
 800e184:	2b00      	cmp	r3, #0
 800e186:	d101      	bne.n	800e18c <f_opendir+0x4c>
 800e188:	2311      	movs	r3, #17
 800e18a:	e093      	b.n	800e2b4 <f_opendir+0x174>
 800e18c:	68bb      	ldr	r3, [r7, #8]
 800e18e:	68fa      	ldr	r2, [r7, #12]
 800e190:	60da      	str	r2, [r3, #12]
 800e192:	68bb      	ldr	r3, [r7, #8]
 800e194:	68fa      	ldr	r2, [r7, #12]
 800e196:	f502 7200 	add.w	r2, r2, #512	@ 0x200
 800e19a:	611a      	str	r2, [r3, #16]
		res = follow_path(dp, path);			/* Follow the path to the directory */
 800e19c:	683b      	ldr	r3, [r7, #0]
 800e19e:	4619      	mov	r1, r3
 800e1a0:	6878      	ldr	r0, [r7, #4]
 800e1a2:	f7fe fb4b 	bl	800c83c <follow_path>
 800e1a6:	4603      	mov	r3, r0
 800e1a8:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK) {						/* Follow completed */
 800e1aa:	7dfb      	ldrb	r3, [r7, #23]
 800e1ac:	2b00      	cmp	r3, #0
 800e1ae:	d172      	bne.n	800e296 <f_opendir+0x156>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is not the origin directory itself */
 800e1b0:	687b      	ldr	r3, [r7, #4]
 800e1b2:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
 800e1b6:	b25b      	sxtb	r3, r3
 800e1b8:	2b00      	cmp	r3, #0
 800e1ba:	db47      	blt.n	800e24c <f_opendir+0x10c>
				if (obj->attr & AM_DIR) {		/* This object is a sub-directory */
 800e1bc:	693b      	ldr	r3, [r7, #16]
 800e1be:	799b      	ldrb	r3, [r3, #6]
 800e1c0:	f003 0310 	and.w	r3, r3, #16
 800e1c4:	2b00      	cmp	r3, #0
 800e1c6:	d03f      	beq.n	800e248 <f_opendir+0x108>
#if _FS_EXFAT
					if (fs->fs_type == FS_EXFAT) {
 800e1c8:	68bb      	ldr	r3, [r7, #8]
 800e1ca:	781b      	ldrb	r3, [r3, #0]
 800e1cc:	2b04      	cmp	r3, #4
 800e1ce:	d130      	bne.n	800e232 <f_opendir+0xf2>
						obj->c_scl = obj->sclust;							/* Get containing directory inforamation */
 800e1d0:	693b      	ldr	r3, [r7, #16]
 800e1d2:	689a      	ldr	r2, [r3, #8]
 800e1d4:	693b      	ldr	r3, [r7, #16]
 800e1d6:	621a      	str	r2, [r3, #32]
						obj->c_size = ((DWORD)obj->objsize & 0xFFFFFF00) | obj->stat;
 800e1d8:	693b      	ldr	r3, [r7, #16]
 800e1da:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800e1de:	4613      	mov	r3, r2
 800e1e0:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800e1e4:	693a      	ldr	r2, [r7, #16]
 800e1e6:	79d2      	ldrb	r2, [r2, #7]
 800e1e8:	431a      	orrs	r2, r3
 800e1ea:	693b      	ldr	r3, [r7, #16]
 800e1ec:	625a      	str	r2, [r3, #36]	@ 0x24
						obj->c_ofs = dp->blk_ofs;
 800e1ee:	687b      	ldr	r3, [r7, #4]
 800e1f0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800e1f2:	693b      	ldr	r3, [r7, #16]
 800e1f4:	629a      	str	r2, [r3, #40]	@ 0x28
						obj->sclust = ld_dword(fs->dirbuf + XDIR_FstClus);	/* Get object allocation info */
 800e1f6:	68bb      	ldr	r3, [r7, #8]
 800e1f8:	691b      	ldr	r3, [r3, #16]
 800e1fa:	3334      	adds	r3, #52	@ 0x34
 800e1fc:	4618      	mov	r0, r3
 800e1fe:	f7fb fbf2 	bl	80099e6 <ld_dword>
 800e202:	4602      	mov	r2, r0
 800e204:	693b      	ldr	r3, [r7, #16]
 800e206:	609a      	str	r2, [r3, #8]
						obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
 800e208:	68bb      	ldr	r3, [r7, #8]
 800e20a:	691b      	ldr	r3, [r3, #16]
 800e20c:	3338      	adds	r3, #56	@ 0x38
 800e20e:	4618      	mov	r0, r3
 800e210:	f7fb fc0c 	bl	8009a2c <ld_qword>
 800e214:	4602      	mov	r2, r0
 800e216:	460b      	mov	r3, r1
 800e218:	6939      	ldr	r1, [r7, #16]
 800e21a:	e9c1 2304 	strd	r2, r3, [r1, #16]
						obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
 800e21e:	68bb      	ldr	r3, [r7, #8]
 800e220:	691b      	ldr	r3, [r3, #16]
 800e222:	3321      	adds	r3, #33	@ 0x21
 800e224:	781b      	ldrb	r3, [r3, #0]
 800e226:	f003 0302 	and.w	r3, r3, #2
 800e22a:	b2da      	uxtb	r2, r3
 800e22c:	693b      	ldr	r3, [r7, #16]
 800e22e:	71da      	strb	r2, [r3, #7]
 800e230:	e00c      	b.n	800e24c <f_opendir+0x10c>
					} else
#endif
					{
						obj->sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 800e232:	68ba      	ldr	r2, [r7, #8]
 800e234:	687b      	ldr	r3, [r7, #4]
 800e236:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e238:	4619      	mov	r1, r3
 800e23a:	4610      	mov	r0, r2
 800e23c:	f7fc ff88 	bl	800b150 <ld_clust>
 800e240:	4602      	mov	r2, r0
 800e242:	693b      	ldr	r3, [r7, #16]
 800e244:	609a      	str	r2, [r3, #8]
 800e246:	e001      	b.n	800e24c <f_opendir+0x10c>
					}
				} else {						/* This object is a file */
					res = FR_NO_PATH;
 800e248:	2305      	movs	r3, #5
 800e24a:	75fb      	strb	r3, [r7, #23]
				}
			}
			if (res == FR_OK) {
 800e24c:	7dfb      	ldrb	r3, [r7, #23]
 800e24e:	2b00      	cmp	r3, #0
 800e250:	d121      	bne.n	800e296 <f_opendir+0x156>
				obj->id = fs->id;
 800e252:	68bb      	ldr	r3, [r7, #8]
 800e254:	88da      	ldrh	r2, [r3, #6]
 800e256:	693b      	ldr	r3, [r7, #16]
 800e258:	809a      	strh	r2, [r3, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 800e25a:	2100      	movs	r1, #0
 800e25c:	6878      	ldr	r0, [r7, #4]
 800e25e:	f7fc fdc0 	bl	800ade2 <dir_sdi>
 800e262:	4603      	mov	r3, r0
 800e264:	75fb      	strb	r3, [r7, #23]
#if _FS_LOCK != 0
				if (res == FR_OK) {
 800e266:	7dfb      	ldrb	r3, [r7, #23]
 800e268:	2b00      	cmp	r3, #0
 800e26a:	d114      	bne.n	800e296 <f_opendir+0x156>
					if (obj->sclust) {
 800e26c:	693b      	ldr	r3, [r7, #16]
 800e26e:	689b      	ldr	r3, [r3, #8]
 800e270:	2b00      	cmp	r3, #0
 800e272:	d00d      	beq.n	800e290 <f_opendir+0x150>
						obj->lockid = inc_lock(dp, 0);	/* Lock the sub directory */
 800e274:	2100      	movs	r1, #0
 800e276:	6878      	ldr	r0, [r7, #4]
 800e278:	f7fb fe7e 	bl	8009f78 <inc_lock>
 800e27c:	4602      	mov	r2, r0
 800e27e:	693b      	ldr	r3, [r7, #16]
 800e280:	62da      	str	r2, [r3, #44]	@ 0x2c
						if (!obj->lockid) res = FR_TOO_MANY_OPEN_FILES;
 800e282:	693b      	ldr	r3, [r7, #16]
 800e284:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e286:	2b00      	cmp	r3, #0
 800e288:	d105      	bne.n	800e296 <f_opendir+0x156>
 800e28a:	2312      	movs	r3, #18
 800e28c:	75fb      	strb	r3, [r7, #23]
 800e28e:	e002      	b.n	800e296 <f_opendir+0x156>
					} else {
						obj->lockid = 0;	/* Root directory need not to be locked */
 800e290:	693b      	ldr	r3, [r7, #16]
 800e292:	2200      	movs	r2, #0
 800e294:	62da      	str	r2, [r3, #44]	@ 0x2c
					}
				}
#endif
			}
		}
		FREE_NAMBUF();
 800e296:	68f8      	ldr	r0, [r7, #12]
 800e298:	f000 fa26 	bl	800e6e8 <ff_memfree>
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 800e29c:	7dfb      	ldrb	r3, [r7, #23]
 800e29e:	2b04      	cmp	r3, #4
 800e2a0:	d101      	bne.n	800e2a6 <f_opendir+0x166>
 800e2a2:	2305      	movs	r3, #5
 800e2a4:	75fb      	strb	r3, [r7, #23]
	}
	if (res != FR_OK) obj->fs = 0;		/* Invalidate the directory object if function faild */
 800e2a6:	7dfb      	ldrb	r3, [r7, #23]
 800e2a8:	2b00      	cmp	r3, #0
 800e2aa:	d002      	beq.n	800e2b2 <f_opendir+0x172>
 800e2ac:	693b      	ldr	r3, [r7, #16]
 800e2ae:	2200      	movs	r2, #0
 800e2b0:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800e2b2:	7dfb      	ldrb	r3, [r7, #23]
}
 800e2b4:	4618      	mov	r0, r3
 800e2b6:	3718      	adds	r7, #24
 800e2b8:	46bd      	mov	sp, r7
 800e2ba:	bd80      	pop	{r7, pc}

0800e2bc <f_closedir>:
/*-----------------------------------------------------------------------*/

FRESULT f_closedir (
	DIR *dp		/* Pointer to the directory object to be closed */
)
{
 800e2bc:	b580      	push	{r7, lr}
 800e2be:	b084      	sub	sp, #16
 800e2c0:	af00      	add	r7, sp, #0
 800e2c2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;


	res = validate(&dp->obj, &fs);			/* Check validity of the file object */
 800e2c4:	687b      	ldr	r3, [r7, #4]
 800e2c6:	f107 0208 	add.w	r2, r7, #8
 800e2ca:	4611      	mov	r1, r2
 800e2cc:	4618      	mov	r0, r3
 800e2ce:	f7fe ff59 	bl	800d184 <validate>
 800e2d2:	4603      	mov	r3, r0
 800e2d4:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800e2d6:	7bfb      	ldrb	r3, [r7, #15]
 800e2d8:	2b00      	cmp	r3, #0
 800e2da:	d110      	bne.n	800e2fe <f_closedir+0x42>
#if _FS_LOCK != 0
		if (dp->obj.lockid) {				/* Decrement sub-directory open counter */
 800e2dc:	687b      	ldr	r3, [r7, #4]
 800e2de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e2e0:	2b00      	cmp	r3, #0
 800e2e2:	d006      	beq.n	800e2f2 <f_closedir+0x36>
			res = dec_lock(dp->obj.lockid);
 800e2e4:	687b      	ldr	r3, [r7, #4]
 800e2e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e2e8:	4618      	mov	r0, r3
 800e2ea:	f7fb fed3 	bl	800a094 <dec_lock>
 800e2ee:	4603      	mov	r3, r0
 800e2f0:	73fb      	strb	r3, [r7, #15]
		}
		if (res == FR_OK)
 800e2f2:	7bfb      	ldrb	r3, [r7, #15]
 800e2f4:	2b00      	cmp	r3, #0
 800e2f6:	d102      	bne.n	800e2fe <f_closedir+0x42>
#endif
		{
			dp->obj.fs = 0;			/* Invalidate directory object */
 800e2f8:	687b      	ldr	r3, [r7, #4]
 800e2fa:	2200      	movs	r2, #0
 800e2fc:	601a      	str	r2, [r3, #0]
		}
#if _FS_REENTRANT
		unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
	}
	return res;
 800e2fe:	7bfb      	ldrb	r3, [r7, #15]
}
 800e300:	4618      	mov	r0, r3
 800e302:	3710      	adds	r7, #16
 800e304:	46bd      	mov	sp, r7
 800e306:	bd80      	pop	{r7, pc}

0800e308 <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 800e308:	b580      	push	{r7, lr}
 800e30a:	b086      	sub	sp, #24
 800e30c:	af00      	add	r7, sp, #0
 800e30e:	6078      	str	r0, [r7, #4]
 800e310:	6039      	str	r1, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DEF_NAMBUF


	res = validate(&dp->obj, &fs);	/* Check validity of the directory object */
 800e312:	687b      	ldr	r3, [r7, #4]
 800e314:	f107 020c 	add.w	r2, r7, #12
 800e318:	4611      	mov	r1, r2
 800e31a:	4618      	mov	r0, r3
 800e31c:	f7fe ff32 	bl	800d184 <validate>
 800e320:	4603      	mov	r3, r0
 800e322:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800e324:	7dfb      	ldrb	r3, [r7, #23]
 800e326:	2b00      	cmp	r3, #0
 800e328:	d13b      	bne.n	800e3a2 <f_readdir+0x9a>
		if (!fno) {
 800e32a:	683b      	ldr	r3, [r7, #0]
 800e32c:	2b00      	cmp	r3, #0
 800e32e:	d106      	bne.n	800e33e <f_readdir+0x36>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 800e330:	2100      	movs	r1, #0
 800e332:	6878      	ldr	r0, [r7, #4]
 800e334:	f7fc fd55 	bl	800ade2 <dir_sdi>
 800e338:	4603      	mov	r3, r0
 800e33a:	75fb      	strb	r3, [r7, #23]
 800e33c:	e031      	b.n	800e3a2 <f_readdir+0x9a>
		} else {
			INIT_NAMBUF(fs);
 800e33e:	f44f 608c 	mov.w	r0, #1120	@ 0x460
 800e342:	f000 f9c5 	bl	800e6d0 <ff_memalloc>
 800e346:	6138      	str	r0, [r7, #16]
 800e348:	693b      	ldr	r3, [r7, #16]
 800e34a:	2b00      	cmp	r3, #0
 800e34c:	d101      	bne.n	800e352 <f_readdir+0x4a>
 800e34e:	2311      	movs	r3, #17
 800e350:	e028      	b.n	800e3a4 <f_readdir+0x9c>
 800e352:	68fb      	ldr	r3, [r7, #12]
 800e354:	693a      	ldr	r2, [r7, #16]
 800e356:	60da      	str	r2, [r3, #12]
 800e358:	68fb      	ldr	r3, [r7, #12]
 800e35a:	693a      	ldr	r2, [r7, #16]
 800e35c:	f502 7200 	add.w	r2, r2, #512	@ 0x200
 800e360:	611a      	str	r2, [r3, #16]
			res = dir_read(dp, 0);			/* Read an item */
 800e362:	2100      	movs	r1, #0
 800e364:	6878      	ldr	r0, [r7, #4]
 800e366:	f7fd fbdb 	bl	800bb20 <dir_read>
 800e36a:	4603      	mov	r3, r0
 800e36c:	75fb      	strb	r3, [r7, #23]
			if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory */
 800e36e:	7dfb      	ldrb	r3, [r7, #23]
 800e370:	2b04      	cmp	r3, #4
 800e372:	d101      	bne.n	800e378 <f_readdir+0x70>
 800e374:	2300      	movs	r3, #0
 800e376:	75fb      	strb	r3, [r7, #23]
			if (res == FR_OK) {				/* A valid entry is found */
 800e378:	7dfb      	ldrb	r3, [r7, #23]
 800e37a:	2b00      	cmp	r3, #0
 800e37c:	d10e      	bne.n	800e39c <f_readdir+0x94>
				get_fileinfo(dp, fno);		/* Get the object information */
 800e37e:	6839      	ldr	r1, [r7, #0]
 800e380:	6878      	ldr	r0, [r7, #4]
 800e382:	f7fd ff65 	bl	800c250 <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 800e386:	2100      	movs	r1, #0
 800e388:	6878      	ldr	r0, [r7, #4]
 800e38a:	f7fc fdb0 	bl	800aeee <dir_next>
 800e38e:	4603      	mov	r3, r0
 800e390:	75fb      	strb	r3, [r7, #23]
				if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory now */
 800e392:	7dfb      	ldrb	r3, [r7, #23]
 800e394:	2b04      	cmp	r3, #4
 800e396:	d101      	bne.n	800e39c <f_readdir+0x94>
 800e398:	2300      	movs	r3, #0
 800e39a:	75fb      	strb	r3, [r7, #23]
			}
			FREE_NAMBUF();
 800e39c:	6938      	ldr	r0, [r7, #16]
 800e39e:	f000 f9a3 	bl	800e6e8 <ff_memfree>
		}
	}
	LEAVE_FF(fs, res);
 800e3a2:	7dfb      	ldrb	r3, [r7, #23]
}
 800e3a4:	4618      	mov	r0, r3
 800e3a6:	3718      	adds	r7, #24
 800e3a8:	46bd      	mov	sp, r7
 800e3aa:	bd80      	pop	{r7, pc}

0800e3ac <f_stat>:

FRESULT f_stat (
	const TCHAR* path,	/* Pointer to the file path */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 800e3ac:	b580      	push	{r7, lr}
 800e3ae:	b098      	sub	sp, #96	@ 0x60
 800e3b0:	af00      	add	r7, sp, #0
 800e3b2:	6078      	str	r0, [r7, #4]
 800e3b4:	6039      	str	r1, [r7, #0]
	DIR dj;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &dj.obj.fs, 0);
 800e3b6:	f107 0108 	add.w	r1, r7, #8
 800e3ba:	1d3b      	adds	r3, r7, #4
 800e3bc:	2200      	movs	r2, #0
 800e3be:	4618      	mov	r0, r3
 800e3c0:	f7fe fb8e 	bl	800cae0 <find_volume>
 800e3c4:	4603      	mov	r3, r0
 800e3c6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 800e3ca:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e3ce:	2b00      	cmp	r3, #0
 800e3d0:	d134      	bne.n	800e43c <f_stat+0x90>
		INIT_NAMBUF(dj.obj.fs);
 800e3d2:	f44f 608c 	mov.w	r0, #1120	@ 0x460
 800e3d6:	f000 f97b 	bl	800e6d0 <ff_memalloc>
 800e3da:	65b8      	str	r0, [r7, #88]	@ 0x58
 800e3dc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e3de:	2b00      	cmp	r3, #0
 800e3e0:	d101      	bne.n	800e3e6 <f_stat+0x3a>
 800e3e2:	2311      	movs	r3, #17
 800e3e4:	e02c      	b.n	800e440 <f_stat+0x94>
 800e3e6:	68bb      	ldr	r3, [r7, #8]
 800e3e8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800e3ea:	60da      	str	r2, [r3, #12]
 800e3ec:	68bb      	ldr	r3, [r7, #8]
 800e3ee:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800e3f0:	f502 7200 	add.w	r2, r2, #512	@ 0x200
 800e3f4:	611a      	str	r2, [r3, #16]
		res = follow_path(&dj, path);	/* Follow the file path */
 800e3f6:	687a      	ldr	r2, [r7, #4]
 800e3f8:	f107 0308 	add.w	r3, r7, #8
 800e3fc:	4611      	mov	r1, r2
 800e3fe:	4618      	mov	r0, r3
 800e400:	f7fe fa1c 	bl	800c83c <follow_path>
 800e404:	4603      	mov	r3, r0
 800e406:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		if (res == FR_OK) {				/* Follow completed */
 800e40a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e40e:	2b00      	cmp	r3, #0
 800e410:	d111      	bne.n	800e436 <f_stat+0x8a>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* It is origin directory */
 800e412:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800e416:	b25b      	sxtb	r3, r3
 800e418:	2b00      	cmp	r3, #0
 800e41a:	da03      	bge.n	800e424 <f_stat+0x78>
				res = FR_INVALID_NAME;
 800e41c:	2306      	movs	r3, #6
 800e41e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800e422:	e008      	b.n	800e436 <f_stat+0x8a>
			} else {							/* Found an object */
				if (fno) get_fileinfo(&dj, fno);
 800e424:	683b      	ldr	r3, [r7, #0]
 800e426:	2b00      	cmp	r3, #0
 800e428:	d005      	beq.n	800e436 <f_stat+0x8a>
 800e42a:	f107 0308 	add.w	r3, r7, #8
 800e42e:	6839      	ldr	r1, [r7, #0]
 800e430:	4618      	mov	r0, r3
 800e432:	f7fd ff0d 	bl	800c250 <get_fileinfo>
			}
		}
		FREE_NAMBUF();
 800e436:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800e438:	f000 f956 	bl	800e6e8 <ff_memfree>
	}

	LEAVE_FF(dj.obj.fs, res);
 800e43c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 800e440:	4618      	mov	r0, r3
 800e442:	3760      	adds	r7, #96	@ 0x60
 800e444:	46bd      	mov	sp, r7
 800e446:	bd80      	pop	{r7, pc}

0800e448 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800e448:	b480      	push	{r7}
 800e44a:	b087      	sub	sp, #28
 800e44c:	af00      	add	r7, sp, #0
 800e44e:	60f8      	str	r0, [r7, #12]
 800e450:	60b9      	str	r1, [r7, #8]
 800e452:	4613      	mov	r3, r2
 800e454:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800e456:	2301      	movs	r3, #1
 800e458:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800e45a:	2300      	movs	r3, #0
 800e45c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800e45e:	4b1f      	ldr	r3, [pc, #124]	@ (800e4dc <FATFS_LinkDriverEx+0x94>)
 800e460:	7a5b      	ldrb	r3, [r3, #9]
 800e462:	b2db      	uxtb	r3, r3
 800e464:	2b00      	cmp	r3, #0
 800e466:	d131      	bne.n	800e4cc <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800e468:	4b1c      	ldr	r3, [pc, #112]	@ (800e4dc <FATFS_LinkDriverEx+0x94>)
 800e46a:	7a5b      	ldrb	r3, [r3, #9]
 800e46c:	b2db      	uxtb	r3, r3
 800e46e:	461a      	mov	r2, r3
 800e470:	4b1a      	ldr	r3, [pc, #104]	@ (800e4dc <FATFS_LinkDriverEx+0x94>)
 800e472:	2100      	movs	r1, #0
 800e474:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800e476:	4b19      	ldr	r3, [pc, #100]	@ (800e4dc <FATFS_LinkDriverEx+0x94>)
 800e478:	7a5b      	ldrb	r3, [r3, #9]
 800e47a:	b2db      	uxtb	r3, r3
 800e47c:	4a17      	ldr	r2, [pc, #92]	@ (800e4dc <FATFS_LinkDriverEx+0x94>)
 800e47e:	009b      	lsls	r3, r3, #2
 800e480:	4413      	add	r3, r2
 800e482:	68fa      	ldr	r2, [r7, #12]
 800e484:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800e486:	4b15      	ldr	r3, [pc, #84]	@ (800e4dc <FATFS_LinkDriverEx+0x94>)
 800e488:	7a5b      	ldrb	r3, [r3, #9]
 800e48a:	b2db      	uxtb	r3, r3
 800e48c:	461a      	mov	r2, r3
 800e48e:	4b13      	ldr	r3, [pc, #76]	@ (800e4dc <FATFS_LinkDriverEx+0x94>)
 800e490:	4413      	add	r3, r2
 800e492:	79fa      	ldrb	r2, [r7, #7]
 800e494:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800e496:	4b11      	ldr	r3, [pc, #68]	@ (800e4dc <FATFS_LinkDriverEx+0x94>)
 800e498:	7a5b      	ldrb	r3, [r3, #9]
 800e49a:	b2db      	uxtb	r3, r3
 800e49c:	1c5a      	adds	r2, r3, #1
 800e49e:	b2d1      	uxtb	r1, r2
 800e4a0:	4a0e      	ldr	r2, [pc, #56]	@ (800e4dc <FATFS_LinkDriverEx+0x94>)
 800e4a2:	7251      	strb	r1, [r2, #9]
 800e4a4:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800e4a6:	7dbb      	ldrb	r3, [r7, #22]
 800e4a8:	3330      	adds	r3, #48	@ 0x30
 800e4aa:	b2da      	uxtb	r2, r3
 800e4ac:	68bb      	ldr	r3, [r7, #8]
 800e4ae:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800e4b0:	68bb      	ldr	r3, [r7, #8]
 800e4b2:	3301      	adds	r3, #1
 800e4b4:	223a      	movs	r2, #58	@ 0x3a
 800e4b6:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800e4b8:	68bb      	ldr	r3, [r7, #8]
 800e4ba:	3302      	adds	r3, #2
 800e4bc:	222f      	movs	r2, #47	@ 0x2f
 800e4be:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800e4c0:	68bb      	ldr	r3, [r7, #8]
 800e4c2:	3303      	adds	r3, #3
 800e4c4:	2200      	movs	r2, #0
 800e4c6:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800e4c8:	2300      	movs	r3, #0
 800e4ca:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800e4cc:	7dfb      	ldrb	r3, [r7, #23]
}
 800e4ce:	4618      	mov	r0, r3
 800e4d0:	371c      	adds	r7, #28
 800e4d2:	46bd      	mov	sp, r7
 800e4d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4d8:	4770      	bx	lr
 800e4da:	bf00      	nop
 800e4dc:	20008c3c 	.word	0x20008c3c

0800e4e0 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800e4e0:	b580      	push	{r7, lr}
 800e4e2:	b082      	sub	sp, #8
 800e4e4:	af00      	add	r7, sp, #0
 800e4e6:	6078      	str	r0, [r7, #4]
 800e4e8:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800e4ea:	2200      	movs	r2, #0
 800e4ec:	6839      	ldr	r1, [r7, #0]
 800e4ee:	6878      	ldr	r0, [r7, #4]
 800e4f0:	f7ff ffaa 	bl	800e448 <FATFS_LinkDriverEx>
 800e4f4:	4603      	mov	r3, r0
}
 800e4f6:	4618      	mov	r0, r3
 800e4f8:	3708      	adds	r7, #8
 800e4fa:	46bd      	mov	sp, r7
 800e4fc:	bd80      	pop	{r7, pc}
	...

0800e500 <ff_convert>:

WCHAR ff_convert (	/* Converted code, 0 means conversion error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800e500:	b480      	push	{r7}
 800e502:	b089      	sub	sp, #36	@ 0x24
 800e504:	af00      	add	r7, sp, #0
 800e506:	4603      	mov	r3, r0
 800e508:	6039      	str	r1, [r7, #0]
 800e50a:	80fb      	strh	r3, [r7, #6]
	const WCHAR *p;
	WCHAR c;
	int i, n, li, hi;


	if (chr < 0x80) {	/* ASCII */
 800e50c:	88fb      	ldrh	r3, [r7, #6]
 800e50e:	2b7f      	cmp	r3, #127	@ 0x7f
 800e510:	d802      	bhi.n	800e518 <ff_convert+0x18>
		c = chr;
 800e512:	88fb      	ldrh	r3, [r7, #6]
 800e514:	837b      	strh	r3, [r7, #26]
 800e516:	e045      	b.n	800e5a4 <ff_convert+0xa4>
	} else {
		if (dir) {		/* OEM code to unicode */
 800e518:	683b      	ldr	r3, [r7, #0]
 800e51a:	2b00      	cmp	r3, #0
 800e51c:	d005      	beq.n	800e52a <ff_convert+0x2a>
			p = oem2uni;
 800e51e:	4b25      	ldr	r3, [pc, #148]	@ (800e5b4 <ff_convert+0xb4>)
 800e520:	61fb      	str	r3, [r7, #28]
			hi = sizeof oem2uni / 4 - 1;
 800e522:	f245 5320 	movw	r3, #21792	@ 0x5520
 800e526:	60bb      	str	r3, [r7, #8]
 800e528:	e004      	b.n	800e534 <ff_convert+0x34>
		} else {		/* Unicode to OEM code */
			p = uni2oem;
 800e52a:	4b23      	ldr	r3, [pc, #140]	@ (800e5b8 <ff_convert+0xb8>)
 800e52c:	61fb      	str	r3, [r7, #28]
			hi = sizeof uni2oem / 4 - 1;
 800e52e:	f245 5320 	movw	r3, #21792	@ 0x5520
 800e532:	60bb      	str	r3, [r7, #8]
		}
		li = 0;
 800e534:	2300      	movs	r3, #0
 800e536:	60fb      	str	r3, [r7, #12]
		for (n = 16; n; n--) {
 800e538:	2310      	movs	r3, #16
 800e53a:	613b      	str	r3, [r7, #16]
 800e53c:	e021      	b.n	800e582 <ff_convert+0x82>
			i = li + (hi - li) / 2;
 800e53e:	68ba      	ldr	r2, [r7, #8]
 800e540:	68fb      	ldr	r3, [r7, #12]
 800e542:	1ad3      	subs	r3, r2, r3
 800e544:	0fda      	lsrs	r2, r3, #31
 800e546:	4413      	add	r3, r2
 800e548:	105b      	asrs	r3, r3, #1
 800e54a:	461a      	mov	r2, r3
 800e54c:	68fb      	ldr	r3, [r7, #12]
 800e54e:	4413      	add	r3, r2
 800e550:	617b      	str	r3, [r7, #20]
			if (chr == p[i * 2]) break;
 800e552:	697b      	ldr	r3, [r7, #20]
 800e554:	009b      	lsls	r3, r3, #2
 800e556:	69fa      	ldr	r2, [r7, #28]
 800e558:	4413      	add	r3, r2
 800e55a:	881b      	ldrh	r3, [r3, #0]
 800e55c:	88fa      	ldrh	r2, [r7, #6]
 800e55e:	429a      	cmp	r2, r3
 800e560:	d013      	beq.n	800e58a <ff_convert+0x8a>
			if (chr > p[i * 2])
 800e562:	697b      	ldr	r3, [r7, #20]
 800e564:	009b      	lsls	r3, r3, #2
 800e566:	69fa      	ldr	r2, [r7, #28]
 800e568:	4413      	add	r3, r2
 800e56a:	881b      	ldrh	r3, [r3, #0]
 800e56c:	88fa      	ldrh	r2, [r7, #6]
 800e56e:	429a      	cmp	r2, r3
 800e570:	d902      	bls.n	800e578 <ff_convert+0x78>
				li = i;
 800e572:	697b      	ldr	r3, [r7, #20]
 800e574:	60fb      	str	r3, [r7, #12]
 800e576:	e001      	b.n	800e57c <ff_convert+0x7c>
			else
				hi = i;
 800e578:	697b      	ldr	r3, [r7, #20]
 800e57a:	60bb      	str	r3, [r7, #8]
		for (n = 16; n; n--) {
 800e57c:	693b      	ldr	r3, [r7, #16]
 800e57e:	3b01      	subs	r3, #1
 800e580:	613b      	str	r3, [r7, #16]
 800e582:	693b      	ldr	r3, [r7, #16]
 800e584:	2b00      	cmp	r3, #0
 800e586:	d1da      	bne.n	800e53e <ff_convert+0x3e>
 800e588:	e000      	b.n	800e58c <ff_convert+0x8c>
			if (chr == p[i * 2]) break;
 800e58a:	bf00      	nop
		}
		c = n ? p[i * 2 + 1] : 0;
 800e58c:	693b      	ldr	r3, [r7, #16]
 800e58e:	2b00      	cmp	r3, #0
 800e590:	d006      	beq.n	800e5a0 <ff_convert+0xa0>
 800e592:	697b      	ldr	r3, [r7, #20]
 800e594:	009b      	lsls	r3, r3, #2
 800e596:	3302      	adds	r3, #2
 800e598:	69fa      	ldr	r2, [r7, #28]
 800e59a:	4413      	add	r3, r2
 800e59c:	881b      	ldrh	r3, [r3, #0]
 800e59e:	e000      	b.n	800e5a2 <ff_convert+0xa2>
 800e5a0:	2300      	movs	r3, #0
 800e5a2:	837b      	strh	r3, [r7, #26]
	}

	return c;
 800e5a4:	8b7b      	ldrh	r3, [r7, #26]
}
 800e5a6:	4618      	mov	r0, r3
 800e5a8:	3724      	adds	r7, #36	@ 0x24
 800e5aa:	46bd      	mov	sp, r7
 800e5ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5b0:	4770      	bx	lr
 800e5b2:	bf00      	nop
 800e5b4:	08029900 	.word	0x08029900
 800e5b8:	0801447c 	.word	0x0801447c

0800e5bc <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800e5bc:	b480      	push	{r7}
 800e5be:	b087      	sub	sp, #28
 800e5c0:	af00      	add	r7, sp, #0
 800e5c2:	4603      	mov	r3, r0
 800e5c4:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800e5c6:	88fb      	ldrh	r3, [r7, #6]
 800e5c8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e5cc:	d201      	bcs.n	800e5d2 <ff_wtoupper+0x16>
 800e5ce:	4b3e      	ldr	r3, [pc, #248]	@ (800e6c8 <ff_wtoupper+0x10c>)
 800e5d0:	e000      	b.n	800e5d4 <ff_wtoupper+0x18>
 800e5d2:	4b3e      	ldr	r3, [pc, #248]	@ (800e6cc <ff_wtoupper+0x110>)
 800e5d4:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800e5d6:	697b      	ldr	r3, [r7, #20]
 800e5d8:	1c9a      	adds	r2, r3, #2
 800e5da:	617a      	str	r2, [r7, #20]
 800e5dc:	881b      	ldrh	r3, [r3, #0]
 800e5de:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 800e5e0:	8a7b      	ldrh	r3, [r7, #18]
 800e5e2:	2b00      	cmp	r3, #0
 800e5e4:	d068      	beq.n	800e6b8 <ff_wtoupper+0xfc>
 800e5e6:	88fa      	ldrh	r2, [r7, #6]
 800e5e8:	8a7b      	ldrh	r3, [r7, #18]
 800e5ea:	429a      	cmp	r2, r3
 800e5ec:	d364      	bcc.n	800e6b8 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800e5ee:	697b      	ldr	r3, [r7, #20]
 800e5f0:	1c9a      	adds	r2, r3, #2
 800e5f2:	617a      	str	r2, [r7, #20]
 800e5f4:	881b      	ldrh	r3, [r3, #0]
 800e5f6:	823b      	strh	r3, [r7, #16]
 800e5f8:	8a3b      	ldrh	r3, [r7, #16]
 800e5fa:	0a1b      	lsrs	r3, r3, #8
 800e5fc:	81fb      	strh	r3, [r7, #14]
 800e5fe:	8a3b      	ldrh	r3, [r7, #16]
 800e600:	b2db      	uxtb	r3, r3
 800e602:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 800e604:	88fa      	ldrh	r2, [r7, #6]
 800e606:	8a79      	ldrh	r1, [r7, #18]
 800e608:	8a3b      	ldrh	r3, [r7, #16]
 800e60a:	440b      	add	r3, r1
 800e60c:	429a      	cmp	r2, r3
 800e60e:	da49      	bge.n	800e6a4 <ff_wtoupper+0xe8>
			switch (cmd) {
 800e610:	89fb      	ldrh	r3, [r7, #14]
 800e612:	2b08      	cmp	r3, #8
 800e614:	d84f      	bhi.n	800e6b6 <ff_wtoupper+0xfa>
 800e616:	a201      	add	r2, pc, #4	@ (adr r2, 800e61c <ff_wtoupper+0x60>)
 800e618:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e61c:	0800e641 	.word	0x0800e641
 800e620:	0800e653 	.word	0x0800e653
 800e624:	0800e669 	.word	0x0800e669
 800e628:	0800e671 	.word	0x0800e671
 800e62c:	0800e679 	.word	0x0800e679
 800e630:	0800e681 	.word	0x0800e681
 800e634:	0800e689 	.word	0x0800e689
 800e638:	0800e691 	.word	0x0800e691
 800e63c:	0800e699 	.word	0x0800e699
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800e640:	88fa      	ldrh	r2, [r7, #6]
 800e642:	8a7b      	ldrh	r3, [r7, #18]
 800e644:	1ad3      	subs	r3, r2, r3
 800e646:	005b      	lsls	r3, r3, #1
 800e648:	697a      	ldr	r2, [r7, #20]
 800e64a:	4413      	add	r3, r2
 800e64c:	881b      	ldrh	r3, [r3, #0]
 800e64e:	80fb      	strh	r3, [r7, #6]
 800e650:	e027      	b.n	800e6a2 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800e652:	88fa      	ldrh	r2, [r7, #6]
 800e654:	8a7b      	ldrh	r3, [r7, #18]
 800e656:	1ad3      	subs	r3, r2, r3
 800e658:	b29b      	uxth	r3, r3
 800e65a:	f003 0301 	and.w	r3, r3, #1
 800e65e:	b29b      	uxth	r3, r3
 800e660:	88fa      	ldrh	r2, [r7, #6]
 800e662:	1ad3      	subs	r3, r2, r3
 800e664:	80fb      	strh	r3, [r7, #6]
 800e666:	e01c      	b.n	800e6a2 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800e668:	88fb      	ldrh	r3, [r7, #6]
 800e66a:	3b10      	subs	r3, #16
 800e66c:	80fb      	strh	r3, [r7, #6]
 800e66e:	e018      	b.n	800e6a2 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800e670:	88fb      	ldrh	r3, [r7, #6]
 800e672:	3b20      	subs	r3, #32
 800e674:	80fb      	strh	r3, [r7, #6]
 800e676:	e014      	b.n	800e6a2 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800e678:	88fb      	ldrh	r3, [r7, #6]
 800e67a:	3b30      	subs	r3, #48	@ 0x30
 800e67c:	80fb      	strh	r3, [r7, #6]
 800e67e:	e010      	b.n	800e6a2 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800e680:	88fb      	ldrh	r3, [r7, #6]
 800e682:	3b1a      	subs	r3, #26
 800e684:	80fb      	strh	r3, [r7, #6]
 800e686:	e00c      	b.n	800e6a2 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 800e688:	88fb      	ldrh	r3, [r7, #6]
 800e68a:	3308      	adds	r3, #8
 800e68c:	80fb      	strh	r3, [r7, #6]
 800e68e:	e008      	b.n	800e6a2 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 800e690:	88fb      	ldrh	r3, [r7, #6]
 800e692:	3b50      	subs	r3, #80	@ 0x50
 800e694:	80fb      	strh	r3, [r7, #6]
 800e696:	e004      	b.n	800e6a2 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800e698:	88fb      	ldrh	r3, [r7, #6]
 800e69a:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 800e69e:	80fb      	strh	r3, [r7, #6]
 800e6a0:	bf00      	nop
			}
			break;
 800e6a2:	e008      	b.n	800e6b6 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 800e6a4:	89fb      	ldrh	r3, [r7, #14]
 800e6a6:	2b00      	cmp	r3, #0
 800e6a8:	d195      	bne.n	800e5d6 <ff_wtoupper+0x1a>
 800e6aa:	8a3b      	ldrh	r3, [r7, #16]
 800e6ac:	005b      	lsls	r3, r3, #1
 800e6ae:	697a      	ldr	r2, [r7, #20]
 800e6b0:	4413      	add	r3, r2
 800e6b2:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800e6b4:	e78f      	b.n	800e5d6 <ff_wtoupper+0x1a>
			break;
 800e6b6:	bf00      	nop
	}

	return chr;
 800e6b8:	88fb      	ldrh	r3, [r7, #6]
}
 800e6ba:	4618      	mov	r0, r3
 800e6bc:	371c      	adds	r7, #28
 800e6be:	46bd      	mov	sp, r7
 800e6c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6c4:	4770      	bx	lr
 800e6c6:	bf00      	nop
 800e6c8:	0803ed84 	.word	0x0803ed84
 800e6cc:	0803ef78 	.word	0x0803ef78

0800e6d0 <ff_memalloc>:
*/

void* ff_memalloc (	/* Returns pointer to the allocated memory block */
	UINT msize		/* Number of bytes to allocate */
)
{
 800e6d0:	b580      	push	{r7, lr}
 800e6d2:	b082      	sub	sp, #8
 800e6d4:	af00      	add	r7, sp, #0
 800e6d6:	6078      	str	r0, [r7, #4]
	return ff_malloc(msize);	/* Allocate a new memory block with POSIX API */
 800e6d8:	6878      	ldr	r0, [r7, #4]
 800e6da:	f000 f815 	bl	800e708 <malloc>
 800e6de:	4603      	mov	r3, r0
}
 800e6e0:	4618      	mov	r0, r3
 800e6e2:	3708      	adds	r7, #8
 800e6e4:	46bd      	mov	sp, r7
 800e6e6:	bd80      	pop	{r7, pc}

0800e6e8 <ff_memfree>:
/*------------------------------------------------------------------------*/

void ff_memfree (
	void* mblock	/* Pointer to the memory block to free */
)
{
 800e6e8:	b580      	push	{r7, lr}
 800e6ea:	b082      	sub	sp, #8
 800e6ec:	af00      	add	r7, sp, #0
 800e6ee:	6078      	str	r0, [r7, #4]
	ff_free(mblock);	/* Discard the memory block with POSIX API */
 800e6f0:	6878      	ldr	r0, [r7, #4]
 800e6f2:	f000 f811 	bl	800e718 <free>
}
 800e6f6:	bf00      	nop
 800e6f8:	3708      	adds	r7, #8
 800e6fa:	46bd      	mov	sp, r7
 800e6fc:	bd80      	pop	{r7, pc}

0800e6fe <atoi>:
 800e6fe:	220a      	movs	r2, #10
 800e700:	2100      	movs	r1, #0
 800e702:	f000 b93b 	b.w	800e97c <strtol>
	...

0800e708 <malloc>:
 800e708:	4b02      	ldr	r3, [pc, #8]	@ (800e714 <malloc+0xc>)
 800e70a:	4601      	mov	r1, r0
 800e70c:	6818      	ldr	r0, [r3, #0]
 800e70e:	f000 b82d 	b.w	800e76c <_malloc_r>
 800e712:	bf00      	nop
 800e714:	20000060 	.word	0x20000060

0800e718 <free>:
 800e718:	4b02      	ldr	r3, [pc, #8]	@ (800e724 <free+0xc>)
 800e71a:	4601      	mov	r1, r0
 800e71c:	6818      	ldr	r0, [r3, #0]
 800e71e:	f002 bdbf 	b.w	80112a0 <_free_r>
 800e722:	bf00      	nop
 800e724:	20000060 	.word	0x20000060

0800e728 <sbrk_aligned>:
 800e728:	b570      	push	{r4, r5, r6, lr}
 800e72a:	4e0f      	ldr	r6, [pc, #60]	@ (800e768 <sbrk_aligned+0x40>)
 800e72c:	460c      	mov	r4, r1
 800e72e:	6831      	ldr	r1, [r6, #0]
 800e730:	4605      	mov	r5, r0
 800e732:	b911      	cbnz	r1, 800e73a <sbrk_aligned+0x12>
 800e734:	f001 fee6 	bl	8010504 <_sbrk_r>
 800e738:	6030      	str	r0, [r6, #0]
 800e73a:	4621      	mov	r1, r4
 800e73c:	4628      	mov	r0, r5
 800e73e:	f001 fee1 	bl	8010504 <_sbrk_r>
 800e742:	1c43      	adds	r3, r0, #1
 800e744:	d103      	bne.n	800e74e <sbrk_aligned+0x26>
 800e746:	f04f 34ff 	mov.w	r4, #4294967295
 800e74a:	4620      	mov	r0, r4
 800e74c:	bd70      	pop	{r4, r5, r6, pc}
 800e74e:	1cc4      	adds	r4, r0, #3
 800e750:	f024 0403 	bic.w	r4, r4, #3
 800e754:	42a0      	cmp	r0, r4
 800e756:	d0f8      	beq.n	800e74a <sbrk_aligned+0x22>
 800e758:	1a21      	subs	r1, r4, r0
 800e75a:	4628      	mov	r0, r5
 800e75c:	f001 fed2 	bl	8010504 <_sbrk_r>
 800e760:	3001      	adds	r0, #1
 800e762:	d1f2      	bne.n	800e74a <sbrk_aligned+0x22>
 800e764:	e7ef      	b.n	800e746 <sbrk_aligned+0x1e>
 800e766:	bf00      	nop
 800e768:	20008c48 	.word	0x20008c48

0800e76c <_malloc_r>:
 800e76c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e770:	1ccd      	adds	r5, r1, #3
 800e772:	f025 0503 	bic.w	r5, r5, #3
 800e776:	3508      	adds	r5, #8
 800e778:	2d0c      	cmp	r5, #12
 800e77a:	bf38      	it	cc
 800e77c:	250c      	movcc	r5, #12
 800e77e:	2d00      	cmp	r5, #0
 800e780:	4606      	mov	r6, r0
 800e782:	db01      	blt.n	800e788 <_malloc_r+0x1c>
 800e784:	42a9      	cmp	r1, r5
 800e786:	d904      	bls.n	800e792 <_malloc_r+0x26>
 800e788:	230c      	movs	r3, #12
 800e78a:	6033      	str	r3, [r6, #0]
 800e78c:	2000      	movs	r0, #0
 800e78e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e792:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800e868 <_malloc_r+0xfc>
 800e796:	f000 f869 	bl	800e86c <__malloc_lock>
 800e79a:	f8d8 3000 	ldr.w	r3, [r8]
 800e79e:	461c      	mov	r4, r3
 800e7a0:	bb44      	cbnz	r4, 800e7f4 <_malloc_r+0x88>
 800e7a2:	4629      	mov	r1, r5
 800e7a4:	4630      	mov	r0, r6
 800e7a6:	f7ff ffbf 	bl	800e728 <sbrk_aligned>
 800e7aa:	1c43      	adds	r3, r0, #1
 800e7ac:	4604      	mov	r4, r0
 800e7ae:	d158      	bne.n	800e862 <_malloc_r+0xf6>
 800e7b0:	f8d8 4000 	ldr.w	r4, [r8]
 800e7b4:	4627      	mov	r7, r4
 800e7b6:	2f00      	cmp	r7, #0
 800e7b8:	d143      	bne.n	800e842 <_malloc_r+0xd6>
 800e7ba:	2c00      	cmp	r4, #0
 800e7bc:	d04b      	beq.n	800e856 <_malloc_r+0xea>
 800e7be:	6823      	ldr	r3, [r4, #0]
 800e7c0:	4639      	mov	r1, r7
 800e7c2:	4630      	mov	r0, r6
 800e7c4:	eb04 0903 	add.w	r9, r4, r3
 800e7c8:	f001 fe9c 	bl	8010504 <_sbrk_r>
 800e7cc:	4581      	cmp	r9, r0
 800e7ce:	d142      	bne.n	800e856 <_malloc_r+0xea>
 800e7d0:	6821      	ldr	r1, [r4, #0]
 800e7d2:	1a6d      	subs	r5, r5, r1
 800e7d4:	4629      	mov	r1, r5
 800e7d6:	4630      	mov	r0, r6
 800e7d8:	f7ff ffa6 	bl	800e728 <sbrk_aligned>
 800e7dc:	3001      	adds	r0, #1
 800e7de:	d03a      	beq.n	800e856 <_malloc_r+0xea>
 800e7e0:	6823      	ldr	r3, [r4, #0]
 800e7e2:	442b      	add	r3, r5
 800e7e4:	6023      	str	r3, [r4, #0]
 800e7e6:	f8d8 3000 	ldr.w	r3, [r8]
 800e7ea:	685a      	ldr	r2, [r3, #4]
 800e7ec:	bb62      	cbnz	r2, 800e848 <_malloc_r+0xdc>
 800e7ee:	f8c8 7000 	str.w	r7, [r8]
 800e7f2:	e00f      	b.n	800e814 <_malloc_r+0xa8>
 800e7f4:	6822      	ldr	r2, [r4, #0]
 800e7f6:	1b52      	subs	r2, r2, r5
 800e7f8:	d420      	bmi.n	800e83c <_malloc_r+0xd0>
 800e7fa:	2a0b      	cmp	r2, #11
 800e7fc:	d917      	bls.n	800e82e <_malloc_r+0xc2>
 800e7fe:	1961      	adds	r1, r4, r5
 800e800:	42a3      	cmp	r3, r4
 800e802:	6025      	str	r5, [r4, #0]
 800e804:	bf18      	it	ne
 800e806:	6059      	strne	r1, [r3, #4]
 800e808:	6863      	ldr	r3, [r4, #4]
 800e80a:	bf08      	it	eq
 800e80c:	f8c8 1000 	streq.w	r1, [r8]
 800e810:	5162      	str	r2, [r4, r5]
 800e812:	604b      	str	r3, [r1, #4]
 800e814:	4630      	mov	r0, r6
 800e816:	f000 f82f 	bl	800e878 <__malloc_unlock>
 800e81a:	f104 000b 	add.w	r0, r4, #11
 800e81e:	1d23      	adds	r3, r4, #4
 800e820:	f020 0007 	bic.w	r0, r0, #7
 800e824:	1ac2      	subs	r2, r0, r3
 800e826:	bf1c      	itt	ne
 800e828:	1a1b      	subne	r3, r3, r0
 800e82a:	50a3      	strne	r3, [r4, r2]
 800e82c:	e7af      	b.n	800e78e <_malloc_r+0x22>
 800e82e:	6862      	ldr	r2, [r4, #4]
 800e830:	42a3      	cmp	r3, r4
 800e832:	bf0c      	ite	eq
 800e834:	f8c8 2000 	streq.w	r2, [r8]
 800e838:	605a      	strne	r2, [r3, #4]
 800e83a:	e7eb      	b.n	800e814 <_malloc_r+0xa8>
 800e83c:	4623      	mov	r3, r4
 800e83e:	6864      	ldr	r4, [r4, #4]
 800e840:	e7ae      	b.n	800e7a0 <_malloc_r+0x34>
 800e842:	463c      	mov	r4, r7
 800e844:	687f      	ldr	r7, [r7, #4]
 800e846:	e7b6      	b.n	800e7b6 <_malloc_r+0x4a>
 800e848:	461a      	mov	r2, r3
 800e84a:	685b      	ldr	r3, [r3, #4]
 800e84c:	42a3      	cmp	r3, r4
 800e84e:	d1fb      	bne.n	800e848 <_malloc_r+0xdc>
 800e850:	2300      	movs	r3, #0
 800e852:	6053      	str	r3, [r2, #4]
 800e854:	e7de      	b.n	800e814 <_malloc_r+0xa8>
 800e856:	230c      	movs	r3, #12
 800e858:	6033      	str	r3, [r6, #0]
 800e85a:	4630      	mov	r0, r6
 800e85c:	f000 f80c 	bl	800e878 <__malloc_unlock>
 800e860:	e794      	b.n	800e78c <_malloc_r+0x20>
 800e862:	6005      	str	r5, [r0, #0]
 800e864:	e7d6      	b.n	800e814 <_malloc_r+0xa8>
 800e866:	bf00      	nop
 800e868:	20008c4c 	.word	0x20008c4c

0800e86c <__malloc_lock>:
 800e86c:	4801      	ldr	r0, [pc, #4]	@ (800e874 <__malloc_lock+0x8>)
 800e86e:	f001 be97 	b.w	80105a0 <__retarget_lock_acquire_recursive>
 800e872:	bf00      	nop
 800e874:	20008db6 	.word	0x20008db6

0800e878 <__malloc_unlock>:
 800e878:	4801      	ldr	r0, [pc, #4]	@ (800e880 <__malloc_unlock+0x8>)
 800e87a:	f001 be93 	b.w	80105a4 <__retarget_lock_release_recursive>
 800e87e:	bf00      	nop
 800e880:	20008db6 	.word	0x20008db6

0800e884 <_strtol_l.isra.0>:
 800e884:	2b24      	cmp	r3, #36	@ 0x24
 800e886:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e88a:	4686      	mov	lr, r0
 800e88c:	4690      	mov	r8, r2
 800e88e:	d801      	bhi.n	800e894 <_strtol_l.isra.0+0x10>
 800e890:	2b01      	cmp	r3, #1
 800e892:	d106      	bne.n	800e8a2 <_strtol_l.isra.0+0x1e>
 800e894:	f001 fe58 	bl	8010548 <__errno>
 800e898:	2316      	movs	r3, #22
 800e89a:	6003      	str	r3, [r0, #0]
 800e89c:	2000      	movs	r0, #0
 800e89e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e8a2:	4834      	ldr	r0, [pc, #208]	@ (800e974 <_strtol_l.isra.0+0xf0>)
 800e8a4:	460d      	mov	r5, r1
 800e8a6:	462a      	mov	r2, r5
 800e8a8:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e8ac:	5d06      	ldrb	r6, [r0, r4]
 800e8ae:	f016 0608 	ands.w	r6, r6, #8
 800e8b2:	d1f8      	bne.n	800e8a6 <_strtol_l.isra.0+0x22>
 800e8b4:	2c2d      	cmp	r4, #45	@ 0x2d
 800e8b6:	d110      	bne.n	800e8da <_strtol_l.isra.0+0x56>
 800e8b8:	782c      	ldrb	r4, [r5, #0]
 800e8ba:	2601      	movs	r6, #1
 800e8bc:	1c95      	adds	r5, r2, #2
 800e8be:	f033 0210 	bics.w	r2, r3, #16
 800e8c2:	d115      	bne.n	800e8f0 <_strtol_l.isra.0+0x6c>
 800e8c4:	2c30      	cmp	r4, #48	@ 0x30
 800e8c6:	d10d      	bne.n	800e8e4 <_strtol_l.isra.0+0x60>
 800e8c8:	782a      	ldrb	r2, [r5, #0]
 800e8ca:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800e8ce:	2a58      	cmp	r2, #88	@ 0x58
 800e8d0:	d108      	bne.n	800e8e4 <_strtol_l.isra.0+0x60>
 800e8d2:	786c      	ldrb	r4, [r5, #1]
 800e8d4:	3502      	adds	r5, #2
 800e8d6:	2310      	movs	r3, #16
 800e8d8:	e00a      	b.n	800e8f0 <_strtol_l.isra.0+0x6c>
 800e8da:	2c2b      	cmp	r4, #43	@ 0x2b
 800e8dc:	bf04      	itt	eq
 800e8de:	782c      	ldrbeq	r4, [r5, #0]
 800e8e0:	1c95      	addeq	r5, r2, #2
 800e8e2:	e7ec      	b.n	800e8be <_strtol_l.isra.0+0x3a>
 800e8e4:	2b00      	cmp	r3, #0
 800e8e6:	d1f6      	bne.n	800e8d6 <_strtol_l.isra.0+0x52>
 800e8e8:	2c30      	cmp	r4, #48	@ 0x30
 800e8ea:	bf14      	ite	ne
 800e8ec:	230a      	movne	r3, #10
 800e8ee:	2308      	moveq	r3, #8
 800e8f0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800e8f4:	f10c 3cff 	add.w	ip, ip, #4294967295
 800e8f8:	2200      	movs	r2, #0
 800e8fa:	fbbc f9f3 	udiv	r9, ip, r3
 800e8fe:	4610      	mov	r0, r2
 800e900:	fb03 ca19 	mls	sl, r3, r9, ip
 800e904:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800e908:	2f09      	cmp	r7, #9
 800e90a:	d80f      	bhi.n	800e92c <_strtol_l.isra.0+0xa8>
 800e90c:	463c      	mov	r4, r7
 800e90e:	42a3      	cmp	r3, r4
 800e910:	dd1b      	ble.n	800e94a <_strtol_l.isra.0+0xc6>
 800e912:	1c57      	adds	r7, r2, #1
 800e914:	d007      	beq.n	800e926 <_strtol_l.isra.0+0xa2>
 800e916:	4581      	cmp	r9, r0
 800e918:	d314      	bcc.n	800e944 <_strtol_l.isra.0+0xc0>
 800e91a:	d101      	bne.n	800e920 <_strtol_l.isra.0+0x9c>
 800e91c:	45a2      	cmp	sl, r4
 800e91e:	db11      	blt.n	800e944 <_strtol_l.isra.0+0xc0>
 800e920:	fb00 4003 	mla	r0, r0, r3, r4
 800e924:	2201      	movs	r2, #1
 800e926:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e92a:	e7eb      	b.n	800e904 <_strtol_l.isra.0+0x80>
 800e92c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800e930:	2f19      	cmp	r7, #25
 800e932:	d801      	bhi.n	800e938 <_strtol_l.isra.0+0xb4>
 800e934:	3c37      	subs	r4, #55	@ 0x37
 800e936:	e7ea      	b.n	800e90e <_strtol_l.isra.0+0x8a>
 800e938:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800e93c:	2f19      	cmp	r7, #25
 800e93e:	d804      	bhi.n	800e94a <_strtol_l.isra.0+0xc6>
 800e940:	3c57      	subs	r4, #87	@ 0x57
 800e942:	e7e4      	b.n	800e90e <_strtol_l.isra.0+0x8a>
 800e944:	f04f 32ff 	mov.w	r2, #4294967295
 800e948:	e7ed      	b.n	800e926 <_strtol_l.isra.0+0xa2>
 800e94a:	1c53      	adds	r3, r2, #1
 800e94c:	d108      	bne.n	800e960 <_strtol_l.isra.0+0xdc>
 800e94e:	2322      	movs	r3, #34	@ 0x22
 800e950:	f8ce 3000 	str.w	r3, [lr]
 800e954:	4660      	mov	r0, ip
 800e956:	f1b8 0f00 	cmp.w	r8, #0
 800e95a:	d0a0      	beq.n	800e89e <_strtol_l.isra.0+0x1a>
 800e95c:	1e69      	subs	r1, r5, #1
 800e95e:	e006      	b.n	800e96e <_strtol_l.isra.0+0xea>
 800e960:	b106      	cbz	r6, 800e964 <_strtol_l.isra.0+0xe0>
 800e962:	4240      	negs	r0, r0
 800e964:	f1b8 0f00 	cmp.w	r8, #0
 800e968:	d099      	beq.n	800e89e <_strtol_l.isra.0+0x1a>
 800e96a:	2a00      	cmp	r2, #0
 800e96c:	d1f6      	bne.n	800e95c <_strtol_l.isra.0+0xd8>
 800e96e:	f8c8 1000 	str.w	r1, [r8]
 800e972:	e794      	b.n	800e89e <_strtol_l.isra.0+0x1a>
 800e974:	0803f035 	.word	0x0803f035

0800e978 <_strtol_r>:
 800e978:	f7ff bf84 	b.w	800e884 <_strtol_l.isra.0>

0800e97c <strtol>:
 800e97c:	4613      	mov	r3, r2
 800e97e:	460a      	mov	r2, r1
 800e980:	4601      	mov	r1, r0
 800e982:	4802      	ldr	r0, [pc, #8]	@ (800e98c <strtol+0x10>)
 800e984:	6800      	ldr	r0, [r0, #0]
 800e986:	f7ff bf7d 	b.w	800e884 <_strtol_l.isra.0>
 800e98a:	bf00      	nop
 800e98c:	20000060 	.word	0x20000060

0800e990 <__cvt>:
 800e990:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e994:	ec57 6b10 	vmov	r6, r7, d0
 800e998:	2f00      	cmp	r7, #0
 800e99a:	460c      	mov	r4, r1
 800e99c:	4619      	mov	r1, r3
 800e99e:	463b      	mov	r3, r7
 800e9a0:	bfbb      	ittet	lt
 800e9a2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800e9a6:	461f      	movlt	r7, r3
 800e9a8:	2300      	movge	r3, #0
 800e9aa:	232d      	movlt	r3, #45	@ 0x2d
 800e9ac:	700b      	strb	r3, [r1, #0]
 800e9ae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e9b0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800e9b4:	4691      	mov	r9, r2
 800e9b6:	f023 0820 	bic.w	r8, r3, #32
 800e9ba:	bfbc      	itt	lt
 800e9bc:	4632      	movlt	r2, r6
 800e9be:	4616      	movlt	r6, r2
 800e9c0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800e9c4:	d005      	beq.n	800e9d2 <__cvt+0x42>
 800e9c6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800e9ca:	d100      	bne.n	800e9ce <__cvt+0x3e>
 800e9cc:	3401      	adds	r4, #1
 800e9ce:	2102      	movs	r1, #2
 800e9d0:	e000      	b.n	800e9d4 <__cvt+0x44>
 800e9d2:	2103      	movs	r1, #3
 800e9d4:	ab03      	add	r3, sp, #12
 800e9d6:	9301      	str	r3, [sp, #4]
 800e9d8:	ab02      	add	r3, sp, #8
 800e9da:	9300      	str	r3, [sp, #0]
 800e9dc:	ec47 6b10 	vmov	d0, r6, r7
 800e9e0:	4653      	mov	r3, sl
 800e9e2:	4622      	mov	r2, r4
 800e9e4:	f001 fe8c 	bl	8010700 <_dtoa_r>
 800e9e8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800e9ec:	4605      	mov	r5, r0
 800e9ee:	d119      	bne.n	800ea24 <__cvt+0x94>
 800e9f0:	f019 0f01 	tst.w	r9, #1
 800e9f4:	d00e      	beq.n	800ea14 <__cvt+0x84>
 800e9f6:	eb00 0904 	add.w	r9, r0, r4
 800e9fa:	2200      	movs	r2, #0
 800e9fc:	2300      	movs	r3, #0
 800e9fe:	4630      	mov	r0, r6
 800ea00:	4639      	mov	r1, r7
 800ea02:	f7f2 f871 	bl	8000ae8 <__aeabi_dcmpeq>
 800ea06:	b108      	cbz	r0, 800ea0c <__cvt+0x7c>
 800ea08:	f8cd 900c 	str.w	r9, [sp, #12]
 800ea0c:	2230      	movs	r2, #48	@ 0x30
 800ea0e:	9b03      	ldr	r3, [sp, #12]
 800ea10:	454b      	cmp	r3, r9
 800ea12:	d31e      	bcc.n	800ea52 <__cvt+0xc2>
 800ea14:	9b03      	ldr	r3, [sp, #12]
 800ea16:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ea18:	1b5b      	subs	r3, r3, r5
 800ea1a:	4628      	mov	r0, r5
 800ea1c:	6013      	str	r3, [r2, #0]
 800ea1e:	b004      	add	sp, #16
 800ea20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ea24:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800ea28:	eb00 0904 	add.w	r9, r0, r4
 800ea2c:	d1e5      	bne.n	800e9fa <__cvt+0x6a>
 800ea2e:	7803      	ldrb	r3, [r0, #0]
 800ea30:	2b30      	cmp	r3, #48	@ 0x30
 800ea32:	d10a      	bne.n	800ea4a <__cvt+0xba>
 800ea34:	2200      	movs	r2, #0
 800ea36:	2300      	movs	r3, #0
 800ea38:	4630      	mov	r0, r6
 800ea3a:	4639      	mov	r1, r7
 800ea3c:	f7f2 f854 	bl	8000ae8 <__aeabi_dcmpeq>
 800ea40:	b918      	cbnz	r0, 800ea4a <__cvt+0xba>
 800ea42:	f1c4 0401 	rsb	r4, r4, #1
 800ea46:	f8ca 4000 	str.w	r4, [sl]
 800ea4a:	f8da 3000 	ldr.w	r3, [sl]
 800ea4e:	4499      	add	r9, r3
 800ea50:	e7d3      	b.n	800e9fa <__cvt+0x6a>
 800ea52:	1c59      	adds	r1, r3, #1
 800ea54:	9103      	str	r1, [sp, #12]
 800ea56:	701a      	strb	r2, [r3, #0]
 800ea58:	e7d9      	b.n	800ea0e <__cvt+0x7e>

0800ea5a <__exponent>:
 800ea5a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ea5c:	2900      	cmp	r1, #0
 800ea5e:	bfba      	itte	lt
 800ea60:	4249      	neglt	r1, r1
 800ea62:	232d      	movlt	r3, #45	@ 0x2d
 800ea64:	232b      	movge	r3, #43	@ 0x2b
 800ea66:	2909      	cmp	r1, #9
 800ea68:	7002      	strb	r2, [r0, #0]
 800ea6a:	7043      	strb	r3, [r0, #1]
 800ea6c:	dd29      	ble.n	800eac2 <__exponent+0x68>
 800ea6e:	f10d 0307 	add.w	r3, sp, #7
 800ea72:	461d      	mov	r5, r3
 800ea74:	270a      	movs	r7, #10
 800ea76:	461a      	mov	r2, r3
 800ea78:	fbb1 f6f7 	udiv	r6, r1, r7
 800ea7c:	fb07 1416 	mls	r4, r7, r6, r1
 800ea80:	3430      	adds	r4, #48	@ 0x30
 800ea82:	f802 4c01 	strb.w	r4, [r2, #-1]
 800ea86:	460c      	mov	r4, r1
 800ea88:	2c63      	cmp	r4, #99	@ 0x63
 800ea8a:	f103 33ff 	add.w	r3, r3, #4294967295
 800ea8e:	4631      	mov	r1, r6
 800ea90:	dcf1      	bgt.n	800ea76 <__exponent+0x1c>
 800ea92:	3130      	adds	r1, #48	@ 0x30
 800ea94:	1e94      	subs	r4, r2, #2
 800ea96:	f803 1c01 	strb.w	r1, [r3, #-1]
 800ea9a:	1c41      	adds	r1, r0, #1
 800ea9c:	4623      	mov	r3, r4
 800ea9e:	42ab      	cmp	r3, r5
 800eaa0:	d30a      	bcc.n	800eab8 <__exponent+0x5e>
 800eaa2:	f10d 0309 	add.w	r3, sp, #9
 800eaa6:	1a9b      	subs	r3, r3, r2
 800eaa8:	42ac      	cmp	r4, r5
 800eaaa:	bf88      	it	hi
 800eaac:	2300      	movhi	r3, #0
 800eaae:	3302      	adds	r3, #2
 800eab0:	4403      	add	r3, r0
 800eab2:	1a18      	subs	r0, r3, r0
 800eab4:	b003      	add	sp, #12
 800eab6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800eab8:	f813 6b01 	ldrb.w	r6, [r3], #1
 800eabc:	f801 6f01 	strb.w	r6, [r1, #1]!
 800eac0:	e7ed      	b.n	800ea9e <__exponent+0x44>
 800eac2:	2330      	movs	r3, #48	@ 0x30
 800eac4:	3130      	adds	r1, #48	@ 0x30
 800eac6:	7083      	strb	r3, [r0, #2]
 800eac8:	70c1      	strb	r1, [r0, #3]
 800eaca:	1d03      	adds	r3, r0, #4
 800eacc:	e7f1      	b.n	800eab2 <__exponent+0x58>
	...

0800ead0 <_printf_float>:
 800ead0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ead4:	b08d      	sub	sp, #52	@ 0x34
 800ead6:	460c      	mov	r4, r1
 800ead8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800eadc:	4616      	mov	r6, r2
 800eade:	461f      	mov	r7, r3
 800eae0:	4605      	mov	r5, r0
 800eae2:	f001 fcd7 	bl	8010494 <_localeconv_r>
 800eae6:	6803      	ldr	r3, [r0, #0]
 800eae8:	9304      	str	r3, [sp, #16]
 800eaea:	4618      	mov	r0, r3
 800eaec:	f7f1 fbd0 	bl	8000290 <strlen>
 800eaf0:	2300      	movs	r3, #0
 800eaf2:	930a      	str	r3, [sp, #40]	@ 0x28
 800eaf4:	f8d8 3000 	ldr.w	r3, [r8]
 800eaf8:	9005      	str	r0, [sp, #20]
 800eafa:	3307      	adds	r3, #7
 800eafc:	f023 0307 	bic.w	r3, r3, #7
 800eb00:	f103 0208 	add.w	r2, r3, #8
 800eb04:	f894 a018 	ldrb.w	sl, [r4, #24]
 800eb08:	f8d4 b000 	ldr.w	fp, [r4]
 800eb0c:	f8c8 2000 	str.w	r2, [r8]
 800eb10:	e9d3 8900 	ldrd	r8, r9, [r3]
 800eb14:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800eb18:	9307      	str	r3, [sp, #28]
 800eb1a:	f8cd 8018 	str.w	r8, [sp, #24]
 800eb1e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800eb22:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800eb26:	4b9c      	ldr	r3, [pc, #624]	@ (800ed98 <_printf_float+0x2c8>)
 800eb28:	f04f 32ff 	mov.w	r2, #4294967295
 800eb2c:	f7f2 f80e 	bl	8000b4c <__aeabi_dcmpun>
 800eb30:	bb70      	cbnz	r0, 800eb90 <_printf_float+0xc0>
 800eb32:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800eb36:	4b98      	ldr	r3, [pc, #608]	@ (800ed98 <_printf_float+0x2c8>)
 800eb38:	f04f 32ff 	mov.w	r2, #4294967295
 800eb3c:	f7f1 ffe8 	bl	8000b10 <__aeabi_dcmple>
 800eb40:	bb30      	cbnz	r0, 800eb90 <_printf_float+0xc0>
 800eb42:	2200      	movs	r2, #0
 800eb44:	2300      	movs	r3, #0
 800eb46:	4640      	mov	r0, r8
 800eb48:	4649      	mov	r1, r9
 800eb4a:	f7f1 ffd7 	bl	8000afc <__aeabi_dcmplt>
 800eb4e:	b110      	cbz	r0, 800eb56 <_printf_float+0x86>
 800eb50:	232d      	movs	r3, #45	@ 0x2d
 800eb52:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800eb56:	4a91      	ldr	r2, [pc, #580]	@ (800ed9c <_printf_float+0x2cc>)
 800eb58:	4b91      	ldr	r3, [pc, #580]	@ (800eda0 <_printf_float+0x2d0>)
 800eb5a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800eb5e:	bf8c      	ite	hi
 800eb60:	4690      	movhi	r8, r2
 800eb62:	4698      	movls	r8, r3
 800eb64:	2303      	movs	r3, #3
 800eb66:	6123      	str	r3, [r4, #16]
 800eb68:	f02b 0304 	bic.w	r3, fp, #4
 800eb6c:	6023      	str	r3, [r4, #0]
 800eb6e:	f04f 0900 	mov.w	r9, #0
 800eb72:	9700      	str	r7, [sp, #0]
 800eb74:	4633      	mov	r3, r6
 800eb76:	aa0b      	add	r2, sp, #44	@ 0x2c
 800eb78:	4621      	mov	r1, r4
 800eb7a:	4628      	mov	r0, r5
 800eb7c:	f000 f9d2 	bl	800ef24 <_printf_common>
 800eb80:	3001      	adds	r0, #1
 800eb82:	f040 808d 	bne.w	800eca0 <_printf_float+0x1d0>
 800eb86:	f04f 30ff 	mov.w	r0, #4294967295
 800eb8a:	b00d      	add	sp, #52	@ 0x34
 800eb8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eb90:	4642      	mov	r2, r8
 800eb92:	464b      	mov	r3, r9
 800eb94:	4640      	mov	r0, r8
 800eb96:	4649      	mov	r1, r9
 800eb98:	f7f1 ffd8 	bl	8000b4c <__aeabi_dcmpun>
 800eb9c:	b140      	cbz	r0, 800ebb0 <_printf_float+0xe0>
 800eb9e:	464b      	mov	r3, r9
 800eba0:	2b00      	cmp	r3, #0
 800eba2:	bfbc      	itt	lt
 800eba4:	232d      	movlt	r3, #45	@ 0x2d
 800eba6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800ebaa:	4a7e      	ldr	r2, [pc, #504]	@ (800eda4 <_printf_float+0x2d4>)
 800ebac:	4b7e      	ldr	r3, [pc, #504]	@ (800eda8 <_printf_float+0x2d8>)
 800ebae:	e7d4      	b.n	800eb5a <_printf_float+0x8a>
 800ebb0:	6863      	ldr	r3, [r4, #4]
 800ebb2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800ebb6:	9206      	str	r2, [sp, #24]
 800ebb8:	1c5a      	adds	r2, r3, #1
 800ebba:	d13b      	bne.n	800ec34 <_printf_float+0x164>
 800ebbc:	2306      	movs	r3, #6
 800ebbe:	6063      	str	r3, [r4, #4]
 800ebc0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800ebc4:	2300      	movs	r3, #0
 800ebc6:	6022      	str	r2, [r4, #0]
 800ebc8:	9303      	str	r3, [sp, #12]
 800ebca:	ab0a      	add	r3, sp, #40	@ 0x28
 800ebcc:	e9cd a301 	strd	sl, r3, [sp, #4]
 800ebd0:	ab09      	add	r3, sp, #36	@ 0x24
 800ebd2:	9300      	str	r3, [sp, #0]
 800ebd4:	6861      	ldr	r1, [r4, #4]
 800ebd6:	ec49 8b10 	vmov	d0, r8, r9
 800ebda:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800ebde:	4628      	mov	r0, r5
 800ebe0:	f7ff fed6 	bl	800e990 <__cvt>
 800ebe4:	9b06      	ldr	r3, [sp, #24]
 800ebe6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ebe8:	2b47      	cmp	r3, #71	@ 0x47
 800ebea:	4680      	mov	r8, r0
 800ebec:	d129      	bne.n	800ec42 <_printf_float+0x172>
 800ebee:	1cc8      	adds	r0, r1, #3
 800ebf0:	db02      	blt.n	800ebf8 <_printf_float+0x128>
 800ebf2:	6863      	ldr	r3, [r4, #4]
 800ebf4:	4299      	cmp	r1, r3
 800ebf6:	dd41      	ble.n	800ec7c <_printf_float+0x1ac>
 800ebf8:	f1aa 0a02 	sub.w	sl, sl, #2
 800ebfc:	fa5f fa8a 	uxtb.w	sl, sl
 800ec00:	3901      	subs	r1, #1
 800ec02:	4652      	mov	r2, sl
 800ec04:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800ec08:	9109      	str	r1, [sp, #36]	@ 0x24
 800ec0a:	f7ff ff26 	bl	800ea5a <__exponent>
 800ec0e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ec10:	1813      	adds	r3, r2, r0
 800ec12:	2a01      	cmp	r2, #1
 800ec14:	4681      	mov	r9, r0
 800ec16:	6123      	str	r3, [r4, #16]
 800ec18:	dc02      	bgt.n	800ec20 <_printf_float+0x150>
 800ec1a:	6822      	ldr	r2, [r4, #0]
 800ec1c:	07d2      	lsls	r2, r2, #31
 800ec1e:	d501      	bpl.n	800ec24 <_printf_float+0x154>
 800ec20:	3301      	adds	r3, #1
 800ec22:	6123      	str	r3, [r4, #16]
 800ec24:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800ec28:	2b00      	cmp	r3, #0
 800ec2a:	d0a2      	beq.n	800eb72 <_printf_float+0xa2>
 800ec2c:	232d      	movs	r3, #45	@ 0x2d
 800ec2e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ec32:	e79e      	b.n	800eb72 <_printf_float+0xa2>
 800ec34:	9a06      	ldr	r2, [sp, #24]
 800ec36:	2a47      	cmp	r2, #71	@ 0x47
 800ec38:	d1c2      	bne.n	800ebc0 <_printf_float+0xf0>
 800ec3a:	2b00      	cmp	r3, #0
 800ec3c:	d1c0      	bne.n	800ebc0 <_printf_float+0xf0>
 800ec3e:	2301      	movs	r3, #1
 800ec40:	e7bd      	b.n	800ebbe <_printf_float+0xee>
 800ec42:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800ec46:	d9db      	bls.n	800ec00 <_printf_float+0x130>
 800ec48:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800ec4c:	d118      	bne.n	800ec80 <_printf_float+0x1b0>
 800ec4e:	2900      	cmp	r1, #0
 800ec50:	6863      	ldr	r3, [r4, #4]
 800ec52:	dd0b      	ble.n	800ec6c <_printf_float+0x19c>
 800ec54:	6121      	str	r1, [r4, #16]
 800ec56:	b913      	cbnz	r3, 800ec5e <_printf_float+0x18e>
 800ec58:	6822      	ldr	r2, [r4, #0]
 800ec5a:	07d0      	lsls	r0, r2, #31
 800ec5c:	d502      	bpl.n	800ec64 <_printf_float+0x194>
 800ec5e:	3301      	adds	r3, #1
 800ec60:	440b      	add	r3, r1
 800ec62:	6123      	str	r3, [r4, #16]
 800ec64:	65a1      	str	r1, [r4, #88]	@ 0x58
 800ec66:	f04f 0900 	mov.w	r9, #0
 800ec6a:	e7db      	b.n	800ec24 <_printf_float+0x154>
 800ec6c:	b913      	cbnz	r3, 800ec74 <_printf_float+0x1a4>
 800ec6e:	6822      	ldr	r2, [r4, #0]
 800ec70:	07d2      	lsls	r2, r2, #31
 800ec72:	d501      	bpl.n	800ec78 <_printf_float+0x1a8>
 800ec74:	3302      	adds	r3, #2
 800ec76:	e7f4      	b.n	800ec62 <_printf_float+0x192>
 800ec78:	2301      	movs	r3, #1
 800ec7a:	e7f2      	b.n	800ec62 <_printf_float+0x192>
 800ec7c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800ec80:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ec82:	4299      	cmp	r1, r3
 800ec84:	db05      	blt.n	800ec92 <_printf_float+0x1c2>
 800ec86:	6823      	ldr	r3, [r4, #0]
 800ec88:	6121      	str	r1, [r4, #16]
 800ec8a:	07d8      	lsls	r0, r3, #31
 800ec8c:	d5ea      	bpl.n	800ec64 <_printf_float+0x194>
 800ec8e:	1c4b      	adds	r3, r1, #1
 800ec90:	e7e7      	b.n	800ec62 <_printf_float+0x192>
 800ec92:	2900      	cmp	r1, #0
 800ec94:	bfd4      	ite	le
 800ec96:	f1c1 0202 	rsble	r2, r1, #2
 800ec9a:	2201      	movgt	r2, #1
 800ec9c:	4413      	add	r3, r2
 800ec9e:	e7e0      	b.n	800ec62 <_printf_float+0x192>
 800eca0:	6823      	ldr	r3, [r4, #0]
 800eca2:	055a      	lsls	r2, r3, #21
 800eca4:	d407      	bmi.n	800ecb6 <_printf_float+0x1e6>
 800eca6:	6923      	ldr	r3, [r4, #16]
 800eca8:	4642      	mov	r2, r8
 800ecaa:	4631      	mov	r1, r6
 800ecac:	4628      	mov	r0, r5
 800ecae:	47b8      	blx	r7
 800ecb0:	3001      	adds	r0, #1
 800ecb2:	d12b      	bne.n	800ed0c <_printf_float+0x23c>
 800ecb4:	e767      	b.n	800eb86 <_printf_float+0xb6>
 800ecb6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800ecba:	f240 80dd 	bls.w	800ee78 <_printf_float+0x3a8>
 800ecbe:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800ecc2:	2200      	movs	r2, #0
 800ecc4:	2300      	movs	r3, #0
 800ecc6:	f7f1 ff0f 	bl	8000ae8 <__aeabi_dcmpeq>
 800ecca:	2800      	cmp	r0, #0
 800eccc:	d033      	beq.n	800ed36 <_printf_float+0x266>
 800ecce:	4a37      	ldr	r2, [pc, #220]	@ (800edac <_printf_float+0x2dc>)
 800ecd0:	2301      	movs	r3, #1
 800ecd2:	4631      	mov	r1, r6
 800ecd4:	4628      	mov	r0, r5
 800ecd6:	47b8      	blx	r7
 800ecd8:	3001      	adds	r0, #1
 800ecda:	f43f af54 	beq.w	800eb86 <_printf_float+0xb6>
 800ecde:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800ece2:	4543      	cmp	r3, r8
 800ece4:	db02      	blt.n	800ecec <_printf_float+0x21c>
 800ece6:	6823      	ldr	r3, [r4, #0]
 800ece8:	07d8      	lsls	r0, r3, #31
 800ecea:	d50f      	bpl.n	800ed0c <_printf_float+0x23c>
 800ecec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ecf0:	4631      	mov	r1, r6
 800ecf2:	4628      	mov	r0, r5
 800ecf4:	47b8      	blx	r7
 800ecf6:	3001      	adds	r0, #1
 800ecf8:	f43f af45 	beq.w	800eb86 <_printf_float+0xb6>
 800ecfc:	f04f 0900 	mov.w	r9, #0
 800ed00:	f108 38ff 	add.w	r8, r8, #4294967295
 800ed04:	f104 0a1a 	add.w	sl, r4, #26
 800ed08:	45c8      	cmp	r8, r9
 800ed0a:	dc09      	bgt.n	800ed20 <_printf_float+0x250>
 800ed0c:	6823      	ldr	r3, [r4, #0]
 800ed0e:	079b      	lsls	r3, r3, #30
 800ed10:	f100 8103 	bmi.w	800ef1a <_printf_float+0x44a>
 800ed14:	68e0      	ldr	r0, [r4, #12]
 800ed16:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ed18:	4298      	cmp	r0, r3
 800ed1a:	bfb8      	it	lt
 800ed1c:	4618      	movlt	r0, r3
 800ed1e:	e734      	b.n	800eb8a <_printf_float+0xba>
 800ed20:	2301      	movs	r3, #1
 800ed22:	4652      	mov	r2, sl
 800ed24:	4631      	mov	r1, r6
 800ed26:	4628      	mov	r0, r5
 800ed28:	47b8      	blx	r7
 800ed2a:	3001      	adds	r0, #1
 800ed2c:	f43f af2b 	beq.w	800eb86 <_printf_float+0xb6>
 800ed30:	f109 0901 	add.w	r9, r9, #1
 800ed34:	e7e8      	b.n	800ed08 <_printf_float+0x238>
 800ed36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ed38:	2b00      	cmp	r3, #0
 800ed3a:	dc39      	bgt.n	800edb0 <_printf_float+0x2e0>
 800ed3c:	4a1b      	ldr	r2, [pc, #108]	@ (800edac <_printf_float+0x2dc>)
 800ed3e:	2301      	movs	r3, #1
 800ed40:	4631      	mov	r1, r6
 800ed42:	4628      	mov	r0, r5
 800ed44:	47b8      	blx	r7
 800ed46:	3001      	adds	r0, #1
 800ed48:	f43f af1d 	beq.w	800eb86 <_printf_float+0xb6>
 800ed4c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800ed50:	ea59 0303 	orrs.w	r3, r9, r3
 800ed54:	d102      	bne.n	800ed5c <_printf_float+0x28c>
 800ed56:	6823      	ldr	r3, [r4, #0]
 800ed58:	07d9      	lsls	r1, r3, #31
 800ed5a:	d5d7      	bpl.n	800ed0c <_printf_float+0x23c>
 800ed5c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ed60:	4631      	mov	r1, r6
 800ed62:	4628      	mov	r0, r5
 800ed64:	47b8      	blx	r7
 800ed66:	3001      	adds	r0, #1
 800ed68:	f43f af0d 	beq.w	800eb86 <_printf_float+0xb6>
 800ed6c:	f04f 0a00 	mov.w	sl, #0
 800ed70:	f104 0b1a 	add.w	fp, r4, #26
 800ed74:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ed76:	425b      	negs	r3, r3
 800ed78:	4553      	cmp	r3, sl
 800ed7a:	dc01      	bgt.n	800ed80 <_printf_float+0x2b0>
 800ed7c:	464b      	mov	r3, r9
 800ed7e:	e793      	b.n	800eca8 <_printf_float+0x1d8>
 800ed80:	2301      	movs	r3, #1
 800ed82:	465a      	mov	r2, fp
 800ed84:	4631      	mov	r1, r6
 800ed86:	4628      	mov	r0, r5
 800ed88:	47b8      	blx	r7
 800ed8a:	3001      	adds	r0, #1
 800ed8c:	f43f aefb 	beq.w	800eb86 <_printf_float+0xb6>
 800ed90:	f10a 0a01 	add.w	sl, sl, #1
 800ed94:	e7ee      	b.n	800ed74 <_printf_float+0x2a4>
 800ed96:	bf00      	nop
 800ed98:	7fefffff 	.word	0x7fefffff
 800ed9c:	0803f139 	.word	0x0803f139
 800eda0:	0803f135 	.word	0x0803f135
 800eda4:	0803f141 	.word	0x0803f141
 800eda8:	0803f13d 	.word	0x0803f13d
 800edac:	0803f36d 	.word	0x0803f36d
 800edb0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800edb2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800edb6:	4553      	cmp	r3, sl
 800edb8:	bfa8      	it	ge
 800edba:	4653      	movge	r3, sl
 800edbc:	2b00      	cmp	r3, #0
 800edbe:	4699      	mov	r9, r3
 800edc0:	dc36      	bgt.n	800ee30 <_printf_float+0x360>
 800edc2:	f04f 0b00 	mov.w	fp, #0
 800edc6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800edca:	f104 021a 	add.w	r2, r4, #26
 800edce:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800edd0:	9306      	str	r3, [sp, #24]
 800edd2:	eba3 0309 	sub.w	r3, r3, r9
 800edd6:	455b      	cmp	r3, fp
 800edd8:	dc31      	bgt.n	800ee3e <_printf_float+0x36e>
 800edda:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eddc:	459a      	cmp	sl, r3
 800edde:	dc3a      	bgt.n	800ee56 <_printf_float+0x386>
 800ede0:	6823      	ldr	r3, [r4, #0]
 800ede2:	07da      	lsls	r2, r3, #31
 800ede4:	d437      	bmi.n	800ee56 <_printf_float+0x386>
 800ede6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ede8:	ebaa 0903 	sub.w	r9, sl, r3
 800edec:	9b06      	ldr	r3, [sp, #24]
 800edee:	ebaa 0303 	sub.w	r3, sl, r3
 800edf2:	4599      	cmp	r9, r3
 800edf4:	bfa8      	it	ge
 800edf6:	4699      	movge	r9, r3
 800edf8:	f1b9 0f00 	cmp.w	r9, #0
 800edfc:	dc33      	bgt.n	800ee66 <_printf_float+0x396>
 800edfe:	f04f 0800 	mov.w	r8, #0
 800ee02:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ee06:	f104 0b1a 	add.w	fp, r4, #26
 800ee0a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ee0c:	ebaa 0303 	sub.w	r3, sl, r3
 800ee10:	eba3 0309 	sub.w	r3, r3, r9
 800ee14:	4543      	cmp	r3, r8
 800ee16:	f77f af79 	ble.w	800ed0c <_printf_float+0x23c>
 800ee1a:	2301      	movs	r3, #1
 800ee1c:	465a      	mov	r2, fp
 800ee1e:	4631      	mov	r1, r6
 800ee20:	4628      	mov	r0, r5
 800ee22:	47b8      	blx	r7
 800ee24:	3001      	adds	r0, #1
 800ee26:	f43f aeae 	beq.w	800eb86 <_printf_float+0xb6>
 800ee2a:	f108 0801 	add.w	r8, r8, #1
 800ee2e:	e7ec      	b.n	800ee0a <_printf_float+0x33a>
 800ee30:	4642      	mov	r2, r8
 800ee32:	4631      	mov	r1, r6
 800ee34:	4628      	mov	r0, r5
 800ee36:	47b8      	blx	r7
 800ee38:	3001      	adds	r0, #1
 800ee3a:	d1c2      	bne.n	800edc2 <_printf_float+0x2f2>
 800ee3c:	e6a3      	b.n	800eb86 <_printf_float+0xb6>
 800ee3e:	2301      	movs	r3, #1
 800ee40:	4631      	mov	r1, r6
 800ee42:	4628      	mov	r0, r5
 800ee44:	9206      	str	r2, [sp, #24]
 800ee46:	47b8      	blx	r7
 800ee48:	3001      	adds	r0, #1
 800ee4a:	f43f ae9c 	beq.w	800eb86 <_printf_float+0xb6>
 800ee4e:	9a06      	ldr	r2, [sp, #24]
 800ee50:	f10b 0b01 	add.w	fp, fp, #1
 800ee54:	e7bb      	b.n	800edce <_printf_float+0x2fe>
 800ee56:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ee5a:	4631      	mov	r1, r6
 800ee5c:	4628      	mov	r0, r5
 800ee5e:	47b8      	blx	r7
 800ee60:	3001      	adds	r0, #1
 800ee62:	d1c0      	bne.n	800ede6 <_printf_float+0x316>
 800ee64:	e68f      	b.n	800eb86 <_printf_float+0xb6>
 800ee66:	9a06      	ldr	r2, [sp, #24]
 800ee68:	464b      	mov	r3, r9
 800ee6a:	4442      	add	r2, r8
 800ee6c:	4631      	mov	r1, r6
 800ee6e:	4628      	mov	r0, r5
 800ee70:	47b8      	blx	r7
 800ee72:	3001      	adds	r0, #1
 800ee74:	d1c3      	bne.n	800edfe <_printf_float+0x32e>
 800ee76:	e686      	b.n	800eb86 <_printf_float+0xb6>
 800ee78:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ee7c:	f1ba 0f01 	cmp.w	sl, #1
 800ee80:	dc01      	bgt.n	800ee86 <_printf_float+0x3b6>
 800ee82:	07db      	lsls	r3, r3, #31
 800ee84:	d536      	bpl.n	800eef4 <_printf_float+0x424>
 800ee86:	2301      	movs	r3, #1
 800ee88:	4642      	mov	r2, r8
 800ee8a:	4631      	mov	r1, r6
 800ee8c:	4628      	mov	r0, r5
 800ee8e:	47b8      	blx	r7
 800ee90:	3001      	adds	r0, #1
 800ee92:	f43f ae78 	beq.w	800eb86 <_printf_float+0xb6>
 800ee96:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ee9a:	4631      	mov	r1, r6
 800ee9c:	4628      	mov	r0, r5
 800ee9e:	47b8      	blx	r7
 800eea0:	3001      	adds	r0, #1
 800eea2:	f43f ae70 	beq.w	800eb86 <_printf_float+0xb6>
 800eea6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800eeaa:	2200      	movs	r2, #0
 800eeac:	2300      	movs	r3, #0
 800eeae:	f10a 3aff 	add.w	sl, sl, #4294967295
 800eeb2:	f7f1 fe19 	bl	8000ae8 <__aeabi_dcmpeq>
 800eeb6:	b9c0      	cbnz	r0, 800eeea <_printf_float+0x41a>
 800eeb8:	4653      	mov	r3, sl
 800eeba:	f108 0201 	add.w	r2, r8, #1
 800eebe:	4631      	mov	r1, r6
 800eec0:	4628      	mov	r0, r5
 800eec2:	47b8      	blx	r7
 800eec4:	3001      	adds	r0, #1
 800eec6:	d10c      	bne.n	800eee2 <_printf_float+0x412>
 800eec8:	e65d      	b.n	800eb86 <_printf_float+0xb6>
 800eeca:	2301      	movs	r3, #1
 800eecc:	465a      	mov	r2, fp
 800eece:	4631      	mov	r1, r6
 800eed0:	4628      	mov	r0, r5
 800eed2:	47b8      	blx	r7
 800eed4:	3001      	adds	r0, #1
 800eed6:	f43f ae56 	beq.w	800eb86 <_printf_float+0xb6>
 800eeda:	f108 0801 	add.w	r8, r8, #1
 800eede:	45d0      	cmp	r8, sl
 800eee0:	dbf3      	blt.n	800eeca <_printf_float+0x3fa>
 800eee2:	464b      	mov	r3, r9
 800eee4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800eee8:	e6df      	b.n	800ecaa <_printf_float+0x1da>
 800eeea:	f04f 0800 	mov.w	r8, #0
 800eeee:	f104 0b1a 	add.w	fp, r4, #26
 800eef2:	e7f4      	b.n	800eede <_printf_float+0x40e>
 800eef4:	2301      	movs	r3, #1
 800eef6:	4642      	mov	r2, r8
 800eef8:	e7e1      	b.n	800eebe <_printf_float+0x3ee>
 800eefa:	2301      	movs	r3, #1
 800eefc:	464a      	mov	r2, r9
 800eefe:	4631      	mov	r1, r6
 800ef00:	4628      	mov	r0, r5
 800ef02:	47b8      	blx	r7
 800ef04:	3001      	adds	r0, #1
 800ef06:	f43f ae3e 	beq.w	800eb86 <_printf_float+0xb6>
 800ef0a:	f108 0801 	add.w	r8, r8, #1
 800ef0e:	68e3      	ldr	r3, [r4, #12]
 800ef10:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ef12:	1a5b      	subs	r3, r3, r1
 800ef14:	4543      	cmp	r3, r8
 800ef16:	dcf0      	bgt.n	800eefa <_printf_float+0x42a>
 800ef18:	e6fc      	b.n	800ed14 <_printf_float+0x244>
 800ef1a:	f04f 0800 	mov.w	r8, #0
 800ef1e:	f104 0919 	add.w	r9, r4, #25
 800ef22:	e7f4      	b.n	800ef0e <_printf_float+0x43e>

0800ef24 <_printf_common>:
 800ef24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ef28:	4616      	mov	r6, r2
 800ef2a:	4698      	mov	r8, r3
 800ef2c:	688a      	ldr	r2, [r1, #8]
 800ef2e:	690b      	ldr	r3, [r1, #16]
 800ef30:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ef34:	4293      	cmp	r3, r2
 800ef36:	bfb8      	it	lt
 800ef38:	4613      	movlt	r3, r2
 800ef3a:	6033      	str	r3, [r6, #0]
 800ef3c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800ef40:	4607      	mov	r7, r0
 800ef42:	460c      	mov	r4, r1
 800ef44:	b10a      	cbz	r2, 800ef4a <_printf_common+0x26>
 800ef46:	3301      	adds	r3, #1
 800ef48:	6033      	str	r3, [r6, #0]
 800ef4a:	6823      	ldr	r3, [r4, #0]
 800ef4c:	0699      	lsls	r1, r3, #26
 800ef4e:	bf42      	ittt	mi
 800ef50:	6833      	ldrmi	r3, [r6, #0]
 800ef52:	3302      	addmi	r3, #2
 800ef54:	6033      	strmi	r3, [r6, #0]
 800ef56:	6825      	ldr	r5, [r4, #0]
 800ef58:	f015 0506 	ands.w	r5, r5, #6
 800ef5c:	d106      	bne.n	800ef6c <_printf_common+0x48>
 800ef5e:	f104 0a19 	add.w	sl, r4, #25
 800ef62:	68e3      	ldr	r3, [r4, #12]
 800ef64:	6832      	ldr	r2, [r6, #0]
 800ef66:	1a9b      	subs	r3, r3, r2
 800ef68:	42ab      	cmp	r3, r5
 800ef6a:	dc26      	bgt.n	800efba <_printf_common+0x96>
 800ef6c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800ef70:	6822      	ldr	r2, [r4, #0]
 800ef72:	3b00      	subs	r3, #0
 800ef74:	bf18      	it	ne
 800ef76:	2301      	movne	r3, #1
 800ef78:	0692      	lsls	r2, r2, #26
 800ef7a:	d42b      	bmi.n	800efd4 <_printf_common+0xb0>
 800ef7c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800ef80:	4641      	mov	r1, r8
 800ef82:	4638      	mov	r0, r7
 800ef84:	47c8      	blx	r9
 800ef86:	3001      	adds	r0, #1
 800ef88:	d01e      	beq.n	800efc8 <_printf_common+0xa4>
 800ef8a:	6823      	ldr	r3, [r4, #0]
 800ef8c:	6922      	ldr	r2, [r4, #16]
 800ef8e:	f003 0306 	and.w	r3, r3, #6
 800ef92:	2b04      	cmp	r3, #4
 800ef94:	bf02      	ittt	eq
 800ef96:	68e5      	ldreq	r5, [r4, #12]
 800ef98:	6833      	ldreq	r3, [r6, #0]
 800ef9a:	1aed      	subeq	r5, r5, r3
 800ef9c:	68a3      	ldr	r3, [r4, #8]
 800ef9e:	bf0c      	ite	eq
 800efa0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800efa4:	2500      	movne	r5, #0
 800efa6:	4293      	cmp	r3, r2
 800efa8:	bfc4      	itt	gt
 800efaa:	1a9b      	subgt	r3, r3, r2
 800efac:	18ed      	addgt	r5, r5, r3
 800efae:	2600      	movs	r6, #0
 800efb0:	341a      	adds	r4, #26
 800efb2:	42b5      	cmp	r5, r6
 800efb4:	d11a      	bne.n	800efec <_printf_common+0xc8>
 800efb6:	2000      	movs	r0, #0
 800efb8:	e008      	b.n	800efcc <_printf_common+0xa8>
 800efba:	2301      	movs	r3, #1
 800efbc:	4652      	mov	r2, sl
 800efbe:	4641      	mov	r1, r8
 800efc0:	4638      	mov	r0, r7
 800efc2:	47c8      	blx	r9
 800efc4:	3001      	adds	r0, #1
 800efc6:	d103      	bne.n	800efd0 <_printf_common+0xac>
 800efc8:	f04f 30ff 	mov.w	r0, #4294967295
 800efcc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800efd0:	3501      	adds	r5, #1
 800efd2:	e7c6      	b.n	800ef62 <_printf_common+0x3e>
 800efd4:	18e1      	adds	r1, r4, r3
 800efd6:	1c5a      	adds	r2, r3, #1
 800efd8:	2030      	movs	r0, #48	@ 0x30
 800efda:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800efde:	4422      	add	r2, r4
 800efe0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800efe4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800efe8:	3302      	adds	r3, #2
 800efea:	e7c7      	b.n	800ef7c <_printf_common+0x58>
 800efec:	2301      	movs	r3, #1
 800efee:	4622      	mov	r2, r4
 800eff0:	4641      	mov	r1, r8
 800eff2:	4638      	mov	r0, r7
 800eff4:	47c8      	blx	r9
 800eff6:	3001      	adds	r0, #1
 800eff8:	d0e6      	beq.n	800efc8 <_printf_common+0xa4>
 800effa:	3601      	adds	r6, #1
 800effc:	e7d9      	b.n	800efb2 <_printf_common+0x8e>
	...

0800f000 <_printf_i>:
 800f000:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f004:	7e0f      	ldrb	r7, [r1, #24]
 800f006:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800f008:	2f78      	cmp	r7, #120	@ 0x78
 800f00a:	4691      	mov	r9, r2
 800f00c:	4680      	mov	r8, r0
 800f00e:	460c      	mov	r4, r1
 800f010:	469a      	mov	sl, r3
 800f012:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800f016:	d807      	bhi.n	800f028 <_printf_i+0x28>
 800f018:	2f62      	cmp	r7, #98	@ 0x62
 800f01a:	d80a      	bhi.n	800f032 <_printf_i+0x32>
 800f01c:	2f00      	cmp	r7, #0
 800f01e:	f000 80d1 	beq.w	800f1c4 <_printf_i+0x1c4>
 800f022:	2f58      	cmp	r7, #88	@ 0x58
 800f024:	f000 80b8 	beq.w	800f198 <_printf_i+0x198>
 800f028:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f02c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800f030:	e03a      	b.n	800f0a8 <_printf_i+0xa8>
 800f032:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800f036:	2b15      	cmp	r3, #21
 800f038:	d8f6      	bhi.n	800f028 <_printf_i+0x28>
 800f03a:	a101      	add	r1, pc, #4	@ (adr r1, 800f040 <_printf_i+0x40>)
 800f03c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f040:	0800f099 	.word	0x0800f099
 800f044:	0800f0ad 	.word	0x0800f0ad
 800f048:	0800f029 	.word	0x0800f029
 800f04c:	0800f029 	.word	0x0800f029
 800f050:	0800f029 	.word	0x0800f029
 800f054:	0800f029 	.word	0x0800f029
 800f058:	0800f0ad 	.word	0x0800f0ad
 800f05c:	0800f029 	.word	0x0800f029
 800f060:	0800f029 	.word	0x0800f029
 800f064:	0800f029 	.word	0x0800f029
 800f068:	0800f029 	.word	0x0800f029
 800f06c:	0800f1ab 	.word	0x0800f1ab
 800f070:	0800f0d7 	.word	0x0800f0d7
 800f074:	0800f165 	.word	0x0800f165
 800f078:	0800f029 	.word	0x0800f029
 800f07c:	0800f029 	.word	0x0800f029
 800f080:	0800f1cd 	.word	0x0800f1cd
 800f084:	0800f029 	.word	0x0800f029
 800f088:	0800f0d7 	.word	0x0800f0d7
 800f08c:	0800f029 	.word	0x0800f029
 800f090:	0800f029 	.word	0x0800f029
 800f094:	0800f16d 	.word	0x0800f16d
 800f098:	6833      	ldr	r3, [r6, #0]
 800f09a:	1d1a      	adds	r2, r3, #4
 800f09c:	681b      	ldr	r3, [r3, #0]
 800f09e:	6032      	str	r2, [r6, #0]
 800f0a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f0a4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800f0a8:	2301      	movs	r3, #1
 800f0aa:	e09c      	b.n	800f1e6 <_printf_i+0x1e6>
 800f0ac:	6833      	ldr	r3, [r6, #0]
 800f0ae:	6820      	ldr	r0, [r4, #0]
 800f0b0:	1d19      	adds	r1, r3, #4
 800f0b2:	6031      	str	r1, [r6, #0]
 800f0b4:	0606      	lsls	r6, r0, #24
 800f0b6:	d501      	bpl.n	800f0bc <_printf_i+0xbc>
 800f0b8:	681d      	ldr	r5, [r3, #0]
 800f0ba:	e003      	b.n	800f0c4 <_printf_i+0xc4>
 800f0bc:	0645      	lsls	r5, r0, #25
 800f0be:	d5fb      	bpl.n	800f0b8 <_printf_i+0xb8>
 800f0c0:	f9b3 5000 	ldrsh.w	r5, [r3]
 800f0c4:	2d00      	cmp	r5, #0
 800f0c6:	da03      	bge.n	800f0d0 <_printf_i+0xd0>
 800f0c8:	232d      	movs	r3, #45	@ 0x2d
 800f0ca:	426d      	negs	r5, r5
 800f0cc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f0d0:	4858      	ldr	r0, [pc, #352]	@ (800f234 <_printf_i+0x234>)
 800f0d2:	230a      	movs	r3, #10
 800f0d4:	e011      	b.n	800f0fa <_printf_i+0xfa>
 800f0d6:	6821      	ldr	r1, [r4, #0]
 800f0d8:	6833      	ldr	r3, [r6, #0]
 800f0da:	0608      	lsls	r0, r1, #24
 800f0dc:	f853 5b04 	ldr.w	r5, [r3], #4
 800f0e0:	d402      	bmi.n	800f0e8 <_printf_i+0xe8>
 800f0e2:	0649      	lsls	r1, r1, #25
 800f0e4:	bf48      	it	mi
 800f0e6:	b2ad      	uxthmi	r5, r5
 800f0e8:	2f6f      	cmp	r7, #111	@ 0x6f
 800f0ea:	4852      	ldr	r0, [pc, #328]	@ (800f234 <_printf_i+0x234>)
 800f0ec:	6033      	str	r3, [r6, #0]
 800f0ee:	bf14      	ite	ne
 800f0f0:	230a      	movne	r3, #10
 800f0f2:	2308      	moveq	r3, #8
 800f0f4:	2100      	movs	r1, #0
 800f0f6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800f0fa:	6866      	ldr	r6, [r4, #4]
 800f0fc:	60a6      	str	r6, [r4, #8]
 800f0fe:	2e00      	cmp	r6, #0
 800f100:	db05      	blt.n	800f10e <_printf_i+0x10e>
 800f102:	6821      	ldr	r1, [r4, #0]
 800f104:	432e      	orrs	r6, r5
 800f106:	f021 0104 	bic.w	r1, r1, #4
 800f10a:	6021      	str	r1, [r4, #0]
 800f10c:	d04b      	beq.n	800f1a6 <_printf_i+0x1a6>
 800f10e:	4616      	mov	r6, r2
 800f110:	fbb5 f1f3 	udiv	r1, r5, r3
 800f114:	fb03 5711 	mls	r7, r3, r1, r5
 800f118:	5dc7      	ldrb	r7, [r0, r7]
 800f11a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800f11e:	462f      	mov	r7, r5
 800f120:	42bb      	cmp	r3, r7
 800f122:	460d      	mov	r5, r1
 800f124:	d9f4      	bls.n	800f110 <_printf_i+0x110>
 800f126:	2b08      	cmp	r3, #8
 800f128:	d10b      	bne.n	800f142 <_printf_i+0x142>
 800f12a:	6823      	ldr	r3, [r4, #0]
 800f12c:	07df      	lsls	r7, r3, #31
 800f12e:	d508      	bpl.n	800f142 <_printf_i+0x142>
 800f130:	6923      	ldr	r3, [r4, #16]
 800f132:	6861      	ldr	r1, [r4, #4]
 800f134:	4299      	cmp	r1, r3
 800f136:	bfde      	ittt	le
 800f138:	2330      	movle	r3, #48	@ 0x30
 800f13a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800f13e:	f106 36ff 	addle.w	r6, r6, #4294967295
 800f142:	1b92      	subs	r2, r2, r6
 800f144:	6122      	str	r2, [r4, #16]
 800f146:	f8cd a000 	str.w	sl, [sp]
 800f14a:	464b      	mov	r3, r9
 800f14c:	aa03      	add	r2, sp, #12
 800f14e:	4621      	mov	r1, r4
 800f150:	4640      	mov	r0, r8
 800f152:	f7ff fee7 	bl	800ef24 <_printf_common>
 800f156:	3001      	adds	r0, #1
 800f158:	d14a      	bne.n	800f1f0 <_printf_i+0x1f0>
 800f15a:	f04f 30ff 	mov.w	r0, #4294967295
 800f15e:	b004      	add	sp, #16
 800f160:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f164:	6823      	ldr	r3, [r4, #0]
 800f166:	f043 0320 	orr.w	r3, r3, #32
 800f16a:	6023      	str	r3, [r4, #0]
 800f16c:	4832      	ldr	r0, [pc, #200]	@ (800f238 <_printf_i+0x238>)
 800f16e:	2778      	movs	r7, #120	@ 0x78
 800f170:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800f174:	6823      	ldr	r3, [r4, #0]
 800f176:	6831      	ldr	r1, [r6, #0]
 800f178:	061f      	lsls	r7, r3, #24
 800f17a:	f851 5b04 	ldr.w	r5, [r1], #4
 800f17e:	d402      	bmi.n	800f186 <_printf_i+0x186>
 800f180:	065f      	lsls	r7, r3, #25
 800f182:	bf48      	it	mi
 800f184:	b2ad      	uxthmi	r5, r5
 800f186:	6031      	str	r1, [r6, #0]
 800f188:	07d9      	lsls	r1, r3, #31
 800f18a:	bf44      	itt	mi
 800f18c:	f043 0320 	orrmi.w	r3, r3, #32
 800f190:	6023      	strmi	r3, [r4, #0]
 800f192:	b11d      	cbz	r5, 800f19c <_printf_i+0x19c>
 800f194:	2310      	movs	r3, #16
 800f196:	e7ad      	b.n	800f0f4 <_printf_i+0xf4>
 800f198:	4826      	ldr	r0, [pc, #152]	@ (800f234 <_printf_i+0x234>)
 800f19a:	e7e9      	b.n	800f170 <_printf_i+0x170>
 800f19c:	6823      	ldr	r3, [r4, #0]
 800f19e:	f023 0320 	bic.w	r3, r3, #32
 800f1a2:	6023      	str	r3, [r4, #0]
 800f1a4:	e7f6      	b.n	800f194 <_printf_i+0x194>
 800f1a6:	4616      	mov	r6, r2
 800f1a8:	e7bd      	b.n	800f126 <_printf_i+0x126>
 800f1aa:	6833      	ldr	r3, [r6, #0]
 800f1ac:	6825      	ldr	r5, [r4, #0]
 800f1ae:	6961      	ldr	r1, [r4, #20]
 800f1b0:	1d18      	adds	r0, r3, #4
 800f1b2:	6030      	str	r0, [r6, #0]
 800f1b4:	062e      	lsls	r6, r5, #24
 800f1b6:	681b      	ldr	r3, [r3, #0]
 800f1b8:	d501      	bpl.n	800f1be <_printf_i+0x1be>
 800f1ba:	6019      	str	r1, [r3, #0]
 800f1bc:	e002      	b.n	800f1c4 <_printf_i+0x1c4>
 800f1be:	0668      	lsls	r0, r5, #25
 800f1c0:	d5fb      	bpl.n	800f1ba <_printf_i+0x1ba>
 800f1c2:	8019      	strh	r1, [r3, #0]
 800f1c4:	2300      	movs	r3, #0
 800f1c6:	6123      	str	r3, [r4, #16]
 800f1c8:	4616      	mov	r6, r2
 800f1ca:	e7bc      	b.n	800f146 <_printf_i+0x146>
 800f1cc:	6833      	ldr	r3, [r6, #0]
 800f1ce:	1d1a      	adds	r2, r3, #4
 800f1d0:	6032      	str	r2, [r6, #0]
 800f1d2:	681e      	ldr	r6, [r3, #0]
 800f1d4:	6862      	ldr	r2, [r4, #4]
 800f1d6:	2100      	movs	r1, #0
 800f1d8:	4630      	mov	r0, r6
 800f1da:	f7f1 f809 	bl	80001f0 <memchr>
 800f1de:	b108      	cbz	r0, 800f1e4 <_printf_i+0x1e4>
 800f1e0:	1b80      	subs	r0, r0, r6
 800f1e2:	6060      	str	r0, [r4, #4]
 800f1e4:	6863      	ldr	r3, [r4, #4]
 800f1e6:	6123      	str	r3, [r4, #16]
 800f1e8:	2300      	movs	r3, #0
 800f1ea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f1ee:	e7aa      	b.n	800f146 <_printf_i+0x146>
 800f1f0:	6923      	ldr	r3, [r4, #16]
 800f1f2:	4632      	mov	r2, r6
 800f1f4:	4649      	mov	r1, r9
 800f1f6:	4640      	mov	r0, r8
 800f1f8:	47d0      	blx	sl
 800f1fa:	3001      	adds	r0, #1
 800f1fc:	d0ad      	beq.n	800f15a <_printf_i+0x15a>
 800f1fe:	6823      	ldr	r3, [r4, #0]
 800f200:	079b      	lsls	r3, r3, #30
 800f202:	d413      	bmi.n	800f22c <_printf_i+0x22c>
 800f204:	68e0      	ldr	r0, [r4, #12]
 800f206:	9b03      	ldr	r3, [sp, #12]
 800f208:	4298      	cmp	r0, r3
 800f20a:	bfb8      	it	lt
 800f20c:	4618      	movlt	r0, r3
 800f20e:	e7a6      	b.n	800f15e <_printf_i+0x15e>
 800f210:	2301      	movs	r3, #1
 800f212:	4632      	mov	r2, r6
 800f214:	4649      	mov	r1, r9
 800f216:	4640      	mov	r0, r8
 800f218:	47d0      	blx	sl
 800f21a:	3001      	adds	r0, #1
 800f21c:	d09d      	beq.n	800f15a <_printf_i+0x15a>
 800f21e:	3501      	adds	r5, #1
 800f220:	68e3      	ldr	r3, [r4, #12]
 800f222:	9903      	ldr	r1, [sp, #12]
 800f224:	1a5b      	subs	r3, r3, r1
 800f226:	42ab      	cmp	r3, r5
 800f228:	dcf2      	bgt.n	800f210 <_printf_i+0x210>
 800f22a:	e7eb      	b.n	800f204 <_printf_i+0x204>
 800f22c:	2500      	movs	r5, #0
 800f22e:	f104 0619 	add.w	r6, r4, #25
 800f232:	e7f5      	b.n	800f220 <_printf_i+0x220>
 800f234:	0803f145 	.word	0x0803f145
 800f238:	0803f156 	.word	0x0803f156

0800f23c <_scanf_float>:
 800f23c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f240:	b087      	sub	sp, #28
 800f242:	4691      	mov	r9, r2
 800f244:	9303      	str	r3, [sp, #12]
 800f246:	688b      	ldr	r3, [r1, #8]
 800f248:	1e5a      	subs	r2, r3, #1
 800f24a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800f24e:	bf81      	itttt	hi
 800f250:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800f254:	eb03 0b05 	addhi.w	fp, r3, r5
 800f258:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800f25c:	608b      	strhi	r3, [r1, #8]
 800f25e:	680b      	ldr	r3, [r1, #0]
 800f260:	460a      	mov	r2, r1
 800f262:	f04f 0500 	mov.w	r5, #0
 800f266:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800f26a:	f842 3b1c 	str.w	r3, [r2], #28
 800f26e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800f272:	4680      	mov	r8, r0
 800f274:	460c      	mov	r4, r1
 800f276:	bf98      	it	ls
 800f278:	f04f 0b00 	movls.w	fp, #0
 800f27c:	9201      	str	r2, [sp, #4]
 800f27e:	4616      	mov	r6, r2
 800f280:	46aa      	mov	sl, r5
 800f282:	462f      	mov	r7, r5
 800f284:	9502      	str	r5, [sp, #8]
 800f286:	68a2      	ldr	r2, [r4, #8]
 800f288:	b15a      	cbz	r2, 800f2a2 <_scanf_float+0x66>
 800f28a:	f8d9 3000 	ldr.w	r3, [r9]
 800f28e:	781b      	ldrb	r3, [r3, #0]
 800f290:	2b4e      	cmp	r3, #78	@ 0x4e
 800f292:	d863      	bhi.n	800f35c <_scanf_float+0x120>
 800f294:	2b40      	cmp	r3, #64	@ 0x40
 800f296:	d83b      	bhi.n	800f310 <_scanf_float+0xd4>
 800f298:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800f29c:	b2c8      	uxtb	r0, r1
 800f29e:	280e      	cmp	r0, #14
 800f2a0:	d939      	bls.n	800f316 <_scanf_float+0xda>
 800f2a2:	b11f      	cbz	r7, 800f2ac <_scanf_float+0x70>
 800f2a4:	6823      	ldr	r3, [r4, #0]
 800f2a6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f2aa:	6023      	str	r3, [r4, #0]
 800f2ac:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f2b0:	f1ba 0f01 	cmp.w	sl, #1
 800f2b4:	f200 8114 	bhi.w	800f4e0 <_scanf_float+0x2a4>
 800f2b8:	9b01      	ldr	r3, [sp, #4]
 800f2ba:	429e      	cmp	r6, r3
 800f2bc:	f200 8105 	bhi.w	800f4ca <_scanf_float+0x28e>
 800f2c0:	2001      	movs	r0, #1
 800f2c2:	b007      	add	sp, #28
 800f2c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f2c8:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800f2cc:	2a0d      	cmp	r2, #13
 800f2ce:	d8e8      	bhi.n	800f2a2 <_scanf_float+0x66>
 800f2d0:	a101      	add	r1, pc, #4	@ (adr r1, 800f2d8 <_scanf_float+0x9c>)
 800f2d2:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800f2d6:	bf00      	nop
 800f2d8:	0800f421 	.word	0x0800f421
 800f2dc:	0800f2a3 	.word	0x0800f2a3
 800f2e0:	0800f2a3 	.word	0x0800f2a3
 800f2e4:	0800f2a3 	.word	0x0800f2a3
 800f2e8:	0800f47d 	.word	0x0800f47d
 800f2ec:	0800f457 	.word	0x0800f457
 800f2f0:	0800f2a3 	.word	0x0800f2a3
 800f2f4:	0800f2a3 	.word	0x0800f2a3
 800f2f8:	0800f42f 	.word	0x0800f42f
 800f2fc:	0800f2a3 	.word	0x0800f2a3
 800f300:	0800f2a3 	.word	0x0800f2a3
 800f304:	0800f2a3 	.word	0x0800f2a3
 800f308:	0800f2a3 	.word	0x0800f2a3
 800f30c:	0800f3eb 	.word	0x0800f3eb
 800f310:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800f314:	e7da      	b.n	800f2cc <_scanf_float+0x90>
 800f316:	290e      	cmp	r1, #14
 800f318:	d8c3      	bhi.n	800f2a2 <_scanf_float+0x66>
 800f31a:	a001      	add	r0, pc, #4	@ (adr r0, 800f320 <_scanf_float+0xe4>)
 800f31c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800f320:	0800f3db 	.word	0x0800f3db
 800f324:	0800f2a3 	.word	0x0800f2a3
 800f328:	0800f3db 	.word	0x0800f3db
 800f32c:	0800f46b 	.word	0x0800f46b
 800f330:	0800f2a3 	.word	0x0800f2a3
 800f334:	0800f37d 	.word	0x0800f37d
 800f338:	0800f3c1 	.word	0x0800f3c1
 800f33c:	0800f3c1 	.word	0x0800f3c1
 800f340:	0800f3c1 	.word	0x0800f3c1
 800f344:	0800f3c1 	.word	0x0800f3c1
 800f348:	0800f3c1 	.word	0x0800f3c1
 800f34c:	0800f3c1 	.word	0x0800f3c1
 800f350:	0800f3c1 	.word	0x0800f3c1
 800f354:	0800f3c1 	.word	0x0800f3c1
 800f358:	0800f3c1 	.word	0x0800f3c1
 800f35c:	2b6e      	cmp	r3, #110	@ 0x6e
 800f35e:	d809      	bhi.n	800f374 <_scanf_float+0x138>
 800f360:	2b60      	cmp	r3, #96	@ 0x60
 800f362:	d8b1      	bhi.n	800f2c8 <_scanf_float+0x8c>
 800f364:	2b54      	cmp	r3, #84	@ 0x54
 800f366:	d07b      	beq.n	800f460 <_scanf_float+0x224>
 800f368:	2b59      	cmp	r3, #89	@ 0x59
 800f36a:	d19a      	bne.n	800f2a2 <_scanf_float+0x66>
 800f36c:	2d07      	cmp	r5, #7
 800f36e:	d198      	bne.n	800f2a2 <_scanf_float+0x66>
 800f370:	2508      	movs	r5, #8
 800f372:	e02f      	b.n	800f3d4 <_scanf_float+0x198>
 800f374:	2b74      	cmp	r3, #116	@ 0x74
 800f376:	d073      	beq.n	800f460 <_scanf_float+0x224>
 800f378:	2b79      	cmp	r3, #121	@ 0x79
 800f37a:	e7f6      	b.n	800f36a <_scanf_float+0x12e>
 800f37c:	6821      	ldr	r1, [r4, #0]
 800f37e:	05c8      	lsls	r0, r1, #23
 800f380:	d51e      	bpl.n	800f3c0 <_scanf_float+0x184>
 800f382:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800f386:	6021      	str	r1, [r4, #0]
 800f388:	3701      	adds	r7, #1
 800f38a:	f1bb 0f00 	cmp.w	fp, #0
 800f38e:	d003      	beq.n	800f398 <_scanf_float+0x15c>
 800f390:	3201      	adds	r2, #1
 800f392:	f10b 3bff 	add.w	fp, fp, #4294967295
 800f396:	60a2      	str	r2, [r4, #8]
 800f398:	68a3      	ldr	r3, [r4, #8]
 800f39a:	3b01      	subs	r3, #1
 800f39c:	60a3      	str	r3, [r4, #8]
 800f39e:	6923      	ldr	r3, [r4, #16]
 800f3a0:	3301      	adds	r3, #1
 800f3a2:	6123      	str	r3, [r4, #16]
 800f3a4:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800f3a8:	3b01      	subs	r3, #1
 800f3aa:	2b00      	cmp	r3, #0
 800f3ac:	f8c9 3004 	str.w	r3, [r9, #4]
 800f3b0:	f340 8082 	ble.w	800f4b8 <_scanf_float+0x27c>
 800f3b4:	f8d9 3000 	ldr.w	r3, [r9]
 800f3b8:	3301      	adds	r3, #1
 800f3ba:	f8c9 3000 	str.w	r3, [r9]
 800f3be:	e762      	b.n	800f286 <_scanf_float+0x4a>
 800f3c0:	eb1a 0105 	adds.w	r1, sl, r5
 800f3c4:	f47f af6d 	bne.w	800f2a2 <_scanf_float+0x66>
 800f3c8:	6822      	ldr	r2, [r4, #0]
 800f3ca:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800f3ce:	6022      	str	r2, [r4, #0]
 800f3d0:	460d      	mov	r5, r1
 800f3d2:	468a      	mov	sl, r1
 800f3d4:	f806 3b01 	strb.w	r3, [r6], #1
 800f3d8:	e7de      	b.n	800f398 <_scanf_float+0x15c>
 800f3da:	6822      	ldr	r2, [r4, #0]
 800f3dc:	0610      	lsls	r0, r2, #24
 800f3de:	f57f af60 	bpl.w	800f2a2 <_scanf_float+0x66>
 800f3e2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800f3e6:	6022      	str	r2, [r4, #0]
 800f3e8:	e7f4      	b.n	800f3d4 <_scanf_float+0x198>
 800f3ea:	f1ba 0f00 	cmp.w	sl, #0
 800f3ee:	d10c      	bne.n	800f40a <_scanf_float+0x1ce>
 800f3f0:	b977      	cbnz	r7, 800f410 <_scanf_float+0x1d4>
 800f3f2:	6822      	ldr	r2, [r4, #0]
 800f3f4:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800f3f8:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800f3fc:	d108      	bne.n	800f410 <_scanf_float+0x1d4>
 800f3fe:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800f402:	6022      	str	r2, [r4, #0]
 800f404:	f04f 0a01 	mov.w	sl, #1
 800f408:	e7e4      	b.n	800f3d4 <_scanf_float+0x198>
 800f40a:	f1ba 0f02 	cmp.w	sl, #2
 800f40e:	d050      	beq.n	800f4b2 <_scanf_float+0x276>
 800f410:	2d01      	cmp	r5, #1
 800f412:	d002      	beq.n	800f41a <_scanf_float+0x1de>
 800f414:	2d04      	cmp	r5, #4
 800f416:	f47f af44 	bne.w	800f2a2 <_scanf_float+0x66>
 800f41a:	3501      	adds	r5, #1
 800f41c:	b2ed      	uxtb	r5, r5
 800f41e:	e7d9      	b.n	800f3d4 <_scanf_float+0x198>
 800f420:	f1ba 0f01 	cmp.w	sl, #1
 800f424:	f47f af3d 	bne.w	800f2a2 <_scanf_float+0x66>
 800f428:	f04f 0a02 	mov.w	sl, #2
 800f42c:	e7d2      	b.n	800f3d4 <_scanf_float+0x198>
 800f42e:	b975      	cbnz	r5, 800f44e <_scanf_float+0x212>
 800f430:	2f00      	cmp	r7, #0
 800f432:	f47f af37 	bne.w	800f2a4 <_scanf_float+0x68>
 800f436:	6822      	ldr	r2, [r4, #0]
 800f438:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800f43c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800f440:	f040 8103 	bne.w	800f64a <_scanf_float+0x40e>
 800f444:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800f448:	6022      	str	r2, [r4, #0]
 800f44a:	2501      	movs	r5, #1
 800f44c:	e7c2      	b.n	800f3d4 <_scanf_float+0x198>
 800f44e:	2d03      	cmp	r5, #3
 800f450:	d0e3      	beq.n	800f41a <_scanf_float+0x1de>
 800f452:	2d05      	cmp	r5, #5
 800f454:	e7df      	b.n	800f416 <_scanf_float+0x1da>
 800f456:	2d02      	cmp	r5, #2
 800f458:	f47f af23 	bne.w	800f2a2 <_scanf_float+0x66>
 800f45c:	2503      	movs	r5, #3
 800f45e:	e7b9      	b.n	800f3d4 <_scanf_float+0x198>
 800f460:	2d06      	cmp	r5, #6
 800f462:	f47f af1e 	bne.w	800f2a2 <_scanf_float+0x66>
 800f466:	2507      	movs	r5, #7
 800f468:	e7b4      	b.n	800f3d4 <_scanf_float+0x198>
 800f46a:	6822      	ldr	r2, [r4, #0]
 800f46c:	0591      	lsls	r1, r2, #22
 800f46e:	f57f af18 	bpl.w	800f2a2 <_scanf_float+0x66>
 800f472:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800f476:	6022      	str	r2, [r4, #0]
 800f478:	9702      	str	r7, [sp, #8]
 800f47a:	e7ab      	b.n	800f3d4 <_scanf_float+0x198>
 800f47c:	6822      	ldr	r2, [r4, #0]
 800f47e:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800f482:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800f486:	d005      	beq.n	800f494 <_scanf_float+0x258>
 800f488:	0550      	lsls	r0, r2, #21
 800f48a:	f57f af0a 	bpl.w	800f2a2 <_scanf_float+0x66>
 800f48e:	2f00      	cmp	r7, #0
 800f490:	f000 80db 	beq.w	800f64a <_scanf_float+0x40e>
 800f494:	0591      	lsls	r1, r2, #22
 800f496:	bf58      	it	pl
 800f498:	9902      	ldrpl	r1, [sp, #8]
 800f49a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800f49e:	bf58      	it	pl
 800f4a0:	1a79      	subpl	r1, r7, r1
 800f4a2:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800f4a6:	bf58      	it	pl
 800f4a8:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800f4ac:	6022      	str	r2, [r4, #0]
 800f4ae:	2700      	movs	r7, #0
 800f4b0:	e790      	b.n	800f3d4 <_scanf_float+0x198>
 800f4b2:	f04f 0a03 	mov.w	sl, #3
 800f4b6:	e78d      	b.n	800f3d4 <_scanf_float+0x198>
 800f4b8:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800f4bc:	4649      	mov	r1, r9
 800f4be:	4640      	mov	r0, r8
 800f4c0:	4798      	blx	r3
 800f4c2:	2800      	cmp	r0, #0
 800f4c4:	f43f aedf 	beq.w	800f286 <_scanf_float+0x4a>
 800f4c8:	e6eb      	b.n	800f2a2 <_scanf_float+0x66>
 800f4ca:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f4ce:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800f4d2:	464a      	mov	r2, r9
 800f4d4:	4640      	mov	r0, r8
 800f4d6:	4798      	blx	r3
 800f4d8:	6923      	ldr	r3, [r4, #16]
 800f4da:	3b01      	subs	r3, #1
 800f4dc:	6123      	str	r3, [r4, #16]
 800f4de:	e6eb      	b.n	800f2b8 <_scanf_float+0x7c>
 800f4e0:	1e6b      	subs	r3, r5, #1
 800f4e2:	2b06      	cmp	r3, #6
 800f4e4:	d824      	bhi.n	800f530 <_scanf_float+0x2f4>
 800f4e6:	2d02      	cmp	r5, #2
 800f4e8:	d836      	bhi.n	800f558 <_scanf_float+0x31c>
 800f4ea:	9b01      	ldr	r3, [sp, #4]
 800f4ec:	429e      	cmp	r6, r3
 800f4ee:	f67f aee7 	bls.w	800f2c0 <_scanf_float+0x84>
 800f4f2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f4f6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800f4fa:	464a      	mov	r2, r9
 800f4fc:	4640      	mov	r0, r8
 800f4fe:	4798      	blx	r3
 800f500:	6923      	ldr	r3, [r4, #16]
 800f502:	3b01      	subs	r3, #1
 800f504:	6123      	str	r3, [r4, #16]
 800f506:	e7f0      	b.n	800f4ea <_scanf_float+0x2ae>
 800f508:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f50c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800f510:	464a      	mov	r2, r9
 800f512:	4640      	mov	r0, r8
 800f514:	4798      	blx	r3
 800f516:	6923      	ldr	r3, [r4, #16]
 800f518:	3b01      	subs	r3, #1
 800f51a:	6123      	str	r3, [r4, #16]
 800f51c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f520:	fa5f fa8a 	uxtb.w	sl, sl
 800f524:	f1ba 0f02 	cmp.w	sl, #2
 800f528:	d1ee      	bne.n	800f508 <_scanf_float+0x2cc>
 800f52a:	3d03      	subs	r5, #3
 800f52c:	b2ed      	uxtb	r5, r5
 800f52e:	1b76      	subs	r6, r6, r5
 800f530:	6823      	ldr	r3, [r4, #0]
 800f532:	05da      	lsls	r2, r3, #23
 800f534:	d530      	bpl.n	800f598 <_scanf_float+0x35c>
 800f536:	055b      	lsls	r3, r3, #21
 800f538:	d511      	bpl.n	800f55e <_scanf_float+0x322>
 800f53a:	9b01      	ldr	r3, [sp, #4]
 800f53c:	429e      	cmp	r6, r3
 800f53e:	f67f aebf 	bls.w	800f2c0 <_scanf_float+0x84>
 800f542:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f546:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800f54a:	464a      	mov	r2, r9
 800f54c:	4640      	mov	r0, r8
 800f54e:	4798      	blx	r3
 800f550:	6923      	ldr	r3, [r4, #16]
 800f552:	3b01      	subs	r3, #1
 800f554:	6123      	str	r3, [r4, #16]
 800f556:	e7f0      	b.n	800f53a <_scanf_float+0x2fe>
 800f558:	46aa      	mov	sl, r5
 800f55a:	46b3      	mov	fp, r6
 800f55c:	e7de      	b.n	800f51c <_scanf_float+0x2e0>
 800f55e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800f562:	6923      	ldr	r3, [r4, #16]
 800f564:	2965      	cmp	r1, #101	@ 0x65
 800f566:	f103 33ff 	add.w	r3, r3, #4294967295
 800f56a:	f106 35ff 	add.w	r5, r6, #4294967295
 800f56e:	6123      	str	r3, [r4, #16]
 800f570:	d00c      	beq.n	800f58c <_scanf_float+0x350>
 800f572:	2945      	cmp	r1, #69	@ 0x45
 800f574:	d00a      	beq.n	800f58c <_scanf_float+0x350>
 800f576:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f57a:	464a      	mov	r2, r9
 800f57c:	4640      	mov	r0, r8
 800f57e:	4798      	blx	r3
 800f580:	6923      	ldr	r3, [r4, #16]
 800f582:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800f586:	3b01      	subs	r3, #1
 800f588:	1eb5      	subs	r5, r6, #2
 800f58a:	6123      	str	r3, [r4, #16]
 800f58c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f590:	464a      	mov	r2, r9
 800f592:	4640      	mov	r0, r8
 800f594:	4798      	blx	r3
 800f596:	462e      	mov	r6, r5
 800f598:	6822      	ldr	r2, [r4, #0]
 800f59a:	f012 0210 	ands.w	r2, r2, #16
 800f59e:	d001      	beq.n	800f5a4 <_scanf_float+0x368>
 800f5a0:	2000      	movs	r0, #0
 800f5a2:	e68e      	b.n	800f2c2 <_scanf_float+0x86>
 800f5a4:	7032      	strb	r2, [r6, #0]
 800f5a6:	6823      	ldr	r3, [r4, #0]
 800f5a8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800f5ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800f5b0:	d125      	bne.n	800f5fe <_scanf_float+0x3c2>
 800f5b2:	9b02      	ldr	r3, [sp, #8]
 800f5b4:	429f      	cmp	r7, r3
 800f5b6:	d00a      	beq.n	800f5ce <_scanf_float+0x392>
 800f5b8:	1bda      	subs	r2, r3, r7
 800f5ba:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800f5be:	429e      	cmp	r6, r3
 800f5c0:	bf28      	it	cs
 800f5c2:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800f5c6:	4922      	ldr	r1, [pc, #136]	@ (800f650 <_scanf_float+0x414>)
 800f5c8:	4630      	mov	r0, r6
 800f5ca:	f000 f93d 	bl	800f848 <siprintf>
 800f5ce:	9901      	ldr	r1, [sp, #4]
 800f5d0:	2200      	movs	r2, #0
 800f5d2:	4640      	mov	r0, r8
 800f5d4:	f003 f9a0 	bl	8012918 <_strtod_r>
 800f5d8:	9b03      	ldr	r3, [sp, #12]
 800f5da:	6821      	ldr	r1, [r4, #0]
 800f5dc:	681b      	ldr	r3, [r3, #0]
 800f5de:	f011 0f02 	tst.w	r1, #2
 800f5e2:	ec57 6b10 	vmov	r6, r7, d0
 800f5e6:	f103 0204 	add.w	r2, r3, #4
 800f5ea:	d015      	beq.n	800f618 <_scanf_float+0x3dc>
 800f5ec:	9903      	ldr	r1, [sp, #12]
 800f5ee:	600a      	str	r2, [r1, #0]
 800f5f0:	681b      	ldr	r3, [r3, #0]
 800f5f2:	e9c3 6700 	strd	r6, r7, [r3]
 800f5f6:	68e3      	ldr	r3, [r4, #12]
 800f5f8:	3301      	adds	r3, #1
 800f5fa:	60e3      	str	r3, [r4, #12]
 800f5fc:	e7d0      	b.n	800f5a0 <_scanf_float+0x364>
 800f5fe:	9b04      	ldr	r3, [sp, #16]
 800f600:	2b00      	cmp	r3, #0
 800f602:	d0e4      	beq.n	800f5ce <_scanf_float+0x392>
 800f604:	9905      	ldr	r1, [sp, #20]
 800f606:	230a      	movs	r3, #10
 800f608:	3101      	adds	r1, #1
 800f60a:	4640      	mov	r0, r8
 800f60c:	f7ff f9b4 	bl	800e978 <_strtol_r>
 800f610:	9b04      	ldr	r3, [sp, #16]
 800f612:	9e05      	ldr	r6, [sp, #20]
 800f614:	1ac2      	subs	r2, r0, r3
 800f616:	e7d0      	b.n	800f5ba <_scanf_float+0x37e>
 800f618:	f011 0f04 	tst.w	r1, #4
 800f61c:	9903      	ldr	r1, [sp, #12]
 800f61e:	600a      	str	r2, [r1, #0]
 800f620:	d1e6      	bne.n	800f5f0 <_scanf_float+0x3b4>
 800f622:	681d      	ldr	r5, [r3, #0]
 800f624:	4632      	mov	r2, r6
 800f626:	463b      	mov	r3, r7
 800f628:	4630      	mov	r0, r6
 800f62a:	4639      	mov	r1, r7
 800f62c:	f7f1 fa8e 	bl	8000b4c <__aeabi_dcmpun>
 800f630:	b128      	cbz	r0, 800f63e <_scanf_float+0x402>
 800f632:	4808      	ldr	r0, [pc, #32]	@ (800f654 <_scanf_float+0x418>)
 800f634:	f000 ffce 	bl	80105d4 <nanf>
 800f638:	ed85 0a00 	vstr	s0, [r5]
 800f63c:	e7db      	b.n	800f5f6 <_scanf_float+0x3ba>
 800f63e:	4630      	mov	r0, r6
 800f640:	4639      	mov	r1, r7
 800f642:	f7f1 fae1 	bl	8000c08 <__aeabi_d2f>
 800f646:	6028      	str	r0, [r5, #0]
 800f648:	e7d5      	b.n	800f5f6 <_scanf_float+0x3ba>
 800f64a:	2700      	movs	r7, #0
 800f64c:	e62e      	b.n	800f2ac <_scanf_float+0x70>
 800f64e:	bf00      	nop
 800f650:	0803f167 	.word	0x0803f167
 800f654:	0803f2f6 	.word	0x0803f2f6

0800f658 <std>:
 800f658:	2300      	movs	r3, #0
 800f65a:	b510      	push	{r4, lr}
 800f65c:	4604      	mov	r4, r0
 800f65e:	e9c0 3300 	strd	r3, r3, [r0]
 800f662:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800f666:	6083      	str	r3, [r0, #8]
 800f668:	8181      	strh	r1, [r0, #12]
 800f66a:	6643      	str	r3, [r0, #100]	@ 0x64
 800f66c:	81c2      	strh	r2, [r0, #14]
 800f66e:	6183      	str	r3, [r0, #24]
 800f670:	4619      	mov	r1, r3
 800f672:	2208      	movs	r2, #8
 800f674:	305c      	adds	r0, #92	@ 0x5c
 800f676:	f000 f968 	bl	800f94a <memset>
 800f67a:	4b0d      	ldr	r3, [pc, #52]	@ (800f6b0 <std+0x58>)
 800f67c:	6263      	str	r3, [r4, #36]	@ 0x24
 800f67e:	4b0d      	ldr	r3, [pc, #52]	@ (800f6b4 <std+0x5c>)
 800f680:	62a3      	str	r3, [r4, #40]	@ 0x28
 800f682:	4b0d      	ldr	r3, [pc, #52]	@ (800f6b8 <std+0x60>)
 800f684:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800f686:	4b0d      	ldr	r3, [pc, #52]	@ (800f6bc <std+0x64>)
 800f688:	6323      	str	r3, [r4, #48]	@ 0x30
 800f68a:	4b0d      	ldr	r3, [pc, #52]	@ (800f6c0 <std+0x68>)
 800f68c:	6224      	str	r4, [r4, #32]
 800f68e:	429c      	cmp	r4, r3
 800f690:	d006      	beq.n	800f6a0 <std+0x48>
 800f692:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800f696:	4294      	cmp	r4, r2
 800f698:	d002      	beq.n	800f6a0 <std+0x48>
 800f69a:	33d0      	adds	r3, #208	@ 0xd0
 800f69c:	429c      	cmp	r4, r3
 800f69e:	d105      	bne.n	800f6ac <std+0x54>
 800f6a0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800f6a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f6a8:	f000 bf78 	b.w	801059c <__retarget_lock_init_recursive>
 800f6ac:	bd10      	pop	{r4, pc}
 800f6ae:	bf00      	nop
 800f6b0:	0800f88d 	.word	0x0800f88d
 800f6b4:	0800f8b3 	.word	0x0800f8b3
 800f6b8:	0800f8eb 	.word	0x0800f8eb
 800f6bc:	0800f90f 	.word	0x0800f90f
 800f6c0:	20008c50 	.word	0x20008c50

0800f6c4 <stdio_exit_handler>:
 800f6c4:	4a02      	ldr	r2, [pc, #8]	@ (800f6d0 <stdio_exit_handler+0xc>)
 800f6c6:	4903      	ldr	r1, [pc, #12]	@ (800f6d4 <stdio_exit_handler+0x10>)
 800f6c8:	4803      	ldr	r0, [pc, #12]	@ (800f6d8 <stdio_exit_handler+0x14>)
 800f6ca:	f000 b869 	b.w	800f7a0 <_fwalk_sglue>
 800f6ce:	bf00      	nop
 800f6d0:	2000004c 	.word	0x2000004c
 800f6d4:	08012dd1 	.word	0x08012dd1
 800f6d8:	20000064 	.word	0x20000064

0800f6dc <cleanup_stdio>:
 800f6dc:	6841      	ldr	r1, [r0, #4]
 800f6de:	4b0c      	ldr	r3, [pc, #48]	@ (800f710 <cleanup_stdio+0x34>)
 800f6e0:	4299      	cmp	r1, r3
 800f6e2:	b510      	push	{r4, lr}
 800f6e4:	4604      	mov	r4, r0
 800f6e6:	d001      	beq.n	800f6ec <cleanup_stdio+0x10>
 800f6e8:	f003 fb72 	bl	8012dd0 <_fflush_r>
 800f6ec:	68a1      	ldr	r1, [r4, #8]
 800f6ee:	4b09      	ldr	r3, [pc, #36]	@ (800f714 <cleanup_stdio+0x38>)
 800f6f0:	4299      	cmp	r1, r3
 800f6f2:	d002      	beq.n	800f6fa <cleanup_stdio+0x1e>
 800f6f4:	4620      	mov	r0, r4
 800f6f6:	f003 fb6b 	bl	8012dd0 <_fflush_r>
 800f6fa:	68e1      	ldr	r1, [r4, #12]
 800f6fc:	4b06      	ldr	r3, [pc, #24]	@ (800f718 <cleanup_stdio+0x3c>)
 800f6fe:	4299      	cmp	r1, r3
 800f700:	d004      	beq.n	800f70c <cleanup_stdio+0x30>
 800f702:	4620      	mov	r0, r4
 800f704:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f708:	f003 bb62 	b.w	8012dd0 <_fflush_r>
 800f70c:	bd10      	pop	{r4, pc}
 800f70e:	bf00      	nop
 800f710:	20008c50 	.word	0x20008c50
 800f714:	20008cb8 	.word	0x20008cb8
 800f718:	20008d20 	.word	0x20008d20

0800f71c <global_stdio_init.part.0>:
 800f71c:	b510      	push	{r4, lr}
 800f71e:	4b0b      	ldr	r3, [pc, #44]	@ (800f74c <global_stdio_init.part.0+0x30>)
 800f720:	4c0b      	ldr	r4, [pc, #44]	@ (800f750 <global_stdio_init.part.0+0x34>)
 800f722:	4a0c      	ldr	r2, [pc, #48]	@ (800f754 <global_stdio_init.part.0+0x38>)
 800f724:	601a      	str	r2, [r3, #0]
 800f726:	4620      	mov	r0, r4
 800f728:	2200      	movs	r2, #0
 800f72a:	2104      	movs	r1, #4
 800f72c:	f7ff ff94 	bl	800f658 <std>
 800f730:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800f734:	2201      	movs	r2, #1
 800f736:	2109      	movs	r1, #9
 800f738:	f7ff ff8e 	bl	800f658 <std>
 800f73c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800f740:	2202      	movs	r2, #2
 800f742:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f746:	2112      	movs	r1, #18
 800f748:	f7ff bf86 	b.w	800f658 <std>
 800f74c:	20008d88 	.word	0x20008d88
 800f750:	20008c50 	.word	0x20008c50
 800f754:	0800f6c5 	.word	0x0800f6c5

0800f758 <__sfp_lock_acquire>:
 800f758:	4801      	ldr	r0, [pc, #4]	@ (800f760 <__sfp_lock_acquire+0x8>)
 800f75a:	f000 bf21 	b.w	80105a0 <__retarget_lock_acquire_recursive>
 800f75e:	bf00      	nop
 800f760:	20008db7 	.word	0x20008db7

0800f764 <__sfp_lock_release>:
 800f764:	4801      	ldr	r0, [pc, #4]	@ (800f76c <__sfp_lock_release+0x8>)
 800f766:	f000 bf1d 	b.w	80105a4 <__retarget_lock_release_recursive>
 800f76a:	bf00      	nop
 800f76c:	20008db7 	.word	0x20008db7

0800f770 <__sinit>:
 800f770:	b510      	push	{r4, lr}
 800f772:	4604      	mov	r4, r0
 800f774:	f7ff fff0 	bl	800f758 <__sfp_lock_acquire>
 800f778:	6a23      	ldr	r3, [r4, #32]
 800f77a:	b11b      	cbz	r3, 800f784 <__sinit+0x14>
 800f77c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f780:	f7ff bff0 	b.w	800f764 <__sfp_lock_release>
 800f784:	4b04      	ldr	r3, [pc, #16]	@ (800f798 <__sinit+0x28>)
 800f786:	6223      	str	r3, [r4, #32]
 800f788:	4b04      	ldr	r3, [pc, #16]	@ (800f79c <__sinit+0x2c>)
 800f78a:	681b      	ldr	r3, [r3, #0]
 800f78c:	2b00      	cmp	r3, #0
 800f78e:	d1f5      	bne.n	800f77c <__sinit+0xc>
 800f790:	f7ff ffc4 	bl	800f71c <global_stdio_init.part.0>
 800f794:	e7f2      	b.n	800f77c <__sinit+0xc>
 800f796:	bf00      	nop
 800f798:	0800f6dd 	.word	0x0800f6dd
 800f79c:	20008d88 	.word	0x20008d88

0800f7a0 <_fwalk_sglue>:
 800f7a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f7a4:	4607      	mov	r7, r0
 800f7a6:	4688      	mov	r8, r1
 800f7a8:	4614      	mov	r4, r2
 800f7aa:	2600      	movs	r6, #0
 800f7ac:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800f7b0:	f1b9 0901 	subs.w	r9, r9, #1
 800f7b4:	d505      	bpl.n	800f7c2 <_fwalk_sglue+0x22>
 800f7b6:	6824      	ldr	r4, [r4, #0]
 800f7b8:	2c00      	cmp	r4, #0
 800f7ba:	d1f7      	bne.n	800f7ac <_fwalk_sglue+0xc>
 800f7bc:	4630      	mov	r0, r6
 800f7be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f7c2:	89ab      	ldrh	r3, [r5, #12]
 800f7c4:	2b01      	cmp	r3, #1
 800f7c6:	d907      	bls.n	800f7d8 <_fwalk_sglue+0x38>
 800f7c8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800f7cc:	3301      	adds	r3, #1
 800f7ce:	d003      	beq.n	800f7d8 <_fwalk_sglue+0x38>
 800f7d0:	4629      	mov	r1, r5
 800f7d2:	4638      	mov	r0, r7
 800f7d4:	47c0      	blx	r8
 800f7d6:	4306      	orrs	r6, r0
 800f7d8:	3568      	adds	r5, #104	@ 0x68
 800f7da:	e7e9      	b.n	800f7b0 <_fwalk_sglue+0x10>

0800f7dc <sniprintf>:
 800f7dc:	b40c      	push	{r2, r3}
 800f7de:	b530      	push	{r4, r5, lr}
 800f7e0:	4b18      	ldr	r3, [pc, #96]	@ (800f844 <sniprintf+0x68>)
 800f7e2:	1e0c      	subs	r4, r1, #0
 800f7e4:	681d      	ldr	r5, [r3, #0]
 800f7e6:	b09d      	sub	sp, #116	@ 0x74
 800f7e8:	da08      	bge.n	800f7fc <sniprintf+0x20>
 800f7ea:	238b      	movs	r3, #139	@ 0x8b
 800f7ec:	602b      	str	r3, [r5, #0]
 800f7ee:	f04f 30ff 	mov.w	r0, #4294967295
 800f7f2:	b01d      	add	sp, #116	@ 0x74
 800f7f4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f7f8:	b002      	add	sp, #8
 800f7fa:	4770      	bx	lr
 800f7fc:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800f800:	f8ad 3014 	strh.w	r3, [sp, #20]
 800f804:	f04f 0300 	mov.w	r3, #0
 800f808:	931b      	str	r3, [sp, #108]	@ 0x6c
 800f80a:	bf14      	ite	ne
 800f80c:	f104 33ff 	addne.w	r3, r4, #4294967295
 800f810:	4623      	moveq	r3, r4
 800f812:	9304      	str	r3, [sp, #16]
 800f814:	9307      	str	r3, [sp, #28]
 800f816:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800f81a:	9002      	str	r0, [sp, #8]
 800f81c:	9006      	str	r0, [sp, #24]
 800f81e:	f8ad 3016 	strh.w	r3, [sp, #22]
 800f822:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800f824:	ab21      	add	r3, sp, #132	@ 0x84
 800f826:	a902      	add	r1, sp, #8
 800f828:	4628      	mov	r0, r5
 800f82a:	9301      	str	r3, [sp, #4]
 800f82c:	f003 f950 	bl	8012ad0 <_svfiprintf_r>
 800f830:	1c43      	adds	r3, r0, #1
 800f832:	bfbc      	itt	lt
 800f834:	238b      	movlt	r3, #139	@ 0x8b
 800f836:	602b      	strlt	r3, [r5, #0]
 800f838:	2c00      	cmp	r4, #0
 800f83a:	d0da      	beq.n	800f7f2 <sniprintf+0x16>
 800f83c:	9b02      	ldr	r3, [sp, #8]
 800f83e:	2200      	movs	r2, #0
 800f840:	701a      	strb	r2, [r3, #0]
 800f842:	e7d6      	b.n	800f7f2 <sniprintf+0x16>
 800f844:	20000060 	.word	0x20000060

0800f848 <siprintf>:
 800f848:	b40e      	push	{r1, r2, r3}
 800f84a:	b510      	push	{r4, lr}
 800f84c:	b09d      	sub	sp, #116	@ 0x74
 800f84e:	ab1f      	add	r3, sp, #124	@ 0x7c
 800f850:	9002      	str	r0, [sp, #8]
 800f852:	9006      	str	r0, [sp, #24]
 800f854:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800f858:	480a      	ldr	r0, [pc, #40]	@ (800f884 <siprintf+0x3c>)
 800f85a:	9107      	str	r1, [sp, #28]
 800f85c:	9104      	str	r1, [sp, #16]
 800f85e:	490a      	ldr	r1, [pc, #40]	@ (800f888 <siprintf+0x40>)
 800f860:	f853 2b04 	ldr.w	r2, [r3], #4
 800f864:	9105      	str	r1, [sp, #20]
 800f866:	2400      	movs	r4, #0
 800f868:	a902      	add	r1, sp, #8
 800f86a:	6800      	ldr	r0, [r0, #0]
 800f86c:	9301      	str	r3, [sp, #4]
 800f86e:	941b      	str	r4, [sp, #108]	@ 0x6c
 800f870:	f003 f92e 	bl	8012ad0 <_svfiprintf_r>
 800f874:	9b02      	ldr	r3, [sp, #8]
 800f876:	701c      	strb	r4, [r3, #0]
 800f878:	b01d      	add	sp, #116	@ 0x74
 800f87a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f87e:	b003      	add	sp, #12
 800f880:	4770      	bx	lr
 800f882:	bf00      	nop
 800f884:	20000060 	.word	0x20000060
 800f888:	ffff0208 	.word	0xffff0208

0800f88c <__sread>:
 800f88c:	b510      	push	{r4, lr}
 800f88e:	460c      	mov	r4, r1
 800f890:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f894:	f000 fe24 	bl	80104e0 <_read_r>
 800f898:	2800      	cmp	r0, #0
 800f89a:	bfab      	itete	ge
 800f89c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800f89e:	89a3      	ldrhlt	r3, [r4, #12]
 800f8a0:	181b      	addge	r3, r3, r0
 800f8a2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800f8a6:	bfac      	ite	ge
 800f8a8:	6563      	strge	r3, [r4, #84]	@ 0x54
 800f8aa:	81a3      	strhlt	r3, [r4, #12]
 800f8ac:	bd10      	pop	{r4, pc}

0800f8ae <__seofread>:
 800f8ae:	2000      	movs	r0, #0
 800f8b0:	4770      	bx	lr

0800f8b2 <__swrite>:
 800f8b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f8b6:	461f      	mov	r7, r3
 800f8b8:	898b      	ldrh	r3, [r1, #12]
 800f8ba:	05db      	lsls	r3, r3, #23
 800f8bc:	4605      	mov	r5, r0
 800f8be:	460c      	mov	r4, r1
 800f8c0:	4616      	mov	r6, r2
 800f8c2:	d505      	bpl.n	800f8d0 <__swrite+0x1e>
 800f8c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f8c8:	2302      	movs	r3, #2
 800f8ca:	2200      	movs	r2, #0
 800f8cc:	f000 fdf6 	bl	80104bc <_lseek_r>
 800f8d0:	89a3      	ldrh	r3, [r4, #12]
 800f8d2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f8d6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800f8da:	81a3      	strh	r3, [r4, #12]
 800f8dc:	4632      	mov	r2, r6
 800f8de:	463b      	mov	r3, r7
 800f8e0:	4628      	mov	r0, r5
 800f8e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f8e6:	f000 be1d 	b.w	8010524 <_write_r>

0800f8ea <__sseek>:
 800f8ea:	b510      	push	{r4, lr}
 800f8ec:	460c      	mov	r4, r1
 800f8ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f8f2:	f000 fde3 	bl	80104bc <_lseek_r>
 800f8f6:	1c43      	adds	r3, r0, #1
 800f8f8:	89a3      	ldrh	r3, [r4, #12]
 800f8fa:	bf15      	itete	ne
 800f8fc:	6560      	strne	r0, [r4, #84]	@ 0x54
 800f8fe:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800f902:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800f906:	81a3      	strheq	r3, [r4, #12]
 800f908:	bf18      	it	ne
 800f90a:	81a3      	strhne	r3, [r4, #12]
 800f90c:	bd10      	pop	{r4, pc}

0800f90e <__sclose>:
 800f90e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f912:	f000 bdc3 	b.w	801049c <_close_r>

0800f916 <memmove>:
 800f916:	4288      	cmp	r0, r1
 800f918:	b510      	push	{r4, lr}
 800f91a:	eb01 0402 	add.w	r4, r1, r2
 800f91e:	d902      	bls.n	800f926 <memmove+0x10>
 800f920:	4284      	cmp	r4, r0
 800f922:	4623      	mov	r3, r4
 800f924:	d807      	bhi.n	800f936 <memmove+0x20>
 800f926:	1e43      	subs	r3, r0, #1
 800f928:	42a1      	cmp	r1, r4
 800f92a:	d008      	beq.n	800f93e <memmove+0x28>
 800f92c:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f930:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f934:	e7f8      	b.n	800f928 <memmove+0x12>
 800f936:	4402      	add	r2, r0
 800f938:	4601      	mov	r1, r0
 800f93a:	428a      	cmp	r2, r1
 800f93c:	d100      	bne.n	800f940 <memmove+0x2a>
 800f93e:	bd10      	pop	{r4, pc}
 800f940:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f944:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f948:	e7f7      	b.n	800f93a <memmove+0x24>

0800f94a <memset>:
 800f94a:	4402      	add	r2, r0
 800f94c:	4603      	mov	r3, r0
 800f94e:	4293      	cmp	r3, r2
 800f950:	d100      	bne.n	800f954 <memset+0xa>
 800f952:	4770      	bx	lr
 800f954:	f803 1b01 	strb.w	r1, [r3], #1
 800f958:	e7f9      	b.n	800f94e <memset+0x4>

0800f95a <strncmp>:
 800f95a:	b510      	push	{r4, lr}
 800f95c:	b16a      	cbz	r2, 800f97a <strncmp+0x20>
 800f95e:	3901      	subs	r1, #1
 800f960:	1884      	adds	r4, r0, r2
 800f962:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f966:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800f96a:	429a      	cmp	r2, r3
 800f96c:	d103      	bne.n	800f976 <strncmp+0x1c>
 800f96e:	42a0      	cmp	r0, r4
 800f970:	d001      	beq.n	800f976 <strncmp+0x1c>
 800f972:	2a00      	cmp	r2, #0
 800f974:	d1f5      	bne.n	800f962 <strncmp+0x8>
 800f976:	1ad0      	subs	r0, r2, r3
 800f978:	bd10      	pop	{r4, pc}
 800f97a:	4610      	mov	r0, r2
 800f97c:	e7fc      	b.n	800f978 <strncmp+0x1e>

0800f97e <strstr>:
 800f97e:	780a      	ldrb	r2, [r1, #0]
 800f980:	b570      	push	{r4, r5, r6, lr}
 800f982:	b96a      	cbnz	r2, 800f9a0 <strstr+0x22>
 800f984:	bd70      	pop	{r4, r5, r6, pc}
 800f986:	429a      	cmp	r2, r3
 800f988:	d109      	bne.n	800f99e <strstr+0x20>
 800f98a:	460c      	mov	r4, r1
 800f98c:	4605      	mov	r5, r0
 800f98e:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800f992:	2b00      	cmp	r3, #0
 800f994:	d0f6      	beq.n	800f984 <strstr+0x6>
 800f996:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800f99a:	429e      	cmp	r6, r3
 800f99c:	d0f7      	beq.n	800f98e <strstr+0x10>
 800f99e:	3001      	adds	r0, #1
 800f9a0:	7803      	ldrb	r3, [r0, #0]
 800f9a2:	2b00      	cmp	r3, #0
 800f9a4:	d1ef      	bne.n	800f986 <strstr+0x8>
 800f9a6:	4618      	mov	r0, r3
 800f9a8:	e7ec      	b.n	800f984 <strstr+0x6>
	...

0800f9ac <validate_structure>:
 800f9ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f9ae:	6801      	ldr	r1, [r0, #0]
 800f9b0:	293b      	cmp	r1, #59	@ 0x3b
 800f9b2:	4604      	mov	r4, r0
 800f9b4:	d911      	bls.n	800f9da <validate_structure+0x2e>
 800f9b6:	223c      	movs	r2, #60	@ 0x3c
 800f9b8:	4668      	mov	r0, sp
 800f9ba:	f000 fe11 	bl	80105e0 <div>
 800f9be:	9a01      	ldr	r2, [sp, #4]
 800f9c0:	6863      	ldr	r3, [r4, #4]
 800f9c2:	9900      	ldr	r1, [sp, #0]
 800f9c4:	2a00      	cmp	r2, #0
 800f9c6:	440b      	add	r3, r1
 800f9c8:	6063      	str	r3, [r4, #4]
 800f9ca:	bfbb      	ittet	lt
 800f9cc:	323c      	addlt	r2, #60	@ 0x3c
 800f9ce:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800f9d2:	6022      	strge	r2, [r4, #0]
 800f9d4:	6022      	strlt	r2, [r4, #0]
 800f9d6:	bfb8      	it	lt
 800f9d8:	6063      	strlt	r3, [r4, #4]
 800f9da:	6861      	ldr	r1, [r4, #4]
 800f9dc:	293b      	cmp	r1, #59	@ 0x3b
 800f9de:	d911      	bls.n	800fa04 <validate_structure+0x58>
 800f9e0:	223c      	movs	r2, #60	@ 0x3c
 800f9e2:	4668      	mov	r0, sp
 800f9e4:	f000 fdfc 	bl	80105e0 <div>
 800f9e8:	9a01      	ldr	r2, [sp, #4]
 800f9ea:	68a3      	ldr	r3, [r4, #8]
 800f9ec:	9900      	ldr	r1, [sp, #0]
 800f9ee:	2a00      	cmp	r2, #0
 800f9f0:	440b      	add	r3, r1
 800f9f2:	60a3      	str	r3, [r4, #8]
 800f9f4:	bfbb      	ittet	lt
 800f9f6:	323c      	addlt	r2, #60	@ 0x3c
 800f9f8:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800f9fc:	6062      	strge	r2, [r4, #4]
 800f9fe:	6062      	strlt	r2, [r4, #4]
 800fa00:	bfb8      	it	lt
 800fa02:	60a3      	strlt	r3, [r4, #8]
 800fa04:	68a1      	ldr	r1, [r4, #8]
 800fa06:	2917      	cmp	r1, #23
 800fa08:	d911      	bls.n	800fa2e <validate_structure+0x82>
 800fa0a:	2218      	movs	r2, #24
 800fa0c:	4668      	mov	r0, sp
 800fa0e:	f000 fde7 	bl	80105e0 <div>
 800fa12:	9a01      	ldr	r2, [sp, #4]
 800fa14:	68e3      	ldr	r3, [r4, #12]
 800fa16:	9900      	ldr	r1, [sp, #0]
 800fa18:	2a00      	cmp	r2, #0
 800fa1a:	440b      	add	r3, r1
 800fa1c:	60e3      	str	r3, [r4, #12]
 800fa1e:	bfbb      	ittet	lt
 800fa20:	3218      	addlt	r2, #24
 800fa22:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800fa26:	60a2      	strge	r2, [r4, #8]
 800fa28:	60a2      	strlt	r2, [r4, #8]
 800fa2a:	bfb8      	it	lt
 800fa2c:	60e3      	strlt	r3, [r4, #12]
 800fa2e:	6921      	ldr	r1, [r4, #16]
 800fa30:	290b      	cmp	r1, #11
 800fa32:	d911      	bls.n	800fa58 <validate_structure+0xac>
 800fa34:	220c      	movs	r2, #12
 800fa36:	4668      	mov	r0, sp
 800fa38:	f000 fdd2 	bl	80105e0 <div>
 800fa3c:	9a01      	ldr	r2, [sp, #4]
 800fa3e:	6963      	ldr	r3, [r4, #20]
 800fa40:	9900      	ldr	r1, [sp, #0]
 800fa42:	2a00      	cmp	r2, #0
 800fa44:	440b      	add	r3, r1
 800fa46:	6163      	str	r3, [r4, #20]
 800fa48:	bfbb      	ittet	lt
 800fa4a:	320c      	addlt	r2, #12
 800fa4c:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800fa50:	6122      	strge	r2, [r4, #16]
 800fa52:	6122      	strlt	r2, [r4, #16]
 800fa54:	bfb8      	it	lt
 800fa56:	6163      	strlt	r3, [r4, #20]
 800fa58:	6963      	ldr	r3, [r4, #20]
 800fa5a:	079a      	lsls	r2, r3, #30
 800fa5c:	d11c      	bne.n	800fa98 <validate_structure+0xec>
 800fa5e:	2164      	movs	r1, #100	@ 0x64
 800fa60:	fb93 f2f1 	sdiv	r2, r3, r1
 800fa64:	fb01 3212 	mls	r2, r1, r2, r3
 800fa68:	b9c2      	cbnz	r2, 800fa9c <validate_structure+0xf0>
 800fa6a:	f203 736c 	addw	r3, r3, #1900	@ 0x76c
 800fa6e:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800fa72:	fb93 f1f2 	sdiv	r1, r3, r2
 800fa76:	fb02 3311 	mls	r3, r2, r1, r3
 800fa7a:	2b00      	cmp	r3, #0
 800fa7c:	bf0c      	ite	eq
 800fa7e:	231d      	moveq	r3, #29
 800fa80:	231c      	movne	r3, #28
 800fa82:	68e2      	ldr	r2, [r4, #12]
 800fa84:	2a00      	cmp	r2, #0
 800fa86:	dc0b      	bgt.n	800faa0 <validate_structure+0xf4>
 800fa88:	4d31      	ldr	r5, [pc, #196]	@ (800fb50 <validate_structure+0x1a4>)
 800fa8a:	200b      	movs	r0, #11
 800fa8c:	2164      	movs	r1, #100	@ 0x64
 800fa8e:	68e6      	ldr	r6, [r4, #12]
 800fa90:	2e00      	cmp	r6, #0
 800fa92:	dd30      	ble.n	800faf6 <validate_structure+0x14a>
 800fa94:	b003      	add	sp, #12
 800fa96:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fa98:	231c      	movs	r3, #28
 800fa9a:	e7f2      	b.n	800fa82 <validate_structure+0xd6>
 800fa9c:	231d      	movs	r3, #29
 800fa9e:	e7f0      	b.n	800fa82 <validate_structure+0xd6>
 800faa0:	4d2b      	ldr	r5, [pc, #172]	@ (800fb50 <validate_structure+0x1a4>)
 800faa2:	e9d4 1203 	ldrd	r1, r2, [r4, #12]
 800faa6:	2a01      	cmp	r2, #1
 800faa8:	bf14      	ite	ne
 800faaa:	f855 0022 	ldrne.w	r0, [r5, r2, lsl #2]
 800faae:	4618      	moveq	r0, r3
 800fab0:	4281      	cmp	r1, r0
 800fab2:	ddef      	ble.n	800fa94 <validate_structure+0xe8>
 800fab4:	3201      	adds	r2, #1
 800fab6:	1a09      	subs	r1, r1, r0
 800fab8:	2a0c      	cmp	r2, #12
 800faba:	60e1      	str	r1, [r4, #12]
 800fabc:	6122      	str	r2, [r4, #16]
 800fabe:	d1f0      	bne.n	800faa2 <validate_structure+0xf6>
 800fac0:	6963      	ldr	r3, [r4, #20]
 800fac2:	2100      	movs	r1, #0
 800fac4:	1c5a      	adds	r2, r3, #1
 800fac6:	6121      	str	r1, [r4, #16]
 800fac8:	0791      	lsls	r1, r2, #30
 800faca:	6162      	str	r2, [r4, #20]
 800facc:	d13c      	bne.n	800fb48 <validate_structure+0x19c>
 800face:	2164      	movs	r1, #100	@ 0x64
 800fad0:	fb92 f0f1 	sdiv	r0, r2, r1
 800fad4:	fb01 2210 	mls	r2, r1, r0, r2
 800fad8:	2a00      	cmp	r2, #0
 800fada:	d137      	bne.n	800fb4c <validate_structure+0x1a0>
 800fadc:	f203 736d 	addw	r3, r3, #1901	@ 0x76d
 800fae0:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800fae4:	fb93 f1f2 	sdiv	r1, r3, r2
 800fae8:	fb02 3311 	mls	r3, r2, r1, r3
 800faec:	2b00      	cmp	r3, #0
 800faee:	bf0c      	ite	eq
 800faf0:	231d      	moveq	r3, #29
 800faf2:	231c      	movne	r3, #28
 800faf4:	e7d5      	b.n	800faa2 <validate_structure+0xf6>
 800faf6:	6922      	ldr	r2, [r4, #16]
 800faf8:	3a01      	subs	r2, #1
 800fafa:	6122      	str	r2, [r4, #16]
 800fafc:	3201      	adds	r2, #1
 800fafe:	d116      	bne.n	800fb2e <validate_structure+0x182>
 800fb00:	6963      	ldr	r3, [r4, #20]
 800fb02:	1e5a      	subs	r2, r3, #1
 800fb04:	0797      	lsls	r7, r2, #30
 800fb06:	e9c4 0204 	strd	r0, r2, [r4, #16]
 800fb0a:	d119      	bne.n	800fb40 <validate_structure+0x194>
 800fb0c:	fb92 f7f1 	sdiv	r7, r2, r1
 800fb10:	fb01 2217 	mls	r2, r1, r7, r2
 800fb14:	b9b2      	cbnz	r2, 800fb44 <validate_structure+0x198>
 800fb16:	f203 736b 	addw	r3, r3, #1899	@ 0x76b
 800fb1a:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800fb1e:	fb93 f7f2 	sdiv	r7, r3, r2
 800fb22:	fb02 3317 	mls	r3, r2, r7, r3
 800fb26:	2b00      	cmp	r3, #0
 800fb28:	bf0c      	ite	eq
 800fb2a:	231d      	moveq	r3, #29
 800fb2c:	231c      	movne	r3, #28
 800fb2e:	6922      	ldr	r2, [r4, #16]
 800fb30:	2a01      	cmp	r2, #1
 800fb32:	bf14      	ite	ne
 800fb34:	f855 2022 	ldrne.w	r2, [r5, r2, lsl #2]
 800fb38:	461a      	moveq	r2, r3
 800fb3a:	4432      	add	r2, r6
 800fb3c:	60e2      	str	r2, [r4, #12]
 800fb3e:	e7a6      	b.n	800fa8e <validate_structure+0xe2>
 800fb40:	231c      	movs	r3, #28
 800fb42:	e7f4      	b.n	800fb2e <validate_structure+0x182>
 800fb44:	231d      	movs	r3, #29
 800fb46:	e7f2      	b.n	800fb2e <validate_structure+0x182>
 800fb48:	231c      	movs	r3, #28
 800fb4a:	e7aa      	b.n	800faa2 <validate_structure+0xf6>
 800fb4c:	231d      	movs	r3, #29
 800fb4e:	e7a8      	b.n	800faa2 <validate_structure+0xf6>
 800fb50:	0803f3a4 	.word	0x0803f3a4

0800fb54 <mktime>:
 800fb54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fb58:	b085      	sub	sp, #20
 800fb5a:	4607      	mov	r7, r0
 800fb5c:	f003 f98c 	bl	8012e78 <__gettzinfo>
 800fb60:	4681      	mov	r9, r0
 800fb62:	4638      	mov	r0, r7
 800fb64:	f7ff ff22 	bl	800f9ac <validate_structure>
 800fb68:	e9d7 4300 	ldrd	r4, r3, [r7]
 800fb6c:	223c      	movs	r2, #60	@ 0x3c
 800fb6e:	fb02 4403 	mla	r4, r2, r3, r4
 800fb72:	68bb      	ldr	r3, [r7, #8]
 800fb74:	697d      	ldr	r5, [r7, #20]
 800fb76:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 800fb7a:	fb02 4403 	mla	r4, r2, r3, r4
 800fb7e:	e9d7 6303 	ldrd	r6, r3, [r7, #12]
 800fb82:	4ac3      	ldr	r2, [pc, #780]	@ (800fe90 <mktime+0x33c>)
 800fb84:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800fb88:	3e01      	subs	r6, #1
 800fb8a:	2b01      	cmp	r3, #1
 800fb8c:	4416      	add	r6, r2
 800fb8e:	dd11      	ble.n	800fbb4 <mktime+0x60>
 800fb90:	07a9      	lsls	r1, r5, #30
 800fb92:	d10f      	bne.n	800fbb4 <mktime+0x60>
 800fb94:	2264      	movs	r2, #100	@ 0x64
 800fb96:	fb95 f3f2 	sdiv	r3, r5, r2
 800fb9a:	fb02 5313 	mls	r3, r2, r3, r5
 800fb9e:	b943      	cbnz	r3, 800fbb2 <mktime+0x5e>
 800fba0:	f205 736c 	addw	r3, r5, #1900	@ 0x76c
 800fba4:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800fba8:	fb93 f1f2 	sdiv	r1, r3, r2
 800fbac:	fb02 3311 	mls	r3, r2, r1, r3
 800fbb0:	b903      	cbnz	r3, 800fbb4 <mktime+0x60>
 800fbb2:	3601      	adds	r6, #1
 800fbb4:	f505 531c 	add.w	r3, r5, #9984	@ 0x2700
 800fbb8:	3310      	adds	r3, #16
 800fbba:	f644 6220 	movw	r2, #20000	@ 0x4e20
 800fbbe:	4293      	cmp	r3, r2
 800fbc0:	61fe      	str	r6, [r7, #28]
 800fbc2:	f200 8170 	bhi.w	800fea6 <mktime+0x352>
 800fbc6:	2d46      	cmp	r5, #70	@ 0x46
 800fbc8:	f340 80b6 	ble.w	800fd38 <mktime+0x1e4>
 800fbcc:	2346      	movs	r3, #70	@ 0x46
 800fbce:	f240 1c6d 	movw	ip, #365	@ 0x16d
 800fbd2:	2164      	movs	r1, #100	@ 0x64
 800fbd4:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 800fbd8:	079a      	lsls	r2, r3, #30
 800fbda:	f040 80a7 	bne.w	800fd2c <mktime+0x1d8>
 800fbde:	fb93 f2f1 	sdiv	r2, r3, r1
 800fbe2:	fb01 3212 	mls	r2, r1, r2, r3
 800fbe6:	2a00      	cmp	r2, #0
 800fbe8:	f040 80a3 	bne.w	800fd32 <mktime+0x1de>
 800fbec:	f203 726c 	addw	r2, r3, #1900	@ 0x76c
 800fbf0:	fb92 fef0 	sdiv	lr, r2, r0
 800fbf4:	fb00 221e 	mls	r2, r0, lr, r2
 800fbf8:	2a00      	cmp	r2, #0
 800fbfa:	bf0c      	ite	eq
 800fbfc:	f44f 72b7 	moveq.w	r2, #366	@ 0x16e
 800fc00:	4662      	movne	r2, ip
 800fc02:	3301      	adds	r3, #1
 800fc04:	429d      	cmp	r5, r3
 800fc06:	4416      	add	r6, r2
 800fc08:	d1e6      	bne.n	800fbd8 <mktime+0x84>
 800fc0a:	4ba2      	ldr	r3, [pc, #648]	@ (800fe94 <mktime+0x340>)
 800fc0c:	ea4f 78e4 	mov.w	r8, r4, asr #31
 800fc10:	fbc6 4803 	smlal	r4, r8, r6, r3
 800fc14:	f000 fa0a 	bl	801002c <__tz_lock>
 800fc18:	f000 fa14 	bl	8010044 <_tzset_unlocked>
 800fc1c:	4b9e      	ldr	r3, [pc, #632]	@ (800fe98 <mktime+0x344>)
 800fc1e:	681b      	ldr	r3, [r3, #0]
 800fc20:	2b00      	cmp	r3, #0
 800fc22:	f000 8147 	beq.w	800feb4 <mktime+0x360>
 800fc26:	f8d7 a020 	ldr.w	sl, [r7, #32]
 800fc2a:	6978      	ldr	r0, [r7, #20]
 800fc2c:	4653      	mov	r3, sl
 800fc2e:	2b01      	cmp	r3, #1
 800fc30:	bfa8      	it	ge
 800fc32:	2301      	movge	r3, #1
 800fc34:	9301      	str	r3, [sp, #4]
 800fc36:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800fc3a:	f200 706c 	addw	r0, r0, #1900	@ 0x76c
 800fc3e:	4283      	cmp	r3, r0
 800fc40:	f040 80bd 	bne.w	800fdbe <mktime+0x26a>
 800fc44:	e9d9 2108 	ldrd	r2, r1, [r9, #32]
 800fc48:	f8d9 0050 	ldr.w	r0, [r9, #80]	@ 0x50
 800fc4c:	f8d9 c04c 	ldr.w	ip, [r9, #76]	@ 0x4c
 800fc50:	1a13      	subs	r3, r2, r0
 800fc52:	9303      	str	r3, [sp, #12]
 800fc54:	f8d9 3048 	ldr.w	r3, [r9, #72]	@ 0x48
 800fc58:	9302      	str	r3, [sp, #8]
 800fc5a:	9a02      	ldr	r2, [sp, #8]
 800fc5c:	f8d9 3028 	ldr.w	r3, [r9, #40]	@ 0x28
 800fc60:	eb61 7be0 	sbc.w	fp, r1, r0, asr #31
 800fc64:	ebb2 0e03 	subs.w	lr, r2, r3
 800fc68:	eb6c 71e3 	sbc.w	r1, ip, r3, asr #31
 800fc6c:	4574      	cmp	r4, lr
 800fc6e:	eb78 0201 	sbcs.w	r2, r8, r1
 800fc72:	f280 80c7 	bge.w	800fe04 <mktime+0x2b0>
 800fc76:	f8d9 2000 	ldr.w	r2, [r9]
 800fc7a:	2a00      	cmp	r2, #0
 800fc7c:	f000 80d0 	beq.w	800fe20 <mktime+0x2cc>
 800fc80:	9a03      	ldr	r2, [sp, #12]
 800fc82:	4294      	cmp	r4, r2
 800fc84:	eb78 020b 	sbcs.w	r2, r8, fp
 800fc88:	f2c0 8111 	blt.w	800feae <mktime+0x35a>
 800fc8c:	4574      	cmp	r4, lr
 800fc8e:	eb78 0101 	sbcs.w	r1, r8, r1
 800fc92:	bfb4      	ite	lt
 800fc94:	f04f 0b01 	movlt.w	fp, #1
 800fc98:	f04f 0b00 	movge.w	fp, #0
 800fc9c:	f1ba 0f00 	cmp.w	sl, #0
 800fca0:	f2c0 8094 	blt.w	800fdcc <mktime+0x278>
 800fca4:	9a01      	ldr	r2, [sp, #4]
 800fca6:	ea82 0a0b 	eor.w	sl, r2, fp
 800fcaa:	f1ba 0f01 	cmp.w	sl, #1
 800fcae:	f040 808d 	bne.w	800fdcc <mktime+0x278>
 800fcb2:	f1bb 0f00 	cmp.w	fp, #0
 800fcb6:	f000 80c2 	beq.w	800fe3e <mktime+0x2ea>
 800fcba:	1a1b      	subs	r3, r3, r0
 800fcbc:	683a      	ldr	r2, [r7, #0]
 800fcbe:	441a      	add	r2, r3
 800fcc0:	191c      	adds	r4, r3, r4
 800fcc2:	603a      	str	r2, [r7, #0]
 800fcc4:	4638      	mov	r0, r7
 800fcc6:	68fa      	ldr	r2, [r7, #12]
 800fcc8:	9201      	str	r2, [sp, #4]
 800fcca:	eb48 78e3 	adc.w	r8, r8, r3, asr #31
 800fcce:	f7ff fe6d 	bl	800f9ac <validate_structure>
 800fcd2:	68fb      	ldr	r3, [r7, #12]
 800fcd4:	9a01      	ldr	r2, [sp, #4]
 800fcd6:	1a9b      	subs	r3, r3, r2
 800fcd8:	d078      	beq.n	800fdcc <mktime+0x278>
 800fcda:	2b01      	cmp	r3, #1
 800fcdc:	f300 80b1 	bgt.w	800fe42 <mktime+0x2ee>
 800fce0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fce4:	bfa8      	it	ge
 800fce6:	469a      	movge	sl, r3
 800fce8:	69fb      	ldr	r3, [r7, #28]
 800fcea:	eb1a 0303 	adds.w	r3, sl, r3
 800fcee:	4456      	add	r6, sl
 800fcf0:	f140 80b0 	bpl.w	800fe54 <mktime+0x300>
 800fcf4:	1e6b      	subs	r3, r5, #1
 800fcf6:	0799      	lsls	r1, r3, #30
 800fcf8:	f040 80a6 	bne.w	800fe48 <mktime+0x2f4>
 800fcfc:	2264      	movs	r2, #100	@ 0x64
 800fcfe:	fb93 f1f2 	sdiv	r1, r3, r2
 800fd02:	fb02 3311 	mls	r3, r2, r1, r3
 800fd06:	2b00      	cmp	r3, #0
 800fd08:	f040 80a1 	bne.w	800fe4e <mktime+0x2fa>
 800fd0c:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 800fd10:	f205 756b 	addw	r5, r5, #1899	@ 0x76b
 800fd14:	fb95 f2f3 	sdiv	r2, r5, r3
 800fd18:	fb03 5512 	mls	r5, r3, r2, r5
 800fd1c:	2d00      	cmp	r5, #0
 800fd1e:	f240 136d 	movw	r3, #365	@ 0x16d
 800fd22:	bf18      	it	ne
 800fd24:	f44f 73b6 	movne.w	r3, #364	@ 0x16c
 800fd28:	61fb      	str	r3, [r7, #28]
 800fd2a:	e04f      	b.n	800fdcc <mktime+0x278>
 800fd2c:	f240 126d 	movw	r2, #365	@ 0x16d
 800fd30:	e767      	b.n	800fc02 <mktime+0xae>
 800fd32:	f44f 72b7 	mov.w	r2, #366	@ 0x16e
 800fd36:	e764      	b.n	800fc02 <mktime+0xae>
 800fd38:	f43f af67 	beq.w	800fc0a <mktime+0xb6>
 800fd3c:	2345      	movs	r3, #69	@ 0x45
 800fd3e:	f240 1c6d 	movw	ip, #365	@ 0x16d
 800fd42:	2164      	movs	r1, #100	@ 0x64
 800fd44:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 800fd48:	e012      	b.n	800fd70 <mktime+0x21c>
 800fd4a:	bb62      	cbnz	r2, 800fda6 <mktime+0x252>
 800fd4c:	fb93 f2f1 	sdiv	r2, r3, r1
 800fd50:	fb01 3212 	mls	r2, r1, r2, r3
 800fd54:	bb52      	cbnz	r2, 800fdac <mktime+0x258>
 800fd56:	f203 726c 	addw	r2, r3, #1900	@ 0x76c
 800fd5a:	fb92 fef0 	sdiv	lr, r2, r0
 800fd5e:	fb00 221e 	mls	r2, r0, lr, r2
 800fd62:	2a00      	cmp	r2, #0
 800fd64:	bf0c      	ite	eq
 800fd66:	f44f 72b7 	moveq.w	r2, #366	@ 0x16e
 800fd6a:	4662      	movne	r2, ip
 800fd6c:	1ab6      	subs	r6, r6, r2
 800fd6e:	3b01      	subs	r3, #1
 800fd70:	429d      	cmp	r5, r3
 800fd72:	f003 0203 	and.w	r2, r3, #3
 800fd76:	dbe8      	blt.n	800fd4a <mktime+0x1f6>
 800fd78:	b9da      	cbnz	r2, 800fdb2 <mktime+0x25e>
 800fd7a:	2264      	movs	r2, #100	@ 0x64
 800fd7c:	fb95 f3f2 	sdiv	r3, r5, r2
 800fd80:	fb02 5313 	mls	r3, r2, r3, r5
 800fd84:	b9c3      	cbnz	r3, 800fdb8 <mktime+0x264>
 800fd86:	f205 736c 	addw	r3, r5, #1900	@ 0x76c
 800fd8a:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800fd8e:	fb93 f1f2 	sdiv	r1, r3, r2
 800fd92:	fb02 3311 	mls	r3, r2, r1, r3
 800fd96:	2b00      	cmp	r3, #0
 800fd98:	f240 136d 	movw	r3, #365	@ 0x16d
 800fd9c:	bf08      	it	eq
 800fd9e:	f44f 73b7 	moveq.w	r3, #366	@ 0x16e
 800fda2:	1af6      	subs	r6, r6, r3
 800fda4:	e731      	b.n	800fc0a <mktime+0xb6>
 800fda6:	f240 126d 	movw	r2, #365	@ 0x16d
 800fdaa:	e7df      	b.n	800fd6c <mktime+0x218>
 800fdac:	f44f 72b7 	mov.w	r2, #366	@ 0x16e
 800fdb0:	e7dc      	b.n	800fd6c <mktime+0x218>
 800fdb2:	f240 136d 	movw	r3, #365	@ 0x16d
 800fdb6:	e7f4      	b.n	800fda2 <mktime+0x24e>
 800fdb8:	f44f 73b7 	mov.w	r3, #366	@ 0x16e
 800fdbc:	e7f1      	b.n	800fda2 <mktime+0x24e>
 800fdbe:	f000 f881 	bl	800fec4 <__tzcalc_limits>
 800fdc2:	2800      	cmp	r0, #0
 800fdc4:	f47f af3e 	bne.w	800fc44 <mktime+0xf0>
 800fdc8:	f8dd b004 	ldr.w	fp, [sp, #4]
 800fdcc:	f1bb 0f01 	cmp.w	fp, #1
 800fdd0:	d172      	bne.n	800feb8 <mktime+0x364>
 800fdd2:	f8d9 3050 	ldr.w	r3, [r9, #80]	@ 0x50
 800fdd6:	191c      	adds	r4, r3, r4
 800fdd8:	eb48 78e3 	adc.w	r8, r8, r3, asr #31
 800fddc:	f04f 0b01 	mov.w	fp, #1
 800fde0:	f000 f92a 	bl	8010038 <__tz_unlock>
 800fde4:	3604      	adds	r6, #4
 800fde6:	2307      	movs	r3, #7
 800fde8:	fb96 f3f3 	sdiv	r3, r6, r3
 800fdec:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 800fdf0:	1af6      	subs	r6, r6, r3
 800fdf2:	d456      	bmi.n	800fea2 <mktime+0x34e>
 800fdf4:	f8c7 b020 	str.w	fp, [r7, #32]
 800fdf8:	61be      	str	r6, [r7, #24]
 800fdfa:	4620      	mov	r0, r4
 800fdfc:	4641      	mov	r1, r8
 800fdfe:	b005      	add	sp, #20
 800fe00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fe04:	9a02      	ldr	r2, [sp, #8]
 800fe06:	1a12      	subs	r2, r2, r0
 800fe08:	9202      	str	r2, [sp, #8]
 800fe0a:	ea4f 72e0 	mov.w	r2, r0, asr #31
 800fe0e:	eb6c 0c02 	sbc.w	ip, ip, r2
 800fe12:	9a02      	ldr	r2, [sp, #8]
 800fe14:	4294      	cmp	r4, r2
 800fe16:	eb78 0c0c 	sbcs.w	ip, r8, ip
 800fe1a:	f6bf af2c 	bge.w	800fc76 <mktime+0x122>
 800fe1e:	e7d3      	b.n	800fdc8 <mktime+0x274>
 800fe20:	9a03      	ldr	r2, [sp, #12]
 800fe22:	4294      	cmp	r4, r2
 800fe24:	eb78 020b 	sbcs.w	r2, r8, fp
 800fe28:	f6ff af30 	blt.w	800fc8c <mktime+0x138>
 800fe2c:	f1ba 0f00 	cmp.w	sl, #0
 800fe30:	dbcf      	blt.n	800fdd2 <mktime+0x27e>
 800fe32:	f04f 0b01 	mov.w	fp, #1
 800fe36:	e735      	b.n	800fca4 <mktime+0x150>
 800fe38:	f04f 0b00 	mov.w	fp, #0
 800fe3c:	e732      	b.n	800fca4 <mktime+0x150>
 800fe3e:	1ac3      	subs	r3, r0, r3
 800fe40:	e73c      	b.n	800fcbc <mktime+0x168>
 800fe42:	f04f 3aff 	mov.w	sl, #4294967295
 800fe46:	e74f      	b.n	800fce8 <mktime+0x194>
 800fe48:	f44f 73b6 	mov.w	r3, #364	@ 0x16c
 800fe4c:	e76c      	b.n	800fd28 <mktime+0x1d4>
 800fe4e:	f240 136d 	movw	r3, #365	@ 0x16d
 800fe52:	e769      	b.n	800fd28 <mktime+0x1d4>
 800fe54:	07aa      	lsls	r2, r5, #30
 800fe56:	d117      	bne.n	800fe88 <mktime+0x334>
 800fe58:	2164      	movs	r1, #100	@ 0x64
 800fe5a:	fb95 f2f1 	sdiv	r2, r5, r1
 800fe5e:	fb01 5212 	mls	r2, r1, r2, r5
 800fe62:	b9da      	cbnz	r2, 800fe9c <mktime+0x348>
 800fe64:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800fe68:	f205 756c 	addw	r5, r5, #1900	@ 0x76c
 800fe6c:	fb95 f1f2 	sdiv	r1, r5, r2
 800fe70:	fb02 5511 	mls	r5, r2, r1, r5
 800fe74:	2d00      	cmp	r5, #0
 800fe76:	f240 126d 	movw	r2, #365	@ 0x16d
 800fe7a:	bf08      	it	eq
 800fe7c:	f44f 72b7 	moveq.w	r2, #366	@ 0x16e
 800fe80:	4293      	cmp	r3, r2
 800fe82:	bfa8      	it	ge
 800fe84:	1a9b      	subge	r3, r3, r2
 800fe86:	e74f      	b.n	800fd28 <mktime+0x1d4>
 800fe88:	f240 126d 	movw	r2, #365	@ 0x16d
 800fe8c:	e7f8      	b.n	800fe80 <mktime+0x32c>
 800fe8e:	bf00      	nop
 800fe90:	0803f374 	.word	0x0803f374
 800fe94:	00015180 	.word	0x00015180
 800fe98:	20008dac 	.word	0x20008dac
 800fe9c:	f44f 72b7 	mov.w	r2, #366	@ 0x16e
 800fea0:	e7ee      	b.n	800fe80 <mktime+0x32c>
 800fea2:	3607      	adds	r6, #7
 800fea4:	e7a6      	b.n	800fdf4 <mktime+0x2a0>
 800fea6:	f04f 34ff 	mov.w	r4, #4294967295
 800feaa:	46a0      	mov	r8, r4
 800feac:	e7a5      	b.n	800fdfa <mktime+0x2a6>
 800feae:	f1ba 0f00 	cmp.w	sl, #0
 800feb2:	dac1      	bge.n	800fe38 <mktime+0x2e4>
 800feb4:	f04f 0b00 	mov.w	fp, #0
 800feb8:	f8d9 3028 	ldr.w	r3, [r9, #40]	@ 0x28
 800febc:	191c      	adds	r4, r3, r4
 800febe:	eb48 78e3 	adc.w	r8, r8, r3, asr #31
 800fec2:	e78d      	b.n	800fde0 <mktime+0x28c>

0800fec4 <__tzcalc_limits>:
 800fec4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fec8:	4604      	mov	r4, r0
 800feca:	f002 ffd5 	bl	8012e78 <__gettzinfo>
 800fece:	f240 73b1 	movw	r3, #1969	@ 0x7b1
 800fed2:	429c      	cmp	r4, r3
 800fed4:	f340 80a3 	ble.w	801001e <__tzcalc_limits+0x15a>
 800fed8:	f46f 61f6 	mvn.w	r1, #1968	@ 0x7b0
 800fedc:	1865      	adds	r5, r4, r1
 800fede:	f2a4 73b2 	subw	r3, r4, #1970	@ 0x7b2
 800fee2:	f240 126d 	movw	r2, #365	@ 0x16d
 800fee6:	10ad      	asrs	r5, r5, #2
 800fee8:	fb02 5503 	mla	r5, r2, r3, r5
 800feec:	f46f 66c8 	mvn.w	r6, #1600	@ 0x640
 800fef0:	f06f 0263 	mvn.w	r2, #99	@ 0x63
 800fef4:	f2a4 736d 	subw	r3, r4, #1901	@ 0x76d
 800fef8:	fb93 f3f2 	sdiv	r3, r3, r2
 800fefc:	441d      	add	r5, r3
 800fefe:	19a3      	adds	r3, r4, r6
 800ff00:	4e48      	ldr	r6, [pc, #288]	@ (8010024 <__tzcalc_limits+0x160>)
 800ff02:	6044      	str	r4, [r0, #4]
 800ff04:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800ff08:	4601      	mov	r1, r0
 800ff0a:	fbb3 f3f2 	udiv	r3, r3, r2
 800ff0e:	f100 0750 	add.w	r7, r0, #80	@ 0x50
 800ff12:	441d      	add	r5, r3
 800ff14:	7a0b      	ldrb	r3, [r1, #8]
 800ff16:	f8d1 c014 	ldr.w	ip, [r1, #20]
 800ff1a:	2b4a      	cmp	r3, #74	@ 0x4a
 800ff1c:	d138      	bne.n	800ff90 <__tzcalc_limits+0xcc>
 800ff1e:	07a2      	lsls	r2, r4, #30
 800ff20:	eb05 030c 	add.w	r3, r5, ip
 800ff24:	d106      	bne.n	800ff34 <__tzcalc_limits+0x70>
 800ff26:	f04f 0e64 	mov.w	lr, #100	@ 0x64
 800ff2a:	fb94 f2fe 	sdiv	r2, r4, lr
 800ff2e:	fb0e 4212 	mls	r2, lr, r2, r4
 800ff32:	b932      	cbnz	r2, 800ff42 <__tzcalc_limits+0x7e>
 800ff34:	f44f 7ec8 	mov.w	lr, #400	@ 0x190
 800ff38:	fb94 f2fe 	sdiv	r2, r4, lr
 800ff3c:	fb0e 4212 	mls	r2, lr, r2, r4
 800ff40:	bb1a      	cbnz	r2, 800ff8a <__tzcalc_limits+0xc6>
 800ff42:	f1bc 0f3b 	cmp.w	ip, #59	@ 0x3b
 800ff46:	bfd4      	ite	le
 800ff48:	f04f 0c00 	movle.w	ip, #0
 800ff4c:	f04f 0c01 	movgt.w	ip, #1
 800ff50:	4463      	add	r3, ip
 800ff52:	3b01      	subs	r3, #1
 800ff54:	698a      	ldr	r2, [r1, #24]
 800ff56:	ea4f 7ce2 	mov.w	ip, r2, asr #31
 800ff5a:	fbc3 2c06 	smlal	r2, ip, r3, r6
 800ff5e:	6a8b      	ldr	r3, [r1, #40]	@ 0x28
 800ff60:	18d2      	adds	r2, r2, r3
 800ff62:	eb4c 73e3 	adc.w	r3, ip, r3, asr #31
 800ff66:	e9c1 2308 	strd	r2, r3, [r1, #32]
 800ff6a:	3128      	adds	r1, #40	@ 0x28
 800ff6c:	428f      	cmp	r7, r1
 800ff6e:	d1d1      	bne.n	800ff14 <__tzcalc_limits+0x50>
 800ff70:	e9d0 4308 	ldrd	r4, r3, [r0, #32]
 800ff74:	e9d0 1212 	ldrd	r1, r2, [r0, #72]	@ 0x48
 800ff78:	428c      	cmp	r4, r1
 800ff7a:	4193      	sbcs	r3, r2
 800ff7c:	bfb4      	ite	lt
 800ff7e:	2301      	movlt	r3, #1
 800ff80:	2300      	movge	r3, #0
 800ff82:	6003      	str	r3, [r0, #0]
 800ff84:	2001      	movs	r0, #1
 800ff86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ff8a:	f04f 0c00 	mov.w	ip, #0
 800ff8e:	e7df      	b.n	800ff50 <__tzcalc_limits+0x8c>
 800ff90:	2b44      	cmp	r3, #68	@ 0x44
 800ff92:	d102      	bne.n	800ff9a <__tzcalc_limits+0xd6>
 800ff94:	eb05 030c 	add.w	r3, r5, ip
 800ff98:	e7dc      	b.n	800ff54 <__tzcalc_limits+0x90>
 800ff9a:	07a3      	lsls	r3, r4, #30
 800ff9c:	d105      	bne.n	800ffaa <__tzcalc_limits+0xe6>
 800ff9e:	2264      	movs	r2, #100	@ 0x64
 800ffa0:	fb94 f3f2 	sdiv	r3, r4, r2
 800ffa4:	fb02 4313 	mls	r3, r2, r3, r4
 800ffa8:	bb93      	cbnz	r3, 8010010 <__tzcalc_limits+0x14c>
 800ffaa:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800ffae:	fb94 f3f2 	sdiv	r3, r4, r2
 800ffb2:	fb02 4313 	mls	r3, r2, r3, r4
 800ffb6:	fab3 f383 	clz	r3, r3
 800ffba:	095b      	lsrs	r3, r3, #5
 800ffbc:	f8df e068 	ldr.w	lr, [pc, #104]	@ 8010028 <__tzcalc_limits+0x164>
 800ffc0:	f8d1 900c 	ldr.w	r9, [r1, #12]
 800ffc4:	425b      	negs	r3, r3
 800ffc6:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800ffca:	462a      	mov	r2, r5
 800ffcc:	f04f 0800 	mov.w	r8, #0
 800ffd0:	4473      	add	r3, lr
 800ffd2:	f108 0801 	add.w	r8, r8, #1
 800ffd6:	45c1      	cmp	r9, r8
 800ffd8:	f853 e028 	ldr.w	lr, [r3, r8, lsl #2]
 800ffdc:	dc1a      	bgt.n	8010014 <__tzcalc_limits+0x150>
 800ffde:	f102 0804 	add.w	r8, r2, #4
 800ffe2:	2307      	movs	r3, #7
 800ffe4:	fb98 f3f3 	sdiv	r3, r8, r3
 800ffe8:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 800ffec:	eba8 0303 	sub.w	r3, r8, r3
 800fff0:	ebbc 0c03 	subs.w	ip, ip, r3
 800fff4:	690b      	ldr	r3, [r1, #16]
 800fff6:	f103 33ff 	add.w	r3, r3, #4294967295
 800fffa:	bf48      	it	mi
 800fffc:	f10c 0c07 	addmi.w	ip, ip, #7
 8010000:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8010004:	449c      	add	ip, r3
 8010006:	45f4      	cmp	ip, lr
 8010008:	da06      	bge.n	8010018 <__tzcalc_limits+0x154>
 801000a:	eb02 030c 	add.w	r3, r2, ip
 801000e:	e7a1      	b.n	800ff54 <__tzcalc_limits+0x90>
 8010010:	2301      	movs	r3, #1
 8010012:	e7d3      	b.n	800ffbc <__tzcalc_limits+0xf8>
 8010014:	4472      	add	r2, lr
 8010016:	e7dc      	b.n	800ffd2 <__tzcalc_limits+0x10e>
 8010018:	f1ac 0c07 	sub.w	ip, ip, #7
 801001c:	e7f3      	b.n	8010006 <__tzcalc_limits+0x142>
 801001e:	2000      	movs	r0, #0
 8010020:	e7b1      	b.n	800ff86 <__tzcalc_limits+0xc2>
 8010022:	bf00      	nop
 8010024:	00015180 	.word	0x00015180
 8010028:	0803f51c 	.word	0x0803f51c

0801002c <__tz_lock>:
 801002c:	4801      	ldr	r0, [pc, #4]	@ (8010034 <__tz_lock+0x8>)
 801002e:	f000 bab6 	b.w	801059e <__retarget_lock_acquire>
 8010032:	bf00      	nop
 8010034:	20008db4 	.word	0x20008db4

08010038 <__tz_unlock>:
 8010038:	4801      	ldr	r0, [pc, #4]	@ (8010040 <__tz_unlock+0x8>)
 801003a:	f000 bab2 	b.w	80105a2 <__retarget_lock_release>
 801003e:	bf00      	nop
 8010040:	20008db4 	.word	0x20008db4

08010044 <_tzset_unlocked>:
 8010044:	4b01      	ldr	r3, [pc, #4]	@ (801004c <_tzset_unlocked+0x8>)
 8010046:	6818      	ldr	r0, [r3, #0]
 8010048:	f000 b802 	b.w	8010050 <_tzset_unlocked_r>
 801004c:	20000060 	.word	0x20000060

08010050 <_tzset_unlocked_r>:
 8010050:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010054:	b08d      	sub	sp, #52	@ 0x34
 8010056:	4607      	mov	r7, r0
 8010058:	f002 ff0e 	bl	8012e78 <__gettzinfo>
 801005c:	49bc      	ldr	r1, [pc, #752]	@ (8010350 <_tzset_unlocked_r+0x300>)
 801005e:	4dbd      	ldr	r5, [pc, #756]	@ (8010354 <_tzset_unlocked_r+0x304>)
 8010060:	4604      	mov	r4, r0
 8010062:	4638      	mov	r0, r7
 8010064:	f001 f9a2 	bl	80113ac <_getenv_r>
 8010068:	4606      	mov	r6, r0
 801006a:	bb10      	cbnz	r0, 80100b2 <_tzset_unlocked_r+0x62>
 801006c:	4bba      	ldr	r3, [pc, #744]	@ (8010358 <_tzset_unlocked_r+0x308>)
 801006e:	4abb      	ldr	r2, [pc, #748]	@ (801035c <_tzset_unlocked_r+0x30c>)
 8010070:	6018      	str	r0, [r3, #0]
 8010072:	4bbb      	ldr	r3, [pc, #748]	@ (8010360 <_tzset_unlocked_r+0x310>)
 8010074:	62a0      	str	r0, [r4, #40]	@ 0x28
 8010076:	6018      	str	r0, [r3, #0]
 8010078:	4bba      	ldr	r3, [pc, #744]	@ (8010364 <_tzset_unlocked_r+0x314>)
 801007a:	6520      	str	r0, [r4, #80]	@ 0x50
 801007c:	e9c3 2200 	strd	r2, r2, [r3]
 8010080:	214a      	movs	r1, #74	@ 0x4a
 8010082:	2200      	movs	r2, #0
 8010084:	2300      	movs	r3, #0
 8010086:	e9c4 0003 	strd	r0, r0, [r4, #12]
 801008a:	e9c4 0005 	strd	r0, r0, [r4, #20]
 801008e:	e9c4 000d 	strd	r0, r0, [r4, #52]	@ 0x34
 8010092:	e9c4 000f 	strd	r0, r0, [r4, #60]	@ 0x3c
 8010096:	e9c4 2308 	strd	r2, r3, [r4, #32]
 801009a:	e9c4 2312 	strd	r2, r3, [r4, #72]	@ 0x48
 801009e:	6828      	ldr	r0, [r5, #0]
 80100a0:	7221      	strb	r1, [r4, #8]
 80100a2:	f884 1030 	strb.w	r1, [r4, #48]	@ 0x30
 80100a6:	f7fe fb37 	bl	800e718 <free>
 80100aa:	602e      	str	r6, [r5, #0]
 80100ac:	b00d      	add	sp, #52	@ 0x34
 80100ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80100b2:	6829      	ldr	r1, [r5, #0]
 80100b4:	2900      	cmp	r1, #0
 80100b6:	f040 808e 	bne.w	80101d6 <_tzset_unlocked_r+0x186>
 80100ba:	6828      	ldr	r0, [r5, #0]
 80100bc:	f7fe fb2c 	bl	800e718 <free>
 80100c0:	4630      	mov	r0, r6
 80100c2:	f7f0 f8e5 	bl	8000290 <strlen>
 80100c6:	1c41      	adds	r1, r0, #1
 80100c8:	4638      	mov	r0, r7
 80100ca:	f7fe fb4f 	bl	800e76c <_malloc_r>
 80100ce:	6028      	str	r0, [r5, #0]
 80100d0:	2800      	cmp	r0, #0
 80100d2:	f040 8086 	bne.w	80101e2 <_tzset_unlocked_r+0x192>
 80100d6:	4aa2      	ldr	r2, [pc, #648]	@ (8010360 <_tzset_unlocked_r+0x310>)
 80100d8:	f8df 8288 	ldr.w	r8, [pc, #648]	@ 8010364 <_tzset_unlocked_r+0x314>
 80100dc:	f8df a278 	ldr.w	sl, [pc, #632]	@ 8010358 <_tzset_unlocked_r+0x308>
 80100e0:	2300      	movs	r3, #0
 80100e2:	6013      	str	r3, [r2, #0]
 80100e4:	4aa0      	ldr	r2, [pc, #640]	@ (8010368 <_tzset_unlocked_r+0x318>)
 80100e6:	f8ca 3000 	str.w	r3, [sl]
 80100ea:	2000      	movs	r0, #0
 80100ec:	2100      	movs	r1, #0
 80100ee:	e9c8 2200 	strd	r2, r2, [r8]
 80100f2:	e9c4 3303 	strd	r3, r3, [r4, #12]
 80100f6:	e9c4 3305 	strd	r3, r3, [r4, #20]
 80100fa:	e9c4 0108 	strd	r0, r1, [r4, #32]
 80100fe:	e9c4 330d 	strd	r3, r3, [r4, #52]	@ 0x34
 8010102:	e9c4 330f 	strd	r3, r3, [r4, #60]	@ 0x3c
 8010106:	e9c4 0112 	strd	r0, r1, [r4, #72]	@ 0x48
 801010a:	224a      	movs	r2, #74	@ 0x4a
 801010c:	7222      	strb	r2, [r4, #8]
 801010e:	62a3      	str	r3, [r4, #40]	@ 0x28
 8010110:	f884 2030 	strb.w	r2, [r4, #48]	@ 0x30
 8010114:	6523      	str	r3, [r4, #80]	@ 0x50
 8010116:	7833      	ldrb	r3, [r6, #0]
 8010118:	2b3a      	cmp	r3, #58	@ 0x3a
 801011a:	bf08      	it	eq
 801011c:	3601      	addeq	r6, #1
 801011e:	7833      	ldrb	r3, [r6, #0]
 8010120:	2b3c      	cmp	r3, #60	@ 0x3c
 8010122:	d162      	bne.n	80101ea <_tzset_unlocked_r+0x19a>
 8010124:	1c75      	adds	r5, r6, #1
 8010126:	4a91      	ldr	r2, [pc, #580]	@ (801036c <_tzset_unlocked_r+0x31c>)
 8010128:	4991      	ldr	r1, [pc, #580]	@ (8010370 <_tzset_unlocked_r+0x320>)
 801012a:	ab0a      	add	r3, sp, #40	@ 0x28
 801012c:	4628      	mov	r0, r5
 801012e:	f002 fe77 	bl	8012e20 <siscanf>
 8010132:	2800      	cmp	r0, #0
 8010134:	ddba      	ble.n	80100ac <_tzset_unlocked_r+0x5c>
 8010136:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010138:	1eda      	subs	r2, r3, #3
 801013a:	2a07      	cmp	r2, #7
 801013c:	d8b6      	bhi.n	80100ac <_tzset_unlocked_r+0x5c>
 801013e:	5ceb      	ldrb	r3, [r5, r3]
 8010140:	2b3e      	cmp	r3, #62	@ 0x3e
 8010142:	d1b3      	bne.n	80100ac <_tzset_unlocked_r+0x5c>
 8010144:	3602      	adds	r6, #2
 8010146:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010148:	18f5      	adds	r5, r6, r3
 801014a:	5cf3      	ldrb	r3, [r6, r3]
 801014c:	2b2d      	cmp	r3, #45	@ 0x2d
 801014e:	d15a      	bne.n	8010206 <_tzset_unlocked_r+0x1b6>
 8010150:	3501      	adds	r5, #1
 8010152:	f04f 39ff 	mov.w	r9, #4294967295
 8010156:	2300      	movs	r3, #0
 8010158:	f8ad 301e 	strh.w	r3, [sp, #30]
 801015c:	f8ad 3020 	strh.w	r3, [sp, #32]
 8010160:	af08      	add	r7, sp, #32
 8010162:	ab0a      	add	r3, sp, #40	@ 0x28
 8010164:	e9cd 3701 	strd	r3, r7, [sp, #4]
 8010168:	9303      	str	r3, [sp, #12]
 801016a:	f10d 031e 	add.w	r3, sp, #30
 801016e:	9300      	str	r3, [sp, #0]
 8010170:	4980      	ldr	r1, [pc, #512]	@ (8010374 <_tzset_unlocked_r+0x324>)
 8010172:	ab0a      	add	r3, sp, #40	@ 0x28
 8010174:	aa07      	add	r2, sp, #28
 8010176:	4628      	mov	r0, r5
 8010178:	f002 fe52 	bl	8012e20 <siscanf>
 801017c:	2800      	cmp	r0, #0
 801017e:	dd95      	ble.n	80100ac <_tzset_unlocked_r+0x5c>
 8010180:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8010184:	f8bd 6020 	ldrh.w	r6, [sp, #32]
 8010188:	223c      	movs	r2, #60	@ 0x3c
 801018a:	fb02 6603 	mla	r6, r2, r3, r6
 801018e:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 8010192:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 8010196:	fb02 6603 	mla	r6, r2, r3, r6
 801019a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801019c:	fb09 f606 	mul.w	r6, r9, r6
 80101a0:	eb05 0903 	add.w	r9, r5, r3
 80101a4:	5ceb      	ldrb	r3, [r5, r3]
 80101a6:	2b3c      	cmp	r3, #60	@ 0x3c
 80101a8:	f040 80ee 	bne.w	8010388 <_tzset_unlocked_r+0x338>
 80101ac:	f109 0501 	add.w	r5, r9, #1
 80101b0:	4a71      	ldr	r2, [pc, #452]	@ (8010378 <_tzset_unlocked_r+0x328>)
 80101b2:	496f      	ldr	r1, [pc, #444]	@ (8010370 <_tzset_unlocked_r+0x320>)
 80101b4:	ab0a      	add	r3, sp, #40	@ 0x28
 80101b6:	4628      	mov	r0, r5
 80101b8:	f002 fe32 	bl	8012e20 <siscanf>
 80101bc:	2800      	cmp	r0, #0
 80101be:	dc28      	bgt.n	8010212 <_tzset_unlocked_r+0x1c2>
 80101c0:	f899 3001 	ldrb.w	r3, [r9, #1]
 80101c4:	2b3e      	cmp	r3, #62	@ 0x3e
 80101c6:	d124      	bne.n	8010212 <_tzset_unlocked_r+0x1c2>
 80101c8:	4b68      	ldr	r3, [pc, #416]	@ (801036c <_tzset_unlocked_r+0x31c>)
 80101ca:	62a6      	str	r6, [r4, #40]	@ 0x28
 80101cc:	e9c8 3300 	strd	r3, r3, [r8]
 80101d0:	f8ca 6000 	str.w	r6, [sl]
 80101d4:	e76a      	b.n	80100ac <_tzset_unlocked_r+0x5c>
 80101d6:	f7ef fffb 	bl	80001d0 <strcmp>
 80101da:	2800      	cmp	r0, #0
 80101dc:	f47f af6d 	bne.w	80100ba <_tzset_unlocked_r+0x6a>
 80101e0:	e764      	b.n	80100ac <_tzset_unlocked_r+0x5c>
 80101e2:	4631      	mov	r1, r6
 80101e4:	f000 f9df 	bl	80105a6 <strcpy>
 80101e8:	e775      	b.n	80100d6 <_tzset_unlocked_r+0x86>
 80101ea:	4a60      	ldr	r2, [pc, #384]	@ (801036c <_tzset_unlocked_r+0x31c>)
 80101ec:	4963      	ldr	r1, [pc, #396]	@ (801037c <_tzset_unlocked_r+0x32c>)
 80101ee:	ab0a      	add	r3, sp, #40	@ 0x28
 80101f0:	4630      	mov	r0, r6
 80101f2:	f002 fe15 	bl	8012e20 <siscanf>
 80101f6:	2800      	cmp	r0, #0
 80101f8:	f77f af58 	ble.w	80100ac <_tzset_unlocked_r+0x5c>
 80101fc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80101fe:	3b03      	subs	r3, #3
 8010200:	2b07      	cmp	r3, #7
 8010202:	d9a0      	bls.n	8010146 <_tzset_unlocked_r+0xf6>
 8010204:	e752      	b.n	80100ac <_tzset_unlocked_r+0x5c>
 8010206:	2b2b      	cmp	r3, #43	@ 0x2b
 8010208:	bf08      	it	eq
 801020a:	3501      	addeq	r5, #1
 801020c:	f04f 0901 	mov.w	r9, #1
 8010210:	e7a1      	b.n	8010156 <_tzset_unlocked_r+0x106>
 8010212:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010214:	1eda      	subs	r2, r3, #3
 8010216:	2a07      	cmp	r2, #7
 8010218:	f63f af48 	bhi.w	80100ac <_tzset_unlocked_r+0x5c>
 801021c:	5ceb      	ldrb	r3, [r5, r3]
 801021e:	2b3e      	cmp	r3, #62	@ 0x3e
 8010220:	f47f af44 	bne.w	80100ac <_tzset_unlocked_r+0x5c>
 8010224:	f109 0902 	add.w	r9, r9, #2
 8010228:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801022a:	eb09 0503 	add.w	r5, r9, r3
 801022e:	f819 3003 	ldrb.w	r3, [r9, r3]
 8010232:	2b2d      	cmp	r3, #45	@ 0x2d
 8010234:	f040 80b7 	bne.w	80103a6 <_tzset_unlocked_r+0x356>
 8010238:	3501      	adds	r5, #1
 801023a:	f04f 39ff 	mov.w	r9, #4294967295
 801023e:	2300      	movs	r3, #0
 8010240:	f8ad 301c 	strh.w	r3, [sp, #28]
 8010244:	f8ad 301e 	strh.w	r3, [sp, #30]
 8010248:	f8ad 3020 	strh.w	r3, [sp, #32]
 801024c:	930a      	str	r3, [sp, #40]	@ 0x28
 801024e:	ab0a      	add	r3, sp, #40	@ 0x28
 8010250:	e9cd 7302 	strd	r7, r3, [sp, #8]
 8010254:	9301      	str	r3, [sp, #4]
 8010256:	f10d 031e 	add.w	r3, sp, #30
 801025a:	9300      	str	r3, [sp, #0]
 801025c:	4945      	ldr	r1, [pc, #276]	@ (8010374 <_tzset_unlocked_r+0x324>)
 801025e:	ab0a      	add	r3, sp, #40	@ 0x28
 8010260:	aa07      	add	r2, sp, #28
 8010262:	4628      	mov	r0, r5
 8010264:	f002 fddc 	bl	8012e20 <siscanf>
 8010268:	2800      	cmp	r0, #0
 801026a:	f300 80a2 	bgt.w	80103b2 <_tzset_unlocked_r+0x362>
 801026e:	f5a6 6361 	sub.w	r3, r6, #3600	@ 0xe10
 8010272:	9304      	str	r3, [sp, #16]
 8010274:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010276:	4627      	mov	r7, r4
 8010278:	441d      	add	r5, r3
 801027a:	f04f 0b00 	mov.w	fp, #0
 801027e:	782b      	ldrb	r3, [r5, #0]
 8010280:	2b2c      	cmp	r3, #44	@ 0x2c
 8010282:	bf08      	it	eq
 8010284:	3501      	addeq	r5, #1
 8010286:	f895 9000 	ldrb.w	r9, [r5]
 801028a:	f1b9 0f4d 	cmp.w	r9, #77	@ 0x4d
 801028e:	f040 80a3 	bne.w	80103d8 <_tzset_unlocked_r+0x388>
 8010292:	ab0a      	add	r3, sp, #40	@ 0x28
 8010294:	f10d 0226 	add.w	r2, sp, #38	@ 0x26
 8010298:	e9cd 3201 	strd	r3, r2, [sp, #4]
 801029c:	aa09      	add	r2, sp, #36	@ 0x24
 801029e:	9200      	str	r2, [sp, #0]
 80102a0:	4937      	ldr	r1, [pc, #220]	@ (8010380 <_tzset_unlocked_r+0x330>)
 80102a2:	9303      	str	r3, [sp, #12]
 80102a4:	f10d 0222 	add.w	r2, sp, #34	@ 0x22
 80102a8:	4628      	mov	r0, r5
 80102aa:	f002 fdb9 	bl	8012e20 <siscanf>
 80102ae:	2803      	cmp	r0, #3
 80102b0:	f47f aefc 	bne.w	80100ac <_tzset_unlocked_r+0x5c>
 80102b4:	f8bd 1022 	ldrh.w	r1, [sp, #34]	@ 0x22
 80102b8:	1e4b      	subs	r3, r1, #1
 80102ba:	2b0b      	cmp	r3, #11
 80102bc:	f63f aef6 	bhi.w	80100ac <_tzset_unlocked_r+0x5c>
 80102c0:	f8bd 2024 	ldrh.w	r2, [sp, #36]	@ 0x24
 80102c4:	1e53      	subs	r3, r2, #1
 80102c6:	2b04      	cmp	r3, #4
 80102c8:	f63f aef0 	bhi.w	80100ac <_tzset_unlocked_r+0x5c>
 80102cc:	f8bd 3026 	ldrh.w	r3, [sp, #38]	@ 0x26
 80102d0:	2b06      	cmp	r3, #6
 80102d2:	f63f aeeb 	bhi.w	80100ac <_tzset_unlocked_r+0x5c>
 80102d6:	e9c7 1203 	strd	r1, r2, [r7, #12]
 80102da:	f887 9008 	strb.w	r9, [r7, #8]
 80102de:	617b      	str	r3, [r7, #20]
 80102e0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80102e2:	eb05 0903 	add.w	r9, r5, r3
 80102e6:	2500      	movs	r5, #0
 80102e8:	f04f 0302 	mov.w	r3, #2
 80102ec:	f8ad 301c 	strh.w	r3, [sp, #28]
 80102f0:	f8ad 501e 	strh.w	r5, [sp, #30]
 80102f4:	f8ad 5020 	strh.w	r5, [sp, #32]
 80102f8:	950a      	str	r5, [sp, #40]	@ 0x28
 80102fa:	f899 3000 	ldrb.w	r3, [r9]
 80102fe:	2b2f      	cmp	r3, #47	@ 0x2f
 8010300:	f040 8096 	bne.w	8010430 <_tzset_unlocked_r+0x3e0>
 8010304:	ab0a      	add	r3, sp, #40	@ 0x28
 8010306:	aa08      	add	r2, sp, #32
 8010308:	e9cd 3201 	strd	r3, r2, [sp, #4]
 801030c:	f10d 021e 	add.w	r2, sp, #30
 8010310:	9200      	str	r2, [sp, #0]
 8010312:	491c      	ldr	r1, [pc, #112]	@ (8010384 <_tzset_unlocked_r+0x334>)
 8010314:	9303      	str	r3, [sp, #12]
 8010316:	aa07      	add	r2, sp, #28
 8010318:	4648      	mov	r0, r9
 801031a:	f002 fd81 	bl	8012e20 <siscanf>
 801031e:	42a8      	cmp	r0, r5
 8010320:	f300 8086 	bgt.w	8010430 <_tzset_unlocked_r+0x3e0>
 8010324:	214a      	movs	r1, #74	@ 0x4a
 8010326:	2200      	movs	r2, #0
 8010328:	2300      	movs	r3, #0
 801032a:	e9c4 5503 	strd	r5, r5, [r4, #12]
 801032e:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8010332:	e9c4 2308 	strd	r2, r3, [r4, #32]
 8010336:	e9c4 550d 	strd	r5, r5, [r4, #52]	@ 0x34
 801033a:	e9c4 550f 	strd	r5, r5, [r4, #60]	@ 0x3c
 801033e:	e9c4 2312 	strd	r2, r3, [r4, #72]	@ 0x48
 8010342:	7221      	strb	r1, [r4, #8]
 8010344:	62a5      	str	r5, [r4, #40]	@ 0x28
 8010346:	f884 1030 	strb.w	r1, [r4, #48]	@ 0x30
 801034a:	6525      	str	r5, [r4, #80]	@ 0x50
 801034c:	e6ae      	b.n	80100ac <_tzset_unlocked_r+0x5c>
 801034e:	bf00      	nop
 8010350:	0803f16c 	.word	0x0803f16c
 8010354:	20008d8c 	.word	0x20008d8c
 8010358:	20008da8 	.word	0x20008da8
 801035c:	0803f16f 	.word	0x0803f16f
 8010360:	20008dac 	.word	0x20008dac
 8010364:	20000058 	.word	0x20000058
 8010368:	0803f2f6 	.word	0x0803f2f6
 801036c:	20008d9c 	.word	0x20008d9c
 8010370:	0803f173 	.word	0x0803f173
 8010374:	0803f1a8 	.word	0x0803f1a8
 8010378:	20008d90 	.word	0x20008d90
 801037c:	0803f186 	.word	0x0803f186
 8010380:	0803f194 	.word	0x0803f194
 8010384:	0803f1a7 	.word	0x0803f1a7
 8010388:	4a3e      	ldr	r2, [pc, #248]	@ (8010484 <_tzset_unlocked_r+0x434>)
 801038a:	493f      	ldr	r1, [pc, #252]	@ (8010488 <_tzset_unlocked_r+0x438>)
 801038c:	ab0a      	add	r3, sp, #40	@ 0x28
 801038e:	4648      	mov	r0, r9
 8010390:	f002 fd46 	bl	8012e20 <siscanf>
 8010394:	2800      	cmp	r0, #0
 8010396:	f77f af17 	ble.w	80101c8 <_tzset_unlocked_r+0x178>
 801039a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801039c:	3b03      	subs	r3, #3
 801039e:	2b07      	cmp	r3, #7
 80103a0:	f67f af42 	bls.w	8010228 <_tzset_unlocked_r+0x1d8>
 80103a4:	e682      	b.n	80100ac <_tzset_unlocked_r+0x5c>
 80103a6:	2b2b      	cmp	r3, #43	@ 0x2b
 80103a8:	bf08      	it	eq
 80103aa:	3501      	addeq	r5, #1
 80103ac:	f04f 0901 	mov.w	r9, #1
 80103b0:	e745      	b.n	801023e <_tzset_unlocked_r+0x1ee>
 80103b2:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 80103b6:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 80103ba:	213c      	movs	r1, #60	@ 0x3c
 80103bc:	fb01 3302 	mla	r3, r1, r2, r3
 80103c0:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 80103c4:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 80103c8:	fb01 3302 	mla	r3, r1, r2, r3
 80103cc:	fb09 f303 	mul.w	r3, r9, r3
 80103d0:	e74f      	b.n	8010272 <_tzset_unlocked_r+0x222>
 80103d2:	f04f 0b01 	mov.w	fp, #1
 80103d6:	e752      	b.n	801027e <_tzset_unlocked_r+0x22e>
 80103d8:	f1b9 0f4a 	cmp.w	r9, #74	@ 0x4a
 80103dc:	bf06      	itte	eq
 80103de:	3501      	addeq	r5, #1
 80103e0:	464b      	moveq	r3, r9
 80103e2:	2344      	movne	r3, #68	@ 0x44
 80103e4:	220a      	movs	r2, #10
 80103e6:	a90b      	add	r1, sp, #44	@ 0x2c
 80103e8:	4628      	mov	r0, r5
 80103ea:	9305      	str	r3, [sp, #20]
 80103ec:	f002 fb0a 	bl	8012a04 <strtoul>
 80103f0:	f8dd 902c 	ldr.w	r9, [sp, #44]	@ 0x2c
 80103f4:	9b05      	ldr	r3, [sp, #20]
 80103f6:	f8ad 0026 	strh.w	r0, [sp, #38]	@ 0x26
 80103fa:	45a9      	cmp	r9, r5
 80103fc:	d114      	bne.n	8010428 <_tzset_unlocked_r+0x3d8>
 80103fe:	234d      	movs	r3, #77	@ 0x4d
 8010400:	f1bb 0f00 	cmp.w	fp, #0
 8010404:	d107      	bne.n	8010416 <_tzset_unlocked_r+0x3c6>
 8010406:	7223      	strb	r3, [r4, #8]
 8010408:	2103      	movs	r1, #3
 801040a:	2302      	movs	r3, #2
 801040c:	e9c4 1303 	strd	r1, r3, [r4, #12]
 8010410:	f8c4 b014 	str.w	fp, [r4, #20]
 8010414:	e767      	b.n	80102e6 <_tzset_unlocked_r+0x296>
 8010416:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
 801041a:	220b      	movs	r2, #11
 801041c:	2301      	movs	r3, #1
 801041e:	e9c4 230d 	strd	r2, r3, [r4, #52]	@ 0x34
 8010422:	2300      	movs	r3, #0
 8010424:	63e3      	str	r3, [r4, #60]	@ 0x3c
 8010426:	e75e      	b.n	80102e6 <_tzset_unlocked_r+0x296>
 8010428:	b280      	uxth	r0, r0
 801042a:	723b      	strb	r3, [r7, #8]
 801042c:	6178      	str	r0, [r7, #20]
 801042e:	e75a      	b.n	80102e6 <_tzset_unlocked_r+0x296>
 8010430:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 8010434:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 8010438:	213c      	movs	r1, #60	@ 0x3c
 801043a:	fb01 3302 	mla	r3, r1, r2, r3
 801043e:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 8010442:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 8010446:	fb01 3302 	mla	r3, r1, r2, r3
 801044a:	61bb      	str	r3, [r7, #24]
 801044c:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 801044e:	3728      	adds	r7, #40	@ 0x28
 8010450:	444d      	add	r5, r9
 8010452:	f1bb 0f00 	cmp.w	fp, #0
 8010456:	d0bc      	beq.n	80103d2 <_tzset_unlocked_r+0x382>
 8010458:	9b04      	ldr	r3, [sp, #16]
 801045a:	6523      	str	r3, [r4, #80]	@ 0x50
 801045c:	4b0b      	ldr	r3, [pc, #44]	@ (801048c <_tzset_unlocked_r+0x43c>)
 801045e:	f8c8 3000 	str.w	r3, [r8]
 8010462:	6860      	ldr	r0, [r4, #4]
 8010464:	4b07      	ldr	r3, [pc, #28]	@ (8010484 <_tzset_unlocked_r+0x434>)
 8010466:	62a6      	str	r6, [r4, #40]	@ 0x28
 8010468:	f8c8 3004 	str.w	r3, [r8, #4]
 801046c:	f7ff fd2a 	bl	800fec4 <__tzcalc_limits>
 8010470:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8010472:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8010474:	f8ca 2000 	str.w	r2, [sl]
 8010478:	1a9b      	subs	r3, r3, r2
 801047a:	4a05      	ldr	r2, [pc, #20]	@ (8010490 <_tzset_unlocked_r+0x440>)
 801047c:	bf18      	it	ne
 801047e:	2301      	movne	r3, #1
 8010480:	6013      	str	r3, [r2, #0]
 8010482:	e613      	b.n	80100ac <_tzset_unlocked_r+0x5c>
 8010484:	20008d90 	.word	0x20008d90
 8010488:	0803f186 	.word	0x0803f186
 801048c:	20008d9c 	.word	0x20008d9c
 8010490:	20008dac 	.word	0x20008dac

08010494 <_localeconv_r>:
 8010494:	4800      	ldr	r0, [pc, #0]	@ (8010498 <_localeconv_r+0x4>)
 8010496:	4770      	bx	lr
 8010498:	200001f8 	.word	0x200001f8

0801049c <_close_r>:
 801049c:	b538      	push	{r3, r4, r5, lr}
 801049e:	4d06      	ldr	r5, [pc, #24]	@ (80104b8 <_close_r+0x1c>)
 80104a0:	2300      	movs	r3, #0
 80104a2:	4604      	mov	r4, r0
 80104a4:	4608      	mov	r0, r1
 80104a6:	602b      	str	r3, [r5, #0]
 80104a8:	f7f2 fa76 	bl	8002998 <_close>
 80104ac:	1c43      	adds	r3, r0, #1
 80104ae:	d102      	bne.n	80104b6 <_close_r+0x1a>
 80104b0:	682b      	ldr	r3, [r5, #0]
 80104b2:	b103      	cbz	r3, 80104b6 <_close_r+0x1a>
 80104b4:	6023      	str	r3, [r4, #0]
 80104b6:	bd38      	pop	{r3, r4, r5, pc}
 80104b8:	20008db0 	.word	0x20008db0

080104bc <_lseek_r>:
 80104bc:	b538      	push	{r3, r4, r5, lr}
 80104be:	4d07      	ldr	r5, [pc, #28]	@ (80104dc <_lseek_r+0x20>)
 80104c0:	4604      	mov	r4, r0
 80104c2:	4608      	mov	r0, r1
 80104c4:	4611      	mov	r1, r2
 80104c6:	2200      	movs	r2, #0
 80104c8:	602a      	str	r2, [r5, #0]
 80104ca:	461a      	mov	r2, r3
 80104cc:	f7f2 fa8b 	bl	80029e6 <_lseek>
 80104d0:	1c43      	adds	r3, r0, #1
 80104d2:	d102      	bne.n	80104da <_lseek_r+0x1e>
 80104d4:	682b      	ldr	r3, [r5, #0]
 80104d6:	b103      	cbz	r3, 80104da <_lseek_r+0x1e>
 80104d8:	6023      	str	r3, [r4, #0]
 80104da:	bd38      	pop	{r3, r4, r5, pc}
 80104dc:	20008db0 	.word	0x20008db0

080104e0 <_read_r>:
 80104e0:	b538      	push	{r3, r4, r5, lr}
 80104e2:	4d07      	ldr	r5, [pc, #28]	@ (8010500 <_read_r+0x20>)
 80104e4:	4604      	mov	r4, r0
 80104e6:	4608      	mov	r0, r1
 80104e8:	4611      	mov	r1, r2
 80104ea:	2200      	movs	r2, #0
 80104ec:	602a      	str	r2, [r5, #0]
 80104ee:	461a      	mov	r2, r3
 80104f0:	f7f2 fa35 	bl	800295e <_read>
 80104f4:	1c43      	adds	r3, r0, #1
 80104f6:	d102      	bne.n	80104fe <_read_r+0x1e>
 80104f8:	682b      	ldr	r3, [r5, #0]
 80104fa:	b103      	cbz	r3, 80104fe <_read_r+0x1e>
 80104fc:	6023      	str	r3, [r4, #0]
 80104fe:	bd38      	pop	{r3, r4, r5, pc}
 8010500:	20008db0 	.word	0x20008db0

08010504 <_sbrk_r>:
 8010504:	b538      	push	{r3, r4, r5, lr}
 8010506:	4d06      	ldr	r5, [pc, #24]	@ (8010520 <_sbrk_r+0x1c>)
 8010508:	2300      	movs	r3, #0
 801050a:	4604      	mov	r4, r0
 801050c:	4608      	mov	r0, r1
 801050e:	602b      	str	r3, [r5, #0]
 8010510:	f7f2 fa76 	bl	8002a00 <_sbrk>
 8010514:	1c43      	adds	r3, r0, #1
 8010516:	d102      	bne.n	801051e <_sbrk_r+0x1a>
 8010518:	682b      	ldr	r3, [r5, #0]
 801051a:	b103      	cbz	r3, 801051e <_sbrk_r+0x1a>
 801051c:	6023      	str	r3, [r4, #0]
 801051e:	bd38      	pop	{r3, r4, r5, pc}
 8010520:	20008db0 	.word	0x20008db0

08010524 <_write_r>:
 8010524:	b538      	push	{r3, r4, r5, lr}
 8010526:	4d07      	ldr	r5, [pc, #28]	@ (8010544 <_write_r+0x20>)
 8010528:	4604      	mov	r4, r0
 801052a:	4608      	mov	r0, r1
 801052c:	4611      	mov	r1, r2
 801052e:	2200      	movs	r2, #0
 8010530:	602a      	str	r2, [r5, #0]
 8010532:	461a      	mov	r2, r3
 8010534:	f7f0 ffc6 	bl	80014c4 <_write>
 8010538:	1c43      	adds	r3, r0, #1
 801053a:	d102      	bne.n	8010542 <_write_r+0x1e>
 801053c:	682b      	ldr	r3, [r5, #0]
 801053e:	b103      	cbz	r3, 8010542 <_write_r+0x1e>
 8010540:	6023      	str	r3, [r4, #0]
 8010542:	bd38      	pop	{r3, r4, r5, pc}
 8010544:	20008db0 	.word	0x20008db0

08010548 <__errno>:
 8010548:	4b01      	ldr	r3, [pc, #4]	@ (8010550 <__errno+0x8>)
 801054a:	6818      	ldr	r0, [r3, #0]
 801054c:	4770      	bx	lr
 801054e:	bf00      	nop
 8010550:	20000060 	.word	0x20000060

08010554 <__libc_init_array>:
 8010554:	b570      	push	{r4, r5, r6, lr}
 8010556:	4d0d      	ldr	r5, [pc, #52]	@ (801058c <__libc_init_array+0x38>)
 8010558:	4c0d      	ldr	r4, [pc, #52]	@ (8010590 <__libc_init_array+0x3c>)
 801055a:	1b64      	subs	r4, r4, r5
 801055c:	10a4      	asrs	r4, r4, #2
 801055e:	2600      	movs	r6, #0
 8010560:	42a6      	cmp	r6, r4
 8010562:	d109      	bne.n	8010578 <__libc_init_array+0x24>
 8010564:	4d0b      	ldr	r5, [pc, #44]	@ (8010594 <__libc_init_array+0x40>)
 8010566:	4c0c      	ldr	r4, [pc, #48]	@ (8010598 <__libc_init_array+0x44>)
 8010568:	f003 fea6 	bl	80142b8 <_init>
 801056c:	1b64      	subs	r4, r4, r5
 801056e:	10a4      	asrs	r4, r4, #2
 8010570:	2600      	movs	r6, #0
 8010572:	42a6      	cmp	r6, r4
 8010574:	d105      	bne.n	8010582 <__libc_init_array+0x2e>
 8010576:	bd70      	pop	{r4, r5, r6, pc}
 8010578:	f855 3b04 	ldr.w	r3, [r5], #4
 801057c:	4798      	blx	r3
 801057e:	3601      	adds	r6, #1
 8010580:	e7ee      	b.n	8010560 <__libc_init_array+0xc>
 8010582:	f855 3b04 	ldr.w	r3, [r5], #4
 8010586:	4798      	blx	r3
 8010588:	3601      	adds	r6, #1
 801058a:	e7f2      	b.n	8010572 <__libc_init_array+0x1e>
 801058c:	0803f588 	.word	0x0803f588
 8010590:	0803f588 	.word	0x0803f588
 8010594:	0803f588 	.word	0x0803f588
 8010598:	0803f58c 	.word	0x0803f58c

0801059c <__retarget_lock_init_recursive>:
 801059c:	4770      	bx	lr

0801059e <__retarget_lock_acquire>:
 801059e:	4770      	bx	lr

080105a0 <__retarget_lock_acquire_recursive>:
 80105a0:	4770      	bx	lr

080105a2 <__retarget_lock_release>:
 80105a2:	4770      	bx	lr

080105a4 <__retarget_lock_release_recursive>:
 80105a4:	4770      	bx	lr

080105a6 <strcpy>:
 80105a6:	4603      	mov	r3, r0
 80105a8:	f811 2b01 	ldrb.w	r2, [r1], #1
 80105ac:	f803 2b01 	strb.w	r2, [r3], #1
 80105b0:	2a00      	cmp	r2, #0
 80105b2:	d1f9      	bne.n	80105a8 <strcpy+0x2>
 80105b4:	4770      	bx	lr

080105b6 <memcpy>:
 80105b6:	440a      	add	r2, r1
 80105b8:	4291      	cmp	r1, r2
 80105ba:	f100 33ff 	add.w	r3, r0, #4294967295
 80105be:	d100      	bne.n	80105c2 <memcpy+0xc>
 80105c0:	4770      	bx	lr
 80105c2:	b510      	push	{r4, lr}
 80105c4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80105c8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80105cc:	4291      	cmp	r1, r2
 80105ce:	d1f9      	bne.n	80105c4 <memcpy+0xe>
 80105d0:	bd10      	pop	{r4, pc}
	...

080105d4 <nanf>:
 80105d4:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80105dc <nanf+0x8>
 80105d8:	4770      	bx	lr
 80105da:	bf00      	nop
 80105dc:	7fc00000 	.word	0x7fc00000

080105e0 <div>:
 80105e0:	b510      	push	{r4, lr}
 80105e2:	fb91 f4f2 	sdiv	r4, r1, r2
 80105e6:	fb02 1114 	mls	r1, r2, r4, r1
 80105ea:	6004      	str	r4, [r0, #0]
 80105ec:	6041      	str	r1, [r0, #4]
 80105ee:	bd10      	pop	{r4, pc}

080105f0 <quorem>:
 80105f0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80105f4:	6903      	ldr	r3, [r0, #16]
 80105f6:	690c      	ldr	r4, [r1, #16]
 80105f8:	42a3      	cmp	r3, r4
 80105fa:	4607      	mov	r7, r0
 80105fc:	db7e      	blt.n	80106fc <quorem+0x10c>
 80105fe:	3c01      	subs	r4, #1
 8010600:	f101 0814 	add.w	r8, r1, #20
 8010604:	00a3      	lsls	r3, r4, #2
 8010606:	f100 0514 	add.w	r5, r0, #20
 801060a:	9300      	str	r3, [sp, #0]
 801060c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010610:	9301      	str	r3, [sp, #4]
 8010612:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8010616:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801061a:	3301      	adds	r3, #1
 801061c:	429a      	cmp	r2, r3
 801061e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8010622:	fbb2 f6f3 	udiv	r6, r2, r3
 8010626:	d32e      	bcc.n	8010686 <quorem+0x96>
 8010628:	f04f 0a00 	mov.w	sl, #0
 801062c:	46c4      	mov	ip, r8
 801062e:	46ae      	mov	lr, r5
 8010630:	46d3      	mov	fp, sl
 8010632:	f85c 3b04 	ldr.w	r3, [ip], #4
 8010636:	b298      	uxth	r0, r3
 8010638:	fb06 a000 	mla	r0, r6, r0, sl
 801063c:	0c02      	lsrs	r2, r0, #16
 801063e:	0c1b      	lsrs	r3, r3, #16
 8010640:	fb06 2303 	mla	r3, r6, r3, r2
 8010644:	f8de 2000 	ldr.w	r2, [lr]
 8010648:	b280      	uxth	r0, r0
 801064a:	b292      	uxth	r2, r2
 801064c:	1a12      	subs	r2, r2, r0
 801064e:	445a      	add	r2, fp
 8010650:	f8de 0000 	ldr.w	r0, [lr]
 8010654:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8010658:	b29b      	uxth	r3, r3
 801065a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 801065e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8010662:	b292      	uxth	r2, r2
 8010664:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8010668:	45e1      	cmp	r9, ip
 801066a:	f84e 2b04 	str.w	r2, [lr], #4
 801066e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8010672:	d2de      	bcs.n	8010632 <quorem+0x42>
 8010674:	9b00      	ldr	r3, [sp, #0]
 8010676:	58eb      	ldr	r3, [r5, r3]
 8010678:	b92b      	cbnz	r3, 8010686 <quorem+0x96>
 801067a:	9b01      	ldr	r3, [sp, #4]
 801067c:	3b04      	subs	r3, #4
 801067e:	429d      	cmp	r5, r3
 8010680:	461a      	mov	r2, r3
 8010682:	d32f      	bcc.n	80106e4 <quorem+0xf4>
 8010684:	613c      	str	r4, [r7, #16]
 8010686:	4638      	mov	r0, r7
 8010688:	f001 f954 	bl	8011934 <__mcmp>
 801068c:	2800      	cmp	r0, #0
 801068e:	db25      	blt.n	80106dc <quorem+0xec>
 8010690:	4629      	mov	r1, r5
 8010692:	2000      	movs	r0, #0
 8010694:	f858 2b04 	ldr.w	r2, [r8], #4
 8010698:	f8d1 c000 	ldr.w	ip, [r1]
 801069c:	fa1f fe82 	uxth.w	lr, r2
 80106a0:	fa1f f38c 	uxth.w	r3, ip
 80106a4:	eba3 030e 	sub.w	r3, r3, lr
 80106a8:	4403      	add	r3, r0
 80106aa:	0c12      	lsrs	r2, r2, #16
 80106ac:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80106b0:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80106b4:	b29b      	uxth	r3, r3
 80106b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80106ba:	45c1      	cmp	r9, r8
 80106bc:	f841 3b04 	str.w	r3, [r1], #4
 80106c0:	ea4f 4022 	mov.w	r0, r2, asr #16
 80106c4:	d2e6      	bcs.n	8010694 <quorem+0xa4>
 80106c6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80106ca:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80106ce:	b922      	cbnz	r2, 80106da <quorem+0xea>
 80106d0:	3b04      	subs	r3, #4
 80106d2:	429d      	cmp	r5, r3
 80106d4:	461a      	mov	r2, r3
 80106d6:	d30b      	bcc.n	80106f0 <quorem+0x100>
 80106d8:	613c      	str	r4, [r7, #16]
 80106da:	3601      	adds	r6, #1
 80106dc:	4630      	mov	r0, r6
 80106de:	b003      	add	sp, #12
 80106e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80106e4:	6812      	ldr	r2, [r2, #0]
 80106e6:	3b04      	subs	r3, #4
 80106e8:	2a00      	cmp	r2, #0
 80106ea:	d1cb      	bne.n	8010684 <quorem+0x94>
 80106ec:	3c01      	subs	r4, #1
 80106ee:	e7c6      	b.n	801067e <quorem+0x8e>
 80106f0:	6812      	ldr	r2, [r2, #0]
 80106f2:	3b04      	subs	r3, #4
 80106f4:	2a00      	cmp	r2, #0
 80106f6:	d1ef      	bne.n	80106d8 <quorem+0xe8>
 80106f8:	3c01      	subs	r4, #1
 80106fa:	e7ea      	b.n	80106d2 <quorem+0xe2>
 80106fc:	2000      	movs	r0, #0
 80106fe:	e7ee      	b.n	80106de <quorem+0xee>

08010700 <_dtoa_r>:
 8010700:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010704:	69c7      	ldr	r7, [r0, #28]
 8010706:	b097      	sub	sp, #92	@ 0x5c
 8010708:	ed8d 0b04 	vstr	d0, [sp, #16]
 801070c:	ec55 4b10 	vmov	r4, r5, d0
 8010710:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8010712:	9107      	str	r1, [sp, #28]
 8010714:	4681      	mov	r9, r0
 8010716:	920c      	str	r2, [sp, #48]	@ 0x30
 8010718:	9311      	str	r3, [sp, #68]	@ 0x44
 801071a:	b97f      	cbnz	r7, 801073c <_dtoa_r+0x3c>
 801071c:	2010      	movs	r0, #16
 801071e:	f7fd fff3 	bl	800e708 <malloc>
 8010722:	4602      	mov	r2, r0
 8010724:	f8c9 001c 	str.w	r0, [r9, #28]
 8010728:	b920      	cbnz	r0, 8010734 <_dtoa_r+0x34>
 801072a:	4ba9      	ldr	r3, [pc, #676]	@ (80109d0 <_dtoa_r+0x2d0>)
 801072c:	21ef      	movs	r1, #239	@ 0xef
 801072e:	48a9      	ldr	r0, [pc, #676]	@ (80109d4 <_dtoa_r+0x2d4>)
 8010730:	f002 fbae 	bl	8012e90 <__assert_func>
 8010734:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8010738:	6007      	str	r7, [r0, #0]
 801073a:	60c7      	str	r7, [r0, #12]
 801073c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8010740:	6819      	ldr	r1, [r3, #0]
 8010742:	b159      	cbz	r1, 801075c <_dtoa_r+0x5c>
 8010744:	685a      	ldr	r2, [r3, #4]
 8010746:	604a      	str	r2, [r1, #4]
 8010748:	2301      	movs	r3, #1
 801074a:	4093      	lsls	r3, r2
 801074c:	608b      	str	r3, [r1, #8]
 801074e:	4648      	mov	r0, r9
 8010750:	f000 fe74 	bl	801143c <_Bfree>
 8010754:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8010758:	2200      	movs	r2, #0
 801075a:	601a      	str	r2, [r3, #0]
 801075c:	1e2b      	subs	r3, r5, #0
 801075e:	bfb9      	ittee	lt
 8010760:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8010764:	9305      	strlt	r3, [sp, #20]
 8010766:	2300      	movge	r3, #0
 8010768:	6033      	strge	r3, [r6, #0]
 801076a:	9f05      	ldr	r7, [sp, #20]
 801076c:	4b9a      	ldr	r3, [pc, #616]	@ (80109d8 <_dtoa_r+0x2d8>)
 801076e:	bfbc      	itt	lt
 8010770:	2201      	movlt	r2, #1
 8010772:	6032      	strlt	r2, [r6, #0]
 8010774:	43bb      	bics	r3, r7
 8010776:	d112      	bne.n	801079e <_dtoa_r+0x9e>
 8010778:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801077a:	f242 730f 	movw	r3, #9999	@ 0x270f
 801077e:	6013      	str	r3, [r2, #0]
 8010780:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8010784:	4323      	orrs	r3, r4
 8010786:	f000 855a 	beq.w	801123e <_dtoa_r+0xb3e>
 801078a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801078c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80109ec <_dtoa_r+0x2ec>
 8010790:	2b00      	cmp	r3, #0
 8010792:	f000 855c 	beq.w	801124e <_dtoa_r+0xb4e>
 8010796:	f10a 0303 	add.w	r3, sl, #3
 801079a:	f000 bd56 	b.w	801124a <_dtoa_r+0xb4a>
 801079e:	ed9d 7b04 	vldr	d7, [sp, #16]
 80107a2:	2200      	movs	r2, #0
 80107a4:	ec51 0b17 	vmov	r0, r1, d7
 80107a8:	2300      	movs	r3, #0
 80107aa:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80107ae:	f7f0 f99b 	bl	8000ae8 <__aeabi_dcmpeq>
 80107b2:	4680      	mov	r8, r0
 80107b4:	b158      	cbz	r0, 80107ce <_dtoa_r+0xce>
 80107b6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80107b8:	2301      	movs	r3, #1
 80107ba:	6013      	str	r3, [r2, #0]
 80107bc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80107be:	b113      	cbz	r3, 80107c6 <_dtoa_r+0xc6>
 80107c0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80107c2:	4b86      	ldr	r3, [pc, #536]	@ (80109dc <_dtoa_r+0x2dc>)
 80107c4:	6013      	str	r3, [r2, #0]
 80107c6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 80109f0 <_dtoa_r+0x2f0>
 80107ca:	f000 bd40 	b.w	801124e <_dtoa_r+0xb4e>
 80107ce:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80107d2:	aa14      	add	r2, sp, #80	@ 0x50
 80107d4:	a915      	add	r1, sp, #84	@ 0x54
 80107d6:	4648      	mov	r0, r9
 80107d8:	f001 f9cc 	bl	8011b74 <__d2b>
 80107dc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80107e0:	9002      	str	r0, [sp, #8]
 80107e2:	2e00      	cmp	r6, #0
 80107e4:	d078      	beq.n	80108d8 <_dtoa_r+0x1d8>
 80107e6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80107e8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80107ec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80107f0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80107f4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80107f8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80107fc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8010800:	4619      	mov	r1, r3
 8010802:	2200      	movs	r2, #0
 8010804:	4b76      	ldr	r3, [pc, #472]	@ (80109e0 <_dtoa_r+0x2e0>)
 8010806:	f7ef fd4f 	bl	80002a8 <__aeabi_dsub>
 801080a:	a36b      	add	r3, pc, #428	@ (adr r3, 80109b8 <_dtoa_r+0x2b8>)
 801080c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010810:	f7ef ff02 	bl	8000618 <__aeabi_dmul>
 8010814:	a36a      	add	r3, pc, #424	@ (adr r3, 80109c0 <_dtoa_r+0x2c0>)
 8010816:	e9d3 2300 	ldrd	r2, r3, [r3]
 801081a:	f7ef fd47 	bl	80002ac <__adddf3>
 801081e:	4604      	mov	r4, r0
 8010820:	4630      	mov	r0, r6
 8010822:	460d      	mov	r5, r1
 8010824:	f7ef fe8e 	bl	8000544 <__aeabi_i2d>
 8010828:	a367      	add	r3, pc, #412	@ (adr r3, 80109c8 <_dtoa_r+0x2c8>)
 801082a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801082e:	f7ef fef3 	bl	8000618 <__aeabi_dmul>
 8010832:	4602      	mov	r2, r0
 8010834:	460b      	mov	r3, r1
 8010836:	4620      	mov	r0, r4
 8010838:	4629      	mov	r1, r5
 801083a:	f7ef fd37 	bl	80002ac <__adddf3>
 801083e:	4604      	mov	r4, r0
 8010840:	460d      	mov	r5, r1
 8010842:	f7f0 f999 	bl	8000b78 <__aeabi_d2iz>
 8010846:	2200      	movs	r2, #0
 8010848:	4607      	mov	r7, r0
 801084a:	2300      	movs	r3, #0
 801084c:	4620      	mov	r0, r4
 801084e:	4629      	mov	r1, r5
 8010850:	f7f0 f954 	bl	8000afc <__aeabi_dcmplt>
 8010854:	b140      	cbz	r0, 8010868 <_dtoa_r+0x168>
 8010856:	4638      	mov	r0, r7
 8010858:	f7ef fe74 	bl	8000544 <__aeabi_i2d>
 801085c:	4622      	mov	r2, r4
 801085e:	462b      	mov	r3, r5
 8010860:	f7f0 f942 	bl	8000ae8 <__aeabi_dcmpeq>
 8010864:	b900      	cbnz	r0, 8010868 <_dtoa_r+0x168>
 8010866:	3f01      	subs	r7, #1
 8010868:	2f16      	cmp	r7, #22
 801086a:	d852      	bhi.n	8010912 <_dtoa_r+0x212>
 801086c:	4b5d      	ldr	r3, [pc, #372]	@ (80109e4 <_dtoa_r+0x2e4>)
 801086e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8010872:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010876:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801087a:	f7f0 f93f 	bl	8000afc <__aeabi_dcmplt>
 801087e:	2800      	cmp	r0, #0
 8010880:	d049      	beq.n	8010916 <_dtoa_r+0x216>
 8010882:	3f01      	subs	r7, #1
 8010884:	2300      	movs	r3, #0
 8010886:	9310      	str	r3, [sp, #64]	@ 0x40
 8010888:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801088a:	1b9b      	subs	r3, r3, r6
 801088c:	1e5a      	subs	r2, r3, #1
 801088e:	bf45      	ittet	mi
 8010890:	f1c3 0301 	rsbmi	r3, r3, #1
 8010894:	9300      	strmi	r3, [sp, #0]
 8010896:	2300      	movpl	r3, #0
 8010898:	2300      	movmi	r3, #0
 801089a:	9206      	str	r2, [sp, #24]
 801089c:	bf54      	ite	pl
 801089e:	9300      	strpl	r3, [sp, #0]
 80108a0:	9306      	strmi	r3, [sp, #24]
 80108a2:	2f00      	cmp	r7, #0
 80108a4:	db39      	blt.n	801091a <_dtoa_r+0x21a>
 80108a6:	9b06      	ldr	r3, [sp, #24]
 80108a8:	970d      	str	r7, [sp, #52]	@ 0x34
 80108aa:	443b      	add	r3, r7
 80108ac:	9306      	str	r3, [sp, #24]
 80108ae:	2300      	movs	r3, #0
 80108b0:	9308      	str	r3, [sp, #32]
 80108b2:	9b07      	ldr	r3, [sp, #28]
 80108b4:	2b09      	cmp	r3, #9
 80108b6:	d863      	bhi.n	8010980 <_dtoa_r+0x280>
 80108b8:	2b05      	cmp	r3, #5
 80108ba:	bfc4      	itt	gt
 80108bc:	3b04      	subgt	r3, #4
 80108be:	9307      	strgt	r3, [sp, #28]
 80108c0:	9b07      	ldr	r3, [sp, #28]
 80108c2:	f1a3 0302 	sub.w	r3, r3, #2
 80108c6:	bfcc      	ite	gt
 80108c8:	2400      	movgt	r4, #0
 80108ca:	2401      	movle	r4, #1
 80108cc:	2b03      	cmp	r3, #3
 80108ce:	d863      	bhi.n	8010998 <_dtoa_r+0x298>
 80108d0:	e8df f003 	tbb	[pc, r3]
 80108d4:	2b375452 	.word	0x2b375452
 80108d8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80108dc:	441e      	add	r6, r3
 80108de:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80108e2:	2b20      	cmp	r3, #32
 80108e4:	bfc1      	itttt	gt
 80108e6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80108ea:	409f      	lslgt	r7, r3
 80108ec:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80108f0:	fa24 f303 	lsrgt.w	r3, r4, r3
 80108f4:	bfd6      	itet	le
 80108f6:	f1c3 0320 	rsble	r3, r3, #32
 80108fa:	ea47 0003 	orrgt.w	r0, r7, r3
 80108fe:	fa04 f003 	lslle.w	r0, r4, r3
 8010902:	f7ef fe0f 	bl	8000524 <__aeabi_ui2d>
 8010906:	2201      	movs	r2, #1
 8010908:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 801090c:	3e01      	subs	r6, #1
 801090e:	9212      	str	r2, [sp, #72]	@ 0x48
 8010910:	e776      	b.n	8010800 <_dtoa_r+0x100>
 8010912:	2301      	movs	r3, #1
 8010914:	e7b7      	b.n	8010886 <_dtoa_r+0x186>
 8010916:	9010      	str	r0, [sp, #64]	@ 0x40
 8010918:	e7b6      	b.n	8010888 <_dtoa_r+0x188>
 801091a:	9b00      	ldr	r3, [sp, #0]
 801091c:	1bdb      	subs	r3, r3, r7
 801091e:	9300      	str	r3, [sp, #0]
 8010920:	427b      	negs	r3, r7
 8010922:	9308      	str	r3, [sp, #32]
 8010924:	2300      	movs	r3, #0
 8010926:	930d      	str	r3, [sp, #52]	@ 0x34
 8010928:	e7c3      	b.n	80108b2 <_dtoa_r+0x1b2>
 801092a:	2301      	movs	r3, #1
 801092c:	9309      	str	r3, [sp, #36]	@ 0x24
 801092e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010930:	eb07 0b03 	add.w	fp, r7, r3
 8010934:	f10b 0301 	add.w	r3, fp, #1
 8010938:	2b01      	cmp	r3, #1
 801093a:	9303      	str	r3, [sp, #12]
 801093c:	bfb8      	it	lt
 801093e:	2301      	movlt	r3, #1
 8010940:	e006      	b.n	8010950 <_dtoa_r+0x250>
 8010942:	2301      	movs	r3, #1
 8010944:	9309      	str	r3, [sp, #36]	@ 0x24
 8010946:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010948:	2b00      	cmp	r3, #0
 801094a:	dd28      	ble.n	801099e <_dtoa_r+0x29e>
 801094c:	469b      	mov	fp, r3
 801094e:	9303      	str	r3, [sp, #12]
 8010950:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8010954:	2100      	movs	r1, #0
 8010956:	2204      	movs	r2, #4
 8010958:	f102 0514 	add.w	r5, r2, #20
 801095c:	429d      	cmp	r5, r3
 801095e:	d926      	bls.n	80109ae <_dtoa_r+0x2ae>
 8010960:	6041      	str	r1, [r0, #4]
 8010962:	4648      	mov	r0, r9
 8010964:	f000 fd2a 	bl	80113bc <_Balloc>
 8010968:	4682      	mov	sl, r0
 801096a:	2800      	cmp	r0, #0
 801096c:	d142      	bne.n	80109f4 <_dtoa_r+0x2f4>
 801096e:	4b1e      	ldr	r3, [pc, #120]	@ (80109e8 <_dtoa_r+0x2e8>)
 8010970:	4602      	mov	r2, r0
 8010972:	f240 11af 	movw	r1, #431	@ 0x1af
 8010976:	e6da      	b.n	801072e <_dtoa_r+0x2e>
 8010978:	2300      	movs	r3, #0
 801097a:	e7e3      	b.n	8010944 <_dtoa_r+0x244>
 801097c:	2300      	movs	r3, #0
 801097e:	e7d5      	b.n	801092c <_dtoa_r+0x22c>
 8010980:	2401      	movs	r4, #1
 8010982:	2300      	movs	r3, #0
 8010984:	9307      	str	r3, [sp, #28]
 8010986:	9409      	str	r4, [sp, #36]	@ 0x24
 8010988:	f04f 3bff 	mov.w	fp, #4294967295
 801098c:	2200      	movs	r2, #0
 801098e:	f8cd b00c 	str.w	fp, [sp, #12]
 8010992:	2312      	movs	r3, #18
 8010994:	920c      	str	r2, [sp, #48]	@ 0x30
 8010996:	e7db      	b.n	8010950 <_dtoa_r+0x250>
 8010998:	2301      	movs	r3, #1
 801099a:	9309      	str	r3, [sp, #36]	@ 0x24
 801099c:	e7f4      	b.n	8010988 <_dtoa_r+0x288>
 801099e:	f04f 0b01 	mov.w	fp, #1
 80109a2:	f8cd b00c 	str.w	fp, [sp, #12]
 80109a6:	465b      	mov	r3, fp
 80109a8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80109ac:	e7d0      	b.n	8010950 <_dtoa_r+0x250>
 80109ae:	3101      	adds	r1, #1
 80109b0:	0052      	lsls	r2, r2, #1
 80109b2:	e7d1      	b.n	8010958 <_dtoa_r+0x258>
 80109b4:	f3af 8000 	nop.w
 80109b8:	636f4361 	.word	0x636f4361
 80109bc:	3fd287a7 	.word	0x3fd287a7
 80109c0:	8b60c8b3 	.word	0x8b60c8b3
 80109c4:	3fc68a28 	.word	0x3fc68a28
 80109c8:	509f79fb 	.word	0x509f79fb
 80109cc:	3fd34413 	.word	0x3fd34413
 80109d0:	0803f1c7 	.word	0x0803f1c7
 80109d4:	0803f1de 	.word	0x0803f1de
 80109d8:	7ff00000 	.word	0x7ff00000
 80109dc:	0803f36e 	.word	0x0803f36e
 80109e0:	3ff80000 	.word	0x3ff80000
 80109e4:	0803f408 	.word	0x0803f408
 80109e8:	0803f236 	.word	0x0803f236
 80109ec:	0803f1c3 	.word	0x0803f1c3
 80109f0:	0803f36d 	.word	0x0803f36d
 80109f4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80109f8:	6018      	str	r0, [r3, #0]
 80109fa:	9b03      	ldr	r3, [sp, #12]
 80109fc:	2b0e      	cmp	r3, #14
 80109fe:	f200 80a1 	bhi.w	8010b44 <_dtoa_r+0x444>
 8010a02:	2c00      	cmp	r4, #0
 8010a04:	f000 809e 	beq.w	8010b44 <_dtoa_r+0x444>
 8010a08:	2f00      	cmp	r7, #0
 8010a0a:	dd33      	ble.n	8010a74 <_dtoa_r+0x374>
 8010a0c:	4b9c      	ldr	r3, [pc, #624]	@ (8010c80 <_dtoa_r+0x580>)
 8010a0e:	f007 020f 	and.w	r2, r7, #15
 8010a12:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010a16:	ed93 7b00 	vldr	d7, [r3]
 8010a1a:	05f8      	lsls	r0, r7, #23
 8010a1c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8010a20:	ea4f 1427 	mov.w	r4, r7, asr #4
 8010a24:	d516      	bpl.n	8010a54 <_dtoa_r+0x354>
 8010a26:	4b97      	ldr	r3, [pc, #604]	@ (8010c84 <_dtoa_r+0x584>)
 8010a28:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8010a2c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8010a30:	f7ef ff1c 	bl	800086c <__aeabi_ddiv>
 8010a34:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010a38:	f004 040f 	and.w	r4, r4, #15
 8010a3c:	2603      	movs	r6, #3
 8010a3e:	4d91      	ldr	r5, [pc, #580]	@ (8010c84 <_dtoa_r+0x584>)
 8010a40:	b954      	cbnz	r4, 8010a58 <_dtoa_r+0x358>
 8010a42:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8010a46:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010a4a:	f7ef ff0f 	bl	800086c <__aeabi_ddiv>
 8010a4e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010a52:	e028      	b.n	8010aa6 <_dtoa_r+0x3a6>
 8010a54:	2602      	movs	r6, #2
 8010a56:	e7f2      	b.n	8010a3e <_dtoa_r+0x33e>
 8010a58:	07e1      	lsls	r1, r4, #31
 8010a5a:	d508      	bpl.n	8010a6e <_dtoa_r+0x36e>
 8010a5c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8010a60:	e9d5 2300 	ldrd	r2, r3, [r5]
 8010a64:	f7ef fdd8 	bl	8000618 <__aeabi_dmul>
 8010a68:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8010a6c:	3601      	adds	r6, #1
 8010a6e:	1064      	asrs	r4, r4, #1
 8010a70:	3508      	adds	r5, #8
 8010a72:	e7e5      	b.n	8010a40 <_dtoa_r+0x340>
 8010a74:	f000 80af 	beq.w	8010bd6 <_dtoa_r+0x4d6>
 8010a78:	427c      	negs	r4, r7
 8010a7a:	4b81      	ldr	r3, [pc, #516]	@ (8010c80 <_dtoa_r+0x580>)
 8010a7c:	4d81      	ldr	r5, [pc, #516]	@ (8010c84 <_dtoa_r+0x584>)
 8010a7e:	f004 020f 	and.w	r2, r4, #15
 8010a82:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010a86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a8a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8010a8e:	f7ef fdc3 	bl	8000618 <__aeabi_dmul>
 8010a92:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010a96:	1124      	asrs	r4, r4, #4
 8010a98:	2300      	movs	r3, #0
 8010a9a:	2602      	movs	r6, #2
 8010a9c:	2c00      	cmp	r4, #0
 8010a9e:	f040 808f 	bne.w	8010bc0 <_dtoa_r+0x4c0>
 8010aa2:	2b00      	cmp	r3, #0
 8010aa4:	d1d3      	bne.n	8010a4e <_dtoa_r+0x34e>
 8010aa6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8010aa8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8010aac:	2b00      	cmp	r3, #0
 8010aae:	f000 8094 	beq.w	8010bda <_dtoa_r+0x4da>
 8010ab2:	4b75      	ldr	r3, [pc, #468]	@ (8010c88 <_dtoa_r+0x588>)
 8010ab4:	2200      	movs	r2, #0
 8010ab6:	4620      	mov	r0, r4
 8010ab8:	4629      	mov	r1, r5
 8010aba:	f7f0 f81f 	bl	8000afc <__aeabi_dcmplt>
 8010abe:	2800      	cmp	r0, #0
 8010ac0:	f000 808b 	beq.w	8010bda <_dtoa_r+0x4da>
 8010ac4:	9b03      	ldr	r3, [sp, #12]
 8010ac6:	2b00      	cmp	r3, #0
 8010ac8:	f000 8087 	beq.w	8010bda <_dtoa_r+0x4da>
 8010acc:	f1bb 0f00 	cmp.w	fp, #0
 8010ad0:	dd34      	ble.n	8010b3c <_dtoa_r+0x43c>
 8010ad2:	4620      	mov	r0, r4
 8010ad4:	4b6d      	ldr	r3, [pc, #436]	@ (8010c8c <_dtoa_r+0x58c>)
 8010ad6:	2200      	movs	r2, #0
 8010ad8:	4629      	mov	r1, r5
 8010ada:	f7ef fd9d 	bl	8000618 <__aeabi_dmul>
 8010ade:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010ae2:	f107 38ff 	add.w	r8, r7, #4294967295
 8010ae6:	3601      	adds	r6, #1
 8010ae8:	465c      	mov	r4, fp
 8010aea:	4630      	mov	r0, r6
 8010aec:	f7ef fd2a 	bl	8000544 <__aeabi_i2d>
 8010af0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010af4:	f7ef fd90 	bl	8000618 <__aeabi_dmul>
 8010af8:	4b65      	ldr	r3, [pc, #404]	@ (8010c90 <_dtoa_r+0x590>)
 8010afa:	2200      	movs	r2, #0
 8010afc:	f7ef fbd6 	bl	80002ac <__adddf3>
 8010b00:	4605      	mov	r5, r0
 8010b02:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8010b06:	2c00      	cmp	r4, #0
 8010b08:	d16a      	bne.n	8010be0 <_dtoa_r+0x4e0>
 8010b0a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010b0e:	4b61      	ldr	r3, [pc, #388]	@ (8010c94 <_dtoa_r+0x594>)
 8010b10:	2200      	movs	r2, #0
 8010b12:	f7ef fbc9 	bl	80002a8 <__aeabi_dsub>
 8010b16:	4602      	mov	r2, r0
 8010b18:	460b      	mov	r3, r1
 8010b1a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8010b1e:	462a      	mov	r2, r5
 8010b20:	4633      	mov	r3, r6
 8010b22:	f7f0 f809 	bl	8000b38 <__aeabi_dcmpgt>
 8010b26:	2800      	cmp	r0, #0
 8010b28:	f040 8298 	bne.w	801105c <_dtoa_r+0x95c>
 8010b2c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010b30:	462a      	mov	r2, r5
 8010b32:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8010b36:	f7ef ffe1 	bl	8000afc <__aeabi_dcmplt>
 8010b3a:	bb38      	cbnz	r0, 8010b8c <_dtoa_r+0x48c>
 8010b3c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8010b40:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8010b44:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8010b46:	2b00      	cmp	r3, #0
 8010b48:	f2c0 8157 	blt.w	8010dfa <_dtoa_r+0x6fa>
 8010b4c:	2f0e      	cmp	r7, #14
 8010b4e:	f300 8154 	bgt.w	8010dfa <_dtoa_r+0x6fa>
 8010b52:	4b4b      	ldr	r3, [pc, #300]	@ (8010c80 <_dtoa_r+0x580>)
 8010b54:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8010b58:	ed93 7b00 	vldr	d7, [r3]
 8010b5c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010b5e:	2b00      	cmp	r3, #0
 8010b60:	ed8d 7b00 	vstr	d7, [sp]
 8010b64:	f280 80e5 	bge.w	8010d32 <_dtoa_r+0x632>
 8010b68:	9b03      	ldr	r3, [sp, #12]
 8010b6a:	2b00      	cmp	r3, #0
 8010b6c:	f300 80e1 	bgt.w	8010d32 <_dtoa_r+0x632>
 8010b70:	d10c      	bne.n	8010b8c <_dtoa_r+0x48c>
 8010b72:	4b48      	ldr	r3, [pc, #288]	@ (8010c94 <_dtoa_r+0x594>)
 8010b74:	2200      	movs	r2, #0
 8010b76:	ec51 0b17 	vmov	r0, r1, d7
 8010b7a:	f7ef fd4d 	bl	8000618 <__aeabi_dmul>
 8010b7e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010b82:	f7ef ffcf 	bl	8000b24 <__aeabi_dcmpge>
 8010b86:	2800      	cmp	r0, #0
 8010b88:	f000 8266 	beq.w	8011058 <_dtoa_r+0x958>
 8010b8c:	2400      	movs	r4, #0
 8010b8e:	4625      	mov	r5, r4
 8010b90:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010b92:	4656      	mov	r6, sl
 8010b94:	ea6f 0803 	mvn.w	r8, r3
 8010b98:	2700      	movs	r7, #0
 8010b9a:	4621      	mov	r1, r4
 8010b9c:	4648      	mov	r0, r9
 8010b9e:	f000 fc4d 	bl	801143c <_Bfree>
 8010ba2:	2d00      	cmp	r5, #0
 8010ba4:	f000 80bd 	beq.w	8010d22 <_dtoa_r+0x622>
 8010ba8:	b12f      	cbz	r7, 8010bb6 <_dtoa_r+0x4b6>
 8010baa:	42af      	cmp	r7, r5
 8010bac:	d003      	beq.n	8010bb6 <_dtoa_r+0x4b6>
 8010bae:	4639      	mov	r1, r7
 8010bb0:	4648      	mov	r0, r9
 8010bb2:	f000 fc43 	bl	801143c <_Bfree>
 8010bb6:	4629      	mov	r1, r5
 8010bb8:	4648      	mov	r0, r9
 8010bba:	f000 fc3f 	bl	801143c <_Bfree>
 8010bbe:	e0b0      	b.n	8010d22 <_dtoa_r+0x622>
 8010bc0:	07e2      	lsls	r2, r4, #31
 8010bc2:	d505      	bpl.n	8010bd0 <_dtoa_r+0x4d0>
 8010bc4:	e9d5 2300 	ldrd	r2, r3, [r5]
 8010bc8:	f7ef fd26 	bl	8000618 <__aeabi_dmul>
 8010bcc:	3601      	adds	r6, #1
 8010bce:	2301      	movs	r3, #1
 8010bd0:	1064      	asrs	r4, r4, #1
 8010bd2:	3508      	adds	r5, #8
 8010bd4:	e762      	b.n	8010a9c <_dtoa_r+0x39c>
 8010bd6:	2602      	movs	r6, #2
 8010bd8:	e765      	b.n	8010aa6 <_dtoa_r+0x3a6>
 8010bda:	9c03      	ldr	r4, [sp, #12]
 8010bdc:	46b8      	mov	r8, r7
 8010bde:	e784      	b.n	8010aea <_dtoa_r+0x3ea>
 8010be0:	4b27      	ldr	r3, [pc, #156]	@ (8010c80 <_dtoa_r+0x580>)
 8010be2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8010be4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8010be8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8010bec:	4454      	add	r4, sl
 8010bee:	2900      	cmp	r1, #0
 8010bf0:	d054      	beq.n	8010c9c <_dtoa_r+0x59c>
 8010bf2:	4929      	ldr	r1, [pc, #164]	@ (8010c98 <_dtoa_r+0x598>)
 8010bf4:	2000      	movs	r0, #0
 8010bf6:	f7ef fe39 	bl	800086c <__aeabi_ddiv>
 8010bfa:	4633      	mov	r3, r6
 8010bfc:	462a      	mov	r2, r5
 8010bfe:	f7ef fb53 	bl	80002a8 <__aeabi_dsub>
 8010c02:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8010c06:	4656      	mov	r6, sl
 8010c08:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010c0c:	f7ef ffb4 	bl	8000b78 <__aeabi_d2iz>
 8010c10:	4605      	mov	r5, r0
 8010c12:	f7ef fc97 	bl	8000544 <__aeabi_i2d>
 8010c16:	4602      	mov	r2, r0
 8010c18:	460b      	mov	r3, r1
 8010c1a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010c1e:	f7ef fb43 	bl	80002a8 <__aeabi_dsub>
 8010c22:	3530      	adds	r5, #48	@ 0x30
 8010c24:	4602      	mov	r2, r0
 8010c26:	460b      	mov	r3, r1
 8010c28:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8010c2c:	f806 5b01 	strb.w	r5, [r6], #1
 8010c30:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8010c34:	f7ef ff62 	bl	8000afc <__aeabi_dcmplt>
 8010c38:	2800      	cmp	r0, #0
 8010c3a:	d172      	bne.n	8010d22 <_dtoa_r+0x622>
 8010c3c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010c40:	4911      	ldr	r1, [pc, #68]	@ (8010c88 <_dtoa_r+0x588>)
 8010c42:	2000      	movs	r0, #0
 8010c44:	f7ef fb30 	bl	80002a8 <__aeabi_dsub>
 8010c48:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8010c4c:	f7ef ff56 	bl	8000afc <__aeabi_dcmplt>
 8010c50:	2800      	cmp	r0, #0
 8010c52:	f040 80b4 	bne.w	8010dbe <_dtoa_r+0x6be>
 8010c56:	42a6      	cmp	r6, r4
 8010c58:	f43f af70 	beq.w	8010b3c <_dtoa_r+0x43c>
 8010c5c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8010c60:	4b0a      	ldr	r3, [pc, #40]	@ (8010c8c <_dtoa_r+0x58c>)
 8010c62:	2200      	movs	r2, #0
 8010c64:	f7ef fcd8 	bl	8000618 <__aeabi_dmul>
 8010c68:	4b08      	ldr	r3, [pc, #32]	@ (8010c8c <_dtoa_r+0x58c>)
 8010c6a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8010c6e:	2200      	movs	r2, #0
 8010c70:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010c74:	f7ef fcd0 	bl	8000618 <__aeabi_dmul>
 8010c78:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010c7c:	e7c4      	b.n	8010c08 <_dtoa_r+0x508>
 8010c7e:	bf00      	nop
 8010c80:	0803f408 	.word	0x0803f408
 8010c84:	0803f3e0 	.word	0x0803f3e0
 8010c88:	3ff00000 	.word	0x3ff00000
 8010c8c:	40240000 	.word	0x40240000
 8010c90:	401c0000 	.word	0x401c0000
 8010c94:	40140000 	.word	0x40140000
 8010c98:	3fe00000 	.word	0x3fe00000
 8010c9c:	4631      	mov	r1, r6
 8010c9e:	4628      	mov	r0, r5
 8010ca0:	f7ef fcba 	bl	8000618 <__aeabi_dmul>
 8010ca4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8010ca8:	9413      	str	r4, [sp, #76]	@ 0x4c
 8010caa:	4656      	mov	r6, sl
 8010cac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010cb0:	f7ef ff62 	bl	8000b78 <__aeabi_d2iz>
 8010cb4:	4605      	mov	r5, r0
 8010cb6:	f7ef fc45 	bl	8000544 <__aeabi_i2d>
 8010cba:	4602      	mov	r2, r0
 8010cbc:	460b      	mov	r3, r1
 8010cbe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010cc2:	f7ef faf1 	bl	80002a8 <__aeabi_dsub>
 8010cc6:	3530      	adds	r5, #48	@ 0x30
 8010cc8:	f806 5b01 	strb.w	r5, [r6], #1
 8010ccc:	4602      	mov	r2, r0
 8010cce:	460b      	mov	r3, r1
 8010cd0:	42a6      	cmp	r6, r4
 8010cd2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8010cd6:	f04f 0200 	mov.w	r2, #0
 8010cda:	d124      	bne.n	8010d26 <_dtoa_r+0x626>
 8010cdc:	4baf      	ldr	r3, [pc, #700]	@ (8010f9c <_dtoa_r+0x89c>)
 8010cde:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8010ce2:	f7ef fae3 	bl	80002ac <__adddf3>
 8010ce6:	4602      	mov	r2, r0
 8010ce8:	460b      	mov	r3, r1
 8010cea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010cee:	f7ef ff23 	bl	8000b38 <__aeabi_dcmpgt>
 8010cf2:	2800      	cmp	r0, #0
 8010cf4:	d163      	bne.n	8010dbe <_dtoa_r+0x6be>
 8010cf6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8010cfa:	49a8      	ldr	r1, [pc, #672]	@ (8010f9c <_dtoa_r+0x89c>)
 8010cfc:	2000      	movs	r0, #0
 8010cfe:	f7ef fad3 	bl	80002a8 <__aeabi_dsub>
 8010d02:	4602      	mov	r2, r0
 8010d04:	460b      	mov	r3, r1
 8010d06:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010d0a:	f7ef fef7 	bl	8000afc <__aeabi_dcmplt>
 8010d0e:	2800      	cmp	r0, #0
 8010d10:	f43f af14 	beq.w	8010b3c <_dtoa_r+0x43c>
 8010d14:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8010d16:	1e73      	subs	r3, r6, #1
 8010d18:	9313      	str	r3, [sp, #76]	@ 0x4c
 8010d1a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8010d1e:	2b30      	cmp	r3, #48	@ 0x30
 8010d20:	d0f8      	beq.n	8010d14 <_dtoa_r+0x614>
 8010d22:	4647      	mov	r7, r8
 8010d24:	e03b      	b.n	8010d9e <_dtoa_r+0x69e>
 8010d26:	4b9e      	ldr	r3, [pc, #632]	@ (8010fa0 <_dtoa_r+0x8a0>)
 8010d28:	f7ef fc76 	bl	8000618 <__aeabi_dmul>
 8010d2c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010d30:	e7bc      	b.n	8010cac <_dtoa_r+0x5ac>
 8010d32:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8010d36:	4656      	mov	r6, sl
 8010d38:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010d3c:	4620      	mov	r0, r4
 8010d3e:	4629      	mov	r1, r5
 8010d40:	f7ef fd94 	bl	800086c <__aeabi_ddiv>
 8010d44:	f7ef ff18 	bl	8000b78 <__aeabi_d2iz>
 8010d48:	4680      	mov	r8, r0
 8010d4a:	f7ef fbfb 	bl	8000544 <__aeabi_i2d>
 8010d4e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010d52:	f7ef fc61 	bl	8000618 <__aeabi_dmul>
 8010d56:	4602      	mov	r2, r0
 8010d58:	460b      	mov	r3, r1
 8010d5a:	4620      	mov	r0, r4
 8010d5c:	4629      	mov	r1, r5
 8010d5e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8010d62:	f7ef faa1 	bl	80002a8 <__aeabi_dsub>
 8010d66:	f806 4b01 	strb.w	r4, [r6], #1
 8010d6a:	9d03      	ldr	r5, [sp, #12]
 8010d6c:	eba6 040a 	sub.w	r4, r6, sl
 8010d70:	42a5      	cmp	r5, r4
 8010d72:	4602      	mov	r2, r0
 8010d74:	460b      	mov	r3, r1
 8010d76:	d133      	bne.n	8010de0 <_dtoa_r+0x6e0>
 8010d78:	f7ef fa98 	bl	80002ac <__adddf3>
 8010d7c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010d80:	4604      	mov	r4, r0
 8010d82:	460d      	mov	r5, r1
 8010d84:	f7ef fed8 	bl	8000b38 <__aeabi_dcmpgt>
 8010d88:	b9c0      	cbnz	r0, 8010dbc <_dtoa_r+0x6bc>
 8010d8a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010d8e:	4620      	mov	r0, r4
 8010d90:	4629      	mov	r1, r5
 8010d92:	f7ef fea9 	bl	8000ae8 <__aeabi_dcmpeq>
 8010d96:	b110      	cbz	r0, 8010d9e <_dtoa_r+0x69e>
 8010d98:	f018 0f01 	tst.w	r8, #1
 8010d9c:	d10e      	bne.n	8010dbc <_dtoa_r+0x6bc>
 8010d9e:	9902      	ldr	r1, [sp, #8]
 8010da0:	4648      	mov	r0, r9
 8010da2:	f000 fb4b 	bl	801143c <_Bfree>
 8010da6:	2300      	movs	r3, #0
 8010da8:	7033      	strb	r3, [r6, #0]
 8010daa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8010dac:	3701      	adds	r7, #1
 8010dae:	601f      	str	r7, [r3, #0]
 8010db0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8010db2:	2b00      	cmp	r3, #0
 8010db4:	f000 824b 	beq.w	801124e <_dtoa_r+0xb4e>
 8010db8:	601e      	str	r6, [r3, #0]
 8010dba:	e248      	b.n	801124e <_dtoa_r+0xb4e>
 8010dbc:	46b8      	mov	r8, r7
 8010dbe:	4633      	mov	r3, r6
 8010dc0:	461e      	mov	r6, r3
 8010dc2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8010dc6:	2a39      	cmp	r2, #57	@ 0x39
 8010dc8:	d106      	bne.n	8010dd8 <_dtoa_r+0x6d8>
 8010dca:	459a      	cmp	sl, r3
 8010dcc:	d1f8      	bne.n	8010dc0 <_dtoa_r+0x6c0>
 8010dce:	2230      	movs	r2, #48	@ 0x30
 8010dd0:	f108 0801 	add.w	r8, r8, #1
 8010dd4:	f88a 2000 	strb.w	r2, [sl]
 8010dd8:	781a      	ldrb	r2, [r3, #0]
 8010dda:	3201      	adds	r2, #1
 8010ddc:	701a      	strb	r2, [r3, #0]
 8010dde:	e7a0      	b.n	8010d22 <_dtoa_r+0x622>
 8010de0:	4b6f      	ldr	r3, [pc, #444]	@ (8010fa0 <_dtoa_r+0x8a0>)
 8010de2:	2200      	movs	r2, #0
 8010de4:	f7ef fc18 	bl	8000618 <__aeabi_dmul>
 8010de8:	2200      	movs	r2, #0
 8010dea:	2300      	movs	r3, #0
 8010dec:	4604      	mov	r4, r0
 8010dee:	460d      	mov	r5, r1
 8010df0:	f7ef fe7a 	bl	8000ae8 <__aeabi_dcmpeq>
 8010df4:	2800      	cmp	r0, #0
 8010df6:	d09f      	beq.n	8010d38 <_dtoa_r+0x638>
 8010df8:	e7d1      	b.n	8010d9e <_dtoa_r+0x69e>
 8010dfa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010dfc:	2a00      	cmp	r2, #0
 8010dfe:	f000 80ea 	beq.w	8010fd6 <_dtoa_r+0x8d6>
 8010e02:	9a07      	ldr	r2, [sp, #28]
 8010e04:	2a01      	cmp	r2, #1
 8010e06:	f300 80cd 	bgt.w	8010fa4 <_dtoa_r+0x8a4>
 8010e0a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8010e0c:	2a00      	cmp	r2, #0
 8010e0e:	f000 80c1 	beq.w	8010f94 <_dtoa_r+0x894>
 8010e12:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8010e16:	9c08      	ldr	r4, [sp, #32]
 8010e18:	9e00      	ldr	r6, [sp, #0]
 8010e1a:	9a00      	ldr	r2, [sp, #0]
 8010e1c:	441a      	add	r2, r3
 8010e1e:	9200      	str	r2, [sp, #0]
 8010e20:	9a06      	ldr	r2, [sp, #24]
 8010e22:	2101      	movs	r1, #1
 8010e24:	441a      	add	r2, r3
 8010e26:	4648      	mov	r0, r9
 8010e28:	9206      	str	r2, [sp, #24]
 8010e2a:	f000 fc05 	bl	8011638 <__i2b>
 8010e2e:	4605      	mov	r5, r0
 8010e30:	b166      	cbz	r6, 8010e4c <_dtoa_r+0x74c>
 8010e32:	9b06      	ldr	r3, [sp, #24]
 8010e34:	2b00      	cmp	r3, #0
 8010e36:	dd09      	ble.n	8010e4c <_dtoa_r+0x74c>
 8010e38:	42b3      	cmp	r3, r6
 8010e3a:	9a00      	ldr	r2, [sp, #0]
 8010e3c:	bfa8      	it	ge
 8010e3e:	4633      	movge	r3, r6
 8010e40:	1ad2      	subs	r2, r2, r3
 8010e42:	9200      	str	r2, [sp, #0]
 8010e44:	9a06      	ldr	r2, [sp, #24]
 8010e46:	1af6      	subs	r6, r6, r3
 8010e48:	1ad3      	subs	r3, r2, r3
 8010e4a:	9306      	str	r3, [sp, #24]
 8010e4c:	9b08      	ldr	r3, [sp, #32]
 8010e4e:	b30b      	cbz	r3, 8010e94 <_dtoa_r+0x794>
 8010e50:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010e52:	2b00      	cmp	r3, #0
 8010e54:	f000 80c6 	beq.w	8010fe4 <_dtoa_r+0x8e4>
 8010e58:	2c00      	cmp	r4, #0
 8010e5a:	f000 80c0 	beq.w	8010fde <_dtoa_r+0x8de>
 8010e5e:	4629      	mov	r1, r5
 8010e60:	4622      	mov	r2, r4
 8010e62:	4648      	mov	r0, r9
 8010e64:	f000 fca0 	bl	80117a8 <__pow5mult>
 8010e68:	9a02      	ldr	r2, [sp, #8]
 8010e6a:	4601      	mov	r1, r0
 8010e6c:	4605      	mov	r5, r0
 8010e6e:	4648      	mov	r0, r9
 8010e70:	f000 fbf8 	bl	8011664 <__multiply>
 8010e74:	9902      	ldr	r1, [sp, #8]
 8010e76:	4680      	mov	r8, r0
 8010e78:	4648      	mov	r0, r9
 8010e7a:	f000 fadf 	bl	801143c <_Bfree>
 8010e7e:	9b08      	ldr	r3, [sp, #32]
 8010e80:	1b1b      	subs	r3, r3, r4
 8010e82:	9308      	str	r3, [sp, #32]
 8010e84:	f000 80b1 	beq.w	8010fea <_dtoa_r+0x8ea>
 8010e88:	9a08      	ldr	r2, [sp, #32]
 8010e8a:	4641      	mov	r1, r8
 8010e8c:	4648      	mov	r0, r9
 8010e8e:	f000 fc8b 	bl	80117a8 <__pow5mult>
 8010e92:	9002      	str	r0, [sp, #8]
 8010e94:	2101      	movs	r1, #1
 8010e96:	4648      	mov	r0, r9
 8010e98:	f000 fbce 	bl	8011638 <__i2b>
 8010e9c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8010e9e:	4604      	mov	r4, r0
 8010ea0:	2b00      	cmp	r3, #0
 8010ea2:	f000 81d8 	beq.w	8011256 <_dtoa_r+0xb56>
 8010ea6:	461a      	mov	r2, r3
 8010ea8:	4601      	mov	r1, r0
 8010eaa:	4648      	mov	r0, r9
 8010eac:	f000 fc7c 	bl	80117a8 <__pow5mult>
 8010eb0:	9b07      	ldr	r3, [sp, #28]
 8010eb2:	2b01      	cmp	r3, #1
 8010eb4:	4604      	mov	r4, r0
 8010eb6:	f300 809f 	bgt.w	8010ff8 <_dtoa_r+0x8f8>
 8010eba:	9b04      	ldr	r3, [sp, #16]
 8010ebc:	2b00      	cmp	r3, #0
 8010ebe:	f040 8097 	bne.w	8010ff0 <_dtoa_r+0x8f0>
 8010ec2:	9b05      	ldr	r3, [sp, #20]
 8010ec4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010ec8:	2b00      	cmp	r3, #0
 8010eca:	f040 8093 	bne.w	8010ff4 <_dtoa_r+0x8f4>
 8010ece:	9b05      	ldr	r3, [sp, #20]
 8010ed0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8010ed4:	0d1b      	lsrs	r3, r3, #20
 8010ed6:	051b      	lsls	r3, r3, #20
 8010ed8:	b133      	cbz	r3, 8010ee8 <_dtoa_r+0x7e8>
 8010eda:	9b00      	ldr	r3, [sp, #0]
 8010edc:	3301      	adds	r3, #1
 8010ede:	9300      	str	r3, [sp, #0]
 8010ee0:	9b06      	ldr	r3, [sp, #24]
 8010ee2:	3301      	adds	r3, #1
 8010ee4:	9306      	str	r3, [sp, #24]
 8010ee6:	2301      	movs	r3, #1
 8010ee8:	9308      	str	r3, [sp, #32]
 8010eea:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8010eec:	2b00      	cmp	r3, #0
 8010eee:	f000 81b8 	beq.w	8011262 <_dtoa_r+0xb62>
 8010ef2:	6923      	ldr	r3, [r4, #16]
 8010ef4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8010ef8:	6918      	ldr	r0, [r3, #16]
 8010efa:	f000 fb51 	bl	80115a0 <__hi0bits>
 8010efe:	f1c0 0020 	rsb	r0, r0, #32
 8010f02:	9b06      	ldr	r3, [sp, #24]
 8010f04:	4418      	add	r0, r3
 8010f06:	f010 001f 	ands.w	r0, r0, #31
 8010f0a:	f000 8082 	beq.w	8011012 <_dtoa_r+0x912>
 8010f0e:	f1c0 0320 	rsb	r3, r0, #32
 8010f12:	2b04      	cmp	r3, #4
 8010f14:	dd73      	ble.n	8010ffe <_dtoa_r+0x8fe>
 8010f16:	9b00      	ldr	r3, [sp, #0]
 8010f18:	f1c0 001c 	rsb	r0, r0, #28
 8010f1c:	4403      	add	r3, r0
 8010f1e:	9300      	str	r3, [sp, #0]
 8010f20:	9b06      	ldr	r3, [sp, #24]
 8010f22:	4403      	add	r3, r0
 8010f24:	4406      	add	r6, r0
 8010f26:	9306      	str	r3, [sp, #24]
 8010f28:	9b00      	ldr	r3, [sp, #0]
 8010f2a:	2b00      	cmp	r3, #0
 8010f2c:	dd05      	ble.n	8010f3a <_dtoa_r+0x83a>
 8010f2e:	9902      	ldr	r1, [sp, #8]
 8010f30:	461a      	mov	r2, r3
 8010f32:	4648      	mov	r0, r9
 8010f34:	f000 fc92 	bl	801185c <__lshift>
 8010f38:	9002      	str	r0, [sp, #8]
 8010f3a:	9b06      	ldr	r3, [sp, #24]
 8010f3c:	2b00      	cmp	r3, #0
 8010f3e:	dd05      	ble.n	8010f4c <_dtoa_r+0x84c>
 8010f40:	4621      	mov	r1, r4
 8010f42:	461a      	mov	r2, r3
 8010f44:	4648      	mov	r0, r9
 8010f46:	f000 fc89 	bl	801185c <__lshift>
 8010f4a:	4604      	mov	r4, r0
 8010f4c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8010f4e:	2b00      	cmp	r3, #0
 8010f50:	d061      	beq.n	8011016 <_dtoa_r+0x916>
 8010f52:	9802      	ldr	r0, [sp, #8]
 8010f54:	4621      	mov	r1, r4
 8010f56:	f000 fced 	bl	8011934 <__mcmp>
 8010f5a:	2800      	cmp	r0, #0
 8010f5c:	da5b      	bge.n	8011016 <_dtoa_r+0x916>
 8010f5e:	2300      	movs	r3, #0
 8010f60:	9902      	ldr	r1, [sp, #8]
 8010f62:	220a      	movs	r2, #10
 8010f64:	4648      	mov	r0, r9
 8010f66:	f000 fa8b 	bl	8011480 <__multadd>
 8010f6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010f6c:	9002      	str	r0, [sp, #8]
 8010f6e:	f107 38ff 	add.w	r8, r7, #4294967295
 8010f72:	2b00      	cmp	r3, #0
 8010f74:	f000 8177 	beq.w	8011266 <_dtoa_r+0xb66>
 8010f78:	4629      	mov	r1, r5
 8010f7a:	2300      	movs	r3, #0
 8010f7c:	220a      	movs	r2, #10
 8010f7e:	4648      	mov	r0, r9
 8010f80:	f000 fa7e 	bl	8011480 <__multadd>
 8010f84:	f1bb 0f00 	cmp.w	fp, #0
 8010f88:	4605      	mov	r5, r0
 8010f8a:	dc6f      	bgt.n	801106c <_dtoa_r+0x96c>
 8010f8c:	9b07      	ldr	r3, [sp, #28]
 8010f8e:	2b02      	cmp	r3, #2
 8010f90:	dc49      	bgt.n	8011026 <_dtoa_r+0x926>
 8010f92:	e06b      	b.n	801106c <_dtoa_r+0x96c>
 8010f94:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8010f96:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8010f9a:	e73c      	b.n	8010e16 <_dtoa_r+0x716>
 8010f9c:	3fe00000 	.word	0x3fe00000
 8010fa0:	40240000 	.word	0x40240000
 8010fa4:	9b03      	ldr	r3, [sp, #12]
 8010fa6:	1e5c      	subs	r4, r3, #1
 8010fa8:	9b08      	ldr	r3, [sp, #32]
 8010faa:	42a3      	cmp	r3, r4
 8010fac:	db09      	blt.n	8010fc2 <_dtoa_r+0x8c2>
 8010fae:	1b1c      	subs	r4, r3, r4
 8010fb0:	9b03      	ldr	r3, [sp, #12]
 8010fb2:	2b00      	cmp	r3, #0
 8010fb4:	f6bf af30 	bge.w	8010e18 <_dtoa_r+0x718>
 8010fb8:	9b00      	ldr	r3, [sp, #0]
 8010fba:	9a03      	ldr	r2, [sp, #12]
 8010fbc:	1a9e      	subs	r6, r3, r2
 8010fbe:	2300      	movs	r3, #0
 8010fc0:	e72b      	b.n	8010e1a <_dtoa_r+0x71a>
 8010fc2:	9b08      	ldr	r3, [sp, #32]
 8010fc4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8010fc6:	9408      	str	r4, [sp, #32]
 8010fc8:	1ae3      	subs	r3, r4, r3
 8010fca:	441a      	add	r2, r3
 8010fcc:	9e00      	ldr	r6, [sp, #0]
 8010fce:	9b03      	ldr	r3, [sp, #12]
 8010fd0:	920d      	str	r2, [sp, #52]	@ 0x34
 8010fd2:	2400      	movs	r4, #0
 8010fd4:	e721      	b.n	8010e1a <_dtoa_r+0x71a>
 8010fd6:	9c08      	ldr	r4, [sp, #32]
 8010fd8:	9e00      	ldr	r6, [sp, #0]
 8010fda:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8010fdc:	e728      	b.n	8010e30 <_dtoa_r+0x730>
 8010fde:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8010fe2:	e751      	b.n	8010e88 <_dtoa_r+0x788>
 8010fe4:	9a08      	ldr	r2, [sp, #32]
 8010fe6:	9902      	ldr	r1, [sp, #8]
 8010fe8:	e750      	b.n	8010e8c <_dtoa_r+0x78c>
 8010fea:	f8cd 8008 	str.w	r8, [sp, #8]
 8010fee:	e751      	b.n	8010e94 <_dtoa_r+0x794>
 8010ff0:	2300      	movs	r3, #0
 8010ff2:	e779      	b.n	8010ee8 <_dtoa_r+0x7e8>
 8010ff4:	9b04      	ldr	r3, [sp, #16]
 8010ff6:	e777      	b.n	8010ee8 <_dtoa_r+0x7e8>
 8010ff8:	2300      	movs	r3, #0
 8010ffa:	9308      	str	r3, [sp, #32]
 8010ffc:	e779      	b.n	8010ef2 <_dtoa_r+0x7f2>
 8010ffe:	d093      	beq.n	8010f28 <_dtoa_r+0x828>
 8011000:	9a00      	ldr	r2, [sp, #0]
 8011002:	331c      	adds	r3, #28
 8011004:	441a      	add	r2, r3
 8011006:	9200      	str	r2, [sp, #0]
 8011008:	9a06      	ldr	r2, [sp, #24]
 801100a:	441a      	add	r2, r3
 801100c:	441e      	add	r6, r3
 801100e:	9206      	str	r2, [sp, #24]
 8011010:	e78a      	b.n	8010f28 <_dtoa_r+0x828>
 8011012:	4603      	mov	r3, r0
 8011014:	e7f4      	b.n	8011000 <_dtoa_r+0x900>
 8011016:	9b03      	ldr	r3, [sp, #12]
 8011018:	2b00      	cmp	r3, #0
 801101a:	46b8      	mov	r8, r7
 801101c:	dc20      	bgt.n	8011060 <_dtoa_r+0x960>
 801101e:	469b      	mov	fp, r3
 8011020:	9b07      	ldr	r3, [sp, #28]
 8011022:	2b02      	cmp	r3, #2
 8011024:	dd1e      	ble.n	8011064 <_dtoa_r+0x964>
 8011026:	f1bb 0f00 	cmp.w	fp, #0
 801102a:	f47f adb1 	bne.w	8010b90 <_dtoa_r+0x490>
 801102e:	4621      	mov	r1, r4
 8011030:	465b      	mov	r3, fp
 8011032:	2205      	movs	r2, #5
 8011034:	4648      	mov	r0, r9
 8011036:	f000 fa23 	bl	8011480 <__multadd>
 801103a:	4601      	mov	r1, r0
 801103c:	4604      	mov	r4, r0
 801103e:	9802      	ldr	r0, [sp, #8]
 8011040:	f000 fc78 	bl	8011934 <__mcmp>
 8011044:	2800      	cmp	r0, #0
 8011046:	f77f ada3 	ble.w	8010b90 <_dtoa_r+0x490>
 801104a:	4656      	mov	r6, sl
 801104c:	2331      	movs	r3, #49	@ 0x31
 801104e:	f806 3b01 	strb.w	r3, [r6], #1
 8011052:	f108 0801 	add.w	r8, r8, #1
 8011056:	e59f      	b.n	8010b98 <_dtoa_r+0x498>
 8011058:	9c03      	ldr	r4, [sp, #12]
 801105a:	46b8      	mov	r8, r7
 801105c:	4625      	mov	r5, r4
 801105e:	e7f4      	b.n	801104a <_dtoa_r+0x94a>
 8011060:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8011064:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011066:	2b00      	cmp	r3, #0
 8011068:	f000 8101 	beq.w	801126e <_dtoa_r+0xb6e>
 801106c:	2e00      	cmp	r6, #0
 801106e:	dd05      	ble.n	801107c <_dtoa_r+0x97c>
 8011070:	4629      	mov	r1, r5
 8011072:	4632      	mov	r2, r6
 8011074:	4648      	mov	r0, r9
 8011076:	f000 fbf1 	bl	801185c <__lshift>
 801107a:	4605      	mov	r5, r0
 801107c:	9b08      	ldr	r3, [sp, #32]
 801107e:	2b00      	cmp	r3, #0
 8011080:	d05c      	beq.n	801113c <_dtoa_r+0xa3c>
 8011082:	6869      	ldr	r1, [r5, #4]
 8011084:	4648      	mov	r0, r9
 8011086:	f000 f999 	bl	80113bc <_Balloc>
 801108a:	4606      	mov	r6, r0
 801108c:	b928      	cbnz	r0, 801109a <_dtoa_r+0x99a>
 801108e:	4b82      	ldr	r3, [pc, #520]	@ (8011298 <_dtoa_r+0xb98>)
 8011090:	4602      	mov	r2, r0
 8011092:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8011096:	f7ff bb4a 	b.w	801072e <_dtoa_r+0x2e>
 801109a:	692a      	ldr	r2, [r5, #16]
 801109c:	3202      	adds	r2, #2
 801109e:	0092      	lsls	r2, r2, #2
 80110a0:	f105 010c 	add.w	r1, r5, #12
 80110a4:	300c      	adds	r0, #12
 80110a6:	f7ff fa86 	bl	80105b6 <memcpy>
 80110aa:	2201      	movs	r2, #1
 80110ac:	4631      	mov	r1, r6
 80110ae:	4648      	mov	r0, r9
 80110b0:	f000 fbd4 	bl	801185c <__lshift>
 80110b4:	f10a 0301 	add.w	r3, sl, #1
 80110b8:	9300      	str	r3, [sp, #0]
 80110ba:	eb0a 030b 	add.w	r3, sl, fp
 80110be:	9308      	str	r3, [sp, #32]
 80110c0:	9b04      	ldr	r3, [sp, #16]
 80110c2:	f003 0301 	and.w	r3, r3, #1
 80110c6:	462f      	mov	r7, r5
 80110c8:	9306      	str	r3, [sp, #24]
 80110ca:	4605      	mov	r5, r0
 80110cc:	9b00      	ldr	r3, [sp, #0]
 80110ce:	9802      	ldr	r0, [sp, #8]
 80110d0:	4621      	mov	r1, r4
 80110d2:	f103 3bff 	add.w	fp, r3, #4294967295
 80110d6:	f7ff fa8b 	bl	80105f0 <quorem>
 80110da:	4603      	mov	r3, r0
 80110dc:	3330      	adds	r3, #48	@ 0x30
 80110de:	9003      	str	r0, [sp, #12]
 80110e0:	4639      	mov	r1, r7
 80110e2:	9802      	ldr	r0, [sp, #8]
 80110e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80110e6:	f000 fc25 	bl	8011934 <__mcmp>
 80110ea:	462a      	mov	r2, r5
 80110ec:	9004      	str	r0, [sp, #16]
 80110ee:	4621      	mov	r1, r4
 80110f0:	4648      	mov	r0, r9
 80110f2:	f000 fc3b 	bl	801196c <__mdiff>
 80110f6:	68c2      	ldr	r2, [r0, #12]
 80110f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80110fa:	4606      	mov	r6, r0
 80110fc:	bb02      	cbnz	r2, 8011140 <_dtoa_r+0xa40>
 80110fe:	4601      	mov	r1, r0
 8011100:	9802      	ldr	r0, [sp, #8]
 8011102:	f000 fc17 	bl	8011934 <__mcmp>
 8011106:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011108:	4602      	mov	r2, r0
 801110a:	4631      	mov	r1, r6
 801110c:	4648      	mov	r0, r9
 801110e:	920c      	str	r2, [sp, #48]	@ 0x30
 8011110:	9309      	str	r3, [sp, #36]	@ 0x24
 8011112:	f000 f993 	bl	801143c <_Bfree>
 8011116:	9b07      	ldr	r3, [sp, #28]
 8011118:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801111a:	9e00      	ldr	r6, [sp, #0]
 801111c:	ea42 0103 	orr.w	r1, r2, r3
 8011120:	9b06      	ldr	r3, [sp, #24]
 8011122:	4319      	orrs	r1, r3
 8011124:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011126:	d10d      	bne.n	8011144 <_dtoa_r+0xa44>
 8011128:	2b39      	cmp	r3, #57	@ 0x39
 801112a:	d027      	beq.n	801117c <_dtoa_r+0xa7c>
 801112c:	9a04      	ldr	r2, [sp, #16]
 801112e:	2a00      	cmp	r2, #0
 8011130:	dd01      	ble.n	8011136 <_dtoa_r+0xa36>
 8011132:	9b03      	ldr	r3, [sp, #12]
 8011134:	3331      	adds	r3, #49	@ 0x31
 8011136:	f88b 3000 	strb.w	r3, [fp]
 801113a:	e52e      	b.n	8010b9a <_dtoa_r+0x49a>
 801113c:	4628      	mov	r0, r5
 801113e:	e7b9      	b.n	80110b4 <_dtoa_r+0x9b4>
 8011140:	2201      	movs	r2, #1
 8011142:	e7e2      	b.n	801110a <_dtoa_r+0xa0a>
 8011144:	9904      	ldr	r1, [sp, #16]
 8011146:	2900      	cmp	r1, #0
 8011148:	db04      	blt.n	8011154 <_dtoa_r+0xa54>
 801114a:	9807      	ldr	r0, [sp, #28]
 801114c:	4301      	orrs	r1, r0
 801114e:	9806      	ldr	r0, [sp, #24]
 8011150:	4301      	orrs	r1, r0
 8011152:	d120      	bne.n	8011196 <_dtoa_r+0xa96>
 8011154:	2a00      	cmp	r2, #0
 8011156:	ddee      	ble.n	8011136 <_dtoa_r+0xa36>
 8011158:	9902      	ldr	r1, [sp, #8]
 801115a:	9300      	str	r3, [sp, #0]
 801115c:	2201      	movs	r2, #1
 801115e:	4648      	mov	r0, r9
 8011160:	f000 fb7c 	bl	801185c <__lshift>
 8011164:	4621      	mov	r1, r4
 8011166:	9002      	str	r0, [sp, #8]
 8011168:	f000 fbe4 	bl	8011934 <__mcmp>
 801116c:	2800      	cmp	r0, #0
 801116e:	9b00      	ldr	r3, [sp, #0]
 8011170:	dc02      	bgt.n	8011178 <_dtoa_r+0xa78>
 8011172:	d1e0      	bne.n	8011136 <_dtoa_r+0xa36>
 8011174:	07da      	lsls	r2, r3, #31
 8011176:	d5de      	bpl.n	8011136 <_dtoa_r+0xa36>
 8011178:	2b39      	cmp	r3, #57	@ 0x39
 801117a:	d1da      	bne.n	8011132 <_dtoa_r+0xa32>
 801117c:	2339      	movs	r3, #57	@ 0x39
 801117e:	f88b 3000 	strb.w	r3, [fp]
 8011182:	4633      	mov	r3, r6
 8011184:	461e      	mov	r6, r3
 8011186:	3b01      	subs	r3, #1
 8011188:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 801118c:	2a39      	cmp	r2, #57	@ 0x39
 801118e:	d04e      	beq.n	801122e <_dtoa_r+0xb2e>
 8011190:	3201      	adds	r2, #1
 8011192:	701a      	strb	r2, [r3, #0]
 8011194:	e501      	b.n	8010b9a <_dtoa_r+0x49a>
 8011196:	2a00      	cmp	r2, #0
 8011198:	dd03      	ble.n	80111a2 <_dtoa_r+0xaa2>
 801119a:	2b39      	cmp	r3, #57	@ 0x39
 801119c:	d0ee      	beq.n	801117c <_dtoa_r+0xa7c>
 801119e:	3301      	adds	r3, #1
 80111a0:	e7c9      	b.n	8011136 <_dtoa_r+0xa36>
 80111a2:	9a00      	ldr	r2, [sp, #0]
 80111a4:	9908      	ldr	r1, [sp, #32]
 80111a6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80111aa:	428a      	cmp	r2, r1
 80111ac:	d028      	beq.n	8011200 <_dtoa_r+0xb00>
 80111ae:	9902      	ldr	r1, [sp, #8]
 80111b0:	2300      	movs	r3, #0
 80111b2:	220a      	movs	r2, #10
 80111b4:	4648      	mov	r0, r9
 80111b6:	f000 f963 	bl	8011480 <__multadd>
 80111ba:	42af      	cmp	r7, r5
 80111bc:	9002      	str	r0, [sp, #8]
 80111be:	f04f 0300 	mov.w	r3, #0
 80111c2:	f04f 020a 	mov.w	r2, #10
 80111c6:	4639      	mov	r1, r7
 80111c8:	4648      	mov	r0, r9
 80111ca:	d107      	bne.n	80111dc <_dtoa_r+0xadc>
 80111cc:	f000 f958 	bl	8011480 <__multadd>
 80111d0:	4607      	mov	r7, r0
 80111d2:	4605      	mov	r5, r0
 80111d4:	9b00      	ldr	r3, [sp, #0]
 80111d6:	3301      	adds	r3, #1
 80111d8:	9300      	str	r3, [sp, #0]
 80111da:	e777      	b.n	80110cc <_dtoa_r+0x9cc>
 80111dc:	f000 f950 	bl	8011480 <__multadd>
 80111e0:	4629      	mov	r1, r5
 80111e2:	4607      	mov	r7, r0
 80111e4:	2300      	movs	r3, #0
 80111e6:	220a      	movs	r2, #10
 80111e8:	4648      	mov	r0, r9
 80111ea:	f000 f949 	bl	8011480 <__multadd>
 80111ee:	4605      	mov	r5, r0
 80111f0:	e7f0      	b.n	80111d4 <_dtoa_r+0xad4>
 80111f2:	f1bb 0f00 	cmp.w	fp, #0
 80111f6:	bfcc      	ite	gt
 80111f8:	465e      	movgt	r6, fp
 80111fa:	2601      	movle	r6, #1
 80111fc:	4456      	add	r6, sl
 80111fe:	2700      	movs	r7, #0
 8011200:	9902      	ldr	r1, [sp, #8]
 8011202:	9300      	str	r3, [sp, #0]
 8011204:	2201      	movs	r2, #1
 8011206:	4648      	mov	r0, r9
 8011208:	f000 fb28 	bl	801185c <__lshift>
 801120c:	4621      	mov	r1, r4
 801120e:	9002      	str	r0, [sp, #8]
 8011210:	f000 fb90 	bl	8011934 <__mcmp>
 8011214:	2800      	cmp	r0, #0
 8011216:	dcb4      	bgt.n	8011182 <_dtoa_r+0xa82>
 8011218:	d102      	bne.n	8011220 <_dtoa_r+0xb20>
 801121a:	9b00      	ldr	r3, [sp, #0]
 801121c:	07db      	lsls	r3, r3, #31
 801121e:	d4b0      	bmi.n	8011182 <_dtoa_r+0xa82>
 8011220:	4633      	mov	r3, r6
 8011222:	461e      	mov	r6, r3
 8011224:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8011228:	2a30      	cmp	r2, #48	@ 0x30
 801122a:	d0fa      	beq.n	8011222 <_dtoa_r+0xb22>
 801122c:	e4b5      	b.n	8010b9a <_dtoa_r+0x49a>
 801122e:	459a      	cmp	sl, r3
 8011230:	d1a8      	bne.n	8011184 <_dtoa_r+0xa84>
 8011232:	2331      	movs	r3, #49	@ 0x31
 8011234:	f108 0801 	add.w	r8, r8, #1
 8011238:	f88a 3000 	strb.w	r3, [sl]
 801123c:	e4ad      	b.n	8010b9a <_dtoa_r+0x49a>
 801123e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8011240:	f8df a058 	ldr.w	sl, [pc, #88]	@ 801129c <_dtoa_r+0xb9c>
 8011244:	b11b      	cbz	r3, 801124e <_dtoa_r+0xb4e>
 8011246:	f10a 0308 	add.w	r3, sl, #8
 801124a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 801124c:	6013      	str	r3, [r2, #0]
 801124e:	4650      	mov	r0, sl
 8011250:	b017      	add	sp, #92	@ 0x5c
 8011252:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011256:	9b07      	ldr	r3, [sp, #28]
 8011258:	2b01      	cmp	r3, #1
 801125a:	f77f ae2e 	ble.w	8010eba <_dtoa_r+0x7ba>
 801125e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011260:	9308      	str	r3, [sp, #32]
 8011262:	2001      	movs	r0, #1
 8011264:	e64d      	b.n	8010f02 <_dtoa_r+0x802>
 8011266:	f1bb 0f00 	cmp.w	fp, #0
 801126a:	f77f aed9 	ble.w	8011020 <_dtoa_r+0x920>
 801126e:	4656      	mov	r6, sl
 8011270:	9802      	ldr	r0, [sp, #8]
 8011272:	4621      	mov	r1, r4
 8011274:	f7ff f9bc 	bl	80105f0 <quorem>
 8011278:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 801127c:	f806 3b01 	strb.w	r3, [r6], #1
 8011280:	eba6 020a 	sub.w	r2, r6, sl
 8011284:	4593      	cmp	fp, r2
 8011286:	ddb4      	ble.n	80111f2 <_dtoa_r+0xaf2>
 8011288:	9902      	ldr	r1, [sp, #8]
 801128a:	2300      	movs	r3, #0
 801128c:	220a      	movs	r2, #10
 801128e:	4648      	mov	r0, r9
 8011290:	f000 f8f6 	bl	8011480 <__multadd>
 8011294:	9002      	str	r0, [sp, #8]
 8011296:	e7eb      	b.n	8011270 <_dtoa_r+0xb70>
 8011298:	0803f236 	.word	0x0803f236
 801129c:	0803f1ba 	.word	0x0803f1ba

080112a0 <_free_r>:
 80112a0:	b538      	push	{r3, r4, r5, lr}
 80112a2:	4605      	mov	r5, r0
 80112a4:	2900      	cmp	r1, #0
 80112a6:	d041      	beq.n	801132c <_free_r+0x8c>
 80112a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80112ac:	1f0c      	subs	r4, r1, #4
 80112ae:	2b00      	cmp	r3, #0
 80112b0:	bfb8      	it	lt
 80112b2:	18e4      	addlt	r4, r4, r3
 80112b4:	f7fd fada 	bl	800e86c <__malloc_lock>
 80112b8:	4a1d      	ldr	r2, [pc, #116]	@ (8011330 <_free_r+0x90>)
 80112ba:	6813      	ldr	r3, [r2, #0]
 80112bc:	b933      	cbnz	r3, 80112cc <_free_r+0x2c>
 80112be:	6063      	str	r3, [r4, #4]
 80112c0:	6014      	str	r4, [r2, #0]
 80112c2:	4628      	mov	r0, r5
 80112c4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80112c8:	f7fd bad6 	b.w	800e878 <__malloc_unlock>
 80112cc:	42a3      	cmp	r3, r4
 80112ce:	d908      	bls.n	80112e2 <_free_r+0x42>
 80112d0:	6820      	ldr	r0, [r4, #0]
 80112d2:	1821      	adds	r1, r4, r0
 80112d4:	428b      	cmp	r3, r1
 80112d6:	bf01      	itttt	eq
 80112d8:	6819      	ldreq	r1, [r3, #0]
 80112da:	685b      	ldreq	r3, [r3, #4]
 80112dc:	1809      	addeq	r1, r1, r0
 80112de:	6021      	streq	r1, [r4, #0]
 80112e0:	e7ed      	b.n	80112be <_free_r+0x1e>
 80112e2:	461a      	mov	r2, r3
 80112e4:	685b      	ldr	r3, [r3, #4]
 80112e6:	b10b      	cbz	r3, 80112ec <_free_r+0x4c>
 80112e8:	42a3      	cmp	r3, r4
 80112ea:	d9fa      	bls.n	80112e2 <_free_r+0x42>
 80112ec:	6811      	ldr	r1, [r2, #0]
 80112ee:	1850      	adds	r0, r2, r1
 80112f0:	42a0      	cmp	r0, r4
 80112f2:	d10b      	bne.n	801130c <_free_r+0x6c>
 80112f4:	6820      	ldr	r0, [r4, #0]
 80112f6:	4401      	add	r1, r0
 80112f8:	1850      	adds	r0, r2, r1
 80112fa:	4283      	cmp	r3, r0
 80112fc:	6011      	str	r1, [r2, #0]
 80112fe:	d1e0      	bne.n	80112c2 <_free_r+0x22>
 8011300:	6818      	ldr	r0, [r3, #0]
 8011302:	685b      	ldr	r3, [r3, #4]
 8011304:	6053      	str	r3, [r2, #4]
 8011306:	4408      	add	r0, r1
 8011308:	6010      	str	r0, [r2, #0]
 801130a:	e7da      	b.n	80112c2 <_free_r+0x22>
 801130c:	d902      	bls.n	8011314 <_free_r+0x74>
 801130e:	230c      	movs	r3, #12
 8011310:	602b      	str	r3, [r5, #0]
 8011312:	e7d6      	b.n	80112c2 <_free_r+0x22>
 8011314:	6820      	ldr	r0, [r4, #0]
 8011316:	1821      	adds	r1, r4, r0
 8011318:	428b      	cmp	r3, r1
 801131a:	bf04      	itt	eq
 801131c:	6819      	ldreq	r1, [r3, #0]
 801131e:	685b      	ldreq	r3, [r3, #4]
 8011320:	6063      	str	r3, [r4, #4]
 8011322:	bf04      	itt	eq
 8011324:	1809      	addeq	r1, r1, r0
 8011326:	6021      	streq	r1, [r4, #0]
 8011328:	6054      	str	r4, [r2, #4]
 801132a:	e7ca      	b.n	80112c2 <_free_r+0x22>
 801132c:	bd38      	pop	{r3, r4, r5, pc}
 801132e:	bf00      	nop
 8011330:	20008c4c 	.word	0x20008c4c

08011334 <_findenv_r>:
 8011334:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011338:	f8df a06c 	ldr.w	sl, [pc, #108]	@ 80113a8 <_findenv_r+0x74>
 801133c:	4606      	mov	r6, r0
 801133e:	4689      	mov	r9, r1
 8011340:	4617      	mov	r7, r2
 8011342:	f001 fdd7 	bl	8012ef4 <__env_lock>
 8011346:	f8da 4000 	ldr.w	r4, [sl]
 801134a:	b134      	cbz	r4, 801135a <_findenv_r+0x26>
 801134c:	464b      	mov	r3, r9
 801134e:	4698      	mov	r8, r3
 8011350:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011354:	b13a      	cbz	r2, 8011366 <_findenv_r+0x32>
 8011356:	2a3d      	cmp	r2, #61	@ 0x3d
 8011358:	d1f9      	bne.n	801134e <_findenv_r+0x1a>
 801135a:	4630      	mov	r0, r6
 801135c:	f001 fdd0 	bl	8012f00 <__env_unlock>
 8011360:	2000      	movs	r0, #0
 8011362:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011366:	eba8 0809 	sub.w	r8, r8, r9
 801136a:	46a3      	mov	fp, r4
 801136c:	f854 0b04 	ldr.w	r0, [r4], #4
 8011370:	2800      	cmp	r0, #0
 8011372:	d0f2      	beq.n	801135a <_findenv_r+0x26>
 8011374:	4642      	mov	r2, r8
 8011376:	4649      	mov	r1, r9
 8011378:	f7fe faef 	bl	800f95a <strncmp>
 801137c:	2800      	cmp	r0, #0
 801137e:	d1f4      	bne.n	801136a <_findenv_r+0x36>
 8011380:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8011384:	eb03 0508 	add.w	r5, r3, r8
 8011388:	f813 3008 	ldrb.w	r3, [r3, r8]
 801138c:	2b3d      	cmp	r3, #61	@ 0x3d
 801138e:	d1ec      	bne.n	801136a <_findenv_r+0x36>
 8011390:	f8da 3000 	ldr.w	r3, [sl]
 8011394:	ebab 0303 	sub.w	r3, fp, r3
 8011398:	109b      	asrs	r3, r3, #2
 801139a:	4630      	mov	r0, r6
 801139c:	603b      	str	r3, [r7, #0]
 801139e:	f001 fdaf 	bl	8012f00 <__env_unlock>
 80113a2:	1c68      	adds	r0, r5, #1
 80113a4:	e7dd      	b.n	8011362 <_findenv_r+0x2e>
 80113a6:	bf00      	nop
 80113a8:	2000000c 	.word	0x2000000c

080113ac <_getenv_r>:
 80113ac:	b507      	push	{r0, r1, r2, lr}
 80113ae:	aa01      	add	r2, sp, #4
 80113b0:	f7ff ffc0 	bl	8011334 <_findenv_r>
 80113b4:	b003      	add	sp, #12
 80113b6:	f85d fb04 	ldr.w	pc, [sp], #4
	...

080113bc <_Balloc>:
 80113bc:	b570      	push	{r4, r5, r6, lr}
 80113be:	69c6      	ldr	r6, [r0, #28]
 80113c0:	4604      	mov	r4, r0
 80113c2:	460d      	mov	r5, r1
 80113c4:	b976      	cbnz	r6, 80113e4 <_Balloc+0x28>
 80113c6:	2010      	movs	r0, #16
 80113c8:	f7fd f99e 	bl	800e708 <malloc>
 80113cc:	4602      	mov	r2, r0
 80113ce:	61e0      	str	r0, [r4, #28]
 80113d0:	b920      	cbnz	r0, 80113dc <_Balloc+0x20>
 80113d2:	4b18      	ldr	r3, [pc, #96]	@ (8011434 <_Balloc+0x78>)
 80113d4:	4818      	ldr	r0, [pc, #96]	@ (8011438 <_Balloc+0x7c>)
 80113d6:	216b      	movs	r1, #107	@ 0x6b
 80113d8:	f001 fd5a 	bl	8012e90 <__assert_func>
 80113dc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80113e0:	6006      	str	r6, [r0, #0]
 80113e2:	60c6      	str	r6, [r0, #12]
 80113e4:	69e6      	ldr	r6, [r4, #28]
 80113e6:	68f3      	ldr	r3, [r6, #12]
 80113e8:	b183      	cbz	r3, 801140c <_Balloc+0x50>
 80113ea:	69e3      	ldr	r3, [r4, #28]
 80113ec:	68db      	ldr	r3, [r3, #12]
 80113ee:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80113f2:	b9b8      	cbnz	r0, 8011424 <_Balloc+0x68>
 80113f4:	2101      	movs	r1, #1
 80113f6:	fa01 f605 	lsl.w	r6, r1, r5
 80113fa:	1d72      	adds	r2, r6, #5
 80113fc:	0092      	lsls	r2, r2, #2
 80113fe:	4620      	mov	r0, r4
 8011400:	f001 fd64 	bl	8012ecc <_calloc_r>
 8011404:	b160      	cbz	r0, 8011420 <_Balloc+0x64>
 8011406:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801140a:	e00e      	b.n	801142a <_Balloc+0x6e>
 801140c:	2221      	movs	r2, #33	@ 0x21
 801140e:	2104      	movs	r1, #4
 8011410:	4620      	mov	r0, r4
 8011412:	f001 fd5b 	bl	8012ecc <_calloc_r>
 8011416:	69e3      	ldr	r3, [r4, #28]
 8011418:	60f0      	str	r0, [r6, #12]
 801141a:	68db      	ldr	r3, [r3, #12]
 801141c:	2b00      	cmp	r3, #0
 801141e:	d1e4      	bne.n	80113ea <_Balloc+0x2e>
 8011420:	2000      	movs	r0, #0
 8011422:	bd70      	pop	{r4, r5, r6, pc}
 8011424:	6802      	ldr	r2, [r0, #0]
 8011426:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801142a:	2300      	movs	r3, #0
 801142c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8011430:	e7f7      	b.n	8011422 <_Balloc+0x66>
 8011432:	bf00      	nop
 8011434:	0803f1c7 	.word	0x0803f1c7
 8011438:	0803f247 	.word	0x0803f247

0801143c <_Bfree>:
 801143c:	b570      	push	{r4, r5, r6, lr}
 801143e:	69c6      	ldr	r6, [r0, #28]
 8011440:	4605      	mov	r5, r0
 8011442:	460c      	mov	r4, r1
 8011444:	b976      	cbnz	r6, 8011464 <_Bfree+0x28>
 8011446:	2010      	movs	r0, #16
 8011448:	f7fd f95e 	bl	800e708 <malloc>
 801144c:	4602      	mov	r2, r0
 801144e:	61e8      	str	r0, [r5, #28]
 8011450:	b920      	cbnz	r0, 801145c <_Bfree+0x20>
 8011452:	4b09      	ldr	r3, [pc, #36]	@ (8011478 <_Bfree+0x3c>)
 8011454:	4809      	ldr	r0, [pc, #36]	@ (801147c <_Bfree+0x40>)
 8011456:	218f      	movs	r1, #143	@ 0x8f
 8011458:	f001 fd1a 	bl	8012e90 <__assert_func>
 801145c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011460:	6006      	str	r6, [r0, #0]
 8011462:	60c6      	str	r6, [r0, #12]
 8011464:	b13c      	cbz	r4, 8011476 <_Bfree+0x3a>
 8011466:	69eb      	ldr	r3, [r5, #28]
 8011468:	6862      	ldr	r2, [r4, #4]
 801146a:	68db      	ldr	r3, [r3, #12]
 801146c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8011470:	6021      	str	r1, [r4, #0]
 8011472:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8011476:	bd70      	pop	{r4, r5, r6, pc}
 8011478:	0803f1c7 	.word	0x0803f1c7
 801147c:	0803f247 	.word	0x0803f247

08011480 <__multadd>:
 8011480:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011484:	690d      	ldr	r5, [r1, #16]
 8011486:	4607      	mov	r7, r0
 8011488:	460c      	mov	r4, r1
 801148a:	461e      	mov	r6, r3
 801148c:	f101 0c14 	add.w	ip, r1, #20
 8011490:	2000      	movs	r0, #0
 8011492:	f8dc 3000 	ldr.w	r3, [ip]
 8011496:	b299      	uxth	r1, r3
 8011498:	fb02 6101 	mla	r1, r2, r1, r6
 801149c:	0c1e      	lsrs	r6, r3, #16
 801149e:	0c0b      	lsrs	r3, r1, #16
 80114a0:	fb02 3306 	mla	r3, r2, r6, r3
 80114a4:	b289      	uxth	r1, r1
 80114a6:	3001      	adds	r0, #1
 80114a8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80114ac:	4285      	cmp	r5, r0
 80114ae:	f84c 1b04 	str.w	r1, [ip], #4
 80114b2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80114b6:	dcec      	bgt.n	8011492 <__multadd+0x12>
 80114b8:	b30e      	cbz	r6, 80114fe <__multadd+0x7e>
 80114ba:	68a3      	ldr	r3, [r4, #8]
 80114bc:	42ab      	cmp	r3, r5
 80114be:	dc19      	bgt.n	80114f4 <__multadd+0x74>
 80114c0:	6861      	ldr	r1, [r4, #4]
 80114c2:	4638      	mov	r0, r7
 80114c4:	3101      	adds	r1, #1
 80114c6:	f7ff ff79 	bl	80113bc <_Balloc>
 80114ca:	4680      	mov	r8, r0
 80114cc:	b928      	cbnz	r0, 80114da <__multadd+0x5a>
 80114ce:	4602      	mov	r2, r0
 80114d0:	4b0c      	ldr	r3, [pc, #48]	@ (8011504 <__multadd+0x84>)
 80114d2:	480d      	ldr	r0, [pc, #52]	@ (8011508 <__multadd+0x88>)
 80114d4:	21ba      	movs	r1, #186	@ 0xba
 80114d6:	f001 fcdb 	bl	8012e90 <__assert_func>
 80114da:	6922      	ldr	r2, [r4, #16]
 80114dc:	3202      	adds	r2, #2
 80114de:	f104 010c 	add.w	r1, r4, #12
 80114e2:	0092      	lsls	r2, r2, #2
 80114e4:	300c      	adds	r0, #12
 80114e6:	f7ff f866 	bl	80105b6 <memcpy>
 80114ea:	4621      	mov	r1, r4
 80114ec:	4638      	mov	r0, r7
 80114ee:	f7ff ffa5 	bl	801143c <_Bfree>
 80114f2:	4644      	mov	r4, r8
 80114f4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80114f8:	3501      	adds	r5, #1
 80114fa:	615e      	str	r6, [r3, #20]
 80114fc:	6125      	str	r5, [r4, #16]
 80114fe:	4620      	mov	r0, r4
 8011500:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011504:	0803f236 	.word	0x0803f236
 8011508:	0803f247 	.word	0x0803f247

0801150c <__s2b>:
 801150c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011510:	460c      	mov	r4, r1
 8011512:	4615      	mov	r5, r2
 8011514:	461f      	mov	r7, r3
 8011516:	2209      	movs	r2, #9
 8011518:	3308      	adds	r3, #8
 801151a:	4606      	mov	r6, r0
 801151c:	fb93 f3f2 	sdiv	r3, r3, r2
 8011520:	2100      	movs	r1, #0
 8011522:	2201      	movs	r2, #1
 8011524:	429a      	cmp	r2, r3
 8011526:	db09      	blt.n	801153c <__s2b+0x30>
 8011528:	4630      	mov	r0, r6
 801152a:	f7ff ff47 	bl	80113bc <_Balloc>
 801152e:	b940      	cbnz	r0, 8011542 <__s2b+0x36>
 8011530:	4602      	mov	r2, r0
 8011532:	4b19      	ldr	r3, [pc, #100]	@ (8011598 <__s2b+0x8c>)
 8011534:	4819      	ldr	r0, [pc, #100]	@ (801159c <__s2b+0x90>)
 8011536:	21d3      	movs	r1, #211	@ 0xd3
 8011538:	f001 fcaa 	bl	8012e90 <__assert_func>
 801153c:	0052      	lsls	r2, r2, #1
 801153e:	3101      	adds	r1, #1
 8011540:	e7f0      	b.n	8011524 <__s2b+0x18>
 8011542:	9b08      	ldr	r3, [sp, #32]
 8011544:	6143      	str	r3, [r0, #20]
 8011546:	2d09      	cmp	r5, #9
 8011548:	f04f 0301 	mov.w	r3, #1
 801154c:	6103      	str	r3, [r0, #16]
 801154e:	dd16      	ble.n	801157e <__s2b+0x72>
 8011550:	f104 0909 	add.w	r9, r4, #9
 8011554:	46c8      	mov	r8, r9
 8011556:	442c      	add	r4, r5
 8011558:	f818 3b01 	ldrb.w	r3, [r8], #1
 801155c:	4601      	mov	r1, r0
 801155e:	3b30      	subs	r3, #48	@ 0x30
 8011560:	220a      	movs	r2, #10
 8011562:	4630      	mov	r0, r6
 8011564:	f7ff ff8c 	bl	8011480 <__multadd>
 8011568:	45a0      	cmp	r8, r4
 801156a:	d1f5      	bne.n	8011558 <__s2b+0x4c>
 801156c:	f1a5 0408 	sub.w	r4, r5, #8
 8011570:	444c      	add	r4, r9
 8011572:	1b2d      	subs	r5, r5, r4
 8011574:	1963      	adds	r3, r4, r5
 8011576:	42bb      	cmp	r3, r7
 8011578:	db04      	blt.n	8011584 <__s2b+0x78>
 801157a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801157e:	340a      	adds	r4, #10
 8011580:	2509      	movs	r5, #9
 8011582:	e7f6      	b.n	8011572 <__s2b+0x66>
 8011584:	f814 3b01 	ldrb.w	r3, [r4], #1
 8011588:	4601      	mov	r1, r0
 801158a:	3b30      	subs	r3, #48	@ 0x30
 801158c:	220a      	movs	r2, #10
 801158e:	4630      	mov	r0, r6
 8011590:	f7ff ff76 	bl	8011480 <__multadd>
 8011594:	e7ee      	b.n	8011574 <__s2b+0x68>
 8011596:	bf00      	nop
 8011598:	0803f236 	.word	0x0803f236
 801159c:	0803f247 	.word	0x0803f247

080115a0 <__hi0bits>:
 80115a0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80115a4:	4603      	mov	r3, r0
 80115a6:	bf36      	itet	cc
 80115a8:	0403      	lslcc	r3, r0, #16
 80115aa:	2000      	movcs	r0, #0
 80115ac:	2010      	movcc	r0, #16
 80115ae:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80115b2:	bf3c      	itt	cc
 80115b4:	021b      	lslcc	r3, r3, #8
 80115b6:	3008      	addcc	r0, #8
 80115b8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80115bc:	bf3c      	itt	cc
 80115be:	011b      	lslcc	r3, r3, #4
 80115c0:	3004      	addcc	r0, #4
 80115c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80115c6:	bf3c      	itt	cc
 80115c8:	009b      	lslcc	r3, r3, #2
 80115ca:	3002      	addcc	r0, #2
 80115cc:	2b00      	cmp	r3, #0
 80115ce:	db05      	blt.n	80115dc <__hi0bits+0x3c>
 80115d0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80115d4:	f100 0001 	add.w	r0, r0, #1
 80115d8:	bf08      	it	eq
 80115da:	2020      	moveq	r0, #32
 80115dc:	4770      	bx	lr

080115de <__lo0bits>:
 80115de:	6803      	ldr	r3, [r0, #0]
 80115e0:	4602      	mov	r2, r0
 80115e2:	f013 0007 	ands.w	r0, r3, #7
 80115e6:	d00b      	beq.n	8011600 <__lo0bits+0x22>
 80115e8:	07d9      	lsls	r1, r3, #31
 80115ea:	d421      	bmi.n	8011630 <__lo0bits+0x52>
 80115ec:	0798      	lsls	r0, r3, #30
 80115ee:	bf49      	itett	mi
 80115f0:	085b      	lsrmi	r3, r3, #1
 80115f2:	089b      	lsrpl	r3, r3, #2
 80115f4:	2001      	movmi	r0, #1
 80115f6:	6013      	strmi	r3, [r2, #0]
 80115f8:	bf5c      	itt	pl
 80115fa:	6013      	strpl	r3, [r2, #0]
 80115fc:	2002      	movpl	r0, #2
 80115fe:	4770      	bx	lr
 8011600:	b299      	uxth	r1, r3
 8011602:	b909      	cbnz	r1, 8011608 <__lo0bits+0x2a>
 8011604:	0c1b      	lsrs	r3, r3, #16
 8011606:	2010      	movs	r0, #16
 8011608:	b2d9      	uxtb	r1, r3
 801160a:	b909      	cbnz	r1, 8011610 <__lo0bits+0x32>
 801160c:	3008      	adds	r0, #8
 801160e:	0a1b      	lsrs	r3, r3, #8
 8011610:	0719      	lsls	r1, r3, #28
 8011612:	bf04      	itt	eq
 8011614:	091b      	lsreq	r3, r3, #4
 8011616:	3004      	addeq	r0, #4
 8011618:	0799      	lsls	r1, r3, #30
 801161a:	bf04      	itt	eq
 801161c:	089b      	lsreq	r3, r3, #2
 801161e:	3002      	addeq	r0, #2
 8011620:	07d9      	lsls	r1, r3, #31
 8011622:	d403      	bmi.n	801162c <__lo0bits+0x4e>
 8011624:	085b      	lsrs	r3, r3, #1
 8011626:	f100 0001 	add.w	r0, r0, #1
 801162a:	d003      	beq.n	8011634 <__lo0bits+0x56>
 801162c:	6013      	str	r3, [r2, #0]
 801162e:	4770      	bx	lr
 8011630:	2000      	movs	r0, #0
 8011632:	4770      	bx	lr
 8011634:	2020      	movs	r0, #32
 8011636:	4770      	bx	lr

08011638 <__i2b>:
 8011638:	b510      	push	{r4, lr}
 801163a:	460c      	mov	r4, r1
 801163c:	2101      	movs	r1, #1
 801163e:	f7ff febd 	bl	80113bc <_Balloc>
 8011642:	4602      	mov	r2, r0
 8011644:	b928      	cbnz	r0, 8011652 <__i2b+0x1a>
 8011646:	4b05      	ldr	r3, [pc, #20]	@ (801165c <__i2b+0x24>)
 8011648:	4805      	ldr	r0, [pc, #20]	@ (8011660 <__i2b+0x28>)
 801164a:	f240 1145 	movw	r1, #325	@ 0x145
 801164e:	f001 fc1f 	bl	8012e90 <__assert_func>
 8011652:	2301      	movs	r3, #1
 8011654:	6144      	str	r4, [r0, #20]
 8011656:	6103      	str	r3, [r0, #16]
 8011658:	bd10      	pop	{r4, pc}
 801165a:	bf00      	nop
 801165c:	0803f236 	.word	0x0803f236
 8011660:	0803f247 	.word	0x0803f247

08011664 <__multiply>:
 8011664:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011668:	4617      	mov	r7, r2
 801166a:	690a      	ldr	r2, [r1, #16]
 801166c:	693b      	ldr	r3, [r7, #16]
 801166e:	429a      	cmp	r2, r3
 8011670:	bfa8      	it	ge
 8011672:	463b      	movge	r3, r7
 8011674:	4689      	mov	r9, r1
 8011676:	bfa4      	itt	ge
 8011678:	460f      	movge	r7, r1
 801167a:	4699      	movge	r9, r3
 801167c:	693d      	ldr	r5, [r7, #16]
 801167e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8011682:	68bb      	ldr	r3, [r7, #8]
 8011684:	6879      	ldr	r1, [r7, #4]
 8011686:	eb05 060a 	add.w	r6, r5, sl
 801168a:	42b3      	cmp	r3, r6
 801168c:	b085      	sub	sp, #20
 801168e:	bfb8      	it	lt
 8011690:	3101      	addlt	r1, #1
 8011692:	f7ff fe93 	bl	80113bc <_Balloc>
 8011696:	b930      	cbnz	r0, 80116a6 <__multiply+0x42>
 8011698:	4602      	mov	r2, r0
 801169a:	4b41      	ldr	r3, [pc, #260]	@ (80117a0 <__multiply+0x13c>)
 801169c:	4841      	ldr	r0, [pc, #260]	@ (80117a4 <__multiply+0x140>)
 801169e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80116a2:	f001 fbf5 	bl	8012e90 <__assert_func>
 80116a6:	f100 0414 	add.w	r4, r0, #20
 80116aa:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80116ae:	4623      	mov	r3, r4
 80116b0:	2200      	movs	r2, #0
 80116b2:	4573      	cmp	r3, lr
 80116b4:	d320      	bcc.n	80116f8 <__multiply+0x94>
 80116b6:	f107 0814 	add.w	r8, r7, #20
 80116ba:	f109 0114 	add.w	r1, r9, #20
 80116be:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80116c2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80116c6:	9302      	str	r3, [sp, #8]
 80116c8:	1beb      	subs	r3, r5, r7
 80116ca:	3b15      	subs	r3, #21
 80116cc:	f023 0303 	bic.w	r3, r3, #3
 80116d0:	3304      	adds	r3, #4
 80116d2:	3715      	adds	r7, #21
 80116d4:	42bd      	cmp	r5, r7
 80116d6:	bf38      	it	cc
 80116d8:	2304      	movcc	r3, #4
 80116da:	9301      	str	r3, [sp, #4]
 80116dc:	9b02      	ldr	r3, [sp, #8]
 80116de:	9103      	str	r1, [sp, #12]
 80116e0:	428b      	cmp	r3, r1
 80116e2:	d80c      	bhi.n	80116fe <__multiply+0x9a>
 80116e4:	2e00      	cmp	r6, #0
 80116e6:	dd03      	ble.n	80116f0 <__multiply+0x8c>
 80116e8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80116ec:	2b00      	cmp	r3, #0
 80116ee:	d055      	beq.n	801179c <__multiply+0x138>
 80116f0:	6106      	str	r6, [r0, #16]
 80116f2:	b005      	add	sp, #20
 80116f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80116f8:	f843 2b04 	str.w	r2, [r3], #4
 80116fc:	e7d9      	b.n	80116b2 <__multiply+0x4e>
 80116fe:	f8b1 a000 	ldrh.w	sl, [r1]
 8011702:	f1ba 0f00 	cmp.w	sl, #0
 8011706:	d01f      	beq.n	8011748 <__multiply+0xe4>
 8011708:	46c4      	mov	ip, r8
 801170a:	46a1      	mov	r9, r4
 801170c:	2700      	movs	r7, #0
 801170e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8011712:	f8d9 3000 	ldr.w	r3, [r9]
 8011716:	fa1f fb82 	uxth.w	fp, r2
 801171a:	b29b      	uxth	r3, r3
 801171c:	fb0a 330b 	mla	r3, sl, fp, r3
 8011720:	443b      	add	r3, r7
 8011722:	f8d9 7000 	ldr.w	r7, [r9]
 8011726:	0c12      	lsrs	r2, r2, #16
 8011728:	0c3f      	lsrs	r7, r7, #16
 801172a:	fb0a 7202 	mla	r2, sl, r2, r7
 801172e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8011732:	b29b      	uxth	r3, r3
 8011734:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011738:	4565      	cmp	r5, ip
 801173a:	f849 3b04 	str.w	r3, [r9], #4
 801173e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8011742:	d8e4      	bhi.n	801170e <__multiply+0xaa>
 8011744:	9b01      	ldr	r3, [sp, #4]
 8011746:	50e7      	str	r7, [r4, r3]
 8011748:	9b03      	ldr	r3, [sp, #12]
 801174a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801174e:	3104      	adds	r1, #4
 8011750:	f1b9 0f00 	cmp.w	r9, #0
 8011754:	d020      	beq.n	8011798 <__multiply+0x134>
 8011756:	6823      	ldr	r3, [r4, #0]
 8011758:	4647      	mov	r7, r8
 801175a:	46a4      	mov	ip, r4
 801175c:	f04f 0a00 	mov.w	sl, #0
 8011760:	f8b7 b000 	ldrh.w	fp, [r7]
 8011764:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8011768:	fb09 220b 	mla	r2, r9, fp, r2
 801176c:	4452      	add	r2, sl
 801176e:	b29b      	uxth	r3, r3
 8011770:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011774:	f84c 3b04 	str.w	r3, [ip], #4
 8011778:	f857 3b04 	ldr.w	r3, [r7], #4
 801177c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8011780:	f8bc 3000 	ldrh.w	r3, [ip]
 8011784:	fb09 330a 	mla	r3, r9, sl, r3
 8011788:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 801178c:	42bd      	cmp	r5, r7
 801178e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8011792:	d8e5      	bhi.n	8011760 <__multiply+0xfc>
 8011794:	9a01      	ldr	r2, [sp, #4]
 8011796:	50a3      	str	r3, [r4, r2]
 8011798:	3404      	adds	r4, #4
 801179a:	e79f      	b.n	80116dc <__multiply+0x78>
 801179c:	3e01      	subs	r6, #1
 801179e:	e7a1      	b.n	80116e4 <__multiply+0x80>
 80117a0:	0803f236 	.word	0x0803f236
 80117a4:	0803f247 	.word	0x0803f247

080117a8 <__pow5mult>:
 80117a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80117ac:	4615      	mov	r5, r2
 80117ae:	f012 0203 	ands.w	r2, r2, #3
 80117b2:	4607      	mov	r7, r0
 80117b4:	460e      	mov	r6, r1
 80117b6:	d007      	beq.n	80117c8 <__pow5mult+0x20>
 80117b8:	4c25      	ldr	r4, [pc, #148]	@ (8011850 <__pow5mult+0xa8>)
 80117ba:	3a01      	subs	r2, #1
 80117bc:	2300      	movs	r3, #0
 80117be:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80117c2:	f7ff fe5d 	bl	8011480 <__multadd>
 80117c6:	4606      	mov	r6, r0
 80117c8:	10ad      	asrs	r5, r5, #2
 80117ca:	d03d      	beq.n	8011848 <__pow5mult+0xa0>
 80117cc:	69fc      	ldr	r4, [r7, #28]
 80117ce:	b97c      	cbnz	r4, 80117f0 <__pow5mult+0x48>
 80117d0:	2010      	movs	r0, #16
 80117d2:	f7fc ff99 	bl	800e708 <malloc>
 80117d6:	4602      	mov	r2, r0
 80117d8:	61f8      	str	r0, [r7, #28]
 80117da:	b928      	cbnz	r0, 80117e8 <__pow5mult+0x40>
 80117dc:	4b1d      	ldr	r3, [pc, #116]	@ (8011854 <__pow5mult+0xac>)
 80117de:	481e      	ldr	r0, [pc, #120]	@ (8011858 <__pow5mult+0xb0>)
 80117e0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80117e4:	f001 fb54 	bl	8012e90 <__assert_func>
 80117e8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80117ec:	6004      	str	r4, [r0, #0]
 80117ee:	60c4      	str	r4, [r0, #12]
 80117f0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80117f4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80117f8:	b94c      	cbnz	r4, 801180e <__pow5mult+0x66>
 80117fa:	f240 2171 	movw	r1, #625	@ 0x271
 80117fe:	4638      	mov	r0, r7
 8011800:	f7ff ff1a 	bl	8011638 <__i2b>
 8011804:	2300      	movs	r3, #0
 8011806:	f8c8 0008 	str.w	r0, [r8, #8]
 801180a:	4604      	mov	r4, r0
 801180c:	6003      	str	r3, [r0, #0]
 801180e:	f04f 0900 	mov.w	r9, #0
 8011812:	07eb      	lsls	r3, r5, #31
 8011814:	d50a      	bpl.n	801182c <__pow5mult+0x84>
 8011816:	4631      	mov	r1, r6
 8011818:	4622      	mov	r2, r4
 801181a:	4638      	mov	r0, r7
 801181c:	f7ff ff22 	bl	8011664 <__multiply>
 8011820:	4631      	mov	r1, r6
 8011822:	4680      	mov	r8, r0
 8011824:	4638      	mov	r0, r7
 8011826:	f7ff fe09 	bl	801143c <_Bfree>
 801182a:	4646      	mov	r6, r8
 801182c:	106d      	asrs	r5, r5, #1
 801182e:	d00b      	beq.n	8011848 <__pow5mult+0xa0>
 8011830:	6820      	ldr	r0, [r4, #0]
 8011832:	b938      	cbnz	r0, 8011844 <__pow5mult+0x9c>
 8011834:	4622      	mov	r2, r4
 8011836:	4621      	mov	r1, r4
 8011838:	4638      	mov	r0, r7
 801183a:	f7ff ff13 	bl	8011664 <__multiply>
 801183e:	6020      	str	r0, [r4, #0]
 8011840:	f8c0 9000 	str.w	r9, [r0]
 8011844:	4604      	mov	r4, r0
 8011846:	e7e4      	b.n	8011812 <__pow5mult+0x6a>
 8011848:	4630      	mov	r0, r6
 801184a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801184e:	bf00      	nop
 8011850:	0803f3d4 	.word	0x0803f3d4
 8011854:	0803f1c7 	.word	0x0803f1c7
 8011858:	0803f247 	.word	0x0803f247

0801185c <__lshift>:
 801185c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011860:	460c      	mov	r4, r1
 8011862:	6849      	ldr	r1, [r1, #4]
 8011864:	6923      	ldr	r3, [r4, #16]
 8011866:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801186a:	68a3      	ldr	r3, [r4, #8]
 801186c:	4607      	mov	r7, r0
 801186e:	4691      	mov	r9, r2
 8011870:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8011874:	f108 0601 	add.w	r6, r8, #1
 8011878:	42b3      	cmp	r3, r6
 801187a:	db0b      	blt.n	8011894 <__lshift+0x38>
 801187c:	4638      	mov	r0, r7
 801187e:	f7ff fd9d 	bl	80113bc <_Balloc>
 8011882:	4605      	mov	r5, r0
 8011884:	b948      	cbnz	r0, 801189a <__lshift+0x3e>
 8011886:	4602      	mov	r2, r0
 8011888:	4b28      	ldr	r3, [pc, #160]	@ (801192c <__lshift+0xd0>)
 801188a:	4829      	ldr	r0, [pc, #164]	@ (8011930 <__lshift+0xd4>)
 801188c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8011890:	f001 fafe 	bl	8012e90 <__assert_func>
 8011894:	3101      	adds	r1, #1
 8011896:	005b      	lsls	r3, r3, #1
 8011898:	e7ee      	b.n	8011878 <__lshift+0x1c>
 801189a:	2300      	movs	r3, #0
 801189c:	f100 0114 	add.w	r1, r0, #20
 80118a0:	f100 0210 	add.w	r2, r0, #16
 80118a4:	4618      	mov	r0, r3
 80118a6:	4553      	cmp	r3, sl
 80118a8:	db33      	blt.n	8011912 <__lshift+0xb6>
 80118aa:	6920      	ldr	r0, [r4, #16]
 80118ac:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80118b0:	f104 0314 	add.w	r3, r4, #20
 80118b4:	f019 091f 	ands.w	r9, r9, #31
 80118b8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80118bc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80118c0:	d02b      	beq.n	801191a <__lshift+0xbe>
 80118c2:	f1c9 0e20 	rsb	lr, r9, #32
 80118c6:	468a      	mov	sl, r1
 80118c8:	2200      	movs	r2, #0
 80118ca:	6818      	ldr	r0, [r3, #0]
 80118cc:	fa00 f009 	lsl.w	r0, r0, r9
 80118d0:	4310      	orrs	r0, r2
 80118d2:	f84a 0b04 	str.w	r0, [sl], #4
 80118d6:	f853 2b04 	ldr.w	r2, [r3], #4
 80118da:	459c      	cmp	ip, r3
 80118dc:	fa22 f20e 	lsr.w	r2, r2, lr
 80118e0:	d8f3      	bhi.n	80118ca <__lshift+0x6e>
 80118e2:	ebac 0304 	sub.w	r3, ip, r4
 80118e6:	3b15      	subs	r3, #21
 80118e8:	f023 0303 	bic.w	r3, r3, #3
 80118ec:	3304      	adds	r3, #4
 80118ee:	f104 0015 	add.w	r0, r4, #21
 80118f2:	4560      	cmp	r0, ip
 80118f4:	bf88      	it	hi
 80118f6:	2304      	movhi	r3, #4
 80118f8:	50ca      	str	r2, [r1, r3]
 80118fa:	b10a      	cbz	r2, 8011900 <__lshift+0xa4>
 80118fc:	f108 0602 	add.w	r6, r8, #2
 8011900:	3e01      	subs	r6, #1
 8011902:	4638      	mov	r0, r7
 8011904:	612e      	str	r6, [r5, #16]
 8011906:	4621      	mov	r1, r4
 8011908:	f7ff fd98 	bl	801143c <_Bfree>
 801190c:	4628      	mov	r0, r5
 801190e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011912:	f842 0f04 	str.w	r0, [r2, #4]!
 8011916:	3301      	adds	r3, #1
 8011918:	e7c5      	b.n	80118a6 <__lshift+0x4a>
 801191a:	3904      	subs	r1, #4
 801191c:	f853 2b04 	ldr.w	r2, [r3], #4
 8011920:	f841 2f04 	str.w	r2, [r1, #4]!
 8011924:	459c      	cmp	ip, r3
 8011926:	d8f9      	bhi.n	801191c <__lshift+0xc0>
 8011928:	e7ea      	b.n	8011900 <__lshift+0xa4>
 801192a:	bf00      	nop
 801192c:	0803f236 	.word	0x0803f236
 8011930:	0803f247 	.word	0x0803f247

08011934 <__mcmp>:
 8011934:	690a      	ldr	r2, [r1, #16]
 8011936:	4603      	mov	r3, r0
 8011938:	6900      	ldr	r0, [r0, #16]
 801193a:	1a80      	subs	r0, r0, r2
 801193c:	b530      	push	{r4, r5, lr}
 801193e:	d10e      	bne.n	801195e <__mcmp+0x2a>
 8011940:	3314      	adds	r3, #20
 8011942:	3114      	adds	r1, #20
 8011944:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8011948:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 801194c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8011950:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8011954:	4295      	cmp	r5, r2
 8011956:	d003      	beq.n	8011960 <__mcmp+0x2c>
 8011958:	d205      	bcs.n	8011966 <__mcmp+0x32>
 801195a:	f04f 30ff 	mov.w	r0, #4294967295
 801195e:	bd30      	pop	{r4, r5, pc}
 8011960:	42a3      	cmp	r3, r4
 8011962:	d3f3      	bcc.n	801194c <__mcmp+0x18>
 8011964:	e7fb      	b.n	801195e <__mcmp+0x2a>
 8011966:	2001      	movs	r0, #1
 8011968:	e7f9      	b.n	801195e <__mcmp+0x2a>
	...

0801196c <__mdiff>:
 801196c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011970:	4689      	mov	r9, r1
 8011972:	4606      	mov	r6, r0
 8011974:	4611      	mov	r1, r2
 8011976:	4648      	mov	r0, r9
 8011978:	4614      	mov	r4, r2
 801197a:	f7ff ffdb 	bl	8011934 <__mcmp>
 801197e:	1e05      	subs	r5, r0, #0
 8011980:	d112      	bne.n	80119a8 <__mdiff+0x3c>
 8011982:	4629      	mov	r1, r5
 8011984:	4630      	mov	r0, r6
 8011986:	f7ff fd19 	bl	80113bc <_Balloc>
 801198a:	4602      	mov	r2, r0
 801198c:	b928      	cbnz	r0, 801199a <__mdiff+0x2e>
 801198e:	4b3f      	ldr	r3, [pc, #252]	@ (8011a8c <__mdiff+0x120>)
 8011990:	f240 2137 	movw	r1, #567	@ 0x237
 8011994:	483e      	ldr	r0, [pc, #248]	@ (8011a90 <__mdiff+0x124>)
 8011996:	f001 fa7b 	bl	8012e90 <__assert_func>
 801199a:	2301      	movs	r3, #1
 801199c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80119a0:	4610      	mov	r0, r2
 80119a2:	b003      	add	sp, #12
 80119a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80119a8:	bfbc      	itt	lt
 80119aa:	464b      	movlt	r3, r9
 80119ac:	46a1      	movlt	r9, r4
 80119ae:	4630      	mov	r0, r6
 80119b0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80119b4:	bfba      	itte	lt
 80119b6:	461c      	movlt	r4, r3
 80119b8:	2501      	movlt	r5, #1
 80119ba:	2500      	movge	r5, #0
 80119bc:	f7ff fcfe 	bl	80113bc <_Balloc>
 80119c0:	4602      	mov	r2, r0
 80119c2:	b918      	cbnz	r0, 80119cc <__mdiff+0x60>
 80119c4:	4b31      	ldr	r3, [pc, #196]	@ (8011a8c <__mdiff+0x120>)
 80119c6:	f240 2145 	movw	r1, #581	@ 0x245
 80119ca:	e7e3      	b.n	8011994 <__mdiff+0x28>
 80119cc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80119d0:	6926      	ldr	r6, [r4, #16]
 80119d2:	60c5      	str	r5, [r0, #12]
 80119d4:	f109 0310 	add.w	r3, r9, #16
 80119d8:	f109 0514 	add.w	r5, r9, #20
 80119dc:	f104 0e14 	add.w	lr, r4, #20
 80119e0:	f100 0b14 	add.w	fp, r0, #20
 80119e4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80119e8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80119ec:	9301      	str	r3, [sp, #4]
 80119ee:	46d9      	mov	r9, fp
 80119f0:	f04f 0c00 	mov.w	ip, #0
 80119f4:	9b01      	ldr	r3, [sp, #4]
 80119f6:	f85e 0b04 	ldr.w	r0, [lr], #4
 80119fa:	f853 af04 	ldr.w	sl, [r3, #4]!
 80119fe:	9301      	str	r3, [sp, #4]
 8011a00:	fa1f f38a 	uxth.w	r3, sl
 8011a04:	4619      	mov	r1, r3
 8011a06:	b283      	uxth	r3, r0
 8011a08:	1acb      	subs	r3, r1, r3
 8011a0a:	0c00      	lsrs	r0, r0, #16
 8011a0c:	4463      	add	r3, ip
 8011a0e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8011a12:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8011a16:	b29b      	uxth	r3, r3
 8011a18:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8011a1c:	4576      	cmp	r6, lr
 8011a1e:	f849 3b04 	str.w	r3, [r9], #4
 8011a22:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8011a26:	d8e5      	bhi.n	80119f4 <__mdiff+0x88>
 8011a28:	1b33      	subs	r3, r6, r4
 8011a2a:	3b15      	subs	r3, #21
 8011a2c:	f023 0303 	bic.w	r3, r3, #3
 8011a30:	3415      	adds	r4, #21
 8011a32:	3304      	adds	r3, #4
 8011a34:	42a6      	cmp	r6, r4
 8011a36:	bf38      	it	cc
 8011a38:	2304      	movcc	r3, #4
 8011a3a:	441d      	add	r5, r3
 8011a3c:	445b      	add	r3, fp
 8011a3e:	461e      	mov	r6, r3
 8011a40:	462c      	mov	r4, r5
 8011a42:	4544      	cmp	r4, r8
 8011a44:	d30e      	bcc.n	8011a64 <__mdiff+0xf8>
 8011a46:	f108 0103 	add.w	r1, r8, #3
 8011a4a:	1b49      	subs	r1, r1, r5
 8011a4c:	f021 0103 	bic.w	r1, r1, #3
 8011a50:	3d03      	subs	r5, #3
 8011a52:	45a8      	cmp	r8, r5
 8011a54:	bf38      	it	cc
 8011a56:	2100      	movcc	r1, #0
 8011a58:	440b      	add	r3, r1
 8011a5a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8011a5e:	b191      	cbz	r1, 8011a86 <__mdiff+0x11a>
 8011a60:	6117      	str	r7, [r2, #16]
 8011a62:	e79d      	b.n	80119a0 <__mdiff+0x34>
 8011a64:	f854 1b04 	ldr.w	r1, [r4], #4
 8011a68:	46e6      	mov	lr, ip
 8011a6a:	0c08      	lsrs	r0, r1, #16
 8011a6c:	fa1c fc81 	uxtah	ip, ip, r1
 8011a70:	4471      	add	r1, lr
 8011a72:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8011a76:	b289      	uxth	r1, r1
 8011a78:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8011a7c:	f846 1b04 	str.w	r1, [r6], #4
 8011a80:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8011a84:	e7dd      	b.n	8011a42 <__mdiff+0xd6>
 8011a86:	3f01      	subs	r7, #1
 8011a88:	e7e7      	b.n	8011a5a <__mdiff+0xee>
 8011a8a:	bf00      	nop
 8011a8c:	0803f236 	.word	0x0803f236
 8011a90:	0803f247 	.word	0x0803f247

08011a94 <__ulp>:
 8011a94:	b082      	sub	sp, #8
 8011a96:	ed8d 0b00 	vstr	d0, [sp]
 8011a9a:	9a01      	ldr	r2, [sp, #4]
 8011a9c:	4b0f      	ldr	r3, [pc, #60]	@ (8011adc <__ulp+0x48>)
 8011a9e:	4013      	ands	r3, r2
 8011aa0:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8011aa4:	2b00      	cmp	r3, #0
 8011aa6:	dc08      	bgt.n	8011aba <__ulp+0x26>
 8011aa8:	425b      	negs	r3, r3
 8011aaa:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8011aae:	ea4f 5223 	mov.w	r2, r3, asr #20
 8011ab2:	da04      	bge.n	8011abe <__ulp+0x2a>
 8011ab4:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8011ab8:	4113      	asrs	r3, r2
 8011aba:	2200      	movs	r2, #0
 8011abc:	e008      	b.n	8011ad0 <__ulp+0x3c>
 8011abe:	f1a2 0314 	sub.w	r3, r2, #20
 8011ac2:	2b1e      	cmp	r3, #30
 8011ac4:	bfda      	itte	le
 8011ac6:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8011aca:	40da      	lsrle	r2, r3
 8011acc:	2201      	movgt	r2, #1
 8011ace:	2300      	movs	r3, #0
 8011ad0:	4619      	mov	r1, r3
 8011ad2:	4610      	mov	r0, r2
 8011ad4:	ec41 0b10 	vmov	d0, r0, r1
 8011ad8:	b002      	add	sp, #8
 8011ada:	4770      	bx	lr
 8011adc:	7ff00000 	.word	0x7ff00000

08011ae0 <__b2d>:
 8011ae0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011ae4:	6906      	ldr	r6, [r0, #16]
 8011ae6:	f100 0814 	add.w	r8, r0, #20
 8011aea:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8011aee:	1f37      	subs	r7, r6, #4
 8011af0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8011af4:	4610      	mov	r0, r2
 8011af6:	f7ff fd53 	bl	80115a0 <__hi0bits>
 8011afa:	f1c0 0320 	rsb	r3, r0, #32
 8011afe:	280a      	cmp	r0, #10
 8011b00:	600b      	str	r3, [r1, #0]
 8011b02:	491b      	ldr	r1, [pc, #108]	@ (8011b70 <__b2d+0x90>)
 8011b04:	dc15      	bgt.n	8011b32 <__b2d+0x52>
 8011b06:	f1c0 0c0b 	rsb	ip, r0, #11
 8011b0a:	fa22 f30c 	lsr.w	r3, r2, ip
 8011b0e:	45b8      	cmp	r8, r7
 8011b10:	ea43 0501 	orr.w	r5, r3, r1
 8011b14:	bf34      	ite	cc
 8011b16:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8011b1a:	2300      	movcs	r3, #0
 8011b1c:	3015      	adds	r0, #21
 8011b1e:	fa02 f000 	lsl.w	r0, r2, r0
 8011b22:	fa23 f30c 	lsr.w	r3, r3, ip
 8011b26:	4303      	orrs	r3, r0
 8011b28:	461c      	mov	r4, r3
 8011b2a:	ec45 4b10 	vmov	d0, r4, r5
 8011b2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011b32:	45b8      	cmp	r8, r7
 8011b34:	bf3a      	itte	cc
 8011b36:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8011b3a:	f1a6 0708 	subcc.w	r7, r6, #8
 8011b3e:	2300      	movcs	r3, #0
 8011b40:	380b      	subs	r0, #11
 8011b42:	d012      	beq.n	8011b6a <__b2d+0x8a>
 8011b44:	f1c0 0120 	rsb	r1, r0, #32
 8011b48:	fa23 f401 	lsr.w	r4, r3, r1
 8011b4c:	4082      	lsls	r2, r0
 8011b4e:	4322      	orrs	r2, r4
 8011b50:	4547      	cmp	r7, r8
 8011b52:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8011b56:	bf8c      	ite	hi
 8011b58:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8011b5c:	2200      	movls	r2, #0
 8011b5e:	4083      	lsls	r3, r0
 8011b60:	40ca      	lsrs	r2, r1
 8011b62:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8011b66:	4313      	orrs	r3, r2
 8011b68:	e7de      	b.n	8011b28 <__b2d+0x48>
 8011b6a:	ea42 0501 	orr.w	r5, r2, r1
 8011b6e:	e7db      	b.n	8011b28 <__b2d+0x48>
 8011b70:	3ff00000 	.word	0x3ff00000

08011b74 <__d2b>:
 8011b74:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8011b78:	460f      	mov	r7, r1
 8011b7a:	2101      	movs	r1, #1
 8011b7c:	ec59 8b10 	vmov	r8, r9, d0
 8011b80:	4616      	mov	r6, r2
 8011b82:	f7ff fc1b 	bl	80113bc <_Balloc>
 8011b86:	4604      	mov	r4, r0
 8011b88:	b930      	cbnz	r0, 8011b98 <__d2b+0x24>
 8011b8a:	4602      	mov	r2, r0
 8011b8c:	4b23      	ldr	r3, [pc, #140]	@ (8011c1c <__d2b+0xa8>)
 8011b8e:	4824      	ldr	r0, [pc, #144]	@ (8011c20 <__d2b+0xac>)
 8011b90:	f240 310f 	movw	r1, #783	@ 0x30f
 8011b94:	f001 f97c 	bl	8012e90 <__assert_func>
 8011b98:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8011b9c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8011ba0:	b10d      	cbz	r5, 8011ba6 <__d2b+0x32>
 8011ba2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8011ba6:	9301      	str	r3, [sp, #4]
 8011ba8:	f1b8 0300 	subs.w	r3, r8, #0
 8011bac:	d023      	beq.n	8011bf6 <__d2b+0x82>
 8011bae:	4668      	mov	r0, sp
 8011bb0:	9300      	str	r3, [sp, #0]
 8011bb2:	f7ff fd14 	bl	80115de <__lo0bits>
 8011bb6:	e9dd 1200 	ldrd	r1, r2, [sp]
 8011bba:	b1d0      	cbz	r0, 8011bf2 <__d2b+0x7e>
 8011bbc:	f1c0 0320 	rsb	r3, r0, #32
 8011bc0:	fa02 f303 	lsl.w	r3, r2, r3
 8011bc4:	430b      	orrs	r3, r1
 8011bc6:	40c2      	lsrs	r2, r0
 8011bc8:	6163      	str	r3, [r4, #20]
 8011bca:	9201      	str	r2, [sp, #4]
 8011bcc:	9b01      	ldr	r3, [sp, #4]
 8011bce:	61a3      	str	r3, [r4, #24]
 8011bd0:	2b00      	cmp	r3, #0
 8011bd2:	bf0c      	ite	eq
 8011bd4:	2201      	moveq	r2, #1
 8011bd6:	2202      	movne	r2, #2
 8011bd8:	6122      	str	r2, [r4, #16]
 8011bda:	b1a5      	cbz	r5, 8011c06 <__d2b+0x92>
 8011bdc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8011be0:	4405      	add	r5, r0
 8011be2:	603d      	str	r5, [r7, #0]
 8011be4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8011be8:	6030      	str	r0, [r6, #0]
 8011bea:	4620      	mov	r0, r4
 8011bec:	b003      	add	sp, #12
 8011bee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011bf2:	6161      	str	r1, [r4, #20]
 8011bf4:	e7ea      	b.n	8011bcc <__d2b+0x58>
 8011bf6:	a801      	add	r0, sp, #4
 8011bf8:	f7ff fcf1 	bl	80115de <__lo0bits>
 8011bfc:	9b01      	ldr	r3, [sp, #4]
 8011bfe:	6163      	str	r3, [r4, #20]
 8011c00:	3020      	adds	r0, #32
 8011c02:	2201      	movs	r2, #1
 8011c04:	e7e8      	b.n	8011bd8 <__d2b+0x64>
 8011c06:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8011c0a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8011c0e:	6038      	str	r0, [r7, #0]
 8011c10:	6918      	ldr	r0, [r3, #16]
 8011c12:	f7ff fcc5 	bl	80115a0 <__hi0bits>
 8011c16:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8011c1a:	e7e5      	b.n	8011be8 <__d2b+0x74>
 8011c1c:	0803f236 	.word	0x0803f236
 8011c20:	0803f247 	.word	0x0803f247

08011c24 <__ratio>:
 8011c24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011c28:	b085      	sub	sp, #20
 8011c2a:	e9cd 1000 	strd	r1, r0, [sp]
 8011c2e:	a902      	add	r1, sp, #8
 8011c30:	f7ff ff56 	bl	8011ae0 <__b2d>
 8011c34:	9800      	ldr	r0, [sp, #0]
 8011c36:	a903      	add	r1, sp, #12
 8011c38:	ec55 4b10 	vmov	r4, r5, d0
 8011c3c:	f7ff ff50 	bl	8011ae0 <__b2d>
 8011c40:	9b01      	ldr	r3, [sp, #4]
 8011c42:	6919      	ldr	r1, [r3, #16]
 8011c44:	9b00      	ldr	r3, [sp, #0]
 8011c46:	691b      	ldr	r3, [r3, #16]
 8011c48:	1ac9      	subs	r1, r1, r3
 8011c4a:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8011c4e:	1a9b      	subs	r3, r3, r2
 8011c50:	ec5b ab10 	vmov	sl, fp, d0
 8011c54:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8011c58:	2b00      	cmp	r3, #0
 8011c5a:	bfce      	itee	gt
 8011c5c:	462a      	movgt	r2, r5
 8011c5e:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8011c62:	465a      	movle	r2, fp
 8011c64:	462f      	mov	r7, r5
 8011c66:	46d9      	mov	r9, fp
 8011c68:	bfcc      	ite	gt
 8011c6a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8011c6e:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8011c72:	464b      	mov	r3, r9
 8011c74:	4652      	mov	r2, sl
 8011c76:	4620      	mov	r0, r4
 8011c78:	4639      	mov	r1, r7
 8011c7a:	f7ee fdf7 	bl	800086c <__aeabi_ddiv>
 8011c7e:	ec41 0b10 	vmov	d0, r0, r1
 8011c82:	b005      	add	sp, #20
 8011c84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08011c88 <__copybits>:
 8011c88:	3901      	subs	r1, #1
 8011c8a:	b570      	push	{r4, r5, r6, lr}
 8011c8c:	1149      	asrs	r1, r1, #5
 8011c8e:	6914      	ldr	r4, [r2, #16]
 8011c90:	3101      	adds	r1, #1
 8011c92:	f102 0314 	add.w	r3, r2, #20
 8011c96:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8011c9a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8011c9e:	1f05      	subs	r5, r0, #4
 8011ca0:	42a3      	cmp	r3, r4
 8011ca2:	d30c      	bcc.n	8011cbe <__copybits+0x36>
 8011ca4:	1aa3      	subs	r3, r4, r2
 8011ca6:	3b11      	subs	r3, #17
 8011ca8:	f023 0303 	bic.w	r3, r3, #3
 8011cac:	3211      	adds	r2, #17
 8011cae:	42a2      	cmp	r2, r4
 8011cb0:	bf88      	it	hi
 8011cb2:	2300      	movhi	r3, #0
 8011cb4:	4418      	add	r0, r3
 8011cb6:	2300      	movs	r3, #0
 8011cb8:	4288      	cmp	r0, r1
 8011cba:	d305      	bcc.n	8011cc8 <__copybits+0x40>
 8011cbc:	bd70      	pop	{r4, r5, r6, pc}
 8011cbe:	f853 6b04 	ldr.w	r6, [r3], #4
 8011cc2:	f845 6f04 	str.w	r6, [r5, #4]!
 8011cc6:	e7eb      	b.n	8011ca0 <__copybits+0x18>
 8011cc8:	f840 3b04 	str.w	r3, [r0], #4
 8011ccc:	e7f4      	b.n	8011cb8 <__copybits+0x30>

08011cce <__any_on>:
 8011cce:	f100 0214 	add.w	r2, r0, #20
 8011cd2:	6900      	ldr	r0, [r0, #16]
 8011cd4:	114b      	asrs	r3, r1, #5
 8011cd6:	4298      	cmp	r0, r3
 8011cd8:	b510      	push	{r4, lr}
 8011cda:	db11      	blt.n	8011d00 <__any_on+0x32>
 8011cdc:	dd0a      	ble.n	8011cf4 <__any_on+0x26>
 8011cde:	f011 011f 	ands.w	r1, r1, #31
 8011ce2:	d007      	beq.n	8011cf4 <__any_on+0x26>
 8011ce4:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8011ce8:	fa24 f001 	lsr.w	r0, r4, r1
 8011cec:	fa00 f101 	lsl.w	r1, r0, r1
 8011cf0:	428c      	cmp	r4, r1
 8011cf2:	d10b      	bne.n	8011d0c <__any_on+0x3e>
 8011cf4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8011cf8:	4293      	cmp	r3, r2
 8011cfa:	d803      	bhi.n	8011d04 <__any_on+0x36>
 8011cfc:	2000      	movs	r0, #0
 8011cfe:	bd10      	pop	{r4, pc}
 8011d00:	4603      	mov	r3, r0
 8011d02:	e7f7      	b.n	8011cf4 <__any_on+0x26>
 8011d04:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8011d08:	2900      	cmp	r1, #0
 8011d0a:	d0f5      	beq.n	8011cf8 <__any_on+0x2a>
 8011d0c:	2001      	movs	r0, #1
 8011d0e:	e7f6      	b.n	8011cfe <__any_on+0x30>

08011d10 <sulp>:
 8011d10:	b570      	push	{r4, r5, r6, lr}
 8011d12:	4604      	mov	r4, r0
 8011d14:	460d      	mov	r5, r1
 8011d16:	ec45 4b10 	vmov	d0, r4, r5
 8011d1a:	4616      	mov	r6, r2
 8011d1c:	f7ff feba 	bl	8011a94 <__ulp>
 8011d20:	ec51 0b10 	vmov	r0, r1, d0
 8011d24:	b17e      	cbz	r6, 8011d46 <sulp+0x36>
 8011d26:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8011d2a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8011d2e:	2b00      	cmp	r3, #0
 8011d30:	dd09      	ble.n	8011d46 <sulp+0x36>
 8011d32:	051b      	lsls	r3, r3, #20
 8011d34:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8011d38:	2400      	movs	r4, #0
 8011d3a:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8011d3e:	4622      	mov	r2, r4
 8011d40:	462b      	mov	r3, r5
 8011d42:	f7ee fc69 	bl	8000618 <__aeabi_dmul>
 8011d46:	ec41 0b10 	vmov	d0, r0, r1
 8011d4a:	bd70      	pop	{r4, r5, r6, pc}
 8011d4c:	0000      	movs	r0, r0
	...

08011d50 <_strtod_l>:
 8011d50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011d54:	b09f      	sub	sp, #124	@ 0x7c
 8011d56:	460c      	mov	r4, r1
 8011d58:	9217      	str	r2, [sp, #92]	@ 0x5c
 8011d5a:	2200      	movs	r2, #0
 8011d5c:	921a      	str	r2, [sp, #104]	@ 0x68
 8011d5e:	9005      	str	r0, [sp, #20]
 8011d60:	f04f 0a00 	mov.w	sl, #0
 8011d64:	f04f 0b00 	mov.w	fp, #0
 8011d68:	460a      	mov	r2, r1
 8011d6a:	9219      	str	r2, [sp, #100]	@ 0x64
 8011d6c:	7811      	ldrb	r1, [r2, #0]
 8011d6e:	292b      	cmp	r1, #43	@ 0x2b
 8011d70:	d04a      	beq.n	8011e08 <_strtod_l+0xb8>
 8011d72:	d838      	bhi.n	8011de6 <_strtod_l+0x96>
 8011d74:	290d      	cmp	r1, #13
 8011d76:	d832      	bhi.n	8011dde <_strtod_l+0x8e>
 8011d78:	2908      	cmp	r1, #8
 8011d7a:	d832      	bhi.n	8011de2 <_strtod_l+0x92>
 8011d7c:	2900      	cmp	r1, #0
 8011d7e:	d03b      	beq.n	8011df8 <_strtod_l+0xa8>
 8011d80:	2200      	movs	r2, #0
 8011d82:	920e      	str	r2, [sp, #56]	@ 0x38
 8011d84:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8011d86:	782a      	ldrb	r2, [r5, #0]
 8011d88:	2a30      	cmp	r2, #48	@ 0x30
 8011d8a:	f040 80b2 	bne.w	8011ef2 <_strtod_l+0x1a2>
 8011d8e:	786a      	ldrb	r2, [r5, #1]
 8011d90:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8011d94:	2a58      	cmp	r2, #88	@ 0x58
 8011d96:	d16e      	bne.n	8011e76 <_strtod_l+0x126>
 8011d98:	9302      	str	r3, [sp, #8]
 8011d9a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011d9c:	9301      	str	r3, [sp, #4]
 8011d9e:	ab1a      	add	r3, sp, #104	@ 0x68
 8011da0:	9300      	str	r3, [sp, #0]
 8011da2:	4a8f      	ldr	r2, [pc, #572]	@ (8011fe0 <_strtod_l+0x290>)
 8011da4:	9805      	ldr	r0, [sp, #20]
 8011da6:	ab1b      	add	r3, sp, #108	@ 0x6c
 8011da8:	a919      	add	r1, sp, #100	@ 0x64
 8011daa:	f001 f917 	bl	8012fdc <__gethex>
 8011dae:	f010 060f 	ands.w	r6, r0, #15
 8011db2:	4604      	mov	r4, r0
 8011db4:	d005      	beq.n	8011dc2 <_strtod_l+0x72>
 8011db6:	2e06      	cmp	r6, #6
 8011db8:	d128      	bne.n	8011e0c <_strtod_l+0xbc>
 8011dba:	3501      	adds	r5, #1
 8011dbc:	2300      	movs	r3, #0
 8011dbe:	9519      	str	r5, [sp, #100]	@ 0x64
 8011dc0:	930e      	str	r3, [sp, #56]	@ 0x38
 8011dc2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8011dc4:	2b00      	cmp	r3, #0
 8011dc6:	f040 858e 	bne.w	80128e6 <_strtod_l+0xb96>
 8011dca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011dcc:	b1cb      	cbz	r3, 8011e02 <_strtod_l+0xb2>
 8011dce:	4652      	mov	r2, sl
 8011dd0:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8011dd4:	ec43 2b10 	vmov	d0, r2, r3
 8011dd8:	b01f      	add	sp, #124	@ 0x7c
 8011dda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011dde:	2920      	cmp	r1, #32
 8011de0:	d1ce      	bne.n	8011d80 <_strtod_l+0x30>
 8011de2:	3201      	adds	r2, #1
 8011de4:	e7c1      	b.n	8011d6a <_strtod_l+0x1a>
 8011de6:	292d      	cmp	r1, #45	@ 0x2d
 8011de8:	d1ca      	bne.n	8011d80 <_strtod_l+0x30>
 8011dea:	2101      	movs	r1, #1
 8011dec:	910e      	str	r1, [sp, #56]	@ 0x38
 8011dee:	1c51      	adds	r1, r2, #1
 8011df0:	9119      	str	r1, [sp, #100]	@ 0x64
 8011df2:	7852      	ldrb	r2, [r2, #1]
 8011df4:	2a00      	cmp	r2, #0
 8011df6:	d1c5      	bne.n	8011d84 <_strtod_l+0x34>
 8011df8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8011dfa:	9419      	str	r4, [sp, #100]	@ 0x64
 8011dfc:	2b00      	cmp	r3, #0
 8011dfe:	f040 8570 	bne.w	80128e2 <_strtod_l+0xb92>
 8011e02:	4652      	mov	r2, sl
 8011e04:	465b      	mov	r3, fp
 8011e06:	e7e5      	b.n	8011dd4 <_strtod_l+0x84>
 8011e08:	2100      	movs	r1, #0
 8011e0a:	e7ef      	b.n	8011dec <_strtod_l+0x9c>
 8011e0c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8011e0e:	b13a      	cbz	r2, 8011e20 <_strtod_l+0xd0>
 8011e10:	2135      	movs	r1, #53	@ 0x35
 8011e12:	a81c      	add	r0, sp, #112	@ 0x70
 8011e14:	f7ff ff38 	bl	8011c88 <__copybits>
 8011e18:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8011e1a:	9805      	ldr	r0, [sp, #20]
 8011e1c:	f7ff fb0e 	bl	801143c <_Bfree>
 8011e20:	3e01      	subs	r6, #1
 8011e22:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8011e24:	2e04      	cmp	r6, #4
 8011e26:	d806      	bhi.n	8011e36 <_strtod_l+0xe6>
 8011e28:	e8df f006 	tbb	[pc, r6]
 8011e2c:	201d0314 	.word	0x201d0314
 8011e30:	14          	.byte	0x14
 8011e31:	00          	.byte	0x00
 8011e32:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8011e36:	05e1      	lsls	r1, r4, #23
 8011e38:	bf48      	it	mi
 8011e3a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8011e3e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8011e42:	0d1b      	lsrs	r3, r3, #20
 8011e44:	051b      	lsls	r3, r3, #20
 8011e46:	2b00      	cmp	r3, #0
 8011e48:	d1bb      	bne.n	8011dc2 <_strtod_l+0x72>
 8011e4a:	f7fe fb7d 	bl	8010548 <__errno>
 8011e4e:	2322      	movs	r3, #34	@ 0x22
 8011e50:	6003      	str	r3, [r0, #0]
 8011e52:	e7b6      	b.n	8011dc2 <_strtod_l+0x72>
 8011e54:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8011e58:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8011e5c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8011e60:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8011e64:	e7e7      	b.n	8011e36 <_strtod_l+0xe6>
 8011e66:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8011fe8 <_strtod_l+0x298>
 8011e6a:	e7e4      	b.n	8011e36 <_strtod_l+0xe6>
 8011e6c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8011e70:	f04f 3aff 	mov.w	sl, #4294967295
 8011e74:	e7df      	b.n	8011e36 <_strtod_l+0xe6>
 8011e76:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8011e78:	1c5a      	adds	r2, r3, #1
 8011e7a:	9219      	str	r2, [sp, #100]	@ 0x64
 8011e7c:	785b      	ldrb	r3, [r3, #1]
 8011e7e:	2b30      	cmp	r3, #48	@ 0x30
 8011e80:	d0f9      	beq.n	8011e76 <_strtod_l+0x126>
 8011e82:	2b00      	cmp	r3, #0
 8011e84:	d09d      	beq.n	8011dc2 <_strtod_l+0x72>
 8011e86:	2301      	movs	r3, #1
 8011e88:	2700      	movs	r7, #0
 8011e8a:	9308      	str	r3, [sp, #32]
 8011e8c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8011e8e:	930c      	str	r3, [sp, #48]	@ 0x30
 8011e90:	970b      	str	r7, [sp, #44]	@ 0x2c
 8011e92:	46b9      	mov	r9, r7
 8011e94:	220a      	movs	r2, #10
 8011e96:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8011e98:	7805      	ldrb	r5, [r0, #0]
 8011e9a:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8011e9e:	b2d9      	uxtb	r1, r3
 8011ea0:	2909      	cmp	r1, #9
 8011ea2:	d928      	bls.n	8011ef6 <_strtod_l+0x1a6>
 8011ea4:	494f      	ldr	r1, [pc, #316]	@ (8011fe4 <_strtod_l+0x294>)
 8011ea6:	2201      	movs	r2, #1
 8011ea8:	f7fd fd57 	bl	800f95a <strncmp>
 8011eac:	2800      	cmp	r0, #0
 8011eae:	d032      	beq.n	8011f16 <_strtod_l+0x1c6>
 8011eb0:	2000      	movs	r0, #0
 8011eb2:	462a      	mov	r2, r5
 8011eb4:	900a      	str	r0, [sp, #40]	@ 0x28
 8011eb6:	464d      	mov	r5, r9
 8011eb8:	4603      	mov	r3, r0
 8011eba:	2a65      	cmp	r2, #101	@ 0x65
 8011ebc:	d001      	beq.n	8011ec2 <_strtod_l+0x172>
 8011ebe:	2a45      	cmp	r2, #69	@ 0x45
 8011ec0:	d114      	bne.n	8011eec <_strtod_l+0x19c>
 8011ec2:	b91d      	cbnz	r5, 8011ecc <_strtod_l+0x17c>
 8011ec4:	9a08      	ldr	r2, [sp, #32]
 8011ec6:	4302      	orrs	r2, r0
 8011ec8:	d096      	beq.n	8011df8 <_strtod_l+0xa8>
 8011eca:	2500      	movs	r5, #0
 8011ecc:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8011ece:	1c62      	adds	r2, r4, #1
 8011ed0:	9219      	str	r2, [sp, #100]	@ 0x64
 8011ed2:	7862      	ldrb	r2, [r4, #1]
 8011ed4:	2a2b      	cmp	r2, #43	@ 0x2b
 8011ed6:	d07a      	beq.n	8011fce <_strtod_l+0x27e>
 8011ed8:	2a2d      	cmp	r2, #45	@ 0x2d
 8011eda:	d07e      	beq.n	8011fda <_strtod_l+0x28a>
 8011edc:	f04f 0c00 	mov.w	ip, #0
 8011ee0:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8011ee4:	2909      	cmp	r1, #9
 8011ee6:	f240 8085 	bls.w	8011ff4 <_strtod_l+0x2a4>
 8011eea:	9419      	str	r4, [sp, #100]	@ 0x64
 8011eec:	f04f 0800 	mov.w	r8, #0
 8011ef0:	e0a5      	b.n	801203e <_strtod_l+0x2ee>
 8011ef2:	2300      	movs	r3, #0
 8011ef4:	e7c8      	b.n	8011e88 <_strtod_l+0x138>
 8011ef6:	f1b9 0f08 	cmp.w	r9, #8
 8011efa:	bfd8      	it	le
 8011efc:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8011efe:	f100 0001 	add.w	r0, r0, #1
 8011f02:	bfda      	itte	le
 8011f04:	fb02 3301 	mlale	r3, r2, r1, r3
 8011f08:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8011f0a:	fb02 3707 	mlagt	r7, r2, r7, r3
 8011f0e:	f109 0901 	add.w	r9, r9, #1
 8011f12:	9019      	str	r0, [sp, #100]	@ 0x64
 8011f14:	e7bf      	b.n	8011e96 <_strtod_l+0x146>
 8011f16:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8011f18:	1c5a      	adds	r2, r3, #1
 8011f1a:	9219      	str	r2, [sp, #100]	@ 0x64
 8011f1c:	785a      	ldrb	r2, [r3, #1]
 8011f1e:	f1b9 0f00 	cmp.w	r9, #0
 8011f22:	d03b      	beq.n	8011f9c <_strtod_l+0x24c>
 8011f24:	900a      	str	r0, [sp, #40]	@ 0x28
 8011f26:	464d      	mov	r5, r9
 8011f28:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8011f2c:	2b09      	cmp	r3, #9
 8011f2e:	d912      	bls.n	8011f56 <_strtod_l+0x206>
 8011f30:	2301      	movs	r3, #1
 8011f32:	e7c2      	b.n	8011eba <_strtod_l+0x16a>
 8011f34:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8011f36:	1c5a      	adds	r2, r3, #1
 8011f38:	9219      	str	r2, [sp, #100]	@ 0x64
 8011f3a:	785a      	ldrb	r2, [r3, #1]
 8011f3c:	3001      	adds	r0, #1
 8011f3e:	2a30      	cmp	r2, #48	@ 0x30
 8011f40:	d0f8      	beq.n	8011f34 <_strtod_l+0x1e4>
 8011f42:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8011f46:	2b08      	cmp	r3, #8
 8011f48:	f200 84d2 	bhi.w	80128f0 <_strtod_l+0xba0>
 8011f4c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8011f4e:	900a      	str	r0, [sp, #40]	@ 0x28
 8011f50:	2000      	movs	r0, #0
 8011f52:	930c      	str	r3, [sp, #48]	@ 0x30
 8011f54:	4605      	mov	r5, r0
 8011f56:	3a30      	subs	r2, #48	@ 0x30
 8011f58:	f100 0301 	add.w	r3, r0, #1
 8011f5c:	d018      	beq.n	8011f90 <_strtod_l+0x240>
 8011f5e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8011f60:	4419      	add	r1, r3
 8011f62:	910a      	str	r1, [sp, #40]	@ 0x28
 8011f64:	462e      	mov	r6, r5
 8011f66:	f04f 0e0a 	mov.w	lr, #10
 8011f6a:	1c71      	adds	r1, r6, #1
 8011f6c:	eba1 0c05 	sub.w	ip, r1, r5
 8011f70:	4563      	cmp	r3, ip
 8011f72:	dc15      	bgt.n	8011fa0 <_strtod_l+0x250>
 8011f74:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8011f78:	182b      	adds	r3, r5, r0
 8011f7a:	2b08      	cmp	r3, #8
 8011f7c:	f105 0501 	add.w	r5, r5, #1
 8011f80:	4405      	add	r5, r0
 8011f82:	dc1a      	bgt.n	8011fba <_strtod_l+0x26a>
 8011f84:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8011f86:	230a      	movs	r3, #10
 8011f88:	fb03 2301 	mla	r3, r3, r1, r2
 8011f8c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8011f8e:	2300      	movs	r3, #0
 8011f90:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8011f92:	1c51      	adds	r1, r2, #1
 8011f94:	9119      	str	r1, [sp, #100]	@ 0x64
 8011f96:	7852      	ldrb	r2, [r2, #1]
 8011f98:	4618      	mov	r0, r3
 8011f9a:	e7c5      	b.n	8011f28 <_strtod_l+0x1d8>
 8011f9c:	4648      	mov	r0, r9
 8011f9e:	e7ce      	b.n	8011f3e <_strtod_l+0x1ee>
 8011fa0:	2e08      	cmp	r6, #8
 8011fa2:	dc05      	bgt.n	8011fb0 <_strtod_l+0x260>
 8011fa4:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8011fa6:	fb0e f606 	mul.w	r6, lr, r6
 8011faa:	960b      	str	r6, [sp, #44]	@ 0x2c
 8011fac:	460e      	mov	r6, r1
 8011fae:	e7dc      	b.n	8011f6a <_strtod_l+0x21a>
 8011fb0:	2910      	cmp	r1, #16
 8011fb2:	bfd8      	it	le
 8011fb4:	fb0e f707 	mulle.w	r7, lr, r7
 8011fb8:	e7f8      	b.n	8011fac <_strtod_l+0x25c>
 8011fba:	2b0f      	cmp	r3, #15
 8011fbc:	bfdc      	itt	le
 8011fbe:	230a      	movle	r3, #10
 8011fc0:	fb03 2707 	mlale	r7, r3, r7, r2
 8011fc4:	e7e3      	b.n	8011f8e <_strtod_l+0x23e>
 8011fc6:	2300      	movs	r3, #0
 8011fc8:	930a      	str	r3, [sp, #40]	@ 0x28
 8011fca:	2301      	movs	r3, #1
 8011fcc:	e77a      	b.n	8011ec4 <_strtod_l+0x174>
 8011fce:	f04f 0c00 	mov.w	ip, #0
 8011fd2:	1ca2      	adds	r2, r4, #2
 8011fd4:	9219      	str	r2, [sp, #100]	@ 0x64
 8011fd6:	78a2      	ldrb	r2, [r4, #2]
 8011fd8:	e782      	b.n	8011ee0 <_strtod_l+0x190>
 8011fda:	f04f 0c01 	mov.w	ip, #1
 8011fde:	e7f8      	b.n	8011fd2 <_strtod_l+0x282>
 8011fe0:	0803f4e4 	.word	0x0803f4e4
 8011fe4:	0803f2a0 	.word	0x0803f2a0
 8011fe8:	7ff00000 	.word	0x7ff00000
 8011fec:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8011fee:	1c51      	adds	r1, r2, #1
 8011ff0:	9119      	str	r1, [sp, #100]	@ 0x64
 8011ff2:	7852      	ldrb	r2, [r2, #1]
 8011ff4:	2a30      	cmp	r2, #48	@ 0x30
 8011ff6:	d0f9      	beq.n	8011fec <_strtod_l+0x29c>
 8011ff8:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8011ffc:	2908      	cmp	r1, #8
 8011ffe:	f63f af75 	bhi.w	8011eec <_strtod_l+0x19c>
 8012002:	3a30      	subs	r2, #48	@ 0x30
 8012004:	9209      	str	r2, [sp, #36]	@ 0x24
 8012006:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8012008:	920f      	str	r2, [sp, #60]	@ 0x3c
 801200a:	f04f 080a 	mov.w	r8, #10
 801200e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8012010:	1c56      	adds	r6, r2, #1
 8012012:	9619      	str	r6, [sp, #100]	@ 0x64
 8012014:	7852      	ldrb	r2, [r2, #1]
 8012016:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 801201a:	f1be 0f09 	cmp.w	lr, #9
 801201e:	d939      	bls.n	8012094 <_strtod_l+0x344>
 8012020:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8012022:	1a76      	subs	r6, r6, r1
 8012024:	2e08      	cmp	r6, #8
 8012026:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 801202a:	dc03      	bgt.n	8012034 <_strtod_l+0x2e4>
 801202c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801202e:	4588      	cmp	r8, r1
 8012030:	bfa8      	it	ge
 8012032:	4688      	movge	r8, r1
 8012034:	f1bc 0f00 	cmp.w	ip, #0
 8012038:	d001      	beq.n	801203e <_strtod_l+0x2ee>
 801203a:	f1c8 0800 	rsb	r8, r8, #0
 801203e:	2d00      	cmp	r5, #0
 8012040:	d14e      	bne.n	80120e0 <_strtod_l+0x390>
 8012042:	9908      	ldr	r1, [sp, #32]
 8012044:	4308      	orrs	r0, r1
 8012046:	f47f aebc 	bne.w	8011dc2 <_strtod_l+0x72>
 801204a:	2b00      	cmp	r3, #0
 801204c:	f47f aed4 	bne.w	8011df8 <_strtod_l+0xa8>
 8012050:	2a69      	cmp	r2, #105	@ 0x69
 8012052:	d028      	beq.n	80120a6 <_strtod_l+0x356>
 8012054:	dc25      	bgt.n	80120a2 <_strtod_l+0x352>
 8012056:	2a49      	cmp	r2, #73	@ 0x49
 8012058:	d025      	beq.n	80120a6 <_strtod_l+0x356>
 801205a:	2a4e      	cmp	r2, #78	@ 0x4e
 801205c:	f47f aecc 	bne.w	8011df8 <_strtod_l+0xa8>
 8012060:	499a      	ldr	r1, [pc, #616]	@ (80122cc <_strtod_l+0x57c>)
 8012062:	a819      	add	r0, sp, #100	@ 0x64
 8012064:	f001 f9dc 	bl	8013420 <__match>
 8012068:	2800      	cmp	r0, #0
 801206a:	f43f aec5 	beq.w	8011df8 <_strtod_l+0xa8>
 801206e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8012070:	781b      	ldrb	r3, [r3, #0]
 8012072:	2b28      	cmp	r3, #40	@ 0x28
 8012074:	d12e      	bne.n	80120d4 <_strtod_l+0x384>
 8012076:	4996      	ldr	r1, [pc, #600]	@ (80122d0 <_strtod_l+0x580>)
 8012078:	aa1c      	add	r2, sp, #112	@ 0x70
 801207a:	a819      	add	r0, sp, #100	@ 0x64
 801207c:	f001 f9e4 	bl	8013448 <__hexnan>
 8012080:	2805      	cmp	r0, #5
 8012082:	d127      	bne.n	80120d4 <_strtod_l+0x384>
 8012084:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8012086:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 801208a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 801208e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8012092:	e696      	b.n	8011dc2 <_strtod_l+0x72>
 8012094:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8012096:	fb08 2101 	mla	r1, r8, r1, r2
 801209a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 801209e:	9209      	str	r2, [sp, #36]	@ 0x24
 80120a0:	e7b5      	b.n	801200e <_strtod_l+0x2be>
 80120a2:	2a6e      	cmp	r2, #110	@ 0x6e
 80120a4:	e7da      	b.n	801205c <_strtod_l+0x30c>
 80120a6:	498b      	ldr	r1, [pc, #556]	@ (80122d4 <_strtod_l+0x584>)
 80120a8:	a819      	add	r0, sp, #100	@ 0x64
 80120aa:	f001 f9b9 	bl	8013420 <__match>
 80120ae:	2800      	cmp	r0, #0
 80120b0:	f43f aea2 	beq.w	8011df8 <_strtod_l+0xa8>
 80120b4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80120b6:	4988      	ldr	r1, [pc, #544]	@ (80122d8 <_strtod_l+0x588>)
 80120b8:	3b01      	subs	r3, #1
 80120ba:	a819      	add	r0, sp, #100	@ 0x64
 80120bc:	9319      	str	r3, [sp, #100]	@ 0x64
 80120be:	f001 f9af 	bl	8013420 <__match>
 80120c2:	b910      	cbnz	r0, 80120ca <_strtod_l+0x37a>
 80120c4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80120c6:	3301      	adds	r3, #1
 80120c8:	9319      	str	r3, [sp, #100]	@ 0x64
 80120ca:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 80122e8 <_strtod_l+0x598>
 80120ce:	f04f 0a00 	mov.w	sl, #0
 80120d2:	e676      	b.n	8011dc2 <_strtod_l+0x72>
 80120d4:	4881      	ldr	r0, [pc, #516]	@ (80122dc <_strtod_l+0x58c>)
 80120d6:	f000 fed3 	bl	8012e80 <nan>
 80120da:	ec5b ab10 	vmov	sl, fp, d0
 80120de:	e670      	b.n	8011dc2 <_strtod_l+0x72>
 80120e0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80120e2:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 80120e4:	eba8 0303 	sub.w	r3, r8, r3
 80120e8:	f1b9 0f00 	cmp.w	r9, #0
 80120ec:	bf08      	it	eq
 80120ee:	46a9      	moveq	r9, r5
 80120f0:	2d10      	cmp	r5, #16
 80120f2:	9309      	str	r3, [sp, #36]	@ 0x24
 80120f4:	462c      	mov	r4, r5
 80120f6:	bfa8      	it	ge
 80120f8:	2410      	movge	r4, #16
 80120fa:	f7ee fa13 	bl	8000524 <__aeabi_ui2d>
 80120fe:	2d09      	cmp	r5, #9
 8012100:	4682      	mov	sl, r0
 8012102:	468b      	mov	fp, r1
 8012104:	dc13      	bgt.n	801212e <_strtod_l+0x3de>
 8012106:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012108:	2b00      	cmp	r3, #0
 801210a:	f43f ae5a 	beq.w	8011dc2 <_strtod_l+0x72>
 801210e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012110:	dd78      	ble.n	8012204 <_strtod_l+0x4b4>
 8012112:	2b16      	cmp	r3, #22
 8012114:	dc5f      	bgt.n	80121d6 <_strtod_l+0x486>
 8012116:	4972      	ldr	r1, [pc, #456]	@ (80122e0 <_strtod_l+0x590>)
 8012118:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801211c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012120:	4652      	mov	r2, sl
 8012122:	465b      	mov	r3, fp
 8012124:	f7ee fa78 	bl	8000618 <__aeabi_dmul>
 8012128:	4682      	mov	sl, r0
 801212a:	468b      	mov	fp, r1
 801212c:	e649      	b.n	8011dc2 <_strtod_l+0x72>
 801212e:	4b6c      	ldr	r3, [pc, #432]	@ (80122e0 <_strtod_l+0x590>)
 8012130:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8012134:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8012138:	f7ee fa6e 	bl	8000618 <__aeabi_dmul>
 801213c:	4682      	mov	sl, r0
 801213e:	4638      	mov	r0, r7
 8012140:	468b      	mov	fp, r1
 8012142:	f7ee f9ef 	bl	8000524 <__aeabi_ui2d>
 8012146:	4602      	mov	r2, r0
 8012148:	460b      	mov	r3, r1
 801214a:	4650      	mov	r0, sl
 801214c:	4659      	mov	r1, fp
 801214e:	f7ee f8ad 	bl	80002ac <__adddf3>
 8012152:	2d0f      	cmp	r5, #15
 8012154:	4682      	mov	sl, r0
 8012156:	468b      	mov	fp, r1
 8012158:	ddd5      	ble.n	8012106 <_strtod_l+0x3b6>
 801215a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801215c:	1b2c      	subs	r4, r5, r4
 801215e:	441c      	add	r4, r3
 8012160:	2c00      	cmp	r4, #0
 8012162:	f340 8093 	ble.w	801228c <_strtod_l+0x53c>
 8012166:	f014 030f 	ands.w	r3, r4, #15
 801216a:	d00a      	beq.n	8012182 <_strtod_l+0x432>
 801216c:	495c      	ldr	r1, [pc, #368]	@ (80122e0 <_strtod_l+0x590>)
 801216e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8012172:	4652      	mov	r2, sl
 8012174:	465b      	mov	r3, fp
 8012176:	e9d1 0100 	ldrd	r0, r1, [r1]
 801217a:	f7ee fa4d 	bl	8000618 <__aeabi_dmul>
 801217e:	4682      	mov	sl, r0
 8012180:	468b      	mov	fp, r1
 8012182:	f034 040f 	bics.w	r4, r4, #15
 8012186:	d073      	beq.n	8012270 <_strtod_l+0x520>
 8012188:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 801218c:	dd49      	ble.n	8012222 <_strtod_l+0x4d2>
 801218e:	2400      	movs	r4, #0
 8012190:	46a0      	mov	r8, r4
 8012192:	940b      	str	r4, [sp, #44]	@ 0x2c
 8012194:	46a1      	mov	r9, r4
 8012196:	9a05      	ldr	r2, [sp, #20]
 8012198:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 80122e8 <_strtod_l+0x598>
 801219c:	2322      	movs	r3, #34	@ 0x22
 801219e:	6013      	str	r3, [r2, #0]
 80121a0:	f04f 0a00 	mov.w	sl, #0
 80121a4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80121a6:	2b00      	cmp	r3, #0
 80121a8:	f43f ae0b 	beq.w	8011dc2 <_strtod_l+0x72>
 80121ac:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80121ae:	9805      	ldr	r0, [sp, #20]
 80121b0:	f7ff f944 	bl	801143c <_Bfree>
 80121b4:	9805      	ldr	r0, [sp, #20]
 80121b6:	4649      	mov	r1, r9
 80121b8:	f7ff f940 	bl	801143c <_Bfree>
 80121bc:	9805      	ldr	r0, [sp, #20]
 80121be:	4641      	mov	r1, r8
 80121c0:	f7ff f93c 	bl	801143c <_Bfree>
 80121c4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80121c6:	9805      	ldr	r0, [sp, #20]
 80121c8:	f7ff f938 	bl	801143c <_Bfree>
 80121cc:	9805      	ldr	r0, [sp, #20]
 80121ce:	4621      	mov	r1, r4
 80121d0:	f7ff f934 	bl	801143c <_Bfree>
 80121d4:	e5f5      	b.n	8011dc2 <_strtod_l+0x72>
 80121d6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80121d8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80121dc:	4293      	cmp	r3, r2
 80121de:	dbbc      	blt.n	801215a <_strtod_l+0x40a>
 80121e0:	4c3f      	ldr	r4, [pc, #252]	@ (80122e0 <_strtod_l+0x590>)
 80121e2:	f1c5 050f 	rsb	r5, r5, #15
 80121e6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80121ea:	4652      	mov	r2, sl
 80121ec:	465b      	mov	r3, fp
 80121ee:	e9d1 0100 	ldrd	r0, r1, [r1]
 80121f2:	f7ee fa11 	bl	8000618 <__aeabi_dmul>
 80121f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80121f8:	1b5d      	subs	r5, r3, r5
 80121fa:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80121fe:	e9d4 2300 	ldrd	r2, r3, [r4]
 8012202:	e78f      	b.n	8012124 <_strtod_l+0x3d4>
 8012204:	3316      	adds	r3, #22
 8012206:	dba8      	blt.n	801215a <_strtod_l+0x40a>
 8012208:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801220a:	eba3 0808 	sub.w	r8, r3, r8
 801220e:	4b34      	ldr	r3, [pc, #208]	@ (80122e0 <_strtod_l+0x590>)
 8012210:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8012214:	e9d8 2300 	ldrd	r2, r3, [r8]
 8012218:	4650      	mov	r0, sl
 801221a:	4659      	mov	r1, fp
 801221c:	f7ee fb26 	bl	800086c <__aeabi_ddiv>
 8012220:	e782      	b.n	8012128 <_strtod_l+0x3d8>
 8012222:	2300      	movs	r3, #0
 8012224:	4f2f      	ldr	r7, [pc, #188]	@ (80122e4 <_strtod_l+0x594>)
 8012226:	1124      	asrs	r4, r4, #4
 8012228:	4650      	mov	r0, sl
 801222a:	4659      	mov	r1, fp
 801222c:	461e      	mov	r6, r3
 801222e:	2c01      	cmp	r4, #1
 8012230:	dc21      	bgt.n	8012276 <_strtod_l+0x526>
 8012232:	b10b      	cbz	r3, 8012238 <_strtod_l+0x4e8>
 8012234:	4682      	mov	sl, r0
 8012236:	468b      	mov	fp, r1
 8012238:	492a      	ldr	r1, [pc, #168]	@ (80122e4 <_strtod_l+0x594>)
 801223a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 801223e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8012242:	4652      	mov	r2, sl
 8012244:	465b      	mov	r3, fp
 8012246:	e9d1 0100 	ldrd	r0, r1, [r1]
 801224a:	f7ee f9e5 	bl	8000618 <__aeabi_dmul>
 801224e:	4b26      	ldr	r3, [pc, #152]	@ (80122e8 <_strtod_l+0x598>)
 8012250:	460a      	mov	r2, r1
 8012252:	400b      	ands	r3, r1
 8012254:	4925      	ldr	r1, [pc, #148]	@ (80122ec <_strtod_l+0x59c>)
 8012256:	428b      	cmp	r3, r1
 8012258:	4682      	mov	sl, r0
 801225a:	d898      	bhi.n	801218e <_strtod_l+0x43e>
 801225c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8012260:	428b      	cmp	r3, r1
 8012262:	bf86      	itte	hi
 8012264:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 80122f0 <_strtod_l+0x5a0>
 8012268:	f04f 3aff 	movhi.w	sl, #4294967295
 801226c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8012270:	2300      	movs	r3, #0
 8012272:	9308      	str	r3, [sp, #32]
 8012274:	e076      	b.n	8012364 <_strtod_l+0x614>
 8012276:	07e2      	lsls	r2, r4, #31
 8012278:	d504      	bpl.n	8012284 <_strtod_l+0x534>
 801227a:	e9d7 2300 	ldrd	r2, r3, [r7]
 801227e:	f7ee f9cb 	bl	8000618 <__aeabi_dmul>
 8012282:	2301      	movs	r3, #1
 8012284:	3601      	adds	r6, #1
 8012286:	1064      	asrs	r4, r4, #1
 8012288:	3708      	adds	r7, #8
 801228a:	e7d0      	b.n	801222e <_strtod_l+0x4de>
 801228c:	d0f0      	beq.n	8012270 <_strtod_l+0x520>
 801228e:	4264      	negs	r4, r4
 8012290:	f014 020f 	ands.w	r2, r4, #15
 8012294:	d00a      	beq.n	80122ac <_strtod_l+0x55c>
 8012296:	4b12      	ldr	r3, [pc, #72]	@ (80122e0 <_strtod_l+0x590>)
 8012298:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801229c:	4650      	mov	r0, sl
 801229e:	4659      	mov	r1, fp
 80122a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80122a4:	f7ee fae2 	bl	800086c <__aeabi_ddiv>
 80122a8:	4682      	mov	sl, r0
 80122aa:	468b      	mov	fp, r1
 80122ac:	1124      	asrs	r4, r4, #4
 80122ae:	d0df      	beq.n	8012270 <_strtod_l+0x520>
 80122b0:	2c1f      	cmp	r4, #31
 80122b2:	dd1f      	ble.n	80122f4 <_strtod_l+0x5a4>
 80122b4:	2400      	movs	r4, #0
 80122b6:	46a0      	mov	r8, r4
 80122b8:	940b      	str	r4, [sp, #44]	@ 0x2c
 80122ba:	46a1      	mov	r9, r4
 80122bc:	9a05      	ldr	r2, [sp, #20]
 80122be:	2322      	movs	r3, #34	@ 0x22
 80122c0:	f04f 0a00 	mov.w	sl, #0
 80122c4:	f04f 0b00 	mov.w	fp, #0
 80122c8:	6013      	str	r3, [r2, #0]
 80122ca:	e76b      	b.n	80121a4 <_strtod_l+0x454>
 80122cc:	0803f142 	.word	0x0803f142
 80122d0:	0803f4d0 	.word	0x0803f4d0
 80122d4:	0803f13a 	.word	0x0803f13a
 80122d8:	0803f1bd 	.word	0x0803f1bd
 80122dc:	0803f2f6 	.word	0x0803f2f6
 80122e0:	0803f408 	.word	0x0803f408
 80122e4:	0803f3e0 	.word	0x0803f3e0
 80122e8:	7ff00000 	.word	0x7ff00000
 80122ec:	7ca00000 	.word	0x7ca00000
 80122f0:	7fefffff 	.word	0x7fefffff
 80122f4:	f014 0310 	ands.w	r3, r4, #16
 80122f8:	bf18      	it	ne
 80122fa:	236a      	movne	r3, #106	@ 0x6a
 80122fc:	4ea9      	ldr	r6, [pc, #676]	@ (80125a4 <_strtod_l+0x854>)
 80122fe:	9308      	str	r3, [sp, #32]
 8012300:	4650      	mov	r0, sl
 8012302:	4659      	mov	r1, fp
 8012304:	2300      	movs	r3, #0
 8012306:	07e7      	lsls	r7, r4, #31
 8012308:	d504      	bpl.n	8012314 <_strtod_l+0x5c4>
 801230a:	e9d6 2300 	ldrd	r2, r3, [r6]
 801230e:	f7ee f983 	bl	8000618 <__aeabi_dmul>
 8012312:	2301      	movs	r3, #1
 8012314:	1064      	asrs	r4, r4, #1
 8012316:	f106 0608 	add.w	r6, r6, #8
 801231a:	d1f4      	bne.n	8012306 <_strtod_l+0x5b6>
 801231c:	b10b      	cbz	r3, 8012322 <_strtod_l+0x5d2>
 801231e:	4682      	mov	sl, r0
 8012320:	468b      	mov	fp, r1
 8012322:	9b08      	ldr	r3, [sp, #32]
 8012324:	b1b3      	cbz	r3, 8012354 <_strtod_l+0x604>
 8012326:	f3cb 520a 	ubfx	r2, fp, #20, #11
 801232a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 801232e:	2b00      	cmp	r3, #0
 8012330:	4659      	mov	r1, fp
 8012332:	dd0f      	ble.n	8012354 <_strtod_l+0x604>
 8012334:	2b1f      	cmp	r3, #31
 8012336:	dd56      	ble.n	80123e6 <_strtod_l+0x696>
 8012338:	2b34      	cmp	r3, #52	@ 0x34
 801233a:	bfde      	ittt	le
 801233c:	f04f 33ff 	movle.w	r3, #4294967295
 8012340:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8012344:	4093      	lslle	r3, r2
 8012346:	f04f 0a00 	mov.w	sl, #0
 801234a:	bfcc      	ite	gt
 801234c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8012350:	ea03 0b01 	andle.w	fp, r3, r1
 8012354:	2200      	movs	r2, #0
 8012356:	2300      	movs	r3, #0
 8012358:	4650      	mov	r0, sl
 801235a:	4659      	mov	r1, fp
 801235c:	f7ee fbc4 	bl	8000ae8 <__aeabi_dcmpeq>
 8012360:	2800      	cmp	r0, #0
 8012362:	d1a7      	bne.n	80122b4 <_strtod_l+0x564>
 8012364:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012366:	9300      	str	r3, [sp, #0]
 8012368:	990c      	ldr	r1, [sp, #48]	@ 0x30
 801236a:	9805      	ldr	r0, [sp, #20]
 801236c:	462b      	mov	r3, r5
 801236e:	464a      	mov	r2, r9
 8012370:	f7ff f8cc 	bl	801150c <__s2b>
 8012374:	900b      	str	r0, [sp, #44]	@ 0x2c
 8012376:	2800      	cmp	r0, #0
 8012378:	f43f af09 	beq.w	801218e <_strtod_l+0x43e>
 801237c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801237e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012380:	2a00      	cmp	r2, #0
 8012382:	eba3 0308 	sub.w	r3, r3, r8
 8012386:	bfa8      	it	ge
 8012388:	2300      	movge	r3, #0
 801238a:	9312      	str	r3, [sp, #72]	@ 0x48
 801238c:	2400      	movs	r4, #0
 801238e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8012392:	9316      	str	r3, [sp, #88]	@ 0x58
 8012394:	46a0      	mov	r8, r4
 8012396:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012398:	9805      	ldr	r0, [sp, #20]
 801239a:	6859      	ldr	r1, [r3, #4]
 801239c:	f7ff f80e 	bl	80113bc <_Balloc>
 80123a0:	4681      	mov	r9, r0
 80123a2:	2800      	cmp	r0, #0
 80123a4:	f43f aef7 	beq.w	8012196 <_strtod_l+0x446>
 80123a8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80123aa:	691a      	ldr	r2, [r3, #16]
 80123ac:	3202      	adds	r2, #2
 80123ae:	f103 010c 	add.w	r1, r3, #12
 80123b2:	0092      	lsls	r2, r2, #2
 80123b4:	300c      	adds	r0, #12
 80123b6:	f7fe f8fe 	bl	80105b6 <memcpy>
 80123ba:	ec4b ab10 	vmov	d0, sl, fp
 80123be:	9805      	ldr	r0, [sp, #20]
 80123c0:	aa1c      	add	r2, sp, #112	@ 0x70
 80123c2:	a91b      	add	r1, sp, #108	@ 0x6c
 80123c4:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80123c8:	f7ff fbd4 	bl	8011b74 <__d2b>
 80123cc:	901a      	str	r0, [sp, #104]	@ 0x68
 80123ce:	2800      	cmp	r0, #0
 80123d0:	f43f aee1 	beq.w	8012196 <_strtod_l+0x446>
 80123d4:	9805      	ldr	r0, [sp, #20]
 80123d6:	2101      	movs	r1, #1
 80123d8:	f7ff f92e 	bl	8011638 <__i2b>
 80123dc:	4680      	mov	r8, r0
 80123de:	b948      	cbnz	r0, 80123f4 <_strtod_l+0x6a4>
 80123e0:	f04f 0800 	mov.w	r8, #0
 80123e4:	e6d7      	b.n	8012196 <_strtod_l+0x446>
 80123e6:	f04f 32ff 	mov.w	r2, #4294967295
 80123ea:	fa02 f303 	lsl.w	r3, r2, r3
 80123ee:	ea03 0a0a 	and.w	sl, r3, sl
 80123f2:	e7af      	b.n	8012354 <_strtod_l+0x604>
 80123f4:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 80123f6:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80123f8:	2d00      	cmp	r5, #0
 80123fa:	bfab      	itete	ge
 80123fc:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 80123fe:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8012400:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8012402:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8012404:	bfac      	ite	ge
 8012406:	18ef      	addge	r7, r5, r3
 8012408:	1b5e      	sublt	r6, r3, r5
 801240a:	9b08      	ldr	r3, [sp, #32]
 801240c:	1aed      	subs	r5, r5, r3
 801240e:	4415      	add	r5, r2
 8012410:	4b65      	ldr	r3, [pc, #404]	@ (80125a8 <_strtod_l+0x858>)
 8012412:	3d01      	subs	r5, #1
 8012414:	429d      	cmp	r5, r3
 8012416:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 801241a:	da50      	bge.n	80124be <_strtod_l+0x76e>
 801241c:	1b5b      	subs	r3, r3, r5
 801241e:	2b1f      	cmp	r3, #31
 8012420:	eba2 0203 	sub.w	r2, r2, r3
 8012424:	f04f 0101 	mov.w	r1, #1
 8012428:	dc3d      	bgt.n	80124a6 <_strtod_l+0x756>
 801242a:	fa01 f303 	lsl.w	r3, r1, r3
 801242e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8012430:	2300      	movs	r3, #0
 8012432:	9310      	str	r3, [sp, #64]	@ 0x40
 8012434:	18bd      	adds	r5, r7, r2
 8012436:	9b08      	ldr	r3, [sp, #32]
 8012438:	42af      	cmp	r7, r5
 801243a:	4416      	add	r6, r2
 801243c:	441e      	add	r6, r3
 801243e:	463b      	mov	r3, r7
 8012440:	bfa8      	it	ge
 8012442:	462b      	movge	r3, r5
 8012444:	42b3      	cmp	r3, r6
 8012446:	bfa8      	it	ge
 8012448:	4633      	movge	r3, r6
 801244a:	2b00      	cmp	r3, #0
 801244c:	bfc2      	ittt	gt
 801244e:	1aed      	subgt	r5, r5, r3
 8012450:	1af6      	subgt	r6, r6, r3
 8012452:	1aff      	subgt	r7, r7, r3
 8012454:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8012456:	2b00      	cmp	r3, #0
 8012458:	dd16      	ble.n	8012488 <_strtod_l+0x738>
 801245a:	4641      	mov	r1, r8
 801245c:	9805      	ldr	r0, [sp, #20]
 801245e:	461a      	mov	r2, r3
 8012460:	f7ff f9a2 	bl	80117a8 <__pow5mult>
 8012464:	4680      	mov	r8, r0
 8012466:	2800      	cmp	r0, #0
 8012468:	d0ba      	beq.n	80123e0 <_strtod_l+0x690>
 801246a:	4601      	mov	r1, r0
 801246c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 801246e:	9805      	ldr	r0, [sp, #20]
 8012470:	f7ff f8f8 	bl	8011664 <__multiply>
 8012474:	900a      	str	r0, [sp, #40]	@ 0x28
 8012476:	2800      	cmp	r0, #0
 8012478:	f43f ae8d 	beq.w	8012196 <_strtod_l+0x446>
 801247c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801247e:	9805      	ldr	r0, [sp, #20]
 8012480:	f7fe ffdc 	bl	801143c <_Bfree>
 8012484:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012486:	931a      	str	r3, [sp, #104]	@ 0x68
 8012488:	2d00      	cmp	r5, #0
 801248a:	dc1d      	bgt.n	80124c8 <_strtod_l+0x778>
 801248c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801248e:	2b00      	cmp	r3, #0
 8012490:	dd23      	ble.n	80124da <_strtod_l+0x78a>
 8012492:	4649      	mov	r1, r9
 8012494:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8012496:	9805      	ldr	r0, [sp, #20]
 8012498:	f7ff f986 	bl	80117a8 <__pow5mult>
 801249c:	4681      	mov	r9, r0
 801249e:	b9e0      	cbnz	r0, 80124da <_strtod_l+0x78a>
 80124a0:	f04f 0900 	mov.w	r9, #0
 80124a4:	e677      	b.n	8012196 <_strtod_l+0x446>
 80124a6:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80124aa:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80124ae:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80124b2:	35e2      	adds	r5, #226	@ 0xe2
 80124b4:	fa01 f305 	lsl.w	r3, r1, r5
 80124b8:	9310      	str	r3, [sp, #64]	@ 0x40
 80124ba:	9113      	str	r1, [sp, #76]	@ 0x4c
 80124bc:	e7ba      	b.n	8012434 <_strtod_l+0x6e4>
 80124be:	2300      	movs	r3, #0
 80124c0:	9310      	str	r3, [sp, #64]	@ 0x40
 80124c2:	2301      	movs	r3, #1
 80124c4:	9313      	str	r3, [sp, #76]	@ 0x4c
 80124c6:	e7b5      	b.n	8012434 <_strtod_l+0x6e4>
 80124c8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80124ca:	9805      	ldr	r0, [sp, #20]
 80124cc:	462a      	mov	r2, r5
 80124ce:	f7ff f9c5 	bl	801185c <__lshift>
 80124d2:	901a      	str	r0, [sp, #104]	@ 0x68
 80124d4:	2800      	cmp	r0, #0
 80124d6:	d1d9      	bne.n	801248c <_strtod_l+0x73c>
 80124d8:	e65d      	b.n	8012196 <_strtod_l+0x446>
 80124da:	2e00      	cmp	r6, #0
 80124dc:	dd07      	ble.n	80124ee <_strtod_l+0x79e>
 80124de:	4649      	mov	r1, r9
 80124e0:	9805      	ldr	r0, [sp, #20]
 80124e2:	4632      	mov	r2, r6
 80124e4:	f7ff f9ba 	bl	801185c <__lshift>
 80124e8:	4681      	mov	r9, r0
 80124ea:	2800      	cmp	r0, #0
 80124ec:	d0d8      	beq.n	80124a0 <_strtod_l+0x750>
 80124ee:	2f00      	cmp	r7, #0
 80124f0:	dd08      	ble.n	8012504 <_strtod_l+0x7b4>
 80124f2:	4641      	mov	r1, r8
 80124f4:	9805      	ldr	r0, [sp, #20]
 80124f6:	463a      	mov	r2, r7
 80124f8:	f7ff f9b0 	bl	801185c <__lshift>
 80124fc:	4680      	mov	r8, r0
 80124fe:	2800      	cmp	r0, #0
 8012500:	f43f ae49 	beq.w	8012196 <_strtod_l+0x446>
 8012504:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8012506:	9805      	ldr	r0, [sp, #20]
 8012508:	464a      	mov	r2, r9
 801250a:	f7ff fa2f 	bl	801196c <__mdiff>
 801250e:	4604      	mov	r4, r0
 8012510:	2800      	cmp	r0, #0
 8012512:	f43f ae40 	beq.w	8012196 <_strtod_l+0x446>
 8012516:	68c3      	ldr	r3, [r0, #12]
 8012518:	930f      	str	r3, [sp, #60]	@ 0x3c
 801251a:	2300      	movs	r3, #0
 801251c:	60c3      	str	r3, [r0, #12]
 801251e:	4641      	mov	r1, r8
 8012520:	f7ff fa08 	bl	8011934 <__mcmp>
 8012524:	2800      	cmp	r0, #0
 8012526:	da45      	bge.n	80125b4 <_strtod_l+0x864>
 8012528:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801252a:	ea53 030a 	orrs.w	r3, r3, sl
 801252e:	d16b      	bne.n	8012608 <_strtod_l+0x8b8>
 8012530:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8012534:	2b00      	cmp	r3, #0
 8012536:	d167      	bne.n	8012608 <_strtod_l+0x8b8>
 8012538:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801253c:	0d1b      	lsrs	r3, r3, #20
 801253e:	051b      	lsls	r3, r3, #20
 8012540:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8012544:	d960      	bls.n	8012608 <_strtod_l+0x8b8>
 8012546:	6963      	ldr	r3, [r4, #20]
 8012548:	b913      	cbnz	r3, 8012550 <_strtod_l+0x800>
 801254a:	6923      	ldr	r3, [r4, #16]
 801254c:	2b01      	cmp	r3, #1
 801254e:	dd5b      	ble.n	8012608 <_strtod_l+0x8b8>
 8012550:	4621      	mov	r1, r4
 8012552:	2201      	movs	r2, #1
 8012554:	9805      	ldr	r0, [sp, #20]
 8012556:	f7ff f981 	bl	801185c <__lshift>
 801255a:	4641      	mov	r1, r8
 801255c:	4604      	mov	r4, r0
 801255e:	f7ff f9e9 	bl	8011934 <__mcmp>
 8012562:	2800      	cmp	r0, #0
 8012564:	dd50      	ble.n	8012608 <_strtod_l+0x8b8>
 8012566:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801256a:	9a08      	ldr	r2, [sp, #32]
 801256c:	0d1b      	lsrs	r3, r3, #20
 801256e:	051b      	lsls	r3, r3, #20
 8012570:	2a00      	cmp	r2, #0
 8012572:	d06a      	beq.n	801264a <_strtod_l+0x8fa>
 8012574:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8012578:	d867      	bhi.n	801264a <_strtod_l+0x8fa>
 801257a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 801257e:	f67f ae9d 	bls.w	80122bc <_strtod_l+0x56c>
 8012582:	4b0a      	ldr	r3, [pc, #40]	@ (80125ac <_strtod_l+0x85c>)
 8012584:	4650      	mov	r0, sl
 8012586:	4659      	mov	r1, fp
 8012588:	2200      	movs	r2, #0
 801258a:	f7ee f845 	bl	8000618 <__aeabi_dmul>
 801258e:	4b08      	ldr	r3, [pc, #32]	@ (80125b0 <_strtod_l+0x860>)
 8012590:	400b      	ands	r3, r1
 8012592:	4682      	mov	sl, r0
 8012594:	468b      	mov	fp, r1
 8012596:	2b00      	cmp	r3, #0
 8012598:	f47f ae08 	bne.w	80121ac <_strtod_l+0x45c>
 801259c:	9a05      	ldr	r2, [sp, #20]
 801259e:	2322      	movs	r3, #34	@ 0x22
 80125a0:	6013      	str	r3, [r2, #0]
 80125a2:	e603      	b.n	80121ac <_strtod_l+0x45c>
 80125a4:	0803f4f8 	.word	0x0803f4f8
 80125a8:	fffffc02 	.word	0xfffffc02
 80125ac:	39500000 	.word	0x39500000
 80125b0:	7ff00000 	.word	0x7ff00000
 80125b4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80125b8:	d165      	bne.n	8012686 <_strtod_l+0x936>
 80125ba:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80125bc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80125c0:	b35a      	cbz	r2, 801261a <_strtod_l+0x8ca>
 80125c2:	4a9f      	ldr	r2, [pc, #636]	@ (8012840 <_strtod_l+0xaf0>)
 80125c4:	4293      	cmp	r3, r2
 80125c6:	d12b      	bne.n	8012620 <_strtod_l+0x8d0>
 80125c8:	9b08      	ldr	r3, [sp, #32]
 80125ca:	4651      	mov	r1, sl
 80125cc:	b303      	cbz	r3, 8012610 <_strtod_l+0x8c0>
 80125ce:	4b9d      	ldr	r3, [pc, #628]	@ (8012844 <_strtod_l+0xaf4>)
 80125d0:	465a      	mov	r2, fp
 80125d2:	4013      	ands	r3, r2
 80125d4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80125d8:	f04f 32ff 	mov.w	r2, #4294967295
 80125dc:	d81b      	bhi.n	8012616 <_strtod_l+0x8c6>
 80125de:	0d1b      	lsrs	r3, r3, #20
 80125e0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80125e4:	fa02 f303 	lsl.w	r3, r2, r3
 80125e8:	4299      	cmp	r1, r3
 80125ea:	d119      	bne.n	8012620 <_strtod_l+0x8d0>
 80125ec:	4b96      	ldr	r3, [pc, #600]	@ (8012848 <_strtod_l+0xaf8>)
 80125ee:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80125f0:	429a      	cmp	r2, r3
 80125f2:	d102      	bne.n	80125fa <_strtod_l+0x8aa>
 80125f4:	3101      	adds	r1, #1
 80125f6:	f43f adce 	beq.w	8012196 <_strtod_l+0x446>
 80125fa:	4b92      	ldr	r3, [pc, #584]	@ (8012844 <_strtod_l+0xaf4>)
 80125fc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80125fe:	401a      	ands	r2, r3
 8012600:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8012604:	f04f 0a00 	mov.w	sl, #0
 8012608:	9b08      	ldr	r3, [sp, #32]
 801260a:	2b00      	cmp	r3, #0
 801260c:	d1b9      	bne.n	8012582 <_strtod_l+0x832>
 801260e:	e5cd      	b.n	80121ac <_strtod_l+0x45c>
 8012610:	f04f 33ff 	mov.w	r3, #4294967295
 8012614:	e7e8      	b.n	80125e8 <_strtod_l+0x898>
 8012616:	4613      	mov	r3, r2
 8012618:	e7e6      	b.n	80125e8 <_strtod_l+0x898>
 801261a:	ea53 030a 	orrs.w	r3, r3, sl
 801261e:	d0a2      	beq.n	8012566 <_strtod_l+0x816>
 8012620:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8012622:	b1db      	cbz	r3, 801265c <_strtod_l+0x90c>
 8012624:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8012626:	4213      	tst	r3, r2
 8012628:	d0ee      	beq.n	8012608 <_strtod_l+0x8b8>
 801262a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801262c:	9a08      	ldr	r2, [sp, #32]
 801262e:	4650      	mov	r0, sl
 8012630:	4659      	mov	r1, fp
 8012632:	b1bb      	cbz	r3, 8012664 <_strtod_l+0x914>
 8012634:	f7ff fb6c 	bl	8011d10 <sulp>
 8012638:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801263c:	ec53 2b10 	vmov	r2, r3, d0
 8012640:	f7ed fe34 	bl	80002ac <__adddf3>
 8012644:	4682      	mov	sl, r0
 8012646:	468b      	mov	fp, r1
 8012648:	e7de      	b.n	8012608 <_strtod_l+0x8b8>
 801264a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 801264e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8012652:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8012656:	f04f 3aff 	mov.w	sl, #4294967295
 801265a:	e7d5      	b.n	8012608 <_strtod_l+0x8b8>
 801265c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801265e:	ea13 0f0a 	tst.w	r3, sl
 8012662:	e7e1      	b.n	8012628 <_strtod_l+0x8d8>
 8012664:	f7ff fb54 	bl	8011d10 <sulp>
 8012668:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801266c:	ec53 2b10 	vmov	r2, r3, d0
 8012670:	f7ed fe1a 	bl	80002a8 <__aeabi_dsub>
 8012674:	2200      	movs	r2, #0
 8012676:	2300      	movs	r3, #0
 8012678:	4682      	mov	sl, r0
 801267a:	468b      	mov	fp, r1
 801267c:	f7ee fa34 	bl	8000ae8 <__aeabi_dcmpeq>
 8012680:	2800      	cmp	r0, #0
 8012682:	d0c1      	beq.n	8012608 <_strtod_l+0x8b8>
 8012684:	e61a      	b.n	80122bc <_strtod_l+0x56c>
 8012686:	4641      	mov	r1, r8
 8012688:	4620      	mov	r0, r4
 801268a:	f7ff facb 	bl	8011c24 <__ratio>
 801268e:	ec57 6b10 	vmov	r6, r7, d0
 8012692:	2200      	movs	r2, #0
 8012694:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8012698:	4630      	mov	r0, r6
 801269a:	4639      	mov	r1, r7
 801269c:	f7ee fa38 	bl	8000b10 <__aeabi_dcmple>
 80126a0:	2800      	cmp	r0, #0
 80126a2:	d06f      	beq.n	8012784 <_strtod_l+0xa34>
 80126a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80126a6:	2b00      	cmp	r3, #0
 80126a8:	d17a      	bne.n	80127a0 <_strtod_l+0xa50>
 80126aa:	f1ba 0f00 	cmp.w	sl, #0
 80126ae:	d158      	bne.n	8012762 <_strtod_l+0xa12>
 80126b0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80126b2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80126b6:	2b00      	cmp	r3, #0
 80126b8:	d15a      	bne.n	8012770 <_strtod_l+0xa20>
 80126ba:	4b64      	ldr	r3, [pc, #400]	@ (801284c <_strtod_l+0xafc>)
 80126bc:	2200      	movs	r2, #0
 80126be:	4630      	mov	r0, r6
 80126c0:	4639      	mov	r1, r7
 80126c2:	f7ee fa1b 	bl	8000afc <__aeabi_dcmplt>
 80126c6:	2800      	cmp	r0, #0
 80126c8:	d159      	bne.n	801277e <_strtod_l+0xa2e>
 80126ca:	4630      	mov	r0, r6
 80126cc:	4639      	mov	r1, r7
 80126ce:	4b60      	ldr	r3, [pc, #384]	@ (8012850 <_strtod_l+0xb00>)
 80126d0:	2200      	movs	r2, #0
 80126d2:	f7ed ffa1 	bl	8000618 <__aeabi_dmul>
 80126d6:	4606      	mov	r6, r0
 80126d8:	460f      	mov	r7, r1
 80126da:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80126de:	9606      	str	r6, [sp, #24]
 80126e0:	9307      	str	r3, [sp, #28]
 80126e2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80126e6:	4d57      	ldr	r5, [pc, #348]	@ (8012844 <_strtod_l+0xaf4>)
 80126e8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80126ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80126ee:	401d      	ands	r5, r3
 80126f0:	4b58      	ldr	r3, [pc, #352]	@ (8012854 <_strtod_l+0xb04>)
 80126f2:	429d      	cmp	r5, r3
 80126f4:	f040 80b2 	bne.w	801285c <_strtod_l+0xb0c>
 80126f8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80126fa:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 80126fe:	ec4b ab10 	vmov	d0, sl, fp
 8012702:	f7ff f9c7 	bl	8011a94 <__ulp>
 8012706:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801270a:	ec51 0b10 	vmov	r0, r1, d0
 801270e:	f7ed ff83 	bl	8000618 <__aeabi_dmul>
 8012712:	4652      	mov	r2, sl
 8012714:	465b      	mov	r3, fp
 8012716:	f7ed fdc9 	bl	80002ac <__adddf3>
 801271a:	460b      	mov	r3, r1
 801271c:	4949      	ldr	r1, [pc, #292]	@ (8012844 <_strtod_l+0xaf4>)
 801271e:	4a4e      	ldr	r2, [pc, #312]	@ (8012858 <_strtod_l+0xb08>)
 8012720:	4019      	ands	r1, r3
 8012722:	4291      	cmp	r1, r2
 8012724:	4682      	mov	sl, r0
 8012726:	d942      	bls.n	80127ae <_strtod_l+0xa5e>
 8012728:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801272a:	4b47      	ldr	r3, [pc, #284]	@ (8012848 <_strtod_l+0xaf8>)
 801272c:	429a      	cmp	r2, r3
 801272e:	d103      	bne.n	8012738 <_strtod_l+0x9e8>
 8012730:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012732:	3301      	adds	r3, #1
 8012734:	f43f ad2f 	beq.w	8012196 <_strtod_l+0x446>
 8012738:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8012848 <_strtod_l+0xaf8>
 801273c:	f04f 3aff 	mov.w	sl, #4294967295
 8012740:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8012742:	9805      	ldr	r0, [sp, #20]
 8012744:	f7fe fe7a 	bl	801143c <_Bfree>
 8012748:	9805      	ldr	r0, [sp, #20]
 801274a:	4649      	mov	r1, r9
 801274c:	f7fe fe76 	bl	801143c <_Bfree>
 8012750:	9805      	ldr	r0, [sp, #20]
 8012752:	4641      	mov	r1, r8
 8012754:	f7fe fe72 	bl	801143c <_Bfree>
 8012758:	9805      	ldr	r0, [sp, #20]
 801275a:	4621      	mov	r1, r4
 801275c:	f7fe fe6e 	bl	801143c <_Bfree>
 8012760:	e619      	b.n	8012396 <_strtod_l+0x646>
 8012762:	f1ba 0f01 	cmp.w	sl, #1
 8012766:	d103      	bne.n	8012770 <_strtod_l+0xa20>
 8012768:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801276a:	2b00      	cmp	r3, #0
 801276c:	f43f ada6 	beq.w	80122bc <_strtod_l+0x56c>
 8012770:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8012820 <_strtod_l+0xad0>
 8012774:	4f35      	ldr	r7, [pc, #212]	@ (801284c <_strtod_l+0xafc>)
 8012776:	ed8d 7b06 	vstr	d7, [sp, #24]
 801277a:	2600      	movs	r6, #0
 801277c:	e7b1      	b.n	80126e2 <_strtod_l+0x992>
 801277e:	4f34      	ldr	r7, [pc, #208]	@ (8012850 <_strtod_l+0xb00>)
 8012780:	2600      	movs	r6, #0
 8012782:	e7aa      	b.n	80126da <_strtod_l+0x98a>
 8012784:	4b32      	ldr	r3, [pc, #200]	@ (8012850 <_strtod_l+0xb00>)
 8012786:	4630      	mov	r0, r6
 8012788:	4639      	mov	r1, r7
 801278a:	2200      	movs	r2, #0
 801278c:	f7ed ff44 	bl	8000618 <__aeabi_dmul>
 8012790:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012792:	4606      	mov	r6, r0
 8012794:	460f      	mov	r7, r1
 8012796:	2b00      	cmp	r3, #0
 8012798:	d09f      	beq.n	80126da <_strtod_l+0x98a>
 801279a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 801279e:	e7a0      	b.n	80126e2 <_strtod_l+0x992>
 80127a0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8012828 <_strtod_l+0xad8>
 80127a4:	ed8d 7b06 	vstr	d7, [sp, #24]
 80127a8:	ec57 6b17 	vmov	r6, r7, d7
 80127ac:	e799      	b.n	80126e2 <_strtod_l+0x992>
 80127ae:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80127b2:	9b08      	ldr	r3, [sp, #32]
 80127b4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80127b8:	2b00      	cmp	r3, #0
 80127ba:	d1c1      	bne.n	8012740 <_strtod_l+0x9f0>
 80127bc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80127c0:	0d1b      	lsrs	r3, r3, #20
 80127c2:	051b      	lsls	r3, r3, #20
 80127c4:	429d      	cmp	r5, r3
 80127c6:	d1bb      	bne.n	8012740 <_strtod_l+0x9f0>
 80127c8:	4630      	mov	r0, r6
 80127ca:	4639      	mov	r1, r7
 80127cc:	f7ee fa84 	bl	8000cd8 <__aeabi_d2lz>
 80127d0:	f7ed fef4 	bl	80005bc <__aeabi_l2d>
 80127d4:	4602      	mov	r2, r0
 80127d6:	460b      	mov	r3, r1
 80127d8:	4630      	mov	r0, r6
 80127da:	4639      	mov	r1, r7
 80127dc:	f7ed fd64 	bl	80002a8 <__aeabi_dsub>
 80127e0:	460b      	mov	r3, r1
 80127e2:	4602      	mov	r2, r0
 80127e4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80127e8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80127ec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80127ee:	ea46 060a 	orr.w	r6, r6, sl
 80127f2:	431e      	orrs	r6, r3
 80127f4:	d06f      	beq.n	80128d6 <_strtod_l+0xb86>
 80127f6:	a30e      	add	r3, pc, #56	@ (adr r3, 8012830 <_strtod_l+0xae0>)
 80127f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80127fc:	f7ee f97e 	bl	8000afc <__aeabi_dcmplt>
 8012800:	2800      	cmp	r0, #0
 8012802:	f47f acd3 	bne.w	80121ac <_strtod_l+0x45c>
 8012806:	a30c      	add	r3, pc, #48	@ (adr r3, 8012838 <_strtod_l+0xae8>)
 8012808:	e9d3 2300 	ldrd	r2, r3, [r3]
 801280c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8012810:	f7ee f992 	bl	8000b38 <__aeabi_dcmpgt>
 8012814:	2800      	cmp	r0, #0
 8012816:	d093      	beq.n	8012740 <_strtod_l+0x9f0>
 8012818:	e4c8      	b.n	80121ac <_strtod_l+0x45c>
 801281a:	bf00      	nop
 801281c:	f3af 8000 	nop.w
 8012820:	00000000 	.word	0x00000000
 8012824:	bff00000 	.word	0xbff00000
 8012828:	00000000 	.word	0x00000000
 801282c:	3ff00000 	.word	0x3ff00000
 8012830:	94a03595 	.word	0x94a03595
 8012834:	3fdfffff 	.word	0x3fdfffff
 8012838:	35afe535 	.word	0x35afe535
 801283c:	3fe00000 	.word	0x3fe00000
 8012840:	000fffff 	.word	0x000fffff
 8012844:	7ff00000 	.word	0x7ff00000
 8012848:	7fefffff 	.word	0x7fefffff
 801284c:	3ff00000 	.word	0x3ff00000
 8012850:	3fe00000 	.word	0x3fe00000
 8012854:	7fe00000 	.word	0x7fe00000
 8012858:	7c9fffff 	.word	0x7c9fffff
 801285c:	9b08      	ldr	r3, [sp, #32]
 801285e:	b323      	cbz	r3, 80128aa <_strtod_l+0xb5a>
 8012860:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8012864:	d821      	bhi.n	80128aa <_strtod_l+0xb5a>
 8012866:	a328      	add	r3, pc, #160	@ (adr r3, 8012908 <_strtod_l+0xbb8>)
 8012868:	e9d3 2300 	ldrd	r2, r3, [r3]
 801286c:	4630      	mov	r0, r6
 801286e:	4639      	mov	r1, r7
 8012870:	f7ee f94e 	bl	8000b10 <__aeabi_dcmple>
 8012874:	b1a0      	cbz	r0, 80128a0 <_strtod_l+0xb50>
 8012876:	4639      	mov	r1, r7
 8012878:	4630      	mov	r0, r6
 801287a:	f7ee f9a5 	bl	8000bc8 <__aeabi_d2uiz>
 801287e:	2801      	cmp	r0, #1
 8012880:	bf38      	it	cc
 8012882:	2001      	movcc	r0, #1
 8012884:	f7ed fe4e 	bl	8000524 <__aeabi_ui2d>
 8012888:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801288a:	4606      	mov	r6, r0
 801288c:	460f      	mov	r7, r1
 801288e:	b9fb      	cbnz	r3, 80128d0 <_strtod_l+0xb80>
 8012890:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8012894:	9014      	str	r0, [sp, #80]	@ 0x50
 8012896:	9315      	str	r3, [sp, #84]	@ 0x54
 8012898:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 801289c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80128a0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80128a2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80128a6:	1b5b      	subs	r3, r3, r5
 80128a8:	9311      	str	r3, [sp, #68]	@ 0x44
 80128aa:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80128ae:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80128b2:	f7ff f8ef 	bl	8011a94 <__ulp>
 80128b6:	4650      	mov	r0, sl
 80128b8:	ec53 2b10 	vmov	r2, r3, d0
 80128bc:	4659      	mov	r1, fp
 80128be:	f7ed feab 	bl	8000618 <__aeabi_dmul>
 80128c2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80128c6:	f7ed fcf1 	bl	80002ac <__adddf3>
 80128ca:	4682      	mov	sl, r0
 80128cc:	468b      	mov	fp, r1
 80128ce:	e770      	b.n	80127b2 <_strtod_l+0xa62>
 80128d0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80128d4:	e7e0      	b.n	8012898 <_strtod_l+0xb48>
 80128d6:	a30e      	add	r3, pc, #56	@ (adr r3, 8012910 <_strtod_l+0xbc0>)
 80128d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80128dc:	f7ee f90e 	bl	8000afc <__aeabi_dcmplt>
 80128e0:	e798      	b.n	8012814 <_strtod_l+0xac4>
 80128e2:	2300      	movs	r3, #0
 80128e4:	930e      	str	r3, [sp, #56]	@ 0x38
 80128e6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80128e8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80128ea:	6013      	str	r3, [r2, #0]
 80128ec:	f7ff ba6d 	b.w	8011dca <_strtod_l+0x7a>
 80128f0:	2a65      	cmp	r2, #101	@ 0x65
 80128f2:	f43f ab68 	beq.w	8011fc6 <_strtod_l+0x276>
 80128f6:	2a45      	cmp	r2, #69	@ 0x45
 80128f8:	f43f ab65 	beq.w	8011fc6 <_strtod_l+0x276>
 80128fc:	2301      	movs	r3, #1
 80128fe:	f7ff bba0 	b.w	8012042 <_strtod_l+0x2f2>
 8012902:	bf00      	nop
 8012904:	f3af 8000 	nop.w
 8012908:	ffc00000 	.word	0xffc00000
 801290c:	41dfffff 	.word	0x41dfffff
 8012910:	94a03595 	.word	0x94a03595
 8012914:	3fcfffff 	.word	0x3fcfffff

08012918 <_strtod_r>:
 8012918:	4b01      	ldr	r3, [pc, #4]	@ (8012920 <_strtod_r+0x8>)
 801291a:	f7ff ba19 	b.w	8011d50 <_strtod_l>
 801291e:	bf00      	nop
 8012920:	20000108 	.word	0x20000108

08012924 <_strtoul_l.isra.0>:
 8012924:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8012928:	4e34      	ldr	r6, [pc, #208]	@ (80129fc <_strtoul_l.isra.0+0xd8>)
 801292a:	4686      	mov	lr, r0
 801292c:	460d      	mov	r5, r1
 801292e:	4628      	mov	r0, r5
 8012930:	f815 4b01 	ldrb.w	r4, [r5], #1
 8012934:	5d37      	ldrb	r7, [r6, r4]
 8012936:	f017 0708 	ands.w	r7, r7, #8
 801293a:	d1f8      	bne.n	801292e <_strtoul_l.isra.0+0xa>
 801293c:	2c2d      	cmp	r4, #45	@ 0x2d
 801293e:	d110      	bne.n	8012962 <_strtoul_l.isra.0+0x3e>
 8012940:	782c      	ldrb	r4, [r5, #0]
 8012942:	2701      	movs	r7, #1
 8012944:	1c85      	adds	r5, r0, #2
 8012946:	f033 0010 	bics.w	r0, r3, #16
 801294a:	d115      	bne.n	8012978 <_strtoul_l.isra.0+0x54>
 801294c:	2c30      	cmp	r4, #48	@ 0x30
 801294e:	d10d      	bne.n	801296c <_strtoul_l.isra.0+0x48>
 8012950:	7828      	ldrb	r0, [r5, #0]
 8012952:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8012956:	2858      	cmp	r0, #88	@ 0x58
 8012958:	d108      	bne.n	801296c <_strtoul_l.isra.0+0x48>
 801295a:	786c      	ldrb	r4, [r5, #1]
 801295c:	3502      	adds	r5, #2
 801295e:	2310      	movs	r3, #16
 8012960:	e00a      	b.n	8012978 <_strtoul_l.isra.0+0x54>
 8012962:	2c2b      	cmp	r4, #43	@ 0x2b
 8012964:	bf04      	itt	eq
 8012966:	782c      	ldrbeq	r4, [r5, #0]
 8012968:	1c85      	addeq	r5, r0, #2
 801296a:	e7ec      	b.n	8012946 <_strtoul_l.isra.0+0x22>
 801296c:	2b00      	cmp	r3, #0
 801296e:	d1f6      	bne.n	801295e <_strtoul_l.isra.0+0x3a>
 8012970:	2c30      	cmp	r4, #48	@ 0x30
 8012972:	bf14      	ite	ne
 8012974:	230a      	movne	r3, #10
 8012976:	2308      	moveq	r3, #8
 8012978:	f04f 38ff 	mov.w	r8, #4294967295
 801297c:	2600      	movs	r6, #0
 801297e:	fbb8 f8f3 	udiv	r8, r8, r3
 8012982:	fb03 f908 	mul.w	r9, r3, r8
 8012986:	ea6f 0909 	mvn.w	r9, r9
 801298a:	4630      	mov	r0, r6
 801298c:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8012990:	f1bc 0f09 	cmp.w	ip, #9
 8012994:	d810      	bhi.n	80129b8 <_strtoul_l.isra.0+0x94>
 8012996:	4664      	mov	r4, ip
 8012998:	42a3      	cmp	r3, r4
 801299a:	dd1e      	ble.n	80129da <_strtoul_l.isra.0+0xb6>
 801299c:	f1b6 3fff 	cmp.w	r6, #4294967295
 80129a0:	d007      	beq.n	80129b2 <_strtoul_l.isra.0+0x8e>
 80129a2:	4580      	cmp	r8, r0
 80129a4:	d316      	bcc.n	80129d4 <_strtoul_l.isra.0+0xb0>
 80129a6:	d101      	bne.n	80129ac <_strtoul_l.isra.0+0x88>
 80129a8:	45a1      	cmp	r9, r4
 80129aa:	db13      	blt.n	80129d4 <_strtoul_l.isra.0+0xb0>
 80129ac:	fb00 4003 	mla	r0, r0, r3, r4
 80129b0:	2601      	movs	r6, #1
 80129b2:	f815 4b01 	ldrb.w	r4, [r5], #1
 80129b6:	e7e9      	b.n	801298c <_strtoul_l.isra.0+0x68>
 80129b8:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 80129bc:	f1bc 0f19 	cmp.w	ip, #25
 80129c0:	d801      	bhi.n	80129c6 <_strtoul_l.isra.0+0xa2>
 80129c2:	3c37      	subs	r4, #55	@ 0x37
 80129c4:	e7e8      	b.n	8012998 <_strtoul_l.isra.0+0x74>
 80129c6:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 80129ca:	f1bc 0f19 	cmp.w	ip, #25
 80129ce:	d804      	bhi.n	80129da <_strtoul_l.isra.0+0xb6>
 80129d0:	3c57      	subs	r4, #87	@ 0x57
 80129d2:	e7e1      	b.n	8012998 <_strtoul_l.isra.0+0x74>
 80129d4:	f04f 36ff 	mov.w	r6, #4294967295
 80129d8:	e7eb      	b.n	80129b2 <_strtoul_l.isra.0+0x8e>
 80129da:	1c73      	adds	r3, r6, #1
 80129dc:	d106      	bne.n	80129ec <_strtoul_l.isra.0+0xc8>
 80129de:	2322      	movs	r3, #34	@ 0x22
 80129e0:	f8ce 3000 	str.w	r3, [lr]
 80129e4:	4630      	mov	r0, r6
 80129e6:	b932      	cbnz	r2, 80129f6 <_strtoul_l.isra.0+0xd2>
 80129e8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80129ec:	b107      	cbz	r7, 80129f0 <_strtoul_l.isra.0+0xcc>
 80129ee:	4240      	negs	r0, r0
 80129f0:	2a00      	cmp	r2, #0
 80129f2:	d0f9      	beq.n	80129e8 <_strtoul_l.isra.0+0xc4>
 80129f4:	b106      	cbz	r6, 80129f8 <_strtoul_l.isra.0+0xd4>
 80129f6:	1e69      	subs	r1, r5, #1
 80129f8:	6011      	str	r1, [r2, #0]
 80129fa:	e7f5      	b.n	80129e8 <_strtoul_l.isra.0+0xc4>
 80129fc:	0803f035 	.word	0x0803f035

08012a00 <_strtoul_r>:
 8012a00:	f7ff bf90 	b.w	8012924 <_strtoul_l.isra.0>

08012a04 <strtoul>:
 8012a04:	4613      	mov	r3, r2
 8012a06:	460a      	mov	r2, r1
 8012a08:	4601      	mov	r1, r0
 8012a0a:	4802      	ldr	r0, [pc, #8]	@ (8012a14 <strtoul+0x10>)
 8012a0c:	6800      	ldr	r0, [r0, #0]
 8012a0e:	f7ff bf89 	b.w	8012924 <_strtoul_l.isra.0>
 8012a12:	bf00      	nop
 8012a14:	20000060 	.word	0x20000060

08012a18 <__ssputs_r>:
 8012a18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012a1c:	688e      	ldr	r6, [r1, #8]
 8012a1e:	461f      	mov	r7, r3
 8012a20:	42be      	cmp	r6, r7
 8012a22:	680b      	ldr	r3, [r1, #0]
 8012a24:	4682      	mov	sl, r0
 8012a26:	460c      	mov	r4, r1
 8012a28:	4690      	mov	r8, r2
 8012a2a:	d82d      	bhi.n	8012a88 <__ssputs_r+0x70>
 8012a2c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8012a30:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8012a34:	d026      	beq.n	8012a84 <__ssputs_r+0x6c>
 8012a36:	6965      	ldr	r5, [r4, #20]
 8012a38:	6909      	ldr	r1, [r1, #16]
 8012a3a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8012a3e:	eba3 0901 	sub.w	r9, r3, r1
 8012a42:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8012a46:	1c7b      	adds	r3, r7, #1
 8012a48:	444b      	add	r3, r9
 8012a4a:	106d      	asrs	r5, r5, #1
 8012a4c:	429d      	cmp	r5, r3
 8012a4e:	bf38      	it	cc
 8012a50:	461d      	movcc	r5, r3
 8012a52:	0553      	lsls	r3, r2, #21
 8012a54:	d527      	bpl.n	8012aa6 <__ssputs_r+0x8e>
 8012a56:	4629      	mov	r1, r5
 8012a58:	f7fb fe88 	bl	800e76c <_malloc_r>
 8012a5c:	4606      	mov	r6, r0
 8012a5e:	b360      	cbz	r0, 8012aba <__ssputs_r+0xa2>
 8012a60:	6921      	ldr	r1, [r4, #16]
 8012a62:	464a      	mov	r2, r9
 8012a64:	f7fd fda7 	bl	80105b6 <memcpy>
 8012a68:	89a3      	ldrh	r3, [r4, #12]
 8012a6a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8012a6e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012a72:	81a3      	strh	r3, [r4, #12]
 8012a74:	6126      	str	r6, [r4, #16]
 8012a76:	6165      	str	r5, [r4, #20]
 8012a78:	444e      	add	r6, r9
 8012a7a:	eba5 0509 	sub.w	r5, r5, r9
 8012a7e:	6026      	str	r6, [r4, #0]
 8012a80:	60a5      	str	r5, [r4, #8]
 8012a82:	463e      	mov	r6, r7
 8012a84:	42be      	cmp	r6, r7
 8012a86:	d900      	bls.n	8012a8a <__ssputs_r+0x72>
 8012a88:	463e      	mov	r6, r7
 8012a8a:	6820      	ldr	r0, [r4, #0]
 8012a8c:	4632      	mov	r2, r6
 8012a8e:	4641      	mov	r1, r8
 8012a90:	f7fc ff41 	bl	800f916 <memmove>
 8012a94:	68a3      	ldr	r3, [r4, #8]
 8012a96:	1b9b      	subs	r3, r3, r6
 8012a98:	60a3      	str	r3, [r4, #8]
 8012a9a:	6823      	ldr	r3, [r4, #0]
 8012a9c:	4433      	add	r3, r6
 8012a9e:	6023      	str	r3, [r4, #0]
 8012aa0:	2000      	movs	r0, #0
 8012aa2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012aa6:	462a      	mov	r2, r5
 8012aa8:	f000 fd7b 	bl	80135a2 <_realloc_r>
 8012aac:	4606      	mov	r6, r0
 8012aae:	2800      	cmp	r0, #0
 8012ab0:	d1e0      	bne.n	8012a74 <__ssputs_r+0x5c>
 8012ab2:	6921      	ldr	r1, [r4, #16]
 8012ab4:	4650      	mov	r0, sl
 8012ab6:	f7fe fbf3 	bl	80112a0 <_free_r>
 8012aba:	230c      	movs	r3, #12
 8012abc:	f8ca 3000 	str.w	r3, [sl]
 8012ac0:	89a3      	ldrh	r3, [r4, #12]
 8012ac2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012ac6:	81a3      	strh	r3, [r4, #12]
 8012ac8:	f04f 30ff 	mov.w	r0, #4294967295
 8012acc:	e7e9      	b.n	8012aa2 <__ssputs_r+0x8a>
	...

08012ad0 <_svfiprintf_r>:
 8012ad0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012ad4:	4698      	mov	r8, r3
 8012ad6:	898b      	ldrh	r3, [r1, #12]
 8012ad8:	061b      	lsls	r3, r3, #24
 8012ada:	b09d      	sub	sp, #116	@ 0x74
 8012adc:	4607      	mov	r7, r0
 8012ade:	460d      	mov	r5, r1
 8012ae0:	4614      	mov	r4, r2
 8012ae2:	d510      	bpl.n	8012b06 <_svfiprintf_r+0x36>
 8012ae4:	690b      	ldr	r3, [r1, #16]
 8012ae6:	b973      	cbnz	r3, 8012b06 <_svfiprintf_r+0x36>
 8012ae8:	2140      	movs	r1, #64	@ 0x40
 8012aea:	f7fb fe3f 	bl	800e76c <_malloc_r>
 8012aee:	6028      	str	r0, [r5, #0]
 8012af0:	6128      	str	r0, [r5, #16]
 8012af2:	b930      	cbnz	r0, 8012b02 <_svfiprintf_r+0x32>
 8012af4:	230c      	movs	r3, #12
 8012af6:	603b      	str	r3, [r7, #0]
 8012af8:	f04f 30ff 	mov.w	r0, #4294967295
 8012afc:	b01d      	add	sp, #116	@ 0x74
 8012afe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012b02:	2340      	movs	r3, #64	@ 0x40
 8012b04:	616b      	str	r3, [r5, #20]
 8012b06:	2300      	movs	r3, #0
 8012b08:	9309      	str	r3, [sp, #36]	@ 0x24
 8012b0a:	2320      	movs	r3, #32
 8012b0c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8012b10:	f8cd 800c 	str.w	r8, [sp, #12]
 8012b14:	2330      	movs	r3, #48	@ 0x30
 8012b16:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8012cb4 <_svfiprintf_r+0x1e4>
 8012b1a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8012b1e:	f04f 0901 	mov.w	r9, #1
 8012b22:	4623      	mov	r3, r4
 8012b24:	469a      	mov	sl, r3
 8012b26:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012b2a:	b10a      	cbz	r2, 8012b30 <_svfiprintf_r+0x60>
 8012b2c:	2a25      	cmp	r2, #37	@ 0x25
 8012b2e:	d1f9      	bne.n	8012b24 <_svfiprintf_r+0x54>
 8012b30:	ebba 0b04 	subs.w	fp, sl, r4
 8012b34:	d00b      	beq.n	8012b4e <_svfiprintf_r+0x7e>
 8012b36:	465b      	mov	r3, fp
 8012b38:	4622      	mov	r2, r4
 8012b3a:	4629      	mov	r1, r5
 8012b3c:	4638      	mov	r0, r7
 8012b3e:	f7ff ff6b 	bl	8012a18 <__ssputs_r>
 8012b42:	3001      	adds	r0, #1
 8012b44:	f000 80a7 	beq.w	8012c96 <_svfiprintf_r+0x1c6>
 8012b48:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012b4a:	445a      	add	r2, fp
 8012b4c:	9209      	str	r2, [sp, #36]	@ 0x24
 8012b4e:	f89a 3000 	ldrb.w	r3, [sl]
 8012b52:	2b00      	cmp	r3, #0
 8012b54:	f000 809f 	beq.w	8012c96 <_svfiprintf_r+0x1c6>
 8012b58:	2300      	movs	r3, #0
 8012b5a:	f04f 32ff 	mov.w	r2, #4294967295
 8012b5e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012b62:	f10a 0a01 	add.w	sl, sl, #1
 8012b66:	9304      	str	r3, [sp, #16]
 8012b68:	9307      	str	r3, [sp, #28]
 8012b6a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8012b6e:	931a      	str	r3, [sp, #104]	@ 0x68
 8012b70:	4654      	mov	r4, sl
 8012b72:	2205      	movs	r2, #5
 8012b74:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012b78:	484e      	ldr	r0, [pc, #312]	@ (8012cb4 <_svfiprintf_r+0x1e4>)
 8012b7a:	f7ed fb39 	bl	80001f0 <memchr>
 8012b7e:	9a04      	ldr	r2, [sp, #16]
 8012b80:	b9d8      	cbnz	r0, 8012bba <_svfiprintf_r+0xea>
 8012b82:	06d0      	lsls	r0, r2, #27
 8012b84:	bf44      	itt	mi
 8012b86:	2320      	movmi	r3, #32
 8012b88:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012b8c:	0711      	lsls	r1, r2, #28
 8012b8e:	bf44      	itt	mi
 8012b90:	232b      	movmi	r3, #43	@ 0x2b
 8012b92:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012b96:	f89a 3000 	ldrb.w	r3, [sl]
 8012b9a:	2b2a      	cmp	r3, #42	@ 0x2a
 8012b9c:	d015      	beq.n	8012bca <_svfiprintf_r+0xfa>
 8012b9e:	9a07      	ldr	r2, [sp, #28]
 8012ba0:	4654      	mov	r4, sl
 8012ba2:	2000      	movs	r0, #0
 8012ba4:	f04f 0c0a 	mov.w	ip, #10
 8012ba8:	4621      	mov	r1, r4
 8012baa:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012bae:	3b30      	subs	r3, #48	@ 0x30
 8012bb0:	2b09      	cmp	r3, #9
 8012bb2:	d94b      	bls.n	8012c4c <_svfiprintf_r+0x17c>
 8012bb4:	b1b0      	cbz	r0, 8012be4 <_svfiprintf_r+0x114>
 8012bb6:	9207      	str	r2, [sp, #28]
 8012bb8:	e014      	b.n	8012be4 <_svfiprintf_r+0x114>
 8012bba:	eba0 0308 	sub.w	r3, r0, r8
 8012bbe:	fa09 f303 	lsl.w	r3, r9, r3
 8012bc2:	4313      	orrs	r3, r2
 8012bc4:	9304      	str	r3, [sp, #16]
 8012bc6:	46a2      	mov	sl, r4
 8012bc8:	e7d2      	b.n	8012b70 <_svfiprintf_r+0xa0>
 8012bca:	9b03      	ldr	r3, [sp, #12]
 8012bcc:	1d19      	adds	r1, r3, #4
 8012bce:	681b      	ldr	r3, [r3, #0]
 8012bd0:	9103      	str	r1, [sp, #12]
 8012bd2:	2b00      	cmp	r3, #0
 8012bd4:	bfbb      	ittet	lt
 8012bd6:	425b      	neglt	r3, r3
 8012bd8:	f042 0202 	orrlt.w	r2, r2, #2
 8012bdc:	9307      	strge	r3, [sp, #28]
 8012bde:	9307      	strlt	r3, [sp, #28]
 8012be0:	bfb8      	it	lt
 8012be2:	9204      	strlt	r2, [sp, #16]
 8012be4:	7823      	ldrb	r3, [r4, #0]
 8012be6:	2b2e      	cmp	r3, #46	@ 0x2e
 8012be8:	d10a      	bne.n	8012c00 <_svfiprintf_r+0x130>
 8012bea:	7863      	ldrb	r3, [r4, #1]
 8012bec:	2b2a      	cmp	r3, #42	@ 0x2a
 8012bee:	d132      	bne.n	8012c56 <_svfiprintf_r+0x186>
 8012bf0:	9b03      	ldr	r3, [sp, #12]
 8012bf2:	1d1a      	adds	r2, r3, #4
 8012bf4:	681b      	ldr	r3, [r3, #0]
 8012bf6:	9203      	str	r2, [sp, #12]
 8012bf8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8012bfc:	3402      	adds	r4, #2
 8012bfe:	9305      	str	r3, [sp, #20]
 8012c00:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8012cc4 <_svfiprintf_r+0x1f4>
 8012c04:	7821      	ldrb	r1, [r4, #0]
 8012c06:	2203      	movs	r2, #3
 8012c08:	4650      	mov	r0, sl
 8012c0a:	f7ed faf1 	bl	80001f0 <memchr>
 8012c0e:	b138      	cbz	r0, 8012c20 <_svfiprintf_r+0x150>
 8012c10:	9b04      	ldr	r3, [sp, #16]
 8012c12:	eba0 000a 	sub.w	r0, r0, sl
 8012c16:	2240      	movs	r2, #64	@ 0x40
 8012c18:	4082      	lsls	r2, r0
 8012c1a:	4313      	orrs	r3, r2
 8012c1c:	3401      	adds	r4, #1
 8012c1e:	9304      	str	r3, [sp, #16]
 8012c20:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012c24:	4824      	ldr	r0, [pc, #144]	@ (8012cb8 <_svfiprintf_r+0x1e8>)
 8012c26:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8012c2a:	2206      	movs	r2, #6
 8012c2c:	f7ed fae0 	bl	80001f0 <memchr>
 8012c30:	2800      	cmp	r0, #0
 8012c32:	d036      	beq.n	8012ca2 <_svfiprintf_r+0x1d2>
 8012c34:	4b21      	ldr	r3, [pc, #132]	@ (8012cbc <_svfiprintf_r+0x1ec>)
 8012c36:	bb1b      	cbnz	r3, 8012c80 <_svfiprintf_r+0x1b0>
 8012c38:	9b03      	ldr	r3, [sp, #12]
 8012c3a:	3307      	adds	r3, #7
 8012c3c:	f023 0307 	bic.w	r3, r3, #7
 8012c40:	3308      	adds	r3, #8
 8012c42:	9303      	str	r3, [sp, #12]
 8012c44:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012c46:	4433      	add	r3, r6
 8012c48:	9309      	str	r3, [sp, #36]	@ 0x24
 8012c4a:	e76a      	b.n	8012b22 <_svfiprintf_r+0x52>
 8012c4c:	fb0c 3202 	mla	r2, ip, r2, r3
 8012c50:	460c      	mov	r4, r1
 8012c52:	2001      	movs	r0, #1
 8012c54:	e7a8      	b.n	8012ba8 <_svfiprintf_r+0xd8>
 8012c56:	2300      	movs	r3, #0
 8012c58:	3401      	adds	r4, #1
 8012c5a:	9305      	str	r3, [sp, #20]
 8012c5c:	4619      	mov	r1, r3
 8012c5e:	f04f 0c0a 	mov.w	ip, #10
 8012c62:	4620      	mov	r0, r4
 8012c64:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012c68:	3a30      	subs	r2, #48	@ 0x30
 8012c6a:	2a09      	cmp	r2, #9
 8012c6c:	d903      	bls.n	8012c76 <_svfiprintf_r+0x1a6>
 8012c6e:	2b00      	cmp	r3, #0
 8012c70:	d0c6      	beq.n	8012c00 <_svfiprintf_r+0x130>
 8012c72:	9105      	str	r1, [sp, #20]
 8012c74:	e7c4      	b.n	8012c00 <_svfiprintf_r+0x130>
 8012c76:	fb0c 2101 	mla	r1, ip, r1, r2
 8012c7a:	4604      	mov	r4, r0
 8012c7c:	2301      	movs	r3, #1
 8012c7e:	e7f0      	b.n	8012c62 <_svfiprintf_r+0x192>
 8012c80:	ab03      	add	r3, sp, #12
 8012c82:	9300      	str	r3, [sp, #0]
 8012c84:	462a      	mov	r2, r5
 8012c86:	4b0e      	ldr	r3, [pc, #56]	@ (8012cc0 <_svfiprintf_r+0x1f0>)
 8012c88:	a904      	add	r1, sp, #16
 8012c8a:	4638      	mov	r0, r7
 8012c8c:	f7fb ff20 	bl	800ead0 <_printf_float>
 8012c90:	1c42      	adds	r2, r0, #1
 8012c92:	4606      	mov	r6, r0
 8012c94:	d1d6      	bne.n	8012c44 <_svfiprintf_r+0x174>
 8012c96:	89ab      	ldrh	r3, [r5, #12]
 8012c98:	065b      	lsls	r3, r3, #25
 8012c9a:	f53f af2d 	bmi.w	8012af8 <_svfiprintf_r+0x28>
 8012c9e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012ca0:	e72c      	b.n	8012afc <_svfiprintf_r+0x2c>
 8012ca2:	ab03      	add	r3, sp, #12
 8012ca4:	9300      	str	r3, [sp, #0]
 8012ca6:	462a      	mov	r2, r5
 8012ca8:	4b05      	ldr	r3, [pc, #20]	@ (8012cc0 <_svfiprintf_r+0x1f0>)
 8012caa:	a904      	add	r1, sp, #16
 8012cac:	4638      	mov	r0, r7
 8012cae:	f7fc f9a7 	bl	800f000 <_printf_i>
 8012cb2:	e7ed      	b.n	8012c90 <_svfiprintf_r+0x1c0>
 8012cb4:	0803f2a2 	.word	0x0803f2a2
 8012cb8:	0803f2ac 	.word	0x0803f2ac
 8012cbc:	0800ead1 	.word	0x0800ead1
 8012cc0:	08012a19 	.word	0x08012a19
 8012cc4:	0803f2a8 	.word	0x0803f2a8

08012cc8 <__sflush_r>:
 8012cc8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8012ccc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012cd0:	0716      	lsls	r6, r2, #28
 8012cd2:	4605      	mov	r5, r0
 8012cd4:	460c      	mov	r4, r1
 8012cd6:	d454      	bmi.n	8012d82 <__sflush_r+0xba>
 8012cd8:	684b      	ldr	r3, [r1, #4]
 8012cda:	2b00      	cmp	r3, #0
 8012cdc:	dc02      	bgt.n	8012ce4 <__sflush_r+0x1c>
 8012cde:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8012ce0:	2b00      	cmp	r3, #0
 8012ce2:	dd48      	ble.n	8012d76 <__sflush_r+0xae>
 8012ce4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8012ce6:	2e00      	cmp	r6, #0
 8012ce8:	d045      	beq.n	8012d76 <__sflush_r+0xae>
 8012cea:	2300      	movs	r3, #0
 8012cec:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8012cf0:	682f      	ldr	r7, [r5, #0]
 8012cf2:	6a21      	ldr	r1, [r4, #32]
 8012cf4:	602b      	str	r3, [r5, #0]
 8012cf6:	d030      	beq.n	8012d5a <__sflush_r+0x92>
 8012cf8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8012cfa:	89a3      	ldrh	r3, [r4, #12]
 8012cfc:	0759      	lsls	r1, r3, #29
 8012cfe:	d505      	bpl.n	8012d0c <__sflush_r+0x44>
 8012d00:	6863      	ldr	r3, [r4, #4]
 8012d02:	1ad2      	subs	r2, r2, r3
 8012d04:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8012d06:	b10b      	cbz	r3, 8012d0c <__sflush_r+0x44>
 8012d08:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8012d0a:	1ad2      	subs	r2, r2, r3
 8012d0c:	2300      	movs	r3, #0
 8012d0e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8012d10:	6a21      	ldr	r1, [r4, #32]
 8012d12:	4628      	mov	r0, r5
 8012d14:	47b0      	blx	r6
 8012d16:	1c43      	adds	r3, r0, #1
 8012d18:	89a3      	ldrh	r3, [r4, #12]
 8012d1a:	d106      	bne.n	8012d2a <__sflush_r+0x62>
 8012d1c:	6829      	ldr	r1, [r5, #0]
 8012d1e:	291d      	cmp	r1, #29
 8012d20:	d82b      	bhi.n	8012d7a <__sflush_r+0xb2>
 8012d22:	4a2a      	ldr	r2, [pc, #168]	@ (8012dcc <__sflush_r+0x104>)
 8012d24:	40ca      	lsrs	r2, r1
 8012d26:	07d6      	lsls	r6, r2, #31
 8012d28:	d527      	bpl.n	8012d7a <__sflush_r+0xb2>
 8012d2a:	2200      	movs	r2, #0
 8012d2c:	6062      	str	r2, [r4, #4]
 8012d2e:	04d9      	lsls	r1, r3, #19
 8012d30:	6922      	ldr	r2, [r4, #16]
 8012d32:	6022      	str	r2, [r4, #0]
 8012d34:	d504      	bpl.n	8012d40 <__sflush_r+0x78>
 8012d36:	1c42      	adds	r2, r0, #1
 8012d38:	d101      	bne.n	8012d3e <__sflush_r+0x76>
 8012d3a:	682b      	ldr	r3, [r5, #0]
 8012d3c:	b903      	cbnz	r3, 8012d40 <__sflush_r+0x78>
 8012d3e:	6560      	str	r0, [r4, #84]	@ 0x54
 8012d40:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012d42:	602f      	str	r7, [r5, #0]
 8012d44:	b1b9      	cbz	r1, 8012d76 <__sflush_r+0xae>
 8012d46:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012d4a:	4299      	cmp	r1, r3
 8012d4c:	d002      	beq.n	8012d54 <__sflush_r+0x8c>
 8012d4e:	4628      	mov	r0, r5
 8012d50:	f7fe faa6 	bl	80112a0 <_free_r>
 8012d54:	2300      	movs	r3, #0
 8012d56:	6363      	str	r3, [r4, #52]	@ 0x34
 8012d58:	e00d      	b.n	8012d76 <__sflush_r+0xae>
 8012d5a:	2301      	movs	r3, #1
 8012d5c:	4628      	mov	r0, r5
 8012d5e:	47b0      	blx	r6
 8012d60:	4602      	mov	r2, r0
 8012d62:	1c50      	adds	r0, r2, #1
 8012d64:	d1c9      	bne.n	8012cfa <__sflush_r+0x32>
 8012d66:	682b      	ldr	r3, [r5, #0]
 8012d68:	2b00      	cmp	r3, #0
 8012d6a:	d0c6      	beq.n	8012cfa <__sflush_r+0x32>
 8012d6c:	2b1d      	cmp	r3, #29
 8012d6e:	d001      	beq.n	8012d74 <__sflush_r+0xac>
 8012d70:	2b16      	cmp	r3, #22
 8012d72:	d11e      	bne.n	8012db2 <__sflush_r+0xea>
 8012d74:	602f      	str	r7, [r5, #0]
 8012d76:	2000      	movs	r0, #0
 8012d78:	e022      	b.n	8012dc0 <__sflush_r+0xf8>
 8012d7a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012d7e:	b21b      	sxth	r3, r3
 8012d80:	e01b      	b.n	8012dba <__sflush_r+0xf2>
 8012d82:	690f      	ldr	r7, [r1, #16]
 8012d84:	2f00      	cmp	r7, #0
 8012d86:	d0f6      	beq.n	8012d76 <__sflush_r+0xae>
 8012d88:	0793      	lsls	r3, r2, #30
 8012d8a:	680e      	ldr	r6, [r1, #0]
 8012d8c:	bf08      	it	eq
 8012d8e:	694b      	ldreq	r3, [r1, #20]
 8012d90:	600f      	str	r7, [r1, #0]
 8012d92:	bf18      	it	ne
 8012d94:	2300      	movne	r3, #0
 8012d96:	eba6 0807 	sub.w	r8, r6, r7
 8012d9a:	608b      	str	r3, [r1, #8]
 8012d9c:	f1b8 0f00 	cmp.w	r8, #0
 8012da0:	dde9      	ble.n	8012d76 <__sflush_r+0xae>
 8012da2:	6a21      	ldr	r1, [r4, #32]
 8012da4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8012da6:	4643      	mov	r3, r8
 8012da8:	463a      	mov	r2, r7
 8012daa:	4628      	mov	r0, r5
 8012dac:	47b0      	blx	r6
 8012dae:	2800      	cmp	r0, #0
 8012db0:	dc08      	bgt.n	8012dc4 <__sflush_r+0xfc>
 8012db2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012db6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012dba:	81a3      	strh	r3, [r4, #12]
 8012dbc:	f04f 30ff 	mov.w	r0, #4294967295
 8012dc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012dc4:	4407      	add	r7, r0
 8012dc6:	eba8 0800 	sub.w	r8, r8, r0
 8012dca:	e7e7      	b.n	8012d9c <__sflush_r+0xd4>
 8012dcc:	20400001 	.word	0x20400001

08012dd0 <_fflush_r>:
 8012dd0:	b538      	push	{r3, r4, r5, lr}
 8012dd2:	690b      	ldr	r3, [r1, #16]
 8012dd4:	4605      	mov	r5, r0
 8012dd6:	460c      	mov	r4, r1
 8012dd8:	b913      	cbnz	r3, 8012de0 <_fflush_r+0x10>
 8012dda:	2500      	movs	r5, #0
 8012ddc:	4628      	mov	r0, r5
 8012dde:	bd38      	pop	{r3, r4, r5, pc}
 8012de0:	b118      	cbz	r0, 8012dea <_fflush_r+0x1a>
 8012de2:	6a03      	ldr	r3, [r0, #32]
 8012de4:	b90b      	cbnz	r3, 8012dea <_fflush_r+0x1a>
 8012de6:	f7fc fcc3 	bl	800f770 <__sinit>
 8012dea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012dee:	2b00      	cmp	r3, #0
 8012df0:	d0f3      	beq.n	8012dda <_fflush_r+0xa>
 8012df2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8012df4:	07d0      	lsls	r0, r2, #31
 8012df6:	d404      	bmi.n	8012e02 <_fflush_r+0x32>
 8012df8:	0599      	lsls	r1, r3, #22
 8012dfa:	d402      	bmi.n	8012e02 <_fflush_r+0x32>
 8012dfc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012dfe:	f7fd fbcf 	bl	80105a0 <__retarget_lock_acquire_recursive>
 8012e02:	4628      	mov	r0, r5
 8012e04:	4621      	mov	r1, r4
 8012e06:	f7ff ff5f 	bl	8012cc8 <__sflush_r>
 8012e0a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8012e0c:	07da      	lsls	r2, r3, #31
 8012e0e:	4605      	mov	r5, r0
 8012e10:	d4e4      	bmi.n	8012ddc <_fflush_r+0xc>
 8012e12:	89a3      	ldrh	r3, [r4, #12]
 8012e14:	059b      	lsls	r3, r3, #22
 8012e16:	d4e1      	bmi.n	8012ddc <_fflush_r+0xc>
 8012e18:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012e1a:	f7fd fbc3 	bl	80105a4 <__retarget_lock_release_recursive>
 8012e1e:	e7dd      	b.n	8012ddc <_fflush_r+0xc>

08012e20 <siscanf>:
 8012e20:	b40e      	push	{r1, r2, r3}
 8012e22:	b570      	push	{r4, r5, r6, lr}
 8012e24:	b09d      	sub	sp, #116	@ 0x74
 8012e26:	ac21      	add	r4, sp, #132	@ 0x84
 8012e28:	2500      	movs	r5, #0
 8012e2a:	f44f 7201 	mov.w	r2, #516	@ 0x204
 8012e2e:	f854 6b04 	ldr.w	r6, [r4], #4
 8012e32:	f8ad 2014 	strh.w	r2, [sp, #20]
 8012e36:	951b      	str	r5, [sp, #108]	@ 0x6c
 8012e38:	9002      	str	r0, [sp, #8]
 8012e3a:	9006      	str	r0, [sp, #24]
 8012e3c:	f7ed fa28 	bl	8000290 <strlen>
 8012e40:	4b0b      	ldr	r3, [pc, #44]	@ (8012e70 <siscanf+0x50>)
 8012e42:	9003      	str	r0, [sp, #12]
 8012e44:	9007      	str	r0, [sp, #28]
 8012e46:	480b      	ldr	r0, [pc, #44]	@ (8012e74 <siscanf+0x54>)
 8012e48:	930b      	str	r3, [sp, #44]	@ 0x2c
 8012e4a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8012e4e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8012e52:	4632      	mov	r2, r6
 8012e54:	4623      	mov	r3, r4
 8012e56:	a902      	add	r1, sp, #8
 8012e58:	6800      	ldr	r0, [r0, #0]
 8012e5a:	950f      	str	r5, [sp, #60]	@ 0x3c
 8012e5c:	9514      	str	r5, [sp, #80]	@ 0x50
 8012e5e:	9401      	str	r4, [sp, #4]
 8012e60:	f000 fc34 	bl	80136cc <__ssvfiscanf_r>
 8012e64:	b01d      	add	sp, #116	@ 0x74
 8012e66:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012e6a:	b003      	add	sp, #12
 8012e6c:	4770      	bx	lr
 8012e6e:	bf00      	nop
 8012e70:	0800f8af 	.word	0x0800f8af
 8012e74:	20000060 	.word	0x20000060

08012e78 <__gettzinfo>:
 8012e78:	4800      	ldr	r0, [pc, #0]	@ (8012e7c <__gettzinfo+0x4>)
 8012e7a:	4770      	bx	lr
 8012e7c:	200000b0 	.word	0x200000b0

08012e80 <nan>:
 8012e80:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8012e88 <nan+0x8>
 8012e84:	4770      	bx	lr
 8012e86:	bf00      	nop
 8012e88:	00000000 	.word	0x00000000
 8012e8c:	7ff80000 	.word	0x7ff80000

08012e90 <__assert_func>:
 8012e90:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8012e92:	4614      	mov	r4, r2
 8012e94:	461a      	mov	r2, r3
 8012e96:	4b09      	ldr	r3, [pc, #36]	@ (8012ebc <__assert_func+0x2c>)
 8012e98:	681b      	ldr	r3, [r3, #0]
 8012e9a:	4605      	mov	r5, r0
 8012e9c:	68d8      	ldr	r0, [r3, #12]
 8012e9e:	b14c      	cbz	r4, 8012eb4 <__assert_func+0x24>
 8012ea0:	4b07      	ldr	r3, [pc, #28]	@ (8012ec0 <__assert_func+0x30>)
 8012ea2:	9100      	str	r1, [sp, #0]
 8012ea4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8012ea8:	4906      	ldr	r1, [pc, #24]	@ (8012ec4 <__assert_func+0x34>)
 8012eaa:	462b      	mov	r3, r5
 8012eac:	f000 fed2 	bl	8013c54 <fiprintf>
 8012eb0:	f000 ff55 	bl	8013d5e <abort>
 8012eb4:	4b04      	ldr	r3, [pc, #16]	@ (8012ec8 <__assert_func+0x38>)
 8012eb6:	461c      	mov	r4, r3
 8012eb8:	e7f3      	b.n	8012ea2 <__assert_func+0x12>
 8012eba:	bf00      	nop
 8012ebc:	20000060 	.word	0x20000060
 8012ec0:	0803f2bb 	.word	0x0803f2bb
 8012ec4:	0803f2c8 	.word	0x0803f2c8
 8012ec8:	0803f2f6 	.word	0x0803f2f6

08012ecc <_calloc_r>:
 8012ecc:	b570      	push	{r4, r5, r6, lr}
 8012ece:	fba1 5402 	umull	r5, r4, r1, r2
 8012ed2:	b934      	cbnz	r4, 8012ee2 <_calloc_r+0x16>
 8012ed4:	4629      	mov	r1, r5
 8012ed6:	f7fb fc49 	bl	800e76c <_malloc_r>
 8012eda:	4606      	mov	r6, r0
 8012edc:	b928      	cbnz	r0, 8012eea <_calloc_r+0x1e>
 8012ede:	4630      	mov	r0, r6
 8012ee0:	bd70      	pop	{r4, r5, r6, pc}
 8012ee2:	220c      	movs	r2, #12
 8012ee4:	6002      	str	r2, [r0, #0]
 8012ee6:	2600      	movs	r6, #0
 8012ee8:	e7f9      	b.n	8012ede <_calloc_r+0x12>
 8012eea:	462a      	mov	r2, r5
 8012eec:	4621      	mov	r1, r4
 8012eee:	f7fc fd2c 	bl	800f94a <memset>
 8012ef2:	e7f4      	b.n	8012ede <_calloc_r+0x12>

08012ef4 <__env_lock>:
 8012ef4:	4801      	ldr	r0, [pc, #4]	@ (8012efc <__env_lock+0x8>)
 8012ef6:	f7fd bb53 	b.w	80105a0 <__retarget_lock_acquire_recursive>
 8012efa:	bf00      	nop
 8012efc:	20008db5 	.word	0x20008db5

08012f00 <__env_unlock>:
 8012f00:	4801      	ldr	r0, [pc, #4]	@ (8012f08 <__env_unlock+0x8>)
 8012f02:	f7fd bb4f 	b.w	80105a4 <__retarget_lock_release_recursive>
 8012f06:	bf00      	nop
 8012f08:	20008db5 	.word	0x20008db5

08012f0c <rshift>:
 8012f0c:	6903      	ldr	r3, [r0, #16]
 8012f0e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8012f12:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8012f16:	ea4f 1261 	mov.w	r2, r1, asr #5
 8012f1a:	f100 0414 	add.w	r4, r0, #20
 8012f1e:	dd45      	ble.n	8012fac <rshift+0xa0>
 8012f20:	f011 011f 	ands.w	r1, r1, #31
 8012f24:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8012f28:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8012f2c:	d10c      	bne.n	8012f48 <rshift+0x3c>
 8012f2e:	f100 0710 	add.w	r7, r0, #16
 8012f32:	4629      	mov	r1, r5
 8012f34:	42b1      	cmp	r1, r6
 8012f36:	d334      	bcc.n	8012fa2 <rshift+0x96>
 8012f38:	1a9b      	subs	r3, r3, r2
 8012f3a:	009b      	lsls	r3, r3, #2
 8012f3c:	1eea      	subs	r2, r5, #3
 8012f3e:	4296      	cmp	r6, r2
 8012f40:	bf38      	it	cc
 8012f42:	2300      	movcc	r3, #0
 8012f44:	4423      	add	r3, r4
 8012f46:	e015      	b.n	8012f74 <rshift+0x68>
 8012f48:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8012f4c:	f1c1 0820 	rsb	r8, r1, #32
 8012f50:	40cf      	lsrs	r7, r1
 8012f52:	f105 0e04 	add.w	lr, r5, #4
 8012f56:	46a1      	mov	r9, r4
 8012f58:	4576      	cmp	r6, lr
 8012f5a:	46f4      	mov	ip, lr
 8012f5c:	d815      	bhi.n	8012f8a <rshift+0x7e>
 8012f5e:	1a9a      	subs	r2, r3, r2
 8012f60:	0092      	lsls	r2, r2, #2
 8012f62:	3a04      	subs	r2, #4
 8012f64:	3501      	adds	r5, #1
 8012f66:	42ae      	cmp	r6, r5
 8012f68:	bf38      	it	cc
 8012f6a:	2200      	movcc	r2, #0
 8012f6c:	18a3      	adds	r3, r4, r2
 8012f6e:	50a7      	str	r7, [r4, r2]
 8012f70:	b107      	cbz	r7, 8012f74 <rshift+0x68>
 8012f72:	3304      	adds	r3, #4
 8012f74:	1b1a      	subs	r2, r3, r4
 8012f76:	42a3      	cmp	r3, r4
 8012f78:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8012f7c:	bf08      	it	eq
 8012f7e:	2300      	moveq	r3, #0
 8012f80:	6102      	str	r2, [r0, #16]
 8012f82:	bf08      	it	eq
 8012f84:	6143      	streq	r3, [r0, #20]
 8012f86:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012f8a:	f8dc c000 	ldr.w	ip, [ip]
 8012f8e:	fa0c fc08 	lsl.w	ip, ip, r8
 8012f92:	ea4c 0707 	orr.w	r7, ip, r7
 8012f96:	f849 7b04 	str.w	r7, [r9], #4
 8012f9a:	f85e 7b04 	ldr.w	r7, [lr], #4
 8012f9e:	40cf      	lsrs	r7, r1
 8012fa0:	e7da      	b.n	8012f58 <rshift+0x4c>
 8012fa2:	f851 cb04 	ldr.w	ip, [r1], #4
 8012fa6:	f847 cf04 	str.w	ip, [r7, #4]!
 8012faa:	e7c3      	b.n	8012f34 <rshift+0x28>
 8012fac:	4623      	mov	r3, r4
 8012fae:	e7e1      	b.n	8012f74 <rshift+0x68>

08012fb0 <__hexdig_fun>:
 8012fb0:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8012fb4:	2b09      	cmp	r3, #9
 8012fb6:	d802      	bhi.n	8012fbe <__hexdig_fun+0xe>
 8012fb8:	3820      	subs	r0, #32
 8012fba:	b2c0      	uxtb	r0, r0
 8012fbc:	4770      	bx	lr
 8012fbe:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8012fc2:	2b05      	cmp	r3, #5
 8012fc4:	d801      	bhi.n	8012fca <__hexdig_fun+0x1a>
 8012fc6:	3847      	subs	r0, #71	@ 0x47
 8012fc8:	e7f7      	b.n	8012fba <__hexdig_fun+0xa>
 8012fca:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8012fce:	2b05      	cmp	r3, #5
 8012fd0:	d801      	bhi.n	8012fd6 <__hexdig_fun+0x26>
 8012fd2:	3827      	subs	r0, #39	@ 0x27
 8012fd4:	e7f1      	b.n	8012fba <__hexdig_fun+0xa>
 8012fd6:	2000      	movs	r0, #0
 8012fd8:	4770      	bx	lr
	...

08012fdc <__gethex>:
 8012fdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012fe0:	b085      	sub	sp, #20
 8012fe2:	468a      	mov	sl, r1
 8012fe4:	9302      	str	r3, [sp, #8]
 8012fe6:	680b      	ldr	r3, [r1, #0]
 8012fe8:	9001      	str	r0, [sp, #4]
 8012fea:	4690      	mov	r8, r2
 8012fec:	1c9c      	adds	r4, r3, #2
 8012fee:	46a1      	mov	r9, r4
 8012ff0:	f814 0b01 	ldrb.w	r0, [r4], #1
 8012ff4:	2830      	cmp	r0, #48	@ 0x30
 8012ff6:	d0fa      	beq.n	8012fee <__gethex+0x12>
 8012ff8:	eba9 0303 	sub.w	r3, r9, r3
 8012ffc:	f1a3 0b02 	sub.w	fp, r3, #2
 8013000:	f7ff ffd6 	bl	8012fb0 <__hexdig_fun>
 8013004:	4605      	mov	r5, r0
 8013006:	2800      	cmp	r0, #0
 8013008:	d168      	bne.n	80130dc <__gethex+0x100>
 801300a:	49a0      	ldr	r1, [pc, #640]	@ (801328c <__gethex+0x2b0>)
 801300c:	2201      	movs	r2, #1
 801300e:	4648      	mov	r0, r9
 8013010:	f7fc fca3 	bl	800f95a <strncmp>
 8013014:	4607      	mov	r7, r0
 8013016:	2800      	cmp	r0, #0
 8013018:	d167      	bne.n	80130ea <__gethex+0x10e>
 801301a:	f899 0001 	ldrb.w	r0, [r9, #1]
 801301e:	4626      	mov	r6, r4
 8013020:	f7ff ffc6 	bl	8012fb0 <__hexdig_fun>
 8013024:	2800      	cmp	r0, #0
 8013026:	d062      	beq.n	80130ee <__gethex+0x112>
 8013028:	4623      	mov	r3, r4
 801302a:	7818      	ldrb	r0, [r3, #0]
 801302c:	2830      	cmp	r0, #48	@ 0x30
 801302e:	4699      	mov	r9, r3
 8013030:	f103 0301 	add.w	r3, r3, #1
 8013034:	d0f9      	beq.n	801302a <__gethex+0x4e>
 8013036:	f7ff ffbb 	bl	8012fb0 <__hexdig_fun>
 801303a:	fab0 f580 	clz	r5, r0
 801303e:	096d      	lsrs	r5, r5, #5
 8013040:	f04f 0b01 	mov.w	fp, #1
 8013044:	464a      	mov	r2, r9
 8013046:	4616      	mov	r6, r2
 8013048:	3201      	adds	r2, #1
 801304a:	7830      	ldrb	r0, [r6, #0]
 801304c:	f7ff ffb0 	bl	8012fb0 <__hexdig_fun>
 8013050:	2800      	cmp	r0, #0
 8013052:	d1f8      	bne.n	8013046 <__gethex+0x6a>
 8013054:	498d      	ldr	r1, [pc, #564]	@ (801328c <__gethex+0x2b0>)
 8013056:	2201      	movs	r2, #1
 8013058:	4630      	mov	r0, r6
 801305a:	f7fc fc7e 	bl	800f95a <strncmp>
 801305e:	2800      	cmp	r0, #0
 8013060:	d13f      	bne.n	80130e2 <__gethex+0x106>
 8013062:	b944      	cbnz	r4, 8013076 <__gethex+0x9a>
 8013064:	1c74      	adds	r4, r6, #1
 8013066:	4622      	mov	r2, r4
 8013068:	4616      	mov	r6, r2
 801306a:	3201      	adds	r2, #1
 801306c:	7830      	ldrb	r0, [r6, #0]
 801306e:	f7ff ff9f 	bl	8012fb0 <__hexdig_fun>
 8013072:	2800      	cmp	r0, #0
 8013074:	d1f8      	bne.n	8013068 <__gethex+0x8c>
 8013076:	1ba4      	subs	r4, r4, r6
 8013078:	00a7      	lsls	r7, r4, #2
 801307a:	7833      	ldrb	r3, [r6, #0]
 801307c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8013080:	2b50      	cmp	r3, #80	@ 0x50
 8013082:	d13e      	bne.n	8013102 <__gethex+0x126>
 8013084:	7873      	ldrb	r3, [r6, #1]
 8013086:	2b2b      	cmp	r3, #43	@ 0x2b
 8013088:	d033      	beq.n	80130f2 <__gethex+0x116>
 801308a:	2b2d      	cmp	r3, #45	@ 0x2d
 801308c:	d034      	beq.n	80130f8 <__gethex+0x11c>
 801308e:	1c71      	adds	r1, r6, #1
 8013090:	2400      	movs	r4, #0
 8013092:	7808      	ldrb	r0, [r1, #0]
 8013094:	f7ff ff8c 	bl	8012fb0 <__hexdig_fun>
 8013098:	1e43      	subs	r3, r0, #1
 801309a:	b2db      	uxtb	r3, r3
 801309c:	2b18      	cmp	r3, #24
 801309e:	d830      	bhi.n	8013102 <__gethex+0x126>
 80130a0:	f1a0 0210 	sub.w	r2, r0, #16
 80130a4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80130a8:	f7ff ff82 	bl	8012fb0 <__hexdig_fun>
 80130ac:	f100 3cff 	add.w	ip, r0, #4294967295
 80130b0:	fa5f fc8c 	uxtb.w	ip, ip
 80130b4:	f1bc 0f18 	cmp.w	ip, #24
 80130b8:	f04f 030a 	mov.w	r3, #10
 80130bc:	d91e      	bls.n	80130fc <__gethex+0x120>
 80130be:	b104      	cbz	r4, 80130c2 <__gethex+0xe6>
 80130c0:	4252      	negs	r2, r2
 80130c2:	4417      	add	r7, r2
 80130c4:	f8ca 1000 	str.w	r1, [sl]
 80130c8:	b1ed      	cbz	r5, 8013106 <__gethex+0x12a>
 80130ca:	f1bb 0f00 	cmp.w	fp, #0
 80130ce:	bf0c      	ite	eq
 80130d0:	2506      	moveq	r5, #6
 80130d2:	2500      	movne	r5, #0
 80130d4:	4628      	mov	r0, r5
 80130d6:	b005      	add	sp, #20
 80130d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80130dc:	2500      	movs	r5, #0
 80130de:	462c      	mov	r4, r5
 80130e0:	e7b0      	b.n	8013044 <__gethex+0x68>
 80130e2:	2c00      	cmp	r4, #0
 80130e4:	d1c7      	bne.n	8013076 <__gethex+0x9a>
 80130e6:	4627      	mov	r7, r4
 80130e8:	e7c7      	b.n	801307a <__gethex+0x9e>
 80130ea:	464e      	mov	r6, r9
 80130ec:	462f      	mov	r7, r5
 80130ee:	2501      	movs	r5, #1
 80130f0:	e7c3      	b.n	801307a <__gethex+0x9e>
 80130f2:	2400      	movs	r4, #0
 80130f4:	1cb1      	adds	r1, r6, #2
 80130f6:	e7cc      	b.n	8013092 <__gethex+0xb6>
 80130f8:	2401      	movs	r4, #1
 80130fa:	e7fb      	b.n	80130f4 <__gethex+0x118>
 80130fc:	fb03 0002 	mla	r0, r3, r2, r0
 8013100:	e7ce      	b.n	80130a0 <__gethex+0xc4>
 8013102:	4631      	mov	r1, r6
 8013104:	e7de      	b.n	80130c4 <__gethex+0xe8>
 8013106:	eba6 0309 	sub.w	r3, r6, r9
 801310a:	3b01      	subs	r3, #1
 801310c:	4629      	mov	r1, r5
 801310e:	2b07      	cmp	r3, #7
 8013110:	dc0a      	bgt.n	8013128 <__gethex+0x14c>
 8013112:	9801      	ldr	r0, [sp, #4]
 8013114:	f7fe f952 	bl	80113bc <_Balloc>
 8013118:	4604      	mov	r4, r0
 801311a:	b940      	cbnz	r0, 801312e <__gethex+0x152>
 801311c:	4b5c      	ldr	r3, [pc, #368]	@ (8013290 <__gethex+0x2b4>)
 801311e:	4602      	mov	r2, r0
 8013120:	21e4      	movs	r1, #228	@ 0xe4
 8013122:	485c      	ldr	r0, [pc, #368]	@ (8013294 <__gethex+0x2b8>)
 8013124:	f7ff feb4 	bl	8012e90 <__assert_func>
 8013128:	3101      	adds	r1, #1
 801312a:	105b      	asrs	r3, r3, #1
 801312c:	e7ef      	b.n	801310e <__gethex+0x132>
 801312e:	f100 0a14 	add.w	sl, r0, #20
 8013132:	2300      	movs	r3, #0
 8013134:	4655      	mov	r5, sl
 8013136:	469b      	mov	fp, r3
 8013138:	45b1      	cmp	r9, r6
 801313a:	d337      	bcc.n	80131ac <__gethex+0x1d0>
 801313c:	f845 bb04 	str.w	fp, [r5], #4
 8013140:	eba5 050a 	sub.w	r5, r5, sl
 8013144:	10ad      	asrs	r5, r5, #2
 8013146:	6125      	str	r5, [r4, #16]
 8013148:	4658      	mov	r0, fp
 801314a:	f7fe fa29 	bl	80115a0 <__hi0bits>
 801314e:	016d      	lsls	r5, r5, #5
 8013150:	f8d8 6000 	ldr.w	r6, [r8]
 8013154:	1a2d      	subs	r5, r5, r0
 8013156:	42b5      	cmp	r5, r6
 8013158:	dd54      	ble.n	8013204 <__gethex+0x228>
 801315a:	1bad      	subs	r5, r5, r6
 801315c:	4629      	mov	r1, r5
 801315e:	4620      	mov	r0, r4
 8013160:	f7fe fdb5 	bl	8011cce <__any_on>
 8013164:	4681      	mov	r9, r0
 8013166:	b178      	cbz	r0, 8013188 <__gethex+0x1ac>
 8013168:	1e6b      	subs	r3, r5, #1
 801316a:	1159      	asrs	r1, r3, #5
 801316c:	f003 021f 	and.w	r2, r3, #31
 8013170:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8013174:	f04f 0901 	mov.w	r9, #1
 8013178:	fa09 f202 	lsl.w	r2, r9, r2
 801317c:	420a      	tst	r2, r1
 801317e:	d003      	beq.n	8013188 <__gethex+0x1ac>
 8013180:	454b      	cmp	r3, r9
 8013182:	dc36      	bgt.n	80131f2 <__gethex+0x216>
 8013184:	f04f 0902 	mov.w	r9, #2
 8013188:	4629      	mov	r1, r5
 801318a:	4620      	mov	r0, r4
 801318c:	f7ff febe 	bl	8012f0c <rshift>
 8013190:	442f      	add	r7, r5
 8013192:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8013196:	42bb      	cmp	r3, r7
 8013198:	da42      	bge.n	8013220 <__gethex+0x244>
 801319a:	9801      	ldr	r0, [sp, #4]
 801319c:	4621      	mov	r1, r4
 801319e:	f7fe f94d 	bl	801143c <_Bfree>
 80131a2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80131a4:	2300      	movs	r3, #0
 80131a6:	6013      	str	r3, [r2, #0]
 80131a8:	25a3      	movs	r5, #163	@ 0xa3
 80131aa:	e793      	b.n	80130d4 <__gethex+0xf8>
 80131ac:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80131b0:	2a2e      	cmp	r2, #46	@ 0x2e
 80131b2:	d012      	beq.n	80131da <__gethex+0x1fe>
 80131b4:	2b20      	cmp	r3, #32
 80131b6:	d104      	bne.n	80131c2 <__gethex+0x1e6>
 80131b8:	f845 bb04 	str.w	fp, [r5], #4
 80131bc:	f04f 0b00 	mov.w	fp, #0
 80131c0:	465b      	mov	r3, fp
 80131c2:	7830      	ldrb	r0, [r6, #0]
 80131c4:	9303      	str	r3, [sp, #12]
 80131c6:	f7ff fef3 	bl	8012fb0 <__hexdig_fun>
 80131ca:	9b03      	ldr	r3, [sp, #12]
 80131cc:	f000 000f 	and.w	r0, r0, #15
 80131d0:	4098      	lsls	r0, r3
 80131d2:	ea4b 0b00 	orr.w	fp, fp, r0
 80131d6:	3304      	adds	r3, #4
 80131d8:	e7ae      	b.n	8013138 <__gethex+0x15c>
 80131da:	45b1      	cmp	r9, r6
 80131dc:	d8ea      	bhi.n	80131b4 <__gethex+0x1d8>
 80131de:	492b      	ldr	r1, [pc, #172]	@ (801328c <__gethex+0x2b0>)
 80131e0:	9303      	str	r3, [sp, #12]
 80131e2:	2201      	movs	r2, #1
 80131e4:	4630      	mov	r0, r6
 80131e6:	f7fc fbb8 	bl	800f95a <strncmp>
 80131ea:	9b03      	ldr	r3, [sp, #12]
 80131ec:	2800      	cmp	r0, #0
 80131ee:	d1e1      	bne.n	80131b4 <__gethex+0x1d8>
 80131f0:	e7a2      	b.n	8013138 <__gethex+0x15c>
 80131f2:	1ea9      	subs	r1, r5, #2
 80131f4:	4620      	mov	r0, r4
 80131f6:	f7fe fd6a 	bl	8011cce <__any_on>
 80131fa:	2800      	cmp	r0, #0
 80131fc:	d0c2      	beq.n	8013184 <__gethex+0x1a8>
 80131fe:	f04f 0903 	mov.w	r9, #3
 8013202:	e7c1      	b.n	8013188 <__gethex+0x1ac>
 8013204:	da09      	bge.n	801321a <__gethex+0x23e>
 8013206:	1b75      	subs	r5, r6, r5
 8013208:	4621      	mov	r1, r4
 801320a:	9801      	ldr	r0, [sp, #4]
 801320c:	462a      	mov	r2, r5
 801320e:	f7fe fb25 	bl	801185c <__lshift>
 8013212:	1b7f      	subs	r7, r7, r5
 8013214:	4604      	mov	r4, r0
 8013216:	f100 0a14 	add.w	sl, r0, #20
 801321a:	f04f 0900 	mov.w	r9, #0
 801321e:	e7b8      	b.n	8013192 <__gethex+0x1b6>
 8013220:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8013224:	42bd      	cmp	r5, r7
 8013226:	dd6f      	ble.n	8013308 <__gethex+0x32c>
 8013228:	1bed      	subs	r5, r5, r7
 801322a:	42ae      	cmp	r6, r5
 801322c:	dc34      	bgt.n	8013298 <__gethex+0x2bc>
 801322e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8013232:	2b02      	cmp	r3, #2
 8013234:	d022      	beq.n	801327c <__gethex+0x2a0>
 8013236:	2b03      	cmp	r3, #3
 8013238:	d024      	beq.n	8013284 <__gethex+0x2a8>
 801323a:	2b01      	cmp	r3, #1
 801323c:	d115      	bne.n	801326a <__gethex+0x28e>
 801323e:	42ae      	cmp	r6, r5
 8013240:	d113      	bne.n	801326a <__gethex+0x28e>
 8013242:	2e01      	cmp	r6, #1
 8013244:	d10b      	bne.n	801325e <__gethex+0x282>
 8013246:	9a02      	ldr	r2, [sp, #8]
 8013248:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801324c:	6013      	str	r3, [r2, #0]
 801324e:	2301      	movs	r3, #1
 8013250:	6123      	str	r3, [r4, #16]
 8013252:	f8ca 3000 	str.w	r3, [sl]
 8013256:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8013258:	2562      	movs	r5, #98	@ 0x62
 801325a:	601c      	str	r4, [r3, #0]
 801325c:	e73a      	b.n	80130d4 <__gethex+0xf8>
 801325e:	1e71      	subs	r1, r6, #1
 8013260:	4620      	mov	r0, r4
 8013262:	f7fe fd34 	bl	8011cce <__any_on>
 8013266:	2800      	cmp	r0, #0
 8013268:	d1ed      	bne.n	8013246 <__gethex+0x26a>
 801326a:	9801      	ldr	r0, [sp, #4]
 801326c:	4621      	mov	r1, r4
 801326e:	f7fe f8e5 	bl	801143c <_Bfree>
 8013272:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8013274:	2300      	movs	r3, #0
 8013276:	6013      	str	r3, [r2, #0]
 8013278:	2550      	movs	r5, #80	@ 0x50
 801327a:	e72b      	b.n	80130d4 <__gethex+0xf8>
 801327c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801327e:	2b00      	cmp	r3, #0
 8013280:	d1f3      	bne.n	801326a <__gethex+0x28e>
 8013282:	e7e0      	b.n	8013246 <__gethex+0x26a>
 8013284:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8013286:	2b00      	cmp	r3, #0
 8013288:	d1dd      	bne.n	8013246 <__gethex+0x26a>
 801328a:	e7ee      	b.n	801326a <__gethex+0x28e>
 801328c:	0803f2a0 	.word	0x0803f2a0
 8013290:	0803f236 	.word	0x0803f236
 8013294:	0803f2f7 	.word	0x0803f2f7
 8013298:	1e6f      	subs	r7, r5, #1
 801329a:	f1b9 0f00 	cmp.w	r9, #0
 801329e:	d130      	bne.n	8013302 <__gethex+0x326>
 80132a0:	b127      	cbz	r7, 80132ac <__gethex+0x2d0>
 80132a2:	4639      	mov	r1, r7
 80132a4:	4620      	mov	r0, r4
 80132a6:	f7fe fd12 	bl	8011cce <__any_on>
 80132aa:	4681      	mov	r9, r0
 80132ac:	117a      	asrs	r2, r7, #5
 80132ae:	2301      	movs	r3, #1
 80132b0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80132b4:	f007 071f 	and.w	r7, r7, #31
 80132b8:	40bb      	lsls	r3, r7
 80132ba:	4213      	tst	r3, r2
 80132bc:	4629      	mov	r1, r5
 80132be:	4620      	mov	r0, r4
 80132c0:	bf18      	it	ne
 80132c2:	f049 0902 	orrne.w	r9, r9, #2
 80132c6:	f7ff fe21 	bl	8012f0c <rshift>
 80132ca:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80132ce:	1b76      	subs	r6, r6, r5
 80132d0:	2502      	movs	r5, #2
 80132d2:	f1b9 0f00 	cmp.w	r9, #0
 80132d6:	d047      	beq.n	8013368 <__gethex+0x38c>
 80132d8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80132dc:	2b02      	cmp	r3, #2
 80132de:	d015      	beq.n	801330c <__gethex+0x330>
 80132e0:	2b03      	cmp	r3, #3
 80132e2:	d017      	beq.n	8013314 <__gethex+0x338>
 80132e4:	2b01      	cmp	r3, #1
 80132e6:	d109      	bne.n	80132fc <__gethex+0x320>
 80132e8:	f019 0f02 	tst.w	r9, #2
 80132ec:	d006      	beq.n	80132fc <__gethex+0x320>
 80132ee:	f8da 3000 	ldr.w	r3, [sl]
 80132f2:	ea49 0903 	orr.w	r9, r9, r3
 80132f6:	f019 0f01 	tst.w	r9, #1
 80132fa:	d10e      	bne.n	801331a <__gethex+0x33e>
 80132fc:	f045 0510 	orr.w	r5, r5, #16
 8013300:	e032      	b.n	8013368 <__gethex+0x38c>
 8013302:	f04f 0901 	mov.w	r9, #1
 8013306:	e7d1      	b.n	80132ac <__gethex+0x2d0>
 8013308:	2501      	movs	r5, #1
 801330a:	e7e2      	b.n	80132d2 <__gethex+0x2f6>
 801330c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801330e:	f1c3 0301 	rsb	r3, r3, #1
 8013312:	930f      	str	r3, [sp, #60]	@ 0x3c
 8013314:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8013316:	2b00      	cmp	r3, #0
 8013318:	d0f0      	beq.n	80132fc <__gethex+0x320>
 801331a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801331e:	f104 0314 	add.w	r3, r4, #20
 8013322:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8013326:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 801332a:	f04f 0c00 	mov.w	ip, #0
 801332e:	4618      	mov	r0, r3
 8013330:	f853 2b04 	ldr.w	r2, [r3], #4
 8013334:	f1b2 3fff 	cmp.w	r2, #4294967295
 8013338:	d01b      	beq.n	8013372 <__gethex+0x396>
 801333a:	3201      	adds	r2, #1
 801333c:	6002      	str	r2, [r0, #0]
 801333e:	2d02      	cmp	r5, #2
 8013340:	f104 0314 	add.w	r3, r4, #20
 8013344:	d13c      	bne.n	80133c0 <__gethex+0x3e4>
 8013346:	f8d8 2000 	ldr.w	r2, [r8]
 801334a:	3a01      	subs	r2, #1
 801334c:	42b2      	cmp	r2, r6
 801334e:	d109      	bne.n	8013364 <__gethex+0x388>
 8013350:	1171      	asrs	r1, r6, #5
 8013352:	2201      	movs	r2, #1
 8013354:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8013358:	f006 061f 	and.w	r6, r6, #31
 801335c:	fa02 f606 	lsl.w	r6, r2, r6
 8013360:	421e      	tst	r6, r3
 8013362:	d13a      	bne.n	80133da <__gethex+0x3fe>
 8013364:	f045 0520 	orr.w	r5, r5, #32
 8013368:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801336a:	601c      	str	r4, [r3, #0]
 801336c:	9b02      	ldr	r3, [sp, #8]
 801336e:	601f      	str	r7, [r3, #0]
 8013370:	e6b0      	b.n	80130d4 <__gethex+0xf8>
 8013372:	4299      	cmp	r1, r3
 8013374:	f843 cc04 	str.w	ip, [r3, #-4]
 8013378:	d8d9      	bhi.n	801332e <__gethex+0x352>
 801337a:	68a3      	ldr	r3, [r4, #8]
 801337c:	459b      	cmp	fp, r3
 801337e:	db17      	blt.n	80133b0 <__gethex+0x3d4>
 8013380:	6861      	ldr	r1, [r4, #4]
 8013382:	9801      	ldr	r0, [sp, #4]
 8013384:	3101      	adds	r1, #1
 8013386:	f7fe f819 	bl	80113bc <_Balloc>
 801338a:	4681      	mov	r9, r0
 801338c:	b918      	cbnz	r0, 8013396 <__gethex+0x3ba>
 801338e:	4b1a      	ldr	r3, [pc, #104]	@ (80133f8 <__gethex+0x41c>)
 8013390:	4602      	mov	r2, r0
 8013392:	2184      	movs	r1, #132	@ 0x84
 8013394:	e6c5      	b.n	8013122 <__gethex+0x146>
 8013396:	6922      	ldr	r2, [r4, #16]
 8013398:	3202      	adds	r2, #2
 801339a:	f104 010c 	add.w	r1, r4, #12
 801339e:	0092      	lsls	r2, r2, #2
 80133a0:	300c      	adds	r0, #12
 80133a2:	f7fd f908 	bl	80105b6 <memcpy>
 80133a6:	4621      	mov	r1, r4
 80133a8:	9801      	ldr	r0, [sp, #4]
 80133aa:	f7fe f847 	bl	801143c <_Bfree>
 80133ae:	464c      	mov	r4, r9
 80133b0:	6923      	ldr	r3, [r4, #16]
 80133b2:	1c5a      	adds	r2, r3, #1
 80133b4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80133b8:	6122      	str	r2, [r4, #16]
 80133ba:	2201      	movs	r2, #1
 80133bc:	615a      	str	r2, [r3, #20]
 80133be:	e7be      	b.n	801333e <__gethex+0x362>
 80133c0:	6922      	ldr	r2, [r4, #16]
 80133c2:	455a      	cmp	r2, fp
 80133c4:	dd0b      	ble.n	80133de <__gethex+0x402>
 80133c6:	2101      	movs	r1, #1
 80133c8:	4620      	mov	r0, r4
 80133ca:	f7ff fd9f 	bl	8012f0c <rshift>
 80133ce:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80133d2:	3701      	adds	r7, #1
 80133d4:	42bb      	cmp	r3, r7
 80133d6:	f6ff aee0 	blt.w	801319a <__gethex+0x1be>
 80133da:	2501      	movs	r5, #1
 80133dc:	e7c2      	b.n	8013364 <__gethex+0x388>
 80133de:	f016 061f 	ands.w	r6, r6, #31
 80133e2:	d0fa      	beq.n	80133da <__gethex+0x3fe>
 80133e4:	4453      	add	r3, sl
 80133e6:	f1c6 0620 	rsb	r6, r6, #32
 80133ea:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80133ee:	f7fe f8d7 	bl	80115a0 <__hi0bits>
 80133f2:	42b0      	cmp	r0, r6
 80133f4:	dbe7      	blt.n	80133c6 <__gethex+0x3ea>
 80133f6:	e7f0      	b.n	80133da <__gethex+0x3fe>
 80133f8:	0803f236 	.word	0x0803f236

080133fc <L_shift>:
 80133fc:	f1c2 0208 	rsb	r2, r2, #8
 8013400:	0092      	lsls	r2, r2, #2
 8013402:	b570      	push	{r4, r5, r6, lr}
 8013404:	f1c2 0620 	rsb	r6, r2, #32
 8013408:	6843      	ldr	r3, [r0, #4]
 801340a:	6804      	ldr	r4, [r0, #0]
 801340c:	fa03 f506 	lsl.w	r5, r3, r6
 8013410:	432c      	orrs	r4, r5
 8013412:	40d3      	lsrs	r3, r2
 8013414:	6004      	str	r4, [r0, #0]
 8013416:	f840 3f04 	str.w	r3, [r0, #4]!
 801341a:	4288      	cmp	r0, r1
 801341c:	d3f4      	bcc.n	8013408 <L_shift+0xc>
 801341e:	bd70      	pop	{r4, r5, r6, pc}

08013420 <__match>:
 8013420:	b530      	push	{r4, r5, lr}
 8013422:	6803      	ldr	r3, [r0, #0]
 8013424:	3301      	adds	r3, #1
 8013426:	f811 4b01 	ldrb.w	r4, [r1], #1
 801342a:	b914      	cbnz	r4, 8013432 <__match+0x12>
 801342c:	6003      	str	r3, [r0, #0]
 801342e:	2001      	movs	r0, #1
 8013430:	bd30      	pop	{r4, r5, pc}
 8013432:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013436:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 801343a:	2d19      	cmp	r5, #25
 801343c:	bf98      	it	ls
 801343e:	3220      	addls	r2, #32
 8013440:	42a2      	cmp	r2, r4
 8013442:	d0f0      	beq.n	8013426 <__match+0x6>
 8013444:	2000      	movs	r0, #0
 8013446:	e7f3      	b.n	8013430 <__match+0x10>

08013448 <__hexnan>:
 8013448:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801344c:	680b      	ldr	r3, [r1, #0]
 801344e:	6801      	ldr	r1, [r0, #0]
 8013450:	115e      	asrs	r6, r3, #5
 8013452:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8013456:	f013 031f 	ands.w	r3, r3, #31
 801345a:	b087      	sub	sp, #28
 801345c:	bf18      	it	ne
 801345e:	3604      	addne	r6, #4
 8013460:	2500      	movs	r5, #0
 8013462:	1f37      	subs	r7, r6, #4
 8013464:	4682      	mov	sl, r0
 8013466:	4690      	mov	r8, r2
 8013468:	9301      	str	r3, [sp, #4]
 801346a:	f846 5c04 	str.w	r5, [r6, #-4]
 801346e:	46b9      	mov	r9, r7
 8013470:	463c      	mov	r4, r7
 8013472:	9502      	str	r5, [sp, #8]
 8013474:	46ab      	mov	fp, r5
 8013476:	784a      	ldrb	r2, [r1, #1]
 8013478:	1c4b      	adds	r3, r1, #1
 801347a:	9303      	str	r3, [sp, #12]
 801347c:	b342      	cbz	r2, 80134d0 <__hexnan+0x88>
 801347e:	4610      	mov	r0, r2
 8013480:	9105      	str	r1, [sp, #20]
 8013482:	9204      	str	r2, [sp, #16]
 8013484:	f7ff fd94 	bl	8012fb0 <__hexdig_fun>
 8013488:	2800      	cmp	r0, #0
 801348a:	d151      	bne.n	8013530 <__hexnan+0xe8>
 801348c:	9a04      	ldr	r2, [sp, #16]
 801348e:	9905      	ldr	r1, [sp, #20]
 8013490:	2a20      	cmp	r2, #32
 8013492:	d818      	bhi.n	80134c6 <__hexnan+0x7e>
 8013494:	9b02      	ldr	r3, [sp, #8]
 8013496:	459b      	cmp	fp, r3
 8013498:	dd13      	ble.n	80134c2 <__hexnan+0x7a>
 801349a:	454c      	cmp	r4, r9
 801349c:	d206      	bcs.n	80134ac <__hexnan+0x64>
 801349e:	2d07      	cmp	r5, #7
 80134a0:	dc04      	bgt.n	80134ac <__hexnan+0x64>
 80134a2:	462a      	mov	r2, r5
 80134a4:	4649      	mov	r1, r9
 80134a6:	4620      	mov	r0, r4
 80134a8:	f7ff ffa8 	bl	80133fc <L_shift>
 80134ac:	4544      	cmp	r4, r8
 80134ae:	d952      	bls.n	8013556 <__hexnan+0x10e>
 80134b0:	2300      	movs	r3, #0
 80134b2:	f1a4 0904 	sub.w	r9, r4, #4
 80134b6:	f844 3c04 	str.w	r3, [r4, #-4]
 80134ba:	f8cd b008 	str.w	fp, [sp, #8]
 80134be:	464c      	mov	r4, r9
 80134c0:	461d      	mov	r5, r3
 80134c2:	9903      	ldr	r1, [sp, #12]
 80134c4:	e7d7      	b.n	8013476 <__hexnan+0x2e>
 80134c6:	2a29      	cmp	r2, #41	@ 0x29
 80134c8:	d157      	bne.n	801357a <__hexnan+0x132>
 80134ca:	3102      	adds	r1, #2
 80134cc:	f8ca 1000 	str.w	r1, [sl]
 80134d0:	f1bb 0f00 	cmp.w	fp, #0
 80134d4:	d051      	beq.n	801357a <__hexnan+0x132>
 80134d6:	454c      	cmp	r4, r9
 80134d8:	d206      	bcs.n	80134e8 <__hexnan+0xa0>
 80134da:	2d07      	cmp	r5, #7
 80134dc:	dc04      	bgt.n	80134e8 <__hexnan+0xa0>
 80134de:	462a      	mov	r2, r5
 80134e0:	4649      	mov	r1, r9
 80134e2:	4620      	mov	r0, r4
 80134e4:	f7ff ff8a 	bl	80133fc <L_shift>
 80134e8:	4544      	cmp	r4, r8
 80134ea:	d936      	bls.n	801355a <__hexnan+0x112>
 80134ec:	f1a8 0204 	sub.w	r2, r8, #4
 80134f0:	4623      	mov	r3, r4
 80134f2:	f853 1b04 	ldr.w	r1, [r3], #4
 80134f6:	f842 1f04 	str.w	r1, [r2, #4]!
 80134fa:	429f      	cmp	r7, r3
 80134fc:	d2f9      	bcs.n	80134f2 <__hexnan+0xaa>
 80134fe:	1b3b      	subs	r3, r7, r4
 8013500:	f023 0303 	bic.w	r3, r3, #3
 8013504:	3304      	adds	r3, #4
 8013506:	3401      	adds	r4, #1
 8013508:	3e03      	subs	r6, #3
 801350a:	42b4      	cmp	r4, r6
 801350c:	bf88      	it	hi
 801350e:	2304      	movhi	r3, #4
 8013510:	4443      	add	r3, r8
 8013512:	2200      	movs	r2, #0
 8013514:	f843 2b04 	str.w	r2, [r3], #4
 8013518:	429f      	cmp	r7, r3
 801351a:	d2fb      	bcs.n	8013514 <__hexnan+0xcc>
 801351c:	683b      	ldr	r3, [r7, #0]
 801351e:	b91b      	cbnz	r3, 8013528 <__hexnan+0xe0>
 8013520:	4547      	cmp	r7, r8
 8013522:	d128      	bne.n	8013576 <__hexnan+0x12e>
 8013524:	2301      	movs	r3, #1
 8013526:	603b      	str	r3, [r7, #0]
 8013528:	2005      	movs	r0, #5
 801352a:	b007      	add	sp, #28
 801352c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013530:	3501      	adds	r5, #1
 8013532:	2d08      	cmp	r5, #8
 8013534:	f10b 0b01 	add.w	fp, fp, #1
 8013538:	dd06      	ble.n	8013548 <__hexnan+0x100>
 801353a:	4544      	cmp	r4, r8
 801353c:	d9c1      	bls.n	80134c2 <__hexnan+0x7a>
 801353e:	2300      	movs	r3, #0
 8013540:	f844 3c04 	str.w	r3, [r4, #-4]
 8013544:	2501      	movs	r5, #1
 8013546:	3c04      	subs	r4, #4
 8013548:	6822      	ldr	r2, [r4, #0]
 801354a:	f000 000f 	and.w	r0, r0, #15
 801354e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8013552:	6020      	str	r0, [r4, #0]
 8013554:	e7b5      	b.n	80134c2 <__hexnan+0x7a>
 8013556:	2508      	movs	r5, #8
 8013558:	e7b3      	b.n	80134c2 <__hexnan+0x7a>
 801355a:	9b01      	ldr	r3, [sp, #4]
 801355c:	2b00      	cmp	r3, #0
 801355e:	d0dd      	beq.n	801351c <__hexnan+0xd4>
 8013560:	f1c3 0320 	rsb	r3, r3, #32
 8013564:	f04f 32ff 	mov.w	r2, #4294967295
 8013568:	40da      	lsrs	r2, r3
 801356a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 801356e:	4013      	ands	r3, r2
 8013570:	f846 3c04 	str.w	r3, [r6, #-4]
 8013574:	e7d2      	b.n	801351c <__hexnan+0xd4>
 8013576:	3f04      	subs	r7, #4
 8013578:	e7d0      	b.n	801351c <__hexnan+0xd4>
 801357a:	2004      	movs	r0, #4
 801357c:	e7d5      	b.n	801352a <__hexnan+0xe2>

0801357e <__ascii_mbtowc>:
 801357e:	b082      	sub	sp, #8
 8013580:	b901      	cbnz	r1, 8013584 <__ascii_mbtowc+0x6>
 8013582:	a901      	add	r1, sp, #4
 8013584:	b142      	cbz	r2, 8013598 <__ascii_mbtowc+0x1a>
 8013586:	b14b      	cbz	r3, 801359c <__ascii_mbtowc+0x1e>
 8013588:	7813      	ldrb	r3, [r2, #0]
 801358a:	600b      	str	r3, [r1, #0]
 801358c:	7812      	ldrb	r2, [r2, #0]
 801358e:	1e10      	subs	r0, r2, #0
 8013590:	bf18      	it	ne
 8013592:	2001      	movne	r0, #1
 8013594:	b002      	add	sp, #8
 8013596:	4770      	bx	lr
 8013598:	4610      	mov	r0, r2
 801359a:	e7fb      	b.n	8013594 <__ascii_mbtowc+0x16>
 801359c:	f06f 0001 	mvn.w	r0, #1
 80135a0:	e7f8      	b.n	8013594 <__ascii_mbtowc+0x16>

080135a2 <_realloc_r>:
 80135a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80135a6:	4607      	mov	r7, r0
 80135a8:	4614      	mov	r4, r2
 80135aa:	460d      	mov	r5, r1
 80135ac:	b921      	cbnz	r1, 80135b8 <_realloc_r+0x16>
 80135ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80135b2:	4611      	mov	r1, r2
 80135b4:	f7fb b8da 	b.w	800e76c <_malloc_r>
 80135b8:	b92a      	cbnz	r2, 80135c6 <_realloc_r+0x24>
 80135ba:	f7fd fe71 	bl	80112a0 <_free_r>
 80135be:	4625      	mov	r5, r4
 80135c0:	4628      	mov	r0, r5
 80135c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80135c6:	f000 fbd1 	bl	8013d6c <_malloc_usable_size_r>
 80135ca:	4284      	cmp	r4, r0
 80135cc:	4606      	mov	r6, r0
 80135ce:	d802      	bhi.n	80135d6 <_realloc_r+0x34>
 80135d0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80135d4:	d8f4      	bhi.n	80135c0 <_realloc_r+0x1e>
 80135d6:	4621      	mov	r1, r4
 80135d8:	4638      	mov	r0, r7
 80135da:	f7fb f8c7 	bl	800e76c <_malloc_r>
 80135de:	4680      	mov	r8, r0
 80135e0:	b908      	cbnz	r0, 80135e6 <_realloc_r+0x44>
 80135e2:	4645      	mov	r5, r8
 80135e4:	e7ec      	b.n	80135c0 <_realloc_r+0x1e>
 80135e6:	42b4      	cmp	r4, r6
 80135e8:	4622      	mov	r2, r4
 80135ea:	4629      	mov	r1, r5
 80135ec:	bf28      	it	cs
 80135ee:	4632      	movcs	r2, r6
 80135f0:	f7fc ffe1 	bl	80105b6 <memcpy>
 80135f4:	4629      	mov	r1, r5
 80135f6:	4638      	mov	r0, r7
 80135f8:	f7fd fe52 	bl	80112a0 <_free_r>
 80135fc:	e7f1      	b.n	80135e2 <_realloc_r+0x40>

080135fe <__ascii_wctomb>:
 80135fe:	4603      	mov	r3, r0
 8013600:	4608      	mov	r0, r1
 8013602:	b141      	cbz	r1, 8013616 <__ascii_wctomb+0x18>
 8013604:	2aff      	cmp	r2, #255	@ 0xff
 8013606:	d904      	bls.n	8013612 <__ascii_wctomb+0x14>
 8013608:	228a      	movs	r2, #138	@ 0x8a
 801360a:	601a      	str	r2, [r3, #0]
 801360c:	f04f 30ff 	mov.w	r0, #4294967295
 8013610:	4770      	bx	lr
 8013612:	700a      	strb	r2, [r1, #0]
 8013614:	2001      	movs	r0, #1
 8013616:	4770      	bx	lr

08013618 <_sungetc_r>:
 8013618:	b538      	push	{r3, r4, r5, lr}
 801361a:	1c4b      	adds	r3, r1, #1
 801361c:	4614      	mov	r4, r2
 801361e:	d103      	bne.n	8013628 <_sungetc_r+0x10>
 8013620:	f04f 35ff 	mov.w	r5, #4294967295
 8013624:	4628      	mov	r0, r5
 8013626:	bd38      	pop	{r3, r4, r5, pc}
 8013628:	8993      	ldrh	r3, [r2, #12]
 801362a:	f023 0320 	bic.w	r3, r3, #32
 801362e:	8193      	strh	r3, [r2, #12]
 8013630:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8013632:	6852      	ldr	r2, [r2, #4]
 8013634:	b2cd      	uxtb	r5, r1
 8013636:	b18b      	cbz	r3, 801365c <_sungetc_r+0x44>
 8013638:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 801363a:	4293      	cmp	r3, r2
 801363c:	dd08      	ble.n	8013650 <_sungetc_r+0x38>
 801363e:	6823      	ldr	r3, [r4, #0]
 8013640:	1e5a      	subs	r2, r3, #1
 8013642:	6022      	str	r2, [r4, #0]
 8013644:	f803 5c01 	strb.w	r5, [r3, #-1]
 8013648:	6863      	ldr	r3, [r4, #4]
 801364a:	3301      	adds	r3, #1
 801364c:	6063      	str	r3, [r4, #4]
 801364e:	e7e9      	b.n	8013624 <_sungetc_r+0xc>
 8013650:	4621      	mov	r1, r4
 8013652:	f000 fb4a 	bl	8013cea <__submore>
 8013656:	2800      	cmp	r0, #0
 8013658:	d0f1      	beq.n	801363e <_sungetc_r+0x26>
 801365a:	e7e1      	b.n	8013620 <_sungetc_r+0x8>
 801365c:	6921      	ldr	r1, [r4, #16]
 801365e:	6823      	ldr	r3, [r4, #0]
 8013660:	b151      	cbz	r1, 8013678 <_sungetc_r+0x60>
 8013662:	4299      	cmp	r1, r3
 8013664:	d208      	bcs.n	8013678 <_sungetc_r+0x60>
 8013666:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 801366a:	42a9      	cmp	r1, r5
 801366c:	d104      	bne.n	8013678 <_sungetc_r+0x60>
 801366e:	3b01      	subs	r3, #1
 8013670:	3201      	adds	r2, #1
 8013672:	6023      	str	r3, [r4, #0]
 8013674:	6062      	str	r2, [r4, #4]
 8013676:	e7d5      	b.n	8013624 <_sungetc_r+0xc>
 8013678:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 801367c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8013680:	6363      	str	r3, [r4, #52]	@ 0x34
 8013682:	2303      	movs	r3, #3
 8013684:	63a3      	str	r3, [r4, #56]	@ 0x38
 8013686:	4623      	mov	r3, r4
 8013688:	f803 5f46 	strb.w	r5, [r3, #70]!
 801368c:	6023      	str	r3, [r4, #0]
 801368e:	2301      	movs	r3, #1
 8013690:	e7dc      	b.n	801364c <_sungetc_r+0x34>

08013692 <__ssrefill_r>:
 8013692:	b510      	push	{r4, lr}
 8013694:	460c      	mov	r4, r1
 8013696:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8013698:	b169      	cbz	r1, 80136b6 <__ssrefill_r+0x24>
 801369a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801369e:	4299      	cmp	r1, r3
 80136a0:	d001      	beq.n	80136a6 <__ssrefill_r+0x14>
 80136a2:	f7fd fdfd 	bl	80112a0 <_free_r>
 80136a6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80136a8:	6063      	str	r3, [r4, #4]
 80136aa:	2000      	movs	r0, #0
 80136ac:	6360      	str	r0, [r4, #52]	@ 0x34
 80136ae:	b113      	cbz	r3, 80136b6 <__ssrefill_r+0x24>
 80136b0:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80136b2:	6023      	str	r3, [r4, #0]
 80136b4:	bd10      	pop	{r4, pc}
 80136b6:	6923      	ldr	r3, [r4, #16]
 80136b8:	6023      	str	r3, [r4, #0]
 80136ba:	2300      	movs	r3, #0
 80136bc:	6063      	str	r3, [r4, #4]
 80136be:	89a3      	ldrh	r3, [r4, #12]
 80136c0:	f043 0320 	orr.w	r3, r3, #32
 80136c4:	81a3      	strh	r3, [r4, #12]
 80136c6:	f04f 30ff 	mov.w	r0, #4294967295
 80136ca:	e7f3      	b.n	80136b4 <__ssrefill_r+0x22>

080136cc <__ssvfiscanf_r>:
 80136cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80136d0:	460c      	mov	r4, r1
 80136d2:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 80136d6:	2100      	movs	r1, #0
 80136d8:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 80136dc:	49a6      	ldr	r1, [pc, #664]	@ (8013978 <__ssvfiscanf_r+0x2ac>)
 80136de:	91a0      	str	r1, [sp, #640]	@ 0x280
 80136e0:	f10d 0804 	add.w	r8, sp, #4
 80136e4:	49a5      	ldr	r1, [pc, #660]	@ (801397c <__ssvfiscanf_r+0x2b0>)
 80136e6:	4fa6      	ldr	r7, [pc, #664]	@ (8013980 <__ssvfiscanf_r+0x2b4>)
 80136e8:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 80136ec:	4606      	mov	r6, r0
 80136ee:	91a1      	str	r1, [sp, #644]	@ 0x284
 80136f0:	9300      	str	r3, [sp, #0]
 80136f2:	f892 9000 	ldrb.w	r9, [r2]
 80136f6:	f1b9 0f00 	cmp.w	r9, #0
 80136fa:	f000 8158 	beq.w	80139ae <__ssvfiscanf_r+0x2e2>
 80136fe:	f817 3009 	ldrb.w	r3, [r7, r9]
 8013702:	f013 0308 	ands.w	r3, r3, #8
 8013706:	f102 0501 	add.w	r5, r2, #1
 801370a:	d019      	beq.n	8013740 <__ssvfiscanf_r+0x74>
 801370c:	6863      	ldr	r3, [r4, #4]
 801370e:	2b00      	cmp	r3, #0
 8013710:	dd0f      	ble.n	8013732 <__ssvfiscanf_r+0x66>
 8013712:	6823      	ldr	r3, [r4, #0]
 8013714:	781a      	ldrb	r2, [r3, #0]
 8013716:	5cba      	ldrb	r2, [r7, r2]
 8013718:	0712      	lsls	r2, r2, #28
 801371a:	d401      	bmi.n	8013720 <__ssvfiscanf_r+0x54>
 801371c:	462a      	mov	r2, r5
 801371e:	e7e8      	b.n	80136f2 <__ssvfiscanf_r+0x26>
 8013720:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8013722:	3201      	adds	r2, #1
 8013724:	9245      	str	r2, [sp, #276]	@ 0x114
 8013726:	6862      	ldr	r2, [r4, #4]
 8013728:	3301      	adds	r3, #1
 801372a:	3a01      	subs	r2, #1
 801372c:	6062      	str	r2, [r4, #4]
 801372e:	6023      	str	r3, [r4, #0]
 8013730:	e7ec      	b.n	801370c <__ssvfiscanf_r+0x40>
 8013732:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8013734:	4621      	mov	r1, r4
 8013736:	4630      	mov	r0, r6
 8013738:	4798      	blx	r3
 801373a:	2800      	cmp	r0, #0
 801373c:	d0e9      	beq.n	8013712 <__ssvfiscanf_r+0x46>
 801373e:	e7ed      	b.n	801371c <__ssvfiscanf_r+0x50>
 8013740:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 8013744:	f040 8085 	bne.w	8013852 <__ssvfiscanf_r+0x186>
 8013748:	9341      	str	r3, [sp, #260]	@ 0x104
 801374a:	9343      	str	r3, [sp, #268]	@ 0x10c
 801374c:	7853      	ldrb	r3, [r2, #1]
 801374e:	2b2a      	cmp	r3, #42	@ 0x2a
 8013750:	bf02      	ittt	eq
 8013752:	2310      	moveq	r3, #16
 8013754:	1c95      	addeq	r5, r2, #2
 8013756:	9341      	streq	r3, [sp, #260]	@ 0x104
 8013758:	220a      	movs	r2, #10
 801375a:	46aa      	mov	sl, r5
 801375c:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8013760:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8013764:	2b09      	cmp	r3, #9
 8013766:	d91e      	bls.n	80137a6 <__ssvfiscanf_r+0xda>
 8013768:	f8df b218 	ldr.w	fp, [pc, #536]	@ 8013984 <__ssvfiscanf_r+0x2b8>
 801376c:	2203      	movs	r2, #3
 801376e:	4658      	mov	r0, fp
 8013770:	f7ec fd3e 	bl	80001f0 <memchr>
 8013774:	b138      	cbz	r0, 8013786 <__ssvfiscanf_r+0xba>
 8013776:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8013778:	eba0 000b 	sub.w	r0, r0, fp
 801377c:	2301      	movs	r3, #1
 801377e:	4083      	lsls	r3, r0
 8013780:	4313      	orrs	r3, r2
 8013782:	9341      	str	r3, [sp, #260]	@ 0x104
 8013784:	4655      	mov	r5, sl
 8013786:	f815 3b01 	ldrb.w	r3, [r5], #1
 801378a:	2b78      	cmp	r3, #120	@ 0x78
 801378c:	d806      	bhi.n	801379c <__ssvfiscanf_r+0xd0>
 801378e:	2b57      	cmp	r3, #87	@ 0x57
 8013790:	d810      	bhi.n	80137b4 <__ssvfiscanf_r+0xe8>
 8013792:	2b25      	cmp	r3, #37	@ 0x25
 8013794:	d05d      	beq.n	8013852 <__ssvfiscanf_r+0x186>
 8013796:	d857      	bhi.n	8013848 <__ssvfiscanf_r+0x17c>
 8013798:	2b00      	cmp	r3, #0
 801379a:	d075      	beq.n	8013888 <__ssvfiscanf_r+0x1bc>
 801379c:	2303      	movs	r3, #3
 801379e:	9347      	str	r3, [sp, #284]	@ 0x11c
 80137a0:	230a      	movs	r3, #10
 80137a2:	9342      	str	r3, [sp, #264]	@ 0x108
 80137a4:	e088      	b.n	80138b8 <__ssvfiscanf_r+0x1ec>
 80137a6:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 80137a8:	fb02 1103 	mla	r1, r2, r3, r1
 80137ac:	3930      	subs	r1, #48	@ 0x30
 80137ae:	9143      	str	r1, [sp, #268]	@ 0x10c
 80137b0:	4655      	mov	r5, sl
 80137b2:	e7d2      	b.n	801375a <__ssvfiscanf_r+0x8e>
 80137b4:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 80137b8:	2a20      	cmp	r2, #32
 80137ba:	d8ef      	bhi.n	801379c <__ssvfiscanf_r+0xd0>
 80137bc:	a101      	add	r1, pc, #4	@ (adr r1, 80137c4 <__ssvfiscanf_r+0xf8>)
 80137be:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80137c2:	bf00      	nop
 80137c4:	08013897 	.word	0x08013897
 80137c8:	0801379d 	.word	0x0801379d
 80137cc:	0801379d 	.word	0x0801379d
 80137d0:	080138f1 	.word	0x080138f1
 80137d4:	0801379d 	.word	0x0801379d
 80137d8:	0801379d 	.word	0x0801379d
 80137dc:	0801379d 	.word	0x0801379d
 80137e0:	0801379d 	.word	0x0801379d
 80137e4:	0801379d 	.word	0x0801379d
 80137e8:	0801379d 	.word	0x0801379d
 80137ec:	0801379d 	.word	0x0801379d
 80137f0:	08013907 	.word	0x08013907
 80137f4:	080138ed 	.word	0x080138ed
 80137f8:	0801384f 	.word	0x0801384f
 80137fc:	0801384f 	.word	0x0801384f
 8013800:	0801384f 	.word	0x0801384f
 8013804:	0801379d 	.word	0x0801379d
 8013808:	080138a9 	.word	0x080138a9
 801380c:	0801379d 	.word	0x0801379d
 8013810:	0801379d 	.word	0x0801379d
 8013814:	0801379d 	.word	0x0801379d
 8013818:	0801379d 	.word	0x0801379d
 801381c:	08013917 	.word	0x08013917
 8013820:	080138b1 	.word	0x080138b1
 8013824:	0801388f 	.word	0x0801388f
 8013828:	0801379d 	.word	0x0801379d
 801382c:	0801379d 	.word	0x0801379d
 8013830:	08013913 	.word	0x08013913
 8013834:	0801379d 	.word	0x0801379d
 8013838:	080138ed 	.word	0x080138ed
 801383c:	0801379d 	.word	0x0801379d
 8013840:	0801379d 	.word	0x0801379d
 8013844:	08013897 	.word	0x08013897
 8013848:	3b45      	subs	r3, #69	@ 0x45
 801384a:	2b02      	cmp	r3, #2
 801384c:	d8a6      	bhi.n	801379c <__ssvfiscanf_r+0xd0>
 801384e:	2305      	movs	r3, #5
 8013850:	e031      	b.n	80138b6 <__ssvfiscanf_r+0x1ea>
 8013852:	6863      	ldr	r3, [r4, #4]
 8013854:	2b00      	cmp	r3, #0
 8013856:	dd0d      	ble.n	8013874 <__ssvfiscanf_r+0x1a8>
 8013858:	6823      	ldr	r3, [r4, #0]
 801385a:	781a      	ldrb	r2, [r3, #0]
 801385c:	454a      	cmp	r2, r9
 801385e:	f040 80a6 	bne.w	80139ae <__ssvfiscanf_r+0x2e2>
 8013862:	3301      	adds	r3, #1
 8013864:	6862      	ldr	r2, [r4, #4]
 8013866:	6023      	str	r3, [r4, #0]
 8013868:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 801386a:	3a01      	subs	r2, #1
 801386c:	3301      	adds	r3, #1
 801386e:	6062      	str	r2, [r4, #4]
 8013870:	9345      	str	r3, [sp, #276]	@ 0x114
 8013872:	e753      	b.n	801371c <__ssvfiscanf_r+0x50>
 8013874:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8013876:	4621      	mov	r1, r4
 8013878:	4630      	mov	r0, r6
 801387a:	4798      	blx	r3
 801387c:	2800      	cmp	r0, #0
 801387e:	d0eb      	beq.n	8013858 <__ssvfiscanf_r+0x18c>
 8013880:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8013882:	2800      	cmp	r0, #0
 8013884:	f040 808b 	bne.w	801399e <__ssvfiscanf_r+0x2d2>
 8013888:	f04f 30ff 	mov.w	r0, #4294967295
 801388c:	e08b      	b.n	80139a6 <__ssvfiscanf_r+0x2da>
 801388e:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8013890:	f042 0220 	orr.w	r2, r2, #32
 8013894:	9241      	str	r2, [sp, #260]	@ 0x104
 8013896:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8013898:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 801389c:	9241      	str	r2, [sp, #260]	@ 0x104
 801389e:	2210      	movs	r2, #16
 80138a0:	2b6e      	cmp	r3, #110	@ 0x6e
 80138a2:	9242      	str	r2, [sp, #264]	@ 0x108
 80138a4:	d902      	bls.n	80138ac <__ssvfiscanf_r+0x1e0>
 80138a6:	e005      	b.n	80138b4 <__ssvfiscanf_r+0x1e8>
 80138a8:	2300      	movs	r3, #0
 80138aa:	9342      	str	r3, [sp, #264]	@ 0x108
 80138ac:	2303      	movs	r3, #3
 80138ae:	e002      	b.n	80138b6 <__ssvfiscanf_r+0x1ea>
 80138b0:	2308      	movs	r3, #8
 80138b2:	9342      	str	r3, [sp, #264]	@ 0x108
 80138b4:	2304      	movs	r3, #4
 80138b6:	9347      	str	r3, [sp, #284]	@ 0x11c
 80138b8:	6863      	ldr	r3, [r4, #4]
 80138ba:	2b00      	cmp	r3, #0
 80138bc:	dd39      	ble.n	8013932 <__ssvfiscanf_r+0x266>
 80138be:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80138c0:	0659      	lsls	r1, r3, #25
 80138c2:	d404      	bmi.n	80138ce <__ssvfiscanf_r+0x202>
 80138c4:	6823      	ldr	r3, [r4, #0]
 80138c6:	781a      	ldrb	r2, [r3, #0]
 80138c8:	5cba      	ldrb	r2, [r7, r2]
 80138ca:	0712      	lsls	r2, r2, #28
 80138cc:	d438      	bmi.n	8013940 <__ssvfiscanf_r+0x274>
 80138ce:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 80138d0:	2b02      	cmp	r3, #2
 80138d2:	dc47      	bgt.n	8013964 <__ssvfiscanf_r+0x298>
 80138d4:	466b      	mov	r3, sp
 80138d6:	4622      	mov	r2, r4
 80138d8:	a941      	add	r1, sp, #260	@ 0x104
 80138da:	4630      	mov	r0, r6
 80138dc:	f000 f86c 	bl	80139b8 <_scanf_chars>
 80138e0:	2801      	cmp	r0, #1
 80138e2:	d064      	beq.n	80139ae <__ssvfiscanf_r+0x2e2>
 80138e4:	2802      	cmp	r0, #2
 80138e6:	f47f af19 	bne.w	801371c <__ssvfiscanf_r+0x50>
 80138ea:	e7c9      	b.n	8013880 <__ssvfiscanf_r+0x1b4>
 80138ec:	220a      	movs	r2, #10
 80138ee:	e7d7      	b.n	80138a0 <__ssvfiscanf_r+0x1d4>
 80138f0:	4629      	mov	r1, r5
 80138f2:	4640      	mov	r0, r8
 80138f4:	f000 f9c0 	bl	8013c78 <__sccl>
 80138f8:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80138fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80138fe:	9341      	str	r3, [sp, #260]	@ 0x104
 8013900:	4605      	mov	r5, r0
 8013902:	2301      	movs	r3, #1
 8013904:	e7d7      	b.n	80138b6 <__ssvfiscanf_r+0x1ea>
 8013906:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8013908:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801390c:	9341      	str	r3, [sp, #260]	@ 0x104
 801390e:	2300      	movs	r3, #0
 8013910:	e7d1      	b.n	80138b6 <__ssvfiscanf_r+0x1ea>
 8013912:	2302      	movs	r3, #2
 8013914:	e7cf      	b.n	80138b6 <__ssvfiscanf_r+0x1ea>
 8013916:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8013918:	06c3      	lsls	r3, r0, #27
 801391a:	f53f aeff 	bmi.w	801371c <__ssvfiscanf_r+0x50>
 801391e:	9b00      	ldr	r3, [sp, #0]
 8013920:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8013922:	1d19      	adds	r1, r3, #4
 8013924:	9100      	str	r1, [sp, #0]
 8013926:	681b      	ldr	r3, [r3, #0]
 8013928:	07c0      	lsls	r0, r0, #31
 801392a:	bf4c      	ite	mi
 801392c:	801a      	strhmi	r2, [r3, #0]
 801392e:	601a      	strpl	r2, [r3, #0]
 8013930:	e6f4      	b.n	801371c <__ssvfiscanf_r+0x50>
 8013932:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8013934:	4621      	mov	r1, r4
 8013936:	4630      	mov	r0, r6
 8013938:	4798      	blx	r3
 801393a:	2800      	cmp	r0, #0
 801393c:	d0bf      	beq.n	80138be <__ssvfiscanf_r+0x1f2>
 801393e:	e79f      	b.n	8013880 <__ssvfiscanf_r+0x1b4>
 8013940:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8013942:	3201      	adds	r2, #1
 8013944:	9245      	str	r2, [sp, #276]	@ 0x114
 8013946:	6862      	ldr	r2, [r4, #4]
 8013948:	3a01      	subs	r2, #1
 801394a:	2a00      	cmp	r2, #0
 801394c:	6062      	str	r2, [r4, #4]
 801394e:	dd02      	ble.n	8013956 <__ssvfiscanf_r+0x28a>
 8013950:	3301      	adds	r3, #1
 8013952:	6023      	str	r3, [r4, #0]
 8013954:	e7b6      	b.n	80138c4 <__ssvfiscanf_r+0x1f8>
 8013956:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8013958:	4621      	mov	r1, r4
 801395a:	4630      	mov	r0, r6
 801395c:	4798      	blx	r3
 801395e:	2800      	cmp	r0, #0
 8013960:	d0b0      	beq.n	80138c4 <__ssvfiscanf_r+0x1f8>
 8013962:	e78d      	b.n	8013880 <__ssvfiscanf_r+0x1b4>
 8013964:	2b04      	cmp	r3, #4
 8013966:	dc0f      	bgt.n	8013988 <__ssvfiscanf_r+0x2bc>
 8013968:	466b      	mov	r3, sp
 801396a:	4622      	mov	r2, r4
 801396c:	a941      	add	r1, sp, #260	@ 0x104
 801396e:	4630      	mov	r0, r6
 8013970:	f000 f87c 	bl	8013a6c <_scanf_i>
 8013974:	e7b4      	b.n	80138e0 <__ssvfiscanf_r+0x214>
 8013976:	bf00      	nop
 8013978:	08013619 	.word	0x08013619
 801397c:	08013693 	.word	0x08013693
 8013980:	0803f035 	.word	0x0803f035
 8013984:	0803f2a8 	.word	0x0803f2a8
 8013988:	4b0a      	ldr	r3, [pc, #40]	@ (80139b4 <__ssvfiscanf_r+0x2e8>)
 801398a:	2b00      	cmp	r3, #0
 801398c:	f43f aec6 	beq.w	801371c <__ssvfiscanf_r+0x50>
 8013990:	466b      	mov	r3, sp
 8013992:	4622      	mov	r2, r4
 8013994:	a941      	add	r1, sp, #260	@ 0x104
 8013996:	4630      	mov	r0, r6
 8013998:	f7fb fc50 	bl	800f23c <_scanf_float>
 801399c:	e7a0      	b.n	80138e0 <__ssvfiscanf_r+0x214>
 801399e:	89a3      	ldrh	r3, [r4, #12]
 80139a0:	065b      	lsls	r3, r3, #25
 80139a2:	f53f af71 	bmi.w	8013888 <__ssvfiscanf_r+0x1bc>
 80139a6:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 80139aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80139ae:	9844      	ldr	r0, [sp, #272]	@ 0x110
 80139b0:	e7f9      	b.n	80139a6 <__ssvfiscanf_r+0x2da>
 80139b2:	bf00      	nop
 80139b4:	0800f23d 	.word	0x0800f23d

080139b8 <_scanf_chars>:
 80139b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80139bc:	4615      	mov	r5, r2
 80139be:	688a      	ldr	r2, [r1, #8]
 80139c0:	4680      	mov	r8, r0
 80139c2:	460c      	mov	r4, r1
 80139c4:	b932      	cbnz	r2, 80139d4 <_scanf_chars+0x1c>
 80139c6:	698a      	ldr	r2, [r1, #24]
 80139c8:	2a00      	cmp	r2, #0
 80139ca:	bf14      	ite	ne
 80139cc:	f04f 32ff 	movne.w	r2, #4294967295
 80139d0:	2201      	moveq	r2, #1
 80139d2:	608a      	str	r2, [r1, #8]
 80139d4:	6822      	ldr	r2, [r4, #0]
 80139d6:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 8013a68 <_scanf_chars+0xb0>
 80139da:	06d1      	lsls	r1, r2, #27
 80139dc:	bf5f      	itttt	pl
 80139de:	681a      	ldrpl	r2, [r3, #0]
 80139e0:	1d11      	addpl	r1, r2, #4
 80139e2:	6019      	strpl	r1, [r3, #0]
 80139e4:	6816      	ldrpl	r6, [r2, #0]
 80139e6:	2700      	movs	r7, #0
 80139e8:	69a0      	ldr	r0, [r4, #24]
 80139ea:	b188      	cbz	r0, 8013a10 <_scanf_chars+0x58>
 80139ec:	2801      	cmp	r0, #1
 80139ee:	d107      	bne.n	8013a00 <_scanf_chars+0x48>
 80139f0:	682b      	ldr	r3, [r5, #0]
 80139f2:	781a      	ldrb	r2, [r3, #0]
 80139f4:	6963      	ldr	r3, [r4, #20]
 80139f6:	5c9b      	ldrb	r3, [r3, r2]
 80139f8:	b953      	cbnz	r3, 8013a10 <_scanf_chars+0x58>
 80139fa:	2f00      	cmp	r7, #0
 80139fc:	d031      	beq.n	8013a62 <_scanf_chars+0xaa>
 80139fe:	e022      	b.n	8013a46 <_scanf_chars+0x8e>
 8013a00:	2802      	cmp	r0, #2
 8013a02:	d120      	bne.n	8013a46 <_scanf_chars+0x8e>
 8013a04:	682b      	ldr	r3, [r5, #0]
 8013a06:	781b      	ldrb	r3, [r3, #0]
 8013a08:	f819 3003 	ldrb.w	r3, [r9, r3]
 8013a0c:	071b      	lsls	r3, r3, #28
 8013a0e:	d41a      	bmi.n	8013a46 <_scanf_chars+0x8e>
 8013a10:	6823      	ldr	r3, [r4, #0]
 8013a12:	06da      	lsls	r2, r3, #27
 8013a14:	bf5e      	ittt	pl
 8013a16:	682b      	ldrpl	r3, [r5, #0]
 8013a18:	781b      	ldrbpl	r3, [r3, #0]
 8013a1a:	f806 3b01 	strbpl.w	r3, [r6], #1
 8013a1e:	682a      	ldr	r2, [r5, #0]
 8013a20:	686b      	ldr	r3, [r5, #4]
 8013a22:	3201      	adds	r2, #1
 8013a24:	602a      	str	r2, [r5, #0]
 8013a26:	68a2      	ldr	r2, [r4, #8]
 8013a28:	3b01      	subs	r3, #1
 8013a2a:	3a01      	subs	r2, #1
 8013a2c:	606b      	str	r3, [r5, #4]
 8013a2e:	3701      	adds	r7, #1
 8013a30:	60a2      	str	r2, [r4, #8]
 8013a32:	b142      	cbz	r2, 8013a46 <_scanf_chars+0x8e>
 8013a34:	2b00      	cmp	r3, #0
 8013a36:	dcd7      	bgt.n	80139e8 <_scanf_chars+0x30>
 8013a38:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8013a3c:	4629      	mov	r1, r5
 8013a3e:	4640      	mov	r0, r8
 8013a40:	4798      	blx	r3
 8013a42:	2800      	cmp	r0, #0
 8013a44:	d0d0      	beq.n	80139e8 <_scanf_chars+0x30>
 8013a46:	6823      	ldr	r3, [r4, #0]
 8013a48:	f013 0310 	ands.w	r3, r3, #16
 8013a4c:	d105      	bne.n	8013a5a <_scanf_chars+0xa2>
 8013a4e:	68e2      	ldr	r2, [r4, #12]
 8013a50:	3201      	adds	r2, #1
 8013a52:	60e2      	str	r2, [r4, #12]
 8013a54:	69a2      	ldr	r2, [r4, #24]
 8013a56:	b102      	cbz	r2, 8013a5a <_scanf_chars+0xa2>
 8013a58:	7033      	strb	r3, [r6, #0]
 8013a5a:	6923      	ldr	r3, [r4, #16]
 8013a5c:	443b      	add	r3, r7
 8013a5e:	6123      	str	r3, [r4, #16]
 8013a60:	2000      	movs	r0, #0
 8013a62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013a66:	bf00      	nop
 8013a68:	0803f035 	.word	0x0803f035

08013a6c <_scanf_i>:
 8013a6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013a70:	4698      	mov	r8, r3
 8013a72:	4b74      	ldr	r3, [pc, #464]	@ (8013c44 <_scanf_i+0x1d8>)
 8013a74:	460c      	mov	r4, r1
 8013a76:	4682      	mov	sl, r0
 8013a78:	4616      	mov	r6, r2
 8013a7a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8013a7e:	b087      	sub	sp, #28
 8013a80:	ab03      	add	r3, sp, #12
 8013a82:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8013a86:	4b70      	ldr	r3, [pc, #448]	@ (8013c48 <_scanf_i+0x1dc>)
 8013a88:	69a1      	ldr	r1, [r4, #24]
 8013a8a:	4a70      	ldr	r2, [pc, #448]	@ (8013c4c <_scanf_i+0x1e0>)
 8013a8c:	2903      	cmp	r1, #3
 8013a8e:	bf08      	it	eq
 8013a90:	461a      	moveq	r2, r3
 8013a92:	68a3      	ldr	r3, [r4, #8]
 8013a94:	9201      	str	r2, [sp, #4]
 8013a96:	1e5a      	subs	r2, r3, #1
 8013a98:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8013a9c:	bf88      	it	hi
 8013a9e:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8013aa2:	4627      	mov	r7, r4
 8013aa4:	bf82      	ittt	hi
 8013aa6:	eb03 0905 	addhi.w	r9, r3, r5
 8013aaa:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8013aae:	60a3      	strhi	r3, [r4, #8]
 8013ab0:	f857 3b1c 	ldr.w	r3, [r7], #28
 8013ab4:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8013ab8:	bf98      	it	ls
 8013aba:	f04f 0900 	movls.w	r9, #0
 8013abe:	6023      	str	r3, [r4, #0]
 8013ac0:	463d      	mov	r5, r7
 8013ac2:	f04f 0b00 	mov.w	fp, #0
 8013ac6:	6831      	ldr	r1, [r6, #0]
 8013ac8:	ab03      	add	r3, sp, #12
 8013aca:	7809      	ldrb	r1, [r1, #0]
 8013acc:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8013ad0:	2202      	movs	r2, #2
 8013ad2:	f7ec fb8d 	bl	80001f0 <memchr>
 8013ad6:	b328      	cbz	r0, 8013b24 <_scanf_i+0xb8>
 8013ad8:	f1bb 0f01 	cmp.w	fp, #1
 8013adc:	d159      	bne.n	8013b92 <_scanf_i+0x126>
 8013ade:	6862      	ldr	r2, [r4, #4]
 8013ae0:	b92a      	cbnz	r2, 8013aee <_scanf_i+0x82>
 8013ae2:	6822      	ldr	r2, [r4, #0]
 8013ae4:	2108      	movs	r1, #8
 8013ae6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8013aea:	6061      	str	r1, [r4, #4]
 8013aec:	6022      	str	r2, [r4, #0]
 8013aee:	6822      	ldr	r2, [r4, #0]
 8013af0:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8013af4:	6022      	str	r2, [r4, #0]
 8013af6:	68a2      	ldr	r2, [r4, #8]
 8013af8:	1e51      	subs	r1, r2, #1
 8013afa:	60a1      	str	r1, [r4, #8]
 8013afc:	b192      	cbz	r2, 8013b24 <_scanf_i+0xb8>
 8013afe:	6832      	ldr	r2, [r6, #0]
 8013b00:	1c51      	adds	r1, r2, #1
 8013b02:	6031      	str	r1, [r6, #0]
 8013b04:	7812      	ldrb	r2, [r2, #0]
 8013b06:	f805 2b01 	strb.w	r2, [r5], #1
 8013b0a:	6872      	ldr	r2, [r6, #4]
 8013b0c:	3a01      	subs	r2, #1
 8013b0e:	2a00      	cmp	r2, #0
 8013b10:	6072      	str	r2, [r6, #4]
 8013b12:	dc07      	bgt.n	8013b24 <_scanf_i+0xb8>
 8013b14:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8013b18:	4631      	mov	r1, r6
 8013b1a:	4650      	mov	r0, sl
 8013b1c:	4790      	blx	r2
 8013b1e:	2800      	cmp	r0, #0
 8013b20:	f040 8085 	bne.w	8013c2e <_scanf_i+0x1c2>
 8013b24:	f10b 0b01 	add.w	fp, fp, #1
 8013b28:	f1bb 0f03 	cmp.w	fp, #3
 8013b2c:	d1cb      	bne.n	8013ac6 <_scanf_i+0x5a>
 8013b2e:	6863      	ldr	r3, [r4, #4]
 8013b30:	b90b      	cbnz	r3, 8013b36 <_scanf_i+0xca>
 8013b32:	230a      	movs	r3, #10
 8013b34:	6063      	str	r3, [r4, #4]
 8013b36:	6863      	ldr	r3, [r4, #4]
 8013b38:	4945      	ldr	r1, [pc, #276]	@ (8013c50 <_scanf_i+0x1e4>)
 8013b3a:	6960      	ldr	r0, [r4, #20]
 8013b3c:	1ac9      	subs	r1, r1, r3
 8013b3e:	f000 f89b 	bl	8013c78 <__sccl>
 8013b42:	f04f 0b00 	mov.w	fp, #0
 8013b46:	68a3      	ldr	r3, [r4, #8]
 8013b48:	6822      	ldr	r2, [r4, #0]
 8013b4a:	2b00      	cmp	r3, #0
 8013b4c:	d03d      	beq.n	8013bca <_scanf_i+0x15e>
 8013b4e:	6831      	ldr	r1, [r6, #0]
 8013b50:	6960      	ldr	r0, [r4, #20]
 8013b52:	f891 c000 	ldrb.w	ip, [r1]
 8013b56:	f810 000c 	ldrb.w	r0, [r0, ip]
 8013b5a:	2800      	cmp	r0, #0
 8013b5c:	d035      	beq.n	8013bca <_scanf_i+0x15e>
 8013b5e:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8013b62:	d124      	bne.n	8013bae <_scanf_i+0x142>
 8013b64:	0510      	lsls	r0, r2, #20
 8013b66:	d522      	bpl.n	8013bae <_scanf_i+0x142>
 8013b68:	f10b 0b01 	add.w	fp, fp, #1
 8013b6c:	f1b9 0f00 	cmp.w	r9, #0
 8013b70:	d003      	beq.n	8013b7a <_scanf_i+0x10e>
 8013b72:	3301      	adds	r3, #1
 8013b74:	f109 39ff 	add.w	r9, r9, #4294967295
 8013b78:	60a3      	str	r3, [r4, #8]
 8013b7a:	6873      	ldr	r3, [r6, #4]
 8013b7c:	3b01      	subs	r3, #1
 8013b7e:	2b00      	cmp	r3, #0
 8013b80:	6073      	str	r3, [r6, #4]
 8013b82:	dd1b      	ble.n	8013bbc <_scanf_i+0x150>
 8013b84:	6833      	ldr	r3, [r6, #0]
 8013b86:	3301      	adds	r3, #1
 8013b88:	6033      	str	r3, [r6, #0]
 8013b8a:	68a3      	ldr	r3, [r4, #8]
 8013b8c:	3b01      	subs	r3, #1
 8013b8e:	60a3      	str	r3, [r4, #8]
 8013b90:	e7d9      	b.n	8013b46 <_scanf_i+0xda>
 8013b92:	f1bb 0f02 	cmp.w	fp, #2
 8013b96:	d1ae      	bne.n	8013af6 <_scanf_i+0x8a>
 8013b98:	6822      	ldr	r2, [r4, #0]
 8013b9a:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8013b9e:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8013ba2:	d1c4      	bne.n	8013b2e <_scanf_i+0xc2>
 8013ba4:	2110      	movs	r1, #16
 8013ba6:	6061      	str	r1, [r4, #4]
 8013ba8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8013bac:	e7a2      	b.n	8013af4 <_scanf_i+0x88>
 8013bae:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8013bb2:	6022      	str	r2, [r4, #0]
 8013bb4:	780b      	ldrb	r3, [r1, #0]
 8013bb6:	f805 3b01 	strb.w	r3, [r5], #1
 8013bba:	e7de      	b.n	8013b7a <_scanf_i+0x10e>
 8013bbc:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8013bc0:	4631      	mov	r1, r6
 8013bc2:	4650      	mov	r0, sl
 8013bc4:	4798      	blx	r3
 8013bc6:	2800      	cmp	r0, #0
 8013bc8:	d0df      	beq.n	8013b8a <_scanf_i+0x11e>
 8013bca:	6823      	ldr	r3, [r4, #0]
 8013bcc:	05d9      	lsls	r1, r3, #23
 8013bce:	d50d      	bpl.n	8013bec <_scanf_i+0x180>
 8013bd0:	42bd      	cmp	r5, r7
 8013bd2:	d909      	bls.n	8013be8 <_scanf_i+0x17c>
 8013bd4:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8013bd8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8013bdc:	4632      	mov	r2, r6
 8013bde:	4650      	mov	r0, sl
 8013be0:	4798      	blx	r3
 8013be2:	f105 39ff 	add.w	r9, r5, #4294967295
 8013be6:	464d      	mov	r5, r9
 8013be8:	42bd      	cmp	r5, r7
 8013bea:	d028      	beq.n	8013c3e <_scanf_i+0x1d2>
 8013bec:	6822      	ldr	r2, [r4, #0]
 8013bee:	f012 0210 	ands.w	r2, r2, #16
 8013bf2:	d113      	bne.n	8013c1c <_scanf_i+0x1b0>
 8013bf4:	702a      	strb	r2, [r5, #0]
 8013bf6:	6863      	ldr	r3, [r4, #4]
 8013bf8:	9e01      	ldr	r6, [sp, #4]
 8013bfa:	4639      	mov	r1, r7
 8013bfc:	4650      	mov	r0, sl
 8013bfe:	47b0      	blx	r6
 8013c00:	f8d8 3000 	ldr.w	r3, [r8]
 8013c04:	6821      	ldr	r1, [r4, #0]
 8013c06:	1d1a      	adds	r2, r3, #4
 8013c08:	f8c8 2000 	str.w	r2, [r8]
 8013c0c:	f011 0f20 	tst.w	r1, #32
 8013c10:	681b      	ldr	r3, [r3, #0]
 8013c12:	d00f      	beq.n	8013c34 <_scanf_i+0x1c8>
 8013c14:	6018      	str	r0, [r3, #0]
 8013c16:	68e3      	ldr	r3, [r4, #12]
 8013c18:	3301      	adds	r3, #1
 8013c1a:	60e3      	str	r3, [r4, #12]
 8013c1c:	6923      	ldr	r3, [r4, #16]
 8013c1e:	1bed      	subs	r5, r5, r7
 8013c20:	445d      	add	r5, fp
 8013c22:	442b      	add	r3, r5
 8013c24:	6123      	str	r3, [r4, #16]
 8013c26:	2000      	movs	r0, #0
 8013c28:	b007      	add	sp, #28
 8013c2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013c2e:	f04f 0b00 	mov.w	fp, #0
 8013c32:	e7ca      	b.n	8013bca <_scanf_i+0x15e>
 8013c34:	07ca      	lsls	r2, r1, #31
 8013c36:	bf4c      	ite	mi
 8013c38:	8018      	strhmi	r0, [r3, #0]
 8013c3a:	6018      	strpl	r0, [r3, #0]
 8013c3c:	e7eb      	b.n	8013c16 <_scanf_i+0x1aa>
 8013c3e:	2001      	movs	r0, #1
 8013c40:	e7f2      	b.n	8013c28 <_scanf_i+0x1bc>
 8013c42:	bf00      	nop
 8013c44:	08014418 	.word	0x08014418
 8013c48:	0800e979 	.word	0x0800e979
 8013c4c:	08012a01 	.word	0x08012a01
 8013c50:	0803f367 	.word	0x0803f367

08013c54 <fiprintf>:
 8013c54:	b40e      	push	{r1, r2, r3}
 8013c56:	b503      	push	{r0, r1, lr}
 8013c58:	4601      	mov	r1, r0
 8013c5a:	ab03      	add	r3, sp, #12
 8013c5c:	4805      	ldr	r0, [pc, #20]	@ (8013c74 <fiprintf+0x20>)
 8013c5e:	f853 2b04 	ldr.w	r2, [r3], #4
 8013c62:	6800      	ldr	r0, [r0, #0]
 8013c64:	9301      	str	r3, [sp, #4]
 8013c66:	f000 f8b3 	bl	8013dd0 <_vfiprintf_r>
 8013c6a:	b002      	add	sp, #8
 8013c6c:	f85d eb04 	ldr.w	lr, [sp], #4
 8013c70:	b003      	add	sp, #12
 8013c72:	4770      	bx	lr
 8013c74:	20000060 	.word	0x20000060

08013c78 <__sccl>:
 8013c78:	b570      	push	{r4, r5, r6, lr}
 8013c7a:	780b      	ldrb	r3, [r1, #0]
 8013c7c:	4604      	mov	r4, r0
 8013c7e:	2b5e      	cmp	r3, #94	@ 0x5e
 8013c80:	bf0b      	itete	eq
 8013c82:	784b      	ldrbeq	r3, [r1, #1]
 8013c84:	1c4a      	addne	r2, r1, #1
 8013c86:	1c8a      	addeq	r2, r1, #2
 8013c88:	2100      	movne	r1, #0
 8013c8a:	bf08      	it	eq
 8013c8c:	2101      	moveq	r1, #1
 8013c8e:	3801      	subs	r0, #1
 8013c90:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8013c94:	f800 1f01 	strb.w	r1, [r0, #1]!
 8013c98:	42a8      	cmp	r0, r5
 8013c9a:	d1fb      	bne.n	8013c94 <__sccl+0x1c>
 8013c9c:	b90b      	cbnz	r3, 8013ca2 <__sccl+0x2a>
 8013c9e:	1e50      	subs	r0, r2, #1
 8013ca0:	bd70      	pop	{r4, r5, r6, pc}
 8013ca2:	f081 0101 	eor.w	r1, r1, #1
 8013ca6:	54e1      	strb	r1, [r4, r3]
 8013ca8:	4610      	mov	r0, r2
 8013caa:	4602      	mov	r2, r0
 8013cac:	f812 5b01 	ldrb.w	r5, [r2], #1
 8013cb0:	2d2d      	cmp	r5, #45	@ 0x2d
 8013cb2:	d005      	beq.n	8013cc0 <__sccl+0x48>
 8013cb4:	2d5d      	cmp	r5, #93	@ 0x5d
 8013cb6:	d016      	beq.n	8013ce6 <__sccl+0x6e>
 8013cb8:	2d00      	cmp	r5, #0
 8013cba:	d0f1      	beq.n	8013ca0 <__sccl+0x28>
 8013cbc:	462b      	mov	r3, r5
 8013cbe:	e7f2      	b.n	8013ca6 <__sccl+0x2e>
 8013cc0:	7846      	ldrb	r6, [r0, #1]
 8013cc2:	2e5d      	cmp	r6, #93	@ 0x5d
 8013cc4:	d0fa      	beq.n	8013cbc <__sccl+0x44>
 8013cc6:	42b3      	cmp	r3, r6
 8013cc8:	dcf8      	bgt.n	8013cbc <__sccl+0x44>
 8013cca:	3002      	adds	r0, #2
 8013ccc:	461a      	mov	r2, r3
 8013cce:	3201      	adds	r2, #1
 8013cd0:	4296      	cmp	r6, r2
 8013cd2:	54a1      	strb	r1, [r4, r2]
 8013cd4:	dcfb      	bgt.n	8013cce <__sccl+0x56>
 8013cd6:	1af2      	subs	r2, r6, r3
 8013cd8:	3a01      	subs	r2, #1
 8013cda:	1c5d      	adds	r5, r3, #1
 8013cdc:	42b3      	cmp	r3, r6
 8013cde:	bfa8      	it	ge
 8013ce0:	2200      	movge	r2, #0
 8013ce2:	18ab      	adds	r3, r5, r2
 8013ce4:	e7e1      	b.n	8013caa <__sccl+0x32>
 8013ce6:	4610      	mov	r0, r2
 8013ce8:	e7da      	b.n	8013ca0 <__sccl+0x28>

08013cea <__submore>:
 8013cea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013cee:	460c      	mov	r4, r1
 8013cf0:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8013cf2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8013cf6:	4299      	cmp	r1, r3
 8013cf8:	d11d      	bne.n	8013d36 <__submore+0x4c>
 8013cfa:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8013cfe:	f7fa fd35 	bl	800e76c <_malloc_r>
 8013d02:	b918      	cbnz	r0, 8013d0c <__submore+0x22>
 8013d04:	f04f 30ff 	mov.w	r0, #4294967295
 8013d08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013d0c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8013d10:	63a3      	str	r3, [r4, #56]	@ 0x38
 8013d12:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8013d16:	6360      	str	r0, [r4, #52]	@ 0x34
 8013d18:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8013d1c:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8013d20:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 8013d24:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8013d28:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 8013d2c:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8013d30:	6020      	str	r0, [r4, #0]
 8013d32:	2000      	movs	r0, #0
 8013d34:	e7e8      	b.n	8013d08 <__submore+0x1e>
 8013d36:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8013d38:	0077      	lsls	r7, r6, #1
 8013d3a:	463a      	mov	r2, r7
 8013d3c:	f7ff fc31 	bl	80135a2 <_realloc_r>
 8013d40:	4605      	mov	r5, r0
 8013d42:	2800      	cmp	r0, #0
 8013d44:	d0de      	beq.n	8013d04 <__submore+0x1a>
 8013d46:	eb00 0806 	add.w	r8, r0, r6
 8013d4a:	4601      	mov	r1, r0
 8013d4c:	4632      	mov	r2, r6
 8013d4e:	4640      	mov	r0, r8
 8013d50:	f7fc fc31 	bl	80105b6 <memcpy>
 8013d54:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8013d58:	f8c4 8000 	str.w	r8, [r4]
 8013d5c:	e7e9      	b.n	8013d32 <__submore+0x48>

08013d5e <abort>:
 8013d5e:	b508      	push	{r3, lr}
 8013d60:	2006      	movs	r0, #6
 8013d62:	f000 fa09 	bl	8014178 <raise>
 8013d66:	2001      	movs	r0, #1
 8013d68:	f7ee fdee 	bl	8002948 <_exit>

08013d6c <_malloc_usable_size_r>:
 8013d6c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013d70:	1f18      	subs	r0, r3, #4
 8013d72:	2b00      	cmp	r3, #0
 8013d74:	bfbc      	itt	lt
 8013d76:	580b      	ldrlt	r3, [r1, r0]
 8013d78:	18c0      	addlt	r0, r0, r3
 8013d7a:	4770      	bx	lr

08013d7c <__sfputc_r>:
 8013d7c:	6893      	ldr	r3, [r2, #8]
 8013d7e:	3b01      	subs	r3, #1
 8013d80:	2b00      	cmp	r3, #0
 8013d82:	b410      	push	{r4}
 8013d84:	6093      	str	r3, [r2, #8]
 8013d86:	da08      	bge.n	8013d9a <__sfputc_r+0x1e>
 8013d88:	6994      	ldr	r4, [r2, #24]
 8013d8a:	42a3      	cmp	r3, r4
 8013d8c:	db01      	blt.n	8013d92 <__sfputc_r+0x16>
 8013d8e:	290a      	cmp	r1, #10
 8013d90:	d103      	bne.n	8013d9a <__sfputc_r+0x1e>
 8013d92:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013d96:	f000 b933 	b.w	8014000 <__swbuf_r>
 8013d9a:	6813      	ldr	r3, [r2, #0]
 8013d9c:	1c58      	adds	r0, r3, #1
 8013d9e:	6010      	str	r0, [r2, #0]
 8013da0:	7019      	strb	r1, [r3, #0]
 8013da2:	4608      	mov	r0, r1
 8013da4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013da8:	4770      	bx	lr

08013daa <__sfputs_r>:
 8013daa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013dac:	4606      	mov	r6, r0
 8013dae:	460f      	mov	r7, r1
 8013db0:	4614      	mov	r4, r2
 8013db2:	18d5      	adds	r5, r2, r3
 8013db4:	42ac      	cmp	r4, r5
 8013db6:	d101      	bne.n	8013dbc <__sfputs_r+0x12>
 8013db8:	2000      	movs	r0, #0
 8013dba:	e007      	b.n	8013dcc <__sfputs_r+0x22>
 8013dbc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013dc0:	463a      	mov	r2, r7
 8013dc2:	4630      	mov	r0, r6
 8013dc4:	f7ff ffda 	bl	8013d7c <__sfputc_r>
 8013dc8:	1c43      	adds	r3, r0, #1
 8013dca:	d1f3      	bne.n	8013db4 <__sfputs_r+0xa>
 8013dcc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08013dd0 <_vfiprintf_r>:
 8013dd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013dd4:	460d      	mov	r5, r1
 8013dd6:	b09d      	sub	sp, #116	@ 0x74
 8013dd8:	4614      	mov	r4, r2
 8013dda:	4698      	mov	r8, r3
 8013ddc:	4606      	mov	r6, r0
 8013dde:	b118      	cbz	r0, 8013de8 <_vfiprintf_r+0x18>
 8013de0:	6a03      	ldr	r3, [r0, #32]
 8013de2:	b90b      	cbnz	r3, 8013de8 <_vfiprintf_r+0x18>
 8013de4:	f7fb fcc4 	bl	800f770 <__sinit>
 8013de8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013dea:	07d9      	lsls	r1, r3, #31
 8013dec:	d405      	bmi.n	8013dfa <_vfiprintf_r+0x2a>
 8013dee:	89ab      	ldrh	r3, [r5, #12]
 8013df0:	059a      	lsls	r2, r3, #22
 8013df2:	d402      	bmi.n	8013dfa <_vfiprintf_r+0x2a>
 8013df4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8013df6:	f7fc fbd3 	bl	80105a0 <__retarget_lock_acquire_recursive>
 8013dfa:	89ab      	ldrh	r3, [r5, #12]
 8013dfc:	071b      	lsls	r3, r3, #28
 8013dfe:	d501      	bpl.n	8013e04 <_vfiprintf_r+0x34>
 8013e00:	692b      	ldr	r3, [r5, #16]
 8013e02:	b99b      	cbnz	r3, 8013e2c <_vfiprintf_r+0x5c>
 8013e04:	4629      	mov	r1, r5
 8013e06:	4630      	mov	r0, r6
 8013e08:	f000 f938 	bl	801407c <__swsetup_r>
 8013e0c:	b170      	cbz	r0, 8013e2c <_vfiprintf_r+0x5c>
 8013e0e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013e10:	07dc      	lsls	r4, r3, #31
 8013e12:	d504      	bpl.n	8013e1e <_vfiprintf_r+0x4e>
 8013e14:	f04f 30ff 	mov.w	r0, #4294967295
 8013e18:	b01d      	add	sp, #116	@ 0x74
 8013e1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013e1e:	89ab      	ldrh	r3, [r5, #12]
 8013e20:	0598      	lsls	r0, r3, #22
 8013e22:	d4f7      	bmi.n	8013e14 <_vfiprintf_r+0x44>
 8013e24:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8013e26:	f7fc fbbd 	bl	80105a4 <__retarget_lock_release_recursive>
 8013e2a:	e7f3      	b.n	8013e14 <_vfiprintf_r+0x44>
 8013e2c:	2300      	movs	r3, #0
 8013e2e:	9309      	str	r3, [sp, #36]	@ 0x24
 8013e30:	2320      	movs	r3, #32
 8013e32:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8013e36:	f8cd 800c 	str.w	r8, [sp, #12]
 8013e3a:	2330      	movs	r3, #48	@ 0x30
 8013e3c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8013fec <_vfiprintf_r+0x21c>
 8013e40:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8013e44:	f04f 0901 	mov.w	r9, #1
 8013e48:	4623      	mov	r3, r4
 8013e4a:	469a      	mov	sl, r3
 8013e4c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013e50:	b10a      	cbz	r2, 8013e56 <_vfiprintf_r+0x86>
 8013e52:	2a25      	cmp	r2, #37	@ 0x25
 8013e54:	d1f9      	bne.n	8013e4a <_vfiprintf_r+0x7a>
 8013e56:	ebba 0b04 	subs.w	fp, sl, r4
 8013e5a:	d00b      	beq.n	8013e74 <_vfiprintf_r+0xa4>
 8013e5c:	465b      	mov	r3, fp
 8013e5e:	4622      	mov	r2, r4
 8013e60:	4629      	mov	r1, r5
 8013e62:	4630      	mov	r0, r6
 8013e64:	f7ff ffa1 	bl	8013daa <__sfputs_r>
 8013e68:	3001      	adds	r0, #1
 8013e6a:	f000 80a7 	beq.w	8013fbc <_vfiprintf_r+0x1ec>
 8013e6e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013e70:	445a      	add	r2, fp
 8013e72:	9209      	str	r2, [sp, #36]	@ 0x24
 8013e74:	f89a 3000 	ldrb.w	r3, [sl]
 8013e78:	2b00      	cmp	r3, #0
 8013e7a:	f000 809f 	beq.w	8013fbc <_vfiprintf_r+0x1ec>
 8013e7e:	2300      	movs	r3, #0
 8013e80:	f04f 32ff 	mov.w	r2, #4294967295
 8013e84:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013e88:	f10a 0a01 	add.w	sl, sl, #1
 8013e8c:	9304      	str	r3, [sp, #16]
 8013e8e:	9307      	str	r3, [sp, #28]
 8013e90:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8013e94:	931a      	str	r3, [sp, #104]	@ 0x68
 8013e96:	4654      	mov	r4, sl
 8013e98:	2205      	movs	r2, #5
 8013e9a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013e9e:	4853      	ldr	r0, [pc, #332]	@ (8013fec <_vfiprintf_r+0x21c>)
 8013ea0:	f7ec f9a6 	bl	80001f0 <memchr>
 8013ea4:	9a04      	ldr	r2, [sp, #16]
 8013ea6:	b9d8      	cbnz	r0, 8013ee0 <_vfiprintf_r+0x110>
 8013ea8:	06d1      	lsls	r1, r2, #27
 8013eaa:	bf44      	itt	mi
 8013eac:	2320      	movmi	r3, #32
 8013eae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013eb2:	0713      	lsls	r3, r2, #28
 8013eb4:	bf44      	itt	mi
 8013eb6:	232b      	movmi	r3, #43	@ 0x2b
 8013eb8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013ebc:	f89a 3000 	ldrb.w	r3, [sl]
 8013ec0:	2b2a      	cmp	r3, #42	@ 0x2a
 8013ec2:	d015      	beq.n	8013ef0 <_vfiprintf_r+0x120>
 8013ec4:	9a07      	ldr	r2, [sp, #28]
 8013ec6:	4654      	mov	r4, sl
 8013ec8:	2000      	movs	r0, #0
 8013eca:	f04f 0c0a 	mov.w	ip, #10
 8013ece:	4621      	mov	r1, r4
 8013ed0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013ed4:	3b30      	subs	r3, #48	@ 0x30
 8013ed6:	2b09      	cmp	r3, #9
 8013ed8:	d94b      	bls.n	8013f72 <_vfiprintf_r+0x1a2>
 8013eda:	b1b0      	cbz	r0, 8013f0a <_vfiprintf_r+0x13a>
 8013edc:	9207      	str	r2, [sp, #28]
 8013ede:	e014      	b.n	8013f0a <_vfiprintf_r+0x13a>
 8013ee0:	eba0 0308 	sub.w	r3, r0, r8
 8013ee4:	fa09 f303 	lsl.w	r3, r9, r3
 8013ee8:	4313      	orrs	r3, r2
 8013eea:	9304      	str	r3, [sp, #16]
 8013eec:	46a2      	mov	sl, r4
 8013eee:	e7d2      	b.n	8013e96 <_vfiprintf_r+0xc6>
 8013ef0:	9b03      	ldr	r3, [sp, #12]
 8013ef2:	1d19      	adds	r1, r3, #4
 8013ef4:	681b      	ldr	r3, [r3, #0]
 8013ef6:	9103      	str	r1, [sp, #12]
 8013ef8:	2b00      	cmp	r3, #0
 8013efa:	bfbb      	ittet	lt
 8013efc:	425b      	neglt	r3, r3
 8013efe:	f042 0202 	orrlt.w	r2, r2, #2
 8013f02:	9307      	strge	r3, [sp, #28]
 8013f04:	9307      	strlt	r3, [sp, #28]
 8013f06:	bfb8      	it	lt
 8013f08:	9204      	strlt	r2, [sp, #16]
 8013f0a:	7823      	ldrb	r3, [r4, #0]
 8013f0c:	2b2e      	cmp	r3, #46	@ 0x2e
 8013f0e:	d10a      	bne.n	8013f26 <_vfiprintf_r+0x156>
 8013f10:	7863      	ldrb	r3, [r4, #1]
 8013f12:	2b2a      	cmp	r3, #42	@ 0x2a
 8013f14:	d132      	bne.n	8013f7c <_vfiprintf_r+0x1ac>
 8013f16:	9b03      	ldr	r3, [sp, #12]
 8013f18:	1d1a      	adds	r2, r3, #4
 8013f1a:	681b      	ldr	r3, [r3, #0]
 8013f1c:	9203      	str	r2, [sp, #12]
 8013f1e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8013f22:	3402      	adds	r4, #2
 8013f24:	9305      	str	r3, [sp, #20]
 8013f26:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8013ffc <_vfiprintf_r+0x22c>
 8013f2a:	7821      	ldrb	r1, [r4, #0]
 8013f2c:	2203      	movs	r2, #3
 8013f2e:	4650      	mov	r0, sl
 8013f30:	f7ec f95e 	bl	80001f0 <memchr>
 8013f34:	b138      	cbz	r0, 8013f46 <_vfiprintf_r+0x176>
 8013f36:	9b04      	ldr	r3, [sp, #16]
 8013f38:	eba0 000a 	sub.w	r0, r0, sl
 8013f3c:	2240      	movs	r2, #64	@ 0x40
 8013f3e:	4082      	lsls	r2, r0
 8013f40:	4313      	orrs	r3, r2
 8013f42:	3401      	adds	r4, #1
 8013f44:	9304      	str	r3, [sp, #16]
 8013f46:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013f4a:	4829      	ldr	r0, [pc, #164]	@ (8013ff0 <_vfiprintf_r+0x220>)
 8013f4c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8013f50:	2206      	movs	r2, #6
 8013f52:	f7ec f94d 	bl	80001f0 <memchr>
 8013f56:	2800      	cmp	r0, #0
 8013f58:	d03f      	beq.n	8013fda <_vfiprintf_r+0x20a>
 8013f5a:	4b26      	ldr	r3, [pc, #152]	@ (8013ff4 <_vfiprintf_r+0x224>)
 8013f5c:	bb1b      	cbnz	r3, 8013fa6 <_vfiprintf_r+0x1d6>
 8013f5e:	9b03      	ldr	r3, [sp, #12]
 8013f60:	3307      	adds	r3, #7
 8013f62:	f023 0307 	bic.w	r3, r3, #7
 8013f66:	3308      	adds	r3, #8
 8013f68:	9303      	str	r3, [sp, #12]
 8013f6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013f6c:	443b      	add	r3, r7
 8013f6e:	9309      	str	r3, [sp, #36]	@ 0x24
 8013f70:	e76a      	b.n	8013e48 <_vfiprintf_r+0x78>
 8013f72:	fb0c 3202 	mla	r2, ip, r2, r3
 8013f76:	460c      	mov	r4, r1
 8013f78:	2001      	movs	r0, #1
 8013f7a:	e7a8      	b.n	8013ece <_vfiprintf_r+0xfe>
 8013f7c:	2300      	movs	r3, #0
 8013f7e:	3401      	adds	r4, #1
 8013f80:	9305      	str	r3, [sp, #20]
 8013f82:	4619      	mov	r1, r3
 8013f84:	f04f 0c0a 	mov.w	ip, #10
 8013f88:	4620      	mov	r0, r4
 8013f8a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013f8e:	3a30      	subs	r2, #48	@ 0x30
 8013f90:	2a09      	cmp	r2, #9
 8013f92:	d903      	bls.n	8013f9c <_vfiprintf_r+0x1cc>
 8013f94:	2b00      	cmp	r3, #0
 8013f96:	d0c6      	beq.n	8013f26 <_vfiprintf_r+0x156>
 8013f98:	9105      	str	r1, [sp, #20]
 8013f9a:	e7c4      	b.n	8013f26 <_vfiprintf_r+0x156>
 8013f9c:	fb0c 2101 	mla	r1, ip, r1, r2
 8013fa0:	4604      	mov	r4, r0
 8013fa2:	2301      	movs	r3, #1
 8013fa4:	e7f0      	b.n	8013f88 <_vfiprintf_r+0x1b8>
 8013fa6:	ab03      	add	r3, sp, #12
 8013fa8:	9300      	str	r3, [sp, #0]
 8013faa:	462a      	mov	r2, r5
 8013fac:	4b12      	ldr	r3, [pc, #72]	@ (8013ff8 <_vfiprintf_r+0x228>)
 8013fae:	a904      	add	r1, sp, #16
 8013fb0:	4630      	mov	r0, r6
 8013fb2:	f7fa fd8d 	bl	800ead0 <_printf_float>
 8013fb6:	4607      	mov	r7, r0
 8013fb8:	1c78      	adds	r0, r7, #1
 8013fba:	d1d6      	bne.n	8013f6a <_vfiprintf_r+0x19a>
 8013fbc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013fbe:	07d9      	lsls	r1, r3, #31
 8013fc0:	d405      	bmi.n	8013fce <_vfiprintf_r+0x1fe>
 8013fc2:	89ab      	ldrh	r3, [r5, #12]
 8013fc4:	059a      	lsls	r2, r3, #22
 8013fc6:	d402      	bmi.n	8013fce <_vfiprintf_r+0x1fe>
 8013fc8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8013fca:	f7fc faeb 	bl	80105a4 <__retarget_lock_release_recursive>
 8013fce:	89ab      	ldrh	r3, [r5, #12]
 8013fd0:	065b      	lsls	r3, r3, #25
 8013fd2:	f53f af1f 	bmi.w	8013e14 <_vfiprintf_r+0x44>
 8013fd6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8013fd8:	e71e      	b.n	8013e18 <_vfiprintf_r+0x48>
 8013fda:	ab03      	add	r3, sp, #12
 8013fdc:	9300      	str	r3, [sp, #0]
 8013fde:	462a      	mov	r2, r5
 8013fe0:	4b05      	ldr	r3, [pc, #20]	@ (8013ff8 <_vfiprintf_r+0x228>)
 8013fe2:	a904      	add	r1, sp, #16
 8013fe4:	4630      	mov	r0, r6
 8013fe6:	f7fb f80b 	bl	800f000 <_printf_i>
 8013fea:	e7e4      	b.n	8013fb6 <_vfiprintf_r+0x1e6>
 8013fec:	0803f2a2 	.word	0x0803f2a2
 8013ff0:	0803f2ac 	.word	0x0803f2ac
 8013ff4:	0800ead1 	.word	0x0800ead1
 8013ff8:	08013dab 	.word	0x08013dab
 8013ffc:	0803f2a8 	.word	0x0803f2a8

08014000 <__swbuf_r>:
 8014000:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014002:	460e      	mov	r6, r1
 8014004:	4614      	mov	r4, r2
 8014006:	4605      	mov	r5, r0
 8014008:	b118      	cbz	r0, 8014012 <__swbuf_r+0x12>
 801400a:	6a03      	ldr	r3, [r0, #32]
 801400c:	b90b      	cbnz	r3, 8014012 <__swbuf_r+0x12>
 801400e:	f7fb fbaf 	bl	800f770 <__sinit>
 8014012:	69a3      	ldr	r3, [r4, #24]
 8014014:	60a3      	str	r3, [r4, #8]
 8014016:	89a3      	ldrh	r3, [r4, #12]
 8014018:	071a      	lsls	r2, r3, #28
 801401a:	d501      	bpl.n	8014020 <__swbuf_r+0x20>
 801401c:	6923      	ldr	r3, [r4, #16]
 801401e:	b943      	cbnz	r3, 8014032 <__swbuf_r+0x32>
 8014020:	4621      	mov	r1, r4
 8014022:	4628      	mov	r0, r5
 8014024:	f000 f82a 	bl	801407c <__swsetup_r>
 8014028:	b118      	cbz	r0, 8014032 <__swbuf_r+0x32>
 801402a:	f04f 37ff 	mov.w	r7, #4294967295
 801402e:	4638      	mov	r0, r7
 8014030:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014032:	6823      	ldr	r3, [r4, #0]
 8014034:	6922      	ldr	r2, [r4, #16]
 8014036:	1a98      	subs	r0, r3, r2
 8014038:	6963      	ldr	r3, [r4, #20]
 801403a:	b2f6      	uxtb	r6, r6
 801403c:	4283      	cmp	r3, r0
 801403e:	4637      	mov	r7, r6
 8014040:	dc05      	bgt.n	801404e <__swbuf_r+0x4e>
 8014042:	4621      	mov	r1, r4
 8014044:	4628      	mov	r0, r5
 8014046:	f7fe fec3 	bl	8012dd0 <_fflush_r>
 801404a:	2800      	cmp	r0, #0
 801404c:	d1ed      	bne.n	801402a <__swbuf_r+0x2a>
 801404e:	68a3      	ldr	r3, [r4, #8]
 8014050:	3b01      	subs	r3, #1
 8014052:	60a3      	str	r3, [r4, #8]
 8014054:	6823      	ldr	r3, [r4, #0]
 8014056:	1c5a      	adds	r2, r3, #1
 8014058:	6022      	str	r2, [r4, #0]
 801405a:	701e      	strb	r6, [r3, #0]
 801405c:	6962      	ldr	r2, [r4, #20]
 801405e:	1c43      	adds	r3, r0, #1
 8014060:	429a      	cmp	r2, r3
 8014062:	d004      	beq.n	801406e <__swbuf_r+0x6e>
 8014064:	89a3      	ldrh	r3, [r4, #12]
 8014066:	07db      	lsls	r3, r3, #31
 8014068:	d5e1      	bpl.n	801402e <__swbuf_r+0x2e>
 801406a:	2e0a      	cmp	r6, #10
 801406c:	d1df      	bne.n	801402e <__swbuf_r+0x2e>
 801406e:	4621      	mov	r1, r4
 8014070:	4628      	mov	r0, r5
 8014072:	f7fe fead 	bl	8012dd0 <_fflush_r>
 8014076:	2800      	cmp	r0, #0
 8014078:	d0d9      	beq.n	801402e <__swbuf_r+0x2e>
 801407a:	e7d6      	b.n	801402a <__swbuf_r+0x2a>

0801407c <__swsetup_r>:
 801407c:	b538      	push	{r3, r4, r5, lr}
 801407e:	4b29      	ldr	r3, [pc, #164]	@ (8014124 <__swsetup_r+0xa8>)
 8014080:	4605      	mov	r5, r0
 8014082:	6818      	ldr	r0, [r3, #0]
 8014084:	460c      	mov	r4, r1
 8014086:	b118      	cbz	r0, 8014090 <__swsetup_r+0x14>
 8014088:	6a03      	ldr	r3, [r0, #32]
 801408a:	b90b      	cbnz	r3, 8014090 <__swsetup_r+0x14>
 801408c:	f7fb fb70 	bl	800f770 <__sinit>
 8014090:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014094:	0719      	lsls	r1, r3, #28
 8014096:	d422      	bmi.n	80140de <__swsetup_r+0x62>
 8014098:	06da      	lsls	r2, r3, #27
 801409a:	d407      	bmi.n	80140ac <__swsetup_r+0x30>
 801409c:	2209      	movs	r2, #9
 801409e:	602a      	str	r2, [r5, #0]
 80140a0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80140a4:	81a3      	strh	r3, [r4, #12]
 80140a6:	f04f 30ff 	mov.w	r0, #4294967295
 80140aa:	e033      	b.n	8014114 <__swsetup_r+0x98>
 80140ac:	0758      	lsls	r0, r3, #29
 80140ae:	d512      	bpl.n	80140d6 <__swsetup_r+0x5a>
 80140b0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80140b2:	b141      	cbz	r1, 80140c6 <__swsetup_r+0x4a>
 80140b4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80140b8:	4299      	cmp	r1, r3
 80140ba:	d002      	beq.n	80140c2 <__swsetup_r+0x46>
 80140bc:	4628      	mov	r0, r5
 80140be:	f7fd f8ef 	bl	80112a0 <_free_r>
 80140c2:	2300      	movs	r3, #0
 80140c4:	6363      	str	r3, [r4, #52]	@ 0x34
 80140c6:	89a3      	ldrh	r3, [r4, #12]
 80140c8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80140cc:	81a3      	strh	r3, [r4, #12]
 80140ce:	2300      	movs	r3, #0
 80140d0:	6063      	str	r3, [r4, #4]
 80140d2:	6923      	ldr	r3, [r4, #16]
 80140d4:	6023      	str	r3, [r4, #0]
 80140d6:	89a3      	ldrh	r3, [r4, #12]
 80140d8:	f043 0308 	orr.w	r3, r3, #8
 80140dc:	81a3      	strh	r3, [r4, #12]
 80140de:	6923      	ldr	r3, [r4, #16]
 80140e0:	b94b      	cbnz	r3, 80140f6 <__swsetup_r+0x7a>
 80140e2:	89a3      	ldrh	r3, [r4, #12]
 80140e4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80140e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80140ec:	d003      	beq.n	80140f6 <__swsetup_r+0x7a>
 80140ee:	4621      	mov	r1, r4
 80140f0:	4628      	mov	r0, r5
 80140f2:	f000 f883 	bl	80141fc <__smakebuf_r>
 80140f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80140fa:	f013 0201 	ands.w	r2, r3, #1
 80140fe:	d00a      	beq.n	8014116 <__swsetup_r+0x9a>
 8014100:	2200      	movs	r2, #0
 8014102:	60a2      	str	r2, [r4, #8]
 8014104:	6962      	ldr	r2, [r4, #20]
 8014106:	4252      	negs	r2, r2
 8014108:	61a2      	str	r2, [r4, #24]
 801410a:	6922      	ldr	r2, [r4, #16]
 801410c:	b942      	cbnz	r2, 8014120 <__swsetup_r+0xa4>
 801410e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8014112:	d1c5      	bne.n	80140a0 <__swsetup_r+0x24>
 8014114:	bd38      	pop	{r3, r4, r5, pc}
 8014116:	0799      	lsls	r1, r3, #30
 8014118:	bf58      	it	pl
 801411a:	6962      	ldrpl	r2, [r4, #20]
 801411c:	60a2      	str	r2, [r4, #8]
 801411e:	e7f4      	b.n	801410a <__swsetup_r+0x8e>
 8014120:	2000      	movs	r0, #0
 8014122:	e7f7      	b.n	8014114 <__swsetup_r+0x98>
 8014124:	20000060 	.word	0x20000060

08014128 <_raise_r>:
 8014128:	291f      	cmp	r1, #31
 801412a:	b538      	push	{r3, r4, r5, lr}
 801412c:	4605      	mov	r5, r0
 801412e:	460c      	mov	r4, r1
 8014130:	d904      	bls.n	801413c <_raise_r+0x14>
 8014132:	2316      	movs	r3, #22
 8014134:	6003      	str	r3, [r0, #0]
 8014136:	f04f 30ff 	mov.w	r0, #4294967295
 801413a:	bd38      	pop	{r3, r4, r5, pc}
 801413c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801413e:	b112      	cbz	r2, 8014146 <_raise_r+0x1e>
 8014140:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8014144:	b94b      	cbnz	r3, 801415a <_raise_r+0x32>
 8014146:	4628      	mov	r0, r5
 8014148:	f000 f830 	bl	80141ac <_getpid_r>
 801414c:	4622      	mov	r2, r4
 801414e:	4601      	mov	r1, r0
 8014150:	4628      	mov	r0, r5
 8014152:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014156:	f000 b817 	b.w	8014188 <_kill_r>
 801415a:	2b01      	cmp	r3, #1
 801415c:	d00a      	beq.n	8014174 <_raise_r+0x4c>
 801415e:	1c59      	adds	r1, r3, #1
 8014160:	d103      	bne.n	801416a <_raise_r+0x42>
 8014162:	2316      	movs	r3, #22
 8014164:	6003      	str	r3, [r0, #0]
 8014166:	2001      	movs	r0, #1
 8014168:	e7e7      	b.n	801413a <_raise_r+0x12>
 801416a:	2100      	movs	r1, #0
 801416c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8014170:	4620      	mov	r0, r4
 8014172:	4798      	blx	r3
 8014174:	2000      	movs	r0, #0
 8014176:	e7e0      	b.n	801413a <_raise_r+0x12>

08014178 <raise>:
 8014178:	4b02      	ldr	r3, [pc, #8]	@ (8014184 <raise+0xc>)
 801417a:	4601      	mov	r1, r0
 801417c:	6818      	ldr	r0, [r3, #0]
 801417e:	f7ff bfd3 	b.w	8014128 <_raise_r>
 8014182:	bf00      	nop
 8014184:	20000060 	.word	0x20000060

08014188 <_kill_r>:
 8014188:	b538      	push	{r3, r4, r5, lr}
 801418a:	4d07      	ldr	r5, [pc, #28]	@ (80141a8 <_kill_r+0x20>)
 801418c:	2300      	movs	r3, #0
 801418e:	4604      	mov	r4, r0
 8014190:	4608      	mov	r0, r1
 8014192:	4611      	mov	r1, r2
 8014194:	602b      	str	r3, [r5, #0]
 8014196:	f7ee fbc7 	bl	8002928 <_kill>
 801419a:	1c43      	adds	r3, r0, #1
 801419c:	d102      	bne.n	80141a4 <_kill_r+0x1c>
 801419e:	682b      	ldr	r3, [r5, #0]
 80141a0:	b103      	cbz	r3, 80141a4 <_kill_r+0x1c>
 80141a2:	6023      	str	r3, [r4, #0]
 80141a4:	bd38      	pop	{r3, r4, r5, pc}
 80141a6:	bf00      	nop
 80141a8:	20008db0 	.word	0x20008db0

080141ac <_getpid_r>:
 80141ac:	f7ee bbb4 	b.w	8002918 <_getpid>

080141b0 <__swhatbuf_r>:
 80141b0:	b570      	push	{r4, r5, r6, lr}
 80141b2:	460c      	mov	r4, r1
 80141b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80141b8:	2900      	cmp	r1, #0
 80141ba:	b096      	sub	sp, #88	@ 0x58
 80141bc:	4615      	mov	r5, r2
 80141be:	461e      	mov	r6, r3
 80141c0:	da0d      	bge.n	80141de <__swhatbuf_r+0x2e>
 80141c2:	89a3      	ldrh	r3, [r4, #12]
 80141c4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80141c8:	f04f 0100 	mov.w	r1, #0
 80141cc:	bf14      	ite	ne
 80141ce:	2340      	movne	r3, #64	@ 0x40
 80141d0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80141d4:	2000      	movs	r0, #0
 80141d6:	6031      	str	r1, [r6, #0]
 80141d8:	602b      	str	r3, [r5, #0]
 80141da:	b016      	add	sp, #88	@ 0x58
 80141dc:	bd70      	pop	{r4, r5, r6, pc}
 80141de:	466a      	mov	r2, sp
 80141e0:	f000 f848 	bl	8014274 <_fstat_r>
 80141e4:	2800      	cmp	r0, #0
 80141e6:	dbec      	blt.n	80141c2 <__swhatbuf_r+0x12>
 80141e8:	9901      	ldr	r1, [sp, #4]
 80141ea:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80141ee:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80141f2:	4259      	negs	r1, r3
 80141f4:	4159      	adcs	r1, r3
 80141f6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80141fa:	e7eb      	b.n	80141d4 <__swhatbuf_r+0x24>

080141fc <__smakebuf_r>:
 80141fc:	898b      	ldrh	r3, [r1, #12]
 80141fe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8014200:	079d      	lsls	r5, r3, #30
 8014202:	4606      	mov	r6, r0
 8014204:	460c      	mov	r4, r1
 8014206:	d507      	bpl.n	8014218 <__smakebuf_r+0x1c>
 8014208:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801420c:	6023      	str	r3, [r4, #0]
 801420e:	6123      	str	r3, [r4, #16]
 8014210:	2301      	movs	r3, #1
 8014212:	6163      	str	r3, [r4, #20]
 8014214:	b003      	add	sp, #12
 8014216:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014218:	ab01      	add	r3, sp, #4
 801421a:	466a      	mov	r2, sp
 801421c:	f7ff ffc8 	bl	80141b0 <__swhatbuf_r>
 8014220:	9f00      	ldr	r7, [sp, #0]
 8014222:	4605      	mov	r5, r0
 8014224:	4639      	mov	r1, r7
 8014226:	4630      	mov	r0, r6
 8014228:	f7fa faa0 	bl	800e76c <_malloc_r>
 801422c:	b948      	cbnz	r0, 8014242 <__smakebuf_r+0x46>
 801422e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014232:	059a      	lsls	r2, r3, #22
 8014234:	d4ee      	bmi.n	8014214 <__smakebuf_r+0x18>
 8014236:	f023 0303 	bic.w	r3, r3, #3
 801423a:	f043 0302 	orr.w	r3, r3, #2
 801423e:	81a3      	strh	r3, [r4, #12]
 8014240:	e7e2      	b.n	8014208 <__smakebuf_r+0xc>
 8014242:	89a3      	ldrh	r3, [r4, #12]
 8014244:	6020      	str	r0, [r4, #0]
 8014246:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801424a:	81a3      	strh	r3, [r4, #12]
 801424c:	9b01      	ldr	r3, [sp, #4]
 801424e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8014252:	b15b      	cbz	r3, 801426c <__smakebuf_r+0x70>
 8014254:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014258:	4630      	mov	r0, r6
 801425a:	f000 f81d 	bl	8014298 <_isatty_r>
 801425e:	b128      	cbz	r0, 801426c <__smakebuf_r+0x70>
 8014260:	89a3      	ldrh	r3, [r4, #12]
 8014262:	f023 0303 	bic.w	r3, r3, #3
 8014266:	f043 0301 	orr.w	r3, r3, #1
 801426a:	81a3      	strh	r3, [r4, #12]
 801426c:	89a3      	ldrh	r3, [r4, #12]
 801426e:	431d      	orrs	r5, r3
 8014270:	81a5      	strh	r5, [r4, #12]
 8014272:	e7cf      	b.n	8014214 <__smakebuf_r+0x18>

08014274 <_fstat_r>:
 8014274:	b538      	push	{r3, r4, r5, lr}
 8014276:	4d07      	ldr	r5, [pc, #28]	@ (8014294 <_fstat_r+0x20>)
 8014278:	2300      	movs	r3, #0
 801427a:	4604      	mov	r4, r0
 801427c:	4608      	mov	r0, r1
 801427e:	4611      	mov	r1, r2
 8014280:	602b      	str	r3, [r5, #0]
 8014282:	f7ee fb95 	bl	80029b0 <_fstat>
 8014286:	1c43      	adds	r3, r0, #1
 8014288:	d102      	bne.n	8014290 <_fstat_r+0x1c>
 801428a:	682b      	ldr	r3, [r5, #0]
 801428c:	b103      	cbz	r3, 8014290 <_fstat_r+0x1c>
 801428e:	6023      	str	r3, [r4, #0]
 8014290:	bd38      	pop	{r3, r4, r5, pc}
 8014292:	bf00      	nop
 8014294:	20008db0 	.word	0x20008db0

08014298 <_isatty_r>:
 8014298:	b538      	push	{r3, r4, r5, lr}
 801429a:	4d06      	ldr	r5, [pc, #24]	@ (80142b4 <_isatty_r+0x1c>)
 801429c:	2300      	movs	r3, #0
 801429e:	4604      	mov	r4, r0
 80142a0:	4608      	mov	r0, r1
 80142a2:	602b      	str	r3, [r5, #0]
 80142a4:	f7ee fb94 	bl	80029d0 <_isatty>
 80142a8:	1c43      	adds	r3, r0, #1
 80142aa:	d102      	bne.n	80142b2 <_isatty_r+0x1a>
 80142ac:	682b      	ldr	r3, [r5, #0]
 80142ae:	b103      	cbz	r3, 80142b2 <_isatty_r+0x1a>
 80142b0:	6023      	str	r3, [r4, #0]
 80142b2:	bd38      	pop	{r3, r4, r5, pc}
 80142b4:	20008db0 	.word	0x20008db0

080142b8 <_init>:
 80142b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80142ba:	bf00      	nop
 80142bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80142be:	bc08      	pop	{r3}
 80142c0:	469e      	mov	lr, r3
 80142c2:	4770      	bx	lr

080142c4 <_fini>:
 80142c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80142c6:	bf00      	nop
 80142c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80142ca:	bc08      	pop	{r3}
 80142cc:	469e      	mov	lr, r3
 80142ce:	4770      	bx	lr
