Starting Command: verify_test_structures 

INFO (TDA-005): Command Line Invocation: 
            verify_test_structures -testmode FULLSCAN -workdir /users/Cours/ele8304/12/Labs/lab2/implementation/atpg/syn -messagecount TSV-016=10,TSV-024=10,TSV-315=10,TSV-027=10 -stdout summary  [end TDA_005]

INFO (TDA-014): Cadence(R) Modus(TM) DFT Software Solution, Version 19.12-s004_1, built Dec 04 2019 (linux26_64) [end TDA_014]

INFO (TDA-015): Log File: /users/Cours/ele8304/12/Labs/lab2/implementation/atpg/syn/testresults/logs/log_verify_test_structures_FULLSCAN_120721114736-201918000 [end TDA_015]

INFO (TDA-007): Job Information:
            Date Started: Tuesday Dec 07 11:47:36 2021  EST
            Host machine is vlsi410.vlsi.polymtl.ca, x86_64 running Linux 3.10.0-1160.45.1.el7.x86_64.
            This job is process number 9438.
[end TDA_007]

INFO (TDA-009): Options/Values information.
            (options marked with '*' have program generated values,
             options marked with '+' were specified to default.)

            -WORKDIR /users/Cours/ele8304/12/Labs/lab2/implementation/atpg/syn
            -TESTMODE FULLSCAN

            -messagecount TSV-016=10,TSV-024=10,TSV-315=10,TSV-027=10
            -LOGFILE /users/Cours/ele8304/12/Labs/lab2/implementation/atpg/syn/testresults/logs/log_verify_test_structures_FULLSCAN_120721114736-201918000
            -STDOUT summary
[end TDA_009]
INFO (TSV-900): verify_test_structures processing has started Tue Dec  7 11:47:36 2021    [end TSV_900] 
INFO (TFW-117): Modus checked out a Modus_Test license.  [end TFW_117] 
------------------- verify_test_structures Process Preview ---------------------
  apply constraints ...................................... constraints=yes    
  Effort level ........................................... effort=low         
  Print 1 message per source of clock race ............... limitcisource=yes  
  Print 1 Message per capture of clock race .............. limitcicapture=yes 
  Check for mutually exclusive gating logic (MEG) ........ megraces=yes       
  Use raise message severity attributes if they exist .... raisemsgsev=no    
  Reporting options ...................................... report[option]=yes/no 
    Process Preview ......................................   preview=yes     
    Circuit Statistics ...................................   circuit=yes      
    Message Summary ......................................   summary=yes      
    Specific Messages ....................................   specific=yes     
    Tests Status .........................................   status=no       
    Output File Names and Size ...........................   filestats=yes    
    Display messages for cloaked objects .................   cloakedobj=no   
  Rerun verify_test_structures test(s) ................... reruntests=no     
  Use message suppression attributes if they exist ....... suppressmsg=no    
  Test selected .......................................... test[option]=yes/no 
    Analyze test clock control of memory elements ........   testclockusage=yes 
    Analyze three-state drivers for contention ...........   tsdcontention=yes 
    Analyze feedback loops and keeper devices ............   feedback=yes 
    Analyze clock choppers ...............................   clockchopper=yes 
    Analyze flip-flop and latch scan characteristics .....   latchusage=yes 
    Analyze explicit fixed value latches .................   explicitfvlatch=yes 
    Analyze potential clock signal races .................   clocksignalraces=yes 
    Analyze internal scan chains .........................   internalscanchains=yes 

--------------------Circuit Statistics--------------------

INFO (TLM-055): Design Summary
                --------------

Hierarchical Model:                  Flattened Model:
         55,182  Blocks                      38,154  Blocks
        165,154  Pins                        38,154  Nodes
         97,827  Nets

Primary Inputs:                      Primary Outputs:
         69  Input Only                        54  Output Only
          0  Input/Output                       0  Input/Output
         69  Total Inputs                      54  Total Outputs

Tied Nets:                           Dotted Nets:
      1,345  Tied to 0                          0  Two-State
          0  Tied to 1                          0  Three-State
          0  Tied to X                          0  Total Dotted Nets
      1,345  Total Tied Nets

Selected Primitive Functions:
          0  Clock Chopper (CHOP) primitives 
          0  RAMs
          0  ROMs
          0  TSDs
          0  Resistors
          0  Transistors
          0  Latches


        107  Rising  Edge Flop
      1,345  Rising  Edge Flop w/Reset Port
      1,452  Total Flops

      5,748  Technology Library Cell Instances

[end TLM_055] 

Test Function Pin Information for Test Mode:  FULLSCAN
-------------------------------------------

          2  SC    (System  Clock)             Pins
          0  PC    (P Shift Clock)             Pins
          1  EC    (E Shift Clock)             Pins

          0  OSC   (Oscillator)                Pins

          1  TI    (Test Inhibit)              Pins
          1  SE    (Scan Enable)               Pins
          0  CI    (Clock Isolation)           Pins
          0  OI    (Output Inhibit)            Pins

          1  SI    (Scan Input)                Pins
          1  SO    (Scan Output)               Pins

  Pin Index    Type Test Function                         Pin Name / Net Name
  ---------    ---- ----------------------------------    -------------------
         65      PI  +SC                                  i_rstn / i_rstn
          0      PI  -EC  -SC                             i_clk / i_clk
         68      PI  +TI                                  i_test_mode / i_test_mode
         66      PI  +SE                                  i_scan_en / i_scan_en
         67      PI   SI                                  i_tdi / i_tdi
        122      PO   SO                                  o_tdo / o_tdo

  
   Analyze test clocks' control of memory elements    

Analyze test clocks' control of memory elements process has completed.
                             CPU time =  0:00:00.00  Elapsed time =  0:00:00.03
  
   Analyze three-state drivers for contention 

Analyze three-state drivers for contention process has completed.
                             CPU time =  0:00:00.00  Elapsed time =  0:00:00.02
  
   Analyze feedback loops and keeper devices          

Analyze feedback loops and keeper devices process has completed.
                             CPU time =  0:00:00.00  Elapsed time =  0:00:00.02
  
   Analyze clock choppers                             

Analyze clock choppers process has completed.
                             CPU time =  0:00:00.02  Elapsed time =  0:00:00.08
  
   Analyze flip-flop and latch scan characteristics   
INFO (TSV-068): The length of the longest scan chain is 1452 bit positions, which is 100% of the average scan chain length 1452 (based on 1452 total scan chain bits and 1 valid scan chains).   [end TSV_068] 
INFO (TSV-378): Scan chain beginning at 'pin i_tdi' and ending at 'pin o_tdo' is controllable and observable. The length of the scan chain is 1452 bit positions.   [end TSV_378] 
INFO (TSV-567): There are 1 controllable scan chains fed by Scan In (SI) primary inputs.   [end TSV_567] 
INFO (TSV-568): There are 1 observable scan chains feeding to Scan Out (SO) primary outputs.   [end TSV_568] 
INFO (TSV-569): There are 0 controllable scan chains fed by on-product Pattern Generator(s).   [end TSV_569] 
INFO (TSV-570): There are 0 observable scan chains feeding to on-product Multiple-Input Signature Register (MISRs).   [end TSV_570] 

Analyze flip-flop and latch scan characteristics process has completed.
                             CPU time =  0:00:00.02  Elapsed time =  0:00:00.09
  
   Analyze explicit fixed value latches 

Analyze explicit fixed value latches process has completed.
                             CPU time =  0:00:00.00  Elapsed time =  0:00:00.03
  
   Analyze potential clock signal races               
   Check for mutually exclusive gating logic (MEG)    

Analyze potential clock signal races process has completed.
                             CPU time =  0:00:00.02  Elapsed time =  0:00:00.10
  
   Analyze internal scan chains 

Analyze channel inputs for validity process has completed.
                             CPU time =  0:00:00.01  Elapsed time =  0:00:00.03

--------------------File Information----------------------
          57344 /users/Cours/ele8304/12/Labs/lab2/implementation/atpg/syn/tbdata/TSVmessageFile.FULLSCAN 

INFO (TSV-908): verify_test_structures processing complete.   [end TSV_908] 
INFO (TFW-119): Modus checked in a Modus_Test license.  [end TFW_119] 

INFO (TDA-001): Maximum Memory used during the run and Cumulative Time in hours:minutes:seconds:

                  Total Memory =           15,946,528  bytes

                      CPU Time =    0:00:00.13
                  Elapsed Time =    0:00:00.94                    [end TDA_001]

     Date Ended:  Tuesday Dec 07 11:47:37 2021  EST




-------------------------------------------------------------------------------
*                      Message Summary                                        *
-------------------------------------------------------------------------------
 Count  Number             First Instance of Message Text
------- ------             ------------------------------

  INFO Messages...
      1 INFO (TFW-117): Modus checked out a Modus_Test license.   
      1 INFO (TFW-119): Modus checked in a Modus_Test license.   
      1 INFO (TLM-055): Design Summary
      1 INFO (TSV-068): The length of the longest scan chain is 1452 bit positions, which is 100% of the average scan chain length 1452 (based on 1452 total scan chain bits and 1 valid scan chains).    
      1 INFO (TSV-378): Scan chain beginning at 'pin i_tdi' and ending at 'pin o_tdo' is controllable and observable. The length of the scan chain is 1452 bit positions.    
      1 INFO (TSV-567): There are 1 controllable scan chains fed by Scan In (SI) primary inputs.    
      1 INFO (TSV-568): There are 1 observable scan chains feeding to Scan Out (SO) primary outputs.    
      1 INFO (TSV-569): There are 0 controllable scan chains fed by on-product Pattern Generator(s).    
      1 INFO (TSV-570): There are 0 observable scan chains feeding to on-product Multiple-Input Signature Register (MISRs).    
      1 INFO (TSV-900): verify_test_structures processing has started Tue Dec  7 11:47:36 2021     
      1 INFO (TSV-908): verify_test_structures processing complete.    

 For a detailed explanation of a message and a suggested user response execute 'msgHelp <message id>'.  For example: msgHelp TDA-009

-------------------------------------------------------------------------------
