library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;
entity FP_Adder is 
	Port (A, B : in std_logic_vector (7 downto 0);
			Sum  : out std_logic_vector (7 downto 0));
end FP_Adder;