// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/3/b/RAM512.hdl
/**
 * Memory of 512 16-bit registers.
 * If load is asserted, the value of the register selected by
 * address is set to in; Otherwise, the value does not change.
 * The value of the selected register is emitted by out.
 */
CHIP myRAM512 {
    IN in[16], load, address[9];
    OUT out[16];

    PARTS:
    //// Replace this comment with your code.
    DMux8Way(in=load,sel=address[6..8],a=a1, b=a2,c=a3,d=a4,e=a5,f=a6,g=a7,h=a8);

    RAM64(in=in,address=address[0..5],load=a1,out=out1);
    RAM64(in=in,address=address[0..5],load=a2,out=out2);
    RAM64(in=in,address=address[0..5],load=a3,out=out3);
    RAM64(in=in,address=address[0..5],load=a4,out=out4);
    RAM64(in=in,address=address[0..5],load=a5,out=out5);
    RAM64(in=in,address=address[0..5],load=a6,out=out6);
    RAM64(in=in,address=address[0..5],load=a7,out=out7);
    RAM64(in=in,address=address[0..5],load=a8,out=out8);

    Mux8Way16(a=out1,b=out2,c=out3,d=out4,e=out5,f=out6,g=out7,h=out8,sel=address[6..8],out=out);
}
