<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Hierarchy Module Resource</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 14px; }
div#main_wrapper{ width: 100%; }
h1 {text-align: center; }
h1 {margin-top: 36px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { align = "center"; padding: 5px 2px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table td.label { width: 20%; white-space: nowrap; min-width: 20px; background-color: #dee8f4; }
</style>
</head>
<body>
<div id="main_wrapper">
<div id="content">
<h1>Hierarchy Module Resource</h1>
<table>
<tr>
<th class="label">MODULE NAME</th>
<th class="label">REG NUMBER</th>
<th class="label">ALU NUMBER</th>
<th class="label">LUT NUMBER</th>
<th class="label">DSP NUMBER</th>
<th class="label">BSRAM NUMBER</th>
<th class="label">SSRAM NUMBER</th>
</tr>
<tr>
<td class="label">top (E:/Documents/FPGA/TRS-IO++PTRS/src/top.v)</td>
<td align = "center">237</td>
<td align = "center">27</td>
<td align = "center">212</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">1</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp|--clk_wiz_0
 (E:/Documents/FPGA/TRS-IO++PTRS/src/top.v)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp|--bram_peek_trigger
 (E:/Documents/FPGA/TRS-IO++PTRS/src/top.v)</td>
<td align = "center">1</td>
<td align = "center">-</td>
<td align = "center">1</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp|--xram_peek_trigger
 (E:/Documents/FPGA/TRS-IO++PTRS/src/top.v)</td>
<td align = "center">1</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp|--pll0
 (E:/Documents/FPGA/TRS-IO++PTRS/src/top.v)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp|--clkdiv0
 (E:/Documents/FPGA/TRS-IO++PTRS/src/top.v)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp|--clkdiv1
 (E:/Documents/FPGA/TRS-IO++PTRS/src/top.v)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp|--hdmi
 (E:/Documents/FPGA/TRS-IO++PTRS/src/top.v)</td>
<td align = "center">68</td>
<td align = "center">19</td>
<td align = "center">44</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--true_hdmi_output.packet_picker
 (E:/Documents/FPGA/TRS-IO++PTRS/src/hdmi/hdmi.sv)</td>
<td align = "center">406</td>
<td align = "center">-</td>
<td align = "center">297</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--audio_clock_regeneration_packet
 (E:/Documents/FPGA/TRS-IO++PTRS/src/hdmi/packet_picker.sv)</td>
<td align = "center">42</td>
<td align = "center">20</td>
<td align = "center">8</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--true_hdmi_output.packet_assembler
 (E:/Documents/FPGA/TRS-IO++PTRS/src/hdmi/hdmi.sv)</td>
<td align = "center">45</td>
<td align = "center">4</td>
<td align = "center">330</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--tmds_gen[0].tmds_channel
 (E:/Documents/FPGA/TRS-IO++PTRS/src/hdmi/hdmi.sv)</td>
<td align = "center">14</td>
<td align = "center">16</td>
<td align = "center">104</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--tmds_gen[1].tmds_channel
 (E:/Documents/FPGA/TRS-IO++PTRS/src/hdmi/hdmi.sv)</td>
<td align = "center">14</td>
<td align = "center">16</td>
<td align = "center">88</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--tmds_gen[2].tmds_channel
 (E:/Documents/FPGA/TRS-IO++PTRS/src/hdmi/hdmi.sv)</td>
<td align = "center">14</td>
<td align = "center">16</td>
<td align = "center">87</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--serializer
 (E:/Documents/FPGA/TRS-IO++PTRS/src/hdmi/hdmi.sv)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">30</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp|--z80_clkdiv
 (E:/Documents/FPGA/TRS-IO++PTRS/src/top.v)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp|--z80_clkdiv1
 (E:/Documents/FPGA/TRS-IO++PTRS/src/top.v)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp|--z80_clkdiv2
 (E:/Documents/FPGA/TRS-IO++PTRS/src/top.v)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp|--NextZ80
 (E:/Documents/FPGA/TRS-IO++PTRS/src/top.v)</td>
<td align = "center">26</td>
<td align = "center">-</td>
<td align = "center">155</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--CPU_REGS
 (E:/Documents/FPGA/TRS-IO++PTRS/src/NextZ80CPU.v)</td>
<td align = "center">64</td>
<td align = "center">-</td>
<td align = "center">713</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--regs_lo
 (E:/Documents/FPGA/TRS-IO++PTRS/src/NextZ80CPU.v)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">4</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--regs_hi
 (E:/Documents/FPGA/TRS-IO++PTRS/src/NextZ80CPU.v)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">4</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--WSelectW
 (E:/Documents/FPGA/TRS-IO++PTRS/src/NextZ80CPU.v)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">44</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--WSelectR
 (E:/Documents/FPGA/TRS-IO++PTRS/src/NextZ80CPU.v)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">57</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--CPU_ALU8
 (E:/Documents/FPGA/TRS-IO++PTRS/src/NextZ80CPU.v)</td>
<td align = "center">-</td>
<td align = "center">23</td>
<td align = "center">131</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--CPU_ALU16
 (E:/Documents/FPGA/TRS-IO++PTRS/src/NextZ80CPU.v)</td>
<td align = "center">-</td>
<td align = "center">16</td>
<td align = "center">61</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp|--z80_rom
 (E:/Documents/FPGA/TRS-IO++PTRS/src/top.v)</td>
<td align = "center">2</td>
<td align = "center">-</td>
<td align = "center">19</td>
<td align = "center">-</td>
<td align = "center">7</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp|--z80_ram
 (E:/Documents/FPGA/TRS-IO++PTRS/src/top.v)</td>
<td align = "center">2</td>
<td align = "center">-</td>
<td align = "center">17</td>
<td align = "center">-</td>
<td align = "center">24</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp|--vga
 (E:/Documents/FPGA/TRS-IO++PTRS/src/top.v)</td>
<td align = "center">82</td>
<td align = "center">11</td>
<td align = "center">128</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--z80_dsp
 (E:/Documents/FPGA/TRS-IO++PTRS/src/vga.v)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">1</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--le18_rd_trigger
 (E:/Documents/FPGA/TRS-IO++PTRS/src/vga.v)</td>
<td align = "center">1</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--z80_le18
 (E:/Documents/FPGA/TRS-IO++PTRS/src/vga.v)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">6</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--char_rom
 (E:/Documents/FPGA/TRS-IO++PTRS/src/vga.v)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">1</td>
<td align = "center">-</td>
</tr>
</table>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
