Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/tuhin/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_processor_tb_behav xil_defaultlib.test_processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 32 differs from formal bit length 12 for port 'addra' [/home/tuhin/Desktop/ISA Project -1 ALU Design/ISA Project -1 ALU Design.srcs/sources_1/new/Instruction_Memory.v:9]
WARNING: [VRFC 10-9543] actual bit length 8 differs from formal bit length 32 for port 'C' [/home/tuhin/Desktop/ISA Project -1 ALU Design/ISA Project -1 ALU Design.srcs/sources_1/new/Lib_Arithmetic.v:40]
WARNING: [VRFC 10-9543] actual bit length 8 differs from formal bit length 32 for port 'C' [/home/tuhin/Desktop/ISA Project -1 ALU Design/ISA Project -1 ALU Design.srcs/sources_1/new/Lib_Logical.v:23]
WARNING: [VRFC 10-9543] actual bit length 8 differs from formal bit length 32 for port 'C' [/home/tuhin/Desktop/ISA Project -1 ALU Design/ISA Project -1 ALU Design.srcs/sources_1/new/Lib_Logical.v:24]
WARNING: [VRFC 10-9543] actual bit length 8 differs from formal bit length 32 for port 'C' [/home/tuhin/Desktop/ISA Project -1 ALU Design/ISA Project -1 ALU Design.srcs/sources_1/new/Lib_Logical.v:25]
WARNING: [VRFC 10-9543] actual bit length 8 differs from formal bit length 32 for port 'C' [/home/tuhin/Desktop/ISA Project -1 ALU Design/ISA Project -1 ALU Design.srcs/sources_1/new/Lib_Logical.v:26]
WARNING: [VRFC 10-9543] actual bit length 32 differs from formal bit length 1 for port 'cin' [/home/tuhin/Desktop/ISA Project -1 ALU Design/ISA Project -1 ALU Design.srcs/sources_1/new/Lib_Comp.v:93]
WARNING: [VRFC 10-9543] actual bit length 32 differs from formal bit length 12 for port 'addra' [/home/tuhin/Desktop/ISA Project -1 ALU Design/ISA Project -1 ALU Design.srcs/sources_1/new/Data_Memory.v:10]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
