My take on designing a modify processor using RV32I architecture using system verilog
