$date
	Sat Oct 22 21:32:01 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#317364
b1100 !
1"
#317366
b1100 &
b1100 %
1$
#317367
0"
#317370
b110 &
b110 %
#317374
b11 &
b11 %
#317378
b1010 &
b1010 %
#317382
b101 &
b101 %
#317386
b10000 &
b10000 %
#317390
b1000 &
b1000 %
#317394
b100 &
b100 %
#317398
b10 &
b10 %
#317402
b1 &
b1 %
1#
#317406
b0 &
0#
b0 %
0$
#1262001
b1001 !
1"
#1262002
b1001 &
b1001 %
1$
#1262003
0"
#1262006
b11100 &
b11100 %
#1262010
b1110 &
b1110 %
#1262014
b111 &
b111 %
#1262018
b10110 &
b10110 %
#1262022
b1011 &
b1011 %
#1262026
b100010 &
b100010 %
#1262030
b10001 &
b10001 %
#1262034
b110100 &
b110100 %
#1262038
b11010 &
b11010 %
#1262042
b1101 &
b1101 %
#1262046
b101000 &
b101000 %
#1262050
b10100 &
b10100 %
#1262054
b1010 &
b1010 %
#1262058
b101 &
b101 %
#1262062
b10000 &
b10000 %
#1262066
b1000 &
b1000 %
#1262070
b100 &
b100 %
#1262074
b10 &
b10 %
#1262078
b1 &
1#
b1 %
#1262082
b0 &
b0 %
0#
0$
#2231992
b1000 !
1"
#2231994
b1000 &
b1000 %
1$
#2231995
0"
#2231998
b100 &
b100 %
#2232002
b10 &
b10 %
#2232006
b1 &
1#
b1 %
#2232010
b0 &
b0 %
0#
0$
#4500012
