#-----------------------------------------------------------
# xsim v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Jun 12 14:59:30 2021
# Process ID: 25191
# Current directory: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/sobel/xsim_script.tcl}
# Log file: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/sim/verilog/xsim.log
# Journal file: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/sobel/xsim_script.tcl
# xsim {sobel} -autoloadwcfg -tclbatch {sobel.tcl}
Vivado Simulator 2020.2
Time resolution is 1 ps
source sobel.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "4615375000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 4615415 ns : File "/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/sim/verilog/sobel.autotb.v" Line 303
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2385.262 ; gain = 0.000 ; free physical = 29460 ; free virtual = 82929
## quit
INFO: [Common 17-206] Exiting xsim at Sat Jun 12 14:59:51 2021...
