{"vcs1":{"timestamp_begin":1682887007.035227917, "rt":0.50, "ut":0.26, "st":0.11}}
{"vcselab":{"timestamp_begin":1682887007.599666855, "rt":0.41, "ut":0.23, "st":0.10}}
{"link":{"timestamp_begin":1682887008.064172215, "rt":0.23, "ut":0.08, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682887006.703389858}
{"VCS_COMP_START_TIME": 1682887006.703389858}
{"VCS_COMP_END_TIME": 1682887008.363926874}
{"VCS_USER_OPTIONS": "-sverilog -debug TuringMachine_test.sv TuringMachine.sv library.sv"}
{"vcs1": {"peak_mem": 341116}}
{"stitch_vcselab": {"peak_mem": 238988}}
