INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Customizing IP...
Release 14.4 - Xilinx CORE Generator IP GUI Launcher P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Finished Customizing.
Generating IP...
WARNING:sim:89 - A core named <test> already exists in the output directory.
   Output products for this core may be overwritten.
Configuring files for test root...
Gathering HDL files for test root...
Creating XST project for test...
Creating XST script file for test...
Creating XST instantiation file for test...
Running XST for test...
XST: HDL Compilation
XST: Design Hierarchy Analysis
XST: HDL Analysis
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
Generating VHDL wrapper
Not generating Verilog wrapper
Creating ISE instantiation template for test...
Skipping Verilog instantiation template for test...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'test'...
Generating metadata file...
Generating ISE project...
XCO file found: test.xco
XMDF file found: test_xmdf.tcl
Adding C:/XilinxWorkSpace/PongV5/ipcore_dir/tmp/_cg/test.asy -view all
-origin_type imported
Adding C:/XilinxWorkSpace/PongV5/ipcore_dir/tmp/_cg/test.ngc -view all
-origin_type created
Checking file "C:/XilinxWorkSpace/PongV5/ipcore_dir/tmp/_cg/test.ngc" for
project device match ...
File "C:/XilinxWorkSpace/PongV5/ipcore_dir/tmp/_cg/test.ngc" device information
matches project device.
Adding C:/XilinxWorkSpace/PongV5/ipcore_dir/tmp/_cg/test.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/XilinxWorkSpace/PongV5/ipcore_dir/tmp/_cg/test.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding C:/XilinxWorkSpace/PongV5/ipcore_dir/tmp/_cg/test.vho -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/test"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'test'.
