Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: multiplicador4x4.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "multiplicador4x4.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "multiplicador4x4"
Output Format                      : NGC
Target Device                      : xc3s700a-4-fg484

---- Source Options
Top Module Name                    : multiplicador4x4
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/sd/calculadora 05-07/bcd_adder.vhd" in Library work.
Architecture arch of Entity bcd_adder is up to date.
Compiling vhdl file "/home/sd/calculadora 05-07/multiplicador1bit.vhd" in Library work.
Architecture behavioral of Entity multiplicador1bit is up to date.
Compiling vhdl file "/home/sd/calculadora 05-07/multiplicador4bit.vhd" in Library work.
Architecture behavioral of Entity multiplicador4bit is up to date.
Compiling vhdl file "/home/sd/calculadora 05-07/top_adder.vhd" in Library work.
Architecture behavioral of Entity top_adder is up to date.
Compiling vhdl file "/home/sd/calculadora 05-07/multiplicador4x4.vhd" in Library work.
Architecture behavioral of Entity multiplicador4x4 is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <multiplicador4x4> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <multiplicador4bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <top_adder> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <multiplicador1bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <bcd_adder> in library <work> (architecture <arch>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <multiplicador4x4> in library <work> (Architecture <behavioral>).
Entity <multiplicador4x4> analyzed. Unit <multiplicador4x4> generated.

Analyzing Entity <multiplicador4bit> in library <work> (Architecture <behavioral>).
Entity <multiplicador4bit> analyzed. Unit <multiplicador4bit> generated.

Analyzing Entity <multiplicador1bit> in library <work> (Architecture <behavioral>).
Entity <multiplicador1bit> analyzed. Unit <multiplicador1bit> generated.

Analyzing Entity <bcd_adder> in library <work> (Architecture <arch>).
Entity <bcd_adder> analyzed. Unit <bcd_adder> generated.

Analyzing Entity <top_adder> in library <work> (Architecture <behavioral>).
Entity <top_adder> analyzed. Unit <top_adder> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <multiplicador1bit>.
    Related source file is "/home/sd/calculadora 05-07/multiplicador1bit.vhd".
    Found 8-bit comparator lessequal for signal <dezena$cmp_le0000> created at line 17.
    Found 8-bit comparator lessequal for signal <dezena$cmp_le0001> created at line 19.
    Found 8-bit comparator lessequal for signal <dezena$cmp_le0002> created at line 23.
    Found 8-bit comparator lessequal for signal <dezena$cmp_le0003> created at line 27.
    Found 8-bit comparator lessequal for signal <dezena$cmp_le0004> created at line 31.
    Found 8-bit comparator lessequal for signal <dezena$cmp_le0005> created at line 35.
    Found 8-bit comparator lessequal for signal <dezena$cmp_le0006> created at line 39.
    Found 8-bit comparator lessequal for signal <dezena$cmp_le0007> created at line 43.
    Found 4x4-bit multiplier for signal <produto>.
    Found 4-bit adder for signal <unidade$share0000> created at line 19.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred   8 Comparator(s).
Unit <multiplicador1bit> synthesized.


Synthesizing Unit <bcd_adder>.
    Related source file is "/home/sd/calculadora 05-07/bcd_adder.vhd".
    Found 4-bit adder for signal <soma$addsub0000> created at line 22.
    Found 5-bit comparator greater for signal <soma$cmp_gt0000> created at line 20.
    Found 5-bit adder for signal <soma_temporaria>.
    Found 5-bit adder for signal <soma_temporaria$addsub0000> created at line 17.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <bcd_adder> synthesized.


Synthesizing Unit <multiplicador4bit>.
    Related source file is "/home/sd/calculadora 05-07/multiplicador4bit.vhd".
WARNING:Xst:646 - Signal <carry<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <multiplicador4bit> synthesized.


Synthesizing Unit <top_adder>.
    Related source file is "/home/sd/calculadora 05-07/top_adder.vhd".
Unit <top_adder> synthesized.


Synthesizing Unit <multiplicador4x4>.
    Related source file is "/home/sd/calculadora 05-07/multiplicador4x4.vhd".
WARNING:Xst:646 - Signal <soma_final<19:16>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <s3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <multiplicador4x4> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 16
 4x4-bit multiplier                                    : 16
# Adders/Subtractors                                   : 112
 4-bit adder                                           : 48
 5-bit adder                                           : 64
# Comparators                                          : 160
 5-bit comparator greater                              : 32
 8-bit comparator lessequal                            : 128

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 16
 4x4-bit multiplier                                    : 16
# Adders/Subtractors                                   : 80
 4-bit adder                                           : 48
 5-bit adder carry in                                  : 32
# Comparators                                          : 160
 5-bit comparator greater                              : 32
 8-bit comparator lessequal                            : 128

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <multiplicador4x4> ...

Optimizing unit <multiplicador1bit> ...

Optimizing unit <multiplicador4bit> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block multiplicador4x4, actual ratio is 10.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : multiplicador4x4.ngr
Top Level Output File Name         : multiplicador4x4
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 64

Cell Usage :
# BELS                             : 1151
#      GND                         : 1
#      LUT2                        : 128
#      LUT3                        : 157
#      LUT4                        : 637
#      MUXCY                       : 68
#      MUXF5                       : 89
#      MUXF6                       : 3
#      XORCY                       : 68
# IO Buffers                       : 64
#      IBUF                        : 32
#      OBUF                        : 32
# MULTs                            : 16
#      MULT18X18SIO                : 16
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s700afg484-4 

 Number of Slices:                      525  out of   5888     8%  
 Number of 4 input LUTs:                922  out of  11776     7%  
 Number of IOs:                          64
 Number of bonded IOBs:                  64  out of    372    17%  
 Number of MULT18X18SIOs:                16  out of     20    80%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 57.296ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 18397882991242 / 32
-------------------------------------------------------------------------
Delay:               57.296ns (Levels of Logic = 57)
  Source:            A<7> (PAD)
  Destination:       resultado<30> (PAD)

  Data Path: A<7> to resultado<30>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.849   0.587  A_7_IBUF (A_7_IBUF)
     MULT18X18SIO:A3->P7    9   4.344   0.963  produto0/produto1/Mmult_produto (produto0/produto1/produto<7>)
     LUT3:I0->O            5   0.648   0.776  produto0/produto1/dezena<2>11 (produto0/produto1/N9)
     LUT4:I0->O            5   0.648   0.713  produto0/produto1/dezena_cmp_le00001 (produto0/produto1/dezena_cmp_le0000)
     LUT4:I1->O            1   0.643   0.000  produto0/produto1/unidade<1>11 (produto0/produto1/unidade<1>1)
     MUXF5:I0->O           3   0.276   0.674  produto0/produto1/unidade<1>1_f5 (produto0/produto1/N30)
     LUT4:I0->O            3   0.648   0.674  produto0/soma0/Madd_soma_temporaria_Madd_lut<2>33 (produto0/soma0/Madd_soma_temporaria_Madd_lut<2>33)
     LUT4:I0->O            6   0.648   0.812  produto0/soma0/Madd_soma_temporaria_Madd_lut<2>47 (produto0/soma0/Madd_soma_temporaria_Madd_lut<2>)
     LUT4:I0->O            1   0.648   0.000  produto0/soma0/soma<3>15_G (N528)
     MUXF5:I1->O           2   0.276   0.450  produto0/soma0/soma<3>15 (produto0/N21)
     LUT4:I3->O            5   0.648   0.776  produto0/carry<0>35 (produto0/carry<0>)
     LUT4:I0->O            1   0.648   0.423  produto0/soma0/soma<3>153_SW0 (N417)
     LUT4:I3->O            1   0.648   0.423  produto0/soma0/soma<3>153 (produto0/soma0/soma<3>153)
     LUT4:I3->O            2   0.648   0.527  produto0/soma0/soma<3>158 (produto0/N01)
     LUT3:I1->O            1   0.643   0.563  soma0/adder1/Madd_soma_temporaria_Madd_lut<3>1 (soma0/adder1/Madd_soma_temporaria_Madd_lut<3>)
     LUT4:I0->O            5   0.648   0.633  soma0/c178 (soma0/c1)
     MUXCY:CI->O           1   0.065   0.000  soma0/adder2/Madd_soma_temporaria_Madd_cy<0> (soma0/adder2/Madd_soma_temporaria_Madd_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  soma0/adder2/Madd_soma_temporaria_Madd_cy<1> (soma0/adder2/Madd_soma_temporaria_Madd_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  soma0/adder2/Madd_soma_temporaria_Madd_cy<2> (soma0/adder2/Madd_soma_temporaria_Madd_cy<2>)
     XORCY:CI->O           6   0.844   0.672  soma0/adder2/Madd_soma_temporaria_Madd_xor<3> (soma0/adder2/Madd_soma_addsub0000_lut<3>)
     LUT4:I3->O            4   0.648   0.730  soma1/adder1/Madd_soma_temporaria_Madd_lut<2>_SW2 (N217)
     LUT3:I0->O            2   0.648   0.450  soma1/adder1/Madd_soma_temporaria_Madd_lut<2> (soma1/adder1/Madd_soma_temporaria_Madd_lut<2>)
     LUT4:I3->O            1   0.648   0.423  soma1/c166_SW1 (N483)
     LUT4:I3->O            1   0.648   0.452  soma1/c166 (soma1/c166)
     LUT3:I2->O            5   0.648   0.633  soma1/c172 (soma1/c1)
     MUXCY:CI->O           1   0.065   0.000  soma1/adder2/Madd_soma_temporaria_Madd_cy<0> (soma1/adder2/Madd_soma_temporaria_Madd_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  soma1/adder2/Madd_soma_temporaria_Madd_cy<1> (soma1/adder2/Madd_soma_temporaria_Madd_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  soma1/adder2/Madd_soma_temporaria_Madd_cy<2> (soma1/adder2/Madd_soma_temporaria_Madd_cy<2>)
     XORCY:CI->O           6   0.844   0.672  soma1/adder2/Madd_soma_temporaria_Madd_xor<3> (soma1/adder2/Madd_soma_addsub0000_lut<3>)
     LUT4:I3->O            4   0.648   0.730  soma2/adder1/Madd_soma_temporaria_Madd_lut<2>_SW2 (N215)
     LUT3:I0->O            2   0.648   0.450  soma2/adder1/Madd_soma_temporaria_Madd_lut<2> (soma2/adder1/Madd_soma_temporaria_Madd_lut<2>)
     LUT4:I3->O            1   0.648   0.423  soma2/c166_SW1 (N481)
     LUT4:I3->O            1   0.648   0.452  soma2/c166 (soma2/c166)
     LUT3:I2->O            5   0.648   0.633  soma2/c172 (soma2/c1)
     MUXCY:CI->O           1   0.065   0.000  soma2/adder2/Madd_soma_temporaria_Madd_cy<0> (soma2/adder2/Madd_soma_temporaria_Madd_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  soma2/adder2/Madd_soma_temporaria_Madd_cy<1> (soma2/adder2/Madd_soma_temporaria_Madd_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  soma2/adder2/Madd_soma_temporaria_Madd_cy<2> (soma2/adder2/Madd_soma_temporaria_Madd_cy<2>)
     XORCY:CI->O           5   0.844   0.776  soma2/adder2/Madd_soma_temporaria_Madd_xor<3> (soma2/adder2/Madd_soma_addsub0000_lut<3>)
     LUT4:I0->O            1   0.648   0.420  soma2/c21 (soma2/c2)
     MUXCY:CI->O           1   0.065   0.000  soma2/adder3/Madd_soma_temporaria_Madd_cy<0> (soma2/adder3/Madd_soma_temporaria_Madd_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  soma2/adder3/Madd_soma_temporaria_Madd_cy<1> (soma2/adder3/Madd_soma_temporaria_Madd_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  soma2/adder3/Madd_soma_temporaria_Madd_cy<2> (soma2/adder3/Madd_soma_temporaria_Madd_cy<2>)
     XORCY:CI->O           5   0.844   0.665  soma2/adder3/Madd_soma_temporaria_Madd_xor<3> (soma2/adder3/Madd_soma_addsub0000_lut<3>)
     LUT4:I2->O            1   0.648   0.500  soma2/adder3/soma<1>1 (s2<9>)
     LUT2:I1->O            1   0.643   0.000  soma3/adder2/Madd_soma_temporaria_Madd_lut<1> (soma3/adder2/Madd_soma_temporaria_Madd_lut<1>)
     MUXCY:S->O            1   0.632   0.000  soma3/adder2/Madd_soma_temporaria_Madd_cy<1> (soma3/adder2/Madd_soma_temporaria_Madd_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  soma3/adder2/Madd_soma_temporaria_Madd_cy<2> (soma3/adder2/Madd_soma_temporaria_Madd_cy<2>)
     XORCY:CI->O           4   0.844   0.730  soma3/adder2/Madd_soma_temporaria_Madd_xor<3> (soma3/adder2/Madd_soma_addsub0000_lut<3>)
     LUT4:I0->O            1   0.648   0.420  soma3/c21 (soma3/c2)
     MUXCY:CI->O           1   0.065   0.000  soma3/adder3/Madd_soma_temporaria_Madd_cy<0> (soma3/adder3/Madd_soma_temporaria_Madd_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  soma3/adder3/Madd_soma_temporaria_Madd_cy<1> (soma3/adder3/Madd_soma_temporaria_Madd_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  soma3/adder3/Madd_soma_temporaria_Madd_cy<2> (soma3/adder3/Madd_soma_temporaria_Madd_cy<2>)
     XORCY:CI->O           5   0.844   0.776  soma3/adder3/Madd_soma_temporaria_Madd_xor<3> (soma3/adder3/Madd_soma_addsub0000_lut<3>)
     LUT3:I0->O            1   0.648   0.423  soma3/adder4/Madd_soma_temporaria_Madd_cy<0>1_SW1 (N413)
     LUT4:I3->O            3   0.648   0.674  soma3/adder4/Madd_soma_temporaria_Madd_cy<0>1 (soma3/adder4/Madd_soma_temporaria_Madd_cy<0>)
     LUT4:I0->O            1   0.648   0.420  soma3/adder4/soma<2>1 (resultado_30_OBUF)
     OBUF:I->O                 4.520          resultado_30_OBUF (resultado<30>)
    ----------------------------------------
    Total                     57.296ns (35.778ns logic, 21.518ns route)
                                       (62.4% logic, 37.6% route)

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 12.02 secs
 
--> 


Total memory usage is 631560 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    1 (   0 filtered)

