Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 926bc57b70a44756964b81e615155750 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SCI_Tx_tb_behav xil_defaultlib.SCI_Tx_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavior of entity xil_defaultlib.SCI_Tx [sci_tx_default]
Compiling architecture testbench of entity xil_defaultlib.sci_tx_tb
Built simulation snapshot SCI_Tx_tb_behav
