-- VHDL for IBM SMS ALD group BCDToBINABits
-- Title: BCDToBINABits
-- IBM Machine Name 1411
-- Generated by GenerateHDL on 8/24/2020 12:48:22 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity BCDToBINABits is
	    Port (
		FPGA_CLK: in STD_LOGIC;
		PS_LOGIC_GATE_E_2: in STD_LOGIC;
		PS_SET_BIN_REG_A1_DOT_A2_FROM_B_CH: in STD_LOGIC;
		PS_1401_STORE_MAR_DOT_UNITS_DOT_C_CY: in STD_LOGIC;
		MS_RESET_BIN_REG: in STD_LOGIC;
		PS_SET_BIN_REG_A_FROM_TH: in STD_LOGIC;
		PS_SET_BIN_REG_A4_DOT_A8_FROM_B_CH: in STD_LOGIC;
		PS_AR_CH_STAR_TRANSLATOR_STAR_BUS: in STD_LOGIC_VECTOR (3 downTo 0);
		PS_AR_EXIT_CH_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PS_B_CH_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		MS_BIN_REG_A_4_BIT: out STD_LOGIC;
		MS_BIN_REG_A_8_BIT: out STD_LOGIC;
		PS_BIN_REG_A_BUS: out STD_LOGIC_VECTOR (3 downTo 0));
end BCDToBINABits;


ARCHITECTURE structural of BCDToBINABits is

	 signal MS_AR_EXIT_CH_1_BIT_GATED: STD_LOGIC;

	 signal XX_MS_BIN_REG_A_8_BIT: STD_LOGIC;
	 signal XX_PS_BIN_REG_A_8_BIT: STD_LOGIC;
	 signal XX_PS_BIN_REG_A_2_BIT: STD_LOGIC;
	 signal XX_PS_BIN_REG_A_4_BIT: STD_LOGIC;
	 signal XX_PS_BIN_REG_A_1_BIT: STD_LOGIC;

BEGIN

	MS_BIN_REG_A_8_BIT <= 
		XX_MS_BIN_REG_A_8_BIT;

	PS_BIN_REG_A_BUS <= (
		XX_PS_BIN_REG_A_8_BIT,
		XX_PS_BIN_REG_A_4_BIT,
		XX_PS_BIN_REG_A_2_BIT,
		XX_PS_BIN_REG_A_1_BIT);

Page_14_18_01_1: ENTITY ALD_14_18_01_1_BCD_TO_BIN_1401_TSLTR_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_SET_BIN_REG_A1_DOT_A2_FROM_B_CH =>
		PS_SET_BIN_REG_A1_DOT_A2_FROM_B_CH,
	PS_B_CH_B_BIT =>
		PS_B_CH_BUS(5),
	PS_AR_EXIT_CH_1_BIT =>
		PS_AR_EXIT_CH_BUS(0),
	PS_1401_STORE_MAR_DOT_UNITS_DOT_C_CY =>
		PS_1401_STORE_MAR_DOT_UNITS_DOT_C_CY,
	PS_LOGIC_GATE_E_2 =>
		PS_LOGIC_GATE_E_2,
	PS_AR_EXIT_CH_2_BIT =>
		PS_AR_EXIT_CH_BUS(1),
	MS_RESET_BIN_REG =>
		MS_RESET_BIN_REG,
	MS_BIN_REG_A_8_BIT =>
		XX_MS_BIN_REG_A_8_BIT,
	PS_B_CH_A_BIT =>
		PS_B_CH_BUS(4),
	PS_BIN_REG_A_8_BIT =>
		XX_PS_BIN_REG_A_8_BIT,
	PS_SET_BIN_REG_A_FROM_TH =>
		PS_SET_BIN_REG_A_FROM_TH,
	PS_SET_BIN_REG_A4_DOT_A8_FROM_B_CH =>
		PS_SET_BIN_REG_A4_DOT_A8_FROM_B_CH,
	PS_AR_EXIT_CH_8_BIT =>
		PS_AR_EXIT_CH_BUS(3),
	PS_AR_CH_4_BIT_STAR_TRANSLATOR_STAR =>
		PS_AR_CH_STAR_TRANSLATOR_STAR_BUS(2),
	PS_BIN_REG_A_2_BIT =>
		XX_PS_BIN_REG_A_2_BIT,
	MS_AR_EXIT_CH_1_BIT_GATED =>
		MS_AR_EXIT_CH_1_BIT_GATED,
	PS_BIN_REG_A_4_BIT =>
		XX_PS_BIN_REG_A_4_BIT,
	MS_BIN_REG_A_4_BIT =>
		MS_BIN_REG_A_4_BIT
	);

Page_14_18_02_1: ENTITY ALD_14_18_02_1_BCD_TO_BIN_1401_TSLTR_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_AR_EXIT_CH_1_BIT =>
		PS_AR_EXIT_CH_BUS(0),
	PS_SET_BIN_REG_A_FROM_TH =>
		PS_SET_BIN_REG_A_FROM_TH,
	PS_B_CH_A_BIT =>
		PS_B_CH_BUS(4),
	PS_SET_BIN_REG_A1_DOT_A2_FROM_B_CH =>
		PS_SET_BIN_REG_A1_DOT_A2_FROM_B_CH,
	MS_RESET_BIN_REG =>
		MS_RESET_BIN_REG,
	PS_SET_BIN_REG_A4_DOT_A8_FROM_B_CH =>
		PS_SET_BIN_REG_A4_DOT_A8_FROM_B_CH,
	PS_B_CH_B_BIT =>
		PS_B_CH_BUS(5),
	MS_AR_EXIT_CH_1_BIT_GATED =>
		MS_AR_EXIT_CH_1_BIT_GATED,
	PS_AR_EXIT_CH_8_BIT =>
		PS_AR_EXIT_CH_BUS(3),
	PS_AR_EXIT_CH_2_BIT =>
		PS_AR_EXIT_CH_BUS(1),
	PS_BIN_REG_A_1_BIT =>
		XX_PS_BIN_REG_A_1_BIT,
	MS_BIN_REG_A_8_BIT =>
		XX_MS_BIN_REG_A_8_BIT,
	PS_BIN_REG_A_8_BIT =>
		XX_PS_BIN_REG_A_8_BIT
	);


END;
