                                      1 ;--------------------------------------------------------
                                      2 ; File Created by SDCC : free open source ANSI-C Compiler
                                      3 ; Version 3.5.0 #9253 (Apr  3 2018) (Linux)
                                      4 ; This file was generated Tue Feb 11 21:15:16 2025
                                      5 ;--------------------------------------------------------
                                      6 	.module stm8s_clk
                                      7 	.optsdcc -mstm8
                                      8 	
                                      9 ;--------------------------------------------------------
                                     10 ; Public variables in this module
                                     11 ;--------------------------------------------------------
                                     12 	.globl _CLKPrescTable
                                     13 	.globl _HSIDivExp
                                     14 	.globl _CLK_DeInit
                                     15 	.globl _CLK_FastHaltWakeUpCmd
                                     16 	.globl _CLK_HSECmd
                                     17 	.globl _CLK_HSICmd
                                     18 	.globl _CLK_LSICmd
                                     19 	.globl _CLK_CCOCmd
                                     20 	.globl _CLK_ClockSwitchCmd
                                     21 	.globl _CLK_SlowActiveHaltWakeUpCmd
                                     22 	.globl _CLK_PeripheralClockConfig
                                     23 	.globl _CLK_ClockSwitchConfig
                                     24 	.globl _CLK_HSIPrescalerConfig
                                     25 	.globl _CLK_CCOConfig
                                     26 	.globl _CLK_ITConfig
                                     27 	.globl _CLK_SYSCLKConfig
                                     28 	.globl _CLK_SWIMConfig
                                     29 	.globl _CLK_ClockSecuritySystemEnable
                                     30 	.globl _CLK_GetSYSCLKSource
                                     31 	.globl _CLK_GetClockFreq
                                     32 	.globl _CLK_AdjustHSICalibrationValue
                                     33 	.globl _CLK_SYSCLKEmergencyClear
                                     34 	.globl _CLK_GetFlagStatus
                                     35 	.globl _CLK_GetITStatus
                                     36 	.globl _CLK_ClearITPendingBit
                                     37 ;--------------------------------------------------------
                                     38 ; ram data
                                     39 ;--------------------------------------------------------
                                     40 	.area DATA
                                     41 ;--------------------------------------------------------
                                     42 ; ram data
                                     43 ;--------------------------------------------------------
                                     44 	.area INITIALIZED
                                     45 ;--------------------------------------------------------
                                     46 ; absolute external ram data
                                     47 ;--------------------------------------------------------
                                     48 	.area DABS (ABS)
                                     49 ;--------------------------------------------------------
                                     50 ; global & static initialisations
                                     51 ;--------------------------------------------------------
                                     52 	.area HOME
                                     53 	.area GSINIT
                                     54 	.area GSFINAL
                                     55 	.area GSINIT
                                     56 ;--------------------------------------------------------
                                     57 ; Home
                                     58 ;--------------------------------------------------------
                                     59 	.area HOME
                                     60 	.area HOME
                                     61 ;--------------------------------------------------------
                                     62 ; code
                                     63 ;--------------------------------------------------------
                                     64 	.area CODE
                                     65 ;	lib/src/stm8s_clk.c: 72: void CLK_DeInit(void)
                                     66 ;	-----------------------------------------
                                     67 ;	 function CLK_DeInit
                                     68 ;	-----------------------------------------
      000000                         69 _CLK_DeInit:
                                     70 ;	lib/src/stm8s_clk.c: 74: CLK->ICKR = CLK_ICKR_RESET_VALUE;
      000000 35 01 50 C0      [ 1]   71 	mov	0x50c0+0, #0x01
                                     72 ;	lib/src/stm8s_clk.c: 75: CLK->ECKR = CLK_ECKR_RESET_VALUE;
      000004 35 00 50 C1      [ 1]   73 	mov	0x50c1+0, #0x00
                                     74 ;	lib/src/stm8s_clk.c: 76: CLK->SWR  = CLK_SWR_RESET_VALUE;
      000008 35 E1 50 C4      [ 1]   75 	mov	0x50c4+0, #0xe1
                                     76 ;	lib/src/stm8s_clk.c: 77: CLK->SWCR = CLK_SWCR_RESET_VALUE;
      00000C 35 00 50 C5      [ 1]   77 	mov	0x50c5+0, #0x00
                                     78 ;	lib/src/stm8s_clk.c: 78: CLK->CKDIVR = CLK_CKDIVR_RESET_VALUE;
      000010 35 18 50 C6      [ 1]   79 	mov	0x50c6+0, #0x18
                                     80 ;	lib/src/stm8s_clk.c: 79: CLK->PCKENR1 = CLK_PCKENR1_RESET_VALUE;
      000014 35 FF 50 C7      [ 1]   81 	mov	0x50c7+0, #0xff
                                     82 ;	lib/src/stm8s_clk.c: 80: CLK->PCKENR2 = CLK_PCKENR2_RESET_VALUE;
      000018 35 FF 50 CA      [ 1]   83 	mov	0x50ca+0, #0xff
                                     84 ;	lib/src/stm8s_clk.c: 81: CLK->CSSR = CLK_CSSR_RESET_VALUE;
      00001C 35 00 50 C8      [ 1]   85 	mov	0x50c8+0, #0x00
                                     86 ;	lib/src/stm8s_clk.c: 82: CLK->CCOR = CLK_CCOR_RESET_VALUE;
      000020 35 00 50 C9      [ 1]   87 	mov	0x50c9+0, #0x00
                                     88 ;	lib/src/stm8s_clk.c: 83: while ((CLK->CCOR & CLK_CCOR_CCOEN)!= 0)
      000024                         89 00101$:
      000024 AE 50 C9         [ 2]   90 	ldw	x, #0x50c9
      000027 F6               [ 1]   91 	ld	a, (x)
      000028 44               [ 1]   92 	srl	a
      000029 25 F9            [ 1]   93 	jrc	00101$
                                     94 ;	lib/src/stm8s_clk.c: 85: CLK->CCOR = CLK_CCOR_RESET_VALUE;
      00002B 35 00 50 C9      [ 1]   95 	mov	0x50c9+0, #0x00
                                     96 ;	lib/src/stm8s_clk.c: 86: CLK->HSITRIMR = CLK_HSITRIMR_RESET_VALUE;
      00002F 35 00 50 CC      [ 1]   97 	mov	0x50cc+0, #0x00
                                     98 ;	lib/src/stm8s_clk.c: 87: CLK->SWIMCCR = CLK_SWIMCCR_RESET_VALUE;
      000033 35 00 50 CD      [ 1]   99 	mov	0x50cd+0, #0x00
      000037 81               [ 4]  100 	ret
                                    101 ;	lib/src/stm8s_clk.c: 99: void CLK_FastHaltWakeUpCmd(FunctionalState NewState)
                                    102 ;	-----------------------------------------
                                    103 ;	 function CLK_FastHaltWakeUpCmd
                                    104 ;	-----------------------------------------
      000038                        105 _CLK_FastHaltWakeUpCmd:
                                    106 ;	lib/src/stm8s_clk.c: 104: if (NewState != DISABLE)
      000038 0D 03            [ 1]  107 	tnz	(0x03, sp)
      00003A 27 09            [ 1]  108 	jreq	00102$
                                    109 ;	lib/src/stm8s_clk.c: 107: CLK->ICKR |= CLK_ICKR_FHWU;
      00003C AE 50 C0         [ 2]  110 	ldw	x, #0x50c0
      00003F F6               [ 1]  111 	ld	a, (x)
      000040 AA 04            [ 1]  112 	or	a, #0x04
      000042 F7               [ 1]  113 	ld	(x), a
      000043 20 07            [ 2]  114 	jra	00104$
      000045                        115 00102$:
                                    116 ;	lib/src/stm8s_clk.c: 112: CLK->ICKR &= (uint8_t)(~CLK_ICKR_FHWU);
      000045 AE 50 C0         [ 2]  117 	ldw	x, #0x50c0
      000048 F6               [ 1]  118 	ld	a, (x)
      000049 A4 FB            [ 1]  119 	and	a, #0xfb
      00004B F7               [ 1]  120 	ld	(x), a
      00004C                        121 00104$:
      00004C 81               [ 4]  122 	ret
                                    123 ;	lib/src/stm8s_clk.c: 121: void CLK_HSECmd(FunctionalState NewState)
                                    124 ;	-----------------------------------------
                                    125 ;	 function CLK_HSECmd
                                    126 ;	-----------------------------------------
      00004D                        127 _CLK_HSECmd:
                                    128 ;	lib/src/stm8s_clk.c: 126: if (NewState != DISABLE)
      00004D 0D 03            [ 1]  129 	tnz	(0x03, sp)
      00004F 27 06            [ 1]  130 	jreq	00102$
                                    131 ;	lib/src/stm8s_clk.c: 129: CLK->ECKR |= CLK_ECKR_HSEEN;
      000051 72 10 50 C1      [ 1]  132 	bset	0x50c1, #0
      000055 20 04            [ 2]  133 	jra	00104$
      000057                        134 00102$:
                                    135 ;	lib/src/stm8s_clk.c: 134: CLK->ECKR &= (uint8_t)(~CLK_ECKR_HSEEN);
      000057 72 11 50 C1      [ 1]  136 	bres	0x50c1, #0
      00005B                        137 00104$:
      00005B 81               [ 4]  138 	ret
                                    139 ;	lib/src/stm8s_clk.c: 143: void CLK_HSICmd(FunctionalState NewState)
                                    140 ;	-----------------------------------------
                                    141 ;	 function CLK_HSICmd
                                    142 ;	-----------------------------------------
      00005C                        143 _CLK_HSICmd:
                                    144 ;	lib/src/stm8s_clk.c: 148: if (NewState != DISABLE)
      00005C 0D 03            [ 1]  145 	tnz	(0x03, sp)
      00005E 27 06            [ 1]  146 	jreq	00102$
                                    147 ;	lib/src/stm8s_clk.c: 151: CLK->ICKR |= CLK_ICKR_HSIEN;
      000060 72 10 50 C0      [ 1]  148 	bset	0x50c0, #0
      000064 20 04            [ 2]  149 	jra	00104$
      000066                        150 00102$:
                                    151 ;	lib/src/stm8s_clk.c: 156: CLK->ICKR &= (uint8_t)(~CLK_ICKR_HSIEN);
      000066 72 11 50 C0      [ 1]  152 	bres	0x50c0, #0
      00006A                        153 00104$:
      00006A 81               [ 4]  154 	ret
                                    155 ;	lib/src/stm8s_clk.c: 166: void CLK_LSICmd(FunctionalState NewState)
                                    156 ;	-----------------------------------------
                                    157 ;	 function CLK_LSICmd
                                    158 ;	-----------------------------------------
      00006B                        159 _CLK_LSICmd:
                                    160 ;	lib/src/stm8s_clk.c: 171: if (NewState != DISABLE)
      00006B 0D 03            [ 1]  161 	tnz	(0x03, sp)
      00006D 27 09            [ 1]  162 	jreq	00102$
                                    163 ;	lib/src/stm8s_clk.c: 174: CLK->ICKR |= CLK_ICKR_LSIEN;
      00006F AE 50 C0         [ 2]  164 	ldw	x, #0x50c0
      000072 F6               [ 1]  165 	ld	a, (x)
      000073 AA 08            [ 1]  166 	or	a, #0x08
      000075 F7               [ 1]  167 	ld	(x), a
      000076 20 07            [ 2]  168 	jra	00104$
      000078                        169 00102$:
                                    170 ;	lib/src/stm8s_clk.c: 179: CLK->ICKR &= (uint8_t)(~CLK_ICKR_LSIEN);
      000078 AE 50 C0         [ 2]  171 	ldw	x, #0x50c0
      00007B F6               [ 1]  172 	ld	a, (x)
      00007C A4 F7            [ 1]  173 	and	a, #0xf7
      00007E F7               [ 1]  174 	ld	(x), a
      00007F                        175 00104$:
      00007F 81               [ 4]  176 	ret
                                    177 ;	lib/src/stm8s_clk.c: 189: void CLK_CCOCmd(FunctionalState NewState)
                                    178 ;	-----------------------------------------
                                    179 ;	 function CLK_CCOCmd
                                    180 ;	-----------------------------------------
      000080                        181 _CLK_CCOCmd:
                                    182 ;	lib/src/stm8s_clk.c: 194: if (NewState != DISABLE)
      000080 0D 03            [ 1]  183 	tnz	(0x03, sp)
      000082 27 06            [ 1]  184 	jreq	00102$
                                    185 ;	lib/src/stm8s_clk.c: 197: CLK->CCOR |= CLK_CCOR_CCOEN;
      000084 72 10 50 C9      [ 1]  186 	bset	0x50c9, #0
      000088 20 04            [ 2]  187 	jra	00104$
      00008A                        188 00102$:
                                    189 ;	lib/src/stm8s_clk.c: 202: CLK->CCOR &= (uint8_t)(~CLK_CCOR_CCOEN);
      00008A 72 11 50 C9      [ 1]  190 	bres	0x50c9, #0
      00008E                        191 00104$:
      00008E 81               [ 4]  192 	ret
                                    193 ;	lib/src/stm8s_clk.c: 213: void CLK_ClockSwitchCmd(FunctionalState NewState)
                                    194 ;	-----------------------------------------
                                    195 ;	 function CLK_ClockSwitchCmd
                                    196 ;	-----------------------------------------
      00008F                        197 _CLK_ClockSwitchCmd:
                                    198 ;	lib/src/stm8s_clk.c: 218: if (NewState != DISABLE )
      00008F 0D 03            [ 1]  199 	tnz	(0x03, sp)
      000091 27 09            [ 1]  200 	jreq	00102$
                                    201 ;	lib/src/stm8s_clk.c: 221: CLK->SWCR |= CLK_SWCR_SWEN;
      000093 AE 50 C5         [ 2]  202 	ldw	x, #0x50c5
      000096 F6               [ 1]  203 	ld	a, (x)
      000097 AA 02            [ 1]  204 	or	a, #0x02
      000099 F7               [ 1]  205 	ld	(x), a
      00009A 20 07            [ 2]  206 	jra	00104$
      00009C                        207 00102$:
                                    208 ;	lib/src/stm8s_clk.c: 226: CLK->SWCR &= (uint8_t)(~CLK_SWCR_SWEN);
      00009C AE 50 C5         [ 2]  209 	ldw	x, #0x50c5
      00009F F6               [ 1]  210 	ld	a, (x)
      0000A0 A4 FD            [ 1]  211 	and	a, #0xfd
      0000A2 F7               [ 1]  212 	ld	(x), a
      0000A3                        213 00104$:
      0000A3 81               [ 4]  214 	ret
                                    215 ;	lib/src/stm8s_clk.c: 238: void CLK_SlowActiveHaltWakeUpCmd(FunctionalState NewState)
                                    216 ;	-----------------------------------------
                                    217 ;	 function CLK_SlowActiveHaltWakeUpCmd
                                    218 ;	-----------------------------------------
      0000A4                        219 _CLK_SlowActiveHaltWakeUpCmd:
                                    220 ;	lib/src/stm8s_clk.c: 243: if (NewState != DISABLE)
      0000A4 0D 03            [ 1]  221 	tnz	(0x03, sp)
      0000A6 27 09            [ 1]  222 	jreq	00102$
                                    223 ;	lib/src/stm8s_clk.c: 246: CLK->ICKR |= CLK_ICKR_SWUAH;
      0000A8 AE 50 C0         [ 2]  224 	ldw	x, #0x50c0
      0000AB F6               [ 1]  225 	ld	a, (x)
      0000AC AA 20            [ 1]  226 	or	a, #0x20
      0000AE F7               [ 1]  227 	ld	(x), a
      0000AF 20 07            [ 2]  228 	jra	00104$
      0000B1                        229 00102$:
                                    230 ;	lib/src/stm8s_clk.c: 251: CLK->ICKR &= (uint8_t)(~CLK_ICKR_SWUAH);
      0000B1 AE 50 C0         [ 2]  231 	ldw	x, #0x50c0
      0000B4 F6               [ 1]  232 	ld	a, (x)
      0000B5 A4 DF            [ 1]  233 	and	a, #0xdf
      0000B7 F7               [ 1]  234 	ld	(x), a
      0000B8                        235 00104$:
      0000B8 81               [ 4]  236 	ret
                                    237 ;	lib/src/stm8s_clk.c: 263: void CLK_PeripheralClockConfig(CLK_Peripheral_TypeDef CLK_Peripheral, FunctionalState NewState)
                                    238 ;	-----------------------------------------
                                    239 ;	 function CLK_PeripheralClockConfig
                                    240 ;	-----------------------------------------
      0000B9                        241 _CLK_PeripheralClockConfig:
      0000B9 52 02            [ 2]  242 	sub	sp, #2
                                    243 ;	lib/src/stm8s_clk.c: 274: CLK->PCKENR1 |= (uint8_t)((uint8_t)1 << ((uint8_t)CLK_Peripheral & (uint8_t)0x0F));
      0000BB 7B 05            [ 1]  244 	ld	a, (0x05, sp)
      0000BD A4 0F            [ 1]  245 	and	a, #0x0f
      0000BF 95               [ 1]  246 	ld	xh, a
      0000C0 A6 01            [ 1]  247 	ld	a, #0x01
      0000C2 6B 02            [ 1]  248 	ld	(0x02, sp), a
      0000C4 9E               [ 1]  249 	ld	a, xh
      0000C5 4D               [ 1]  250 	tnz	a
      0000C6 27 05            [ 1]  251 	jreq	00125$
      0000C8                        252 00124$:
      0000C8 08 02            [ 1]  253 	sll	(0x02, sp)
      0000CA 4A               [ 1]  254 	dec	a
      0000CB 26 FB            [ 1]  255 	jrne	00124$
      0000CD                        256 00125$:
                                    257 ;	lib/src/stm8s_clk.c: 279: CLK->PCKENR1 &= (uint8_t)(~(uint8_t)(((uint8_t)1 << ((uint8_t)CLK_Peripheral & (uint8_t)0x0F))));
      0000CD 7B 02            [ 1]  258 	ld	a, (0x02, sp)
      0000CF 43               [ 1]  259 	cpl	a
      0000D0 6B 01            [ 1]  260 	ld	(0x01, sp), a
                                    261 ;	lib/src/stm8s_clk.c: 269: if (((uint8_t)CLK_Peripheral & (uint8_t)0x10) == 0x00)
      0000D2 7B 05            [ 1]  262 	ld	a, (0x05, sp)
      0000D4 A5 10            [ 1]  263 	bcp	a, #0x10
      0000D6 26 1C            [ 1]  264 	jrne	00108$
                                    265 ;	lib/src/stm8s_clk.c: 271: if (NewState != DISABLE)
      0000D8 0D 06            [ 1]  266 	tnz	(0x06, sp)
      0000DA 27 0C            [ 1]  267 	jreq	00102$
                                    268 ;	lib/src/stm8s_clk.c: 274: CLK->PCKENR1 |= (uint8_t)((uint8_t)1 << ((uint8_t)CLK_Peripheral & (uint8_t)0x0F));
      0000DC AE 50 C7         [ 2]  269 	ldw	x, #0x50c7
      0000DF F6               [ 1]  270 	ld	a, (x)
      0000E0 1A 02            [ 1]  271 	or	a, (0x02, sp)
      0000E2 AE 50 C7         [ 2]  272 	ldw	x, #0x50c7
      0000E5 F7               [ 1]  273 	ld	(x), a
      0000E6 20 26            [ 2]  274 	jra	00110$
      0000E8                        275 00102$:
                                    276 ;	lib/src/stm8s_clk.c: 279: CLK->PCKENR1 &= (uint8_t)(~(uint8_t)(((uint8_t)1 << ((uint8_t)CLK_Peripheral & (uint8_t)0x0F))));
      0000E8 AE 50 C7         [ 2]  277 	ldw	x, #0x50c7
      0000EB F6               [ 1]  278 	ld	a, (x)
      0000EC 14 01            [ 1]  279 	and	a, (0x01, sp)
      0000EE AE 50 C7         [ 2]  280 	ldw	x, #0x50c7
      0000F1 F7               [ 1]  281 	ld	(x), a
      0000F2 20 1A            [ 2]  282 	jra	00110$
      0000F4                        283 00108$:
                                    284 ;	lib/src/stm8s_clk.c: 284: if (NewState != DISABLE)
      0000F4 0D 06            [ 1]  285 	tnz	(0x06, sp)
      0000F6 27 0C            [ 1]  286 	jreq	00105$
                                    287 ;	lib/src/stm8s_clk.c: 287: CLK->PCKENR2 |= (uint8_t)((uint8_t)1 << ((uint8_t)CLK_Peripheral & (uint8_t)0x0F));
      0000F8 AE 50 CA         [ 2]  288 	ldw	x, #0x50ca
      0000FB F6               [ 1]  289 	ld	a, (x)
      0000FC 1A 02            [ 1]  290 	or	a, (0x02, sp)
      0000FE AE 50 CA         [ 2]  291 	ldw	x, #0x50ca
      000101 F7               [ 1]  292 	ld	(x), a
      000102 20 0A            [ 2]  293 	jra	00110$
      000104                        294 00105$:
                                    295 ;	lib/src/stm8s_clk.c: 292: CLK->PCKENR2 &= (uint8_t)(~(uint8_t)(((uint8_t)1 << ((uint8_t)CLK_Peripheral & (uint8_t)0x0F))));
      000104 AE 50 CA         [ 2]  296 	ldw	x, #0x50ca
      000107 F6               [ 1]  297 	ld	a, (x)
      000108 14 01            [ 1]  298 	and	a, (0x01, sp)
      00010A AE 50 CA         [ 2]  299 	ldw	x, #0x50ca
      00010D F7               [ 1]  300 	ld	(x), a
      00010E                        301 00110$:
      00010E 5B 02            [ 2]  302 	addw	sp, #2
      000110 81               [ 4]  303 	ret
                                    304 ;	lib/src/stm8s_clk.c: 309: ErrorStatus CLK_ClockSwitchConfig(CLK_SwitchMode_TypeDef CLK_SwitchMode, CLK_Source_TypeDef CLK_NewClock, FunctionalState ITState, CLK_CurrentClockState_TypeDef CLK_CurrentClockState)
                                    305 ;	-----------------------------------------
                                    306 ;	 function CLK_ClockSwitchConfig
                                    307 ;	-----------------------------------------
      000111                        308 _CLK_ClockSwitchConfig:
      000111 52 02            [ 2]  309 	sub	sp, #2
                                    310 ;	lib/src/stm8s_clk.c: 322: clock_master = (CLK_Source_TypeDef)CLK->CMSR;
      000113 AE 50 C3         [ 2]  311 	ldw	x, #0x50c3
      000116 F6               [ 1]  312 	ld	a, (x)
      000117 6B 02            [ 1]  313 	ld	(0x02, sp), a
                                    314 ;	lib/src/stm8s_clk.c: 325: if (CLK_SwitchMode == CLK_SWITCHMODE_AUTO)
      000119 7B 05            [ 1]  315 	ld	a, (0x05, sp)
      00011B A1 01            [ 1]  316 	cp	a, #0x01
      00011D 26 40            [ 1]  317 	jrne	00122$
                                    318 ;	lib/src/stm8s_clk.c: 328: CLK->SWCR |= CLK_SWCR_SWEN;
      00011F AE 50 C5         [ 2]  319 	ldw	x, #0x50c5
      000122 F6               [ 1]  320 	ld	a, (x)
      000123 AA 02            [ 1]  321 	or	a, #0x02
      000125 F7               [ 1]  322 	ld	(x), a
                                    323 ;	lib/src/stm8s_clk.c: 331: if (ITState != DISABLE)
      000126 0D 07            [ 1]  324 	tnz	(0x07, sp)
      000128 27 09            [ 1]  325 	jreq	00102$
                                    326 ;	lib/src/stm8s_clk.c: 333: CLK->SWCR |= CLK_SWCR_SWIEN;
      00012A AE 50 C5         [ 2]  327 	ldw	x, #0x50c5
      00012D F6               [ 1]  328 	ld	a, (x)
      00012E AA 04            [ 1]  329 	or	a, #0x04
      000130 F7               [ 1]  330 	ld	(x), a
      000131 20 07            [ 2]  331 	jra	00103$
      000133                        332 00102$:
                                    333 ;	lib/src/stm8s_clk.c: 337: CLK->SWCR &= (uint8_t)(~CLK_SWCR_SWIEN);
      000133 AE 50 C5         [ 2]  334 	ldw	x, #0x50c5
      000136 F6               [ 1]  335 	ld	a, (x)
      000137 A4 FB            [ 1]  336 	and	a, #0xfb
      000139 F7               [ 1]  337 	ld	(x), a
      00013A                        338 00103$:
                                    339 ;	lib/src/stm8s_clk.c: 341: CLK->SWR = (uint8_t)CLK_NewClock;
      00013A AE 50 C4         [ 2]  340 	ldw	x, #0x50c4
      00013D 7B 06            [ 1]  341 	ld	a, (0x06, sp)
      00013F F7               [ 1]  342 	ld	(x), a
                                    343 ;	lib/src/stm8s_clk.c: 344: while((((CLK->SWCR & CLK_SWCR_SWBSY) != 0 )&& (DownCounter != 0)))
      000140 AE FF FF         [ 2]  344 	ldw	x, #0xffff
      000143                        345 00105$:
      000143 90 AE 50 C5      [ 2]  346 	ldw	y, #0x50c5
      000147 90 F6            [ 1]  347 	ld	a, (y)
      000149 44               [ 1]  348 	srl	a
      00014A 24 06            [ 1]  349 	jrnc	00107$
      00014C 5D               [ 2]  350 	tnzw	x
      00014D 27 03            [ 1]  351 	jreq	00107$
                                    352 ;	lib/src/stm8s_clk.c: 346: DownCounter--;
      00014F 5A               [ 2]  353 	decw	x
      000150 20 F1            [ 2]  354 	jra	00105$
      000152                        355 00107$:
                                    356 ;	lib/src/stm8s_clk.c: 349: if(DownCounter != 0)
      000152 5D               [ 2]  357 	tnzw	x
      000153 27 06            [ 1]  358 	jreq	00109$
                                    359 ;	lib/src/stm8s_clk.c: 351: Swif = SUCCESS;
      000155 A6 01            [ 1]  360 	ld	a, #0x01
      000157 6B 01            [ 1]  361 	ld	(0x01, sp), a
      000159 20 43            [ 2]  362 	jra	00123$
      00015B                        363 00109$:
                                    364 ;	lib/src/stm8s_clk.c: 355: Swif = ERROR;
      00015B 0F 01            [ 1]  365 	clr	(0x01, sp)
      00015D 20 3F            [ 2]  366 	jra	00123$
      00015F                        367 00122$:
                                    368 ;	lib/src/stm8s_clk.c: 361: if (ITState != DISABLE)
      00015F 0D 07            [ 1]  369 	tnz	(0x07, sp)
      000161 27 09            [ 1]  370 	jreq	00112$
                                    371 ;	lib/src/stm8s_clk.c: 363: CLK->SWCR |= CLK_SWCR_SWIEN;
      000163 AE 50 C5         [ 2]  372 	ldw	x, #0x50c5
      000166 F6               [ 1]  373 	ld	a, (x)
      000167 AA 04            [ 1]  374 	or	a, #0x04
      000169 F7               [ 1]  375 	ld	(x), a
      00016A 20 07            [ 2]  376 	jra	00113$
      00016C                        377 00112$:
                                    378 ;	lib/src/stm8s_clk.c: 367: CLK->SWCR &= (uint8_t)(~CLK_SWCR_SWIEN);
      00016C AE 50 C5         [ 2]  379 	ldw	x, #0x50c5
      00016F F6               [ 1]  380 	ld	a, (x)
      000170 A4 FB            [ 1]  381 	and	a, #0xfb
      000172 F7               [ 1]  382 	ld	(x), a
      000173                        383 00113$:
                                    384 ;	lib/src/stm8s_clk.c: 371: CLK->SWR = (uint8_t)CLK_NewClock;
      000173 AE 50 C4         [ 2]  385 	ldw	x, #0x50c4
      000176 7B 06            [ 1]  386 	ld	a, (0x06, sp)
      000178 F7               [ 1]  387 	ld	(x), a
                                    388 ;	lib/src/stm8s_clk.c: 374: while((((CLK->SWCR & CLK_SWCR_SWIF) != 0 ) && (DownCounter != 0)))
      000179 AE FF FF         [ 2]  389 	ldw	x, #0xffff
      00017C                        390 00115$:
      00017C 90 AE 50 C5      [ 2]  391 	ldw	y, #0x50c5
      000180 90 F6            [ 1]  392 	ld	a, (y)
      000182 A5 08            [ 1]  393 	bcp	a, #0x08
      000184 27 06            [ 1]  394 	jreq	00117$
      000186 5D               [ 2]  395 	tnzw	x
      000187 27 03            [ 1]  396 	jreq	00117$
                                    397 ;	lib/src/stm8s_clk.c: 376: DownCounter--;
      000189 5A               [ 2]  398 	decw	x
      00018A 20 F0            [ 2]  399 	jra	00115$
      00018C                        400 00117$:
                                    401 ;	lib/src/stm8s_clk.c: 379: if(DownCounter != 0)
      00018C 5D               [ 2]  402 	tnzw	x
      00018D 27 0D            [ 1]  403 	jreq	00119$
                                    404 ;	lib/src/stm8s_clk.c: 382: CLK->SWCR |= CLK_SWCR_SWEN;
      00018F AE 50 C5         [ 2]  405 	ldw	x, #0x50c5
      000192 F6               [ 1]  406 	ld	a, (x)
      000193 AA 02            [ 1]  407 	or	a, #0x02
      000195 F7               [ 1]  408 	ld	(x), a
                                    409 ;	lib/src/stm8s_clk.c: 383: Swif = SUCCESS;
      000196 A6 01            [ 1]  410 	ld	a, #0x01
      000198 6B 01            [ 1]  411 	ld	(0x01, sp), a
      00019A 20 02            [ 2]  412 	jra	00123$
      00019C                        413 00119$:
                                    414 ;	lib/src/stm8s_clk.c: 387: Swif = ERROR;
      00019C 0F 01            [ 1]  415 	clr	(0x01, sp)
      00019E                        416 00123$:
                                    417 ;	lib/src/stm8s_clk.c: 390: if(Swif != ERROR)
      00019E 0D 01            [ 1]  418 	tnz	(0x01, sp)
      0001A0 27 37            [ 1]  419 	jreq	00136$
                                    420 ;	lib/src/stm8s_clk.c: 393: if((CLK_CurrentClockState == CLK_CURRENTCLOCKSTATE_DISABLE) && ( clock_master == CLK_SOURCE_HSI))
      0001A2 0D 08            [ 1]  421 	tnz	(0x08, sp)
      0001A4 26 0F            [ 1]  422 	jrne	00132$
      0001A6 7B 02            [ 1]  423 	ld	a, (0x02, sp)
      0001A8 A1 E1            [ 1]  424 	cp	a, #0xe1
      0001AA 26 09            [ 1]  425 	jrne	00132$
                                    426 ;	lib/src/stm8s_clk.c: 395: CLK->ICKR &= (uint8_t)(~CLK_ICKR_HSIEN);
      0001AC AE 50 C0         [ 2]  427 	ldw	x, #0x50c0
      0001AF F6               [ 1]  428 	ld	a, (x)
      0001B0 A4 FE            [ 1]  429 	and	a, #0xfe
      0001B2 F7               [ 1]  430 	ld	(x), a
      0001B3 20 24            [ 2]  431 	jra	00136$
      0001B5                        432 00132$:
                                    433 ;	lib/src/stm8s_clk.c: 397: else if((CLK_CurrentClockState == CLK_CURRENTCLOCKSTATE_DISABLE) && ( clock_master == CLK_SOURCE_LSI))
      0001B5 0D 08            [ 1]  434 	tnz	(0x08, sp)
      0001B7 26 0F            [ 1]  435 	jrne	00128$
      0001B9 7B 02            [ 1]  436 	ld	a, (0x02, sp)
      0001BB A1 D2            [ 1]  437 	cp	a, #0xd2
      0001BD 26 09            [ 1]  438 	jrne	00128$
                                    439 ;	lib/src/stm8s_clk.c: 399: CLK->ICKR &= (uint8_t)(~CLK_ICKR_LSIEN);
      0001BF AE 50 C0         [ 2]  440 	ldw	x, #0x50c0
      0001C2 F6               [ 1]  441 	ld	a, (x)
      0001C3 A4 F7            [ 1]  442 	and	a, #0xf7
      0001C5 F7               [ 1]  443 	ld	(x), a
      0001C6 20 11            [ 2]  444 	jra	00136$
      0001C8                        445 00128$:
                                    446 ;	lib/src/stm8s_clk.c: 401: else if ((CLK_CurrentClockState == CLK_CURRENTCLOCKSTATE_DISABLE) && ( clock_master == CLK_SOURCE_HSE))
      0001C8 0D 08            [ 1]  447 	tnz	(0x08, sp)
      0001CA 26 0D            [ 1]  448 	jrne	00136$
      0001CC 7B 02            [ 1]  449 	ld	a, (0x02, sp)
      0001CE A1 B4            [ 1]  450 	cp	a, #0xb4
      0001D0 26 07            [ 1]  451 	jrne	00136$
                                    452 ;	lib/src/stm8s_clk.c: 403: CLK->ECKR &= (uint8_t)(~CLK_ECKR_HSEEN);
      0001D2 AE 50 C1         [ 2]  453 	ldw	x, #0x50c1
      0001D5 F6               [ 1]  454 	ld	a, (x)
      0001D6 A4 FE            [ 1]  455 	and	a, #0xfe
      0001D8 F7               [ 1]  456 	ld	(x), a
      0001D9                        457 00136$:
                                    458 ;	lib/src/stm8s_clk.c: 406: return(Swif);
      0001D9 7B 01            [ 1]  459 	ld	a, (0x01, sp)
      0001DB 5B 02            [ 2]  460 	addw	sp, #2
      0001DD 81               [ 4]  461 	ret
                                    462 ;	lib/src/stm8s_clk.c: 415: void CLK_HSIPrescalerConfig(CLK_Prescaler_TypeDef HSIPrescaler)
                                    463 ;	-----------------------------------------
                                    464 ;	 function CLK_HSIPrescalerConfig
                                    465 ;	-----------------------------------------
      0001DE                        466 _CLK_HSIPrescalerConfig:
                                    467 ;	lib/src/stm8s_clk.c: 421: CLK->CKDIVR &= (uint8_t)(~CLK_CKDIVR_HSIDIV);
      0001DE AE 50 C6         [ 2]  468 	ldw	x, #0x50c6
      0001E1 F6               [ 1]  469 	ld	a, (x)
      0001E2 A4 E7            [ 1]  470 	and	a, #0xe7
      0001E4 F7               [ 1]  471 	ld	(x), a
                                    472 ;	lib/src/stm8s_clk.c: 424: CLK->CKDIVR |= (uint8_t)HSIPrescaler;
      0001E5 AE 50 C6         [ 2]  473 	ldw	x, #0x50c6
      0001E8 F6               [ 1]  474 	ld	a, (x)
      0001E9 1A 03            [ 1]  475 	or	a, (0x03, sp)
      0001EB AE 50 C6         [ 2]  476 	ldw	x, #0x50c6
      0001EE F7               [ 1]  477 	ld	(x), a
      0001EF 81               [ 4]  478 	ret
                                    479 ;	lib/src/stm8s_clk.c: 436: void CLK_CCOConfig(CLK_Output_TypeDef CLK_CCO)
                                    480 ;	-----------------------------------------
                                    481 ;	 function CLK_CCOConfig
                                    482 ;	-----------------------------------------
      0001F0                        483 _CLK_CCOConfig:
                                    484 ;	lib/src/stm8s_clk.c: 442: CLK->CCOR &= (uint8_t)(~CLK_CCOR_CCOSEL);
      0001F0 AE 50 C9         [ 2]  485 	ldw	x, #0x50c9
      0001F3 F6               [ 1]  486 	ld	a, (x)
      0001F4 A4 E1            [ 1]  487 	and	a, #0xe1
      0001F6 F7               [ 1]  488 	ld	(x), a
                                    489 ;	lib/src/stm8s_clk.c: 445: CLK->CCOR |= (uint8_t)CLK_CCO;
      0001F7 AE 50 C9         [ 2]  490 	ldw	x, #0x50c9
      0001FA F6               [ 1]  491 	ld	a, (x)
      0001FB 1A 03            [ 1]  492 	or	a, (0x03, sp)
      0001FD AE 50 C9         [ 2]  493 	ldw	x, #0x50c9
      000200 F7               [ 1]  494 	ld	(x), a
                                    495 ;	lib/src/stm8s_clk.c: 448: CLK->CCOR |= CLK_CCOR_CCOEN;
      000201 72 10 50 C9      [ 1]  496 	bset	0x50c9, #0
      000205 81               [ 4]  497 	ret
                                    498 ;	lib/src/stm8s_clk.c: 459: void CLK_ITConfig(CLK_IT_TypeDef CLK_IT, FunctionalState NewState)
                                    499 ;	-----------------------------------------
                                    500 ;	 function CLK_ITConfig
                                    501 ;	-----------------------------------------
      000206                        502 _CLK_ITConfig:
      000206 88               [ 1]  503 	push	a
                                    504 ;	lib/src/stm8s_clk.c: 467: switch (CLK_IT)
      000207 7B 04            [ 1]  505 	ld	a, (0x04, sp)
      000209 A1 0C            [ 1]  506 	cp	a, #0x0c
      00020B 26 06            [ 1]  507 	jrne	00135$
      00020D A6 01            [ 1]  508 	ld	a, #0x01
      00020F 6B 01            [ 1]  509 	ld	(0x01, sp), a
      000211 20 02            [ 2]  510 	jra	00136$
      000213                        511 00135$:
      000213 0F 01            [ 1]  512 	clr	(0x01, sp)
      000215                        513 00136$:
      000215 7B 04            [ 1]  514 	ld	a, (0x04, sp)
      000217 A1 1C            [ 1]  515 	cp	a, #0x1c
      000219 26 03            [ 1]  516 	jrne	00138$
      00021B A6 01            [ 1]  517 	ld	a, #0x01
      00021D 21                     518 	.byte 0x21
      00021E                        519 00138$:
      00021E 4F               [ 1]  520 	clr	a
      00021F                        521 00139$:
                                    522 ;	lib/src/stm8s_clk.c: 465: if (NewState != DISABLE)
      00021F 0D 05            [ 1]  523 	tnz	(0x05, sp)
      000221 27 19            [ 1]  524 	jreq	00110$
                                    525 ;	lib/src/stm8s_clk.c: 467: switch (CLK_IT)
      000223 0D 01            [ 1]  526 	tnz	(0x01, sp)
      000225 26 0C            [ 1]  527 	jrne	00102$
      000227 4D               [ 1]  528 	tnz	a
      000228 27 29            [ 1]  529 	jreq	00112$
                                    530 ;	lib/src/stm8s_clk.c: 470: CLK->SWCR |= CLK_SWCR_SWIEN;
      00022A AE 50 C5         [ 2]  531 	ldw	x, #0x50c5
      00022D F6               [ 1]  532 	ld	a, (x)
      00022E AA 04            [ 1]  533 	or	a, #0x04
      000230 F7               [ 1]  534 	ld	(x), a
                                    535 ;	lib/src/stm8s_clk.c: 471: break;
      000231 20 20            [ 2]  536 	jra	00112$
                                    537 ;	lib/src/stm8s_clk.c: 472: case CLK_IT_CSSD: /* Enable the clock security system detection interrupt */
      000233                        538 00102$:
                                    539 ;	lib/src/stm8s_clk.c: 473: CLK->CSSR |= CLK_CSSR_CSSDIE;
      000233 AE 50 C8         [ 2]  540 	ldw	x, #0x50c8
      000236 F6               [ 1]  541 	ld	a, (x)
      000237 AA 04            [ 1]  542 	or	a, #0x04
      000239 F7               [ 1]  543 	ld	(x), a
                                    544 ;	lib/src/stm8s_clk.c: 474: break;
      00023A 20 17            [ 2]  545 	jra	00112$
                                    546 ;	lib/src/stm8s_clk.c: 477: }
      00023C                        547 00110$:
                                    548 ;	lib/src/stm8s_clk.c: 481: switch (CLK_IT)
      00023C 0D 01            [ 1]  549 	tnz	(0x01, sp)
      00023E 26 0C            [ 1]  550 	jrne	00106$
      000240 4D               [ 1]  551 	tnz	a
      000241 27 10            [ 1]  552 	jreq	00112$
                                    553 ;	lib/src/stm8s_clk.c: 484: CLK->SWCR  &= (uint8_t)(~CLK_SWCR_SWIEN);
      000243 AE 50 C5         [ 2]  554 	ldw	x, #0x50c5
      000246 F6               [ 1]  555 	ld	a, (x)
      000247 A4 FB            [ 1]  556 	and	a, #0xfb
      000249 F7               [ 1]  557 	ld	(x), a
                                    558 ;	lib/src/stm8s_clk.c: 485: break;
      00024A 20 07            [ 2]  559 	jra	00112$
                                    560 ;	lib/src/stm8s_clk.c: 486: case CLK_IT_CSSD: /* Disable the clock security system detection interrupt */
      00024C                        561 00106$:
                                    562 ;	lib/src/stm8s_clk.c: 487: CLK->CSSR &= (uint8_t)(~CLK_CSSR_CSSDIE);
      00024C AE 50 C8         [ 2]  563 	ldw	x, #0x50c8
      00024F F6               [ 1]  564 	ld	a, (x)
      000250 A4 FB            [ 1]  565 	and	a, #0xfb
      000252 F7               [ 1]  566 	ld	(x), a
                                    567 ;	lib/src/stm8s_clk.c: 491: }
      000253                        568 00112$:
      000253 84               [ 1]  569 	pop	a
      000254 81               [ 4]  570 	ret
                                    571 ;	lib/src/stm8s_clk.c: 500: void CLK_SYSCLKConfig(CLK_Prescaler_TypeDef CLK_Prescaler)
                                    572 ;	-----------------------------------------
                                    573 ;	 function CLK_SYSCLKConfig
                                    574 ;	-----------------------------------------
      000255                        575 _CLK_SYSCLKConfig:
      000255 52 02            [ 2]  576 	sub	sp, #2
                                    577 ;	lib/src/stm8s_clk.c: 505: if (((uint8_t)CLK_Prescaler & (uint8_t)0x80) == 0x00) /* Bit7 = 0 means HSI divider */
      000257 0D 05            [ 1]  578 	tnz	(0x05, sp)
      000259 2B 19            [ 1]  579 	jrmi	00102$
                                    580 ;	lib/src/stm8s_clk.c: 507: CLK->CKDIVR &= (uint8_t)(~CLK_CKDIVR_HSIDIV);
      00025B AE 50 C6         [ 2]  581 	ldw	x, #0x50c6
      00025E F6               [ 1]  582 	ld	a, (x)
      00025F A4 E7            [ 1]  583 	and	a, #0xe7
      000261 F7               [ 1]  584 	ld	(x), a
                                    585 ;	lib/src/stm8s_clk.c: 508: CLK->CKDIVR |= (uint8_t)((uint8_t)CLK_Prescaler & (uint8_t)CLK_CKDIVR_HSIDIV);
      000262 AE 50 C6         [ 2]  586 	ldw	x, #0x50c6
      000265 F6               [ 1]  587 	ld	a, (x)
      000266 6B 02            [ 1]  588 	ld	(0x02, sp), a
      000268 7B 05            [ 1]  589 	ld	a, (0x05, sp)
      00026A A4 18            [ 1]  590 	and	a, #0x18
      00026C 1A 02            [ 1]  591 	or	a, (0x02, sp)
      00026E AE 50 C6         [ 2]  592 	ldw	x, #0x50c6
      000271 F7               [ 1]  593 	ld	(x), a
      000272 20 17            [ 2]  594 	jra	00104$
      000274                        595 00102$:
                                    596 ;	lib/src/stm8s_clk.c: 512: CLK->CKDIVR &= (uint8_t)(~CLK_CKDIVR_CPUDIV);
      000274 AE 50 C6         [ 2]  597 	ldw	x, #0x50c6
      000277 F6               [ 1]  598 	ld	a, (x)
      000278 A4 F8            [ 1]  599 	and	a, #0xf8
      00027A F7               [ 1]  600 	ld	(x), a
                                    601 ;	lib/src/stm8s_clk.c: 513: CLK->CKDIVR |= (uint8_t)((uint8_t)CLK_Prescaler & (uint8_t)CLK_CKDIVR_CPUDIV);
      00027B AE 50 C6         [ 2]  602 	ldw	x, #0x50c6
      00027E F6               [ 1]  603 	ld	a, (x)
      00027F 6B 01            [ 1]  604 	ld	(0x01, sp), a
      000281 7B 05            [ 1]  605 	ld	a, (0x05, sp)
      000283 A4 07            [ 1]  606 	and	a, #0x07
      000285 1A 01            [ 1]  607 	or	a, (0x01, sp)
      000287 AE 50 C6         [ 2]  608 	ldw	x, #0x50c6
      00028A F7               [ 1]  609 	ld	(x), a
      00028B                        610 00104$:
      00028B 5B 02            [ 2]  611 	addw	sp, #2
      00028D 81               [ 4]  612 	ret
                                    613 ;	lib/src/stm8s_clk.c: 523: void CLK_SWIMConfig(CLK_SWIMDivider_TypeDef CLK_SWIMDivider)
                                    614 ;	-----------------------------------------
                                    615 ;	 function CLK_SWIMConfig
                                    616 ;	-----------------------------------------
      00028E                        617 _CLK_SWIMConfig:
                                    618 ;	lib/src/stm8s_clk.c: 528: if (CLK_SWIMDivider != CLK_SWIMDIVIDER_2)
      00028E 0D 03            [ 1]  619 	tnz	(0x03, sp)
      000290 27 06            [ 1]  620 	jreq	00102$
                                    621 ;	lib/src/stm8s_clk.c: 531: CLK->SWIMCCR |= CLK_SWIMCCR_SWIMDIV;
      000292 72 10 50 CD      [ 1]  622 	bset	0x50cd, #0
      000296 20 04            [ 2]  623 	jra	00104$
      000298                        624 00102$:
                                    625 ;	lib/src/stm8s_clk.c: 536: CLK->SWIMCCR &= (uint8_t)(~CLK_SWIMCCR_SWIMDIV);
      000298 72 11 50 CD      [ 1]  626 	bres	0x50cd, #0
      00029C                        627 00104$:
      00029C 81               [ 4]  628 	ret
                                    629 ;	lib/src/stm8s_clk.c: 547: void CLK_ClockSecuritySystemEnable(void)
                                    630 ;	-----------------------------------------
                                    631 ;	 function CLK_ClockSecuritySystemEnable
                                    632 ;	-----------------------------------------
      00029D                        633 _CLK_ClockSecuritySystemEnable:
                                    634 ;	lib/src/stm8s_clk.c: 550: CLK->CSSR |= CLK_CSSR_CSSEN;
      00029D 72 10 50 C8      [ 1]  635 	bset	0x50c8, #0
      0002A1 81               [ 4]  636 	ret
                                    637 ;	lib/src/stm8s_clk.c: 559: CLK_Source_TypeDef CLK_GetSYSCLKSource(void)
                                    638 ;	-----------------------------------------
                                    639 ;	 function CLK_GetSYSCLKSource
                                    640 ;	-----------------------------------------
      0002A2                        641 _CLK_GetSYSCLKSource:
                                    642 ;	lib/src/stm8s_clk.c: 561: return((CLK_Source_TypeDef)CLK->CMSR);
      0002A2 AE 50 C3         [ 2]  643 	ldw	x, #0x50c3
      0002A5 F6               [ 1]  644 	ld	a, (x)
      0002A6 81               [ 4]  645 	ret
                                    646 ;	lib/src/stm8s_clk.c: 569: uint32_t CLK_GetClockFreq(void)
                                    647 ;	-----------------------------------------
                                    648 ;	 function CLK_GetClockFreq
                                    649 ;	-----------------------------------------
      0002A7                        650 _CLK_GetClockFreq:
      0002A7 52 07            [ 2]  651 	sub	sp, #7
                                    652 ;	lib/src/stm8s_clk.c: 576: clocksource = (CLK_Source_TypeDef)CLK->CMSR;
      0002A9 AE 50 C3         [ 2]  653 	ldw	x, #0x50c3
      0002AC F6               [ 1]  654 	ld	a, (x)
      0002AD 6B 05            [ 1]  655 	ld	(0x05, sp), a
                                    656 ;	lib/src/stm8s_clk.c: 578: if (clocksource == CLK_SOURCE_HSI)
      0002AF 7B 05            [ 1]  657 	ld	a, (0x05, sp)
      0002B1 A1 E1            [ 1]  658 	cp	a, #0xe1
      0002B3 26 2A            [ 1]  659 	jrne	00105$
                                    660 ;	lib/src/stm8s_clk.c: 580: tmp = (uint8_t)(CLK->CKDIVR & CLK_CKDIVR_HSIDIV);
      0002B5 AE 50 C6         [ 2]  661 	ldw	x, #0x50c6
      0002B8 F6               [ 1]  662 	ld	a, (x)
      0002B9 A4 18            [ 1]  663 	and	a, #0x18
                                    664 ;	lib/src/stm8s_clk.c: 581: tmp = (uint8_t)(tmp >> 3);
      0002BB 44               [ 1]  665 	srl	a
      0002BC 44               [ 1]  666 	srl	a
      0002BD 44               [ 1]  667 	srl	a
                                    668 ;	lib/src/stm8s_clk.c: 582: clockfrequency = HSI_VALUE >> HSIDivExp[tmp];
      0002BE AEr03r96         [ 2]  669 	ldw	x, #_HSIDivExp+0
      0002C1 1F 06            [ 2]  670 	ldw	(0x06, sp), x
      0002C3 5F               [ 1]  671 	clrw	x
      0002C4 97               [ 1]  672 	ld	xl, a
      0002C5 72 FB 06         [ 2]  673 	addw	x, (0x06, sp)
      0002C8 F6               [ 1]  674 	ld	a, (x)
      0002C9 90 AE 24 00      [ 2]  675 	ldw	y, #0x2400
      0002CD AE 00 F4         [ 2]  676 	ldw	x, #0x00f4
      0002D0 4D               [ 1]  677 	tnz	a
      0002D1 27 06            [ 1]  678 	jreq	00121$
      0002D3                        679 00120$:
      0002D3 54               [ 2]  680 	srlw	x
      0002D4 90 56            [ 2]  681 	rrcw	y
      0002D6 4A               [ 1]  682 	dec	a
      0002D7 26 FA            [ 1]  683 	jrne	00120$
      0002D9                        684 00121$:
      0002D9 17 03            [ 2]  685 	ldw	(0x03, sp), y
      0002DB 1F 01            [ 2]  686 	ldw	(0x01, sp), x
      0002DD 20 1C            [ 2]  687 	jra	00106$
      0002DF                        688 00105$:
                                    689 ;	lib/src/stm8s_clk.c: 584: else if ( clocksource == CLK_SOURCE_LSI)
      0002DF 7B 05            [ 1]  690 	ld	a, (0x05, sp)
      0002E1 A1 D2            [ 1]  691 	cp	a, #0xd2
      0002E3 26 0C            [ 1]  692 	jrne	00102$
                                    693 ;	lib/src/stm8s_clk.c: 586: clockfrequency = LSI_VALUE;
      0002E5 AE F4 00         [ 2]  694 	ldw	x, #0xf400
      0002E8 1F 03            [ 2]  695 	ldw	(0x03, sp), x
      0002EA AE 00 01         [ 2]  696 	ldw	x, #0x0001
      0002ED 1F 01            [ 2]  697 	ldw	(0x01, sp), x
      0002EF 20 0A            [ 2]  698 	jra	00106$
      0002F1                        699 00102$:
                                    700 ;	lib/src/stm8s_clk.c: 590: clockfrequency = HSE_VALUE;
      0002F1 AE 24 00         [ 2]  701 	ldw	x, #0x2400
      0002F4 1F 03            [ 2]  702 	ldw	(0x03, sp), x
      0002F6 AE 00 F4         [ 2]  703 	ldw	x, #0x00f4
      0002F9 1F 01            [ 2]  704 	ldw	(0x01, sp), x
      0002FB                        705 00106$:
                                    706 ;	lib/src/stm8s_clk.c: 593: return((uint32_t)clockfrequency);
      0002FB 1E 03            [ 2]  707 	ldw	x, (0x03, sp)
      0002FD 16 01            [ 2]  708 	ldw	y, (0x01, sp)
      0002FF 5B 07            [ 2]  709 	addw	sp, #7
      000301 81               [ 4]  710 	ret
                                    711 ;	lib/src/stm8s_clk.c: 603: void CLK_AdjustHSICalibrationValue(CLK_HSITrimValue_TypeDef CLK_HSICalibrationValue)
                                    712 ;	-----------------------------------------
                                    713 ;	 function CLK_AdjustHSICalibrationValue
                                    714 ;	-----------------------------------------
      000302                        715 _CLK_AdjustHSICalibrationValue:
                                    716 ;	lib/src/stm8s_clk.c: 609: CLK->HSITRIMR = (uint8_t)( (uint8_t)(CLK->HSITRIMR & (uint8_t)(~CLK_HSITRIMR_HSITRIM))|((uint8_t)CLK_HSICalibrationValue));
      000302 AE 50 CC         [ 2]  717 	ldw	x, #0x50cc
      000305 F6               [ 1]  718 	ld	a, (x)
      000306 A4 F8            [ 1]  719 	and	a, #0xf8
      000308 1A 03            [ 1]  720 	or	a, (0x03, sp)
      00030A AE 50 CC         [ 2]  721 	ldw	x, #0x50cc
      00030D F7               [ 1]  722 	ld	(x), a
      00030E 81               [ 4]  723 	ret
                                    724 ;	lib/src/stm8s_clk.c: 621: void CLK_SYSCLKEmergencyClear(void)
                                    725 ;	-----------------------------------------
                                    726 ;	 function CLK_SYSCLKEmergencyClear
                                    727 ;	-----------------------------------------
      00030F                        728 _CLK_SYSCLKEmergencyClear:
                                    729 ;	lib/src/stm8s_clk.c: 623: CLK->SWCR &= (uint8_t)(~CLK_SWCR_SWBSY);
      00030F 72 11 50 C5      [ 1]  730 	bres	0x50c5, #0
      000313 81               [ 4]  731 	ret
                                    732 ;	lib/src/stm8s_clk.c: 633: FlagStatus CLK_GetFlagStatus(CLK_Flag_TypeDef CLK_FLAG)
                                    733 ;	-----------------------------------------
                                    734 ;	 function CLK_GetFlagStatus
                                    735 ;	-----------------------------------------
      000314                        736 _CLK_GetFlagStatus:
                                    737 ;	lib/src/stm8s_clk.c: 643: statusreg = (uint16_t)((uint16_t)CLK_FLAG & (uint16_t)0xFF00);
      000314 4F               [ 1]  738 	clr	a
      000315 97               [ 1]  739 	ld	xl, a
      000316 7B 03            [ 1]  740 	ld	a, (0x03, sp)
      000318 95               [ 1]  741 	ld	xh, a
                                    742 ;	lib/src/stm8s_clk.c: 646: if (statusreg == 0x0100) /* The flag to check is in ICKRregister */
      000319 A3 01 00         [ 2]  743 	cpw	x, #0x0100
      00031C 26 06            [ 1]  744 	jrne	00111$
                                    745 ;	lib/src/stm8s_clk.c: 648: tmpreg = CLK->ICKR;
      00031E AE 50 C0         [ 2]  746 	ldw	x, #0x50c0
      000321 F6               [ 1]  747 	ld	a, (x)
      000322 20 25            [ 2]  748 	jra	00112$
      000324                        749 00111$:
                                    750 ;	lib/src/stm8s_clk.c: 650: else if (statusreg == 0x0200) /* The flag to check is in ECKRregister */
      000324 A3 02 00         [ 2]  751 	cpw	x, #0x0200
      000327 26 06            [ 1]  752 	jrne	00108$
                                    753 ;	lib/src/stm8s_clk.c: 652: tmpreg = CLK->ECKR;
      000329 AE 50 C1         [ 2]  754 	ldw	x, #0x50c1
      00032C F6               [ 1]  755 	ld	a, (x)
      00032D 20 1A            [ 2]  756 	jra	00112$
      00032F                        757 00108$:
                                    758 ;	lib/src/stm8s_clk.c: 654: else if (statusreg == 0x0300) /* The flag to check is in SWIC register */
      00032F A3 03 00         [ 2]  759 	cpw	x, #0x0300
      000332 26 06            [ 1]  760 	jrne	00105$
                                    761 ;	lib/src/stm8s_clk.c: 656: tmpreg = CLK->SWCR;
      000334 AE 50 C5         [ 2]  762 	ldw	x, #0x50c5
      000337 F6               [ 1]  763 	ld	a, (x)
      000338 20 0F            [ 2]  764 	jra	00112$
      00033A                        765 00105$:
                                    766 ;	lib/src/stm8s_clk.c: 658: else if (statusreg == 0x0400) /* The flag to check is in CSS register */
      00033A A3 04 00         [ 2]  767 	cpw	x, #0x0400
      00033D 26 06            [ 1]  768 	jrne	00102$
                                    769 ;	lib/src/stm8s_clk.c: 660: tmpreg = CLK->CSSR;
      00033F AE 50 C8         [ 2]  770 	ldw	x, #0x50c8
      000342 F6               [ 1]  771 	ld	a, (x)
      000343 20 04            [ 2]  772 	jra	00112$
      000345                        773 00102$:
                                    774 ;	lib/src/stm8s_clk.c: 664: tmpreg = CLK->CCOR;
      000345 AE 50 C9         [ 2]  775 	ldw	x, #0x50c9
      000348 F6               [ 1]  776 	ld	a, (x)
      000349                        777 00112$:
                                    778 ;	lib/src/stm8s_clk.c: 667: if ((tmpreg & (uint8_t)CLK_FLAG) != (uint8_t)RESET)
      000349 02               [ 1]  779 	rlwa	x
      00034A 7B 04            [ 1]  780 	ld	a, (0x04, sp)
      00034C 01               [ 1]  781 	rrwa	x
      00034D 89               [ 2]  782 	pushw	x
      00034E 14 01            [ 1]  783 	and	a, (1, sp)
      000350 85               [ 2]  784 	popw	x
      000351 4D               [ 1]  785 	tnz	a
      000352 27 03            [ 1]  786 	jreq	00114$
                                    787 ;	lib/src/stm8s_clk.c: 669: bitstatus = SET;
      000354 A6 01            [ 1]  788 	ld	a, #0x01
                                    789 ;	lib/src/stm8s_clk.c: 673: bitstatus = RESET;
      000356 21                     790 	.byte 0x21
      000357                        791 00114$:
      000357 4F               [ 1]  792 	clr	a
      000358                        793 00115$:
                                    794 ;	lib/src/stm8s_clk.c: 677: return((FlagStatus)bitstatus);
      000358 81               [ 4]  795 	ret
                                    796 ;	lib/src/stm8s_clk.c: 686: ITStatus CLK_GetITStatus(CLK_IT_TypeDef CLK_IT)
                                    797 ;	-----------------------------------------
                                    798 ;	 function CLK_GetITStatus
                                    799 ;	-----------------------------------------
      000359                        800 _CLK_GetITStatus:
                                    801 ;	lib/src/stm8s_clk.c: 693: if (CLK_IT == CLK_IT_SWIF)
      000359 7B 03            [ 1]  802 	ld	a, (0x03, sp)
      00035B A1 1C            [ 1]  803 	cp	a, #0x1c
      00035D 26 11            [ 1]  804 	jrne	00108$
                                    805 ;	lib/src/stm8s_clk.c: 696: if ((CLK->SWCR & (uint8_t)CLK_IT) == (uint8_t)0x0C)
      00035F AE 50 C5         [ 2]  806 	ldw	x, #0x50c5
      000362 F6               [ 1]  807 	ld	a, (x)
      000363 14 03            [ 1]  808 	and	a, (0x03, sp)
      000365 A1 0C            [ 1]  809 	cp	a, #0x0c
      000367 26 04            [ 1]  810 	jrne	00102$
                                    811 ;	lib/src/stm8s_clk.c: 698: bitstatus = SET;
      000369 A6 01            [ 1]  812 	ld	a, #0x01
      00036B 20 11            [ 2]  813 	jra	00109$
      00036D                        814 00102$:
                                    815 ;	lib/src/stm8s_clk.c: 702: bitstatus = RESET;
      00036D 4F               [ 1]  816 	clr	a
      00036E 20 0E            [ 2]  817 	jra	00109$
      000370                        818 00108$:
                                    819 ;	lib/src/stm8s_clk.c: 708: if ((CLK->CSSR & (uint8_t)CLK_IT) == (uint8_t)0x0C)
      000370 AE 50 C8         [ 2]  820 	ldw	x, #0x50c8
      000373 F6               [ 1]  821 	ld	a, (x)
      000374 14 03            [ 1]  822 	and	a, (0x03, sp)
      000376 A1 0C            [ 1]  823 	cp	a, #0x0c
      000378 26 03            [ 1]  824 	jrne	00105$
                                    825 ;	lib/src/stm8s_clk.c: 710: bitstatus = SET;
      00037A A6 01            [ 1]  826 	ld	a, #0x01
                                    827 ;	lib/src/stm8s_clk.c: 714: bitstatus = RESET;
      00037C 21                     828 	.byte 0x21
      00037D                        829 00105$:
      00037D 4F               [ 1]  830 	clr	a
      00037E                        831 00109$:
                                    832 ;	lib/src/stm8s_clk.c: 719: return bitstatus;
      00037E 81               [ 4]  833 	ret
                                    834 ;	lib/src/stm8s_clk.c: 728: void CLK_ClearITPendingBit(CLK_IT_TypeDef CLK_IT)
                                    835 ;	-----------------------------------------
                                    836 ;	 function CLK_ClearITPendingBit
                                    837 ;	-----------------------------------------
      00037F                        838 _CLK_ClearITPendingBit:
                                    839 ;	lib/src/stm8s_clk.c: 733: if (CLK_IT == (uint8_t)CLK_IT_CSSD)
      00037F 7B 03            [ 1]  840 	ld	a, (0x03, sp)
      000381 A1 0C            [ 1]  841 	cp	a, #0x0c
      000383 26 09            [ 1]  842 	jrne	00102$
                                    843 ;	lib/src/stm8s_clk.c: 736: CLK->CSSR &= (uint8_t)(~CLK_CSSR_CSSD);
      000385 AE 50 C8         [ 2]  844 	ldw	x, #0x50c8
      000388 F6               [ 1]  845 	ld	a, (x)
      000389 A4 F7            [ 1]  846 	and	a, #0xf7
      00038B F7               [ 1]  847 	ld	(x), a
      00038C 20 07            [ 2]  848 	jra	00104$
      00038E                        849 00102$:
                                    850 ;	lib/src/stm8s_clk.c: 741: CLK->SWCR &= (uint8_t)(~CLK_SWCR_SWIF);
      00038E AE 50 C5         [ 2]  851 	ldw	x, #0x50c5
      000391 F6               [ 1]  852 	ld	a, (x)
      000392 A4 F7            [ 1]  853 	and	a, #0xf7
      000394 F7               [ 1]  854 	ld	(x), a
      000395                        855 00104$:
      000395 81               [ 4]  856 	ret
                                    857 	.area CODE
      000396                        858 _HSIDivExp:
      000396 00                     859 	.db #0x00	; 0
      000397 01                     860 	.db #0x01	; 1
      000398 02                     861 	.db #0x02	; 2
      000399 03                     862 	.db #0x03	; 3
      00039A                        863 _CLKPrescTable:
      00039A 01                     864 	.db #0x01	; 1
      00039B 02                     865 	.db #0x02	; 2
      00039C 04                     866 	.db #0x04	; 4
      00039D 08                     867 	.db #0x08	; 8
      00039E 0A                     868 	.db #0x0A	; 10
      00039F 10                     869 	.db #0x10	; 16
      0003A0 14                     870 	.db #0x14	; 20
      0003A1 28                     871 	.db #0x28	; 40
                                    872 	.area INITIALIZER
                                    873 	.area CABS (ABS)
