// Seed: 3011056609
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  defparam id_6#(1'd0, 1'd0).id_7 = id_6;
  uwire id_8;
  type_12 id_9 (
      .id_0(1'b0),
      .id_1(1),
      .id_2(id_6),
      .id_3(1'd0),
      .id_4(1),
      .id_5(1 ? 1 : 1 == id_6),
      .id_6(id_3[1'b0])
  );
  always begin
  end
  logic id_10;
  assign id_8[1] = id_10;
endmodule
