// Copyright (c) Advanced Micro Devices, Inc., or its affiliates.
// SPDX-License-Identifier: MIT
/*
 * arch_target_arch_target_data.c -- bucket 0 of the C99 port of
 * rocke.core.arch.target: the frozen SSOT data, the lane-coord IR emitters,
 * and the shared lookup tables/helpers declared in
 * rocke/arch_target_internal.h.
 *
 * This file is a faithful, byte-identical translation of:
 *   - the _mfma / _wmma lane-coord closures                -> static rocke_lane_coord_fn
 *   - LayoutMap.coord                                      -> rocke_layout_map_coord
 *   - _MMA_FRAGMENT_INFO + _build_mma_op (precomputed)     -> per-op_id static
 *                                                            rocke_layout_map_t +
 *                                                            rocke_mma_op_t[] catalogs
 *   - the embedded core/arch/data/arch_specs.json          -> static
 *                                                            rocke_arch_target_t
 *                                                            singletons + registry
 *
 * The lane-coord emitters reproduce EXACTLY the index arithmetic of the Python
 * closures (same op order, same constants) so the emitted IR is byte-identical.
 * All catalog/target descriptors are static read-only storage (program-lifetime
 * borrows, mirroring the Python @lru_cache singletons); the only arena/IR use is
 * inside the layout-map emitters, which create Values in the supplied builder.
 */
#include "rocke/arch_target_internal.h"

#include <stddef.h>
#include <stdio.h>
#include <string.h>

/* =========================================================================
 * lane-coord emitters (static rocke_lane_coord_fn)
 * =========================================================================
 *
 * Each fn reproduces, op-for-op, the Python closure of the same name, emitting
 * arith.* through the builder. On a failed/NULL builder the public rocke_b_*
 * helpers are sticky no-ops returning NULL; we additionally short-circuit so the
 * out params are left NULL (matching the "no-op leaving NULLs" contract).
 */

#define ROCKE_ATI_COORD_GUARD(b, out0, out1)       \
    do                                             \
    {                                              \
        if(out0)                                   \
            *(out0) = NULL;                        \
        if(out1)                                   \
            *(out1) = NULL;                        \
        if((b) == NULL || (b)->status != ROCKE_OK) \
            return;                                \
    } while(0)

/* MFMA 16x16 src2/dst: slot i -> (m_blk * 4 + i, lane % 16). */
static void _mfma_row_col_16x16(rocke_ir_builder_t* b,
                                rocke_value_t* lane,
                                int slot,
                                rocke_value_t** out0,
                                rocke_value_t** out1)
{
    rocke_value_t *c16, *n_in_atom, *m_blk, *row;
    ROCKE_ATI_COORD_GUARD(b, out0, out1);
    c16 = rocke_b_const_i32(b, 16);
    n_in_atom = rocke_b_mod(b, lane, c16);
    m_blk = rocke_b_div(b, lane, c16);
    /* row = b.add(b.mul(m_blk, b.const_i32(4)), b.const_i32(slot)). Pin the mul
     * (with its const 4) to emit before const(slot) to match Python's
     * left-to-right arg evaluation (C call-arg order is unspecified). */
    {
        rocke_value_t* row_mul = rocke_b_mul(b, m_blk, rocke_b_const_i32(b, 4));
        row = rocke_b_add(b, row_mul, rocke_b_const_i32(b, slot));
    }
    if(out0)
        *out0 = row;
    if(out1)
        *out1 = n_in_atom;
}

/* MFMA 32x32 src2/dst row-column map:
 *   row = (slot//4)*8 + (lane//32)*4 + (slot%4), col = lane % 32. */
static void _mfma_row_col_32x32(rocke_ir_builder_t* b,
                                rocke_value_t* lane,
                                int slot,
                                rocke_value_t** out0,
                                rocke_value_t** out1)
{
    rocke_value_t *c32, *n_in_atom, *m_blk, *row;
    int rb, ri;
    ROCKE_ATI_COORD_GUARD(b, out0, out1);
    c32 = rocke_b_const_i32(b, 32);
    n_in_atom = rocke_b_mod(b, lane, c32);
    m_blk = rocke_b_div(b, lane, c32);
    rb = slot / 4;
    ri = slot % 4;
    /* row = b.add(b.add(b.const_i32(rb*8), b.mul(m_blk, b.const_i32(4))),
     *             b.const_i32(ri))
     * Python evaluates each add left-to-right: const(rb*8) first, then the mul
     * (const 4 + mul), then the inner add, then const(ri), then the outer add.
     * C call-arg order is unspecified (GCC: right-to-left); sequence into temps
     * to pin Python source-order. */
    {
        rocke_value_t* c_rb8 = rocke_b_const_i32(b, rb * 8);
        rocke_value_t* blk_mul = rocke_b_mul(b, m_blk, rocke_b_const_i32(b, 4));
        rocke_value_t* inner = rocke_b_add(b, c_rb8, blk_mul);
        row = rocke_b_add(b, inner, rocke_b_const_i32(b, ri));
    }
    if(out0)
        *out0 = row;
    if(out1)
        *out1 = n_in_atom;
}

/* MFMA 16x16x16 A operand: (lane % 16, k_blk*4 + slot). */
static void _mfma_a_16x16(rocke_ir_builder_t* b,
                          rocke_value_t* lane,
                          int slot,
                          rocke_value_t** out0,
                          rocke_value_t** out1)
{
    rocke_value_t *c16, *m_in_atom, *k_blk, *k;
    ROCKE_ATI_COORD_GUARD(b, out0, out1);
    c16 = rocke_b_const_i32(b, 16);
    m_in_atom = rocke_b_mod(b, lane, c16);
    k_blk = rocke_b_div(b, lane, c16);
    /* k = b.add(b.mul(k_blk, b.const_i32(4)), b.const_i32(slot)). Pin the mul
     * (with its const 4) to emit before const(slot) to match Python's
     * left-to-right arg evaluation (C call-arg order is unspecified). */
    {
        rocke_value_t* k_mul = rocke_b_mul(b, k_blk, rocke_b_const_i32(b, 4));
        k = rocke_b_add(b, k_mul, rocke_b_const_i32(b, slot));
    }
    if(out0)
        *out0 = m_in_atom;
    if(out1)
        *out1 = k;
}

/* MFMA 16x16x16 B operand: (k_blk*4 + slot, lane % 16). */
static void _mfma_b_16x16(rocke_ir_builder_t* b,
                          rocke_value_t* lane,
                          int slot,
                          rocke_value_t** out0,
                          rocke_value_t** out1)
{
    rocke_value_t *c16, *n_in_atom, *k_blk, *k;
    ROCKE_ATI_COORD_GUARD(b, out0, out1);
    c16 = rocke_b_const_i32(b, 16);
    n_in_atom = rocke_b_mod(b, lane, c16);
    k_blk = rocke_b_div(b, lane, c16);
    /* k = b.add(b.mul(k_blk, b.const_i32(4)), b.const_i32(slot)). Pin the mul
     * (with its const 4) to emit before const(slot) to match Python's
     * left-to-right arg evaluation (C call-arg order is unspecified). */
    {
        rocke_value_t* k_mul = rocke_b_mul(b, k_blk, rocke_b_const_i32(b, 4));
        k = rocke_b_add(b, k_mul, rocke_b_const_i32(b, slot));
    }
    if(out0)
        *out0 = k;
    if(out1)
        *out1 = n_in_atom;
}

/* MFMA 32x32x8 A operand: (lane % 32, k_blk*4 + slot). */
static void _mfma_a_32x32x8(rocke_ir_builder_t* b,
                            rocke_value_t* lane,
                            int slot,
                            rocke_value_t** out0,
                            rocke_value_t** out1)
{
    rocke_value_t *c32, *m_in_atom, *k_blk, *k;
    ROCKE_ATI_COORD_GUARD(b, out0, out1);
    c32 = rocke_b_const_i32(b, 32);
    m_in_atom = rocke_b_mod(b, lane, c32);
    k_blk = rocke_b_div(b, lane, c32);
    /* k = b.add(b.mul(k_blk, b.const_i32(4)), b.const_i32(slot)). Pin the mul
     * (with its const 4) to emit before const(slot) to match Python's
     * left-to-right arg evaluation (C call-arg order is unspecified). */
    {
        rocke_value_t* k_mul = rocke_b_mul(b, k_blk, rocke_b_const_i32(b, 4));
        k = rocke_b_add(b, k_mul, rocke_b_const_i32(b, slot));
    }
    if(out0)
        *out0 = m_in_atom;
    if(out1)
        *out1 = k;
}

/* MFMA 32x32x8 B operand: (k_blk*4 + slot, lane % 32). */
static void _mfma_b_32x32x8(rocke_ir_builder_t* b,
                            rocke_value_t* lane,
                            int slot,
                            rocke_value_t** out0,
                            rocke_value_t** out1)
{
    rocke_value_t *c32, *n_in_atom, *k_blk, *k;
    ROCKE_ATI_COORD_GUARD(b, out0, out1);
    c32 = rocke_b_const_i32(b, 32);
    n_in_atom = rocke_b_mod(b, lane, c32);
    k_blk = rocke_b_div(b, lane, c32);
    /* k = b.add(b.mul(k_blk, b.const_i32(4)), b.const_i32(slot)). Pin the mul
     * (with its const 4) to emit before const(slot) to match Python's
     * left-to-right arg evaluation (C call-arg order is unspecified). */
    {
        rocke_value_t* k_mul = rocke_b_mul(b, k_blk, rocke_b_const_i32(b, 4));
        k = rocke_b_add(b, k_mul, rocke_b_const_i32(b, slot));
    }
    if(out0)
        *out0 = k;
    if(out1)
        *out1 = n_in_atom;
}

/* MFMA 16x16x32 A operand: (lane % 16, k_blk*8 + slot). K-packed CDNA3 atom;
 * the lane's <8 x half> covers the contiguous block K=[k_blk*8 : k_blk*8+8]
 * (per MfmaAtom.f16_16x16x32, hardware-verified to 1e-3; the flat-concat
 * alternative validates only to 1e-2). */
static void _mfma_a_16x16x32(rocke_ir_builder_t* b,
                             rocke_value_t* lane,
                             int slot,
                             rocke_value_t** out0,
                             rocke_value_t** out1)
{
    rocke_value_t *c16, *m_in_atom, *k_blk, *k;
    ROCKE_ATI_COORD_GUARD(b, out0, out1);
    c16 = rocke_b_const_i32(b, 16);
    m_in_atom = rocke_b_mod(b, lane, c16);
    k_blk = rocke_b_div(b, lane, c16);
    /* k = b.add(b.mul(k_blk, b.const_i32(8)), b.const_i32(slot)). Pin the mul
     * (with its const 8) before const(slot) to match Python's left-to-right
     * arg evaluation (C call-arg order is unspecified). */
    {
        rocke_value_t* k_mul = rocke_b_mul(b, k_blk, rocke_b_const_i32(b, 8));
        k = rocke_b_add(b, k_mul, rocke_b_const_i32(b, slot));
    }
    if(out0)
        *out0 = m_in_atom;
    if(out1)
        *out1 = k;
}

/* MFMA 16x16x32 B operand: (k_blk*8 + slot, lane % 16). */
static void _mfma_b_16x16x32(rocke_ir_builder_t* b,
                             rocke_value_t* lane,
                             int slot,
                             rocke_value_t** out0,
                             rocke_value_t** out1)
{
    rocke_value_t *c16, *n_in_atom, *k_blk, *k;
    ROCKE_ATI_COORD_GUARD(b, out0, out1);
    c16 = rocke_b_const_i32(b, 16);
    n_in_atom = rocke_b_mod(b, lane, c16);
    k_blk = rocke_b_div(b, lane, c16);
    {
        rocke_value_t* k_mul = rocke_b_mul(b, k_blk, rocke_b_const_i32(b, 8));
        k = rocke_b_add(b, k_mul, rocke_b_const_i32(b, slot));
    }
    if(out0)
        *out0 = k;
    if(out1)
        *out1 = n_in_atom;
}

/* MFMA 32x32x16 A operand: (lane % 32, k_blk*8 + slot). The K=16 sibling of
 * _mfma_a_32x32x8; same CDNA3 K-packing (contiguous 8-K block per k_blk) as
 * the verified 16x16x32 atom (per MfmaAtom.f16_32x32x16). */
static void _mfma_a_32x32x16(rocke_ir_builder_t* b,
                             rocke_value_t* lane,
                             int slot,
                             rocke_value_t** out0,
                             rocke_value_t** out1)
{
    rocke_value_t *c32, *m_in_atom, *k_blk, *k;
    ROCKE_ATI_COORD_GUARD(b, out0, out1);
    c32 = rocke_b_const_i32(b, 32);
    m_in_atom = rocke_b_mod(b, lane, c32);
    k_blk = rocke_b_div(b, lane, c32);
    {
        rocke_value_t* k_mul = rocke_b_mul(b, k_blk, rocke_b_const_i32(b, 8));
        k = rocke_b_add(b, k_mul, rocke_b_const_i32(b, slot));
    }
    if(out0)
        *out0 = m_in_atom;
    if(out1)
        *out1 = k;
}

/* MFMA 32x32x16 B operand: (k_blk*8 + slot, lane % 32). */
static void _mfma_b_32x32x16(rocke_ir_builder_t* b,
                             rocke_value_t* lane,
                             int slot,
                             rocke_value_t** out0,
                             rocke_value_t** out1)
{
    rocke_value_t *c32, *n_in_atom, *k_blk, *k;
    ROCKE_ATI_COORD_GUARD(b, out0, out1);
    c32 = rocke_b_const_i32(b, 32);
    n_in_atom = rocke_b_mod(b, lane, c32);
    k_blk = rocke_b_div(b, lane, c32);
    {
        rocke_value_t* k_mul = rocke_b_mul(b, k_blk, rocke_b_const_i32(b, 8));
        k = rocke_b_add(b, k_mul, rocke_b_const_i32(b, slot));
    }
    if(out0)
        *out0 = k;
    if(out1)
        *out1 = n_in_atom;
}

/* MFMA 16x16x4 fp32 A operand (#8348): scalar float per lane.
 * (lane % 16, lane // 16); slot is always 0 (a_frag_len == 1). */
static void _mfma_a_16x16x4_f32(rocke_ir_builder_t* b,
                                rocke_value_t* lane,
                                int slot,
                                rocke_value_t** out0,
                                rocke_value_t** out1)
{
    rocke_value_t *c16, *m_in_atom, *k;
    (void)slot;
    ROCKE_ATI_COORD_GUARD(b, out0, out1);
    c16 = rocke_b_const_i32(b, 16);
    m_in_atom = rocke_b_mod(b, lane, c16);
    k = rocke_b_div(b, lane, c16);
    if(out0)
        *out0 = m_in_atom;
    if(out1)
        *out1 = k;
}

/* MFMA 16x16x4 fp32 B operand (#8348): scalar float per lane.
 * (lane // 16, lane % 16); slot is always 0 (b_frag_len == 1). */
static void _mfma_b_16x16x4_f32(rocke_ir_builder_t* b,
                                rocke_value_t* lane,
                                int slot,
                                rocke_value_t** out0,
                                rocke_value_t** out1)
{
    rocke_value_t *c16, *n_in_atom, *k;
    (void)slot;
    ROCKE_ATI_COORD_GUARD(b, out0, out1);
    c16 = rocke_b_const_i32(b, 16);
    n_in_atom = rocke_b_mod(b, lane, c16);
    k = rocke_b_div(b, lane, c16);
    if(out0)
        *out0 = k;
    if(out1)
        *out1 = n_in_atom;
}

/* MFMA 32x32x2 fp32 A operand (#8348): scalar float per lane.
 * (lane % 32, lane // 32); slot is always 0 (a_frag_len == 1). */
static void _mfma_a_32x32x2_f32(rocke_ir_builder_t* b,
                                rocke_value_t* lane,
                                int slot,
                                rocke_value_t** out0,
                                rocke_value_t** out1)
{
    rocke_value_t *c32, *m_in_atom, *k;
    (void)slot;
    ROCKE_ATI_COORD_GUARD(b, out0, out1);
    c32 = rocke_b_const_i32(b, 32);
    m_in_atom = rocke_b_mod(b, lane, c32);
    k = rocke_b_div(b, lane, c32);
    if(out0)
        *out0 = m_in_atom;
    if(out1)
        *out1 = k;
}

/* MFMA 32x32x2 fp32 B operand (#8348): scalar float per lane.
 * (lane // 32, lane % 32); slot is always 0 (b_frag_len == 1). */
static void _mfma_b_32x32x2_f32(rocke_ir_builder_t* b,
                                rocke_value_t* lane,
                                int slot,
                                rocke_value_t** out0,
                                rocke_value_t** out1)
{
    rocke_value_t *c32, *n_in_atom, *k;
    (void)slot;
    ROCKE_ATI_COORD_GUARD(b, out0, out1);
    c32 = rocke_b_const_i32(b, 32);
    n_in_atom = rocke_b_mod(b, lane, c32);
    k = rocke_b_div(b, lane, c32);
    if(out0)
        *out0 = k;
    if(out1)
        *out1 = n_in_atom;
}

/* WMMA 16x16x16 src2/dst row-column map (wave32). */
static void _wmma_row_col_16x16(rocke_ir_builder_t* b,
                                rocke_value_t* lane,
                                int slot,
                                rocke_value_t** out0,
                                rocke_value_t** out1)
{
    rocke_value_t *c16, *col, *half, *row;
    ROCKE_ATI_COORD_GUARD(b, out0, out1);
    c16 = rocke_b_const_i32(b, 16);
    col = rocke_b_mod(b, lane, c16);
    half = rocke_b_div(b, lane, c16);
    row = rocke_b_add(b, rocke_b_const_i32(b, 2 * slot), half);
    if(out0)
        *out0 = row;
    if(out1)
        *out1 = col;
}

/* WMMA 16x16x16 A operand (wave32): (lane % 16, K=slot). */
static void _wmma_a_16x16(rocke_ir_builder_t* b,
                          rocke_value_t* lane,
                          int slot,
                          rocke_value_t** out0,
                          rocke_value_t** out1)
{
    rocke_value_t *c16, *row;
    ROCKE_ATI_COORD_GUARD(b, out0, out1);
    c16 = rocke_b_const_i32(b, 16);
    row = rocke_b_mod(b, lane, c16);
    if(out0)
        *out0 = row;
    if(out1)
        *out1 = rocke_b_const_i32(b, slot);
}

/* WMMA 16x16x16 B operand (wave32): (K=slot, lane % 16). */
static void _wmma_b_16x16(rocke_ir_builder_t* b,
                          rocke_value_t* lane,
                          int slot,
                          rocke_value_t** out0,
                          rocke_value_t** out1)
{
    rocke_value_t *c16, *col;
    ROCKE_ATI_COORD_GUARD(b, out0, out1);
    c16 = rocke_b_const_i32(b, 16);
    col = rocke_b_mod(b, lane, c16);
    if(out0)
        *out0 = rocke_b_const_i32(b, slot);
    if(out1)
        *out1 = col;
}

/* iu8 WMMA A operand (wave32): (lane % 16, k_base = 4*slot). */
static void _wmma_a_16x16_iu8(rocke_ir_builder_t* b,
                              rocke_value_t* lane,
                              int slot,
                              rocke_value_t** out0,
                              rocke_value_t** out1)
{
    rocke_value_t *c16, *row;
    ROCKE_ATI_COORD_GUARD(b, out0, out1);
    c16 = rocke_b_const_i32(b, 16);
    row = rocke_b_mod(b, lane, c16);
    if(out0)
        *out0 = row;
    if(out1)
        *out1 = rocke_b_const_i32(b, 4 * slot);
}

/* iu8 WMMA B operand (wave32): (k_base = 4*slot, lane % 16). */
static void _wmma_b_16x16_iu8(rocke_ir_builder_t* b,
                              rocke_value_t* lane,
                              int slot,
                              rocke_value_t** out0,
                              rocke_value_t** out1)
{
    rocke_value_t *c16, *col;
    ROCKE_ATI_COORD_GUARD(b, out0, out1);
    c16 = rocke_b_const_i32(b, 16);
    col = rocke_b_mod(b, lane, c16);
    if(out0)
        *out0 = rocke_b_const_i32(b, 4 * slot);
    if(out1)
        *out1 = col;
}

/* iu4 WMMA A operand (wave32): (lane % 16, k_base = 8*slot). */
static void _wmma_a_16x16_iu4(rocke_ir_builder_t* b,
                              rocke_value_t* lane,
                              int slot,
                              rocke_value_t** out0,
                              rocke_value_t** out1)
{
    rocke_value_t *c16, *row;
    ROCKE_ATI_COORD_GUARD(b, out0, out1);
    c16 = rocke_b_const_i32(b, 16);
    row = rocke_b_mod(b, lane, c16);
    if(out0)
        *out0 = row;
    if(out1)
        *out1 = rocke_b_const_i32(b, 8 * slot);
}

/* iu4 WMMA B operand (wave32): (k_base = 8*slot, lane % 16). */
static void _wmma_b_16x16_iu4(rocke_ir_builder_t* b,
                              rocke_value_t* lane,
                              int slot,
                              rocke_value_t** out0,
                              rocke_value_t** out1)
{
    rocke_value_t *c16, *col;
    ROCKE_ATI_COORD_GUARD(b, out0, out1);
    c16 = rocke_b_const_i32(b, 16);
    col = rocke_b_mod(b, lane, c16);
    if(out0)
        *out0 = rocke_b_const_i32(b, 8 * slot);
    if(out1)
        *out1 = col;
}

/* RDNA4 WMMA 16x16x16 src2/dst row-column map (wave32). */
static void _wmma_gfx12_row_col_16x16(rocke_ir_builder_t* b,
                                      rocke_value_t* lane,
                                      int slot,
                                      rocke_value_t** out0,
                                      rocke_value_t** out1)
{
    rocke_value_t *c16, *col, *half, *row;
    ROCKE_ATI_COORD_GUARD(b, out0, out1);
    c16 = rocke_b_const_i32(b, 16);
    col = rocke_b_mod(b, lane, c16);
    half = rocke_b_div(b, lane, c16);
    /* row = b.add(b.mul(half, b.const_i32(8)), b.const_i32(slot)). Python
     * evaluates the add's args left-to-right (the mul, with its const 8, emits
     * BEFORE const(slot)). C call-arg order is unspecified (GCC: right-to-left),
     * which would emit const(slot) first and shift later SSA names. Hoist the
     * mul into a temp to pin Python source-order. */
    {
        rocke_value_t* row_mul = rocke_b_mul(b, half, rocke_b_const_i32(b, 8));
        row = rocke_b_add(b, row_mul, rocke_b_const_i32(b, slot));
    }
    if(out0)
        *out0 = row;
    if(out1)
        *out1 = col;
}

/* RDNA4 WMMA 16x16x16 A operand (wave32): (lane % 16, (lane//16)*8 + slot). */
static void _wmma_gfx12_a_16x16(rocke_ir_builder_t* b,
                                rocke_value_t* lane,
                                int slot,
                                rocke_value_t** out0,
                                rocke_value_t** out1)
{
    rocke_value_t *c16, *row, *k_half, *k;
    ROCKE_ATI_COORD_GUARD(b, out0, out1);
    c16 = rocke_b_const_i32(b, 16);
    row = rocke_b_mod(b, lane, c16);
    k_half = rocke_b_div(b, lane, c16);
    /* k = b.add(b.mul(k_half, b.const_i32(8)), b.const_i32(slot)). Pin the mul
     * (with its const 8) to emit before const(slot) to match Python's
     * left-to-right arg evaluation (C call-arg order is unspecified). */
    {
        rocke_value_t* k_mul = rocke_b_mul(b, k_half, rocke_b_const_i32(b, 8));
        k = rocke_b_add(b, k_mul, rocke_b_const_i32(b, slot));
    }
    if(out0)
        *out0 = row;
    if(out1)
        *out1 = k;
}

/* RDNA4 WMMA 16x16x16 B operand (wave32): ((lane//16)*8 + slot, lane % 16). */
static void _wmma_gfx12_b_16x16(rocke_ir_builder_t* b,
                                rocke_value_t* lane,
                                int slot,
                                rocke_value_t** out0,
                                rocke_value_t** out1)
{
    rocke_value_t *c16, *col, *k_half, *k;
    ROCKE_ATI_COORD_GUARD(b, out0, out1);
    c16 = rocke_b_const_i32(b, 16);
    col = rocke_b_mod(b, lane, c16);
    k_half = rocke_b_div(b, lane, c16);
    /* k = b.add(b.mul(k_half, b.const_i32(8)), b.const_i32(slot)). Pin the mul
     * (with its const 8) to emit before const(slot) to match Python's
     * left-to-right arg evaluation (C call-arg order is unspecified). */
    {
        rocke_value_t* k_mul = rocke_b_mul(b, k_half, rocke_b_const_i32(b, 8));
        k = rocke_b_add(b, k_mul, rocke_b_const_i32(b, slot));
    }
    if(out0)
        *out0 = k;
    if(out1)
        *out1 = col;
}

/* =========================================================================
 * LayoutMap.coord -> rocke_layout_map_coord
 * =========================================================================*/

bool rocke_layout_map_coord(const rocke_layout_map_t* m,
                            rocke_ir_builder_t* b,
                            rocke_value_t* lane,
                            int slot,
                            rocke_value_t** out0,
                            rocke_value_t** out1)
{
    if(out0)
        *out0 = NULL;
    if(out1)
        *out1 = NULL;
    if(m == NULL || m->fn == NULL)
    {
        return false;
    }
    /* Python LayoutMap.coord: ValueError if not (0 <= slot < frag_len). */
    if(!(slot >= 0 && slot < m->frag_len))
    {
        if(b != NULL)
        {
            const char* role_txt = (m->role == ROCKE_MMA_ROLE_SRC0)         ? "src0"
                                   : (m->role == ROCKE_MMA_ROLE_SRC1)       ? "src1"
                                   : (m->role == ROCKE_MMA_ROLE_SRC2)       ? "src2"
                                   : (m->role == ROCKE_MMA_ROLE_SCALE_SRC0) ? "scale_src0"
                                   : (m->role == ROCKE_MMA_ROLE_SCALE_SRC1) ? "scale_src1"
                                                                            : "dst";
            b->status = ROCKE_ERR_VALUE;
            snprintf(b->err,
                     ROCKE_ERR_MSG_CAP,
                     "fragment slot %d out of range [0, %d) for '%s' layout map",
                     slot,
                     m->frag_len,
                     role_txt);
        }
        return false;
    }
    m->fn(b, lane, slot, out0, out1);
    if(b != NULL && b->status != ROCKE_OK)
    {
        return false;
    }
    return true;
}

/* Scale slots describe logical K groups; both half-waves duplicate them. */
static void _wmma_gfx1250_a_scale(rocke_ir_builder_t* b,
                                  rocke_value_t* lane,
                                  int slot,
                                  rocke_value_t** out0,
                                  rocke_value_t** out1)
{
    ROCKE_ATI_COORD_GUARD(b, out0, out1);
    rocke_value_t* c16 = rocke_b_const_i32(b, 16);
    rocke_value_t* row = rocke_b_mod(b, lane, c16);
    rocke_value_t* group = rocke_b_const_i32(b, slot);
    if(out0)
        *out0 = row;
    if(out1)
        *out1 = group;
}

static void _wmma_gfx1250_b_scale(rocke_ir_builder_t* b,
                                  rocke_value_t* lane,
                                  int slot,
                                  rocke_value_t** out0,
                                  rocke_value_t** out1)
{
    ROCKE_ATI_COORD_GUARD(b, out0, out1);
    rocke_value_t* c16 = rocke_b_const_i32(b, 16);
    rocke_value_t* col = rocke_b_mod(b, lane, c16);
    rocke_value_t* group = rocke_b_const_i32(b, slot);
    if(out0)
        *out0 = group;
    if(out1)
        *out1 = col;
}

/* =========================================================================
 * Per-op_id LayoutMap statics (the precomputed _build_mma_op output)
 * =========================================================================
 *
 * In Python _build_mma_op constructs, for each catalog row, up to four
 * LayoutMap instances from the op_id's _FragInfo (role + frag_len + wave_size +
 * fn). Because the maps depend ONLY on op_id (not on the per-arch row), we define
 * one static set of LayoutMaps per op_id here and point every arch's catalog rows
 * at them. A map is omitted (left NULL) when the _FragInfo has no fn for that
 * role or a zero frag_len (the `_mk(...) is None` case).
 *
 * Private names, declaration order, stored roles, and catalog positions all use
 * the canonical src0/src1/src2/dst machine operand order. Only op_ids with at
 * least one verified map need descriptors; the rest carry NULL layout pointers
 * in the catalog directly.
 */

static const rocke_layout_map_t lm_wmma_scale_k32_a
    = {ROCKE_MMA_ROLE_SCALE_SRC0, 4, 32, _wmma_gfx1250_a_scale};
static const rocke_layout_map_t lm_wmma_scale_k32_b
    = {ROCKE_MMA_ROLE_SCALE_SRC1, 4, 32, _wmma_gfx1250_b_scale};
static const rocke_layout_map_t lm_wmma_scale_k16_a
    = {ROCKE_MMA_ROLE_SCALE_SRC0, 8, 32, _wmma_gfx1250_a_scale};
static const rocke_layout_map_t lm_wmma_scale_k16_b
    = {ROCKE_MMA_ROLE_SCALE_SRC1, 8, 32, _wmma_gfx1250_b_scale};

/* --- mfma_f32_16x16x16_f16 / _bf16: src0/src1/src2/dst (frag 4/4/4/4, wave64) --- */
static const rocke_layout_map_t lm_mfma_16x16x16_src0 = {ROCKE_MMA_ROLE_SRC0, 4, 64, _mfma_a_16x16};
static const rocke_layout_map_t lm_mfma_16x16x16_src1 = {ROCKE_MMA_ROLE_SRC1, 4, 64, _mfma_b_16x16};
static const rocke_layout_map_t lm_mfma_16x16x16_src2
    = {ROCKE_MMA_ROLE_SRC2, 4, 64, _mfma_row_col_16x16};
static const rocke_layout_map_t lm_mfma_16x16x16_dst
    = {ROCKE_MMA_ROLE_DST, 4, 64, _mfma_row_col_16x16};

/* --- mfma_f32_16x16x32_{f16,bf16,fp8,bf8}: src0/src1/src2/dst (frag 8/8/4/4, wave64).
 * fp8/bf8 share the f16 operand lane layout (same a_per_lane=8, K-packing). --- */
static const rocke_layout_map_t lm_mfma_16x16x32_src0
    = {ROCKE_MMA_ROLE_SRC0, 8, 64, _mfma_a_16x16x32};
static const rocke_layout_map_t lm_mfma_16x16x32_src1
    = {ROCKE_MMA_ROLE_SRC1, 8, 64, _mfma_b_16x16x32};
static const rocke_layout_map_t lm_mfma_16x16x32_src2
    = {ROCKE_MMA_ROLE_SRC2, 4, 64, _mfma_row_col_16x16};
static const rocke_layout_map_t lm_mfma_16x16x32_dst
    = {ROCKE_MMA_ROLE_DST, 4, 64, _mfma_row_col_16x16};

/* --- mfma_f32_32x32x8_f16: src0/src1/src2/dst (frag 4/4/16/16, wave64) --- */
static const rocke_layout_map_t lm_mfma_32x32x8_src0
    = {ROCKE_MMA_ROLE_SRC0, 4, 64, _mfma_a_32x32x8};
static const rocke_layout_map_t lm_mfma_32x32x8_src1
    = {ROCKE_MMA_ROLE_SRC1, 4, 64, _mfma_b_32x32x8};
static const rocke_layout_map_t lm_mfma_32x32x8_src2
    = {ROCKE_MMA_ROLE_SRC2, 16, 64, _mfma_row_col_32x32};
static const rocke_layout_map_t lm_mfma_32x32x8_dst
    = {ROCKE_MMA_ROLE_DST, 16, 64, _mfma_row_col_32x32};

/* --- mfma_f32_32x32x16_{f16,bf16,fp8,bf8}: src0/src1/src2/dst (frag 8/8/16/16, wave64).
 * fp8/bf8 share the f16 operand lane layout (same a_per_lane=8, K-packing). --- */
static const rocke_layout_map_t lm_mfma_32x32x16_src0
    = {ROCKE_MMA_ROLE_SRC0, 8, 64, _mfma_a_32x32x16};
static const rocke_layout_map_t lm_mfma_32x32x16_src1
    = {ROCKE_MMA_ROLE_SRC1, 8, 64, _mfma_b_32x32x16};
static const rocke_layout_map_t lm_mfma_32x32x16_src2
    = {ROCKE_MMA_ROLE_SRC2, 16, 64, _mfma_row_col_32x32};
static const rocke_layout_map_t lm_mfma_32x32x16_dst
    = {ROCKE_MMA_ROLE_DST, 16, 64, _mfma_row_col_32x32};

static void _mfma_a_16x16x8_xf32(
    rocke_ir_builder_t* b, rocke_value_t* lane, int slot, rocke_value_t** c0, rocke_value_t** c1)
{
    rocke_value_t* c = rocke_b_const_i32(b, 16);
    rocke_value_t* axis = rocke_b_mod(b, lane, c);
    rocke_value_t* group = rocke_b_div(b, lane, c);
    rocke_value_t* two = rocke_b_const_i32(b, 2);
    rocke_value_t* base = rocke_b_mul(b, group, two);
    rocke_value_t* index = rocke_b_const_i32(b, slot);
    rocke_value_t* k = rocke_b_add(b, base, index);
    *c0 = axis;
    *c1 = k;
}

static void _mfma_b_16x16x8_xf32(
    rocke_ir_builder_t* b, rocke_value_t* lane, int slot, rocke_value_t** c0, rocke_value_t** c1)
{
    rocke_value_t* c = rocke_b_const_i32(b, 16);
    rocke_value_t* axis = rocke_b_mod(b, lane, c);
    rocke_value_t* group = rocke_b_div(b, lane, c);
    rocke_value_t* two = rocke_b_const_i32(b, 2);
    rocke_value_t* base = rocke_b_mul(b, group, two);
    rocke_value_t* index = rocke_b_const_i32(b, slot);
    rocke_value_t* k = rocke_b_add(b, base, index);
    *c0 = k;
    *c1 = axis;
}

static void _mfma_a_32x32x4_xf32(
    rocke_ir_builder_t* b, rocke_value_t* lane, int slot, rocke_value_t** c0, rocke_value_t** c1)
{
    rocke_value_t* c = rocke_b_const_i32(b, 32);
    rocke_value_t* axis = rocke_b_mod(b, lane, c);
    rocke_value_t* group = rocke_b_div(b, lane, c);
    rocke_value_t* two = rocke_b_const_i32(b, 2);
    rocke_value_t* base = rocke_b_mul(b, group, two);
    rocke_value_t* index = rocke_b_const_i32(b, slot);
    rocke_value_t* k = rocke_b_add(b, base, index);
    *c0 = axis;
    *c1 = k;
}

static void _mfma_b_32x32x4_xf32(
    rocke_ir_builder_t* b, rocke_value_t* lane, int slot, rocke_value_t** c0, rocke_value_t** c1)
{
    rocke_value_t* c = rocke_b_const_i32(b, 32);
    rocke_value_t* axis = rocke_b_mod(b, lane, c);
    rocke_value_t* group = rocke_b_div(b, lane, c);
    rocke_value_t* two = rocke_b_const_i32(b, 2);
    rocke_value_t* base = rocke_b_mul(b, group, two);
    rocke_value_t* index = rocke_b_const_i32(b, slot);
    rocke_value_t* k = rocke_b_add(b, base, index);
    *c0 = k;
    *c1 = axis;
}

static const rocke_layout_map_t lm_xf32_16_src0
    = {ROCKE_MMA_ROLE_SRC0, 2, 64, _mfma_a_16x16x8_xf32};
static const rocke_layout_map_t lm_xf32_16_src1
    = {ROCKE_MMA_ROLE_SRC1, 2, 64, _mfma_b_16x16x8_xf32};
static const rocke_layout_map_t lm_xf32_32_src0
    = {ROCKE_MMA_ROLE_SRC0, 2, 64, _mfma_a_32x32x4_xf32};
static const rocke_layout_map_t lm_xf32_32_src1
    = {ROCKE_MMA_ROLE_SRC1, 2, 64, _mfma_b_32x32x4_xf32};

/* --- mfma_f32_16x16x4_f32: src0/src1/src2/dst (frag 1/1/4/4, wave64) --- */
static const rocke_layout_map_t lm_mfma_16x16x4_f32_src0
    = {ROCKE_MMA_ROLE_SRC0, 1, 64, _mfma_a_16x16x4_f32};
static const rocke_layout_map_t lm_mfma_16x16x4_f32_src1
    = {ROCKE_MMA_ROLE_SRC1, 1, 64, _mfma_b_16x16x4_f32};
static const rocke_layout_map_t lm_mfma_16x16x4_f32_src2
    = {ROCKE_MMA_ROLE_SRC2, 4, 64, _mfma_row_col_16x16};
static const rocke_layout_map_t lm_mfma_16x16x4_f32_dst
    = {ROCKE_MMA_ROLE_DST, 4, 64, _mfma_row_col_16x16};

/* --- mfma_f32_32x32x2_f32: src0/src1/src2/dst (frag 1/1/16/16, wave64) --- */
static const rocke_layout_map_t lm_mfma_32x32x2_f32_src0
    = {ROCKE_MMA_ROLE_SRC0, 1, 64, _mfma_a_32x32x2_f32};
static const rocke_layout_map_t lm_mfma_32x32x2_f32_src1
    = {ROCKE_MMA_ROLE_SRC1, 1, 64, _mfma_b_32x32x2_f32};
static const rocke_layout_map_t lm_mfma_32x32x2_f32_src2
    = {ROCKE_MMA_ROLE_SRC2, 16, 64, _mfma_row_col_32x32};
static const rocke_layout_map_t lm_mfma_32x32x2_f32_dst
    = {ROCKE_MMA_ROLE_DST, 16, 64, _mfma_row_col_32x32};

/* --- wmma_f32_16x16x16_{f16,bf16}: src0/src1/src2/dst (frag 16/16/8/8, wave32) --- */
static const rocke_layout_map_t lm_wmma_16x16x16_src0
    = {ROCKE_MMA_ROLE_SRC0, 16, 32, _wmma_a_16x16};
static const rocke_layout_map_t lm_wmma_16x16x16_src1
    = {ROCKE_MMA_ROLE_SRC1, 16, 32, _wmma_b_16x16};
static const rocke_layout_map_t lm_wmma_16x16x16_src2
    = {ROCKE_MMA_ROLE_SRC2, 8, 32, _wmma_row_col_16x16};
static const rocke_layout_map_t lm_wmma_16x16x16_dst
    = {ROCKE_MMA_ROLE_DST, 8, 32, _wmma_row_col_16x16};

/* --- wmma_i32_16x16x16_iu8: src0/src1/src2/dst (frag 4/4/8/8, wave32) --- */
static const rocke_layout_map_t lm_wmma_iu8_src0 = {ROCKE_MMA_ROLE_SRC0, 4, 32, _wmma_a_16x16_iu8};
static const rocke_layout_map_t lm_wmma_iu8_src1 = {ROCKE_MMA_ROLE_SRC1, 4, 32, _wmma_b_16x16_iu8};
static const rocke_layout_map_t lm_wmma_iu8_src2
    = {ROCKE_MMA_ROLE_SRC2, 8, 32, _wmma_row_col_16x16};
static const rocke_layout_map_t lm_wmma_iu8_dst = {ROCKE_MMA_ROLE_DST, 8, 32, _wmma_row_col_16x16};

/* --- wmma_i32_16x16x16_iu4: src0/src1/src2/dst (frag 2/2/8/8, wave32) --- */
static const rocke_layout_map_t lm_wmma_iu4_src0 = {ROCKE_MMA_ROLE_SRC0, 2, 32, _wmma_a_16x16_iu4};
static const rocke_layout_map_t lm_wmma_iu4_src1 = {ROCKE_MMA_ROLE_SRC1, 2, 32, _wmma_b_16x16_iu4};
static const rocke_layout_map_t lm_wmma_iu4_src2
    = {ROCKE_MMA_ROLE_SRC2, 8, 32, _wmma_row_col_16x16};
static const rocke_layout_map_t lm_wmma_iu4_dst = {ROCKE_MMA_ROLE_DST, 8, 32, _wmma_row_col_16x16};

/* --- wmma_gfx12_f32_16x16x16_{f16,bf16}: src0/src1/src2/dst (frag 8/8/8/8, wave32) --- */
static const rocke_layout_map_t lm_wmma_gfx12_src0
    = {ROCKE_MMA_ROLE_SRC0, 8, 32, _wmma_gfx12_a_16x16};
static const rocke_layout_map_t lm_wmma_gfx12_src1
    = {ROCKE_MMA_ROLE_SRC1, 8, 32, _wmma_gfx12_b_16x16};
static const rocke_layout_map_t lm_wmma_gfx12_src2
    = {ROCKE_MMA_ROLE_SRC2, 8, 32, _wmma_gfx12_row_col_16x16};
static const rocke_layout_map_t lm_wmma_gfx12_dst
    = {ROCKE_MMA_ROLE_DST, 8, 32, _wmma_gfx12_row_col_16x16};

/* gfx1250 WMMA 16x16x4 fp32 A operand (wave32): kABKLane=2, kAK1PerLane=2.
 * row = lane / 2  (M index 0..15);  K = (lane % 2) * 2 + slot  (slot in {0,1}).
 * Mirrors _wmma_gfx1250_a_16x16x4_f32 in target.py. */
static void _wmma_gfx1250_a_16x16x4_f32(rocke_ir_builder_t* b,
                                        rocke_value_t* lane,
                                        int slot,
                                        rocke_value_t** out0,
                                        rocke_value_t** out1)
{
    rocke_value_t *c2, *row, *k_lane, *k;
    ROCKE_ATI_COORD_GUARD(b, out0, out1);
    c2 = rocke_b_const_i32(b, 2);
    row = rocke_b_div(b, lane, c2);
    k_lane = rocke_b_mod(b, lane, c2);
    k = rocke_b_add(b, rocke_b_mul(b, k_lane, c2), rocke_b_const_i32(b, slot));
    if(out0)
        *out0 = row;
    if(out1)
        *out1 = k;
}

/* gfx1250 WMMA 16x16x4 fp32 B operand (wave32): col = lane / 2, K = (lane % 2) * 2 + slot. */
static void _wmma_gfx1250_b_16x16x4_f32(rocke_ir_builder_t* b,
                                        rocke_value_t* lane,
                                        int slot,
                                        rocke_value_t** out0,
                                        rocke_value_t** out1)
{
    rocke_value_t *c2, *col, *k_lane, *k;
    ROCKE_ATI_COORD_GUARD(b, out0, out1);
    c2 = rocke_b_const_i32(b, 2);
    col = rocke_b_div(b, lane, c2);
    k_lane = rocke_b_mod(b, lane, c2);
    k = rocke_b_add(b, rocke_b_mul(b, k_lane, c2), rocke_b_const_i32(b, slot));
    if(out0)
        *out0 = k;
    if(out1)
        *out1 = col;
}

/* --- wmma_gfx1250_f32_16x16x4_f32: src0/src1 plus shared gfx12 src2/dst maps --- */
static const rocke_layout_map_t lm_wmma_gfx1250_f32_src0
    = {ROCKE_MMA_ROLE_SRC0, 2, 32, _wmma_gfx1250_a_16x16x4_f32};
static const rocke_layout_map_t lm_wmma_gfx1250_f32_src1
    = {ROCKE_MMA_ROLE_SRC1, 2, 32, _wmma_gfx1250_b_16x16x4_f32};

/* gfx1250 WMMA 16x16x32 A operand (wave32): row = lane % 16,
 * k = (lane / 16) * 16 + slot  (slot in 0..15, a_frag_len=16).
 * Mirrors _wmma_gfx1250_a_16x16x32 in target.py. */
static void _wmma_gfx1250_a_16x16x32(rocke_ir_builder_t* b,
                                     rocke_value_t* lane,
                                     int slot,
                                     rocke_value_t** out0,
                                     rocke_value_t** out1)
{
    rocke_value_t *c16, *row, *k_half, *k;
    ROCKE_ATI_COORD_GUARD(b, out0, out1);
    c16 = rocke_b_const_i32(b, 16);
    row = rocke_b_mod(b, lane, c16);
    k_half = rocke_b_div(b, lane, c16);
    {
        rocke_value_t* k_mul = rocke_b_mul(b, k_half, rocke_b_const_i32(b, 16));
        k = rocke_b_add(b, k_mul, rocke_b_const_i32(b, slot));
    }
    if(out0)
        *out0 = row;
    if(out1)
        *out1 = k;
}

/* gfx1250 WMMA 16x16x32 B operand (wave32): k = (lane / 16) * 16 + slot,
 * col = lane % 16  (slot in 0..15, b_frag_len=16).
 * Mirrors _wmma_gfx1250_b_16x16x32 in target.py. */
static void _wmma_gfx1250_b_16x16x32(rocke_ir_builder_t* b,
                                     rocke_value_t* lane,
                                     int slot,
                                     rocke_value_t** out0,
                                     rocke_value_t** out1)
{
    rocke_value_t *c16, *col, *k_half, *k;
    ROCKE_ATI_COORD_GUARD(b, out0, out1);
    c16 = rocke_b_const_i32(b, 16);
    col = rocke_b_mod(b, lane, c16);
    k_half = rocke_b_div(b, lane, c16);
    {
        rocke_value_t* k_mul = rocke_b_mul(b, k_half, rocke_b_const_i32(b, 16));
        k = rocke_b_add(b, k_mul, rocke_b_const_i32(b, slot));
    }
    if(out0)
        *out0 = k;
    if(out1)
        *out1 = col;
}

/* --- wmma_gfx1250_f32_16x16x32_{f16,bf16}: src0/src1 plus shared gfx12 src2/dst maps --- */
static const rocke_layout_map_t lm_wmma_gfx1250_32_src0
    = {ROCKE_MMA_ROLE_SRC0, 16, 32, _wmma_gfx1250_a_16x16x32};
static const rocke_layout_map_t lm_wmma_gfx1250_32_src1
    = {ROCKE_MMA_ROLE_SRC1, 16, 32, _wmma_gfx1250_b_16x16x32};

/* =========================================================================
 * op_id -> dst fragment length (the dst.frag_len projection of
 * target.py::_MMA_FRAGMENT_INFO).
 * =========================================================================
 *
 * This is the arch SSOT that rocke.core.ir.IRBuilder.mma (rocke_b_mma) consults
 * to size a tile.mma result vector from a bare op_id string; the ir bucket keeps
 * no private copy. It mirrors _MMA_FRAGMENT_INFO's dst.frag_len exactly.
 * Only atoms this engine can emit are listed: this table mirrors the Python SSOT
 * including the gfx1250 WMMA atoms.
 *
 * `ati` = arch-target internal (see arch_target_internal.h): the naming prefix
 * reserved for storage private to this arch-target port, kept out of the public
 * rocke_ / rocke_arch_ namespace. This table is file-local static (only
 * rocke_arch_mma_dst_frag_len below reads it), so it is not extern'd in the
 * internal header like the cross-bucket rocke_ati_ symbols are.
 *
 * NOTE (drift): this is still a hand-maintained mirror of the Python
 * _MMA_FRAGMENT_INFO dst.frag_len values, not generated from them.
 * TODO: codegen this table from the Python SSOT (_MMA_FRAGMENT_INFO) at build
 * time so the two engines share a single source of truth. Until then there is
 * no direct mirror-agreement test; each side's frag lengths are pinned
 * independently -- C via tests/core/mma_frag_ssot.cpp (rocke_b_mma) and Python
 * via tests/core/test_mma_frag_tables.py (_MMA_FRAGMENT_INFO) -- and the
 * byte-identity gate (tools/check_byte_identity.py) catches any cross-engine
 * dst-fragment drift, since a wrong length changes the emitted tile.mma result
 * vector width.
 */
typedef struct rocke_ati_mma_frag_row
{
    const char* op_id;
    int dst_frag_len;
} rocke_ati_mma_frag_row_t;

/* Layout guard for the rocke_arch_mma_dst_frag_len lookup below, which derives its
 * row count from sizeof(table)/sizeof(row). That division is exact for any
 * element size, so padding of rocke_ati_mma_frag_row_t (12 bytes of data padded
 * out to 16 for op_id's 8-byte alignment) cannot desync the count. These asserts
 * pin the field order so a future reorder/resize is caught at compile time. */
static_assert(offsetof(rocke_ati_mma_frag_row_t, op_id) == 0,
              "op_id must be the first field of rocke_ati_mma_frag_row_t");
static_assert(offsetof(rocke_ati_mma_frag_row_t, dst_frag_len) == sizeof(const char*),
              "dst_frag_len must immediately follow op_id (no leading padding)");

static const rocke_ati_mma_frag_row_t rocke_ati_mma_frag[] = {
    {"mfma_f32_32x32x4_xf32", 16},
    {"mfma_f32_16x16x8_xf32", 4},
    /* --- MFMA fp32 (wave64) --- */
    {"mfma_f32_16x16x4_f32", 4},
    {"mfma_f32_32x32x2_f32", 16},
    /* --- MFMA f16 (wave64) --- */
    {"mfma_f32_16x16x16_f16", 4},
    {"mfma_f32_16x16x32_f16", 4},
    {"mfma_f32_32x32x8_f16", 16},
    {"mfma_f32_32x32x16_f16", 16},
    {"mfma_f32_4x4x4_f16", 4},
    /* --- MFMA bf16 (wave64) --- */
    {"mfma_f32_16x16x16_bf16", 4},
    {"mfma_f32_16x16x32_bf16", 4},
    {"mfma_f32_32x32x8_bf16", 16},
    {"mfma_f32_32x32x16_bf16", 16},
    /* --- MFMA fp8 / bf8 (wave64) --- */
    {"mfma_f32_16x16x32_fp8", 4},
    {"mfma_f32_16x16x32_bf8", 4},
    {"mfma_f32_32x32x16_fp8", 16},
    {"mfma_f32_32x32x16_bf8", 16},
    /* --- MFMA MX (wave64), frag lengths only --- */
    {"mfma_f32_16x16x128_fp4", 4},
    {"mfma_f32_16x16x96_fp6", 4},
    {"mfma_f32_16x16x128_fp8", 4},
    {"mfma_scale_f32_16x16x128_f8f6f4", 4},
    /* --- WMMA f16 / bf16 (wave32, RDNA) --- */
    {"wmma_f32_16x16x16_f16", 8},
    {"wmma_f32_16x16x16_bf16", 8},
    /* --- WMMA iu8 / iu4 (wave32, RDNA3/3.5) --- */
    {"wmma_i32_16x16x16_iu8", 8},
    {"wmma_i32_16x16x16_iu4", 8},
    /* --- WMMA f16 / bf16 (wave32, RDNA4 / gfx12) --- */
    {"wmma_gfx12_f32_16x16x16_f16", 8},
    {"wmma_gfx12_f32_16x16x16_bf16", 8},
    /* --- WMMA fp32 / f16 / bf16 / fp8 / bf8 (wave32, gfx1250 CDNA) --- */
    {"wmma_gfx1250_f32_16x16x4_f32", 8},
    {"wmma_gfx1250_f32_16x16x32_f16", 8},
    {"wmma_gfx1250_f32_16x16x32_bf16", 8},
    {"wmma_gfx1250_f32_16x16x64_fp8_fp8", 8},
    {"wmma_gfx1250_f32_16x16x64_fp8_bf8", 8},
    {"wmma_gfx1250_f32_16x16x64_bf8_fp8", 8},
    {"wmma_gfx1250_f32_16x16x64_bf8_bf8", 8},
    {"wmma_gfx1250_f32_16x16x128_fp8_fp8_scale_e8m0_e8m0_k32", 8},
    {"wmma_gfx1250_f32_16x16x128_fp4_fp4_scale_e8m0_e8m0_k32", 8},
    {"wmma_gfx1250_f32_16x16x128_fp6_fp6_scale_e8m0_e8m0_k32", 8},
    {"wmma_gfx1250_f32_16x16x128_bf6_bf6_scale_e8m0_e8m0_k32", 8},
    {"wmma_gfx1250_f32_16x16x128_bf8_bf8_scale_e8m0_e8m0_k32", 8},
    {"wmma_gfx1250_f32_16x16x128_fp8_fp8_scale_e8m0_e8m0_k16", 8},
    {"wmma_gfx1250_f32_16x16x128_fp4_fp4_scale_e8m0_e8m0_k16", 8},
    {"wmma_gfx1250_f32_16x16x128_fp6_fp6_scale_e8m0_e8m0_k16", 8},
    {"wmma_gfx1250_f32_16x16x128_bf6_bf6_scale_e8m0_e8m0_k16", 8},
    {"wmma_gfx1250_f32_16x16x128_bf8_bf8_scale_e8m0_e8m0_k16", 8},
};

int rocke_arch_mma_dst_frag_len(const char* op_id)
{
    size_t i;
    if(!op_id)
    {
        return 0;
    }
    for(i = 0; i < sizeof(rocke_ati_mma_frag) / sizeof(rocke_ati_mma_frag[0]); ++i)
    {
        if(strcmp(rocke_ati_mma_frag[i].op_id, op_id) == 0)
        {
            return rocke_ati_mma_frag[i].dst_frag_len;
        }
    }
    return 0; /* unknown atom: the zero-length _frag_info fallback */
}

/* =========================================================================
 * Per-arch rocke_mma_op_t[] catalogs (the embedded arch_specs.json mma rows,
 * enriched with frag lengths + layout-map pointers, mirroring _build_mma_op).
 * =========================================================================
 *
 * Frag lengths come from _MMA_FRAGMENT_INFO[op_id]; op_ids absent from that
 * table carry zero fragment lengths and NULL maps. dtype fields hold the normalised
 * (canonical) catalog keys (interned strings from k_dtype_aliases), exactly as
 * normalize_dtype() would produce for each indexed src and dst.
 *
 * Field order of rocke_mma_op_t:
 *   family, srcs[0], srcs[1], srcs[2], dst, m, n, k, op_id, wave_size.
 * Each source stores dtype, frag_len, layout, optional scale value dtype, and
 * scale block size along K (zero when unscaled); dst stores dtype, frag_len,
 * and layout. Scale value dtype is independent of the packed register carrier.
 *
 * Low-bit spellings normalize to explicit exponent/mantissa catalog keys.
 */

/* ----------------------------- gfx90a (CDNA2) ---------------------------- */
/* MI200 (Aldebaran): wave64, 64 KB LDS, no async_lds, no fp8/bf8 native MFMA.
 * bf16 32x32x8 is hardware-supported (same MFMA atom dimensions as fp16 32x32x8;
 * bf16 arrived in CDNA2 with the same layout maps as fp16 for those shapes). */
static const rocke_mma_op_t k_mma_gfx90a[] = {
    {"mma",
     {{"fp16", 4, &lm_mfma_16x16x16_src0},
      {"fp16", 4, &lm_mfma_16x16x16_src1},
      {"fp32", 4, &lm_mfma_16x16x16_src2}},
     {"fp32", 4, &lm_mfma_16x16x16_dst},
     16,
     16,
     16,
     "mfma_f32_16x16x16_f16",
     64},
    {"mma",
     {{"fp16", 4, &lm_mfma_32x32x8_src0},
      {"fp16", 4, &lm_mfma_32x32x8_src1},
      {"fp32", 16, &lm_mfma_32x32x8_src2}},
     {"fp32", 16, &lm_mfma_32x32x8_dst},
     32,
     32,
     8,
     "mfma_f32_32x32x8_f16",
     64},
    {"mma",
     {{"bf16", 4, &lm_mfma_16x16x16_src0},
      {"bf16", 4, &lm_mfma_16x16x16_src1},
      {"fp32", 4, &lm_mfma_16x16x16_src2}},
     {"fp32", 4, &lm_mfma_16x16x16_dst},
     16,
     16,
     16,
     "mfma_f32_16x16x16_bf16",
     64},
    {"mma",
     {{"bf16", 4, &lm_mfma_32x32x8_src0},
      {"bf16", 4, &lm_mfma_32x32x8_src1},
      {"fp32", 16, &lm_mfma_32x32x8_src2}},
     {"fp32", 16, &lm_mfma_32x32x8_dst},
     32,
     32,
     8,
     "mfma_f32_32x32x8_bf16",
     64},
};

/* ----------------------------- gfx942 (CDNA) ----------------------------- */
static const rocke_mma_op_t k_mma_gfx942[] = {
    {"mma",
     {{"tf32", 2, &lm_xf32_16_src0},
      {"tf32", 2, &lm_xf32_16_src1},
      {"fp32", 4, &lm_mfma_16x16x4_f32_src2}},
     {"fp32", 4, &lm_mfma_16x16x4_f32_dst},
     16,
     16,
     8,
     "mfma_f32_16x16x8_xf32",
     64},
    {"mma",
     {{"tf32", 2, &lm_xf32_32_src0},
      {"tf32", 2, &lm_xf32_32_src1},
      {"fp32", 16, &lm_mfma_32x32x2_f32_src2}},
     {"fp32", 16, &lm_mfma_32x32x2_f32_dst},
     32,
     32,
     4,
     "mfma_f32_32x32x4_xf32",
     64},
    {"mma",
     {{"fp32", 1, &lm_mfma_16x16x4_f32_src0},
      {"fp32", 1, &lm_mfma_16x16x4_f32_src1},
      {"fp32", 4, &lm_mfma_16x16x4_f32_src2}},
     {"fp32", 4, &lm_mfma_16x16x4_f32_dst},
     16,
     16,
     4,
     "mfma_f32_16x16x4_f32",
     64},
    {"mma",
     {{"fp32", 1, &lm_mfma_32x32x2_f32_src0},
      {"fp32", 1, &lm_mfma_32x32x2_f32_src1},
      {"fp32", 16, &lm_mfma_32x32x2_f32_src2}},
     {"fp32", 16, &lm_mfma_32x32x2_f32_dst},
     32,
     32,
     2,
     "mfma_f32_32x32x2_f32",
     64},
    {"mma",
     {{"fp16", 4, &lm_mfma_16x16x16_src0},
      {"fp16", 4, &lm_mfma_16x16x16_src1},
      {"fp32", 4, &lm_mfma_16x16x16_src2}},
     {"fp32", 4, &lm_mfma_16x16x16_dst},
     16,
     16,
     16,
     "mfma_f32_16x16x16_f16",
     64},
    {"mma",
     {{"fp16", 4, &lm_mfma_32x32x8_src0},
      {"fp16", 4, &lm_mfma_32x32x8_src1},
      {"fp32", 16, &lm_mfma_32x32x8_src2}},
     {"fp32", 16, &lm_mfma_32x32x8_dst},
     32,
     32,
     8,
     "mfma_f32_32x32x8_f16",
     64},
    {"mma",
     {{"bf16", 4, &lm_mfma_16x16x16_src0},
      {"bf16", 4, &lm_mfma_16x16x16_src1},
      {"fp32", 4, &lm_mfma_16x16x16_src2}},
     {"fp32", 4, &lm_mfma_16x16x16_dst},
     16,
     16,
     16,
     "mfma_f32_16x16x16_bf16",
     64},
    {"mma",
     {{"bf16", 4, &lm_mfma_32x32x8_src0},
      {"bf16", 4, &lm_mfma_32x32x8_src1},
      {"fp32", 16, &lm_mfma_32x32x8_src2}},
     {"fp32", 16, &lm_mfma_32x32x8_dst},
     32,
     32,
     8,
     "mfma_f32_32x32x8_bf16",
     64},
    {"mma",
     {{"fp8e4m3", 8, &lm_mfma_16x16x32_src0},
      {"fp8e4m3", 8, &lm_mfma_16x16x32_src1},
      {"fp32", 4, &lm_mfma_16x16x32_src2}},
     {"fp32", 4, &lm_mfma_16x16x32_dst},
     16,
     16,
     32,
     "mfma_f32_16x16x32_fp8",
     64},
    {"mma",
     {{"fp8e4m3", 8, &lm_mfma_32x32x16_src0},
      {"fp8e4m3", 8, &lm_mfma_32x32x16_src1},
      {"fp32", 16, &lm_mfma_32x32x16_src2}},
     {"fp32", 16, &lm_mfma_32x32x16_dst},
     32,
     32,
     16,
     "mfma_f32_32x32x16_fp8",
     64},
    {"mma",
     {{"bf8e5m2", 8, &lm_mfma_16x16x32_src0},
      {"bf8e5m2", 8, &lm_mfma_16x16x32_src1},
      {"fp32", 4, &lm_mfma_16x16x32_src2}},
     {"fp32", 4, &lm_mfma_16x16x32_dst},
     16,
     16,
     32,
     "mfma_f32_16x16x32_bf8",
     64},
    {"mma",
     {{"bf8e5m2", 8, &lm_mfma_32x32x16_src0},
      {"bf8e5m2", 8, &lm_mfma_32x32x16_src1},
      {"fp32", 16, &lm_mfma_32x32x16_src2}},
     {"fp32", 16, &lm_mfma_32x32x16_dst},
     32,
     32,
     16,
     "mfma_f32_32x32x16_bf8",
     64},
};

/* ----------------------------- gfx950 (CDNA) ----------------------------- */
static const rocke_mma_op_t k_mma_gfx950[] = {
    {"mma",
     {{"fp32", 1, &lm_mfma_16x16x4_f32_src0},
      {"fp32", 1, &lm_mfma_16x16x4_f32_src1},
      {"fp32", 4, &lm_mfma_16x16x4_f32_src2}},
     {"fp32", 4, &lm_mfma_16x16x4_f32_dst},
     16,
     16,
     4,
     "mfma_f32_16x16x4_f32",
     64},
    {"mma",
     {{"fp32", 1, &lm_mfma_32x32x2_f32_src0},
      {"fp32", 1, &lm_mfma_32x32x2_f32_src1},
      {"fp32", 16, &lm_mfma_32x32x2_f32_src2}},
     {"fp32", 16, &lm_mfma_32x32x2_f32_dst},
     32,
     32,
     2,
     "mfma_f32_32x32x2_f32",
     64},
    {"mma",
     {{"fp16", 4, &lm_mfma_16x16x16_src0},
      {"fp16", 4, &lm_mfma_16x16x16_src1},
      {"fp32", 4, &lm_mfma_16x16x16_src2}},
     {"fp32", 4, &lm_mfma_16x16x16_dst},
     16,
     16,
     16,
     "mfma_f32_16x16x16_f16",
     64},
    {"mma",
     {{"fp16", 8, &lm_mfma_16x16x32_src0},
      {"fp16", 8, &lm_mfma_16x16x32_src1},
      {"fp32", 4, &lm_mfma_16x16x32_src2}},
     {"fp32", 4, &lm_mfma_16x16x32_dst},
     16,
     16,
     32,
     "mfma_f32_16x16x32_f16",
     64},
    {"mma",
     {{"fp16", 4, &lm_mfma_32x32x8_src0},
      {"fp16", 4, &lm_mfma_32x32x8_src1},
      {"fp32", 16, &lm_mfma_32x32x8_src2}},
     {"fp32", 16, &lm_mfma_32x32x8_dst},
     32,
     32,
     8,
     "mfma_f32_32x32x8_f16",
     64},
    {"mma",
     {{"fp16", 8, &lm_mfma_32x32x16_src0},
      {"fp16", 8, &lm_mfma_32x32x16_src1},
      {"fp32", 16, &lm_mfma_32x32x16_src2}},
     {"fp32", 16, &lm_mfma_32x32x16_dst},
     32,
     32,
     16,
     "mfma_f32_32x32x16_f16",
     64},
    {"mma",
     {{"bf16", 4, &lm_mfma_16x16x16_src0},
      {"bf16", 4, &lm_mfma_16x16x16_src1},
      {"fp32", 4, &lm_mfma_16x16x16_src2}},
     {"fp32", 4, &lm_mfma_16x16x16_dst},
     16,
     16,
     16,
     "mfma_f32_16x16x16_bf16",
     64},
    {"mma",
     {{"bf16", 8, &lm_mfma_16x16x32_src0},
      {"bf16", 8, &lm_mfma_16x16x32_src1},
      {"fp32", 4, &lm_mfma_16x16x32_src2}},
     {"fp32", 4, &lm_mfma_16x16x32_dst},
     16,
     16,
     32,
     "mfma_f32_16x16x32_bf16",
     64},
    {"mma",
     {{"bf16", 4, &lm_mfma_32x32x8_src0},
      {"bf16", 4, &lm_mfma_32x32x8_src1},
      {"fp32", 16, &lm_mfma_32x32x8_src2}},
     {"fp32", 16, &lm_mfma_32x32x8_dst},
     32,
     32,
     8,
     "mfma_f32_32x32x8_bf16",
     64},
    {"mma",
     {{"bf16", 8, &lm_mfma_32x32x16_src0},
      {"bf16", 8, &lm_mfma_32x32x16_src1},
      {"fp32", 16, &lm_mfma_32x32x16_src2}},
     {"fp32", 16, &lm_mfma_32x32x16_dst},
     32,
     32,
     16,
     "mfma_f32_32x32x16_bf16",
     64},
    {"mma",
     {{"fp8e4m3", 8, &lm_mfma_16x16x32_src0},
      {"fp8e4m3", 8, &lm_mfma_16x16x32_src1},
      {"fp32", 4, &lm_mfma_16x16x32_src2}},
     {"fp32", 4, &lm_mfma_16x16x32_dst},
     16,
     16,
     32,
     "mfma_f32_16x16x32_fp8",
     64},
    {"mma",
     {{"fp8e4m3", 8, &lm_mfma_32x32x16_src0},
      {"fp8e4m3", 8, &lm_mfma_32x32x16_src1},
      {"fp32", 16, &lm_mfma_32x32x16_src2}},
     {"fp32", 16, &lm_mfma_32x32x16_dst},
     32,
     32,
     16,
     "mfma_f32_32x32x16_fp8",
     64},
    {"mma",
     {{"bf8e5m2", 8, &lm_mfma_16x16x32_src0},
      {"bf8e5m2", 8, &lm_mfma_16x16x32_src1},
      {"fp32", 4, &lm_mfma_16x16x32_src2}},
     {"fp32", 4, &lm_mfma_16x16x32_dst},
     16,
     16,
     32,
     "mfma_f32_16x16x32_bf8",
     64},
    {"mma",
     {{"bf8e5m2", 8, &lm_mfma_32x32x16_src0},
      {"bf8e5m2", 8, &lm_mfma_32x32x16_src1},
      {"fp32", 16, &lm_mfma_32x32x16_src2}},
     {"fp32", 16, &lm_mfma_32x32x16_dst},
     32,
     32,
     16,
     "mfma_f32_32x32x16_bf8",
     64},
    /* Low-bit catalog keys use exponent/mantissa names; op_ids carry frag lengths
     * only (no verified maps), per _MMA_FRAGMENT_INFO. */
    {"mma",
     {{"fp4e2m1", 16, NULL}, {"fp4e2m1", 16, NULL}, {"fp32", 4, NULL}},
     {"fp32", 4, NULL},
     16,
     16,
     128,
     "mfma_f32_16x16x128_fp4",
     64},
    {"mma",
     {{"fp6e2m3", 12, NULL}, {"fp6e2m3", 12, NULL}, {"fp32", 4, NULL}},
     {"fp32", 4, NULL},
     16,
     16,
     96,
     "mfma_f32_16x16x96_fp6",
     64},
};

/* ----------------------------- gfx1151 (RDNA3.5) ------------------------- */
static const rocke_mma_op_t k_mma_gfx1151[] = {
    {"wmma",
     {{"fp16", 16, &lm_wmma_16x16x16_src0},
      {"fp16", 16, &lm_wmma_16x16x16_src1},
      {"fp32", 8, &lm_wmma_16x16x16_src2}},
     {"fp32", 8, &lm_wmma_16x16x16_dst},
     16,
     16,
     16,
     "wmma_f32_16x16x16_f16",
     32},
    {"wmma",
     {{"bf16", 16, &lm_wmma_16x16x16_src0},
      {"bf16", 16, &lm_wmma_16x16x16_src1},
      {"fp32", 8, &lm_wmma_16x16x16_src2}},
     {"fp32", 8, &lm_wmma_16x16x16_dst},
     16,
     16,
     16,
     "wmma_f32_16x16x16_bf16",
     32},
    {"wmma",
     {{"iu8", 4, &lm_wmma_iu8_src0}, {"iu8", 4, &lm_wmma_iu8_src1}, {"i32", 8, &lm_wmma_iu8_src2}},
     {"i32", 8, &lm_wmma_iu8_dst},
     16,
     16,
     16,
     "wmma_i32_16x16x16_iu8",
     32},
    {"wmma",
     {{"iu4", 2, &lm_wmma_iu4_src0}, {"iu4", 2, &lm_wmma_iu4_src1}, {"i32", 8, &lm_wmma_iu4_src2}},
     {"i32", 8, &lm_wmma_iu4_dst},
     16,
     16,
     16,
     "wmma_i32_16x16x16_iu4",
     32},
};

/* ----------------------------- gfx1201 (RDNA4) -------------------------- */
static const rocke_mma_op_t k_mma_gfx1201[] = {
    {"wmma",
     {{"fp16", 8, &lm_wmma_gfx12_src0},
      {"fp16", 8, &lm_wmma_gfx12_src1},
      {"fp32", 8, &lm_wmma_gfx12_src2}},
     {"fp32", 8, &lm_wmma_gfx12_dst},
     16,
     16,
     16,
     "wmma_gfx12_f32_16x16x16_f16",
     32},
    {"wmma",
     {{"bf16", 8, &lm_wmma_gfx12_src0},
      {"bf16", 8, &lm_wmma_gfx12_src1},
      {"fp32", 8, &lm_wmma_gfx12_src2}},
     {"fp32", 8, &lm_wmma_gfx12_dst},
     16,
     16,
     16,
     "wmma_gfx12_f32_16x16x16_bf16",
     32},
};

/* --------------------------- gfx11-generic (RDNA3) ---------------------- */
static const rocke_mma_op_t k_mma_gfx11_generic[] = {
    {"wmma",
     {{"fp16", 16, &lm_wmma_16x16x16_src0},
      {"fp16", 16, &lm_wmma_16x16x16_src1},
      {"fp32", 8, &lm_wmma_16x16x16_src2}},
     {"fp32", 8, &lm_wmma_16x16x16_dst},
     16,
     16,
     16,
     "wmma_f32_16x16x16_f16",
     32},
    {"wmma",
     {{"bf16", 16, &lm_wmma_16x16x16_src0},
      {"bf16", 16, &lm_wmma_16x16x16_src1},
      {"fp32", 8, &lm_wmma_16x16x16_src2}},
     {"fp32", 8, &lm_wmma_16x16x16_dst},
     16,
     16,
     16,
     "wmma_f32_16x16x16_bf16",
     32},
    {"wmma",
     {{"iu8", 4, &lm_wmma_iu8_src0}, {"iu8", 4, &lm_wmma_iu8_src1}, {"i32", 8, &lm_wmma_iu8_src2}},
     {"i32", 8, &lm_wmma_iu8_dst},
     16,
     16,
     16,
     "wmma_i32_16x16x16_iu8",
     32},
    {"wmma",
     {{"iu4", 2, &lm_wmma_iu4_src0}, {"iu4", 2, &lm_wmma_iu4_src1}, {"i32", 8, &lm_wmma_iu4_src2}},
     {"i32", 8, &lm_wmma_iu4_dst},
     16,
     16,
     16,
     "wmma_i32_16x16x16_iu4",
     32},
};

/* ----------------------------- gfx1250 (CDNA/GFX12) ---------------------- */
/* gfx1250: wave32, WMMA only (no MFMA). The fp32 K=4 atom has two fp32 values
 * per lane in src0 and src1; src2 and dst use separate
 * descriptors with the same gfx12 column-distributed row/column function.
 * The primary fp16/bf16 atom is 16x16x32 (K=32, not the gfx12 RDNA
 * 16x16x16). Its src0 and src1 have 16 fp16/bf16 values per lane. FP8/BF8
 * K=64 atoms carry eight packed i32 values per lane in src0 and src1; those
 * source layout maps remain NULL pending the gfx1250 ISA backend port
 * (rocke_ll_backend_for). */
static const rocke_mma_op_t k_mma_gfx1250[] = {
    {"wmma",
     {{"fp32", 2, &lm_wmma_gfx1250_f32_src0},
      {"fp32", 2, &lm_wmma_gfx1250_f32_src1},
      {"fp32", 8, &lm_wmma_gfx12_src2}},
     {"fp32", 8, &lm_wmma_gfx12_dst},
     16,
     16,
     4,
     "wmma_gfx1250_f32_16x16x4_f32",
     32},
    {"wmma",
     {{"fp16", 16, &lm_wmma_gfx1250_32_src0},
      {"fp16", 16, &lm_wmma_gfx1250_32_src1},
      {"fp32", 8, &lm_wmma_gfx12_src2}},
     {"fp32", 8, &lm_wmma_gfx12_dst},
     16,
     16,
     32,
     "wmma_gfx1250_f32_16x16x32_f16",
     32},
    {"wmma",
     {{"bf16", 16, &lm_wmma_gfx1250_32_src0},
      {"bf16", 16, &lm_wmma_gfx1250_32_src1},
      {"fp32", 8, &lm_wmma_gfx12_src2}},
     {"fp32", 8, &lm_wmma_gfx12_dst},
     16,
     16,
     32,
     "wmma_gfx1250_f32_16x16x32_bf16",
     32},
    {"wmma",
     {{"fp8e4m3", 8, NULL}, {"fp8e4m3", 8, NULL}, {"fp32", 8, &lm_wmma_gfx12_src2}},
     {"fp32", 8, &lm_wmma_gfx12_dst},
     16,
     16,
     64,
     "wmma_gfx1250_f32_16x16x64_fp8_fp8",
     32},
    {"wmma",
     {{"fp8e4m3", 8, NULL}, {"bf8e5m2", 8, NULL}, {"fp32", 8, &lm_wmma_gfx12_src2}},
     {"fp32", 8, &lm_wmma_gfx12_dst},
     16,
     16,
     64,
     "wmma_gfx1250_f32_16x16x64_fp8_bf8",
     32},
    {"wmma",
     {{"bf8e5m2", 8, NULL}, {"fp8e4m3", 8, NULL}, {"fp32", 8, &lm_wmma_gfx12_src2}},
     {"fp32", 8, &lm_wmma_gfx12_dst},
     16,
     16,
     64,
     "wmma_gfx1250_f32_16x16x64_bf8_fp8",
     32},
    {"wmma",
     {{"bf8e5m2", 8, NULL}, {"bf8e5m2", 8, NULL}, {"fp32", 8, &lm_wmma_gfx12_src2}},
     {"fp32", 8, &lm_wmma_gfx12_dst},
     16,
     16,
     64,
     "wmma_gfx1250_f32_16x16x64_bf8_bf8",
     32},
    {"wmma_scaled",
     {{"fp8e4m3", 16, NULL, "e8m0", ROCKE_MMA_SCALE_K32, 4, &lm_wmma_scale_k32_a},
      {"fp8e4m3", 16, NULL, "e8m0", ROCKE_MMA_SCALE_K32, 4, &lm_wmma_scale_k32_b},
      {"fp32", 8, &lm_wmma_gfx12_src2}},
     {"fp32", 8, &lm_wmma_gfx12_dst},
     16,
     16,
     128,
     "wmma_gfx1250_f32_16x16x128_fp8_fp8_scale_e8m0_e8m0_k32",
     32},
    {"wmma_scaled",
     {{"fp4e2m1", 16, NULL, "e8m0", ROCKE_MMA_SCALE_K32, 4, &lm_wmma_scale_k32_a},
      {"fp4e2m1", 16, NULL, "e8m0", ROCKE_MMA_SCALE_K32, 4, &lm_wmma_scale_k32_b},
      {"fp32", 8, &lm_wmma_gfx12_src2}},
     {"fp32", 8, &lm_wmma_gfx12_dst},
     16,
     16,
     128,
     "wmma_gfx1250_f32_16x16x128_fp4_fp4_scale_e8m0_e8m0_k32",
     32},
    {"wmma_scaled",
     {{"fp6e2m3", 16, NULL, "e8m0", ROCKE_MMA_SCALE_K32, 4, &lm_wmma_scale_k32_a},
      {"fp6e2m3", 16, NULL, "e8m0", ROCKE_MMA_SCALE_K32, 4, &lm_wmma_scale_k32_b},
      {"fp32", 8, &lm_wmma_gfx12_src2}},
     {"fp32", 8, &lm_wmma_gfx12_dst},
     16,
     16,
     128,
     "wmma_gfx1250_f32_16x16x128_fp6_fp6_scale_e8m0_e8m0_k32",
     32},
    {"wmma_scaled",
     {{"fp6e3m2", 16, NULL, "e8m0", ROCKE_MMA_SCALE_K32, 4, &lm_wmma_scale_k32_a},
      {"fp6e3m2", 16, NULL, "e8m0", ROCKE_MMA_SCALE_K32, 4, &lm_wmma_scale_k32_b},
      {"fp32", 8, &lm_wmma_gfx12_src2}},
     {"fp32", 8, &lm_wmma_gfx12_dst},
     16,
     16,
     128,
     "wmma_gfx1250_f32_16x16x128_bf6_bf6_scale_e8m0_e8m0_k32",
     32},
    {"wmma_scaled",
     {{"bf8e5m2", 16, NULL, "e8m0", ROCKE_MMA_SCALE_K32, 4, &lm_wmma_scale_k32_a},
      {"bf8e5m2", 16, NULL, "e8m0", ROCKE_MMA_SCALE_K32, 4, &lm_wmma_scale_k32_b},
      {"fp32", 8, &lm_wmma_gfx12_src2}},
     {"fp32", 8, &lm_wmma_gfx12_dst},
     16,
     16,
     128,
     "wmma_gfx1250_f32_16x16x128_bf8_bf8_scale_e8m0_e8m0_k32",
     32},
    {"wmma_scaled",
     {{"fp8e4m3", 16, NULL, "e8m0", ROCKE_MMA_SCALE_K16, 8, &lm_wmma_scale_k16_a},
      {"fp8e4m3", 16, NULL, "e8m0", ROCKE_MMA_SCALE_K16, 8, &lm_wmma_scale_k16_b},
      {"fp32", 8, &lm_wmma_gfx12_src2}},
     {"fp32", 8, &lm_wmma_gfx12_dst},
     16,
     16,
     128,
     "wmma_gfx1250_f32_16x16x128_fp8_fp8_scale_e8m0_e8m0_k16",
     32},
    {"wmma_scaled",
     {{"fp4e2m1", 16, NULL, "e8m0", ROCKE_MMA_SCALE_K16, 8, &lm_wmma_scale_k16_a},
      {"fp4e2m1", 16, NULL, "e8m0", ROCKE_MMA_SCALE_K16, 8, &lm_wmma_scale_k16_b},
      {"fp32", 8, &lm_wmma_gfx12_src2}},
     {"fp32", 8, &lm_wmma_gfx12_dst},
     16,
     16,
     128,
     "wmma_gfx1250_f32_16x16x128_fp4_fp4_scale_e8m0_e8m0_k16",
     32},
    {"wmma_scaled",
     {{"fp6e2m3", 16, NULL, "e8m0", ROCKE_MMA_SCALE_K16, 8, &lm_wmma_scale_k16_a},
      {"fp6e2m3", 16, NULL, "e8m0", ROCKE_MMA_SCALE_K16, 8, &lm_wmma_scale_k16_b},
      {"fp32", 8, &lm_wmma_gfx12_src2}},
     {"fp32", 8, &lm_wmma_gfx12_dst},
     16,
     16,
     128,
     "wmma_gfx1250_f32_16x16x128_fp6_fp6_scale_e8m0_e8m0_k16",
     32},
    {"wmma_scaled",
     {{"fp6e3m2", 16, NULL, "e8m0", ROCKE_MMA_SCALE_K16, 8, &lm_wmma_scale_k16_a},
      {"fp6e3m2", 16, NULL, "e8m0", ROCKE_MMA_SCALE_K16, 8, &lm_wmma_scale_k16_b},
      {"fp32", 8, &lm_wmma_gfx12_src2}},
     {"fp32", 8, &lm_wmma_gfx12_dst},
     16,
     16,
     128,
     "wmma_gfx1250_f32_16x16x128_bf6_bf6_scale_e8m0_e8m0_k16",
     32},
    {"wmma_scaled",
     {{"bf8e5m2", 16, NULL, "e8m0", ROCKE_MMA_SCALE_K16, 8, &lm_wmma_scale_k16_a},
      {"bf8e5m2", 16, NULL, "e8m0", ROCKE_MMA_SCALE_K16, 8, &lm_wmma_scale_k16_b},
      {"fp32", 8, &lm_wmma_gfx12_src2}},
     {"fp32", 8, &lm_wmma_gfx12_dst},
     16,
     16,
     128,
     "wmma_gfx1250_f32_16x16x128_bf8_bf8_scale_e8m0_e8m0_k16",
     32},
};

/* =========================================================================
 * Per-arch rocke_arch_target_t singletons (the embedded arches[gfx] entries).
 * =========================================================================
 *
 * Field order of rocke_arch_target_t:
 *   gfx, family, target_family, wave_size, lds_capacity_bytes, vmcnt_bits,
 *   mma{ops,num_ops}, memory{has_async_lds,has_ds_read_tr,buffer_load_max_dwords},
 *   limits{max_threads_per_block,vgprs,agprs,sgprs}
 */

#define K_NUM(arr) ((int)(sizeof(arr) / sizeof((arr)[0])))

static const rocke_arch_target_t k_target_gfx90a = {
    "gfx90a",
    "cdna",
    "gfx9_mfma",
    64,
    65536,
    4,
    {k_mma_gfx90a, K_NUM(k_mma_gfx90a)},
    {false, false, 4},
    {1024, 512, 256, 102},
};

static const rocke_arch_target_t k_target_gfx942 = {
    "gfx942",
    "cdna",
    "gfx9_mfma",
    64,
    65536,
    4,
    {k_mma_gfx942, K_NUM(k_mma_gfx942)},
    {true, false, 4},
    {1024, 512, 256, 102},
};

static const rocke_arch_target_t k_target_gfx950 = {
    "gfx950",
    "cdna",
    "gfx950",
    64,
    163840,
    6,
    {k_mma_gfx950, K_NUM(k_mma_gfx950)},
    {true, true, 4},
    {1024, 512, 256, 102},
};

static const rocke_arch_target_t k_target_gfx1151 = {
    "gfx1151",
    "rdna",
    "gfx11_rdna",
    32,
    65536,
    6,
    {k_mma_gfx1151, K_NUM(k_mma_gfx1151)},
    {false, false, 4},
    {1024, 256, 0, 106},
};

static const rocke_arch_target_t k_target_gfx1201 = {
    "gfx1201",
    "rdna",
    "gfx12_rdna",
    32,
    65536,
    6,
    {k_mma_gfx1201, K_NUM(k_mma_gfx1201)},
    {false, false, 4},
    {1024, 256, 0, 106},
};

static const rocke_arch_target_t k_target_gfx1250 = {
    "gfx1250",
    "cdna",
    "gfx12_cdna",
    32,
    163840,
    6,
    {k_mma_gfx1250, K_NUM(k_mma_gfx1250)},
    {false, false, 4},
    {1024, 256, 0, 106},
};

static const rocke_arch_target_t k_target_gfx11_generic = {
    "gfx11-generic",
    "rdna",
    "gfx11_rdna",
    32,
    65536,
    6,
    {k_mma_gfx11_generic, K_NUM(k_mma_gfx11_generic)},
    {false, false, 4},
    {1024, 256, 0, 106},
};

/* =========================================================================
 * Shared registry + known-arches (sorted by gfx token).
 * =========================================================================
 *
 * Python known_arches() returns tuple(sorted(specs)); sorted() on the gfx
 * strings yields: "gfx11-generic", "gfx1151", "gfx1201", "gfx90a", "gfx942",
 * "gfx950". ('-' (0x2D) < '1' (0x31), so "gfx11-generic" sorts before
 * "gfx1151"; '0' < '4' so "gfx90a" sorts before "gfx942".)
 * The registry is kept in this same sorted order so rocke_known_arches can return
 * rocke_ati_known_arches directly.
 */

const rocke_ati_arch_row_t rocke_ati_arch_registry[] = {
    {"gfx11-generic", &k_target_gfx11_generic},
    {"gfx1151", &k_target_gfx1151},
    {"gfx1201", &k_target_gfx1201},
    {"gfx1250", &k_target_gfx1250},
    {"gfx90a", &k_target_gfx90a},
    {"gfx942", &k_target_gfx942},
    {"gfx950", &k_target_gfx950},
    {NULL, NULL}, /* terminator */
};

const int rocke_ati_arch_registry_len = 7;

const char* const rocke_ati_known_arches[] = {
    "gfx11-generic",
    "gfx1151",
    "gfx1201",
    "gfx1250",
    "gfx90a",
    "gfx942",
    "gfx950",
    NULL,
};
