21:59:17 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\temp_xsdb_launch_script.tcl
21:59:19 INFO  : XSCT server has started successfully.
21:59:19 INFO  : plnx-install-location is set to ''
21:59:19 INFO  : Successfully done setting XSCT server connection channel  
21:59:19 INFO  : Successfully done query RDI_DATADIR 
21:59:19 INFO  : Successfully done setting workspace for the tool. 
21:59:20 INFO  : Registering command handlers for Vitis TCF services
22:01:55 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss"
22:01:56 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
22:07:43 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
22:10:26 INFO  : Hardware specification for platform project 'Pcam2019_Validate' is updated.
22:10:32 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss"
22:10:32 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
22:11:31 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
22:11:58 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
22:12:13 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
22:12:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:12:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
22:12:58 INFO  : 'jtag frequency' command is executed.
22:12:59 INFO  : Context for 'APU' is selected.
22:12:59 INFO  : System reset is completed.
22:13:02 INFO  : 'after 3000' command is executed.
22:13:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
22:13:06 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
22:13:06 INFO  : Context for 'APU' is selected.
22:13:07 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
22:13:07 INFO  : 'configparams force-mem-access 1' command is executed.
22:13:07 INFO  : Context for 'APU' is selected.
22:13:07 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
22:13:08 INFO  : 'ps7_init' command is executed.
22:13:08 INFO  : 'ps7_post_config' command is executed.
22:13:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:13:09 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:13:09 INFO  : 'configparams force-mem-access 0' command is executed.
22:13:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:13:09 INFO  : Memory regions updated for context APU
22:13:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:13:09 INFO  : 'con' command is executed.
22:13:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:13:09 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\debugger_pcam2019_validate_app-default.tcl'
22:14:17 INFO  : Disconnected from the channel tcfchan#6.
22:14:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:14:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
22:14:19 INFO  : 'jtag frequency' command is executed.
22:14:19 INFO  : Context for 'APU' is selected.
22:14:19 INFO  : System reset is completed.
22:14:22 INFO  : 'after 3000' command is executed.
22:14:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
22:14:24 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
22:14:24 INFO  : Context for 'APU' is selected.
22:14:24 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
22:14:24 INFO  : 'configparams force-mem-access 1' command is executed.
22:14:24 INFO  : Context for 'APU' is selected.
22:14:24 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
22:14:25 INFO  : 'ps7_init' command is executed.
22:14:25 INFO  : 'ps7_post_config' command is executed.
22:14:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:14:26 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:14:26 INFO  : 'configparams force-mem-access 0' command is executed.
22:14:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:14:26 INFO  : Memory regions updated for context APU
22:14:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:14:26 INFO  : 'con' command is executed.
22:14:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:14:26 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
22:16:50 INFO  : (SwPlatform)  Successfully done add_library 
22:16:52 INFO  : (SwPlatform) Successfully done update_mss 
22:16:53 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
22:17:35 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
22:17:35 INFO  : Updating application flags with new BSP settings...
22:17:35 INFO  : Successfully updated application flags for project Pcam2019_validate_app.
22:18:26 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
22:19:14 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
22:21:09 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
22:22:47 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
22:23:31 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
22:26:29 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
22:27:46 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
22:33:40 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
22:34:02 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
22:34:47 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
22:35:01 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
22:35:21 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss"
22:35:22 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
22:35:56 INFO  : (SwPlaform) Successfully done setParamInSpec 
22:36:16 INFO  : (SwPlaform) Successfully done setParamInSpec 
22:36:19 INFO  : (SwPlaform) Successfully done setParamInSpec 
22:36:38 INFO  : (SwPlaform) Successfully done setParamInSpec 
22:36:43 INFO  : (SwPlaform) Successfully done setParamInSpec 
22:36:51 INFO  : (SwPlatform) Successfully done update_mss 
22:36:52 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
22:37:49 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
22:37:49 INFO  : Updating application flags with new BSP settings...
22:37:49 INFO  : Successfully updated application flags for project Pcam2019_validate_app.
22:38:26 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
22:42:50 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
22:46:45 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
22:48:58 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
22:49:03 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
22:49:09 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
22:49:18 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
22:49:32 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
22:50:08 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
23:09:26 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
23:15:26 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
23:19:27 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
23:23:55 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
23:43:45 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
23:43:59 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
23:44:14 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
23:44:35 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
23:44:45 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
23:45:47 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
23:46:38 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
23:47:28 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
23:51:28 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
23:53:07 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
23:58:02 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
23:59:25 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
23:59:47 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
00:01:38 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
00:02:02 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
00:03:00 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
00:03:15 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
00:04:57 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
00:06:02 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
00:06:23 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
00:15:56 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
00:16:36 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
00:17:03 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
00:24:58 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
00:25:33 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
00:36:42 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
00:38:00 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
00:39:01 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
00:40:06 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
00:40:28 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
00:41:17 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
00:42:31 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
00:44:47 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
00:44:59 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
00:45:12 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
00:45:32 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
00:48:16 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
00:49:07 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
00:50:35 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
00:50:50 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
00:51:07 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
01:16:35 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
01:32:19 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
01:39:30 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
01:42:32 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
01:58:01 INFO  : Disconnected from the channel tcfchan#7.
15:28:57 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\temp_xsdb_launch_script.tcl
15:28:59 INFO  : XSCT server has started successfully.
15:28:59 INFO  : Successfully done setting XSCT server connection channel  
15:28:59 INFO  : plnx-install-location is set to ''
15:28:59 INFO  : Successfully done setting workspace for the tool. 
15:29:01 INFO  : Successfully done query RDI_DATADIR 
15:29:01 INFO  : Registering command handlers for Vitis TCF services
15:30:59 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\temp_xsdb_launch_script.tcl
15:31:01 INFO  : XSCT server has started successfully.
15:31:01 INFO  : plnx-install-location is set to ''
15:31:01 INFO  : Successfully done setting XSCT server connection channel  
15:31:01 INFO  : Successfully done setting workspace for the tool. 
15:31:02 INFO  : Successfully done query RDI_DATADIR 
15:31:03 INFO  : Registering command handlers for Vitis TCF services
15:38:47 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
15:39:59 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
15:40:12 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
15:40:30 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
15:42:46 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
15:43:20 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
15:43:33 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
15:43:44 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
15:43:52 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
15:44:01 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
15:44:11 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
15:44:22 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
15:46:18 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
15:54:53 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
15:55:07 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
16:11:31 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
20:16:14 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
20:17:53 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
20:17:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:17:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:17:58 INFO  : 'jtag frequency' command is executed.
20:17:58 INFO  : Context for 'APU' is selected.
20:17:58 INFO  : System reset is completed.
20:18:01 INFO  : 'after 3000' command is executed.
20:18:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
20:18:04 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
20:18:04 INFO  : Context for 'APU' is selected.
20:18:04 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
20:18:04 INFO  : 'configparams force-mem-access 1' command is executed.
20:18:04 INFO  : Context for 'APU' is selected.
20:18:04 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
20:18:04 INFO  : 'ps7_init' command is executed.
20:18:04 INFO  : 'ps7_post_config' command is executed.
20:18:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:18:06 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:18:06 INFO  : 'configparams force-mem-access 0' command is executed.
20:18:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:18:06 INFO  : Memory regions updated for context APU
20:18:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:18:06 INFO  : 'con' command is executed.
20:18:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:18:06 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
20:18:59 INFO  : Disconnected from the channel tcfchan#18.
20:18:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:19:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:19:05 INFO  : 'jtag frequency' command is executed.
20:19:05 INFO  : Context for 'APU' is selected.
20:19:05 INFO  : System reset is completed.
20:19:08 INFO  : 'after 3000' command is executed.
20:19:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
20:19:12 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
20:19:13 INFO  : Context for 'APU' is selected.
20:19:13 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
20:19:13 INFO  : 'configparams force-mem-access 1' command is executed.
20:19:14 INFO  : Context for 'APU' is selected.
20:19:14 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
20:19:14 INFO  : 'ps7_init' command is executed.
20:19:14 INFO  : 'ps7_post_config' command is executed.
20:19:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:19:16 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:19:16 INFO  : 'configparams force-mem-access 0' command is executed.
20:19:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:19:16 INFO  : Memory regions updated for context APU
20:19:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:19:16 INFO  : 'con' command is executed.
20:19:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:19:16 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
20:19:36 INFO  : Disconnected from the channel tcfchan#19.
20:19:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:19:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:19:36 INFO  : 'jtag frequency' command is executed.
20:19:36 INFO  : Context for 'APU' is selected.
20:19:36 INFO  : System reset is completed.
20:19:39 INFO  : 'after 3000' command is executed.
20:19:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
20:19:42 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
20:19:42 INFO  : Context for 'APU' is selected.
20:19:42 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
20:19:42 INFO  : 'configparams force-mem-access 1' command is executed.
20:19:42 INFO  : Context for 'APU' is selected.
20:19:42 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
20:19:42 INFO  : 'ps7_init' command is executed.
20:19:42 INFO  : 'ps7_post_config' command is executed.
20:19:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:19:44 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:19:44 INFO  : 'configparams force-mem-access 0' command is executed.
20:19:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:19:44 INFO  : Memory regions updated for context APU
20:19:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:19:44 INFO  : 'con' command is executed.
20:19:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:19:44 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
20:21:26 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
20:23:06 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
20:23:17 INFO  : Disconnected from the channel tcfchan#20.
20:23:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:23:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:23:17 INFO  : 'jtag frequency' command is executed.
20:23:17 INFO  : Context for 'APU' is selected.
20:23:18 INFO  : System reset is completed.
20:23:21 INFO  : 'after 3000' command is executed.
20:23:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
20:23:23 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
20:23:23 INFO  : Context for 'APU' is selected.
20:23:23 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
20:23:23 INFO  : 'configparams force-mem-access 1' command is executed.
20:23:23 INFO  : Context for 'APU' is selected.
20:23:23 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
20:23:23 INFO  : 'ps7_init' command is executed.
20:23:23 INFO  : 'ps7_post_config' command is executed.
20:23:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:25 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:23:25 INFO  : 'configparams force-mem-access 0' command is executed.
20:23:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:23:25 INFO  : Memory regions updated for context APU
20:23:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:25 INFO  : 'con' command is executed.
20:23:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:23:25 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
20:23:52 INFO  : Disconnected from the channel tcfchan#23.
20:23:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:23:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:23:52 INFO  : 'jtag frequency' command is executed.
20:23:52 INFO  : Context for 'APU' is selected.
20:23:52 INFO  : System reset is completed.
20:23:55 INFO  : 'after 3000' command is executed.
20:23:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
20:23:58 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
20:23:58 INFO  : Context for 'APU' is selected.
20:23:58 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
20:23:58 INFO  : 'configparams force-mem-access 1' command is executed.
20:23:58 INFO  : Context for 'APU' is selected.
20:23:58 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
20:23:58 INFO  : 'ps7_init' command is executed.
20:23:58 INFO  : 'ps7_post_config' command is executed.
20:23:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:24:00 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:24:00 INFO  : 'configparams force-mem-access 0' command is executed.
20:24:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:24:00 INFO  : Memory regions updated for context APU
20:24:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:24:00 INFO  : 'con' command is executed.
20:24:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:24:00 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
20:31:28 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
20:31:37 INFO  : Disconnected from the channel tcfchan#24.
20:31:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:31:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:31:37 INFO  : 'jtag frequency' command is executed.
20:31:37 INFO  : Context for 'APU' is selected.
20:31:37 INFO  : System reset is completed.
20:31:40 INFO  : 'after 3000' command is executed.
20:31:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
20:31:43 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
20:31:43 INFO  : Context for 'APU' is selected.
20:31:43 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
20:31:43 INFO  : 'configparams force-mem-access 1' command is executed.
20:31:43 INFO  : Context for 'APU' is selected.
20:31:43 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
20:31:43 INFO  : 'ps7_init' command is executed.
20:31:43 INFO  : 'ps7_post_config' command is executed.
20:31:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:31:45 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:31:45 INFO  : 'configparams force-mem-access 0' command is executed.
20:31:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:31:45 INFO  : Memory regions updated for context APU
20:31:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:31:45 INFO  : 'con' command is executed.
20:31:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:31:45 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
20:32:30 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
20:32:39 INFO  : Disconnected from the channel tcfchan#26.
20:32:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:32:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:32:40 INFO  : 'jtag frequency' command is executed.
20:32:40 INFO  : Context for 'APU' is selected.
20:32:40 INFO  : System reset is completed.
20:32:43 INFO  : 'after 3000' command is executed.
20:32:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
20:32:45 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
20:32:45 INFO  : Context for 'APU' is selected.
20:32:45 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
20:32:45 INFO  : 'configparams force-mem-access 1' command is executed.
20:32:45 INFO  : Context for 'APU' is selected.
20:32:45 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
20:32:45 INFO  : 'ps7_init' command is executed.
20:32:45 INFO  : 'ps7_post_config' command is executed.
20:32:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:32:47 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:32:47 INFO  : 'configparams force-mem-access 0' command is executed.
20:32:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:32:47 INFO  : Memory regions updated for context APU
20:32:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:32:47 INFO  : 'con' command is executed.
20:32:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:32:47 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
20:34:21 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
20:34:31 INFO  : Disconnected from the channel tcfchan#28.
20:34:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:34:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:34:32 INFO  : 'jtag frequency' command is executed.
20:34:32 INFO  : Context for 'APU' is selected.
20:34:32 INFO  : System reset is completed.
20:34:35 INFO  : 'after 3000' command is executed.
20:34:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
20:34:37 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
20:34:37 INFO  : Context for 'APU' is selected.
20:34:37 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
20:34:37 INFO  : 'configparams force-mem-access 1' command is executed.
20:34:37 INFO  : Context for 'APU' is selected.
20:34:37 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
20:34:38 INFO  : 'ps7_init' command is executed.
20:34:38 INFO  : 'ps7_post_config' command is executed.
20:34:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:34:39 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:34:39 INFO  : 'configparams force-mem-access 0' command is executed.
20:34:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:34:40 INFO  : Memory regions updated for context APU
20:34:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:34:40 INFO  : 'con' command is executed.
20:34:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:34:40 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
20:36:05 INFO  : Disconnected from the channel tcfchan#30.
20:36:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:36:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:36:06 INFO  : 'jtag frequency' command is executed.
20:36:07 INFO  : Context for 'APU' is selected.
20:36:07 INFO  : System reset is completed.
20:36:10 INFO  : 'after 3000' command is executed.
20:36:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
20:36:14 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
20:36:14 INFO  : Context for 'APU' is selected.
20:36:14 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
20:36:14 INFO  : 'configparams force-mem-access 1' command is executed.
20:36:14 INFO  : Context for 'APU' is selected.
20:36:14 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
20:36:14 INFO  : 'ps7_init' command is executed.
20:36:14 INFO  : 'ps7_post_config' command is executed.
20:36:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:36:16 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:36:16 INFO  : 'configparams force-mem-access 0' command is executed.
20:36:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:36:16 INFO  : Memory regions updated for context APU
20:36:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:36:16 INFO  : 'con' command is executed.
20:36:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:36:16 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
20:37:47 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
20:38:08 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
20:39:29 INFO  : Disconnected from the channel tcfchan#31.
20:40:25 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\temp_xsdb_launch_script.tcl
20:40:27 INFO  : XSCT server has started successfully.
20:40:27 INFO  : plnx-install-location is set to ''
20:40:27 INFO  : Successfully done setting XSCT server connection channel  
20:40:27 INFO  : Successfully done setting workspace for the tool. 
20:40:28 INFO  : Registering command handlers for Vitis TCF services
20:40:31 INFO  : Successfully done query RDI_DATADIR 
20:44:49 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
20:45:04 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
20:45:38 INFO  : Hardware specification for platform project 'Pcam2019_Validate' is updated.
20:46:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:46:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:46:06 INFO  : 'jtag frequency' command is executed.
20:46:06 INFO  : Context for 'APU' is selected.
20:46:07 INFO  : System reset is completed.
20:46:10 INFO  : 'after 3000' command is executed.
20:46:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
20:46:12 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
20:46:12 INFO  : Context for 'APU' is selected.
20:46:12 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
20:46:12 INFO  : 'configparams force-mem-access 1' command is executed.
20:46:12 INFO  : Context for 'APU' is selected.
20:46:12 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
20:46:13 INFO  : 'ps7_init' command is executed.
20:46:13 INFO  : 'ps7_post_config' command is executed.
20:46:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:46:14 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:46:14 INFO  : 'configparams force-mem-access 0' command is executed.
20:46:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:46:14 INFO  : Memory regions updated for context APU
20:46:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:46:15 INFO  : 'con' command is executed.
20:46:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:46:15 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
20:49:24 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
20:49:35 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
20:50:07 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
20:50:18 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
20:50:31 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
20:50:54 INFO  : Disconnected from the channel tcfchan#6.
20:50:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:50:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:50:54 INFO  : 'jtag frequency' command is executed.
20:50:54 INFO  : Context for 'APU' is selected.
20:50:54 INFO  : System reset is completed.
20:50:57 INFO  : 'after 3000' command is executed.
20:50:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
20:51:00 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
20:51:00 INFO  : Context for 'APU' is selected.
20:51:00 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
20:51:00 INFO  : 'configparams force-mem-access 1' command is executed.
20:51:00 INFO  : Context for 'APU' is selected.
20:51:00 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
20:51:00 INFO  : 'ps7_init' command is executed.
20:51:00 INFO  : 'ps7_post_config' command is executed.
20:51:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:51:02 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:51:02 INFO  : 'configparams force-mem-access 0' command is executed.
20:51:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:51:02 INFO  : Memory regions updated for context APU
20:51:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:51:02 INFO  : 'con' command is executed.
20:51:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:51:02 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
21:02:50 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
21:03:00 INFO  : Disconnected from the channel tcfchan#13.
21:03:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:03:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:03:00 INFO  : 'jtag frequency' command is executed.
21:03:00 INFO  : Context for 'APU' is selected.
21:03:00 INFO  : System reset is completed.
21:03:03 INFO  : 'after 3000' command is executed.
21:03:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:03:06 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
21:03:06 INFO  : Context for 'APU' is selected.
21:03:06 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
21:03:06 INFO  : 'configparams force-mem-access 1' command is executed.
21:03:06 INFO  : Context for 'APU' is selected.
21:03:06 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
21:03:06 INFO  : 'ps7_init' command is executed.
21:03:06 INFO  : 'ps7_post_config' command is executed.
21:03:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:03:08 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:03:08 INFO  : 'configparams force-mem-access 0' command is executed.
21:03:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:03:08 INFO  : Memory regions updated for context APU
21:03:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:03:08 INFO  : 'con' command is executed.
21:03:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:03:08 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
21:03:59 INFO  : Disconnected from the channel tcfchan#15.
12:22:22 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\temp_xsdb_launch_script.tcl
12:22:25 INFO  : XSCT server has started successfully.
12:22:25 INFO  : Successfully done setting XSCT server connection channel  
12:22:25 INFO  : plnx-install-location is set to ''
12:22:25 INFO  : Successfully done setting workspace for the tool. 
12:22:26 INFO  : Registering command handlers for Vitis TCF services
12:22:29 INFO  : Successfully done query RDI_DATADIR 
12:28:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:28:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
12:28:19 INFO  : 'jtag frequency' command is executed.
12:28:19 INFO  : Context for 'APU' is selected.
12:28:19 INFO  : System reset is completed.
12:28:22 INFO  : 'after 3000' command is executed.
12:28:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
12:28:25 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
12:28:25 INFO  : Context for 'APU' is selected.
12:28:25 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
12:28:25 INFO  : 'configparams force-mem-access 1' command is executed.
12:28:25 INFO  : Context for 'APU' is selected.
12:28:25 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
12:28:25 INFO  : 'ps7_init' command is executed.
12:28:25 INFO  : 'ps7_post_config' command is executed.
12:28:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:28:27 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:28:27 INFO  : 'configparams force-mem-access 0' command is executed.
12:28:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:28:27 INFO  : Memory regions updated for context APU
12:28:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:28:27 INFO  : 'con' command is executed.
12:28:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:28:27 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
12:31:58 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
12:32:10 INFO  : Disconnected from the channel tcfchan#1.
12:32:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:32:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
12:32:11 INFO  : 'jtag frequency' command is executed.
12:32:11 INFO  : Context for 'APU' is selected.
12:32:11 INFO  : System reset is completed.
12:32:14 INFO  : 'after 3000' command is executed.
12:32:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
12:32:16 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
12:32:16 INFO  : Context for 'APU' is selected.
12:32:20 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
12:32:20 INFO  : 'configparams force-mem-access 1' command is executed.
12:32:20 INFO  : Context for 'APU' is selected.
12:32:20 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
12:32:20 INFO  : 'ps7_init' command is executed.
12:32:20 INFO  : 'ps7_post_config' command is executed.
12:32:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:32:22 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:32:22 INFO  : 'configparams force-mem-access 0' command is executed.
12:32:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:32:22 INFO  : Memory regions updated for context APU
12:32:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:32:22 INFO  : 'con' command is executed.
12:32:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:32:22 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
12:32:42 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
12:32:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa is already opened

12:32:54 INFO  : Disconnected from the channel tcfchan#2.
12:32:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:32:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
12:32:54 INFO  : 'jtag frequency' command is executed.
12:32:54 INFO  : Context for 'APU' is selected.
12:32:54 INFO  : System reset is completed.
12:32:57 INFO  : 'after 3000' command is executed.
12:32:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
12:33:00 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
12:33:00 INFO  : Context for 'APU' is selected.
12:33:03 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
12:33:03 INFO  : 'configparams force-mem-access 1' command is executed.
12:33:03 INFO  : Context for 'APU' is selected.
12:33:03 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
12:33:03 INFO  : 'ps7_init' command is executed.
12:33:03 INFO  : 'ps7_post_config' command is executed.
12:33:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:33:05 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:33:05 INFO  : 'configparams force-mem-access 0' command is executed.
12:33:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:33:05 INFO  : Memory regions updated for context APU
12:33:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:33:05 INFO  : 'con' command is executed.
12:33:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:33:05 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
12:34:04 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
12:34:07 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa is already opened

12:34:42 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
12:34:56 INFO  : Disconnected from the channel tcfchan#4.
12:35:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:35:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
12:35:02 INFO  : 'jtag frequency' command is executed.
12:35:02 INFO  : Context for 'APU' is selected.
12:35:02 INFO  : System reset is completed.
12:35:05 INFO  : 'after 3000' command is executed.
12:35:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
12:35:10 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
12:35:10 INFO  : Context for 'APU' is selected.
12:35:13 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
12:35:13 INFO  : 'configparams force-mem-access 1' command is executed.
12:35:13 INFO  : Context for 'APU' is selected.
12:35:13 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
12:35:14 INFO  : 'ps7_init' command is executed.
12:35:14 INFO  : 'ps7_post_config' command is executed.
12:35:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:35:15 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:35:15 INFO  : 'configparams force-mem-access 0' command is executed.
12:35:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:35:15 INFO  : Memory regions updated for context APU
12:35:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:35:15 INFO  : 'con' command is executed.
12:35:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:35:15 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
12:36:28 INFO  : Disconnected from the channel tcfchan#6.
12:36:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:36:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
12:36:44 INFO  : 'jtag frequency' command is executed.
12:36:44 INFO  : Context for 'APU' is selected.
12:36:44 INFO  : System reset is completed.
12:36:47 INFO  : 'after 3000' command is executed.
12:36:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
12:36:50 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
12:36:51 INFO  : Context for 'APU' is selected.
12:36:54 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
12:36:54 INFO  : 'configparams force-mem-access 1' command is executed.
12:36:55 INFO  : Context for 'APU' is selected.
12:36:55 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
12:36:55 INFO  : 'ps7_init' command is executed.
12:36:55 INFO  : 'ps7_post_config' command is executed.
12:36:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:36:57 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:36:57 INFO  : 'configparams force-mem-access 0' command is executed.
12:36:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:36:57 INFO  : Memory regions updated for context APU
12:36:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:36:57 INFO  : 'con' command is executed.
12:36:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:36:57 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
12:38:24 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
12:38:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa is already opened

12:38:33 INFO  : Disconnected from the channel tcfchan#7.
12:38:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:38:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
12:38:33 INFO  : 'jtag frequency' command is executed.
12:38:33 INFO  : Context for 'APU' is selected.
12:38:34 INFO  : System reset is completed.
12:38:37 INFO  : 'after 3000' command is executed.
12:38:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
12:38:39 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
12:38:39 INFO  : Context for 'APU' is selected.
12:38:42 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
12:38:42 INFO  : 'configparams force-mem-access 1' command is executed.
12:38:42 INFO  : Context for 'APU' is selected.
12:38:42 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
12:38:43 INFO  : 'ps7_init' command is executed.
12:38:43 INFO  : 'ps7_post_config' command is executed.
12:38:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:38:44 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:38:44 INFO  : 'configparams force-mem-access 0' command is executed.
12:38:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:38:44 INFO  : Memory regions updated for context APU
12:38:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:38:44 INFO  : 'con' command is executed.
12:38:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:38:45 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
12:39:25 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
12:39:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa is already opened

12:39:34 INFO  : Disconnected from the channel tcfchan#9.
12:39:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:39:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
12:39:34 INFO  : 'jtag frequency' command is executed.
12:39:34 INFO  : Context for 'APU' is selected.
12:39:35 INFO  : System reset is completed.
12:39:38 INFO  : 'after 3000' command is executed.
12:39:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
12:39:40 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
12:39:40 INFO  : Context for 'APU' is selected.
12:39:44 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
12:39:44 INFO  : 'configparams force-mem-access 1' command is executed.
12:39:44 INFO  : Context for 'APU' is selected.
12:39:44 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
12:39:44 INFO  : 'ps7_init' command is executed.
12:39:44 INFO  : 'ps7_post_config' command is executed.
12:39:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:39:46 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:39:46 INFO  : 'configparams force-mem-access 0' command is executed.
12:39:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:39:46 INFO  : Memory regions updated for context APU
12:39:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:39:46 INFO  : 'con' command is executed.
12:39:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:39:46 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
13:16:40 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
13:16:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa is already opened

13:16:48 INFO  : Disconnected from the channel tcfchan#11.
13:16:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:16:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
13:16:48 INFO  : 'jtag frequency' command is executed.
13:16:48 INFO  : Context for 'APU' is selected.
13:16:48 INFO  : System reset is completed.
13:16:51 INFO  : 'after 3000' command is executed.
13:16:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
13:16:54 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
13:16:54 INFO  : Context for 'APU' is selected.
13:16:57 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
13:16:57 INFO  : 'configparams force-mem-access 1' command is executed.
13:16:57 INFO  : Context for 'APU' is selected.
13:16:57 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
13:16:57 INFO  : 'ps7_init' command is executed.
13:16:57 INFO  : 'ps7_post_config' command is executed.
13:16:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:16:59 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:16:59 INFO  : 'configparams force-mem-access 0' command is executed.
13:16:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:16:59 INFO  : Memory regions updated for context APU
13:16:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:16:59 INFO  : 'con' command is executed.
13:16:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:16:59 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
16:11:46 INFO  : Disconnected from the channel tcfchan#13.
16:11:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:11:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
16:11:47 INFO  : 'jtag frequency' command is executed.
16:11:47 INFO  : Context for 'APU' is selected.
16:11:47 INFO  : System reset is completed.
16:11:50 INFO  : 'after 3000' command is executed.
16:11:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
16:11:52 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
16:11:52 INFO  : Context for 'APU' is selected.
16:11:56 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
16:11:56 INFO  : 'configparams force-mem-access 1' command is executed.
16:11:56 INFO  : Context for 'APU' is selected.
16:11:56 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
16:11:56 INFO  : 'ps7_init' command is executed.
16:11:56 INFO  : 'ps7_post_config' command is executed.
16:11:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:58 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:11:58 INFO  : 'configparams force-mem-access 0' command is executed.
16:11:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:11:58 INFO  : Memory regions updated for context APU
16:11:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:58 INFO  : 'con' command is executed.
16:11:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:11:58 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
16:17:53 INFO  : Disconnected from the channel tcfchan#14.
16:17:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:17:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
16:17:59 INFO  : 'jtag frequency' command is executed.
16:18:00 INFO  : Context for 'APU' is selected.
16:18:00 INFO  : System reset is completed.
16:18:03 INFO  : 'after 3000' command is executed.
16:18:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
16:18:07 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
16:18:08 INFO  : Context for 'APU' is selected.
16:18:11 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
16:18:11 INFO  : 'configparams force-mem-access 1' command is executed.
16:18:11 INFO  : Context for 'APU' is selected.
16:18:11 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
16:18:11 INFO  : 'ps7_init' command is executed.
16:18:11 INFO  : 'ps7_post_config' command is executed.
16:18:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:13 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:18:13 INFO  : 'configparams force-mem-access 0' command is executed.
16:18:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:18:13 INFO  : Memory regions updated for context APU
16:18:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:13 INFO  : 'con' command is executed.
16:18:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:18:13 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
16:20:30 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
16:20:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa is already opened

16:20:39 INFO  : Disconnected from the channel tcfchan#15.
16:20:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:20:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
16:20:40 INFO  : 'jtag frequency' command is executed.
16:20:40 INFO  : Context for 'APU' is selected.
16:20:40 INFO  : System reset is completed.
16:20:43 INFO  : 'after 3000' command is executed.
16:20:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
16:20:45 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
16:20:45 INFO  : Context for 'APU' is selected.
16:20:49 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
16:20:49 INFO  : 'configparams force-mem-access 1' command is executed.
16:20:49 INFO  : Context for 'APU' is selected.
16:20:49 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
16:20:49 INFO  : 'ps7_init' command is executed.
16:20:49 INFO  : 'ps7_post_config' command is executed.
16:20:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:51 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:20:51 INFO  : 'configparams force-mem-access 0' command is executed.
16:20:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:20:51 INFO  : Memory regions updated for context APU
16:20:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:51 INFO  : 'con' command is executed.
16:20:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:20:51 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
16:22:00 INFO  : Hardware specification for platform project 'Pcam2019_Validate' is updated.
16:24:09 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
16:24:19 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
16:24:27 INFO  : Disconnected from the channel tcfchan#17.
16:24:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:27 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
16:24:27 INFO  : 'jtag frequency' command is executed.
16:24:27 INFO  : Context for 'APU' is selected.
16:24:27 INFO  : System reset is completed.
16:24:30 INFO  : 'after 3000' command is executed.
16:24:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
16:24:33 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
16:24:33 INFO  : Context for 'APU' is selected.
16:24:37 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
16:24:37 INFO  : 'configparams force-mem-access 1' command is executed.
16:24:37 INFO  : Context for 'APU' is selected.
16:24:37 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
16:24:37 INFO  : 'ps7_init' command is executed.
16:24:37 INFO  : 'ps7_post_config' command is executed.
16:24:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:39 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:24:39 INFO  : 'configparams force-mem-access 0' command is executed.
16:24:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:24:39 INFO  : Memory regions updated for context APU
16:24:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:39 INFO  : 'con' command is executed.
16:24:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:24:39 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
16:24:44 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
16:24:53 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
16:25:00 INFO  : Disconnected from the channel tcfchan#21.
16:25:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
16:25:01 INFO  : 'jtag frequency' command is executed.
16:25:01 INFO  : Context for 'APU' is selected.
16:25:01 INFO  : System reset is completed.
16:25:04 INFO  : 'after 3000' command is executed.
16:25:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
16:25:07 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
16:25:07 INFO  : Context for 'APU' is selected.
16:25:07 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
16:25:07 INFO  : 'configparams force-mem-access 1' command is executed.
16:25:07 INFO  : Context for 'APU' is selected.
16:25:07 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
16:25:07 INFO  : 'ps7_init' command is executed.
16:25:07 INFO  : 'ps7_post_config' command is executed.
16:25:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:09 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:25:09 INFO  : 'configparams force-mem-access 0' command is executed.
16:25:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:25:09 INFO  : Memory regions updated for context APU
16:25:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:09 INFO  : 'con' command is executed.
16:25:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:25:09 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
16:26:40 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
16:26:50 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
16:26:57 INFO  : Disconnected from the channel tcfchan#24.
16:26:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
16:26:57 INFO  : 'jtag frequency' command is executed.
16:26:57 INFO  : Context for 'APU' is selected.
16:26:58 INFO  : System reset is completed.
16:27:01 INFO  : 'after 3000' command is executed.
16:27:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
16:27:03 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
16:27:03 INFO  : Context for 'APU' is selected.
16:27:03 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
16:27:03 INFO  : 'configparams force-mem-access 1' command is executed.
16:27:03 INFO  : Context for 'APU' is selected.
16:27:03 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
16:27:03 INFO  : 'ps7_init' command is executed.
16:27:03 INFO  : 'ps7_post_config' command is executed.
16:27:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:05 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:27:05 INFO  : 'configparams force-mem-access 0' command is executed.
16:27:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:27:05 INFO  : Memory regions updated for context APU
16:27:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:05 INFO  : 'con' command is executed.
16:27:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:27:05 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
16:27:39 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
16:27:49 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
16:27:57 INFO  : Disconnected from the channel tcfchan#27.
16:27:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:27:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
16:27:57 INFO  : 'jtag frequency' command is executed.
16:27:57 INFO  : Context for 'APU' is selected.
16:27:57 INFO  : System reset is completed.
16:28:00 INFO  : 'after 3000' command is executed.
16:28:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
16:28:02 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
16:28:03 INFO  : Context for 'APU' is selected.
16:28:03 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
16:28:03 INFO  : 'configparams force-mem-access 1' command is executed.
16:28:03 INFO  : Context for 'APU' is selected.
16:28:03 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
16:28:03 INFO  : 'ps7_init' command is executed.
16:28:03 INFO  : 'ps7_post_config' command is executed.
16:28:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:05 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:28:05 INFO  : 'configparams force-mem-access 0' command is executed.
16:28:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:28:05 INFO  : Memory regions updated for context APU
16:28:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:05 INFO  : 'con' command is executed.
16:28:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:28:05 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
16:28:18 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
16:28:26 INFO  : Disconnected from the channel tcfchan#30.
16:28:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:28:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
16:28:26 INFO  : 'jtag frequency' command is executed.
16:28:26 INFO  : Context for 'APU' is selected.
16:28:26 INFO  : System reset is completed.
16:28:29 INFO  : 'after 3000' command is executed.
16:28:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
16:28:32 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
16:28:32 INFO  : Context for 'APU' is selected.
16:28:32 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
16:28:32 INFO  : 'configparams force-mem-access 1' command is executed.
16:28:32 INFO  : Context for 'APU' is selected.
16:28:32 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
16:28:32 INFO  : 'ps7_init' command is executed.
16:28:32 INFO  : 'ps7_post_config' command is executed.
16:28:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:34 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:28:34 INFO  : 'configparams force-mem-access 0' command is executed.
16:28:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:28:34 INFO  : Memory regions updated for context APU
16:28:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:34 INFO  : 'con' command is executed.
16:28:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:28:34 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
16:31:25 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
16:32:04 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
16:32:12 INFO  : Disconnected from the channel tcfchan#32.
16:32:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:32:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
16:32:12 INFO  : 'jtag frequency' command is executed.
16:32:12 INFO  : Context for 'APU' is selected.
16:32:12 INFO  : System reset is completed.
16:32:15 INFO  : 'after 3000' command is executed.
16:32:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
16:32:18 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
16:32:18 INFO  : Context for 'APU' is selected.
16:32:18 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
16:32:18 INFO  : 'configparams force-mem-access 1' command is executed.
16:32:18 INFO  : Context for 'APU' is selected.
16:32:18 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
16:32:18 INFO  : 'ps7_init' command is executed.
16:32:18 INFO  : 'ps7_post_config' command is executed.
16:32:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:20 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:32:20 INFO  : 'configparams force-mem-access 0' command is executed.
16:32:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:32:20 INFO  : Memory regions updated for context APU
16:32:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:20 INFO  : 'con' command is executed.
16:32:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:32:20 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
17:05:25 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
17:05:32 INFO  : Disconnected from the channel tcfchan#35.
17:05:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
17:05:33 INFO  : 'jtag frequency' command is executed.
17:05:33 INFO  : Context for 'APU' is selected.
17:05:33 INFO  : System reset is completed.
17:05:36 INFO  : 'after 3000' command is executed.
17:05:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
17:05:39 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
17:05:39 INFO  : Context for 'APU' is selected.
17:05:39 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
17:05:39 INFO  : 'configparams force-mem-access 1' command is executed.
17:05:39 INFO  : Context for 'APU' is selected.
17:05:39 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
17:05:39 INFO  : 'ps7_init' command is executed.
17:05:39 INFO  : 'ps7_post_config' command is executed.
17:05:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:41 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:05:41 INFO  : 'configparams force-mem-access 0' command is executed.
17:05:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:05:41 INFO  : Memory regions updated for context APU
17:05:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:41 INFO  : 'con' command is executed.
17:05:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:05:41 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
17:19:58 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
17:20:06 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
17:20:14 INFO  : Disconnected from the channel tcfchan#37.
17:20:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:20:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
17:20:15 INFO  : 'jtag frequency' command is executed.
17:20:15 INFO  : Context for 'APU' is selected.
17:20:15 INFO  : System reset is completed.
17:20:18 INFO  : 'after 3000' command is executed.
17:20:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
17:20:20 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
17:20:20 INFO  : Context for 'APU' is selected.
17:20:20 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
17:20:20 INFO  : 'configparams force-mem-access 1' command is executed.
17:20:20 INFO  : Context for 'APU' is selected.
17:20:20 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
17:20:21 INFO  : 'ps7_init' command is executed.
17:20:21 INFO  : 'ps7_post_config' command is executed.
17:20:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:22 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:20:22 INFO  : 'configparams force-mem-access 0' command is executed.
17:20:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:20:22 INFO  : Memory regions updated for context APU
17:20:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:22 INFO  : 'con' command is executed.
17:20:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:20:22 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
17:21:29 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
17:21:37 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
17:21:44 INFO  : Disconnected from the channel tcfchan#40.
17:21:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:21:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
17:21:45 INFO  : 'jtag frequency' command is executed.
17:21:45 INFO  : Context for 'APU' is selected.
17:21:45 INFO  : System reset is completed.
17:21:48 INFO  : 'after 3000' command is executed.
17:21:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
17:21:50 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
17:21:50 INFO  : Context for 'APU' is selected.
17:21:50 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
17:21:50 INFO  : 'configparams force-mem-access 1' command is executed.
17:21:50 INFO  : Context for 'APU' is selected.
17:21:50 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
17:21:51 INFO  : 'ps7_init' command is executed.
17:21:51 INFO  : 'ps7_post_config' command is executed.
17:21:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:52 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:21:52 INFO  : 'configparams force-mem-access 0' command is executed.
17:21:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:21:52 INFO  : Memory regions updated for context APU
17:21:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:53 INFO  : 'con' command is executed.
17:21:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:21:53 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
17:40:25 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
17:40:34 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
17:40:41 INFO  : Disconnected from the channel tcfchan#43.
17:40:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:40:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
17:40:42 INFO  : 'jtag frequency' command is executed.
17:40:42 INFO  : Context for 'APU' is selected.
17:40:42 INFO  : System reset is completed.
17:40:45 INFO  : 'after 3000' command is executed.
17:40:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
17:40:47 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
17:40:47 INFO  : Context for 'APU' is selected.
17:40:47 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
17:40:47 INFO  : 'configparams force-mem-access 1' command is executed.
17:40:47 INFO  : Context for 'APU' is selected.
17:40:47 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
17:40:48 INFO  : 'ps7_init' command is executed.
17:40:48 INFO  : 'ps7_post_config' command is executed.
17:40:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:49 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:40:49 INFO  : 'configparams force-mem-access 0' command is executed.
17:40:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:40:49 INFO  : Memory regions updated for context APU
17:40:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:50 INFO  : 'con' command is executed.
17:40:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:40:50 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
18:18:56 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
18:19:04 INFO  : Disconnected from the channel tcfchan#46.
18:19:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:19:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
18:19:04 INFO  : 'jtag frequency' command is executed.
18:19:04 INFO  : Context for 'APU' is selected.
18:19:04 INFO  : System reset is completed.
18:19:07 INFO  : 'after 3000' command is executed.
18:19:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
18:19:10 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
18:19:10 INFO  : Context for 'APU' is selected.
18:19:10 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
18:19:10 INFO  : 'configparams force-mem-access 1' command is executed.
18:19:10 INFO  : Context for 'APU' is selected.
18:19:10 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
18:19:10 INFO  : 'ps7_init' command is executed.
18:19:10 INFO  : 'ps7_post_config' command is executed.
18:19:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:12 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:19:12 INFO  : 'configparams force-mem-access 0' command is executed.
18:19:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:19:12 INFO  : Memory regions updated for context APU
18:19:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:12 INFO  : 'con' command is executed.
18:19:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:19:12 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
18:21:47 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
18:21:56 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
18:22:03 INFO  : Disconnected from the channel tcfchan#48.
18:22:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:22:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
18:22:04 INFO  : 'jtag frequency' command is executed.
18:22:04 INFO  : Context for 'APU' is selected.
18:22:04 INFO  : System reset is completed.
18:22:07 INFO  : 'after 3000' command is executed.
18:22:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
18:22:09 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
18:22:09 INFO  : Context for 'APU' is selected.
18:22:09 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
18:22:09 INFO  : 'configparams force-mem-access 1' command is executed.
18:22:09 INFO  : Context for 'APU' is selected.
18:22:09 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
18:22:10 INFO  : 'ps7_init' command is executed.
18:22:10 INFO  : 'ps7_post_config' command is executed.
18:22:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:11 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:22:11 INFO  : 'configparams force-mem-access 0' command is executed.
18:22:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:22:11 INFO  : Memory regions updated for context APU
18:22:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:11 INFO  : 'con' command is executed.
18:22:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:22:11 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
18:26:32 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
18:26:41 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
18:26:48 INFO  : Disconnected from the channel tcfchan#51.
18:26:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:26:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
18:26:49 INFO  : 'jtag frequency' command is executed.
18:26:49 INFO  : Context for 'APU' is selected.
18:26:49 INFO  : System reset is completed.
18:26:52 INFO  : 'after 3000' command is executed.
18:26:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
18:26:54 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
18:26:54 INFO  : Context for 'APU' is selected.
18:26:55 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
18:26:55 INFO  : 'configparams force-mem-access 1' command is executed.
18:26:55 INFO  : Context for 'APU' is selected.
18:26:55 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
18:26:55 INFO  : 'ps7_init' command is executed.
18:26:55 INFO  : 'ps7_post_config' command is executed.
18:26:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:26:57 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:26:57 INFO  : 'configparams force-mem-access 0' command is executed.
18:26:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:26:57 INFO  : Memory regions updated for context APU
18:26:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:26:57 INFO  : 'con' command is executed.
18:26:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:26:57 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
18:29:35 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
18:29:43 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
18:29:51 INFO  : Disconnected from the channel tcfchan#54.
18:29:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:29:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
18:29:51 INFO  : 'jtag frequency' command is executed.
18:29:51 INFO  : Context for 'APU' is selected.
18:29:51 INFO  : System reset is completed.
18:29:54 INFO  : 'after 3000' command is executed.
18:29:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
18:29:57 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
18:29:57 INFO  : Context for 'APU' is selected.
18:29:57 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
18:29:57 INFO  : 'configparams force-mem-access 1' command is executed.
18:29:57 INFO  : Context for 'APU' is selected.
18:29:57 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
18:29:57 INFO  : 'ps7_init' command is executed.
18:29:57 INFO  : 'ps7_post_config' command is executed.
18:29:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:29:59 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:29:59 INFO  : 'configparams force-mem-access 0' command is executed.
18:29:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:29:59 INFO  : Memory regions updated for context APU
18:29:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:29:59 INFO  : 'con' command is executed.
18:29:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:29:59 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
18:31:55 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
18:32:27 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
18:32:35 INFO  : Disconnected from the channel tcfchan#57.
18:32:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:32:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
18:32:35 INFO  : 'jtag frequency' command is executed.
18:32:35 INFO  : Context for 'APU' is selected.
18:32:36 INFO  : System reset is completed.
18:32:39 INFO  : 'after 3000' command is executed.
18:32:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
18:32:41 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
18:32:41 INFO  : Context for 'APU' is selected.
18:32:41 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
18:32:41 INFO  : 'configparams force-mem-access 1' command is executed.
18:32:41 INFO  : Context for 'APU' is selected.
18:32:41 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
18:32:41 INFO  : 'ps7_init' command is executed.
18:32:41 INFO  : 'ps7_post_config' command is executed.
18:32:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:43 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:32:43 INFO  : 'configparams force-mem-access 0' command is executed.
18:32:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:32:43 INFO  : Memory regions updated for context APU
18:32:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:43 INFO  : 'con' command is executed.
18:32:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:32:43 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
19:19:41 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
19:19:51 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
19:19:59 INFO  : Disconnected from the channel tcfchan#60.
19:19:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:19:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
19:20:00 INFO  : 'jtag frequency' command is executed.
19:20:00 INFO  : Context for 'APU' is selected.
19:20:00 INFO  : System reset is completed.
19:20:03 INFO  : 'after 3000' command is executed.
19:20:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
19:20:05 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
19:20:05 INFO  : Context for 'APU' is selected.
19:20:05 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
19:20:05 INFO  : 'configparams force-mem-access 1' command is executed.
19:20:05 INFO  : Context for 'APU' is selected.
19:20:05 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
19:20:05 INFO  : 'ps7_init' command is executed.
19:20:05 INFO  : 'ps7_post_config' command is executed.
19:20:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:20:07 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:20:07 INFO  : 'configparams force-mem-access 0' command is executed.
19:20:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:20:07 INFO  : Memory regions updated for context APU
19:20:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:20:07 INFO  : 'con' command is executed.
19:20:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:20:07 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
19:35:34 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
19:35:44 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
19:35:51 INFO  : Disconnected from the channel tcfchan#63.
19:35:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:35:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
19:35:52 INFO  : 'jtag frequency' command is executed.
19:35:52 INFO  : Context for 'APU' is selected.
19:35:53 INFO  : System reset is completed.
19:35:56 INFO  : 'after 3000' command is executed.
19:35:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
19:35:58 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
19:35:58 INFO  : Context for 'APU' is selected.
19:35:58 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
19:35:58 INFO  : 'configparams force-mem-access 1' command is executed.
19:35:58 INFO  : Context for 'APU' is selected.
19:35:58 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
19:35:58 INFO  : 'ps7_init' command is executed.
19:35:58 INFO  : 'ps7_post_config' command is executed.
19:35:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:00 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:36:00 INFO  : 'configparams force-mem-access 0' command is executed.
19:36:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:36:00 INFO  : Memory regions updated for context APU
19:36:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:00 INFO  : 'con' command is executed.
19:36:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:36:00 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
19:49:05 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
19:49:15 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
19:49:23 INFO  : Disconnected from the channel tcfchan#66.
19:49:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:49:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
19:49:24 INFO  : 'jtag frequency' command is executed.
19:49:24 INFO  : Context for 'APU' is selected.
19:49:24 INFO  : System reset is completed.
19:49:27 INFO  : 'after 3000' command is executed.
19:49:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
19:49:29 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
19:49:30 INFO  : Context for 'APU' is selected.
19:49:30 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
19:49:30 INFO  : 'configparams force-mem-access 1' command is executed.
19:49:30 INFO  : Context for 'APU' is selected.
19:49:30 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
19:49:30 INFO  : 'ps7_init' command is executed.
19:49:30 INFO  : 'ps7_post_config' command is executed.
19:49:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:49:32 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:49:32 INFO  : 'configparams force-mem-access 0' command is executed.
19:49:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:49:32 INFO  : Memory regions updated for context APU
19:49:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:49:32 INFO  : 'con' command is executed.
19:49:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:49:32 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
19:52:54 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
19:53:04 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
19:53:18 INFO  : Disconnected from the channel tcfchan#69.
19:53:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:53:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
19:53:23 INFO  : 'jtag frequency' command is executed.
19:53:23 INFO  : Context for 'APU' is selected.
19:53:23 INFO  : System reset is completed.
19:53:26 INFO  : 'after 3000' command is executed.
19:53:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
19:53:31 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
19:53:31 INFO  : Context for 'APU' is selected.
19:53:31 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
19:53:31 INFO  : 'configparams force-mem-access 1' command is executed.
19:53:31 INFO  : Context for 'APU' is selected.
19:53:31 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
19:53:32 INFO  : 'ps7_init' command is executed.
19:53:32 INFO  : 'ps7_post_config' command is executed.
19:53:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:53:33 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:53:33 INFO  : 'configparams force-mem-access 0' command is executed.
19:53:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:53:33 INFO  : Memory regions updated for context APU
19:53:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:53:33 INFO  : 'con' command is executed.
19:53:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:53:33 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
19:59:06 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
19:59:15 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
19:59:23 INFO  : Disconnected from the channel tcfchan#72.
19:59:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:59:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
19:59:23 INFO  : 'jtag frequency' command is executed.
19:59:23 INFO  : Context for 'APU' is selected.
19:59:23 INFO  : System reset is completed.
19:59:26 INFO  : 'after 3000' command is executed.
19:59:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
19:59:29 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
19:59:29 INFO  : Context for 'APU' is selected.
19:59:29 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
19:59:29 INFO  : 'configparams force-mem-access 1' command is executed.
19:59:29 INFO  : Context for 'APU' is selected.
19:59:29 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
19:59:29 INFO  : 'ps7_init' command is executed.
19:59:29 INFO  : 'ps7_post_config' command is executed.
19:59:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:31 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:59:31 INFO  : 'configparams force-mem-access 0' command is executed.
19:59:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:59:31 INFO  : Memory regions updated for context APU
19:59:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:31 INFO  : 'con' command is executed.
19:59:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:59:31 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
19:59:37 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
19:59:44 INFO  : Disconnected from the channel tcfchan#75.
19:59:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:59:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
19:59:45 INFO  : 'jtag frequency' command is executed.
19:59:45 INFO  : Context for 'APU' is selected.
19:59:45 INFO  : System reset is completed.
19:59:48 INFO  : 'after 3000' command is executed.
19:59:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
19:59:50 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
19:59:50 INFO  : Context for 'APU' is selected.
19:59:50 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
19:59:51 INFO  : 'configparams force-mem-access 1' command is executed.
19:59:51 INFO  : Context for 'APU' is selected.
19:59:51 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
19:59:51 INFO  : 'ps7_init' command is executed.
19:59:51 INFO  : 'ps7_post_config' command is executed.
19:59:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:53 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:59:53 INFO  : 'configparams force-mem-access 0' command is executed.
19:59:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:59:53 INFO  : Memory regions updated for context APU
19:59:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:53 INFO  : 'con' command is executed.
19:59:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:59:53 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
20:00:01 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
20:00:09 INFO  : Disconnected from the channel tcfchan#77.
20:00:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:00:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:00:11 INFO  : 'jtag frequency' command is executed.
20:00:11 INFO  : Context for 'APU' is selected.
20:00:11 INFO  : System reset is completed.
20:00:14 INFO  : 'after 3000' command is executed.
20:00:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
20:00:16 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
20:00:16 INFO  : Context for 'APU' is selected.
20:00:16 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
20:00:16 INFO  : 'configparams force-mem-access 1' command is executed.
20:00:16 INFO  : Context for 'APU' is selected.
20:00:16 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
20:00:17 INFO  : 'ps7_init' command is executed.
20:00:17 INFO  : 'ps7_post_config' command is executed.
20:00:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:18 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:00:18 INFO  : 'configparams force-mem-access 0' command is executed.
20:00:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:00:18 INFO  : Memory regions updated for context APU
20:00:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:19 INFO  : 'con' command is executed.
20:00:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:00:19 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
20:03:33 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
20:03:37 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
20:03:44 INFO  : Disconnected from the channel tcfchan#79.
20:03:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:03:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:03:45 INFO  : 'jtag frequency' command is executed.
20:03:45 INFO  : Context for 'APU' is selected.
20:03:45 INFO  : System reset is completed.
20:03:48 INFO  : 'after 3000' command is executed.
20:03:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
20:03:50 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
20:03:50 INFO  : Context for 'APU' is selected.
20:03:50 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
20:03:50 INFO  : 'configparams force-mem-access 1' command is executed.
20:03:50 INFO  : Context for 'APU' is selected.
20:03:50 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
20:03:50 INFO  : 'ps7_init' command is executed.
20:03:50 INFO  : 'ps7_post_config' command is executed.
20:03:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:52 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:03:52 INFO  : 'configparams force-mem-access 0' command is executed.
20:03:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:03:52 INFO  : Memory regions updated for context APU
20:03:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:52 INFO  : 'con' command is executed.
20:03:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:03:52 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
20:10:15 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
20:10:25 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
20:10:32 INFO  : Disconnected from the channel tcfchan#81.
20:10:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:10:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:10:33 INFO  : 'jtag frequency' command is executed.
20:10:33 INFO  : Context for 'APU' is selected.
20:10:33 INFO  : System reset is completed.
20:10:36 INFO  : 'after 3000' command is executed.
20:10:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
20:10:39 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
20:10:39 INFO  : Context for 'APU' is selected.
20:10:39 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
20:10:39 INFO  : 'configparams force-mem-access 1' command is executed.
20:10:39 INFO  : Context for 'APU' is selected.
20:10:39 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
20:10:39 INFO  : 'ps7_init' command is executed.
20:10:39 INFO  : 'ps7_post_config' command is executed.
20:10:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:10:41 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:10:41 INFO  : 'configparams force-mem-access 0' command is executed.
20:10:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:10:41 INFO  : Memory regions updated for context APU
20:10:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:10:41 INFO  : 'con' command is executed.
20:10:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:10:41 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
20:14:00 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
20:14:09 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
20:14:17 INFO  : Disconnected from the channel tcfchan#84.
20:14:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:14:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:14:18 INFO  : 'jtag frequency' command is executed.
20:14:18 INFO  : Context for 'APU' is selected.
20:14:18 INFO  : System reset is completed.
20:14:21 INFO  : 'after 3000' command is executed.
20:14:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
20:14:23 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
20:14:23 INFO  : Context for 'APU' is selected.
20:14:23 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
20:14:23 INFO  : 'configparams force-mem-access 1' command is executed.
20:14:23 INFO  : Context for 'APU' is selected.
20:14:23 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
20:14:24 INFO  : 'ps7_init' command is executed.
20:14:24 INFO  : 'ps7_post_config' command is executed.
20:14:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:25 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:14:25 INFO  : 'configparams force-mem-access 0' command is executed.
20:14:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:14:25 INFO  : Memory regions updated for context APU
20:14:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:26 INFO  : 'con' command is executed.
20:14:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:14:26 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
20:15:15 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
20:15:22 INFO  : Disconnected from the channel tcfchan#87.
20:15:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:15:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:15:23 INFO  : 'jtag frequency' command is executed.
20:15:23 INFO  : Context for 'APU' is selected.
20:15:23 INFO  : System reset is completed.
20:15:26 INFO  : 'after 3000' command is executed.
20:15:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
20:15:29 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
20:15:29 INFO  : Context for 'APU' is selected.
20:15:29 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
20:15:29 INFO  : 'configparams force-mem-access 1' command is executed.
20:15:29 INFO  : Context for 'APU' is selected.
20:15:29 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
20:15:29 INFO  : 'ps7_init' command is executed.
20:15:29 INFO  : 'ps7_post_config' command is executed.
20:15:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:31 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:15:31 INFO  : 'configparams force-mem-access 0' command is executed.
20:15:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:15:31 INFO  : Memory regions updated for context APU
20:15:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:31 INFO  : 'con' command is executed.
20:15:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:15:31 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
20:28:16 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
20:28:25 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
20:28:32 INFO  : Disconnected from the channel tcfchan#89.
20:28:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:28:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:28:33 INFO  : 'jtag frequency' command is executed.
20:28:33 INFO  : Context for 'APU' is selected.
20:28:33 INFO  : System reset is completed.
20:28:36 INFO  : 'after 3000' command is executed.
20:28:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
20:28:38 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
20:28:38 INFO  : Context for 'APU' is selected.
20:28:38 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
20:28:38 INFO  : 'configparams force-mem-access 1' command is executed.
20:28:38 INFO  : Context for 'APU' is selected.
20:28:38 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
20:28:39 INFO  : 'ps7_init' command is executed.
20:28:39 INFO  : 'ps7_post_config' command is executed.
20:28:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:28:40 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:28:40 INFO  : 'configparams force-mem-access 0' command is executed.
20:28:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:28:40 INFO  : Memory regions updated for context APU
20:28:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:28:41 INFO  : 'con' command is executed.
20:28:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:28:41 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
20:28:57 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
20:29:05 INFO  : Disconnected from the channel tcfchan#91.
20:29:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:29:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:29:05 INFO  : 'jtag frequency' command is executed.
20:29:05 INFO  : Context for 'APU' is selected.
20:29:05 INFO  : System reset is completed.
20:29:08 INFO  : 'after 3000' command is executed.
20:29:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
20:29:11 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
20:29:11 INFO  : Context for 'APU' is selected.
20:29:11 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
20:29:11 INFO  : 'configparams force-mem-access 1' command is executed.
20:29:11 INFO  : Context for 'APU' is selected.
20:29:11 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
20:29:11 INFO  : 'ps7_init' command is executed.
20:29:11 INFO  : 'ps7_post_config' command is executed.
20:29:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:13 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:29:13 INFO  : 'configparams force-mem-access 0' command is executed.
20:29:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:29:13 INFO  : Memory regions updated for context APU
20:29:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:13 INFO  : 'con' command is executed.
20:29:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:29:13 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
20:36:33 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
20:36:53 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
20:37:00 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
20:37:07 INFO  : Disconnected from the channel tcfchan#93.
20:37:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:37:08 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:37:08 INFO  : 'jtag frequency' command is executed.
20:37:08 INFO  : Context for 'APU' is selected.
20:37:08 INFO  : System reset is completed.
20:37:11 INFO  : 'after 3000' command is executed.
20:37:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
20:37:13 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
20:37:13 INFO  : Context for 'APU' is selected.
20:37:13 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
20:37:13 INFO  : 'configparams force-mem-access 1' command is executed.
20:37:13 INFO  : Context for 'APU' is selected.
20:37:13 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
20:37:14 INFO  : 'ps7_init' command is executed.
20:37:14 INFO  : 'ps7_post_config' command is executed.
20:37:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:37:15 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:37:15 INFO  : 'configparams force-mem-access 0' command is executed.
20:37:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:37:16 INFO  : Memory regions updated for context APU
20:37:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:37:16 INFO  : 'con' command is executed.
20:37:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:37:16 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
20:38:05 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
20:38:13 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
20:38:21 INFO  : Disconnected from the channel tcfchan#97.
20:38:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:38:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:38:21 INFO  : 'jtag frequency' command is executed.
20:38:21 INFO  : Context for 'APU' is selected.
20:38:21 INFO  : System reset is completed.
20:38:24 INFO  : 'after 3000' command is executed.
20:38:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
20:38:27 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
20:38:27 INFO  : Context for 'APU' is selected.
20:38:27 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
20:38:27 INFO  : 'configparams force-mem-access 1' command is executed.
20:38:27 INFO  : Context for 'APU' is selected.
20:38:27 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
20:38:27 INFO  : 'ps7_init' command is executed.
20:38:27 INFO  : 'ps7_post_config' command is executed.
20:38:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:38:29 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:38:29 INFO  : 'configparams force-mem-access 0' command is executed.
20:38:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:38:29 INFO  : Memory regions updated for context APU
20:38:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:38:29 INFO  : 'con' command is executed.
20:38:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:38:29 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
20:44:37 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
20:44:45 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
20:44:52 INFO  : Disconnected from the channel tcfchan#100.
20:44:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:44:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:44:53 INFO  : 'jtag frequency' command is executed.
20:44:53 INFO  : Context for 'APU' is selected.
20:44:53 INFO  : System reset is completed.
20:44:56 INFO  : 'after 3000' command is executed.
20:44:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
20:44:58 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
20:44:58 INFO  : Context for 'APU' is selected.
20:44:59 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
20:44:59 INFO  : 'configparams force-mem-access 1' command is executed.
20:44:59 INFO  : Context for 'APU' is selected.
20:44:59 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
20:44:59 INFO  : 'ps7_init' command is executed.
20:44:59 INFO  : 'ps7_post_config' command is executed.
20:44:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:01 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:45:01 INFO  : 'configparams force-mem-access 0' command is executed.
20:45:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:45:01 INFO  : Memory regions updated for context APU
20:45:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:01 INFO  : 'con' command is executed.
20:45:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:45:01 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
20:47:02 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
20:47:23 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
20:47:32 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
20:47:39 INFO  : Disconnected from the channel tcfchan#103.
20:47:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:47:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:47:40 INFO  : 'jtag frequency' command is executed.
20:47:40 INFO  : Context for 'APU' is selected.
20:47:40 INFO  : System reset is completed.
20:47:43 INFO  : 'after 3000' command is executed.
20:47:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
20:47:46 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
20:47:46 INFO  : Context for 'APU' is selected.
20:47:46 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
20:47:46 INFO  : 'configparams force-mem-access 1' command is executed.
20:47:46 INFO  : Context for 'APU' is selected.
20:47:46 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
20:47:46 INFO  : 'ps7_init' command is executed.
20:47:46 INFO  : 'ps7_post_config' command is executed.
20:47:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:47:48 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:47:48 INFO  : 'configparams force-mem-access 0' command is executed.
20:47:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:47:48 INFO  : Memory regions updated for context APU
20:47:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:47:48 INFO  : 'con' command is executed.
20:47:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:47:48 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
20:49:01 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
20:49:11 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
20:49:18 INFO  : Disconnected from the channel tcfchan#107.
20:49:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:49:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:49:19 INFO  : 'jtag frequency' command is executed.
20:49:19 INFO  : Context for 'APU' is selected.
20:49:19 INFO  : System reset is completed.
20:49:22 INFO  : 'after 3000' command is executed.
20:49:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
20:49:24 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
20:49:24 INFO  : Context for 'APU' is selected.
20:49:24 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
20:49:24 INFO  : 'configparams force-mem-access 1' command is executed.
20:49:24 INFO  : Context for 'APU' is selected.
20:49:24 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
20:49:25 INFO  : 'ps7_init' command is executed.
20:49:25 INFO  : 'ps7_post_config' command is executed.
20:49:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:49:26 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:49:26 INFO  : 'configparams force-mem-access 0' command is executed.
20:49:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:49:26 INFO  : Memory regions updated for context APU
20:49:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:49:26 INFO  : 'con' command is executed.
20:49:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:49:26 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
20:52:02 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
20:52:11 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
20:52:18 INFO  : Disconnected from the channel tcfchan#110.
20:52:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:52:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:52:19 INFO  : 'jtag frequency' command is executed.
20:52:19 INFO  : Context for 'APU' is selected.
20:52:19 INFO  : System reset is completed.
20:52:22 INFO  : 'after 3000' command is executed.
20:52:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
20:52:24 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
20:52:24 INFO  : Context for 'APU' is selected.
20:52:24 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
20:52:24 INFO  : 'configparams force-mem-access 1' command is executed.
20:52:24 INFO  : Context for 'APU' is selected.
20:52:24 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
20:52:25 INFO  : 'ps7_init' command is executed.
20:52:25 INFO  : 'ps7_post_config' command is executed.
20:52:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:52:26 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:52:26 INFO  : 'configparams force-mem-access 0' command is executed.
20:52:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:52:26 INFO  : Memory regions updated for context APU
20:52:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:52:26 INFO  : 'con' command is executed.
20:52:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:52:26 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
20:53:03 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
20:53:12 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
20:53:19 INFO  : Disconnected from the channel tcfchan#113.
20:53:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:53:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:53:20 INFO  : 'jtag frequency' command is executed.
20:53:20 INFO  : Context for 'APU' is selected.
20:53:20 INFO  : System reset is completed.
20:53:23 INFO  : 'after 3000' command is executed.
20:53:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
20:53:26 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
20:53:26 INFO  : Context for 'APU' is selected.
20:53:26 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
20:53:26 INFO  : 'configparams force-mem-access 1' command is executed.
20:53:26 INFO  : Context for 'APU' is selected.
20:53:26 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
20:53:26 INFO  : 'ps7_init' command is executed.
20:53:26 INFO  : 'ps7_post_config' command is executed.
20:53:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:53:28 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:53:28 INFO  : 'configparams force-mem-access 0' command is executed.
20:53:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:53:28 INFO  : Memory regions updated for context APU
20:53:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:53:28 INFO  : 'con' command is executed.
20:53:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:53:28 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
20:57:46 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
20:58:35 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
20:58:44 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
20:58:52 INFO  : Disconnected from the channel tcfchan#116.
20:58:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:58:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:58:53 INFO  : 'jtag frequency' command is executed.
20:58:53 INFO  : Context for 'APU' is selected.
20:58:53 INFO  : System reset is completed.
20:58:56 INFO  : 'after 3000' command is executed.
20:58:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
20:58:58 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
20:58:58 INFO  : Context for 'APU' is selected.
20:58:58 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
20:58:58 INFO  : 'configparams force-mem-access 1' command is executed.
20:58:58 INFO  : Context for 'APU' is selected.
20:58:58 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
20:58:59 INFO  : 'ps7_init' command is executed.
20:58:59 INFO  : 'ps7_post_config' command is executed.
20:58:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:59:00 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:59:00 INFO  : 'configparams force-mem-access 0' command is executed.
20:59:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:59:00 INFO  : Memory regions updated for context APU
20:59:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:59:01 INFO  : 'con' command is executed.
20:59:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:59:01 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
20:59:08 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
20:59:17 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
20:59:25 INFO  : Disconnected from the channel tcfchan#120.
20:59:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:59:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:59:25 INFO  : 'jtag frequency' command is executed.
20:59:26 INFO  : Context for 'APU' is selected.
20:59:26 INFO  : System reset is completed.
20:59:29 INFO  : 'after 3000' command is executed.
20:59:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
20:59:31 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
20:59:31 INFO  : Context for 'APU' is selected.
20:59:31 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
20:59:31 INFO  : 'configparams force-mem-access 1' command is executed.
20:59:31 INFO  : Context for 'APU' is selected.
20:59:31 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
20:59:31 INFO  : 'ps7_init' command is executed.
20:59:31 INFO  : 'ps7_post_config' command is executed.
20:59:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:59:33 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:59:33 INFO  : 'configparams force-mem-access 0' command is executed.
20:59:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:59:33 INFO  : Memory regions updated for context APU
20:59:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:59:33 INFO  : 'con' command is executed.
20:59:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:59:33 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
20:59:38 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
20:59:47 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
20:59:54 INFO  : Disconnected from the channel tcfchan#123.
20:59:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:59:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:59:55 INFO  : 'jtag frequency' command is executed.
20:59:55 INFO  : Context for 'APU' is selected.
20:59:55 INFO  : System reset is completed.
20:59:58 INFO  : 'after 3000' command is executed.
20:59:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:00:01 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
21:00:01 INFO  : Context for 'APU' is selected.
21:00:01 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
21:00:01 INFO  : 'configparams force-mem-access 1' command is executed.
21:00:01 INFO  : Context for 'APU' is selected.
21:00:01 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
21:00:01 INFO  : 'ps7_init' command is executed.
21:00:01 INFO  : 'ps7_post_config' command is executed.
21:00:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:00:03 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:00:03 INFO  : 'configparams force-mem-access 0' command is executed.
21:00:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:00:03 INFO  : Memory regions updated for context APU
21:00:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:00:03 INFO  : 'con' command is executed.
21:00:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:00:03 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
21:00:55 INFO  : Disconnected from the channel tcfchan#126.
21:03:25 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\temp_xsdb_launch_script.tcl
21:03:28 INFO  : XSCT server has started successfully.
21:03:28 INFO  : Successfully done setting XSCT server connection channel  
21:03:28 INFO  : plnx-install-location is set to ''
21:03:28 INFO  : Successfully done setting workspace for the tool. 
21:03:31 INFO  : Registering command handlers for Vitis TCF services
21:03:34 INFO  : Successfully done query RDI_DATADIR 
21:11:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:11:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:11:37 INFO  : 'jtag frequency' command is executed.
21:11:38 INFO  : Context for 'APU' is selected.
21:11:38 INFO  : System reset is completed.
21:11:41 INFO  : 'after 3000' command is executed.
21:11:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:11:44 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
21:11:45 INFO  : Context for 'APU' is selected.
21:11:45 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
21:11:45 INFO  : 'configparams force-mem-access 1' command is executed.
21:11:45 INFO  : Context for 'APU' is selected.
21:11:45 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
21:11:46 INFO  : 'ps7_init' command is executed.
21:11:46 INFO  : 'ps7_post_config' command is executed.
21:11:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:11:48 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:11:48 INFO  : 'configparams force-mem-access 0' command is executed.
21:11:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:11:48 INFO  : Memory regions updated for context APU
21:11:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:11:48 INFO  : 'con' command is executed.
21:11:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:11:48 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
21:12:13 INFO  : Disconnected from the channel tcfchan#1.
21:12:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:12:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:12:14 INFO  : 'jtag frequency' command is executed.
21:12:14 INFO  : Context for 'APU' is selected.
21:12:14 INFO  : System reset is completed.
21:12:17 INFO  : 'after 3000' command is executed.
21:12:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:12:19 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
21:12:19 INFO  : Context for 'APU' is selected.
21:12:23 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
21:12:23 INFO  : 'configparams force-mem-access 1' command is executed.
21:12:23 INFO  : Context for 'APU' is selected.
21:12:23 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
21:12:23 INFO  : 'ps7_init' command is executed.
21:12:23 INFO  : 'ps7_post_config' command is executed.
21:12:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:12:25 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:12:25 INFO  : 'configparams force-mem-access 0' command is executed.
21:12:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:12:25 INFO  : Memory regions updated for context APU
21:12:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:12:25 INFO  : 'con' command is executed.
21:12:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:12:25 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
21:20:31 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
21:20:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa is already opened

21:20:47 INFO  : Disconnected from the channel tcfchan#2.
21:20:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:20:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:20:47 INFO  : 'jtag frequency' command is executed.
21:20:47 INFO  : Context for 'APU' is selected.
21:20:47 INFO  : System reset is completed.
21:20:50 INFO  : 'after 3000' command is executed.
21:20:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:20:53 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
21:20:53 INFO  : Context for 'APU' is selected.
21:20:56 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
21:20:56 INFO  : 'configparams force-mem-access 1' command is executed.
21:20:56 INFO  : Context for 'APU' is selected.
21:20:56 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
21:20:57 INFO  : 'ps7_init' command is executed.
21:20:57 INFO  : 'ps7_post_config' command is executed.
21:20:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:20:59 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:20:59 INFO  : 'configparams force-mem-access 0' command is executed.
21:20:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:20:59 INFO  : Memory regions updated for context APU
21:20:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:20:59 INFO  : 'con' command is executed.
21:20:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:20:59 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
21:21:44 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
21:21:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa is already opened

21:21:53 INFO  : Disconnected from the channel tcfchan#4.
21:21:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:21:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:21:54 INFO  : 'jtag frequency' command is executed.
21:21:54 INFO  : Context for 'APU' is selected.
21:21:54 INFO  : System reset is completed.
21:21:57 INFO  : 'after 3000' command is executed.
21:21:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:21:59 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
21:21:59 INFO  : Context for 'APU' is selected.
21:22:03 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
21:22:03 INFO  : 'configparams force-mem-access 1' command is executed.
21:22:03 INFO  : Context for 'APU' is selected.
21:22:03 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
21:22:03 INFO  : 'ps7_init' command is executed.
21:22:03 INFO  : 'ps7_post_config' command is executed.
21:22:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:22:05 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:22:05 INFO  : 'configparams force-mem-access 0' command is executed.
21:22:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:22:05 INFO  : Memory regions updated for context APU
21:22:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:22:05 INFO  : 'con' command is executed.
21:22:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:22:05 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
21:27:21 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
21:27:26 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa is already opened

21:27:30 INFO  : Disconnected from the channel tcfchan#6.
21:27:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:27:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:27:30 INFO  : 'jtag frequency' command is executed.
21:27:30 INFO  : Context for 'APU' is selected.
21:27:30 INFO  : System reset is completed.
21:27:33 INFO  : 'after 3000' command is executed.
21:27:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:27:36 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
21:27:36 INFO  : Context for 'APU' is selected.
21:27:39 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
21:27:39 INFO  : 'configparams force-mem-access 1' command is executed.
21:27:39 INFO  : Context for 'APU' is selected.
21:27:39 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
21:27:39 INFO  : 'ps7_init' command is executed.
21:27:39 INFO  : 'ps7_post_config' command is executed.
21:27:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:27:41 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:27:41 INFO  : 'configparams force-mem-access 0' command is executed.
21:27:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:27:41 INFO  : Memory regions updated for context APU
21:27:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:27:41 INFO  : 'con' command is executed.
21:27:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:27:41 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
21:31:14 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
21:31:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa is already opened

21:31:31 INFO  : Disconnected from the channel tcfchan#8.
21:31:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:31:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:31:31 INFO  : 'jtag frequency' command is executed.
21:31:31 INFO  : Context for 'APU' is selected.
21:31:31 INFO  : System reset is completed.
21:31:34 INFO  : 'after 3000' command is executed.
21:31:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:31:37 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
21:31:37 INFO  : Context for 'APU' is selected.
21:31:40 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
21:31:40 INFO  : 'configparams force-mem-access 1' command is executed.
21:31:40 INFO  : Context for 'APU' is selected.
21:31:40 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
21:31:40 INFO  : 'ps7_init' command is executed.
21:31:40 INFO  : 'ps7_post_config' command is executed.
21:31:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:31:42 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:31:42 INFO  : 'configparams force-mem-access 0' command is executed.
21:31:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:31:42 INFO  : Memory regions updated for context APU
21:31:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:31:42 INFO  : 'con' command is executed.
21:31:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:31:42 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
21:32:42 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
21:32:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa is already opened

21:32:51 INFO  : Disconnected from the channel tcfchan#10.
21:32:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:32:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:32:52 INFO  : 'jtag frequency' command is executed.
21:32:52 INFO  : Context for 'APU' is selected.
21:32:52 INFO  : System reset is completed.
21:32:55 INFO  : 'after 3000' command is executed.
21:32:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:32:57 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
21:32:57 INFO  : Context for 'APU' is selected.
21:33:01 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
21:33:01 INFO  : 'configparams force-mem-access 1' command is executed.
21:33:01 INFO  : Context for 'APU' is selected.
21:33:01 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
21:33:01 INFO  : 'ps7_init' command is executed.
21:33:01 INFO  : 'ps7_post_config' command is executed.
21:33:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:33:03 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:33:03 INFO  : 'configparams force-mem-access 0' command is executed.
21:33:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:33:03 INFO  : Memory regions updated for context APU
21:33:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:33:03 INFO  : 'con' command is executed.
21:33:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:33:03 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
21:34:08 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
21:34:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa is already opened

21:34:19 INFO  : Disconnected from the channel tcfchan#12.
21:34:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:34:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:34:20 INFO  : 'jtag frequency' command is executed.
21:34:20 INFO  : Context for 'APU' is selected.
21:34:20 INFO  : System reset is completed.
21:34:23 INFO  : 'after 3000' command is executed.
21:34:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:34:25 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
21:34:25 INFO  : Context for 'APU' is selected.
21:34:28 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
21:34:28 INFO  : 'configparams force-mem-access 1' command is executed.
21:34:28 INFO  : Context for 'APU' is selected.
21:34:28 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
21:34:29 INFO  : 'ps7_init' command is executed.
21:34:29 INFO  : 'ps7_post_config' command is executed.
21:34:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:30 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:34:30 INFO  : 'configparams force-mem-access 0' command is executed.
21:34:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:34:31 INFO  : Memory regions updated for context APU
21:34:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:31 INFO  : 'con' command is executed.
21:34:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:34:31 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
21:36:03 INFO  : Disconnected from the channel tcfchan#14.
21:36:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:36:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:36:03 INFO  : 'jtag frequency' command is executed.
21:36:03 INFO  : Context for 'APU' is selected.
21:36:03 INFO  : System reset is completed.
21:36:06 INFO  : 'after 3000' command is executed.
21:36:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:36:09 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
21:36:09 INFO  : Context for 'APU' is selected.
21:36:12 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
21:36:12 INFO  : 'configparams force-mem-access 1' command is executed.
21:36:12 INFO  : Context for 'APU' is selected.
21:36:12 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
21:36:13 INFO  : 'ps7_init' command is executed.
21:36:13 INFO  : 'ps7_post_config' command is executed.
21:36:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:14 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:36:15 INFO  : 'configparams force-mem-access 0' command is executed.
21:36:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:36:15 INFO  : Memory regions updated for context APU
21:36:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:15 INFO  : 'con' command is executed.
21:36:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:36:15 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
21:38:00 INFO  : Disconnected from the channel tcfchan#15.
21:38:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:38:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:38:00 INFO  : 'jtag frequency' command is executed.
21:38:00 INFO  : Context for 'APU' is selected.
21:38:00 INFO  : System reset is completed.
21:38:03 INFO  : 'after 3000' command is executed.
21:38:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:38:06 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
21:38:06 INFO  : Context for 'APU' is selected.
21:38:09 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
21:38:09 INFO  : 'configparams force-mem-access 1' command is executed.
21:38:09 INFO  : Context for 'APU' is selected.
21:38:09 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
21:38:10 INFO  : 'ps7_init' command is executed.
21:38:10 INFO  : 'ps7_post_config' command is executed.
21:38:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:38:11 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:38:12 INFO  : 'configparams force-mem-access 0' command is executed.
21:38:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:38:12 INFO  : Memory regions updated for context APU
21:38:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:38:12 INFO  : 'con' command is executed.
21:38:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:38:12 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
21:54:26 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss"
21:54:27 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
21:59:14 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
21:59:14 INFO  : No changes in MSS file content so sources will not be generated.
22:00:15 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
22:00:15 INFO  : No changes in MSS file content so sources will not be generated.
22:05:07 INFO  : Disconnected from the channel tcfchan#16.
22:05:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:05:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
22:05:07 INFO  : 'jtag frequency' command is executed.
22:05:07 INFO  : Context for 'APU' is selected.
22:05:08 INFO  : System reset is completed.
22:05:11 INFO  : 'after 3000' command is executed.
22:05:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
22:05:13 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
22:05:13 INFO  : Context for 'APU' is selected.
22:05:17 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
22:05:17 INFO  : 'configparams force-mem-access 1' command is executed.
22:05:17 INFO  : Context for 'APU' is selected.
22:05:17 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
22:05:17 INFO  : 'ps7_init' command is executed.
22:05:17 INFO  : 'ps7_post_config' command is executed.
22:05:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:19 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:05:19 INFO  : 'configparams force-mem-access 0' command is executed.
22:05:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:05:19 INFO  : Memory regions updated for context APU
22:05:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:19 INFO  : 'con' command is executed.
22:05:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:05:19 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
22:10:07 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
22:10:25 INFO  : Disconnected from the channel tcfchan#17.
22:10:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:10:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
22:10:25 INFO  : 'jtag frequency' command is executed.
22:10:25 INFO  : Context for 'APU' is selected.
22:10:26 INFO  : System reset is completed.
22:10:29 INFO  : 'after 3000' command is executed.
22:10:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
22:10:31 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
22:10:31 INFO  : Context for 'APU' is selected.
22:10:31 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
22:10:31 INFO  : 'configparams force-mem-access 1' command is executed.
22:10:31 INFO  : Context for 'APU' is selected.
22:10:31 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
22:10:31 INFO  : 'ps7_init' command is executed.
22:10:31 INFO  : 'ps7_post_config' command is executed.
22:10:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:33 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:10:33 INFO  : 'configparams force-mem-access 0' command is executed.
22:10:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:10:33 INFO  : Memory regions updated for context APU
22:10:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:33 INFO  : 'con' command is executed.
22:10:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:10:33 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
22:11:35 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
22:11:44 INFO  : Disconnected from the channel tcfchan#20.
22:11:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:11:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
22:11:45 INFO  : 'jtag frequency' command is executed.
22:11:45 INFO  : Context for 'APU' is selected.
22:11:45 INFO  : System reset is completed.
22:11:48 INFO  : 'after 3000' command is executed.
22:11:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
22:11:50 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
22:11:50 INFO  : Context for 'APU' is selected.
22:11:50 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
22:11:50 INFO  : 'configparams force-mem-access 1' command is executed.
22:11:50 INFO  : Context for 'APU' is selected.
22:11:50 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
22:11:51 INFO  : 'ps7_init' command is executed.
22:11:51 INFO  : 'ps7_post_config' command is executed.
22:11:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:11:52 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:11:52 INFO  : 'configparams force-mem-access 0' command is executed.
22:11:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:11:53 INFO  : Memory regions updated for context APU
22:11:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:11:53 INFO  : 'con' command is executed.
22:11:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:11:53 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
22:15:16 INFO  : Disconnected from the channel tcfchan#22.
22:15:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:15:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
22:15:16 INFO  : 'jtag frequency' command is executed.
22:15:16 INFO  : Context for 'APU' is selected.
22:15:16 INFO  : System reset is completed.
22:15:19 INFO  : 'after 3000' command is executed.
22:15:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
22:15:22 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
22:15:22 INFO  : Context for 'APU' is selected.
22:15:22 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
22:15:22 INFO  : 'configparams force-mem-access 1' command is executed.
22:15:22 INFO  : Context for 'APU' is selected.
22:15:22 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
22:15:22 INFO  : 'ps7_init' command is executed.
22:15:22 INFO  : 'ps7_post_config' command is executed.
22:15:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:15:24 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:15:24 INFO  : 'configparams force-mem-access 0' command is executed.
22:15:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:15:24 INFO  : Memory regions updated for context APU
22:15:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:15:24 INFO  : 'con' command is executed.
22:15:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:15:24 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
22:21:49 INFO  : Disconnected from the channel tcfchan#23.
22:22:56 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\temp_xsdb_launch_script.tcl
22:22:58 INFO  : XSCT server has started successfully.
22:22:58 INFO  : Successfully done setting XSCT server connection channel  
22:22:58 INFO  : plnx-install-location is set to ''
22:22:58 INFO  : Successfully done setting workspace for the tool. 
22:23:01 INFO  : Registering command handlers for Vitis TCF services
22:23:01 INFO  : Successfully done query RDI_DATADIR 
22:23:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:23:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
22:23:53 INFO  : 'jtag frequency' command is executed.
22:23:53 INFO  : Context for 'APU' is selected.
22:23:53 INFO  : System reset is completed.
22:23:56 INFO  : 'after 3000' command is executed.
22:23:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
22:23:58 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
22:23:58 INFO  : Context for 'APU' is selected.
22:23:58 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
22:23:58 INFO  : 'configparams force-mem-access 1' command is executed.
22:23:58 INFO  : Context for 'APU' is selected.
22:23:58 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
22:23:59 INFO  : 'ps7_init' command is executed.
22:23:59 INFO  : 'ps7_post_config' command is executed.
22:23:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:24:00 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:24:00 INFO  : 'configparams force-mem-access 0' command is executed.
22:24:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:24:00 INFO  : Memory regions updated for context APU
22:24:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:24:01 INFO  : 'con' command is executed.
22:24:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:24:01 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
22:26:27 INFO  : Disconnected from the channel tcfchan#1.
22:26:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:26:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
22:26:28 INFO  : 'jtag frequency' command is executed.
22:26:28 INFO  : Context for 'APU' is selected.
22:26:28 INFO  : System reset is completed.
22:26:31 INFO  : 'after 3000' command is executed.
22:26:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
22:26:33 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
22:26:33 INFO  : Context for 'APU' is selected.
22:26:36 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
22:26:36 INFO  : 'configparams force-mem-access 1' command is executed.
22:26:36 INFO  : Context for 'APU' is selected.
22:26:36 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
22:26:37 INFO  : 'ps7_init' command is executed.
22:26:37 INFO  : 'ps7_post_config' command is executed.
22:26:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:26:38 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:26:38 INFO  : 'configparams force-mem-access 0' command is executed.
22:26:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:26:39 INFO  : Memory regions updated for context APU
22:26:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:26:39 INFO  : 'con' command is executed.
22:26:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:26:39 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
22:29:37 INFO  : Disconnected from the channel tcfchan#2.
22:29:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:29:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
22:29:37 INFO  : 'jtag frequency' command is executed.
22:29:37 INFO  : Context for 'APU' is selected.
22:29:37 INFO  : System reset is completed.
22:29:40 INFO  : 'after 3000' command is executed.
22:29:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
22:29:43 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
22:29:43 INFO  : Context for 'APU' is selected.
22:29:46 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
22:29:46 INFO  : 'configparams force-mem-access 1' command is executed.
22:29:46 INFO  : Context for 'APU' is selected.
22:29:46 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
22:29:46 INFO  : 'ps7_init' command is executed.
22:29:46 INFO  : 'ps7_post_config' command is executed.
22:29:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:29:48 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:29:48 INFO  : 'configparams force-mem-access 0' command is executed.
22:29:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:29:48 INFO  : Memory regions updated for context APU
22:29:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:29:48 INFO  : 'con' command is executed.
22:29:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:29:48 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
22:30:18 INFO  : Disconnected from the channel tcfchan#3.
22:30:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:30:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
22:30:22 INFO  : 'jtag frequency' command is executed.
22:30:22 INFO  : Context for 'APU' is selected.
22:30:22 INFO  : System reset is completed.
22:30:25 INFO  : 'after 3000' command is executed.
22:30:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
22:30:28 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
22:30:28 INFO  : Context for 'APU' is selected.
22:30:31 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
22:30:31 INFO  : 'configparams force-mem-access 1' command is executed.
22:30:31 INFO  : Context for 'APU' is selected.
22:30:31 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
22:30:31 INFO  : 'ps7_init' command is executed.
22:30:31 INFO  : 'ps7_post_config' command is executed.
22:30:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:30:33 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:30:33 INFO  : 'configparams force-mem-access 0' command is executed.
22:30:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:30:33 INFO  : Memory regions updated for context APU
22:30:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:30:33 INFO  : 'con' command is executed.
22:30:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:30:33 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
22:35:33 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
22:35:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa is already opened

22:35:44 INFO  : Disconnected from the channel tcfchan#4.
22:35:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:35:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
22:35:44 INFO  : 'jtag frequency' command is executed.
22:35:44 INFO  : Context for 'APU' is selected.
22:35:44 INFO  : System reset is completed.
22:35:47 INFO  : 'after 3000' command is executed.
22:35:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
22:35:50 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
22:35:50 INFO  : Context for 'APU' is selected.
22:35:53 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
22:35:53 INFO  : 'configparams force-mem-access 1' command is executed.
22:35:53 INFO  : Context for 'APU' is selected.
22:35:53 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
22:35:54 INFO  : 'ps7_init' command is executed.
22:35:54 INFO  : 'ps7_post_config' command is executed.
22:35:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:35:55 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:35:55 INFO  : 'configparams force-mem-access 0' command is executed.
22:35:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:35:55 INFO  : Memory regions updated for context APU
22:35:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:35:55 INFO  : 'con' command is executed.
22:35:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:35:55 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
22:36:14 INFO  : Disconnected from the channel tcfchan#6.
22:36:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:36:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
22:36:14 INFO  : 'jtag frequency' command is executed.
22:36:14 INFO  : Context for 'APU' is selected.
22:36:14 INFO  : System reset is completed.
22:36:17 INFO  : 'after 3000' command is executed.
22:36:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
22:36:20 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
22:36:20 INFO  : Context for 'APU' is selected.
22:36:24 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
22:36:24 INFO  : 'configparams force-mem-access 1' command is executed.
22:36:24 INFO  : Context for 'APU' is selected.
22:36:24 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
22:36:24 INFO  : 'ps7_init' command is executed.
22:36:24 INFO  : 'ps7_post_config' command is executed.
22:36:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:36:26 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:36:26 INFO  : 'configparams force-mem-access 0' command is executed.
22:36:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:36:26 INFO  : Memory regions updated for context APU
22:36:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:36:26 INFO  : 'con' command is executed.
22:36:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:36:26 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
22:50:15 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
22:50:23 INFO  : Disconnected from the channel tcfchan#7.
22:50:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:50:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
22:50:23 INFO  : 'jtag frequency' command is executed.
22:50:23 INFO  : Context for 'APU' is selected.
22:50:23 INFO  : System reset is completed.
22:50:26 INFO  : 'after 3000' command is executed.
22:50:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
22:50:29 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
22:50:29 INFO  : Context for 'APU' is selected.
22:50:32 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
22:50:32 INFO  : 'configparams force-mem-access 1' command is executed.
22:50:32 INFO  : Context for 'APU' is selected.
22:50:32 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
22:50:33 INFO  : 'ps7_init' command is executed.
22:50:33 INFO  : 'ps7_post_config' command is executed.
22:50:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:50:34 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:50:34 INFO  : 'configparams force-mem-access 0' command is executed.
22:50:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:50:34 INFO  : Memory regions updated for context APU
22:50:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:50:35 INFO  : 'con' command is executed.
22:50:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:50:35 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
22:51:19 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
22:51:28 INFO  : Disconnected from the channel tcfchan#10.
22:51:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:51:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
22:51:29 INFO  : 'jtag frequency' command is executed.
22:51:29 INFO  : Context for 'APU' is selected.
22:51:29 INFO  : System reset is completed.
22:51:32 INFO  : 'after 3000' command is executed.
22:51:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
22:51:34 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
22:51:34 INFO  : Context for 'APU' is selected.
22:51:34 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
22:51:34 INFO  : 'configparams force-mem-access 1' command is executed.
22:51:34 INFO  : Context for 'APU' is selected.
22:51:34 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
22:51:35 INFO  : 'ps7_init' command is executed.
22:51:35 INFO  : 'ps7_post_config' command is executed.
22:51:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:51:36 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:51:36 INFO  : 'configparams force-mem-access 0' command is executed.
22:51:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:51:36 INFO  : Memory regions updated for context APU
22:51:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:51:36 INFO  : 'con' command is executed.
22:51:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:51:36 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
22:52:53 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
22:53:02 INFO  : Disconnected from the channel tcfchan#12.
22:53:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:53:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
22:53:02 INFO  : 'jtag frequency' command is executed.
22:53:03 INFO  : Context for 'APU' is selected.
22:53:03 INFO  : System reset is completed.
22:53:06 INFO  : 'after 3000' command is executed.
22:53:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
22:53:08 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
22:53:08 INFO  : Context for 'APU' is selected.
22:53:08 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
22:53:08 INFO  : 'configparams force-mem-access 1' command is executed.
22:53:08 INFO  : Context for 'APU' is selected.
22:53:08 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
22:53:08 INFO  : 'ps7_init' command is executed.
22:53:08 INFO  : 'ps7_post_config' command is executed.
22:53:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:10 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:53:10 INFO  : 'configparams force-mem-access 0' command is executed.
22:53:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:53:10 INFO  : Memory regions updated for context APU
22:53:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:10 INFO  : 'con' command is executed.
22:53:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:53:10 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
22:58:07 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
22:58:17 INFO  : Disconnected from the channel tcfchan#14.
22:58:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:58:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
22:58:17 INFO  : 'jtag frequency' command is executed.
22:58:17 INFO  : Context for 'APU' is selected.
22:58:18 INFO  : System reset is completed.
22:58:21 INFO  : 'after 3000' command is executed.
22:58:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
22:58:23 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
22:58:23 INFO  : Context for 'APU' is selected.
22:58:23 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
22:58:23 INFO  : 'configparams force-mem-access 1' command is executed.
22:58:23 INFO  : Context for 'APU' is selected.
22:58:23 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
22:58:23 INFO  : 'ps7_init' command is executed.
22:58:23 INFO  : 'ps7_post_config' command is executed.
22:58:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:58:25 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:58:25 INFO  : 'configparams force-mem-access 0' command is executed.
22:58:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:58:25 INFO  : Memory regions updated for context APU
22:58:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:58:25 INFO  : 'con' command is executed.
22:58:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:58:25 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
22:59:13 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
22:59:22 INFO  : Disconnected from the channel tcfchan#16.
22:59:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:59:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
22:59:23 INFO  : 'jtag frequency' command is executed.
22:59:23 INFO  : Context for 'APU' is selected.
22:59:23 INFO  : System reset is completed.
22:59:26 INFO  : 'after 3000' command is executed.
22:59:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
22:59:28 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
22:59:28 INFO  : Context for 'APU' is selected.
22:59:28 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
22:59:28 INFO  : 'configparams force-mem-access 1' command is executed.
22:59:28 INFO  : Context for 'APU' is selected.
22:59:28 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
22:59:29 INFO  : 'ps7_init' command is executed.
22:59:29 INFO  : 'ps7_post_config' command is executed.
22:59:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:30 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:59:30 INFO  : 'configparams force-mem-access 0' command is executed.
22:59:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:59:30 INFO  : Memory regions updated for context APU
22:59:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:31 INFO  : 'con' command is executed.
22:59:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:59:31 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
23:00:02 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
23:00:52 INFO  : Disconnected from the channel tcfchan#18.
23:00:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:00:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:00:53 INFO  : 'jtag frequency' command is executed.
23:00:53 INFO  : Context for 'APU' is selected.
23:00:53 INFO  : System reset is completed.
23:00:56 INFO  : 'after 3000' command is executed.
23:00:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:00:58 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
23:00:58 INFO  : Context for 'APU' is selected.
23:00:58 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
23:00:58 INFO  : 'configparams force-mem-access 1' command is executed.
23:00:58 INFO  : Context for 'APU' is selected.
23:00:58 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
23:00:59 INFO  : 'ps7_init' command is executed.
23:00:59 INFO  : 'ps7_post_config' command is executed.
23:00:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:01:00 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:01:00 INFO  : 'configparams force-mem-access 0' command is executed.
23:01:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:01:00 INFO  : Memory regions updated for context APU
23:01:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:01:01 INFO  : 'con' command is executed.
23:01:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:01:01 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
23:03:37 INFO  : Disconnected from the channel tcfchan#20.
23:03:57 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\temp_xsdb_launch_script.tcl
23:03:59 INFO  : XSCT server has started successfully.
23:03:59 INFO  : Successfully done setting XSCT server connection channel  
23:03:59 INFO  : plnx-install-location is set to ''
23:03:59 INFO  : Successfully done setting workspace for the tool. 
23:04:01 INFO  : Successfully done query RDI_DATADIR 
23:04:01 INFO  : Registering command handlers for Vitis TCF services
23:04:58 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
23:05:05 INFO  : Hardware specification for platform project 'Pcam2019_Validate' is updated.
23:05:12 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
23:05:26 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
23:05:35 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
23:05:46 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
23:06:04 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
23:06:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:06:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:06:15 INFO  : 'jtag frequency' command is executed.
23:06:16 INFO  : Context for 'APU' is selected.
23:06:16 INFO  : System reset is completed.
23:06:19 INFO  : 'after 3000' command is executed.
23:06:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:06:23 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
23:06:24 INFO  : Context for 'APU' is selected.
23:06:24 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
23:06:24 INFO  : 'configparams force-mem-access 1' command is executed.
23:06:25 INFO  : Context for 'APU' is selected.
23:06:25 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
23:06:25 INFO  : 'ps7_init' command is executed.
23:06:25 INFO  : 'ps7_post_config' command is executed.
23:06:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:27 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:06:27 INFO  : 'configparams force-mem-access 0' command is executed.
23:06:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:06:27 INFO  : Memory regions updated for context APU
23:06:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:27 INFO  : 'con' command is executed.
23:06:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:06:27 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
23:06:40 INFO  : Disconnected from the channel tcfchan#7.
23:06:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:06:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:06:40 INFO  : 'jtag frequency' command is executed.
23:06:40 INFO  : Context for 'APU' is selected.
23:06:40 INFO  : System reset is completed.
23:06:43 INFO  : 'after 3000' command is executed.
23:06:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:06:46 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
23:06:46 INFO  : Context for 'APU' is selected.
23:06:49 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
23:06:49 INFO  : 'configparams force-mem-access 1' command is executed.
23:06:49 INFO  : Context for 'APU' is selected.
23:06:49 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
23:06:49 INFO  : 'ps7_init' command is executed.
23:06:49 INFO  : 'ps7_post_config' command is executed.
23:06:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:51 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:06:51 INFO  : 'configparams force-mem-access 0' command is executed.
23:06:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:06:51 INFO  : Memory regions updated for context APU
23:06:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:51 INFO  : 'con' command is executed.
23:06:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:06:51 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
23:15:40 INFO  : Disconnected from the channel tcfchan#8.
23:15:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:15:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:15:40 INFO  : 'jtag frequency' command is executed.
23:15:40 INFO  : Context for 'APU' is selected.
23:15:40 INFO  : System reset is completed.
23:15:43 INFO  : 'after 3000' command is executed.
23:15:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:15:46 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
23:15:46 INFO  : Context for 'APU' is selected.
23:15:46 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
23:15:46 INFO  : 'configparams force-mem-access 1' command is executed.
23:15:46 INFO  : Context for 'APU' is selected.
23:15:46 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
23:15:46 INFO  : 'ps7_init' command is executed.
23:15:46 INFO  : 'ps7_post_config' command is executed.
23:15:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:15:48 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:15:48 INFO  : 'configparams force-mem-access 0' command is executed.
23:15:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:15:48 INFO  : Memory regions updated for context APU
23:15:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:15:48 INFO  : 'con' command is executed.
23:15:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:15:48 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
23:22:38 INFO  : Disconnected from the channel tcfchan#9.
23:22:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:22:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:22:38 INFO  : 'jtag frequency' command is executed.
23:22:38 INFO  : Context for 'APU' is selected.
23:22:38 INFO  : System reset is completed.
23:22:41 INFO  : 'after 3000' command is executed.
23:22:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:22:43 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
23:22:44 INFO  : Context for 'APU' is selected.
23:22:44 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
23:22:44 INFO  : 'configparams force-mem-access 1' command is executed.
23:22:44 INFO  : Context for 'APU' is selected.
23:22:44 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
23:22:44 INFO  : 'ps7_init' command is executed.
23:22:44 INFO  : 'ps7_post_config' command is executed.
23:22:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:22:46 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:22:46 INFO  : 'configparams force-mem-access 0' command is executed.
23:22:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:22:46 INFO  : Memory regions updated for context APU
23:22:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:22:46 INFO  : 'con' command is executed.
23:22:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:22:46 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
23:33:46 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
23:33:59 INFO  : Disconnected from the channel tcfchan#10.
23:33:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:33:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:33:59 INFO  : 'jtag frequency' command is executed.
23:33:59 INFO  : Context for 'APU' is selected.
23:33:59 INFO  : System reset is completed.
23:34:02 INFO  : 'after 3000' command is executed.
23:34:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:34:05 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
23:34:05 INFO  : Context for 'APU' is selected.
23:34:05 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
23:34:05 INFO  : 'configparams force-mem-access 1' command is executed.
23:34:05 INFO  : Context for 'APU' is selected.
23:34:05 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
23:34:05 INFO  : 'ps7_init' command is executed.
23:34:05 INFO  : 'ps7_post_config' command is executed.
23:34:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:34:07 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:34:07 INFO  : 'configparams force-mem-access 0' command is executed.
23:34:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:34:07 INFO  : Memory regions updated for context APU
23:34:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:34:07 INFO  : 'con' command is executed.
23:34:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:34:07 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
23:35:23 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
23:36:09 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
23:36:17 INFO  : Disconnected from the channel tcfchan#12.
23:36:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:36:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:36:17 INFO  : 'jtag frequency' command is executed.
23:36:17 INFO  : Context for 'APU' is selected.
23:36:17 INFO  : System reset is completed.
23:36:20 INFO  : 'after 3000' command is executed.
23:36:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:36:22 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
23:36:22 INFO  : Context for 'APU' is selected.
23:36:22 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
23:36:22 INFO  : 'configparams force-mem-access 1' command is executed.
23:36:22 INFO  : Context for 'APU' is selected.
23:36:22 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
23:36:23 INFO  : 'ps7_init' command is executed.
23:36:23 INFO  : 'ps7_post_config' command is executed.
23:36:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:36:24 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:36:25 INFO  : 'configparams force-mem-access 0' command is executed.
23:36:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:36:25 INFO  : Memory regions updated for context APU
23:36:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:36:25 INFO  : 'con' command is executed.
23:36:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:36:25 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
23:38:41 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
23:57:40 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
23:58:11 INFO  : Disconnected from the channel tcfchan#15.
23:58:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:58:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:58:11 INFO  : 'jtag frequency' command is executed.
23:58:11 INFO  : Context for 'APU' is selected.
23:58:11 INFO  : System reset is completed.
23:58:14 INFO  : 'after 3000' command is executed.
23:58:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:58:17 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
23:58:17 INFO  : Context for 'APU' is selected.
23:58:17 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
23:58:17 INFO  : 'configparams force-mem-access 1' command is executed.
23:58:17 INFO  : Context for 'APU' is selected.
23:58:17 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
23:58:17 INFO  : 'ps7_init' command is executed.
23:58:17 INFO  : 'ps7_post_config' command is executed.
23:58:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:58:19 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:58:19 INFO  : 'configparams force-mem-access 0' command is executed.
23:58:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:58:19 INFO  : Memory regions updated for context APU
23:58:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:58:19 INFO  : 'con' command is executed.
23:58:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:58:19 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
00:30:35 INFO  : Disconnected from the channel tcfchan#18.
00:33:18 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\temp_xsdb_launch_script.tcl
00:33:20 INFO  : XSCT server has started successfully.
00:33:20 INFO  : Successfully done setting XSCT server connection channel  
00:33:20 INFO  : plnx-install-location is set to ''
00:33:20 INFO  : Successfully done setting workspace for the tool. 
00:33:22 INFO  : Successfully done query RDI_DATADIR 
00:33:22 INFO  : Registering command handlers for Vitis TCF services
00:37:10 ERROR : Unexpected error while writing to XSCT Console View.
java.io.IOException: Output Stream is closed
	at org.eclipse.ui.console.IOConsoleOutputStream.encodedWrite(IOConsoleOutputStream.java:279)
	at org.eclipse.ui.console.IOConsoleOutputStream.write(IOConsoleOutputStream.java:274)
	at com.xilinx.sdk.targetmanager.ui.xsdb.XSDBConsolePresenter.appendToConsole(XSDBConsolePresenter.java:270)
	at com.xilinx.sdk.targetmanager.ui.xsdb.XSDBConsolePresenter.printOut(XSDBConsolePresenter.java:239)
	at com.xilinx.sdk.targetmanager.ui.xsdb.XSDBConsolePresenter.access$4(XSDBConsolePresenter.java:238)
	at com.xilinx.sdk.targetmanager.ui.xsdb.XSDBConsolePresenter$2.run(XSDBConsolePresenter.java:178)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:60)
00:37:42 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
00:37:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa is already opened

00:38:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:38:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:38:06 INFO  : 'jtag frequency' command is executed.
00:38:06 INFO  : Context for 'APU' is selected.
00:38:06 INFO  : System reset is completed.
00:38:09 INFO  : 'after 3000' command is executed.
00:38:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:38:12 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
00:38:12 INFO  : Context for 'APU' is selected.
00:38:12 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
00:38:12 INFO  : 'configparams force-mem-access 1' command is executed.
00:38:12 INFO  : Context for 'APU' is selected.
00:38:12 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
00:38:12 INFO  : 'ps7_init' command is executed.
00:38:12 INFO  : 'ps7_post_config' command is executed.
00:38:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:38:14 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:38:14 INFO  : 'configparams force-mem-access 0' command is executed.
00:38:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:38:14 INFO  : Memory regions updated for context APU
00:38:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:38:14 INFO  : 'con' command is executed.
00:38:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:38:14 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
00:39:04 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
00:39:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa is already opened

00:39:13 INFO  : Disconnected from the channel tcfchan#2.
00:39:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:39:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:39:13 INFO  : 'jtag frequency' command is executed.
00:39:13 INFO  : Context for 'APU' is selected.
00:39:13 INFO  : System reset is completed.
00:39:16 INFO  : 'after 3000' command is executed.
00:39:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:39:18 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
00:39:18 INFO  : Context for 'APU' is selected.
00:39:22 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
00:39:22 INFO  : 'configparams force-mem-access 1' command is executed.
00:39:22 INFO  : Context for 'APU' is selected.
00:39:22 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
00:39:22 INFO  : 'ps7_init' command is executed.
00:39:22 INFO  : 'ps7_post_config' command is executed.
00:39:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:39:24 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:39:24 INFO  : 'configparams force-mem-access 0' command is executed.
00:39:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:39:24 INFO  : Memory regions updated for context APU
00:39:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:39:24 INFO  : 'con' command is executed.
00:39:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:39:24 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
00:39:52 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
00:39:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa is already opened

00:40:00 INFO  : Disconnected from the channel tcfchan#4.
00:40:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:40:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:40:01 INFO  : 'jtag frequency' command is executed.
00:40:01 INFO  : Context for 'APU' is selected.
00:40:01 INFO  : System reset is completed.
00:40:04 INFO  : 'after 3000' command is executed.
00:40:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:40:06 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
00:40:06 INFO  : Context for 'APU' is selected.
00:40:10 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
00:40:10 INFO  : 'configparams force-mem-access 1' command is executed.
00:40:10 INFO  : Context for 'APU' is selected.
00:40:10 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
00:40:10 INFO  : 'ps7_init' command is executed.
00:40:10 INFO  : 'ps7_post_config' command is executed.
00:40:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:40:12 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:40:12 INFO  : 'configparams force-mem-access 0' command is executed.
00:40:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:40:12 INFO  : Memory regions updated for context APU
00:40:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:40:12 INFO  : 'con' command is executed.
00:40:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:40:12 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
00:40:26 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
00:40:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa is already opened

00:40:40 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
00:40:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa is already opened

00:40:49 INFO  : Disconnected from the channel tcfchan#6.
00:40:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:40:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:40:49 INFO  : 'jtag frequency' command is executed.
00:40:49 INFO  : Context for 'APU' is selected.
00:40:49 INFO  : System reset is completed.
00:40:52 INFO  : 'after 3000' command is executed.
00:40:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:40:54 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
00:40:54 INFO  : Context for 'APU' is selected.
00:40:58 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
00:40:58 INFO  : 'configparams force-mem-access 1' command is executed.
00:40:58 INFO  : Context for 'APU' is selected.
00:40:58 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
00:40:58 INFO  : 'ps7_init' command is executed.
00:40:58 INFO  : 'ps7_post_config' command is executed.
00:40:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:41:00 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:41:00 INFO  : 'configparams force-mem-access 0' command is executed.
00:41:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:41:00 INFO  : Memory regions updated for context APU
00:41:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:41:00 INFO  : 'con' command is executed.
00:41:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:41:00 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
00:41:45 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
00:41:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa is already opened

00:41:57 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
00:42:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa is already opened

00:42:06 INFO  : Disconnected from the channel tcfchan#9.
00:42:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:42:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:42:06 INFO  : 'jtag frequency' command is executed.
00:42:06 INFO  : Context for 'APU' is selected.
00:42:06 INFO  : System reset is completed.
00:42:09 INFO  : 'after 3000' command is executed.
00:42:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:42:12 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
00:42:12 INFO  : Context for 'APU' is selected.
00:42:15 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
00:42:15 INFO  : 'configparams force-mem-access 1' command is executed.
00:42:15 INFO  : Context for 'APU' is selected.
00:42:15 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
00:42:15 INFO  : 'ps7_init' command is executed.
00:42:15 INFO  : 'ps7_post_config' command is executed.
00:42:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:42:17 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:42:17 INFO  : 'configparams force-mem-access 0' command is executed.
00:42:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:42:17 INFO  : Memory regions updated for context APU
00:42:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:42:17 INFO  : 'con' command is executed.
00:42:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:42:17 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
00:42:52 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
00:42:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa is already opened

00:43:00 INFO  : Disconnected from the channel tcfchan#12.
00:43:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:43:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:43:01 INFO  : 'jtag frequency' command is executed.
00:43:01 INFO  : Context for 'APU' is selected.
00:43:01 INFO  : System reset is completed.
00:43:04 INFO  : 'after 3000' command is executed.
00:43:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:43:06 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
00:43:06 INFO  : Context for 'APU' is selected.
00:43:10 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
00:43:10 INFO  : 'configparams force-mem-access 1' command is executed.
00:43:10 INFO  : Context for 'APU' is selected.
00:43:10 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
00:43:10 INFO  : 'ps7_init' command is executed.
00:43:10 INFO  : 'ps7_post_config' command is executed.
00:43:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:43:12 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:43:12 INFO  : 'configparams force-mem-access 0' command is executed.
00:43:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:43:12 INFO  : Memory regions updated for context APU
00:43:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:43:12 INFO  : 'con' command is executed.
00:43:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:43:12 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
00:44:14 INFO  : Disconnected from the channel tcfchan#14.
22:11:24 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\temp_xsdb_launch_script.tcl
22:11:26 INFO  : XSCT server has started successfully.
22:11:26 INFO  : Successfully done setting XSCT server connection channel  
22:11:26 INFO  : plnx-install-location is set to ''
22:11:26 INFO  : Successfully done setting workspace for the tool. 
22:11:31 INFO  : Successfully done query RDI_DATADIR 
22:11:31 INFO  : Registering command handlers for Vitis TCF services
22:22:03 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
22:38:23 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
22:38:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:38:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
22:38:36 INFO  : 'jtag frequency' command is executed.
22:38:36 INFO  : Context for 'APU' is selected.
22:38:36 INFO  : System reset is completed.
22:38:39 INFO  : 'after 3000' command is executed.
22:38:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
22:38:42 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
22:38:42 INFO  : Context for 'APU' is selected.
22:38:42 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
22:38:42 INFO  : 'configparams force-mem-access 1' command is executed.
22:38:42 INFO  : Context for 'APU' is selected.
22:38:42 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
22:38:42 INFO  : 'ps7_init' command is executed.
22:38:42 INFO  : 'ps7_post_config' command is executed.
22:38:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:38:44 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:38:44 INFO  : 'configparams force-mem-access 0' command is executed.
22:38:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:38:44 INFO  : Memory regions updated for context APU
22:38:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:38:44 INFO  : 'con' command is executed.
22:38:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:38:44 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
22:39:22 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
22:39:31 INFO  : Disconnected from the channel tcfchan#4.
22:39:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:39:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
22:39:31 INFO  : 'jtag frequency' command is executed.
22:39:31 INFO  : Context for 'APU' is selected.
22:39:31 INFO  : System reset is completed.
22:39:34 INFO  : 'after 3000' command is executed.
22:39:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
22:39:37 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
22:39:37 INFO  : Context for 'APU' is selected.
22:39:37 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
22:39:37 INFO  : 'configparams force-mem-access 1' command is executed.
22:39:37 INFO  : Context for 'APU' is selected.
22:39:37 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
22:39:37 INFO  : 'ps7_init' command is executed.
22:39:37 INFO  : 'ps7_post_config' command is executed.
22:39:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:39:39 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:39:39 INFO  : 'configparams force-mem-access 0' command is executed.
22:39:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:39:39 INFO  : Memory regions updated for context APU
22:39:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:39:39 INFO  : 'con' command is executed.
22:39:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:39:39 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
22:40:50 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
22:40:59 INFO  : Disconnected from the channel tcfchan#6.
22:40:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:41:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
22:41:00 INFO  : 'jtag frequency' command is executed.
22:41:00 INFO  : Context for 'APU' is selected.
22:41:00 INFO  : System reset is completed.
22:41:03 INFO  : 'after 3000' command is executed.
22:41:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
22:41:05 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
22:41:05 INFO  : Context for 'APU' is selected.
22:41:05 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
22:41:05 INFO  : 'configparams force-mem-access 1' command is executed.
22:41:05 INFO  : Context for 'APU' is selected.
22:41:05 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
22:41:06 INFO  : 'ps7_init' command is executed.
22:41:06 INFO  : 'ps7_post_config' command is executed.
22:41:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:07 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:41:07 INFO  : 'configparams force-mem-access 0' command is executed.
22:41:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:41:07 INFO  : Memory regions updated for context APU
22:41:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:07 INFO  : 'con' command is executed.
22:41:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:41:07 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
22:41:30 INFO  : Disconnected from the channel tcfchan#8.
22:41:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:41:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
22:41:30 INFO  : 'jtag frequency' command is executed.
22:41:30 INFO  : Context for 'APU' is selected.
22:41:30 INFO  : System reset is completed.
22:41:33 INFO  : 'after 3000' command is executed.
22:41:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
22:41:36 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
22:41:36 INFO  : Context for 'APU' is selected.
22:41:36 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
22:41:36 INFO  : 'configparams force-mem-access 1' command is executed.
22:41:36 INFO  : Context for 'APU' is selected.
22:41:36 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
22:41:36 INFO  : 'ps7_init' command is executed.
22:41:36 INFO  : 'ps7_post_config' command is executed.
22:41:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:38 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:41:38 INFO  : 'configparams force-mem-access 0' command is executed.
22:41:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:41:38 INFO  : Memory regions updated for context APU
22:41:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:38 INFO  : 'con' command is executed.
22:41:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:41:38 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
22:43:25 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
22:43:35 INFO  : Disconnected from the channel tcfchan#9.
22:43:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:43:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
22:43:35 INFO  : 'jtag frequency' command is executed.
22:43:35 INFO  : Context for 'APU' is selected.
22:43:35 INFO  : System reset is completed.
22:43:38 INFO  : 'after 3000' command is executed.
22:43:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
22:43:41 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
22:43:41 INFO  : Context for 'APU' is selected.
22:43:41 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
22:43:41 INFO  : 'configparams force-mem-access 1' command is executed.
22:43:41 INFO  : Context for 'APU' is selected.
22:43:41 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
22:43:41 INFO  : 'ps7_init' command is executed.
22:43:41 INFO  : 'ps7_post_config' command is executed.
22:43:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:43:43 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:43:43 INFO  : 'configparams force-mem-access 0' command is executed.
22:43:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:43:43 INFO  : Memory regions updated for context APU
22:43:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:43:43 INFO  : 'con' command is executed.
22:43:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:43:43 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
22:49:55 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
22:50:14 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
22:50:23 INFO  : Disconnected from the channel tcfchan#11.
22:50:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:50:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
22:50:24 INFO  : 'jtag frequency' command is executed.
22:50:24 INFO  : Context for 'APU' is selected.
22:50:24 INFO  : System reset is completed.
22:50:27 INFO  : 'after 3000' command is executed.
22:50:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
22:50:29 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
22:50:29 INFO  : Context for 'APU' is selected.
22:50:29 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
22:50:29 INFO  : 'configparams force-mem-access 1' command is executed.
22:50:29 INFO  : Context for 'APU' is selected.
22:50:29 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
22:50:30 INFO  : 'ps7_init' command is executed.
22:50:30 INFO  : 'ps7_post_config' command is executed.
22:50:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:50:31 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:50:32 INFO  : 'configparams force-mem-access 0' command is executed.
22:50:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:50:32 INFO  : Memory regions updated for context APU
22:50:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:50:32 INFO  : 'con' command is executed.
22:50:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:50:32 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
22:50:57 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
22:51:07 INFO  : Disconnected from the channel tcfchan#14.
22:51:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:51:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
22:51:07 INFO  : 'jtag frequency' command is executed.
22:51:07 INFO  : Context for 'APU' is selected.
22:51:07 INFO  : System reset is completed.
22:51:10 INFO  : 'after 3000' command is executed.
22:51:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
22:51:13 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
22:51:13 INFO  : Context for 'APU' is selected.
22:51:13 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
22:51:13 INFO  : 'configparams force-mem-access 1' command is executed.
22:51:13 INFO  : Context for 'APU' is selected.
22:51:13 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
22:51:13 INFO  : 'ps7_init' command is executed.
22:51:13 INFO  : 'ps7_post_config' command is executed.
22:51:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:51:15 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:51:15 INFO  : 'configparams force-mem-access 0' command is executed.
22:51:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:51:15 INFO  : Memory regions updated for context APU
22:51:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:51:15 INFO  : 'con' command is executed.
22:51:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:51:15 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
22:52:07 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
22:52:16 INFO  : Disconnected from the channel tcfchan#16.
22:52:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:52:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
22:52:16 INFO  : 'jtag frequency' command is executed.
22:52:16 INFO  : Context for 'APU' is selected.
22:52:16 INFO  : System reset is completed.
22:52:19 INFO  : 'after 3000' command is executed.
22:52:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
22:52:22 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
22:52:22 INFO  : Context for 'APU' is selected.
22:52:22 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
22:52:22 INFO  : 'configparams force-mem-access 1' command is executed.
22:52:22 INFO  : Context for 'APU' is selected.
22:52:22 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
22:52:22 INFO  : 'ps7_init' command is executed.
22:52:22 INFO  : 'ps7_post_config' command is executed.
22:52:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:52:24 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:52:24 INFO  : 'configparams force-mem-access 0' command is executed.
22:52:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:52:24 INFO  : Memory regions updated for context APU
22:52:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:52:24 INFO  : 'con' command is executed.
22:52:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:52:24 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
23:00:55 INFO  : Disconnected from the channel tcfchan#18.
23:00:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:00:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:00:55 INFO  : 'jtag frequency' command is executed.
23:00:55 INFO  : Context for 'APU' is selected.
23:00:55 INFO  : System reset is completed.
23:00:58 INFO  : 'after 3000' command is executed.
23:00:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:01:01 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
23:01:01 INFO  : Context for 'APU' is selected.
23:01:01 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
23:01:01 INFO  : 'configparams force-mem-access 1' command is executed.
23:01:01 INFO  : Context for 'APU' is selected.
23:01:01 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
23:01:01 INFO  : 'ps7_init' command is executed.
23:01:01 INFO  : 'ps7_post_config' command is executed.
23:01:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:01:03 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:01:03 INFO  : 'configparams force-mem-access 0' command is executed.
23:01:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:01:03 INFO  : Memory regions updated for context APU
23:01:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:01:03 INFO  : 'con' command is executed.
23:01:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:01:03 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
23:02:36 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
23:02:57 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
23:03:05 INFO  : Disconnected from the channel tcfchan#19.
23:03:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:03:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:03:05 INFO  : 'jtag frequency' command is executed.
23:03:05 INFO  : Context for 'APU' is selected.
23:03:05 INFO  : System reset is completed.
23:03:08 INFO  : 'after 3000' command is executed.
23:03:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:03:11 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
23:03:11 INFO  : Context for 'APU' is selected.
23:03:11 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
23:03:11 INFO  : 'configparams force-mem-access 1' command is executed.
23:03:11 INFO  : Context for 'APU' is selected.
23:03:11 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
23:03:11 INFO  : 'ps7_init' command is executed.
23:03:11 INFO  : 'ps7_post_config' command is executed.
23:03:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:03:13 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:03:13 INFO  : 'configparams force-mem-access 0' command is executed.
23:03:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:03:13 INFO  : Memory regions updated for context APU
23:03:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:03:13 INFO  : 'con' command is executed.
23:03:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:03:13 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
23:03:47 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
23:04:26 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
23:04:35 INFO  : Disconnected from the channel tcfchan#22.
23:04:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:04:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:04:36 INFO  : 'jtag frequency' command is executed.
23:04:36 INFO  : Context for 'APU' is selected.
23:04:36 INFO  : System reset is completed.
23:04:39 INFO  : 'after 3000' command is executed.
23:04:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:04:41 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
23:04:41 INFO  : Context for 'APU' is selected.
23:04:41 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
23:04:41 INFO  : 'configparams force-mem-access 1' command is executed.
23:04:41 INFO  : Context for 'APU' is selected.
23:04:41 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
23:04:42 INFO  : 'ps7_init' command is executed.
23:04:42 INFO  : 'ps7_post_config' command is executed.
23:04:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:04:43 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:04:43 INFO  : 'configparams force-mem-access 0' command is executed.
23:04:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:04:43 INFO  : Memory regions updated for context APU
23:04:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:04:43 INFO  : 'con' command is executed.
23:04:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:04:43 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
23:05:02 INFO  : Disconnected from the channel tcfchan#25.
23:05:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:05:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:05:03 INFO  : 'jtag frequency' command is executed.
23:05:03 INFO  : Context for 'APU' is selected.
23:05:03 INFO  : System reset is completed.
23:05:06 INFO  : 'after 3000' command is executed.
23:05:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:05:08 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
23:05:08 INFO  : Context for 'APU' is selected.
23:05:08 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
23:05:08 INFO  : 'configparams force-mem-access 1' command is executed.
23:05:08 INFO  : Context for 'APU' is selected.
23:05:08 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
23:05:09 INFO  : 'ps7_init' command is executed.
23:05:09 INFO  : 'ps7_post_config' command is executed.
23:05:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:05:10 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:05:10 INFO  : 'configparams force-mem-access 0' command is executed.
23:05:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:05:11 INFO  : Memory regions updated for context APU
23:05:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:05:11 INFO  : 'con' command is executed.
23:05:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:05:11 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
23:10:37 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
23:10:47 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
23:10:57 INFO  : Disconnected from the channel tcfchan#26.
23:10:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:10:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:10:58 INFO  : 'jtag frequency' command is executed.
23:10:58 INFO  : Context for 'APU' is selected.
23:10:58 INFO  : System reset is completed.
23:11:01 INFO  : 'after 3000' command is executed.
23:11:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:11:03 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
23:11:03 INFO  : Context for 'APU' is selected.
23:11:03 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
23:11:03 INFO  : 'configparams force-mem-access 1' command is executed.
23:11:03 INFO  : Context for 'APU' is selected.
23:11:03 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
23:11:04 INFO  : 'ps7_init' command is executed.
23:11:04 INFO  : 'ps7_post_config' command is executed.
23:11:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:11:05 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:11:05 INFO  : 'configparams force-mem-access 0' command is executed.
23:11:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:11:06 INFO  : Memory regions updated for context APU
23:11:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:11:06 INFO  : 'con' command is executed.
23:11:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:11:06 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
23:20:19 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
23:20:29 INFO  : Disconnected from the channel tcfchan#29.
23:20:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:20:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:20:29 INFO  : 'jtag frequency' command is executed.
23:20:29 INFO  : Context for 'APU' is selected.
23:20:30 INFO  : System reset is completed.
23:20:33 INFO  : 'after 3000' command is executed.
23:20:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:20:35 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
23:20:35 INFO  : Context for 'APU' is selected.
23:20:35 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
23:20:35 INFO  : 'configparams force-mem-access 1' command is executed.
23:20:35 INFO  : Context for 'APU' is selected.
23:20:35 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
23:20:35 INFO  : 'ps7_init' command is executed.
23:20:35 INFO  : 'ps7_post_config' command is executed.
23:20:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:20:37 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:20:37 INFO  : 'configparams force-mem-access 0' command is executed.
23:20:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:20:37 INFO  : Memory regions updated for context APU
23:20:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:20:37 INFO  : 'con' command is executed.
23:20:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:20:37 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
23:21:50 INFO  : Disconnected from the channel tcfchan#31.
23:21:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:21:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:21:50 INFO  : 'jtag frequency' command is executed.
23:21:50 INFO  : Context for 'APU' is selected.
23:21:50 INFO  : System reset is completed.
23:21:53 INFO  : 'after 3000' command is executed.
23:21:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:21:56 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
23:21:56 INFO  : Context for 'APU' is selected.
23:21:56 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
23:21:56 INFO  : 'configparams force-mem-access 1' command is executed.
23:21:56 INFO  : Context for 'APU' is selected.
23:21:56 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
23:21:56 INFO  : 'ps7_init' command is executed.
23:21:56 INFO  : 'ps7_post_config' command is executed.
23:21:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:21:58 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:21:58 INFO  : 'configparams force-mem-access 0' command is executed.
23:21:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:21:58 INFO  : Memory regions updated for context APU
23:21:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:21:58 INFO  : 'con' command is executed.
23:21:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:21:58 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
23:22:11 INFO  : Disconnected from the channel tcfchan#32.
23:22:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:22:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:22:11 INFO  : 'jtag frequency' command is executed.
23:22:11 INFO  : Context for 'APU' is selected.
23:22:11 INFO  : System reset is completed.
23:22:14 INFO  : 'after 3000' command is executed.
23:22:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:22:17 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
23:22:17 INFO  : Context for 'APU' is selected.
23:22:17 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
23:22:17 INFO  : 'configparams force-mem-access 1' command is executed.
23:22:17 INFO  : Context for 'APU' is selected.
23:22:17 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
23:22:17 INFO  : 'ps7_init' command is executed.
23:22:17 INFO  : 'ps7_post_config' command is executed.
23:22:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:22:19 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:22:19 INFO  : 'configparams force-mem-access 0' command is executed.
23:22:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:22:19 INFO  : Memory regions updated for context APU
23:22:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:22:19 INFO  : 'con' command is executed.
23:22:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:22:19 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
23:23:28 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
23:23:37 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
23:23:47 INFO  : Disconnected from the channel tcfchan#33.
23:23:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:23:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:23:47 INFO  : 'jtag frequency' command is executed.
23:23:48 INFO  : Context for 'APU' is selected.
23:23:48 INFO  : System reset is completed.
23:23:51 INFO  : 'after 3000' command is executed.
23:23:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:23:53 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
23:23:53 INFO  : Context for 'APU' is selected.
23:23:53 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
23:23:53 INFO  : 'configparams force-mem-access 1' command is executed.
23:23:53 INFO  : Context for 'APU' is selected.
23:23:53 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
23:23:53 INFO  : 'ps7_init' command is executed.
23:23:53 INFO  : 'ps7_post_config' command is executed.
23:23:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:23:55 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:23:55 INFO  : 'configparams force-mem-access 0' command is executed.
23:23:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:23:55 INFO  : Memory regions updated for context APU
23:23:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:23:55 INFO  : 'con' command is executed.
23:23:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:23:55 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
23:26:32 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
23:26:42 INFO  : Disconnected from the channel tcfchan#36.
23:26:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:26:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:26:42 INFO  : 'jtag frequency' command is executed.
23:26:43 INFO  : Context for 'APU' is selected.
23:26:43 INFO  : System reset is completed.
23:26:46 INFO  : 'after 3000' command is executed.
23:26:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:26:48 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
23:26:48 INFO  : Context for 'APU' is selected.
23:26:48 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
23:26:48 INFO  : 'configparams force-mem-access 1' command is executed.
23:26:48 INFO  : Context for 'APU' is selected.
23:26:48 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
23:26:48 INFO  : 'ps7_init' command is executed.
23:26:49 INFO  : 'ps7_post_config' command is executed.
23:26:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:50 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:26:50 INFO  : 'configparams force-mem-access 0' command is executed.
23:26:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:26:50 INFO  : Memory regions updated for context APU
23:26:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:50 INFO  : 'con' command is executed.
23:26:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:26:50 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
23:29:30 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
23:29:40 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
23:29:50 INFO  : Disconnected from the channel tcfchan#38.
23:29:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:29:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:29:51 INFO  : 'jtag frequency' command is executed.
23:29:51 INFO  : Context for 'APU' is selected.
23:29:51 INFO  : System reset is completed.
23:29:54 INFO  : 'after 3000' command is executed.
23:29:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:29:56 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
23:29:56 INFO  : Context for 'APU' is selected.
23:29:56 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
23:29:56 INFO  : 'configparams force-mem-access 1' command is executed.
23:29:56 INFO  : Context for 'APU' is selected.
23:29:57 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
23:29:57 INFO  : 'ps7_init' command is executed.
23:29:57 INFO  : 'ps7_post_config' command is executed.
23:29:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:29:59 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:29:59 INFO  : 'configparams force-mem-access 0' command is executed.
23:29:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:29:59 INFO  : Memory regions updated for context APU
23:29:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:29:59 INFO  : 'con' command is executed.
23:29:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:29:59 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
23:33:25 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
23:34:59 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
23:35:10 INFO  : Disconnected from the channel tcfchan#41.
23:35:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:35:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:35:10 INFO  : 'jtag frequency' command is executed.
23:35:10 INFO  : Context for 'APU' is selected.
23:35:10 INFO  : System reset is completed.
23:35:13 INFO  : 'after 3000' command is executed.
23:35:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:35:16 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
23:35:16 INFO  : Context for 'APU' is selected.
23:35:16 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
23:35:16 INFO  : 'configparams force-mem-access 1' command is executed.
23:35:16 INFO  : Context for 'APU' is selected.
23:35:16 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
23:35:16 INFO  : 'ps7_init' command is executed.
23:35:16 INFO  : 'ps7_post_config' command is executed.
23:35:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:35:18 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:35:18 INFO  : 'configparams force-mem-access 0' command is executed.
23:35:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:35:18 INFO  : Memory regions updated for context APU
23:35:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:35:18 INFO  : 'con' command is executed.
23:35:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:35:18 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
23:35:46 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
23:35:56 INFO  : Disconnected from the channel tcfchan#44.
23:35:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:35:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:35:57 INFO  : 'jtag frequency' command is executed.
23:35:57 INFO  : Context for 'APU' is selected.
23:35:57 INFO  : System reset is completed.
23:36:00 INFO  : 'after 3000' command is executed.
23:36:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:36:02 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
23:36:02 INFO  : Context for 'APU' is selected.
23:36:02 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
23:36:02 INFO  : 'configparams force-mem-access 1' command is executed.
23:36:02 INFO  : Context for 'APU' is selected.
23:36:02 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
23:36:03 INFO  : 'ps7_init' command is executed.
23:36:03 INFO  : 'ps7_post_config' command is executed.
23:36:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:36:04 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:36:04 INFO  : 'configparams force-mem-access 0' command is executed.
23:36:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:36:04 INFO  : Memory regions updated for context APU
23:36:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:36:05 INFO  : 'con' command is executed.
23:36:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:36:05 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
23:37:20 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
23:37:30 INFO  : Disconnected from the channel tcfchan#46.
23:37:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:37:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:37:30 INFO  : 'jtag frequency' command is executed.
23:37:30 INFO  : Context for 'APU' is selected.
23:37:30 INFO  : System reset is completed.
23:37:33 INFO  : 'after 3000' command is executed.
23:37:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:37:36 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
23:37:36 INFO  : Context for 'APU' is selected.
23:37:36 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
23:37:36 INFO  : 'configparams force-mem-access 1' command is executed.
23:37:36 INFO  : Context for 'APU' is selected.
23:37:36 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
23:37:36 INFO  : 'ps7_init' command is executed.
23:37:36 INFO  : 'ps7_post_config' command is executed.
23:37:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:37:38 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:37:38 INFO  : 'configparams force-mem-access 0' command is executed.
23:37:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:37:38 INFO  : Memory regions updated for context APU
23:37:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:37:38 INFO  : 'con' command is executed.
23:37:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:37:38 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
23:37:55 INFO  : Disconnected from the channel tcfchan#48.
23:37:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:37:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:37:56 INFO  : 'jtag frequency' command is executed.
23:37:56 INFO  : Context for 'APU' is selected.
23:37:56 INFO  : System reset is completed.
23:37:59 INFO  : 'after 3000' command is executed.
23:37:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:38:01 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
23:38:01 INFO  : Context for 'APU' is selected.
23:38:01 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
23:38:01 INFO  : 'configparams force-mem-access 1' command is executed.
23:38:01 INFO  : Context for 'APU' is selected.
23:38:01 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
23:38:01 INFO  : 'ps7_init' command is executed.
23:38:02 INFO  : 'ps7_post_config' command is executed.
23:38:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:38:03 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:38:03 INFO  : 'configparams force-mem-access 0' command is executed.
23:38:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:38:03 INFO  : Memory regions updated for context APU
23:38:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:38:03 INFO  : 'con' command is executed.
23:38:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:38:03 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
23:50:50 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
23:50:59 INFO  : Disconnected from the channel tcfchan#49.
23:50:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:51:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:51:00 INFO  : 'jtag frequency' command is executed.
23:51:00 INFO  : Context for 'APU' is selected.
23:51:00 INFO  : System reset is completed.
23:51:03 INFO  : 'after 3000' command is executed.
23:51:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:51:05 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
23:51:05 INFO  : Context for 'APU' is selected.
23:51:05 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
23:51:05 INFO  : 'configparams force-mem-access 1' command is executed.
23:51:05 INFO  : Context for 'APU' is selected.
23:51:05 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
23:51:06 INFO  : 'ps7_init' command is executed.
23:51:06 INFO  : 'ps7_post_config' command is executed.
23:51:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:51:07 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:51:08 INFO  : 'configparams force-mem-access 0' command is executed.
23:51:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:51:08 INFO  : Memory regions updated for context APU
23:51:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:51:08 INFO  : 'con' command is executed.
23:51:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:51:08 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
23:51:43 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
23:51:52 INFO  : Disconnected from the channel tcfchan#51.
23:51:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:51:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:51:53 INFO  : 'jtag frequency' command is executed.
23:51:53 INFO  : Context for 'APU' is selected.
23:51:53 INFO  : System reset is completed.
23:51:56 INFO  : 'after 3000' command is executed.
23:51:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:51:58 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
23:51:58 INFO  : Context for 'APU' is selected.
23:51:58 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
23:51:58 INFO  : 'configparams force-mem-access 1' command is executed.
23:51:58 INFO  : Context for 'APU' is selected.
23:51:58 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
23:51:59 INFO  : 'ps7_init' command is executed.
23:51:59 INFO  : 'ps7_post_config' command is executed.
23:51:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:52:00 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:52:00 INFO  : 'configparams force-mem-access 0' command is executed.
23:52:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:52:00 INFO  : Memory regions updated for context APU
23:52:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:52:01 INFO  : 'con' command is executed.
23:52:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:52:01 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
23:53:42 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
23:55:05 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
23:55:18 INFO  : Disconnected from the channel tcfchan#53.
23:55:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:55:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:55:19 INFO  : 'jtag frequency' command is executed.
23:55:19 INFO  : Context for 'APU' is selected.
23:55:19 INFO  : System reset is completed.
23:55:22 INFO  : 'after 3000' command is executed.
23:55:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:55:24 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
23:55:24 INFO  : Context for 'APU' is selected.
23:55:24 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
23:55:24 INFO  : 'configparams force-mem-access 1' command is executed.
23:55:24 INFO  : Context for 'APU' is selected.
23:55:24 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
23:55:25 INFO  : 'ps7_init' command is executed.
23:55:25 INFO  : 'ps7_post_config' command is executed.
23:55:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:55:26 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:55:26 INFO  : 'configparams force-mem-access 0' command is executed.
23:55:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:55:26 INFO  : Memory regions updated for context APU
23:55:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:55:26 INFO  : 'con' command is executed.
23:55:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:55:26 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
00:20:06 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
00:20:11 INFO  : Disconnected from the channel tcfchan#56.
00:20:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:20:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:20:11 INFO  : 'jtag frequency' command is executed.
00:20:11 INFO  : Context for 'APU' is selected.
00:20:11 INFO  : System reset is completed.
00:20:14 INFO  : 'after 3000' command is executed.
00:20:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:20:16 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
00:20:16 INFO  : Context for 'APU' is selected.
00:20:16 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
00:20:16 INFO  : 'configparams force-mem-access 1' command is executed.
00:20:17 INFO  : Context for 'APU' is selected.
00:20:17 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
00:20:17 INFO  : 'ps7_init' command is executed.
00:20:17 INFO  : 'ps7_post_config' command is executed.
00:20:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:20:19 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:20:19 INFO  : 'configparams force-mem-access 0' command is executed.
00:20:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:20:19 INFO  : Memory regions updated for context APU
00:20:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:20:19 INFO  : 'con' command is executed.
00:20:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:20:19 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
00:59:43 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
01:00:00 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
01:00:52 INFO  : Disconnected from the channel tcfchan#57.
01:06:56 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\temp_xsdb_launch_script.tcl
01:06:59 INFO  : XSCT server has started successfully.
01:06:59 INFO  : plnx-install-location is set to ''
01:06:59 INFO  : Successfully done setting XSCT server connection channel  
01:06:59 INFO  : Successfully done setting workspace for the tool. 
01:07:00 INFO  : Registering command handlers for Vitis TCF services
01:07:04 INFO  : Successfully done query RDI_DATADIR 
01:08:41 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
01:09:10 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
01:09:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:09:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
01:09:46 INFO  : 'jtag frequency' command is executed.
01:09:47 INFO  : Context for 'APU' is selected.
01:09:47 INFO  : System reset is completed.
01:09:50 INFO  : 'after 3000' command is executed.
01:09:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
01:09:54 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
01:09:55 INFO  : Context for 'APU' is selected.
01:09:55 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
01:09:55 INFO  : 'configparams force-mem-access 1' command is executed.
01:09:56 INFO  : Context for 'APU' is selected.
01:09:56 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
01:09:56 INFO  : 'ps7_init' command is executed.
01:09:56 INFO  : 'ps7_post_config' command is executed.
01:09:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:09:58 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:09:58 INFO  : 'configparams force-mem-access 0' command is executed.
01:09:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:09:58 INFO  : Memory regions updated for context APU
01:09:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:09:58 INFO  : 'con' command is executed.
01:09:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:09:58 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
01:10:10 INFO  : Disconnected from the channel tcfchan#4.
01:10:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:10:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
01:10:10 INFO  : 'jtag frequency' command is executed.
01:10:10 INFO  : Context for 'APU' is selected.
01:10:10 INFO  : System reset is completed.
01:10:13 INFO  : 'after 3000' command is executed.
01:10:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
01:10:16 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
01:10:16 INFO  : Context for 'APU' is selected.
01:10:16 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
01:10:16 INFO  : 'configparams force-mem-access 1' command is executed.
01:10:16 INFO  : Context for 'APU' is selected.
01:10:16 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
01:10:17 INFO  : 'ps7_init' command is executed.
01:10:17 INFO  : 'ps7_post_config' command is executed.
01:10:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:10:19 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:10:19 INFO  : 'configparams force-mem-access 0' command is executed.
01:10:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:10:19 INFO  : Memory regions updated for context APU
01:10:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:10:19 INFO  : 'con' command is executed.
01:10:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:10:19 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
01:12:12 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
01:12:22 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
01:12:36 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
01:13:04 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
01:13:13 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
01:13:29 INFO  : Disconnected from the channel tcfchan#5.
01:13:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:13:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
01:13:32 INFO  : 'jtag frequency' command is executed.
01:13:32 INFO  : Context for 'APU' is selected.
01:13:33 INFO  : System reset is completed.
01:13:36 INFO  : 'after 3000' command is executed.
01:13:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
01:13:38 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
01:13:38 INFO  : Context for 'APU' is selected.
01:13:38 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
01:13:38 INFO  : 'configparams force-mem-access 1' command is executed.
01:13:38 INFO  : Context for 'APU' is selected.
01:13:38 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
01:13:38 INFO  : 'ps7_init' command is executed.
01:13:38 INFO  : 'ps7_post_config' command is executed.
01:13:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:13:40 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:13:40 INFO  : 'configparams force-mem-access 0' command is executed.
01:13:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:13:40 INFO  : Memory regions updated for context APU
01:13:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:13:40 INFO  : 'con' command is executed.
01:13:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:13:40 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
01:13:50 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
01:14:02 INFO  : Disconnected from the channel tcfchan#11.
01:14:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:14:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
01:14:02 INFO  : 'jtag frequency' command is executed.
01:14:02 INFO  : Context for 'APU' is selected.
01:14:02 INFO  : System reset is completed.
01:14:05 INFO  : 'after 3000' command is executed.
01:14:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
01:14:08 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
01:14:08 INFO  : Context for 'APU' is selected.
01:14:08 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
01:14:08 INFO  : 'configparams force-mem-access 1' command is executed.
01:14:08 INFO  : Context for 'APU' is selected.
01:14:08 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
01:14:08 INFO  : 'ps7_init' command is executed.
01:14:08 INFO  : 'ps7_post_config' command is executed.
01:14:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:14:10 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:14:10 INFO  : 'configparams force-mem-access 0' command is executed.
01:14:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:14:10 INFO  : Memory regions updated for context APU
01:14:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:14:10 INFO  : 'con' command is executed.
01:14:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:14:10 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
01:14:30 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
01:15:49 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
01:16:03 INFO  : Disconnected from the channel tcfchan#13.
01:16:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:16:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
01:16:03 INFO  : 'jtag frequency' command is executed.
01:16:03 INFO  : Context for 'APU' is selected.
01:16:04 INFO  : System reset is completed.
01:16:07 INFO  : 'after 3000' command is executed.
01:16:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
01:16:09 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
01:16:09 INFO  : Context for 'APU' is selected.
01:16:09 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
01:16:09 INFO  : 'configparams force-mem-access 1' command is executed.
01:16:09 INFO  : Context for 'APU' is selected.
01:16:09 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
01:16:09 INFO  : 'ps7_init' command is executed.
01:16:09 INFO  : 'ps7_post_config' command is executed.
01:16:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:16:11 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:16:11 INFO  : 'configparams force-mem-access 0' command is executed.
01:16:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:16:11 INFO  : Memory regions updated for context APU
01:16:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:16:11 INFO  : 'con' command is executed.
01:16:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:16:11 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
01:16:25 INFO  : Disconnected from the channel tcfchan#16.
01:16:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:16:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
01:16:26 INFO  : 'jtag frequency' command is executed.
01:16:26 INFO  : Context for 'APU' is selected.
01:16:26 INFO  : System reset is completed.
01:16:29 INFO  : 'after 3000' command is executed.
01:16:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
01:16:31 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
01:16:31 INFO  : Context for 'APU' is selected.
01:16:31 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
01:16:31 INFO  : 'configparams force-mem-access 1' command is executed.
01:16:31 INFO  : Context for 'APU' is selected.
01:16:31 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
01:16:32 INFO  : 'ps7_init' command is executed.
01:16:32 INFO  : 'ps7_post_config' command is executed.
01:16:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:16:33 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:16:33 INFO  : 'configparams force-mem-access 0' command is executed.
01:16:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:16:34 INFO  : Memory regions updated for context APU
01:16:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:16:34 INFO  : 'con' command is executed.
01:16:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:16:34 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
01:16:47 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
01:17:03 INFO  : Disconnected from the channel tcfchan#17.
01:17:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:17:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
01:17:03 INFO  : 'jtag frequency' command is executed.
01:17:03 INFO  : Context for 'APU' is selected.
01:17:03 INFO  : System reset is completed.
01:17:06 INFO  : 'after 3000' command is executed.
01:17:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
01:17:09 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
01:17:09 INFO  : Context for 'APU' is selected.
01:17:09 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
01:17:09 INFO  : 'configparams force-mem-access 1' command is executed.
01:17:09 INFO  : Context for 'APU' is selected.
01:17:09 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
01:17:09 INFO  : 'ps7_init' command is executed.
01:17:09 INFO  : 'ps7_post_config' command is executed.
01:17:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:17:11 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:17:11 INFO  : 'configparams force-mem-access 0' command is executed.
01:17:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:17:11 INFO  : Memory regions updated for context APU
01:17:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:17:11 INFO  : 'con' command is executed.
01:17:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:17:11 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
01:17:25 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
01:17:37 INFO  : Disconnected from the channel tcfchan#19.
01:17:47 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
01:18:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:18:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
01:18:01 INFO  : 'jtag frequency' command is executed.
01:18:01 INFO  : Context for 'APU' is selected.
01:18:01 INFO  : System reset is completed.
01:18:04 INFO  : 'after 3000' command is executed.
01:18:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
01:18:06 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
01:18:06 INFO  : Context for 'APU' is selected.
01:18:06 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
01:18:06 INFO  : 'configparams force-mem-access 1' command is executed.
01:18:07 INFO  : Context for 'APU' is selected.
01:18:07 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
01:18:07 INFO  : 'ps7_init' command is executed.
01:18:07 INFO  : 'ps7_post_config' command is executed.
01:18:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:18:09 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:18:09 INFO  : 'configparams force-mem-access 0' command is executed.
01:18:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:18:09 INFO  : Memory regions updated for context APU
01:18:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:18:09 INFO  : 'con' command is executed.
01:18:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:18:09 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
01:18:25 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
01:18:37 INFO  : Disconnected from the channel tcfchan#22.
01:18:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:18:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
01:18:37 INFO  : 'jtag frequency' command is executed.
01:18:37 INFO  : Context for 'APU' is selected.
01:18:37 INFO  : System reset is completed.
01:18:40 INFO  : 'after 3000' command is executed.
01:18:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
01:18:43 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
01:18:43 INFO  : Context for 'APU' is selected.
01:18:43 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
01:18:43 INFO  : 'configparams force-mem-access 1' command is executed.
01:18:43 INFO  : Context for 'APU' is selected.
01:18:43 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
01:18:43 INFO  : 'ps7_init' command is executed.
01:18:43 INFO  : 'ps7_post_config' command is executed.
01:18:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:18:45 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:18:45 INFO  : 'configparams force-mem-access 0' command is executed.
01:18:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:18:45 INFO  : Memory regions updated for context APU
01:18:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:18:45 INFO  : 'con' command is executed.
01:18:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:18:45 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
01:19:01 INFO  : Disconnected from the channel tcfchan#24.
19:44:59 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\temp_xsdb_launch_script.tcl
19:45:01 INFO  : XSCT server has started successfully.
19:45:01 INFO  : Successfully done setting XSCT server connection channel  
19:45:01 INFO  : plnx-install-location is set to ''
19:45:01 INFO  : Successfully done setting workspace for the tool. 
19:45:04 INFO  : Registering command handlers for Vitis TCF services
19:45:07 INFO  : Successfully done query RDI_DATADIR 
19:47:32 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
19:47:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa is already opened

19:50:06 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss"
19:50:07 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
20:23:18 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss"
20:23:19 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
20:23:31 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss"
20:23:31 INFO  : No changes in MSS file content so sources will not be generated.
20:23:45 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
20:23:45 INFO  : No changes in MSS file content so sources will not be generated.
20:47:46 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
20:47:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:47:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:47:53 INFO  : 'jtag frequency' command is executed.
20:47:54 INFO  : Context for 'APU' is selected.
20:47:54 INFO  : System reset is completed.
20:47:57 INFO  : 'after 3000' command is executed.
20:47:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
20:48:00 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
20:48:00 INFO  : Context for 'APU' is selected.
20:48:01 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
20:48:01 INFO  : 'configparams force-mem-access 1' command is executed.
20:48:01 INFO  : Context for 'APU' is selected.
20:48:01 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
20:48:02 INFO  : 'ps7_init' command is executed.
20:48:02 INFO  : 'ps7_post_config' command is executed.
20:48:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:03 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:48:03 INFO  : 'configparams force-mem-access 0' command is executed.
20:48:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:48:04 INFO  : Memory regions updated for context APU
20:48:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:04 INFO  : 'con' command is executed.
20:48:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:48:04 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
20:48:17 INFO  : Disconnected from the channel tcfchan#3.
20:48:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:48:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:48:18 INFO  : 'jtag frequency' command is executed.
20:48:18 INFO  : Context for 'APU' is selected.
20:48:18 INFO  : System reset is completed.
20:48:21 INFO  : 'after 3000' command is executed.
20:48:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
20:48:23 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
20:48:23 INFO  : Context for 'APU' is selected.
20:48:27 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
20:48:27 INFO  : 'configparams force-mem-access 1' command is executed.
20:48:27 INFO  : Context for 'APU' is selected.
20:48:27 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
20:48:27 INFO  : 'ps7_init' command is executed.
20:48:27 INFO  : 'ps7_post_config' command is executed.
20:48:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:29 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:48:29 INFO  : 'configparams force-mem-access 0' command is executed.
20:48:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:48:29 INFO  : Memory regions updated for context APU
20:48:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:29 INFO  : 'con' command is executed.
20:48:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:48:29 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
20:54:26 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
20:56:22 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
20:56:40 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
20:56:53 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
20:57:08 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
20:59:54 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
21:00:42 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
21:01:06 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
21:01:37 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
21:01:51 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
21:05:42 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
21:05:58 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
21:06:25 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
21:06:44 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
21:07:05 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
21:07:24 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
21:07:44 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
21:08:05 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
21:08:13 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
21:08:35 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
21:09:12 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
21:09:20 INFO  : Disconnected from the channel tcfchan#4.
21:09:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:09:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:09:20 INFO  : 'jtag frequency' command is executed.
21:09:20 INFO  : Context for 'APU' is selected.
21:09:20 INFO  : System reset is completed.
21:09:23 INFO  : 'after 3000' command is executed.
21:09:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:09:26 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
21:09:26 INFO  : Context for 'APU' is selected.
21:09:26 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
21:09:26 INFO  : 'configparams force-mem-access 1' command is executed.
21:09:26 INFO  : Context for 'APU' is selected.
21:09:26 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
21:09:26 INFO  : 'ps7_init' command is executed.
21:09:26 INFO  : 'ps7_post_config' command is executed.
21:09:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:09:28 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:09:28 INFO  : 'configparams force-mem-access 0' command is executed.
21:09:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:09:28 INFO  : Memory regions updated for context APU
21:09:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:09:28 INFO  : 'con' command is executed.
21:09:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:09:28 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
21:13:29 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
21:13:37 INFO  : Disconnected from the channel tcfchan#26.
21:13:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:13:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:13:37 INFO  : 'jtag frequency' command is executed.
21:13:37 INFO  : Context for 'APU' is selected.
21:13:37 INFO  : System reset is completed.
21:13:40 INFO  : 'after 3000' command is executed.
21:13:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:13:43 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
21:13:43 INFO  : Context for 'APU' is selected.
21:13:43 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
21:13:43 INFO  : 'configparams force-mem-access 1' command is executed.
21:13:43 INFO  : Context for 'APU' is selected.
21:13:43 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
21:13:43 INFO  : 'ps7_init' command is executed.
21:13:43 INFO  : 'ps7_post_config' command is executed.
21:13:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:45 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:13:45 INFO  : 'configparams force-mem-access 0' command is executed.
21:13:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:13:45 INFO  : Memory regions updated for context APU
21:13:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:45 INFO  : 'con' command is executed.
21:13:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:13:45 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
21:17:37 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
21:17:48 INFO  : Disconnected from the channel tcfchan#28.
21:17:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:17:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:17:48 INFO  : 'jtag frequency' command is executed.
21:17:48 INFO  : Context for 'APU' is selected.
21:17:48 INFO  : System reset is completed.
21:17:51 INFO  : 'after 3000' command is executed.
21:17:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:17:54 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
21:17:54 INFO  : Context for 'APU' is selected.
21:17:54 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
21:17:54 INFO  : 'configparams force-mem-access 1' command is executed.
21:17:54 INFO  : Context for 'APU' is selected.
21:17:54 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
21:17:54 INFO  : 'ps7_init' command is executed.
21:17:54 INFO  : 'ps7_post_config' command is executed.
21:17:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:17:56 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:17:56 INFO  : 'configparams force-mem-access 0' command is executed.
21:17:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:17:56 INFO  : Memory regions updated for context APU
21:17:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:17:56 INFO  : 'con' command is executed.
21:17:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:17:56 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
21:19:00 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
21:19:13 INFO  : Disconnected from the channel tcfchan#30.
21:19:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:19:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:19:13 INFO  : 'jtag frequency' command is executed.
21:19:13 INFO  : Context for 'APU' is selected.
21:19:13 INFO  : System reset is completed.
21:19:16 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
21:19:16 INFO  : 'after 3000' command is executed.
21:19:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:19:19 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
21:19:19 INFO  : Context for 'APU' is selected.
21:19:19 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
21:19:19 INFO  : 'configparams force-mem-access 1' command is executed.
21:19:19 INFO  : Context for 'APU' is selected.
21:19:19 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
21:19:19 INFO  : 'ps7_init' command is executed.
21:19:19 INFO  : 'ps7_post_config' command is executed.
21:19:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:21 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:19:21 INFO  : 'configparams force-mem-access 0' command is executed.
21:19:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:19:21 INFO  : Memory regions updated for context APU
21:19:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:21 INFO  : 'con' command is executed.
21:19:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:19:21 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
21:20:13 INFO  : Disconnected from the channel tcfchan#32.
21:20:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:20:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:20:14 INFO  : 'jtag frequency' command is executed.
21:20:14 INFO  : Context for 'APU' is selected.
21:20:14 INFO  : System reset is completed.
21:20:17 INFO  : 'after 3000' command is executed.
21:20:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:20:19 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
21:20:19 INFO  : Context for 'APU' is selected.
21:20:19 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
21:20:19 INFO  : 'configparams force-mem-access 1' command is executed.
21:20:19 INFO  : Context for 'APU' is selected.
21:20:19 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
21:20:20 INFO  : 'ps7_init' command is executed.
21:20:20 INFO  : 'ps7_post_config' command is executed.
21:20:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:20:21 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:20:21 INFO  : 'configparams force-mem-access 0' command is executed.
21:20:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:20:21 INFO  : Memory regions updated for context APU
21:20:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:20:21 INFO  : 'con' command is executed.
21:20:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:20:21 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
21:20:36 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
21:20:46 INFO  : Disconnected from the channel tcfchan#34.
21:20:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:20:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:20:46 INFO  : 'jtag frequency' command is executed.
21:20:46 INFO  : Context for 'APU' is selected.
21:20:46 INFO  : System reset is completed.
21:20:49 INFO  : 'after 3000' command is executed.
21:20:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:20:52 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
21:20:52 INFO  : Context for 'APU' is selected.
21:20:52 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
21:20:52 INFO  : 'configparams force-mem-access 1' command is executed.
21:20:52 INFO  : Context for 'APU' is selected.
21:20:52 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
21:20:52 INFO  : 'ps7_init' command is executed.
21:20:52 INFO  : 'ps7_post_config' command is executed.
21:20:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:20:54 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:20:54 INFO  : 'configparams force-mem-access 0' command is executed.
21:20:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:20:54 INFO  : Memory regions updated for context APU
21:20:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:20:54 INFO  : 'con' command is executed.
21:20:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:20:54 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
21:21:09 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
21:21:19 INFO  : Disconnected from the channel tcfchan#36.
21:21:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:21:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:21:19 INFO  : 'jtag frequency' command is executed.
21:21:19 INFO  : Context for 'APU' is selected.
21:21:19 INFO  : System reset is completed.
21:21:22 INFO  : 'after 3000' command is executed.
21:21:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:21:25 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
21:21:25 INFO  : Context for 'APU' is selected.
21:21:25 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
21:21:25 INFO  : 'configparams force-mem-access 1' command is executed.
21:21:25 INFO  : Context for 'APU' is selected.
21:21:25 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
21:21:25 INFO  : 'ps7_init' command is executed.
21:21:25 INFO  : 'ps7_post_config' command is executed.
21:21:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:27 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:21:27 INFO  : 'configparams force-mem-access 0' command is executed.
21:21:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:21:27 INFO  : Memory regions updated for context APU
21:21:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:27 INFO  : 'con' command is executed.
21:21:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:21:27 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
21:21:51 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
21:21:59 INFO  : Disconnected from the channel tcfchan#38.
21:21:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:21:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:21:59 INFO  : 'jtag frequency' command is executed.
21:21:59 INFO  : Context for 'APU' is selected.
21:21:59 INFO  : System reset is completed.
21:22:02 INFO  : 'after 3000' command is executed.
21:22:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:22:05 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
21:22:05 INFO  : Context for 'APU' is selected.
21:22:05 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
21:22:05 INFO  : 'configparams force-mem-access 1' command is executed.
21:22:05 INFO  : Context for 'APU' is selected.
21:22:05 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
21:22:05 INFO  : 'ps7_init' command is executed.
21:22:05 INFO  : 'ps7_post_config' command is executed.
21:22:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:22:07 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:22:07 INFO  : 'configparams force-mem-access 0' command is executed.
21:22:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:22:07 INFO  : Memory regions updated for context APU
21:22:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:22:07 INFO  : 'con' command is executed.
21:22:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:22:07 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
21:39:26 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
21:54:14 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
21:54:25 INFO  : Disconnected from the channel tcfchan#40.
21:54:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:54:27 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:54:27 INFO  : 'jtag frequency' command is executed.
21:54:27 INFO  : Context for 'APU' is selected.
21:54:27 INFO  : System reset is completed.
21:54:30 INFO  : 'after 3000' command is executed.
21:54:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:54:34 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
21:54:34 INFO  : Context for 'APU' is selected.
21:54:34 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
21:54:34 INFO  : 'configparams force-mem-access 1' command is executed.
21:54:34 INFO  : Context for 'APU' is selected.
21:54:34 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
21:54:35 INFO  : 'ps7_init' command is executed.
21:54:35 INFO  : 'ps7_post_config' command is executed.
21:54:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:36 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:54:36 INFO  : 'configparams force-mem-access 0' command is executed.
21:54:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:54:37 INFO  : Memory regions updated for context APU
21:54:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:37 INFO  : 'con' command is executed.
21:54:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:54:37 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
21:57:56 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
21:58:11 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
21:58:21 INFO  : Disconnected from the channel tcfchan#43.
21:58:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:58:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:58:22 INFO  : 'jtag frequency' command is executed.
21:58:22 INFO  : Context for 'APU' is selected.
21:58:22 INFO  : System reset is completed.
21:58:25 INFO  : 'after 3000' command is executed.
21:58:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:58:27 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
21:58:27 INFO  : Context for 'APU' is selected.
21:58:27 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
21:58:27 INFO  : 'configparams force-mem-access 1' command is executed.
21:58:27 INFO  : Context for 'APU' is selected.
21:58:27 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
21:58:28 INFO  : 'ps7_init' command is executed.
21:58:28 INFO  : 'ps7_post_config' command is executed.
21:58:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:29 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:58:29 INFO  : 'configparams force-mem-access 0' command is executed.
21:58:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:58:29 INFO  : Memory regions updated for context APU
21:58:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:30 INFO  : 'con' command is executed.
21:58:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:58:30 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
22:07:40 INFO  : Disconnected from the channel tcfchan#47.
22:07:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:07:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
22:07:41 INFO  : 'jtag frequency' command is executed.
22:07:41 INFO  : Context for 'APU' is selected.
22:07:41 INFO  : System reset is completed.
22:07:44 INFO  : 'after 3000' command is executed.
22:07:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
22:07:46 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
22:07:46 INFO  : Context for 'APU' is selected.
22:07:46 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
22:07:46 INFO  : 'configparams force-mem-access 1' command is executed.
22:07:46 INFO  : Context for 'APU' is selected.
22:07:46 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
22:07:47 INFO  : 'ps7_init' command is executed.
22:07:47 INFO  : 'ps7_post_config' command is executed.
22:07:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:48 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:07:49 INFO  : 'configparams force-mem-access 0' command is executed.
22:07:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:07:49 INFO  : Memory regions updated for context APU
22:07:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:49 INFO  : 'con' command is executed.
22:07:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:07:49 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
22:08:01 INFO  : Disconnected from the channel tcfchan#48.
22:08:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:08:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
22:08:49 INFO  : 'jtag frequency' command is executed.
22:08:49 INFO  : Context for 'APU' is selected.
22:08:49 INFO  : System reset is completed.
22:08:52 INFO  : 'after 3000' command is executed.
22:08:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
22:08:55 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
22:08:55 INFO  : Context for 'APU' is selected.
22:08:55 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
22:08:55 INFO  : 'configparams force-mem-access 1' command is executed.
22:08:55 INFO  : Context for 'APU' is selected.
22:08:55 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
22:08:55 INFO  : 'ps7_init' command is executed.
22:08:55 INFO  : 'ps7_post_config' command is executed.
22:08:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:08:57 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:08:57 INFO  : 'configparams force-mem-access 0' command is executed.
22:08:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:08:57 INFO  : Memory regions updated for context APU
22:08:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:08:57 INFO  : 'con' command is executed.
22:08:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:08:57 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
22:09:21 INFO  : Disconnected from the channel tcfchan#49.
22:09:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:09:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
22:09:21 INFO  : 'jtag frequency' command is executed.
22:09:21 INFO  : Context for 'APU' is selected.
22:09:21 INFO  : System reset is completed.
22:09:24 INFO  : 'after 3000' command is executed.
22:09:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
22:09:27 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
22:09:27 INFO  : Context for 'APU' is selected.
22:09:27 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
22:09:27 INFO  : 'configparams force-mem-access 1' command is executed.
22:09:27 INFO  : Context for 'APU' is selected.
22:09:27 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
22:09:27 INFO  : 'ps7_init' command is executed.
22:09:27 INFO  : 'ps7_post_config' command is executed.
22:09:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:09:29 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:09:29 INFO  : 'configparams force-mem-access 0' command is executed.
22:09:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:09:29 INFO  : Memory regions updated for context APU
22:09:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:09:29 INFO  : 'con' command is executed.
22:09:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:09:29 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
22:18:39 INFO  : Disconnected from the channel tcfchan#50.
22:18:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:18:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
22:18:40 INFO  : 'jtag frequency' command is executed.
22:18:40 INFO  : Context for 'APU' is selected.
22:18:40 INFO  : System reset is completed.
22:18:43 INFO  : 'after 3000' command is executed.
22:18:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
22:18:45 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
22:18:45 INFO  : Context for 'APU' is selected.
22:18:45 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
22:18:45 INFO  : 'configparams force-mem-access 1' command is executed.
22:18:45 INFO  : Context for 'APU' is selected.
22:18:45 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
22:18:46 INFO  : 'ps7_init' command is executed.
22:18:46 INFO  : 'ps7_post_config' command is executed.
22:18:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:18:47 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:18:47 INFO  : 'configparams force-mem-access 0' command is executed.
22:18:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:18:47 INFO  : Memory regions updated for context APU
22:18:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:18:47 INFO  : 'con' command is executed.
22:18:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:18:47 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
23:07:27 INFO  : Disconnected from the channel tcfchan#51.
23:07:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:07:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:07:28 INFO  : 'jtag frequency' command is executed.
23:07:28 INFO  : Context for 'APU' is selected.
23:07:28 INFO  : System reset is completed.
23:07:31 INFO  : 'after 3000' command is executed.
23:07:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:07:33 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
23:07:33 INFO  : Context for 'APU' is selected.
23:07:33 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
23:07:33 INFO  : 'configparams force-mem-access 1' command is executed.
23:07:33 INFO  : Context for 'APU' is selected.
23:07:33 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
23:07:34 INFO  : 'ps7_init' command is executed.
23:07:34 INFO  : 'ps7_post_config' command is executed.
23:07:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:07:35 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:07:35 INFO  : 'configparams force-mem-access 0' command is executed.
23:07:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:07:35 INFO  : Memory regions updated for context APU
23:07:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:07:36 INFO  : 'con' command is executed.
23:07:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:07:36 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
23:14:11 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
23:14:20 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
23:14:36 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
23:14:50 INFO  : Disconnected from the channel tcfchan#52.
23:14:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:14:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:14:50 INFO  : 'jtag frequency' command is executed.
23:14:50 INFO  : Context for 'APU' is selected.
23:14:51 INFO  : System reset is completed.
23:14:54 INFO  : 'after 3000' command is executed.
23:14:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:14:56 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
23:14:56 INFO  : Context for 'APU' is selected.
23:14:56 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
23:14:56 INFO  : 'configparams force-mem-access 1' command is executed.
23:14:56 INFO  : Context for 'APU' is selected.
23:14:56 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
23:14:56 INFO  : 'ps7_init' command is executed.
23:14:56 INFO  : 'ps7_post_config' command is executed.
23:14:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:14:58 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:14:58 INFO  : 'configparams force-mem-access 0' command is executed.
23:14:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:14:58 INFO  : Memory regions updated for context APU
23:14:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:14:58 INFO  : 'con' command is executed.
23:14:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:14:58 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
23:15:49 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
23:16:02 INFO  : Disconnected from the channel tcfchan#56.
23:16:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:16:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:16:02 INFO  : 'jtag frequency' command is executed.
23:16:02 INFO  : Context for 'APU' is selected.
23:16:02 INFO  : System reset is completed.
23:16:05 INFO  : 'after 3000' command is executed.
23:16:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:16:08 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
23:16:08 INFO  : Context for 'APU' is selected.
23:16:08 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
23:16:08 INFO  : 'configparams force-mem-access 1' command is executed.
23:16:08 INFO  : Context for 'APU' is selected.
23:16:08 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
23:16:08 INFO  : 'ps7_init' command is executed.
23:16:08 INFO  : 'ps7_post_config' command is executed.
23:16:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:16:10 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:16:10 INFO  : 'configparams force-mem-access 0' command is executed.
23:16:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:16:10 INFO  : Memory regions updated for context APU
23:16:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:16:10 INFO  : 'con' command is executed.
23:16:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:16:10 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
23:16:52 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
23:17:07 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
23:17:17 INFO  : Disconnected from the channel tcfchan#58.
23:17:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:17:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:17:18 INFO  : 'jtag frequency' command is executed.
23:17:18 INFO  : Context for 'APU' is selected.
23:17:18 INFO  : System reset is completed.
23:17:21 INFO  : 'after 3000' command is executed.
23:17:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:17:23 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
23:17:23 INFO  : Context for 'APU' is selected.
23:17:23 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
23:17:23 INFO  : 'configparams force-mem-access 1' command is executed.
23:17:23 INFO  : Context for 'APU' is selected.
23:17:23 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
23:17:24 INFO  : 'ps7_init' command is executed.
23:17:24 INFO  : 'ps7_post_config' command is executed.
23:17:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:17:26 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:17:26 INFO  : 'configparams force-mem-access 0' command is executed.
23:17:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:17:26 INFO  : Memory regions updated for context APU
23:17:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:17:26 INFO  : 'con' command is executed.
23:17:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:17:26 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
23:18:01 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
23:18:13 INFO  : Disconnected from the channel tcfchan#61.
23:18:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:18:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:18:13 INFO  : 'jtag frequency' command is executed.
23:18:13 INFO  : Context for 'APU' is selected.
23:18:13 INFO  : System reset is completed.
23:18:16 INFO  : 'after 3000' command is executed.
23:18:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:18:19 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
23:18:19 INFO  : Context for 'APU' is selected.
23:18:19 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
23:18:19 INFO  : 'configparams force-mem-access 1' command is executed.
23:18:19 INFO  : Context for 'APU' is selected.
23:18:19 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
23:18:19 INFO  : 'ps7_init' command is executed.
23:18:19 INFO  : 'ps7_post_config' command is executed.
23:18:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:18:20 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
23:18:21 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:18:21 INFO  : 'configparams force-mem-access 0' command is executed.
23:18:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:18:21 INFO  : Memory regions updated for context APU
23:18:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:18:21 INFO  : 'con' command is executed.
23:18:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:18:21 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
23:18:30 INFO  : Disconnected from the channel tcfchan#63.
23:18:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:18:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:18:31 INFO  : 'jtag frequency' command is executed.
23:18:31 INFO  : Context for 'APU' is selected.
23:18:31 INFO  : System reset is completed.
23:18:34 INFO  : 'after 3000' command is executed.
23:18:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:18:36 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
23:18:36 INFO  : Context for 'APU' is selected.
23:18:36 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
23:18:36 INFO  : 'configparams force-mem-access 1' command is executed.
23:18:36 INFO  : Context for 'APU' is selected.
23:18:36 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
23:18:37 INFO  : 'ps7_init' command is executed.
23:18:37 INFO  : 'ps7_post_config' command is executed.
23:18:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:18:38 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:18:38 INFO  : 'configparams force-mem-access 0' command is executed.
23:18:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:18:39 INFO  : Memory regions updated for context APU
23:18:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:18:39 INFO  : 'con' command is executed.
23:18:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:18:39 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
23:25:22 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
23:25:29 INFO  : Disconnected from the channel tcfchan#65.
23:25:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:25:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:25:30 INFO  : 'jtag frequency' command is executed.
23:25:30 INFO  : Context for 'APU' is selected.
23:25:30 INFO  : System reset is completed.
23:25:33 INFO  : 'after 3000' command is executed.
23:25:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:25:35 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
23:25:35 INFO  : Context for 'APU' is selected.
23:25:35 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
23:25:35 INFO  : 'configparams force-mem-access 1' command is executed.
23:25:35 INFO  : Context for 'APU' is selected.
23:25:35 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
23:25:36 INFO  : 'ps7_init' command is executed.
23:25:36 INFO  : 'ps7_post_config' command is executed.
23:25:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:25:38 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:25:38 INFO  : 'configparams force-mem-access 0' command is executed.
23:25:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:25:38 INFO  : Memory regions updated for context APU
23:25:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:25:38 INFO  : 'con' command is executed.
23:25:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:25:38 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
23:32:14 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
23:32:31 INFO  : Disconnected from the channel tcfchan#67.
23:32:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:32:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:32:31 INFO  : 'jtag frequency' command is executed.
23:32:31 INFO  : Context for 'APU' is selected.
23:32:31 INFO  : System reset is completed.
23:32:34 INFO  : 'after 3000' command is executed.
23:32:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:32:37 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
23:32:37 INFO  : Context for 'APU' is selected.
23:32:37 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
23:32:37 INFO  : 'configparams force-mem-access 1' command is executed.
23:32:37 INFO  : Context for 'APU' is selected.
23:32:37 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
23:32:37 INFO  : 'ps7_init' command is executed.
23:32:37 INFO  : 'ps7_post_config' command is executed.
23:32:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:32:39 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:32:39 INFO  : 'configparams force-mem-access 0' command is executed.
23:32:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:32:39 INFO  : Memory regions updated for context APU
23:32:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:32:39 INFO  : 'con' command is executed.
23:32:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:32:39 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
23:33:59 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
23:34:12 INFO  : Disconnected from the channel tcfchan#69.
23:34:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:34:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:34:12 INFO  : 'jtag frequency' command is executed.
23:34:12 INFO  : Context for 'APU' is selected.
23:34:12 INFO  : System reset is completed.
23:34:15 INFO  : 'after 3000' command is executed.
23:34:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:34:18 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
23:34:18 INFO  : Context for 'APU' is selected.
23:34:18 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
23:34:18 INFO  : 'configparams force-mem-access 1' command is executed.
23:34:18 INFO  : Context for 'APU' is selected.
23:34:18 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
23:34:18 INFO  : 'ps7_init' command is executed.
23:34:18 INFO  : 'ps7_post_config' command is executed.
23:34:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:34:20 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:34:20 INFO  : 'configparams force-mem-access 0' command is executed.
23:34:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:34:20 INFO  : Memory regions updated for context APU
23:34:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:34:20 INFO  : 'con' command is executed.
23:34:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:34:20 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
23:34:44 INFO  : Disconnected from the channel tcfchan#71.
23:34:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:34:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:34:45 INFO  : 'jtag frequency' command is executed.
23:34:45 INFO  : Context for 'APU' is selected.
23:34:45 INFO  : System reset is completed.
23:34:48 INFO  : 'after 3000' command is executed.
23:34:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:34:51 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
23:34:51 INFO  : Context for 'APU' is selected.
23:34:51 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
23:34:51 INFO  : 'configparams force-mem-access 1' command is executed.
23:34:51 INFO  : Context for 'APU' is selected.
23:34:51 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
23:34:51 INFO  : 'ps7_init' command is executed.
23:34:51 INFO  : 'ps7_post_config' command is executed.
23:34:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:34:53 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:34:53 INFO  : 'configparams force-mem-access 0' command is executed.
23:34:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:34:53 INFO  : Memory regions updated for context APU
23:34:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:34:53 INFO  : 'con' command is executed.
23:34:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:34:53 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
23:35:47 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
23:35:56 INFO  : Disconnected from the channel tcfchan#72.
23:35:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:35:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:35:57 INFO  : 'jtag frequency' command is executed.
23:35:57 INFO  : Context for 'APU' is selected.
23:35:57 INFO  : System reset is completed.
23:36:00 INFO  : 'after 3000' command is executed.
23:36:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:36:02 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
23:36:02 INFO  : Context for 'APU' is selected.
23:36:02 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
23:36:02 INFO  : 'configparams force-mem-access 1' command is executed.
23:36:03 INFO  : Context for 'APU' is selected.
23:36:03 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
23:36:03 INFO  : 'ps7_init' command is executed.
23:36:03 INFO  : 'ps7_post_config' command is executed.
23:36:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:36:05 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:36:05 INFO  : 'configparams force-mem-access 0' command is executed.
23:36:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:36:05 INFO  : Memory regions updated for context APU
23:36:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:36:05 INFO  : 'con' command is executed.
23:36:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:36:05 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
23:37:38 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
23:37:47 INFO  : Disconnected from the channel tcfchan#74.
23:37:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:37:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:37:48 INFO  : 'jtag frequency' command is executed.
23:37:48 INFO  : Context for 'APU' is selected.
23:37:48 INFO  : System reset is completed.
23:37:51 INFO  : 'after 3000' command is executed.
23:37:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:37:54 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
23:37:54 INFO  : Context for 'APU' is selected.
23:37:54 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
23:37:54 INFO  : 'configparams force-mem-access 1' command is executed.
23:37:54 INFO  : Context for 'APU' is selected.
23:37:54 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
23:37:54 INFO  : 'ps7_init' command is executed.
23:37:54 INFO  : 'ps7_post_config' command is executed.
23:37:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:37:56 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:37:56 INFO  : 'configparams force-mem-access 0' command is executed.
23:37:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:37:56 INFO  : Memory regions updated for context APU
23:37:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:37:56 INFO  : 'con' command is executed.
23:37:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:37:56 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
23:38:50 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
23:39:00 INFO  : Disconnected from the channel tcfchan#76.
23:39:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:39:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:39:00 INFO  : 'jtag frequency' command is executed.
23:39:00 INFO  : Context for 'APU' is selected.
23:39:00 INFO  : System reset is completed.
23:39:03 INFO  : 'after 3000' command is executed.
23:39:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:39:06 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
23:39:06 INFO  : Context for 'APU' is selected.
23:39:06 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
23:39:06 INFO  : 'configparams force-mem-access 1' command is executed.
23:39:06 INFO  : Context for 'APU' is selected.
23:39:06 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
23:39:06 INFO  : 'ps7_init' command is executed.
23:39:06 INFO  : 'ps7_post_config' command is executed.
23:39:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:39:08 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:39:08 INFO  : 'configparams force-mem-access 0' command is executed.
23:39:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:39:08 INFO  : Memory regions updated for context APU
23:39:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:39:08 INFO  : 'con' command is executed.
23:39:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:39:08 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
23:41:23 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
23:41:35 INFO  : Disconnected from the channel tcfchan#78.
23:41:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:41:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:41:36 INFO  : 'jtag frequency' command is executed.
23:41:36 INFO  : Context for 'APU' is selected.
23:41:36 INFO  : System reset is completed.
23:41:39 INFO  : 'after 3000' command is executed.
23:41:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:41:41 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
23:41:41 INFO  : Context for 'APU' is selected.
23:41:41 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
23:41:41 INFO  : 'configparams force-mem-access 1' command is executed.
23:41:41 INFO  : Context for 'APU' is selected.
23:41:41 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
23:41:42 INFO  : 'ps7_init' command is executed.
23:41:42 INFO  : 'ps7_post_config' command is executed.
23:41:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:41:43 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:41:43 INFO  : 'configparams force-mem-access 0' command is executed.
23:41:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:41:43 INFO  : Memory regions updated for context APU
23:41:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:41:44 INFO  : 'con' command is executed.
23:41:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:41:44 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
23:42:28 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
23:42:38 INFO  : Disconnected from the channel tcfchan#80.
23:42:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:42:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:42:39 INFO  : 'jtag frequency' command is executed.
23:42:39 INFO  : Context for 'APU' is selected.
23:42:39 INFO  : System reset is completed.
23:42:42 INFO  : 'after 3000' command is executed.
23:42:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:42:44 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
23:42:44 INFO  : Context for 'APU' is selected.
23:42:44 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
23:42:44 INFO  : 'configparams force-mem-access 1' command is executed.
23:42:44 INFO  : Context for 'APU' is selected.
23:42:45 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
23:42:45 INFO  : 'ps7_init' command is executed.
23:42:45 INFO  : 'ps7_post_config' command is executed.
23:42:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:42:47 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:42:47 INFO  : 'configparams force-mem-access 0' command is executed.
23:42:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:42:47 INFO  : Memory regions updated for context APU
23:42:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:42:47 INFO  : 'con' command is executed.
23:42:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:42:47 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
23:44:21 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
23:44:34 INFO  : Disconnected from the channel tcfchan#82.
23:44:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:44:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:44:34 INFO  : 'jtag frequency' command is executed.
23:44:34 INFO  : Context for 'APU' is selected.
23:44:34 INFO  : System reset is completed.
23:44:37 INFO  : 'after 3000' command is executed.
23:44:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:44:40 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
23:44:40 INFO  : Context for 'APU' is selected.
23:44:40 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
23:44:40 INFO  : 'configparams force-mem-access 1' command is executed.
23:44:40 INFO  : Context for 'APU' is selected.
23:44:40 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
23:44:40 INFO  : 'ps7_init' command is executed.
23:44:40 INFO  : 'ps7_post_config' command is executed.
23:44:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:44:42 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:44:42 INFO  : 'configparams force-mem-access 0' command is executed.
23:44:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:44:42 INFO  : Memory regions updated for context APU
23:44:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:44:42 INFO  : 'con' command is executed.
23:44:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:44:42 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
23:51:03 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
23:51:14 INFO  : Disconnected from the channel tcfchan#84.
23:51:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:51:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:51:14 INFO  : 'jtag frequency' command is executed.
23:51:14 INFO  : Context for 'APU' is selected.
23:51:14 INFO  : System reset is completed.
23:51:17 INFO  : 'after 3000' command is executed.
23:51:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:51:20 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
23:51:20 INFO  : Context for 'APU' is selected.
23:51:20 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
23:51:20 INFO  : 'configparams force-mem-access 1' command is executed.
23:51:20 INFO  : Context for 'APU' is selected.
23:51:20 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
23:51:20 INFO  : 'ps7_init' command is executed.
23:51:20 INFO  : 'ps7_post_config' command is executed.
23:51:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:51:22 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:51:22 INFO  : 'configparams force-mem-access 0' command is executed.
23:51:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:51:22 INFO  : Memory regions updated for context APU
23:51:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:51:22 INFO  : 'con' command is executed.
23:51:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:51:22 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
23:52:25 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
23:52:35 INFO  : Disconnected from the channel tcfchan#86.
23:52:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:52:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:52:35 INFO  : 'jtag frequency' command is executed.
23:52:35 INFO  : Context for 'APU' is selected.
23:52:35 INFO  : System reset is completed.
23:52:38 INFO  : 'after 3000' command is executed.
23:52:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:52:41 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
23:52:41 INFO  : Context for 'APU' is selected.
23:52:41 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
23:52:41 INFO  : 'configparams force-mem-access 1' command is executed.
23:52:41 INFO  : Context for 'APU' is selected.
23:52:41 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
23:52:41 INFO  : 'ps7_init' command is executed.
23:52:41 INFO  : 'ps7_post_config' command is executed.
23:52:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:52:43 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:52:43 INFO  : 'configparams force-mem-access 0' command is executed.
23:52:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:52:43 INFO  : Memory regions updated for context APU
23:52:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:52:43 INFO  : 'con' command is executed.
23:52:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:52:43 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
23:53:43 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
23:53:55 INFO  : Disconnected from the channel tcfchan#88.
23:53:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:53:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:53:55 INFO  : 'jtag frequency' command is executed.
23:53:55 INFO  : Context for 'APU' is selected.
23:53:55 INFO  : System reset is completed.
23:53:58 INFO  : 'after 3000' command is executed.
23:53:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:54:01 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
23:54:01 INFO  : Context for 'APU' is selected.
23:54:01 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
23:54:01 INFO  : 'configparams force-mem-access 1' command is executed.
23:54:01 INFO  : Context for 'APU' is selected.
23:54:01 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
23:54:01 INFO  : 'ps7_init' command is executed.
23:54:01 INFO  : 'ps7_post_config' command is executed.
23:54:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:54:03 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:54:03 INFO  : 'configparams force-mem-access 0' command is executed.
23:54:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:54:03 INFO  : Memory regions updated for context APU
23:54:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:54:03 INFO  : 'con' command is executed.
23:54:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:54:03 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
23:54:38 INFO  : Disconnected from the channel tcfchan#90.
23:54:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:54:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:54:38 INFO  : 'jtag frequency' command is executed.
23:54:38 INFO  : Context for 'APU' is selected.
23:54:38 INFO  : System reset is completed.
23:54:41 INFO  : 'after 3000' command is executed.
23:54:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:54:44 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
23:54:44 INFO  : Context for 'APU' is selected.
23:54:44 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
23:54:44 INFO  : 'configparams force-mem-access 1' command is executed.
23:54:44 INFO  : Context for 'APU' is selected.
23:54:44 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
23:54:44 INFO  : 'ps7_init' command is executed.
23:54:44 INFO  : 'ps7_post_config' command is executed.
23:54:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:54:46 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:54:46 INFO  : 'configparams force-mem-access 0' command is executed.
23:54:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:54:46 INFO  : Memory regions updated for context APU
23:54:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:54:46 INFO  : 'con' command is executed.
23:54:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:54:46 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
23:55:13 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
23:55:15 INFO  : Disconnected from the channel tcfchan#91.
23:55:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:55:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:55:16 INFO  : 'jtag frequency' command is executed.
23:55:16 INFO  : Context for 'APU' is selected.
23:55:16 INFO  : System reset is completed.
23:55:19 INFO  : 'after 3000' command is executed.
23:55:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:55:21 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
23:55:21 INFO  : Context for 'APU' is selected.
23:55:21 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
23:55:21 INFO  : 'configparams force-mem-access 1' command is executed.
23:55:21 INFO  : Context for 'APU' is selected.
23:55:21 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
23:55:22 INFO  : 'ps7_init' command is executed.
23:55:22 INFO  : 'ps7_post_config' command is executed.
23:55:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:55:23 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:55:23 INFO  : 'configparams force-mem-access 0' command is executed.
23:55:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:55:23 INFO  : Memory regions updated for context APU
23:55:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:55:23 INFO  : 'con' command is executed.
23:55:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:55:23 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
23:56:34 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
23:56:43 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
23:58:38 INFO  : Disconnected from the channel tcfchan#92.
23:58:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:58:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:58:38 INFO  : 'jtag frequency' command is executed.
23:58:38 INFO  : Context for 'APU' is selected.
23:58:38 INFO  : System reset is completed.
23:58:41 INFO  : 'after 3000' command is executed.
23:58:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:58:44 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
23:58:44 INFO  : Context for 'APU' is selected.
23:58:44 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
23:58:44 INFO  : 'configparams force-mem-access 1' command is executed.
23:58:44 INFO  : Context for 'APU' is selected.
23:58:44 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
23:58:44 INFO  : 'ps7_init' command is executed.
23:58:44 INFO  : 'ps7_post_config' command is executed.
23:58:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:58:46 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:58:46 INFO  : 'configparams force-mem-access 0' command is executed.
23:58:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:58:46 INFO  : Memory regions updated for context APU
23:58:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:58:46 INFO  : 'con' command is executed.
23:58:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:58:46 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
23:59:55 INFO  : Disconnected from the channel tcfchan#95.
00:01:01 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
00:01:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:01:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:01:13 INFO  : 'jtag frequency' command is executed.
00:01:13 INFO  : Context for 'APU' is selected.
00:01:14 INFO  : System reset is completed.
00:01:17 INFO  : 'after 3000' command is executed.
00:01:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:01:19 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
00:01:19 INFO  : Context for 'APU' is selected.
00:01:19 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
00:01:19 INFO  : 'configparams force-mem-access 1' command is executed.
00:01:19 INFO  : Context for 'APU' is selected.
00:01:19 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
00:01:19 INFO  : 'ps7_init' command is executed.
00:01:19 INFO  : 'ps7_post_config' command is executed.
00:01:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:01:21 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:01:21 INFO  : 'configparams force-mem-access 0' command is executed.
00:01:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:01:21 INFO  : Memory regions updated for context APU
00:01:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:01:21 INFO  : 'con' command is executed.
00:01:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:01:21 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
00:02:56 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
00:03:05 INFO  : Disconnected from the channel tcfchan#97.
00:03:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:03:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:03:06 INFO  : 'jtag frequency' command is executed.
00:03:06 INFO  : Context for 'APU' is selected.
00:03:06 INFO  : System reset is completed.
00:03:10 INFO  : 'after 3000' command is executed.
00:03:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:03:12 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
00:03:12 INFO  : Context for 'APU' is selected.
00:03:12 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
00:03:12 INFO  : 'configparams force-mem-access 1' command is executed.
00:03:12 INFO  : Context for 'APU' is selected.
00:03:12 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
00:03:12 INFO  : 'ps7_init' command is executed.
00:03:12 INFO  : 'ps7_post_config' command is executed.
00:03:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:03:14 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:03:14 INFO  : 'configparams force-mem-access 0' command is executed.
00:03:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:03:14 INFO  : Memory regions updated for context APU
00:03:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:03:14 INFO  : 'con' command is executed.
00:03:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:03:14 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
00:03:53 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
00:05:09 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
00:05:18 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
00:06:34 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
00:06:51 INFO  : Disconnected from the channel tcfchan#99.
00:06:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:06:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:06:51 INFO  : 'jtag frequency' command is executed.
00:06:51 INFO  : Context for 'APU' is selected.
00:06:51 INFO  : System reset is completed.
00:06:54 INFO  : 'after 3000' command is executed.
00:06:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:06:57 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
00:06:57 INFO  : Context for 'APU' is selected.
00:06:57 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
00:06:57 INFO  : 'configparams force-mem-access 1' command is executed.
00:06:57 INFO  : Context for 'APU' is selected.
00:06:57 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
00:06:57 INFO  : 'ps7_init' command is executed.
00:06:57 INFO  : 'ps7_post_config' command is executed.
00:06:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:06:59 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:06:59 INFO  : 'configparams force-mem-access 0' command is executed.
00:06:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:06:59 INFO  : Memory regions updated for context APU
00:06:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:06:59 INFO  : 'con' command is executed.
00:06:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:06:59 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
00:07:14 INFO  : Disconnected from the channel tcfchan#104.
00:07:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:07:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:07:14 INFO  : 'jtag frequency' command is executed.
00:07:14 INFO  : Context for 'APU' is selected.
00:07:14 INFO  : System reset is completed.
00:07:17 INFO  : 'after 3000' command is executed.
00:07:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:07:20 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
00:07:20 INFO  : Context for 'APU' is selected.
00:07:20 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
00:07:20 INFO  : 'configparams force-mem-access 1' command is executed.
00:07:20 INFO  : Context for 'APU' is selected.
00:07:20 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
00:07:20 INFO  : 'ps7_init' command is executed.
00:07:20 INFO  : 'ps7_post_config' command is executed.
00:07:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:07:22 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:07:22 INFO  : 'configparams force-mem-access 0' command is executed.
00:07:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:07:22 INFO  : Memory regions updated for context APU
00:07:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:07:22 INFO  : 'con' command is executed.
00:07:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:07:22 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
00:08:26 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
00:08:37 INFO  : Disconnected from the channel tcfchan#105.
00:08:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:08:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:08:38 INFO  : 'jtag frequency' command is executed.
00:08:38 INFO  : Context for 'APU' is selected.
00:08:38 INFO  : System reset is completed.
00:08:41 INFO  : 'after 3000' command is executed.
00:08:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:08:43 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
00:08:43 INFO  : Context for 'APU' is selected.
00:08:43 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
00:08:43 INFO  : 'configparams force-mem-access 1' command is executed.
00:08:43 INFO  : Context for 'APU' is selected.
00:08:43 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
00:08:44 INFO  : 'ps7_init' command is executed.
00:08:44 INFO  : 'ps7_post_config' command is executed.
00:08:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:08:45 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:08:45 INFO  : 'configparams force-mem-access 0' command is executed.
00:08:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:08:45 INFO  : Memory regions updated for context APU
00:08:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:08:46 INFO  : 'con' command is executed.
00:08:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:08:46 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
00:09:10 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
00:09:21 INFO  : Disconnected from the channel tcfchan#107.
00:09:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:09:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:09:22 INFO  : 'jtag frequency' command is executed.
00:09:22 INFO  : Context for 'APU' is selected.
00:09:22 INFO  : System reset is completed.
00:09:25 INFO  : 'after 3000' command is executed.
00:09:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:09:27 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
00:09:27 INFO  : Context for 'APU' is selected.
00:09:27 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
00:09:27 INFO  : 'configparams force-mem-access 1' command is executed.
00:09:27 INFO  : Context for 'APU' is selected.
00:09:27 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
00:09:28 INFO  : 'ps7_init' command is executed.
00:09:28 INFO  : 'ps7_post_config' command is executed.
00:09:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:09:30 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:09:30 INFO  : 'configparams force-mem-access 0' command is executed.
00:09:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:09:30 INFO  : Memory regions updated for context APU
00:09:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:09:30 INFO  : 'con' command is executed.
00:09:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:09:30 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
00:13:49 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
00:13:59 INFO  : Disconnected from the channel tcfchan#109.
00:13:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:14:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:14:00 INFO  : 'jtag frequency' command is executed.
00:14:00 INFO  : Context for 'APU' is selected.
00:14:00 INFO  : System reset is completed.
00:14:03 INFO  : 'after 3000' command is executed.
00:14:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:14:05 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
00:14:05 INFO  : Context for 'APU' is selected.
00:14:05 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
00:14:05 INFO  : 'configparams force-mem-access 1' command is executed.
00:14:05 INFO  : Context for 'APU' is selected.
00:14:05 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
00:14:06 INFO  : 'ps7_init' command is executed.
00:14:06 INFO  : 'ps7_post_config' command is executed.
00:14:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:14:07 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:14:07 INFO  : 'configparams force-mem-access 0' command is executed.
00:14:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:14:08 INFO  : Memory regions updated for context APU
00:14:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:14:08 INFO  : 'con' command is executed.
00:14:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:14:08 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
00:15:53 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
00:16:11 INFO  : Disconnected from the channel tcfchan#111.
00:16:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:16:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:16:11 INFO  : 'jtag frequency' command is executed.
00:16:11 INFO  : Context for 'APU' is selected.
00:16:11 INFO  : System reset is completed.
00:16:14 INFO  : 'after 3000' command is executed.
00:16:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:16:17 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
00:16:17 INFO  : Context for 'APU' is selected.
00:16:17 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
00:16:17 INFO  : 'configparams force-mem-access 1' command is executed.
00:16:17 INFO  : Context for 'APU' is selected.
00:16:17 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
00:16:17 INFO  : 'ps7_init' command is executed.
00:16:17 INFO  : 'ps7_post_config' command is executed.
00:16:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:16:19 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:16:19 INFO  : 'configparams force-mem-access 0' command is executed.
00:16:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:16:19 INFO  : Memory regions updated for context APU
00:16:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:16:19 INFO  : 'con' command is executed.
00:16:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:16:19 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
00:26:54 INFO  : Disconnected from the channel tcfchan#113.
00:26:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:26:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:26:54 INFO  : 'jtag frequency' command is executed.
00:26:54 INFO  : Context for 'APU' is selected.
00:26:54 INFO  : System reset is completed.
00:26:57 INFO  : 'after 3000' command is executed.
00:26:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:27:00 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
00:27:00 INFO  : Context for 'APU' is selected.
00:27:00 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
00:27:00 INFO  : 'configparams force-mem-access 1' command is executed.
00:27:00 INFO  : Context for 'APU' is selected.
00:27:00 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
00:27:00 INFO  : 'ps7_init' command is executed.
00:27:00 INFO  : 'ps7_post_config' command is executed.
00:27:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:27:02 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:27:02 INFO  : 'configparams force-mem-access 0' command is executed.
00:27:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:27:02 INFO  : Memory regions updated for context APU
00:27:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:27:02 INFO  : 'con' command is executed.
00:27:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:27:02 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
00:27:50 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_validate_app'...
00:28:05 INFO  : Disconnected from the channel tcfchan#114.
00:28:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:28:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:28:06 INFO  : 'jtag frequency' command is executed.
00:28:06 INFO  : Context for 'APU' is selected.
00:28:06 INFO  : System reset is completed.
00:28:09 INFO  : 'after 3000' command is executed.
00:28:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:28:11 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit"
00:28:11 INFO  : Context for 'APU' is selected.
00:28:11 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa'.
00:28:11 INFO  : 'configparams force-mem-access 1' command is executed.
00:28:11 INFO  : Context for 'APU' is selected.
00:28:11 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl' is done.
00:28:11 INFO  : 'ps7_init' command is executed.
00:28:11 INFO  : 'ps7_post_config' command is executed.
00:28:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:28:13 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:28:13 INFO  : 'configparams force-mem-access 0' command is executed.
00:28:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_validate_app/Debug/Pcam2019_validate_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:28:13 INFO  : Memory regions updated for context APU
00:28:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:28:13 INFO  : 'con' command is executed.
00:28:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:28:13 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_Validate\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_validate_app_system_standalone.tcl'
02:52:42 INFO  : Disconnected from the channel tcfchan#116.
