5 a 1 * 0
8 /data/cf/uvlogic1/uvg/trevorw/projects/covered/diags/verilog -t main -vcd dly_assign1.4.vcd -o dly_assign1.4.cdd -v dly_assign1.4.v
3 0 $root $root NA 0 0 1
3 0 main main dly_assign1.4.v 1 30 1
2 1 6 20002 1 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 2 6 10002 2 2c 12100a 1 0 32 2 aa aa aa aa aa aa aa aa
2 3 7 50008 1 0 20004 0 0 1 4 0
2 4 7 10001 0 1 400 0 0 a
2 5 7 10008 1 37 6 3 4
2 6 8 240024 1 1 8 0 0 b
2 7 8 210021 2 1 c 0 0 e
2 8 8 210021 0 2a 20000 0 0 1 2 2
2 9 8 210021 2 29 20008 7 8 1 2 2
2 10 8 1c001c 1 1 4 0 0 d
2 11 8 14001a 0 2a 20000 0 0 1 2 2
2 12 8 14001c 1 28 20000 10 11 1 2 2
2 13 8 f000f 2 1 4 0 0 c
2 14 8 7000d 0 2a 20000 0 0 1 2 2
2 15 8 7000f 2 27 20000 13 14 1 2 2
2 16 8 7001c 2 2b 20000 12 15 1 2 2
2 17 8 70021 2 2b 20008 9 16 1 2 2
2 18 8 50024 2 56 20000 6 17 1 2 2
2 19 8 10001 0 1 400 0 0 a
2 20 8 10024 2 55 2 18 19
2 21 12 50008 1 0 20008 0 0 1 4 1
2 22 12 10001 0 1 400 0 0 b
2 23 12 10008 1 37 100a 21 22
2 24 13 50008 1 0 20004 0 0 1 4 0
2 25 13 10001 0 1 400 0 0 c
2 26 13 10008 1 37 6 24 25
2 27 14 50008 1 0 20004 0 0 1 4 0
2 28 14 10001 0 1 400 0 0 d
2 29 14 10008 1 37 6 27 28
2 30 15 c000f 1 0 20004 0 0 1 4 0
2 31 15 80008 0 1 400 0 0 e
2 32 15 8000f 1 37 6 30 31
2 33 16 20003 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 34 16 10003 2 2c 12000a 33 0 32 2 aa aa aa aa aa aa aa aa
2 35 17 50008 1 0 20008 0 0 1 4 1
2 36 17 10001 0 1 400 0 0 e
2 37 17 10008 1 37 a 35 36
2 38 18 50008 1 0 20004 0 0 1 4 0
2 39 18 10001 0 1 400 0 0 c
2 40 18 10008 1 37 6 38 39
1 a 3 830004 1 0 0 0 1 1 102
1 b 3 830007 1 0 0 0 1 1 2
1 c 3 83000a 1 0 0 0 1 1 2
1 d 3 83000d 1 0 0 0 1 1 2
1 e 3 830010 1 0 0 0 1 1 102
4 20 0 0
4 5 20 20
4 2 5 0
4 40 0 0
4 37 40 40
4 34 37 0
4 32 34 34
4 29 32 32
4 26 29 29
4 23 26 26
