timestamp=1664500388524

[~A]
LastVerilogToplevel=tb
ModifyID=1
Version=74
design.sv_testbench.sv=0*537*1063

[~MFT]
0=5|0work.mgf|1063|0
1=3|1work.mgf|1222|0
3=6|3work.mgf|1634|0

[$root]
A/$root=22|||1*0
BinL64/$root=3*0
SLP=3*106
Version=2022.04.117 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|c73a565f2ade592f8ac1c68f484c9216dc15c8aed892fb5738d6dfe2d878e49b

[or_gate]
A/or_gate=22|../design.sv|2|1*374
BinL64/or_gate=3*174
R=../design.sv|2
SLP=3*472
Version=2022.04.117 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|c0bd9e03cd2b6ae969c6fbae37861aff26527262ddaa47cb266f3a3c4d9b973a7fcc0f47d638bcc2585593c6d04a6dfc

[tb]
A/tb=22|../testbench.sv|3|1*1222
BinL64/tb=3*620
R=../testbench.sv|3
SLP=3*1634
Version=2022.04.117 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|8db8692708dc0985d408d2497dbc95fa77d61672237e201f66ce4681a7e9febe

[~U]
$root=12|0*0|
or_gate=12|0*182|
tb=12|0*373||0x10
