$comment
	File created using the following command:
		vcd file lab9part1.msim.vcd -direction
$end
$date
	Mon Oct 10 18:48:09 2022
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module lab9part1_vhd_vec_tst $end
$var wire 1 ! busWires [8] $end
$var wire 1 " busWires [7] $end
$var wire 1 # busWires [6] $end
$var wire 1 $ busWires [5] $end
$var wire 1 % busWires [4] $end
$var wire 1 & busWires [3] $end
$var wire 1 ' busWires [2] $end
$var wire 1 ( busWires [1] $end
$var wire 1 ) busWires [0] $end
$var wire 1 * clk $end
$var wire 1 + data_in [8] $end
$var wire 1 , data_in [7] $end
$var wire 1 - data_in [6] $end
$var wire 1 . data_in [5] $end
$var wire 1 / data_in [4] $end
$var wire 1 0 data_in [3] $end
$var wire 1 1 data_in [2] $end
$var wire 1 2 data_in [1] $end
$var wire 1 3 data_in [0] $end
$var wire 1 4 done $end
$var wire 1 5 reg_0 [8] $end
$var wire 1 6 reg_0 [7] $end
$var wire 1 7 reg_0 [6] $end
$var wire 1 8 reg_0 [5] $end
$var wire 1 9 reg_0 [4] $end
$var wire 1 : reg_0 [3] $end
$var wire 1 ; reg_0 [2] $end
$var wire 1 < reg_0 [1] $end
$var wire 1 = reg_0 [0] $end
$var wire 1 > reg_1 [8] $end
$var wire 1 ? reg_1 [7] $end
$var wire 1 @ reg_1 [6] $end
$var wire 1 A reg_1 [5] $end
$var wire 1 B reg_1 [4] $end
$var wire 1 C reg_1 [3] $end
$var wire 1 D reg_1 [2] $end
$var wire 1 E reg_1 [1] $end
$var wire 1 F reg_1 [0] $end
$var wire 1 G reg_A [8] $end
$var wire 1 H reg_A [7] $end
$var wire 1 I reg_A [6] $end
$var wire 1 J reg_A [5] $end
$var wire 1 K reg_A [4] $end
$var wire 1 L reg_A [3] $end
$var wire 1 M reg_A [2] $end
$var wire 1 N reg_A [1] $end
$var wire 1 O reg_A [0] $end
$var wire 1 P reg_G [8] $end
$var wire 1 Q reg_G [7] $end
$var wire 1 R reg_G [6] $end
$var wire 1 S reg_G [5] $end
$var wire 1 T reg_G [4] $end
$var wire 1 U reg_G [3] $end
$var wire 1 V reg_G [2] $end
$var wire 1 W reg_G [1] $end
$var wire 1 X reg_G [0] $end
$var wire 1 Y reg_IR [8] $end
$var wire 1 Z reg_IR [7] $end
$var wire 1 [ reg_IR [6] $end
$var wire 1 \ reg_IR [5] $end
$var wire 1 ] reg_IR [4] $end
$var wire 1 ^ reg_IR [3] $end
$var wire 1 _ reg_IR [2] $end
$var wire 1 ` reg_IR [1] $end
$var wire 1 a reg_IR [0] $end
$var wire 1 b reset_n $end
$var wire 1 c run $end
$var wire 1 d Tstep_Q [3] $end
$var wire 1 e Tstep_Q [2] $end
$var wire 1 f Tstep_Q [1] $end
$var wire 1 g Tstep_Q [0] $end

$scope module i1 $end
$var wire 1 h gnd $end
$var wire 1 i vcc $end
$var wire 1 j unknown $end
$var wire 1 k devoe $end
$var wire 1 l devclrn $end
$var wire 1 m devpor $end
$var wire 1 n ww_devoe $end
$var wire 1 o ww_devclrn $end
$var wire 1 p ww_devpor $end
$var wire 1 q ww_data_in [8] $end
$var wire 1 r ww_data_in [7] $end
$var wire 1 s ww_data_in [6] $end
$var wire 1 t ww_data_in [5] $end
$var wire 1 u ww_data_in [4] $end
$var wire 1 v ww_data_in [3] $end
$var wire 1 w ww_data_in [2] $end
$var wire 1 x ww_data_in [1] $end
$var wire 1 y ww_data_in [0] $end
$var wire 1 z ww_reset_n $end
$var wire 1 { ww_clk $end
$var wire 1 | ww_run $end
$var wire 1 } ww_done $end
$var wire 1 ~ ww_reg_A [8] $end
$var wire 1 !! ww_reg_A [7] $end
$var wire 1 "! ww_reg_A [6] $end
$var wire 1 #! ww_reg_A [5] $end
$var wire 1 $! ww_reg_A [4] $end
$var wire 1 %! ww_reg_A [3] $end
$var wire 1 &! ww_reg_A [2] $end
$var wire 1 '! ww_reg_A [1] $end
$var wire 1 (! ww_reg_A [0] $end
$var wire 1 )! ww_reg_G [8] $end
$var wire 1 *! ww_reg_G [7] $end
$var wire 1 +! ww_reg_G [6] $end
$var wire 1 ,! ww_reg_G [5] $end
$var wire 1 -! ww_reg_G [4] $end
$var wire 1 .! ww_reg_G [3] $end
$var wire 1 /! ww_reg_G [2] $end
$var wire 1 0! ww_reg_G [1] $end
$var wire 1 1! ww_reg_G [0] $end
$var wire 1 2! ww_reg_IR [8] $end
$var wire 1 3! ww_reg_IR [7] $end
$var wire 1 4! ww_reg_IR [6] $end
$var wire 1 5! ww_reg_IR [5] $end
$var wire 1 6! ww_reg_IR [4] $end
$var wire 1 7! ww_reg_IR [3] $end
$var wire 1 8! ww_reg_IR [2] $end
$var wire 1 9! ww_reg_IR [1] $end
$var wire 1 :! ww_reg_IR [0] $end
$var wire 1 ;! ww_reg_0 [8] $end
$var wire 1 <! ww_reg_0 [7] $end
$var wire 1 =! ww_reg_0 [6] $end
$var wire 1 >! ww_reg_0 [5] $end
$var wire 1 ?! ww_reg_0 [4] $end
$var wire 1 @! ww_reg_0 [3] $end
$var wire 1 A! ww_reg_0 [2] $end
$var wire 1 B! ww_reg_0 [1] $end
$var wire 1 C! ww_reg_0 [0] $end
$var wire 1 D! ww_reg_1 [8] $end
$var wire 1 E! ww_reg_1 [7] $end
$var wire 1 F! ww_reg_1 [6] $end
$var wire 1 G! ww_reg_1 [5] $end
$var wire 1 H! ww_reg_1 [4] $end
$var wire 1 I! ww_reg_1 [3] $end
$var wire 1 J! ww_reg_1 [2] $end
$var wire 1 K! ww_reg_1 [1] $end
$var wire 1 L! ww_reg_1 [0] $end
$var wire 1 M! ww_Tstep_Q [3] $end
$var wire 1 N! ww_Tstep_Q [2] $end
$var wire 1 O! ww_Tstep_Q [1] $end
$var wire 1 P! ww_Tstep_Q [0] $end
$var wire 1 Q! ww_busWires [8] $end
$var wire 1 R! ww_busWires [7] $end
$var wire 1 S! ww_busWires [6] $end
$var wire 1 T! ww_busWires [5] $end
$var wire 1 U! ww_busWires [4] $end
$var wire 1 V! ww_busWires [3] $end
$var wire 1 W! ww_busWires [2] $end
$var wire 1 X! ww_busWires [1] $end
$var wire 1 Y! ww_busWires [0] $end
$var wire 1 Z! \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 [! \clk~input_o\ $end
$var wire 1 \! \clk~inputCLKENA0_outclk\ $end
$var wire 1 ]! \data_in[8]~input_o\ $end
$var wire 1 ^! \run~input_o\ $end
$var wire 1 _! \fsm|Selector0~1_combout\ $end
$var wire 1 `! \reset_n~input_o\ $end
$var wire 1 a! \fsm|y_Q.T1~q\ $end
$var wire 1 b! \data_in[7]~input_o\ $end
$var wire 1 c! \fsm|y_D.T2~0_combout\ $end
$var wire 1 d! \fsm|y_Q.T2~q\ $end
$var wire 1 e! \fsm|Selector0~0_combout\ $end
$var wire 1 f! \fsm|y_Q.T0~q\ $end
$var wire 1 g! \fsm|Selector2~0_combout\ $end
$var wire 1 h! \fsm|y_D.T3~0_combout\ $end
$var wire 1 i! \fsm|y_Q.T3~q\ $end
$var wire 1 j! \fsm|Selector1~0_combout\ $end
$var wire 1 k! \fsm|done~combout\ $end
$var wire 1 l! \data_in[0]~input_o\ $end
$var wire 1 m! \data_in[1]~input_o\ $end
$var wire 1 n! \data_in[2]~input_o\ $end
$var wire 1 o! \data_in[3]~input_o\ $end
$var wire 1 p! \data_in[4]~input_o\ $end
$var wire 1 q! \data_in[5]~input_o\ $end
$var wire 1 r! \data_in[6]~input_o\ $end
$var wire 1 s! \fsm|R0toR7out[0]~0_combout\ $end
$var wire 1 t! \fsm|Mux9~0_combout\ $end
$var wire 1 u! \fsm|Mux0~0_combout\ $end
$var wire 1 v! \fsm|Dout~combout\ $end
$var wire 1 w! \fsm|Mux7~0_combout\ $end
$var wire 1 x! \fsm|Mux8~0_combout\ $end
$var wire 1 y! \mux0|y[0]~4_combout\ $end
$var wire 1 z! \fsm|Mux6~0_combout\ $end
$var wire 1 {! \mux0|y[0]~3_combout\ $end
$var wire 1 |! \fsm|Selector10~1_combout\ $end
$var wire 1 }! \fsm|Selector8~0_combout\ $end
$var wire 1 ~! \fsm|Selector8~1_combout\ $end
$var wire 1 !" \fsm|Selector9~1_combout\ $end
$var wire 1 "" \fsm|Selector9~0_combout\ $end
$var wire 1 #" \fsm|Selector9~2_combout\ $end
$var wire 1 $" \fsm|Selector7~0_combout\ $end
$var wire 1 %" \fsm|Selector7~1_combout\ $end
$var wire 1 &" \fsm|Mux5~0_combout\ $end
$var wire 1 '" \fsm|Mux2~0_combout\ $end
$var wire 1 (" \mux0|y[0]~1_combout\ $end
$var wire 1 )" \fsm|Mux3~0_combout\ $end
$var wire 1 *" \mux0|y[0]~0_combout\ $end
$var wire 1 +" \fsm|Selector4~0_combout\ $end
$var wire 1 ," \fsm|Selector4~1_combout\ $end
$var wire 1 -" \fsm|Selector3~0_combout\ $end
$var wire 1 ." \fsm|Selector3~1_combout\ $end
$var wire 1 /" \fsm|Selector5~0_combout\ $end
$var wire 1 0" \fsm|Selector10~0_combout\ $end
$var wire 1 1" \fsm|Selector6~0_combout\ $end
$var wire 1 2" \mux0|y[0]~2_combout\ $end
$var wire 1 3" \mux0|y[0]~5_combout\ $end
$var wire 1 4" \mux0|y[0]~6_combout\ $end
$var wire 1 5" \mux0|Mux9~2_combout\ $end
$var wire 1 6" \mux0|Mux9~4_combout\ $end
$var wire 1 7" \fsm|Mux4~0_combout\ $end
$var wire 1 8" \mux0|Mux9~0_combout\ $end
$var wire 1 9" \mux0|Mux9~1_combout\ $end
$var wire 1 :" \mux0|Mux9~3_combout\ $end
$var wire 1 ;" \mux0|y[8]~7_combout\ $end
$var wire 1 <" \fsm|Selector10~2_combout\ $end
$var wire 1 =" \reg3|Q[1]~feeder_combout\ $end
$var wire 1 >" \reg1|Q[1]~feeder_combout\ $end
$var wire 1 ?" \mux0|y[1]~8_combout\ $end
$var wire 1 @" \mux0|y[1]~9_combout\ $end
$var wire 1 A" \mux0|y[1]~10_combout\ $end
$var wire 1 B" \mux0|y[2]~11_combout\ $end
$var wire 1 C" \mux0|y[2]~12_combout\ $end
$var wire 1 D" \mux0|y[2]~13_combout\ $end
$var wire 1 E" \reg1|Q[3]~feeder_combout\ $end
$var wire 1 F" \reg7|Q[3]~feeder_combout\ $end
$var wire 1 G" \mux0|y[3]~14_combout\ $end
$var wire 1 H" \mux0|y[3]~15_combout\ $end
$var wire 1 I" \mux0|y[3]~16_combout\ $end
$var wire 1 J" \reg3|Q[4]~feeder_combout\ $end
$var wire 1 K" \reg7|Q[4]~feeder_combout\ $end
$var wire 1 L" \reg6|Q[4]~feeder_combout\ $end
$var wire 1 M" \mux0|y[4]~17_combout\ $end
$var wire 1 N" \mux0|y[4]~18_combout\ $end
$var wire 1 O" \mux0|y[4]~19_combout\ $end
$var wire 1 P" \reg1|Q[5]~feeder_combout\ $end
$var wire 1 Q" \reg6|Q[5]~feeder_combout\ $end
$var wire 1 R" \mux0|y[5]~20_combout\ $end
$var wire 1 S" \mux0|y[5]~21_combout\ $end
$var wire 1 T" \mux0|y[5]~22_combout\ $end
$var wire 1 U" \reg1|Q[6]~feeder_combout\ $end
$var wire 1 V" \reg7|Q[6]~feeder_combout\ $end
$var wire 1 W" \reg6|Q[6]~feeder_combout\ $end
$var wire 1 X" \reg5|Q[6]~feeder_combout\ $end
$var wire 1 Y" \mux0|y[6]~23_combout\ $end
$var wire 1 Z" \mux0|y[6]~24_combout\ $end
$var wire 1 [" \mux0|y[6]~25_combout\ $end
$var wire 1 \" \reg3|Q[7]~feeder_combout\ $end
$var wire 1 ]" \reg7|Q[7]~feeder_combout\ $end
$var wire 1 ^" \reg4|Q[7]~feeder_combout\ $end
$var wire 1 _" \reg5|Q[7]~feeder_combout\ $end
$var wire 1 `" \reg6|Q[7]~feeder_combout\ $end
$var wire 1 a" \mux0|y[7]~26_combout\ $end
$var wire 1 b" \mux0|y[7]~27_combout\ $end
$var wire 1 c" \mux0|y[7]~28_combout\ $end
$var wire 1 d" \reg7|Q[8]~feeder_combout\ $end
$var wire 1 e" \mux0|y[8]~29_combout\ $end
$var wire 1 f" \mux0|y[8]~30_combout\ $end
$var wire 1 g" \mux0|y[8]~31_combout\ $end
$var wire 1 h" \reg4|Q\ [8] $end
$var wire 1 i" \reg4|Q\ [7] $end
$var wire 1 j" \reg4|Q\ [6] $end
$var wire 1 k" \reg4|Q\ [5] $end
$var wire 1 l" \reg4|Q\ [4] $end
$var wire 1 m" \reg4|Q\ [3] $end
$var wire 1 n" \reg4|Q\ [2] $end
$var wire 1 o" \reg4|Q\ [1] $end
$var wire 1 p" \reg4|Q\ [0] $end
$var wire 1 q" \reg0|Q\ [8] $end
$var wire 1 r" \reg0|Q\ [7] $end
$var wire 1 s" \reg0|Q\ [6] $end
$var wire 1 t" \reg0|Q\ [5] $end
$var wire 1 u" \reg0|Q\ [4] $end
$var wire 1 v" \reg0|Q\ [3] $end
$var wire 1 w" \reg0|Q\ [2] $end
$var wire 1 x" \reg0|Q\ [1] $end
$var wire 1 y" \reg0|Q\ [0] $end
$var wire 1 z" \ir0|Q\ [8] $end
$var wire 1 {" \ir0|Q\ [7] $end
$var wire 1 |" \ir0|Q\ [6] $end
$var wire 1 }" \ir0|Q\ [5] $end
$var wire 1 ~" \ir0|Q\ [4] $end
$var wire 1 !# \ir0|Q\ [3] $end
$var wire 1 "# \ir0|Q\ [2] $end
$var wire 1 ## \ir0|Q\ [1] $end
$var wire 1 $# \ir0|Q\ [0] $end
$var wire 1 %# \reg5|Q\ [8] $end
$var wire 1 &# \reg5|Q\ [7] $end
$var wire 1 '# \reg5|Q\ [6] $end
$var wire 1 (# \reg5|Q\ [5] $end
$var wire 1 )# \reg5|Q\ [4] $end
$var wire 1 *# \reg5|Q\ [3] $end
$var wire 1 +# \reg5|Q\ [2] $end
$var wire 1 ,# \reg5|Q\ [1] $end
$var wire 1 -# \reg5|Q\ [0] $end
$var wire 1 .# \fsm|R0toR7out\ [0] $end
$var wire 1 /# \fsm|R0toR7out\ [1] $end
$var wire 1 0# \fsm|R0toR7out\ [2] $end
$var wire 1 1# \fsm|R0toR7out\ [3] $end
$var wire 1 2# \fsm|R0toR7out\ [4] $end
$var wire 1 3# \fsm|R0toR7out\ [5] $end
$var wire 1 4# \fsm|R0toR7out\ [6] $end
$var wire 1 5# \fsm|R0toR7out\ [7] $end
$var wire 1 6# \reg1|Q\ [8] $end
$var wire 1 7# \reg1|Q\ [7] $end
$var wire 1 8# \reg1|Q\ [6] $end
$var wire 1 9# \reg1|Q\ [5] $end
$var wire 1 :# \reg1|Q\ [4] $end
$var wire 1 ;# \reg1|Q\ [3] $end
$var wire 1 <# \reg1|Q\ [2] $end
$var wire 1 =# \reg1|Q\ [1] $end
$var wire 1 ># \reg1|Q\ [0] $end
$var wire 1 ?# \reg3|Q\ [8] $end
$var wire 1 @# \reg3|Q\ [7] $end
$var wire 1 A# \reg3|Q\ [6] $end
$var wire 1 B# \reg3|Q\ [5] $end
$var wire 1 C# \reg3|Q\ [4] $end
$var wire 1 D# \reg3|Q\ [3] $end
$var wire 1 E# \reg3|Q\ [2] $end
$var wire 1 F# \reg3|Q\ [1] $end
$var wire 1 G# \reg3|Q\ [0] $end
$var wire 1 H# \reg7|Q\ [8] $end
$var wire 1 I# \reg7|Q\ [7] $end
$var wire 1 J# \reg7|Q\ [6] $end
$var wire 1 K# \reg7|Q\ [5] $end
$var wire 1 L# \reg7|Q\ [4] $end
$var wire 1 M# \reg7|Q\ [3] $end
$var wire 1 N# \reg7|Q\ [2] $end
$var wire 1 O# \reg7|Q\ [1] $end
$var wire 1 P# \reg7|Q\ [0] $end
$var wire 1 Q# \reg2|Q\ [8] $end
$var wire 1 R# \reg2|Q\ [7] $end
$var wire 1 S# \reg2|Q\ [6] $end
$var wire 1 T# \reg2|Q\ [5] $end
$var wire 1 U# \reg2|Q\ [4] $end
$var wire 1 V# \reg2|Q\ [3] $end
$var wire 1 W# \reg2|Q\ [2] $end
$var wire 1 X# \reg2|Q\ [1] $end
$var wire 1 Y# \reg2|Q\ [0] $end
$var wire 1 Z# \reg6|Q\ [8] $end
$var wire 1 [# \reg6|Q\ [7] $end
$var wire 1 \# \reg6|Q\ [6] $end
$var wire 1 ]# \reg6|Q\ [5] $end
$var wire 1 ^# \reg6|Q\ [4] $end
$var wire 1 _# \reg6|Q\ [3] $end
$var wire 1 `# \reg6|Q\ [2] $end
$var wire 1 a# \reg6|Q\ [1] $end
$var wire 1 b# \reg6|Q\ [0] $end
$var wire 1 c# \mux0|y\ [8] $end
$var wire 1 d# \mux0|y\ [7] $end
$var wire 1 e# \mux0|y\ [6] $end
$var wire 1 f# \mux0|y\ [5] $end
$var wire 1 g# \mux0|y\ [4] $end
$var wire 1 h# \mux0|y\ [3] $end
$var wire 1 i# \mux0|y\ [2] $end
$var wire 1 j# \mux0|y\ [1] $end
$var wire 1 k# \mux0|y\ [0] $end
$var wire 1 l# \fsm|Rin\ [0] $end
$var wire 1 m# \fsm|Rin\ [1] $end
$var wire 1 n# \fsm|Rin\ [2] $end
$var wire 1 o# \fsm|Rin\ [3] $end
$var wire 1 p# \fsm|Rin\ [4] $end
$var wire 1 q# \fsm|Rin\ [5] $end
$var wire 1 r# \fsm|Rin\ [6] $end
$var wire 1 s# \fsm|Rin\ [7] $end
$var wire 1 t# \ALT_INV_run~input_o\ $end
$var wire 1 u# \ALT_INV_data_in[8]~input_o\ $end
$var wire 1 v# \ALT_INV_data_in[7]~input_o\ $end
$var wire 1 w# \ALT_INV_data_in[6]~input_o\ $end
$var wire 1 x# \ALT_INV_data_in[5]~input_o\ $end
$var wire 1 y# \ALT_INV_data_in[4]~input_o\ $end
$var wire 1 z# \ALT_INV_data_in[3]~input_o\ $end
$var wire 1 {# \ALT_INV_data_in[2]~input_o\ $end
$var wire 1 |# \ALT_INV_data_in[1]~input_o\ $end
$var wire 1 }# \ALT_INV_data_in[0]~input_o\ $end
$var wire 1 ~# \fsm|ALT_INV_Rin\ [7] $end
$var wire 1 !$ \fsm|ALT_INV_Rin\ [6] $end
$var wire 1 "$ \fsm|ALT_INV_Rin\ [5] $end
$var wire 1 #$ \fsm|ALT_INV_Rin\ [4] $end
$var wire 1 $$ \fsm|ALT_INV_Rin\ [3] $end
$var wire 1 %$ \fsm|ALT_INV_Rin\ [2] $end
$var wire 1 &$ \fsm|ALT_INV_Rin\ [1] $end
$var wire 1 '$ \fsm|ALT_INV_Rin\ [0] $end
$var wire 1 ($ \fsm|ALT_INV_R0toR7out\ [7] $end
$var wire 1 )$ \fsm|ALT_INV_R0toR7out\ [6] $end
$var wire 1 *$ \fsm|ALT_INV_R0toR7out\ [5] $end
$var wire 1 +$ \fsm|ALT_INV_R0toR7out\ [4] $end
$var wire 1 ,$ \fsm|ALT_INV_R0toR7out\ [3] $end
$var wire 1 -$ \fsm|ALT_INV_R0toR7out\ [2] $end
$var wire 1 .$ \fsm|ALT_INV_R0toR7out\ [1] $end
$var wire 1 /$ \fsm|ALT_INV_R0toR7out\ [0] $end
$var wire 1 0$ \fsm|ALT_INV_Dout~combout\ $end
$var wire 1 1$ \mux0|ALT_INV_y\ [8] $end
$var wire 1 2$ \mux0|ALT_INV_y\ [7] $end
$var wire 1 3$ \mux0|ALT_INV_y\ [6] $end
$var wire 1 4$ \mux0|ALT_INV_y\ [5] $end
$var wire 1 5$ \mux0|ALT_INV_y\ [4] $end
$var wire 1 6$ \mux0|ALT_INV_y\ [3] $end
$var wire 1 7$ \mux0|ALT_INV_y\ [2] $end
$var wire 1 8$ \mux0|ALT_INV_y\ [1] $end
$var wire 1 9$ \mux0|ALT_INV_y\ [0] $end
$var wire 1 :$ \fsm|ALT_INV_done~combout\ $end
$var wire 1 ;$ \fsm|ALT_INV_Selector8~1_combout\ $end
$var wire 1 <$ \fsm|ALT_INV_Selector8~0_combout\ $end
$var wire 1 =$ \fsm|ALT_INV_Selector7~1_combout\ $end
$var wire 1 >$ \fsm|ALT_INV_Selector7~0_combout\ $end
$var wire 1 ?$ \fsm|ALT_INV_Selector5~0_combout\ $end
$var wire 1 @$ \fsm|ALT_INV_Selector6~0_combout\ $end
$var wire 1 A$ \fsm|ALT_INV_Selector4~1_combout\ $end
$var wire 1 B$ \fsm|ALT_INV_Selector4~0_combout\ $end
$var wire 1 C$ \fsm|ALT_INV_Selector3~1_combout\ $end
$var wire 1 D$ \fsm|ALT_INV_Selector3~0_combout\ $end
$var wire 1 E$ \fsm|ALT_INV_Mux4~0_combout\ $end
$var wire 1 F$ \fsm|ALT_INV_Mux7~0_combout\ $end
$var wire 1 G$ \fsm|ALT_INV_Mux6~0_combout\ $end
$var wire 1 H$ \fsm|ALT_INV_Mux8~0_combout\ $end
$var wire 1 I$ \fsm|ALT_INV_Mux2~0_combout\ $end
$var wire 1 J$ \fsm|ALT_INV_Mux3~0_combout\ $end
$var wire 1 K$ \fsm|ALT_INV_Mux5~0_combout\ $end
$var wire 1 L$ \fsm|ALT_INV_R0toR7out[0]~0_combout\ $end
$var wire 1 M$ \fsm|ALT_INV_Mux9~0_combout\ $end
$var wire 1 N$ \fsm|ALT_INV_Mux0~0_combout\ $end
$var wire 1 O$ \fsm|ALT_INV_Selector9~2_combout\ $end
$var wire 1 P$ \fsm|ALT_INV_Selector9~1_combout\ $end
$var wire 1 Q$ \fsm|ALT_INV_Selector9~0_combout\ $end
$var wire 1 R$ \fsm|ALT_INV_Selector10~2_combout\ $end
$var wire 1 S$ \fsm|ALT_INV_Selector10~1_combout\ $end
$var wire 1 T$ \fsm|ALT_INV_Selector10~0_combout\ $end
$var wire 1 U$ \mux0|ALT_INV_y[8]~31_combout\ $end
$var wire 1 V$ \mux0|ALT_INV_y[8]~30_combout\ $end
$var wire 1 W$ \reg2|ALT_INV_Q\ [8] $end
$var wire 1 X$ \reg2|ALT_INV_Q\ [7] $end
$var wire 1 Y$ \reg2|ALT_INV_Q\ [6] $end
$var wire 1 Z$ \reg2|ALT_INV_Q\ [5] $end
$var wire 1 [$ \reg2|ALT_INV_Q\ [4] $end
$var wire 1 \$ \reg2|ALT_INV_Q\ [3] $end
$var wire 1 ]$ \reg2|ALT_INV_Q\ [2] $end
$var wire 1 ^$ \reg2|ALT_INV_Q\ [1] $end
$var wire 1 _$ \reg2|ALT_INV_Q\ [0] $end
$var wire 1 `$ \reg3|ALT_INV_Q\ [8] $end
$var wire 1 a$ \reg3|ALT_INV_Q\ [7] $end
$var wire 1 b$ \reg3|ALT_INV_Q\ [6] $end
$var wire 1 c$ \reg3|ALT_INV_Q\ [5] $end
$var wire 1 d$ \reg3|ALT_INV_Q\ [4] $end
$var wire 1 e$ \reg3|ALT_INV_Q\ [3] $end
$var wire 1 f$ \reg3|ALT_INV_Q\ [2] $end
$var wire 1 g$ \reg3|ALT_INV_Q\ [1] $end
$var wire 1 h$ \reg3|ALT_INV_Q\ [0] $end
$var wire 1 i$ \mux0|ALT_INV_y[8]~29_combout\ $end
$var wire 1 j$ \reg5|ALT_INV_Q\ [8] $end
$var wire 1 k$ \reg5|ALT_INV_Q\ [7] $end
$var wire 1 l$ \reg5|ALT_INV_Q\ [6] $end
$var wire 1 m$ \reg5|ALT_INV_Q\ [5] $end
$var wire 1 n$ \reg5|ALT_INV_Q\ [4] $end
$var wire 1 o$ \reg5|ALT_INV_Q\ [3] $end
$var wire 1 p$ \reg5|ALT_INV_Q\ [2] $end
$var wire 1 q$ \reg5|ALT_INV_Q\ [1] $end
$var wire 1 r$ \reg5|ALT_INV_Q\ [0] $end
$var wire 1 s$ \reg4|ALT_INV_Q\ [8] $end
$var wire 1 t$ \reg4|ALT_INV_Q\ [7] $end
$var wire 1 u$ \reg4|ALT_INV_Q\ [6] $end
$var wire 1 v$ \reg4|ALT_INV_Q\ [5] $end
$var wire 1 w$ \reg4|ALT_INV_Q\ [4] $end
$var wire 1 x$ \reg4|ALT_INV_Q\ [3] $end
$var wire 1 y$ \reg4|ALT_INV_Q\ [2] $end
$var wire 1 z$ \reg4|ALT_INV_Q\ [1] $end
$var wire 1 {$ \reg4|ALT_INV_Q\ [0] $end
$var wire 1 |$ \reg6|ALT_INV_Q\ [8] $end
$var wire 1 }$ \reg6|ALT_INV_Q\ [7] $end
$var wire 1 ~$ \reg6|ALT_INV_Q\ [6] $end
$var wire 1 !% \reg6|ALT_INV_Q\ [5] $end
$var wire 1 "% \reg6|ALT_INV_Q\ [4] $end
$var wire 1 #% \reg6|ALT_INV_Q\ [3] $end
$var wire 1 $% \reg6|ALT_INV_Q\ [2] $end
$var wire 1 %% \reg6|ALT_INV_Q\ [1] $end
$var wire 1 &% \reg6|ALT_INV_Q\ [0] $end
$var wire 1 '% \reg7|ALT_INV_Q\ [8] $end
$var wire 1 (% \reg7|ALT_INV_Q\ [7] $end
$var wire 1 )% \reg7|ALT_INV_Q\ [6] $end
$var wire 1 *% \reg7|ALT_INV_Q\ [5] $end
$var wire 1 +% \reg7|ALT_INV_Q\ [4] $end
$var wire 1 ,% \reg7|ALT_INV_Q\ [3] $end
$var wire 1 -% \reg7|ALT_INV_Q\ [2] $end
$var wire 1 .% \reg7|ALT_INV_Q\ [1] $end
$var wire 1 /% \reg7|ALT_INV_Q\ [0] $end
$var wire 1 0% \mux0|ALT_INV_y[7]~28_combout\ $end
$var wire 1 1% \mux0|ALT_INV_y[7]~27_combout\ $end
$var wire 1 2% \mux0|ALT_INV_y[7]~26_combout\ $end
$var wire 1 3% \mux0|ALT_INV_y[6]~25_combout\ $end
$var wire 1 4% \mux0|ALT_INV_y[6]~24_combout\ $end
$var wire 1 5% \mux0|ALT_INV_y[6]~23_combout\ $end
$var wire 1 6% \mux0|ALT_INV_y[5]~22_combout\ $end
$var wire 1 7% \mux0|ALT_INV_y[5]~21_combout\ $end
$var wire 1 8% \mux0|ALT_INV_y[5]~20_combout\ $end
$var wire 1 9% \mux0|ALT_INV_y[4]~19_combout\ $end
$var wire 1 :% \mux0|ALT_INV_y[4]~18_combout\ $end
$var wire 1 ;% \mux0|ALT_INV_y[4]~17_combout\ $end
$var wire 1 <% \mux0|ALT_INV_y[3]~16_combout\ $end
$var wire 1 =% \mux0|ALT_INV_y[3]~15_combout\ $end
$var wire 1 >% \mux0|ALT_INV_y[3]~14_combout\ $end
$var wire 1 ?% \mux0|ALT_INV_y[2]~13_combout\ $end
$var wire 1 @% \mux0|ALT_INV_y[2]~12_combout\ $end
$var wire 1 A% \mux0|ALT_INV_y[2]~11_combout\ $end
$var wire 1 B% \mux0|ALT_INV_y[1]~10_combout\ $end
$var wire 1 C% \mux0|ALT_INV_y[1]~9_combout\ $end
$var wire 1 D% \mux0|ALT_INV_y[1]~8_combout\ $end
$var wire 1 E% \mux0|ALT_INV_y[8]~7_combout\ $end
$var wire 1 F% \mux0|ALT_INV_Mux9~4_combout\ $end
$var wire 1 G% \mux0|ALT_INV_Mux9~3_combout\ $end
$var wire 1 H% \mux0|ALT_INV_Mux9~2_combout\ $end
$var wire 1 I% \mux0|ALT_INV_Mux9~1_combout\ $end
$var wire 1 J% \mux0|ALT_INV_Mux9~0_combout\ $end
$var wire 1 K% \mux0|ALT_INV_y[0]~6_combout\ $end
$var wire 1 L% \mux0|ALT_INV_y[0]~5_combout\ $end
$var wire 1 M% \mux0|ALT_INV_y[0]~4_combout\ $end
$var wire 1 N% \mux0|ALT_INV_y[0]~3_combout\ $end
$var wire 1 O% \mux0|ALT_INV_y[0]~2_combout\ $end
$var wire 1 P% \mux0|ALT_INV_y[0]~1_combout\ $end
$var wire 1 Q% \mux0|ALT_INV_y[0]~0_combout\ $end
$var wire 1 R% \fsm|ALT_INV_y_Q.T2~q\ $end
$var wire 1 S% \fsm|ALT_INV_Selector2~0_combout\ $end
$var wire 1 T% \fsm|ALT_INV_Selector1~0_combout\ $end
$var wire 1 U% \fsm|ALT_INV_y_Q.T3~q\ $end
$var wire 1 V% \fsm|ALT_INV_y_Q.T1~q\ $end
$var wire 1 W% \fsm|ALT_INV_y_Q.T0~q\ $end
$var wire 1 X% \reg1|ALT_INV_Q\ [8] $end
$var wire 1 Y% \reg1|ALT_INV_Q\ [7] $end
$var wire 1 Z% \reg1|ALT_INV_Q\ [6] $end
$var wire 1 [% \reg1|ALT_INV_Q\ [5] $end
$var wire 1 \% \reg1|ALT_INV_Q\ [4] $end
$var wire 1 ]% \reg1|ALT_INV_Q\ [3] $end
$var wire 1 ^% \reg1|ALT_INV_Q\ [2] $end
$var wire 1 _% \reg1|ALT_INV_Q\ [1] $end
$var wire 1 `% \reg1|ALT_INV_Q\ [0] $end
$var wire 1 a% \reg0|ALT_INV_Q\ [8] $end
$var wire 1 b% \reg0|ALT_INV_Q\ [7] $end
$var wire 1 c% \reg0|ALT_INV_Q\ [6] $end
$var wire 1 d% \reg0|ALT_INV_Q\ [5] $end
$var wire 1 e% \reg0|ALT_INV_Q\ [4] $end
$var wire 1 f% \reg0|ALT_INV_Q\ [3] $end
$var wire 1 g% \reg0|ALT_INV_Q\ [2] $end
$var wire 1 h% \reg0|ALT_INV_Q\ [1] $end
$var wire 1 i% \reg0|ALT_INV_Q\ [0] $end
$var wire 1 j% \ir0|ALT_INV_Q\ [8] $end
$var wire 1 k% \ir0|ALT_INV_Q\ [7] $end
$var wire 1 l% \ir0|ALT_INV_Q\ [6] $end
$var wire 1 m% \ir0|ALT_INV_Q\ [5] $end
$var wire 1 n% \ir0|ALT_INV_Q\ [4] $end
$var wire 1 o% \ir0|ALT_INV_Q\ [3] $end
$var wire 1 p% \ir0|ALT_INV_Q\ [2] $end
$var wire 1 q% \ir0|ALT_INV_Q\ [1] $end
$var wire 1 r% \ir0|ALT_INV_Q\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
04
0b
0c
0h
1i
xj
1k
1l
1m
1n
1o
1p
0z
0{
0|
0}
xZ!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
1g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
1t!
0u!
0v!
0w!
0x!
xy!
0z!
x{!
1|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
x("
0)"
x*"
0+"
0,"
0-"
0."
0/"
10"
01"
02"
03"
04"
x5"
x6"
07"
x8"
x9"
x:"
x;"
1<"
x="
x>"
0?"
0@"
0A"
0B"
0C"
0D"
xE"
xF"
0G"
0H"
0I"
xJ"
xK"
xL"
0M"
0N"
0O"
xP"
xQ"
0R"
0S"
0T"
xU"
xV"
xW"
xX"
0Y"
0Z"
0["
x\"
x]"
x^"
x_"
x`"
0a"
0b"
0c"
xd"
0e"
0f"
0g"
1t#
1u#
1v#
1w#
1x#
1y#
1z#
1{#
1|#
1}#
10$
1:$
1;$
1<$
1=$
1>$
1?$
1@$
1A$
1B$
1C$
1D$
1E$
1F$
1G$
1H$
1I$
1J$
1K$
1L$
0M$
1N$
1O$
1P$
1Q$
0R$
0S$
0T$
1U$
1V$
1i$
10%
11%
12%
13%
14%
15%
16%
17%
18%
19%
1:%
1;%
1<%
1=%
1>%
1?%
1@%
1A%
1B%
1C%
1D%
xE%
xF%
xG%
xH%
xI%
xJ%
1K%
1L%
xM%
xN%
1O%
xP%
xQ%
1R%
0S%
1T%
1U%
1V%
1W%
0+
0,
0-
0.
0/
00
01
02
03
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0d
0e
0f
0g
x!
x"
x#
x$
x%
x&
x'
x(
x)
0q
0r
0s
0t
0u
0v
0w
0x
0y
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
xQ!
xR!
xS!
xT!
xU!
xV!
xW!
xX!
xY!
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
x.#
x/#
x0#
x1#
x2#
x3#
x4#
x5#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
xc#
xd#
xe#
xf#
xg#
xh#
xi#
xj#
xk#
1l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
1~#
1!$
1"$
1#$
1$$
1%$
1&$
0'$
x($
x)$
x*$
x+$
x,$
x-$
x.$
x/$
x1$
x2$
x3$
x4$
x5$
x6$
x7$
x8$
x9$
1W$
1X$
1Y$
1Z$
1[$
1\$
1]$
1^$
1_$
1`$
1a$
1b$
1c$
1d$
1e$
1f$
1g$
1h$
1j$
1k$
1l$
1m$
1n$
1o$
1p$
1q$
1r$
1s$
1t$
1u$
1v$
1w$
1x$
1y$
1z$
1{$
1|$
1}$
1~$
1!%
1"%
1#%
1$%
1%%
1&%
1'%
1(%
1)%
1*%
1+%
1,%
1-%
1.%
1/%
1X%
1Y%
1Z%
1[%
1\%
1]%
1^%
1_%
1`%
1a%
1b%
1c%
1d%
1e%
1f%
1g%
1h%
1i%
1j%
1k%
1l%
1m%
1n%
1o%
1p%
1q%
1r%
$end
#10000
1*
1{
1[!
1\!
xy"
xx"
xw"
xv"
xu"
xt"
xs"
xr"
xq"
xa%
xb%
xc%
xd%
xe%
xf%
xg%
xh%
xi%
x4"
xA"
xD"
xI"
xO"
xT"
x["
xc"
xg"
xU$
x0%
x3%
x6%
x9%
x<%
x?%
xB%
xK%
x;!
x<!
x=!
x>!
x?!
x@!
xA!
xB!
xC!
x=
x<
x;
x:
x9
x8
x7
x6
x5
#20000
0*
1b
1c
1-
0{
1z
1|
1s
1r!
1^!
1`!
0[!
0\!
0t#
0w#
1_!
1e!
#30000
1*
1{
1[!
1\!
1a!
1f!
1|"
0l%
0W%
0V%
1j!
1s!
0_!
0e!
00"
0t!
1v!
00$
1M$
1T$
0L$
0T%
14!
1P!
1O!
1k!
00#
0/#
01#
02#
03#
04#
05#
0.#
04"
1;"
0A"
0D"
0I"
0O"
0T"
1["
0c"
0g"
1[
1g
1f
1U$
10%
03%
16%
19%
1<%
1?%
1B%
0E%
1K%
1/$
1($
1)$
1*$
1+$
1,$
1.$
1-$
0:$
1y!
0{!
1("
0*"
08"
19"
05"
16"
0:"
0k#
0j#
0i#
0h#
0g#
0f#
1e#
0d#
0c#
11$
12$
03$
14$
15$
16$
17$
18$
19$
1G%
0F%
1H%
0I%
1J%
1Q%
0P%
1N%
0M%
1}
0="
0>"
0E"
0F"
0J"
0K"
0L"
0P"
0Q"
1U"
1V"
1W"
1X"
0\"
0]"
0^"
0_"
0`"
0d"
14
0Q!
0R!
1S!
0T!
0U!
0V!
0W!
0X!
0Y!
0)
0(
0'
0&
0%
0$
1#
0"
0!
#40000
0*
0c
0-
11
13
0{
0|
1y
1w
0s
0r!
1n!
1l!
0^!
0[!
0\!
1t#
0}#
0{#
1w#
0["
1D"
14"
0K%
0?%
13%
0e#
1i#
1k#
09$
07$
13$
0U"
0V"
0W"
0X"
1Y!
1W!
0S!
1)
1'
0#
#50000
1*
1{
1[!
1\!
0a!
0f!
1y"
0x"
1w"
0v"
0u"
0t"
0s"
0r"
0q"
1a%
1b%
1c%
1d%
1e%
1f%
0g%
1h%
0i%
1W%
1V%
0j!
0s!
0v!
10"
0T$
10$
1L$
1T%
0;!
0<!
0=!
0>!
0?!
0@!
1A!
0B!
1C!
0P!
0O!
0k!
04"
0;"
0D"
1=
0<
1;
0:
09
08
07
06
05
0g
0f
1?%
1E%
1K%
1:$
0}
04
#60000
0*
1c
01
03
10
0{
1|
0y
0w
1v
1o!
0n!
0l!
1^!
0[!
0\!
0t#
1}#
1{#
0z#
1_!
1e!
#70000
1*
1{
1[!
1\!
1a!
1f!
1!#
0|"
1l%
0o%
0W%
0V%
1j!
1s!
0_!
0e!
00"
0|!
1!"
1t!
0M$
0P$
1S$
1T$
0L$
0T%
04!
17!
1P!
1O!
1k!
0<"
1#"
1.#
1^
0[
1g
1f
0/$
0O$
1R$
0:$
0l#
1m#
14"
15"
06"
1D"
0?%
1F%
0H%
0K%
0&$
1'$
1}
1;"
14
0E%
#80000
0*
0c
13
00
1,
0{
0|
1y
0v
1r
1b!
0o!
1l!
0^!
0[!
0\!
1t#
0}#
1z#
0v#
#90000
1*
1{
1[!
1\!
0a!
0f!
1>#
1<#
0^%
0`%
1W%
1V%
0j!
0s!
10"
0T$
1L$
1T%
1J!
1L!
0P!
0O!
0k!
1<"
1F
1D
0g
0f
0R$
1:$
1l#
0'$
0}
04
#100000
0*
0{
0[!
0\!
#110000
1*
1{
1[!
1\!
1{"
1$#
0!#
1o%
0r%
0k%
1u!
0t!
1x!
1""
00"
1|!
0!"
1P$
0S$
1T$
0Q$
0H$
1M$
0N$
07!
1:!
13!
1a
0^
1Z
#120000
0*
0{
0[!
0\!
#130000
1*
1{
1[!
1\!
#140000
0*
0{
0[!
0\!
#150000
1*
1{
1[!
1\!
#160000
0*
0{
0[!
0\!
#170000
1*
1{
1[!
1\!
#180000
0*
0{
0[!
0\!
#190000
1*
1{
1[!
1\!
#200000
0*
0{
0[!
0\!
#210000
1*
1{
1[!
1\!
#220000
0*
0{
0[!
0\!
#230000
1*
1{
1[!
1\!
#240000
0*
0{
0[!
0\!
#250000
1*
1{
1[!
1\!
#260000
0*
0{
0[!
0\!
#270000
1*
1{
1[!
1\!
#280000
0*
0{
0[!
0\!
#290000
1*
1{
1[!
1\!
#300000
