

================================================================
== Vitis HLS Report for 'layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3'
================================================================
* Date:           Tue Aug 29 22:28:01 2023

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  15073302|  15073302|  0.151 sec|  0.151 sec|  15073302|  15073302|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+----------+----------+----------+-----------+-----------+---------+----------+
        |                                                      |   Latency (cycles)  | Iteration|  Initiation Interval  |   Trip  |          |
        |                       Loop Name                      |    min   |    max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +------------------------------------------------------+----------+----------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3  |  15073300|  15073300|        23|          2|          1|  7536640|       yes|
        +------------------------------------------------------+----------+----------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 24


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 1
  Pipeline-0 : II = 2, D = 24, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 26 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 27 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten338 = alloca i32 1"   --->   Operation 28 'alloca' 'indvar_flatten338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 29 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten371 = alloca i32 1"   --->   Operation 30 'alloca' 'indvar_flatten371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln137_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln137"   --->   Operation 31 'read' 'sext_ln137_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%output_feature_map_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_feature_map"   --->   Operation 32 'read' 'output_feature_map_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln137_cast = sext i63 %sext_ln137_read"   --->   Operation 33 'sext' 'sext_ln137_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fm, void @empty_20, i32 0, i32 0, void @empty_16, i32 0, i32 1, void @empty_22, void @empty_23, void @empty_16, i32 16, i32 16, i32 16, i32 16, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln0 = store i23 0, i23 %indvar_flatten371"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %k"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten338"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 39 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %j"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8.i"   --->   Operation 40 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.44>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i" [vhls_src/layer3_utils.cpp:141->vhls_src/layer3_layer3.cpp:117]   --->   Operation 41 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%indvar_flatten338_load = load i15 %indvar_flatten338" [vhls_src/layer3_utils.cpp:139->vhls_src/layer3_layer3.cpp:117]   --->   Operation 42 'load' 'indvar_flatten338_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%indvar_flatten371_load = load i23 %indvar_flatten371" [vhls_src/layer3_utils.cpp:137->vhls_src/layer3_layer3.cpp:117]   --->   Operation 43 'load' 'indvar_flatten371_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %i_1, i8 0" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 44 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%shl_ln143_1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %i_1, i6 0" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 45 'bitconcatenate' 'shl_ln143_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.92ns)   --->   "%icmp_ln137 = icmp_eq  i23 %indvar_flatten371_load, i23 7536640" [vhls_src/layer3_utils.cpp:137->vhls_src/layer3_layer3.cpp:117]   --->   Operation 46 'icmp' 'icmp_ln137' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln137 = br i1 %icmp_ln137, void %for.inc35.i, void %_ZN7layer_322resnet_add_residual_fmEPA92_A160_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EES6_b.exit.exitStub" [vhls_src/layer3_utils.cpp:137->vhls_src/layer3_layer3.cpp:117]   --->   Operation 47 'br' 'br_ln137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%j_load = load i8 %j" [vhls_src/layer3_utils.cpp:141->vhls_src/layer3_layer3.cpp:117]   --->   Operation 48 'load' 'j_load' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%k_load = load i10 %k" [vhls_src/layer3_utils.cpp:137->vhls_src/layer3_layer3.cpp:117]   --->   Operation 49 'load' 'k_load' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.78ns)   --->   "%add_ln137 = add i10 %k_load, i10 1" [vhls_src/layer3_utils.cpp:137->vhls_src/layer3_layer3.cpp:117]   --->   Operation 50 'add' 'add_ln137' <Predicate = (!icmp_ln137)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.84ns)   --->   "%icmp_ln139 = icmp_eq  i15 %indvar_flatten338_load, i15 14720" [vhls_src/layer3_utils.cpp:139->vhls_src/layer3_layer3.cpp:117]   --->   Operation 51 'icmp' 'icmp_ln139' <Predicate = (!icmp_ln137)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.36ns)   --->   "%select_ln137 = select i1 %icmp_ln139, i7 0, i7 %i_1" [vhls_src/layer3_utils.cpp:137->vhls_src/layer3_layer3.cpp:117]   --->   Operation 52 'select' 'select_ln137' <Predicate = (!icmp_ln137)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.40ns)   --->   "%select_ln137_1 = select i1 %icmp_ln139, i10 %add_ln137, i10 %k_load" [vhls_src/layer3_utils.cpp:137->vhls_src/layer3_layer3.cpp:117]   --->   Operation 53 'select' 'select_ln137_1' <Predicate = (!icmp_ln137)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln137 = zext i10 %select_ln137_1" [vhls_src/layer3_utils.cpp:137->vhls_src/layer3_layer3.cpp:117]   --->   Operation 54 'zext' 'zext_ln137' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 55 [3/3] (0.99ns) (grouped into DSP with root node add_ln143_6)   --->   "%mul_ln137 = mul i23 %zext_ln137, i23 14720" [vhls_src/layer3_utils.cpp:137->vhls_src/layer3_layer3.cpp:117]   --->   Operation 55 'mul' 'mul_ln137' <Predicate = (!icmp_ln137)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln137_1 = zext i10 %select_ln137_1" [vhls_src/layer3_utils.cpp:137->vhls_src/layer3_layer3.cpp:117]   --->   Operation 56 'zext' 'zext_ln137_1' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (2.38ns)   --->   "%mul_ln137_1 = mul i25 %zext_ln137_1, i25 29440" [vhls_src/layer3_utils.cpp:137->vhls_src/layer3_layer3.cpp:117]   --->   Operation 57 'mul' 'mul_ln137_1' <Predicate = (!icmp_ln137)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln137_2 = zext i25 %mul_ln137_1" [vhls_src/layer3_utils.cpp:137->vhls_src/layer3_layer3.cpp:117]   --->   Operation 58 'zext' 'zext_ln137_2' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln139_3)   --->   "%select_ln137_4 = select i1 %icmp_ln139, i15 0, i15 %shl_ln1" [vhls_src/layer3_utils.cpp:137->vhls_src/layer3_layer3.cpp:117]   --->   Operation 59 'select' 'select_ln137_4' <Predicate = (!icmp_ln137)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln139_4)   --->   "%select_ln137_5 = select i1 %icmp_ln139, i13 0, i13 %shl_ln143_1" [vhls_src/layer3_utils.cpp:137->vhls_src/layer3_layer3.cpp:117]   --->   Operation 60 'select' 'select_ln137_5' <Predicate = (!icmp_ln137)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node and_ln137)   --->   "%xor_ln137 = xor i1 %icmp_ln139, i1 1" [vhls_src/layer3_utils.cpp:137->vhls_src/layer3_layer3.cpp:117]   --->   Operation 61 'xor' 'xor_ln137' <Predicate = (!icmp_ln137)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.76ns)   --->   "%icmp_ln141 = icmp_eq  i8 %j_load, i8 160" [vhls_src/layer3_utils.cpp:141->vhls_src/layer3_layer3.cpp:117]   --->   Operation 62 'icmp' 'icmp_ln141' <Predicate = (!icmp_ln137)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln137 = and i1 %icmp_ln141, i1 %xor_ln137" [vhls_src/layer3_utils.cpp:137->vhls_src/layer3_layer3.cpp:117]   --->   Operation 63 'and' 'and_ln137' <Predicate = (!icmp_ln137)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.77ns)   --->   "%add_ln139 = add i7 %select_ln137, i7 1" [vhls_src/layer3_utils.cpp:139->vhls_src/layer3_layer3.cpp:117]   --->   Operation 64 'add' 'add_ln139' <Predicate = (!icmp_ln137)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln139)   --->   "%or_ln139 = or i1 %and_ln137, i1 %icmp_ln139" [vhls_src/layer3_utils.cpp:139->vhls_src/layer3_layer3.cpp:117]   --->   Operation 65 'or' 'or_ln139' <Predicate = (!icmp_ln137)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln139 = select i1 %or_ln139, i8 0, i8 %j_load" [vhls_src/layer3_utils.cpp:139->vhls_src/layer3_layer3.cpp:117]   --->   Operation 66 'select' 'select_ln139' <Predicate = (!icmp_ln137)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln139_3)   --->   "%shl_ln143_mid1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %add_ln139, i8 0" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 67 'bitconcatenate' 'shl_ln143_mid1' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln139_3 = select i1 %and_ln137, i15 %shl_ln143_mid1, i15 %select_ln137_4" [vhls_src/layer3_utils.cpp:139->vhls_src/layer3_layer3.cpp:117]   --->   Operation 68 'select' 'select_ln139_3' <Predicate = (!icmp_ln137)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln139_4)   --->   "%shl_ln143_1_mid1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %add_ln139, i6 0" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 69 'bitconcatenate' 'shl_ln143_1_mid1' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln139_4 = select i1 %and_ln137, i13 %shl_ln143_1_mid1, i13 %select_ln137_5" [vhls_src/layer3_utils.cpp:139->vhls_src/layer3_layer3.cpp:117]   --->   Operation 70 'select' 'select_ln139_4' <Predicate = (!icmp_ln137)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%select_ln139_4_cast = zext i13 %select_ln139_4" [vhls_src/layer3_utils.cpp:139->vhls_src/layer3_layer3.cpp:117]   --->   Operation 71 'zext' 'select_ln139_4_cast' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%shl_ln143_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %select_ln139, i1 0" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 72 'bitconcatenate' 'shl_ln143_2' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln143_1 = zext i9 %shl_ln143_2" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 73 'zext' 'zext_ln143_1' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln143 = add i64 %zext_ln137_2, i64 %output_feature_map_read" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 74 'add' 'add_ln143' <Predicate = (!icmp_ln137)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln143_1 = add i15 %select_ln139_3, i15 %zext_ln143_1" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 75 'add' 'add_ln143_1' <Predicate = (!icmp_ln137)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 76 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln143_3 = add i15 %add_ln143_1, i15 %select_ln139_4_cast" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 76 'add' 'add_ln143_3' <Predicate = (!icmp_ln137)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln143_2 = zext i15 %add_ln143_3" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 77 'zext' 'zext_ln143_2' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln143_2 = add i64 %zext_ln143_2, i64 %add_ln143" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 78 'add' 'add_ln143_2' <Predicate = (!icmp_ln137)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln143_2, i32 1, i32 63" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 79 'partselect' 'trunc_ln7' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln143 = sext i63 %trunc_ln7" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 80 'sext' 'sext_ln143' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%fm_addr = getelementptr i16 %fm, i64 %sext_ln143" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 81 'getelementptr' 'fm_addr' <Predicate = (!icmp_ln137)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 82 [1/1] (0.92ns)   --->   "%add_ln137_1 = add i23 %indvar_flatten371_load, i23 1" [vhls_src/layer3_utils.cpp:137->vhls_src/layer3_layer3.cpp:117]   --->   Operation 82 'add' 'add_ln137_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [2/3] (0.99ns) (grouped into DSP with root node add_ln143_6)   --->   "%mul_ln137 = mul i23 %zext_ln137, i23 14720" [vhls_src/layer3_utils.cpp:137->vhls_src/layer3_layer3.cpp:117]   --->   Operation 83 'mul' 'mul_ln137' <Predicate = (!icmp_ln137)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 84 [1/1] (0.36ns)   --->   "%select_ln139_5 = select i1 %and_ln137, i7 %add_ln139, i7 %select_ln137" [vhls_src/layer3_utils.cpp:139->vhls_src/layer3_layer3.cpp:117]   --->   Operation 84 'select' 'select_ln139_5' <Predicate = (!icmp_ln137)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 85 [8/8] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 85 'readreq' 'fm_load_req' <Predicate = (!icmp_ln137)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 86 [1/1] (0.76ns)   --->   "%add_ln141 = add i8 %select_ln139, i8 1" [vhls_src/layer3_utils.cpp:141->vhls_src/layer3_layer3.cpp:117]   --->   Operation 86 'add' 'add_ln141' <Predicate = (!icmp_ln137)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.84ns)   --->   "%add_ln139_1 = add i15 %indvar_flatten338_load, i15 1" [vhls_src/layer3_utils.cpp:139->vhls_src/layer3_layer3.cpp:117]   --->   Operation 87 'add' 'add_ln139_1' <Predicate = (!icmp_ln137 & !icmp_ln139)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.29ns)   --->   "%select_ln139_6 = select i1 %icmp_ln139, i15 1, i15 %add_ln139_1" [vhls_src/layer3_utils.cpp:139->vhls_src/layer3_layer3.cpp:117]   --->   Operation 88 'select' 'select_ln139_6' <Predicate = (!icmp_ln137)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.42ns)   --->   "%store_ln141 = store i23 %add_ln137_1, i23 %indvar_flatten371" [vhls_src/layer3_utils.cpp:141->vhls_src/layer3_layer3.cpp:117]   --->   Operation 89 'store' 'store_ln141' <Predicate = (!icmp_ln137)> <Delay = 0.42>
ST_3 : Operation 90 [1/1] (0.42ns)   --->   "%store_ln141 = store i10 %select_ln137_1, i10 %k" [vhls_src/layer3_utils.cpp:141->vhls_src/layer3_layer3.cpp:117]   --->   Operation 90 'store' 'store_ln141' <Predicate = (!icmp_ln137)> <Delay = 0.42>
ST_3 : Operation 91 [1/1] (0.42ns)   --->   "%store_ln141 = store i15 %select_ln139_6, i15 %indvar_flatten338" [vhls_src/layer3_utils.cpp:141->vhls_src/layer3_layer3.cpp:117]   --->   Operation 91 'store' 'store_ln141' <Predicate = (!icmp_ln137)> <Delay = 0.42>
ST_3 : Operation 92 [1/1] (0.42ns)   --->   "%store_ln141 = store i7 %select_ln139_5, i7 %i" [vhls_src/layer3_utils.cpp:141->vhls_src/layer3_layer3.cpp:117]   --->   Operation 92 'store' 'store_ln141' <Predicate = (!icmp_ln137)> <Delay = 0.42>
ST_3 : Operation 93 [1/1] (0.42ns)   --->   "%store_ln141 = store i8 %add_ln141, i8 %j" [vhls_src/layer3_utils.cpp:141->vhls_src/layer3_layer3.cpp:117]   --->   Operation 93 'store' 'store_ln141' <Predicate = (!icmp_ln137)> <Delay = 0.42>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln141 = br void %for.body8.i" [vhls_src/layer3_utils.cpp:141->vhls_src/layer3_layer3.cpp:117]   --->   Operation 94 'br' 'br_ln141' <Predicate = (!icmp_ln137)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%shl_ln141_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %i_1, i5 0" [vhls_src/layer3_utils.cpp:141->vhls_src/layer3_layer3.cpp:117]   --->   Operation 95 'bitconcatenate' 'shl_ln141_1' <Predicate = (!icmp_ln139 & !and_ln137)> <Delay = 0.00>
ST_4 : Operation 96 [1/3] (0.00ns) (grouped into DSP with root node add_ln143_6)   --->   "%mul_ln137 = mul i23 %zext_ln137, i23 14720" [vhls_src/layer3_utils.cpp:137->vhls_src/layer3_layer3.cpp:117]   --->   Operation 96 'mul' 'mul_ln137' <Predicate = (!icmp_ln137)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln139_2)   --->   "%select_ln137_3 = select i1 %icmp_ln139, i12 0, i12 %shl_ln141_1" [vhls_src/layer3_utils.cpp:137->vhls_src/layer3_layer3.cpp:117]   --->   Operation 97 'select' 'select_ln137_3' <Predicate = (!icmp_ln137 & !and_ln137)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln139_2)   --->   "%shl_ln141_1_mid1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %add_ln139, i5 0" [vhls_src/layer3_utils.cpp:141->vhls_src/layer3_layer3.cpp:117]   --->   Operation 98 'bitconcatenate' 'shl_ln141_1_mid1' <Predicate = (!icmp_ln137 & and_ln137)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.37ns) (out node of the LUT)   --->   "%select_ln139_2 = select i1 %and_ln137, i12 %shl_ln141_1_mid1, i12 %select_ln137_3" [vhls_src/layer3_utils.cpp:139->vhls_src/layer3_layer3.cpp:117]   --->   Operation 99 'select' 'select_ln139_2' <Predicate = (!icmp_ln137)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln143 = zext i12 %select_ln139_2" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 100 'zext' 'zext_ln143' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 101 [7/8] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 101 'readreq' 'fm_load_req' <Predicate = (!icmp_ln137)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 102 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln143_6 = add i23 %mul_ln137, i23 %zext_ln143" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 102 'add' 'add_ln143_6' <Predicate = (!icmp_ln137)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %i_1, i7 0" [vhls_src/layer3_utils.cpp:141->vhls_src/layer3_layer3.cpp:117]   --->   Operation 103 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln139 & !and_ln137)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 104 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln139_1)   --->   "%select_ln137_2 = select i1 %icmp_ln139, i14 0, i14 %shl_ln" [vhls_src/layer3_utils.cpp:137->vhls_src/layer3_layer3.cpp:117]   --->   Operation 105 'select' 'select_ln137_2' <Predicate = (!icmp_ln137 & !and_ln137)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln139_1)   --->   "%shl_ln141_mid1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %add_ln139, i7 0" [vhls_src/layer3_utils.cpp:141->vhls_src/layer3_layer3.cpp:117]   --->   Operation 106 'bitconcatenate' 'shl_ln141_mid1' <Predicate = (!icmp_ln137 & and_ln137)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln139_1 = select i1 %and_ln137, i14 %shl_ln141_mid1, i14 %select_ln137_2" [vhls_src/layer3_utils.cpp:139->vhls_src/layer3_layer3.cpp:117]   --->   Operation 107 'select' 'select_ln139_1' <Predicate = (!icmp_ln137)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i14 %select_ln139_1" [vhls_src/layer3_utils.cpp:141->vhls_src/layer3_layer3.cpp:117]   --->   Operation 108 'zext' 'zext_ln141' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%j_cast11 = zext i8 %select_ln139" [vhls_src/layer3_utils.cpp:139->vhls_src/layer3_layer3.cpp:117]   --->   Operation 109 'zext' 'j_cast11' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_5 : Operation 110 [6/8] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 110 'readreq' 'fm_load_req' <Predicate = (!icmp_ln137)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 111 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln143_6 = add i23 %mul_ln137, i23 %zext_ln143" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 111 'add' 'add_ln143_6' <Predicate = (!icmp_ln137)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln143_3 = zext i23 %add_ln143_6" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 112 'zext' 'zext_ln143_3' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (1.08ns)   --->   "%add_ln143_7 = add i64 %j_cast11, i64 %sext_ln137_cast" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 113 'add' 'add_ln143_7' <Predicate = (!icmp_ln137)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln143_8 = add i64 %add_ln143_7, i64 %zext_ln141" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 114 'add' 'add_ln143_8' <Predicate = (!icmp_ln137)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 115 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln143_4 = add i64 %add_ln143_8, i64 %zext_ln143_3" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 115 'add' 'add_ln143_4' <Predicate = (!icmp_ln137)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%fm_addr_1 = getelementptr i16 %fm, i64 %add_ln143_4" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 116 'getelementptr' 'fm_addr_1' <Predicate = (!icmp_ln137)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 117 [5/8] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 117 'readreq' 'fm_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 118 [8/8] (7.30ns)   --->   "%fm_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr_1, i32 1" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 118 'readreq' 'fm_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 119 [4/8] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 119 'readreq' 'fm_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 120 [7/8] (7.30ns)   --->   "%fm_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr_1, i32 1" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 120 'readreq' 'fm_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 121 [3/8] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 121 'readreq' 'fm_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 122 [6/8] (7.30ns)   --->   "%fm_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr_1, i32 1" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 122 'readreq' 'fm_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 123 [2/8] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 123 'readreq' 'fm_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 124 [5/8] (7.30ns)   --->   "%fm_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr_1, i32 1" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 124 'readreq' 'fm_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 125 [1/8] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 125 'readreq' 'fm_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 126 [4/8] (7.30ns)   --->   "%fm_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr_1, i32 1" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 126 'readreq' 'fm_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 127 [1/1] (7.30ns)   --->   "%fm_addr_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %fm_addr" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 127 'read' 'fm_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 128 [3/8] (7.30ns)   --->   "%fm_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr_1, i32 1" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 128 'readreq' 'fm_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 129 [2/8] (7.30ns)   --->   "%fm_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr_1, i32 1" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 129 'readreq' 'fm_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 130 [1/8] (7.30ns)   --->   "%fm_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr_1, i32 1" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 130 'readreq' 'fm_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 131 [1/1] (7.30ns)   --->   "%fm_addr_1_req8 = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 131 'writereq' 'fm_addr_1_req8' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 132 [1/1] (7.30ns)   --->   "%fm_addr_1_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %fm_addr_1" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 132 'read' 'fm_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 5.64>
ST_15 : Operation 133 [1/1] (0.85ns)   --->   "%add_ln143_5 = add i16 %fm_addr_1_read, i16 %fm_addr_read" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 133 'add' 'add_ln143_5' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 134 [1/1] (0.85ns)   --->   "%icmp_ln144 = icmp_eq  i16 %add_ln143_5, i16 0" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 134 'icmp' 'icmp_ln144' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %icmp_ln144, void %if.end.i.i15.i_ifconv, void %for.inc.i19" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 135 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 136 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln143_5, i32 15" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 136 'bitselect' 'tmp' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_15 : Operation 137 [1/1] (0.85ns)   --->   "%sub_ln144 = sub i16 0, i16 %add_ln143_5" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 137 'sub' 'sub_ln144' <Predicate = (!icmp_ln144)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 138 [1/1] (0.35ns)   --->   "%select_ln144 = select i1 %tmp, i16 %sub_ln144, i16 %add_ln143_5" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 138 'select' 'select_ln144' <Predicate = (!icmp_ln144)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i16 @llvm.part.select.i16, i16 %select_ln144, i32 15, i32 0" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 139 'partselect' 'tmp_1' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_15 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i16, i1 1, i16 %tmp_1" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 140 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_15 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln144 = sext i17 %tmp_2" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 141 'sext' 'sext_ln144' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_15 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_3 = cttz i32 @llvm.cttz.i32, i32 %sext_ln144, i1 1" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 142 'cttz' 'tmp_3' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_15 : Operation 143 [1/1] (1.01ns)   --->   "%sub_ln144_1 = sub i32 16, i32 %tmp_3" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 143 'sub' 'sub_ln144_1' <Predicate = (!icmp_ln144)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln144 = trunc i32 %sub_ln144_1" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 144 'trunc' 'trunc_ln144' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_15 : Operation 145 [1/1] (1.01ns)   --->   "%add_ln144 = add i32 %sub_ln144_1, i32 4294967243" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 145 'add' 'add_ln144' <Predicate = (!icmp_ln144)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln144, i32 1, i32 31" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 146 'partselect' 'tmp_4' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_15 : Operation 147 [1/1] (1.00ns)   --->   "%icmp_ln144_1 = icmp_sgt  i31 %tmp_4, i31 0" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 147 'icmp' 'icmp_ln144_1' <Predicate = (!icmp_ln144)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln144_1 = trunc i32 %sub_ln144_1" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 148 'trunc' 'trunc_ln144_1' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_15 : Operation 149 [1/1] (0.79ns)   --->   "%sub_ln144_4 = sub i4 6, i4 %trunc_ln144_1" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 149 'sub' 'sub_ln144_4' <Predicate = (!icmp_ln144)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln144_5 = zext i4 %sub_ln144_4" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 150 'zext' 'zext_ln144_5' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_15 : Operation 151 [1/1] (0.62ns)   --->   "%lshr_ln144_2 = lshr i16 65535, i16 %zext_ln144_5" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 151 'lshr' 'lshr_ln144_2' <Predicate = (!icmp_ln144)> <Delay = 0.62> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_2)   --->   "%and_ln144_3 = and i16 %select_ln144, i16 %lshr_ln144_2" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 152 'and' 'and_ln144_3' <Predicate = (!icmp_ln144)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 153 [1/1] (0.85ns) (out node of the LUT)   --->   "%icmp_ln144_2 = icmp_ne  i16 %and_ln144_3, i16 0" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 153 'icmp' 'icmp_ln144_2' <Predicate = (!icmp_ln144)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln144 = and i1 %icmp_ln144_1, i1 %icmp_ln144_2" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 154 'and' 'and_ln144' <Predicate = (!icmp_ln144)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln144, i32 31" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 155 'bitselect' 'tmp_7' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_15 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln144 = xor i1 %tmp_7, i1 1" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 156 'xor' 'xor_ln144' <Predicate = (!icmp_ln144)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 157 [1/1] (0.85ns)   --->   "%add_ln144_1 = add i16 %trunc_ln144, i16 65483" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 157 'add' 'add_ln144_1' <Predicate = (!icmp_ln144)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 158 [1/1] (0.00ns)   --->   "%bit_select30_i_i_i = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i16, i16 %select_ln144, i16 %add_ln144_1" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 158 'bitselect' 'bit_select30_i_i_i' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_15 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln144_1 = and i1 %bit_select30_i_i_i, i1 %xor_ln144" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 159 'and' 'and_ln144_1' <Predicate = (!icmp_ln144)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln144 = or i1 %and_ln144_1, i1 %and_ln144" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 160 'or' 'or_ln144' <Predicate = (!icmp_ln144)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 161 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln144" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 161 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln144)> <Delay = 0.28>
ST_15 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln144 = zext i16 %select_ln144" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 162 'zext' 'zext_ln144' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_15 : Operation 163 [1/1] (1.01ns)   --->   "%icmp_ln144_3 = icmp_sgt  i32 %add_ln144, i32 0" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 163 'icmp' 'icmp_ln144_3' <Predicate = (!icmp_ln144)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 164 [1/1] (1.01ns)   --->   "%add_ln144_2 = add i32 %sub_ln144_1, i32 4294967242" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 164 'add' 'add_ln144_2' <Predicate = (!icmp_ln144)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln144_1 = zext i32 %add_ln144_2" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 165 'zext' 'zext_ln144_1' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_15 : Operation 166 [1/1] (1.38ns)   --->   "%lshr_ln144 = lshr i64 %zext_ln144, i64 %zext_ln144_1" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 166 'lshr' 'lshr_ln144' <Predicate = (!icmp_ln144)> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 167 [1/1] (1.01ns)   --->   "%sub_ln144_2 = sub i32 54, i32 %sub_ln144_1" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 167 'sub' 'sub_ln144_2' <Predicate = (!icmp_ln144)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln144_2 = trunc i32 %tmp_3" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 168 'trunc' 'trunc_ln144_2' <Predicate = (!icmp_ln144)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 6.59>
ST_16 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln144_2 = zext i32 %sub_ln144_2" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 169 'zext' 'zext_ln144_2' <Predicate = (!icmp_ln144 & !icmp_ln144_3)> <Delay = 0.00>
ST_16 : Operation 170 [1/1] (1.38ns)   --->   "%shl_ln144 = shl i64 %zext_ln144, i64 %zext_ln144_2" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 170 'shl' 'shl_ln144' <Predicate = (!icmp_ln144 & !icmp_ln144_3)> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node add_ln144_3)   --->   "%select_ln144_1 = select i1 %icmp_ln144_3, i64 %lshr_ln144, i64 %shl_ln144" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 171 'select' 'select_ln144_1' <Predicate = (!icmp_ln144)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node add_ln144_3)   --->   "%zext_ln144_3 = zext i2 %or_ln" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 172 'zext' 'zext_ln144_3' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_16 : Operation 173 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln144_3 = add i64 %select_ln144_1, i64 %zext_ln144_3" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 173 'add' 'add_ln144_3' <Predicate = (!icmp_ln144)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 174 [1/1] (0.00ns)   --->   "%lshr_ln144_1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln144_3, i32 1, i32 63" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 174 'partselect' 'lshr_ln144_1' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_16 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln144_4 = zext i63 %lshr_ln144_1" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 175 'zext' 'zext_ln144_4' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_16 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln144_3, i32 54" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 176 'bitselect' 'tmp_8' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_16 : Operation 177 [1/1] (0.38ns)   --->   "%select_ln144_2 = select i1 %tmp_8, i11 1023, i11 1022" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 177 'select' 'select_ln144_2' <Predicate = (!icmp_ln144)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 178 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln144_3 = sub i11 3, i11 %trunc_ln144_2" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 178 'sub' 'sub_ln144_3' <Predicate = (!icmp_ln144)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 179 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%add_ln144_4 = add i11 %sub_ln144_3, i11 %select_ln144_2" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 179 'add' 'add_ln144_4' <Predicate = (!icmp_ln144)> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %tmp, i11 %add_ln144_4" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 180 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_16 : Operation 181 [1/1] (0.00ns)   --->   "%LD = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln144_4, i12 %tmp_6, i32 52, i32 63" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 181 'partset' 'LD' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_16 : Operation 182 [1/1] (0.00ns)   --->   "%bitcast_ln756 = bitcast i64 %LD" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 182 'bitcast' 'bitcast_ln756' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_16 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln144_3 = partselect i52 @_ssdm_op_PartSelect.i52.i64.i32.i32, i64 %add_ln144_3, i32 1, i32 52" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 183 'partselect' 'trunc_ln144_3' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_16 : Operation 184 [1/1] (0.79ns)   --->   "%icmp_ln144_4 = icmp_ne  i11 %add_ln144_4, i11 2047" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 184 'icmp' 'icmp_ln144_4' <Predicate = (!icmp_ln144)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 185 [1/1] (1.10ns)   --->   "%icmp_ln144_5 = icmp_eq  i52 %trunc_ln144_3, i52 0" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 185 'icmp' 'icmp_ln144_5' <Predicate = (!icmp_ln144)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 186 [2/2] (2.81ns)   --->   "%tmp_5 = fcmp_olt  i64 %bitcast_ln756, i64 0" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 186 'dcmp' 'tmp_5' <Predicate = (!icmp_ln144)> <Delay = 2.81> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.10>
ST_17 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node and_ln144_2)   --->   "%or_ln144_1 = or i1 %icmp_ln144_5, i1 %icmp_ln144_4" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 187 'or' 'or_ln144_1' <Predicate = (!icmp_ln144)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 188 [1/2] (2.81ns)   --->   "%tmp_5 = fcmp_olt  i64 %bitcast_ln756, i64 0" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 188 'dcmp' 'tmp_5' <Predicate = (!icmp_ln144)> <Delay = 2.81> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 189 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln144_2 = and i1 %or_ln144_1, i1 %tmp_5" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 189 'and' 'and_ln144_2' <Predicate = (!icmp_ln144)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %and_ln144_2, void %for.inc.i19, void %if.then.i" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 190 'br' 'br_ln144' <Predicate = (!icmp_ln144)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 191 [1/1] (7.30ns)   --->   "%write_ln143 = write void @_ssdm_op_Write.m_axi.i16P1A, i16 %fm_addr, i16 %add_ln143_5, i2 3" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 191 'write' 'write_ln143' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 192 [1/1] (7.30ns)   --->   "%fm_addr_1_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [vhls_src/layer3_utils.cpp:145->vhls_src/layer3_layer3.cpp:117]   --->   Operation 192 'writereq' 'fm_addr_1_req' <Predicate = (!icmp_ln144 & and_ln144_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 193 [5/5] (7.30ns)   --->   "%fm_addr_1_resp9 = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %fm_addr" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 193 'writeresp' 'fm_addr_1_resp9' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 194 [1/1] (7.30ns)   --->   "%write_ln145 = write void @_ssdm_op_Write.m_axi.i16P1A, i16 %fm_addr, i16 0, i2 3" [vhls_src/layer3_utils.cpp:145->vhls_src/layer3_layer3.cpp:117]   --->   Operation 194 'write' 'write_ln145' <Predicate = (!icmp_ln144 & and_ln144_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 195 [4/5] (7.30ns)   --->   "%fm_addr_1_resp9 = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %fm_addr" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 195 'writeresp' 'fm_addr_1_resp9' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 196 [5/5] (7.30ns)   --->   "%fm_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %fm_addr" [vhls_src/layer3_utils.cpp:145->vhls_src/layer3_layer3.cpp:117]   --->   Operation 196 'writeresp' 'fm_addr_1_resp' <Predicate = (!icmp_ln144 & and_ln144_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 197 [3/5] (7.30ns)   --->   "%fm_addr_1_resp9 = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %fm_addr" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 197 'writeresp' 'fm_addr_1_resp9' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 198 [4/5] (7.30ns)   --->   "%fm_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %fm_addr" [vhls_src/layer3_utils.cpp:145->vhls_src/layer3_layer3.cpp:117]   --->   Operation 198 'writeresp' 'fm_addr_1_resp' <Predicate = (!icmp_ln144 & and_ln144_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 199 [2/5] (7.30ns)   --->   "%fm_addr_1_resp9 = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %fm_addr" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 199 'writeresp' 'fm_addr_1_resp9' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 200 [3/5] (7.30ns)   --->   "%fm_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %fm_addr" [vhls_src/layer3_utils.cpp:145->vhls_src/layer3_layer3.cpp:117]   --->   Operation 200 'writeresp' 'fm_addr_1_resp' <Predicate = (!icmp_ln144 & and_ln144_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 211 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 211 'ret' 'ret_ln0' <Predicate = (icmp_ln137)> <Delay = 0.00>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 201 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3_str"   --->   Operation 201 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 202 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 7536640, i64 7536640, i64 7536640"   --->   Operation 202 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 203 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 203 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 204 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_139_2_VITIS_LOOP_141_3_str"   --->   Operation 204 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 205 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 205 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 206 [1/1] (0.00ns)   --->   "%specloopname_ln141 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [vhls_src/layer3_utils.cpp:141->vhls_src/layer3_layer3.cpp:117]   --->   Operation 206 'specloopname' 'specloopname_ln141' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 207 [1/5] (7.30ns)   --->   "%fm_addr_1_resp9 = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %fm_addr" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 207 'writeresp' 'fm_addr_1_resp9' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 208 [2/5] (7.30ns)   --->   "%fm_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %fm_addr" [vhls_src/layer3_utils.cpp:145->vhls_src/layer3_layer3.cpp:117]   --->   Operation 208 'writeresp' 'fm_addr_1_resp' <Predicate = (!icmp_ln144 & and_ln144_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 209 [1/5] (7.30ns)   --->   "%fm_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %fm_addr" [vhls_src/layer3_utils.cpp:145->vhls_src/layer3_layer3.cpp:117]   --->   Operation 209 'writeresp' 'fm_addr_1_resp' <Predicate = (!icmp_ln144 & and_ln144_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln145 = br void %for.inc.i19" [vhls_src/layer3_utils.cpp:145->vhls_src/layer3_layer3.cpp:117]   --->   Operation 210 'br' 'br_ln145' <Predicate = (!icmp_ln144 & and_ln144_2)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten371') [8]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten371' [13]  (0.427 ns)

 <State 2>: 4.444ns
The critical path consists of the following:
	'load' operation ('indvar_flatten338_load', vhls_src/layer3_utils.cpp:139->vhls_src/layer3_layer3.cpp:117) on local variable 'indvar_flatten338' [21]  (0.000 ns)
	'icmp' operation ('icmp_ln139', vhls_src/layer3_utils.cpp:139->vhls_src/layer3_layer3.cpp:117) [37]  (0.842 ns)
	'select' operation ('select_ln137_1', vhls_src/layer3_utils.cpp:137->vhls_src/layer3_layer3.cpp:117) [39]  (0.403 ns)
	'mul' operation ('mul_ln137_1', vhls_src/layer3_utils.cpp:137->vhls_src/layer3_layer3.cpp:117) [43]  (2.380 ns)
	'add' operation ('add_ln143', vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117) [74]  (0.000 ns)
	'add' operation ('add_ln143_2', vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117) [78]  (0.819 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('fm_load_req', vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117) on port 'fm' (vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117) [82]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('fm_load_req', vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117) on port 'fm' (vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117) [82]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('fm_load_req', vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117) on port 'fm' (vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117) [82]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('fm_load_req', vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117) on port 'fm' (vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117) [82]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('fm_load_req', vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117) on port 'fm' (vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117) [82]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('fm_load_req', vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117) on port 'fm' (vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117) [82]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('fm_load_req', vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117) on port 'fm' (vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117) [82]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('fm_load_req', vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117) on port 'fm' (vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117) [82]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus read operation ('fm_addr_read', vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117) on port 'fm' (vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117) [83]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus request operation ('fm_load_1_req', vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117) on port 'fm' (vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117) [90]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus request operation ('fm_load_1_req', vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117) on port 'fm' (vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117) [90]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus read operation ('fm_addr_1_read', vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117) on port 'fm' (vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117) [91]  (7.300 ns)

 <State 15>: 5.641ns
The critical path consists of the following:
	'add' operation ('add_ln143_5', vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117) [92]  (0.853 ns)
	'sub' operation ('sub_ln144', vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117) [100]  (0.853 ns)
	'select' operation ('select_ln144', vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117) [101]  (0.357 ns)
	'cttz' operation ('tmp_3', vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117) [105]  (0.000 ns)
	'sub' operation ('sub_ln144_1', vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117) [106]  (1.016 ns)
	'sub' operation ('sub_ln144_4', vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117) [112]  (0.797 ns)
	'lshr' operation ('lshr_ln144_2', vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117) [114]  (0.625 ns)
	'and' operation ('and_ln144_3', vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117) [115]  (0.000 ns)
	'icmp' operation ('icmp_ln144_2', vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117) [116]  (0.853 ns)
	'and' operation ('and_ln144', vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117) [117]  (0.000 ns)
	'or' operation ('or_ln144', vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117) [123]  (0.000 ns)
	blocking operation 0.287 ns on control path)

 <State 16>: 6.592ns
The critical path consists of the following:
	'shl' operation ('shl_ln144', vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117) [132]  (1.388 ns)
	'select' operation ('select_ln144_1', vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117) [133]  (0.000 ns)
	'add' operation ('add_ln144_3', vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117) [135]  (1.085 ns)
	'select' operation ('select_ln144_2', vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117) [139]  (0.389 ns)
	'add' operation ('add_ln144_4', vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117) [142]  (0.914 ns)
	'dcmp' operation ('tmp_5', vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117) [150]  (2.816 ns)

 <State 17>: 3.103ns
The critical path consists of the following:
	'dcmp' operation ('tmp_5', vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117) [150]  (2.816 ns)
	'and' operation ('and_ln144_2', vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117) [151]  (0.287 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus request operation ('fm_addr_1_req', vhls_src/layer3_utils.cpp:145->vhls_src/layer3_layer3.cpp:117) on port 'fm' (vhls_src/layer3_utils.cpp:145->vhls_src/layer3_layer3.cpp:117) [154]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln145', vhls_src/layer3_utils.cpp:145->vhls_src/layer3_layer3.cpp:117) on port 'fm' (vhls_src/layer3_utils.cpp:145->vhls_src/layer3_layer3.cpp:117) [155]  (7.300 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus response operation ('fm_addr_1_resp', vhls_src/layer3_utils.cpp:145->vhls_src/layer3_layer3.cpp:117) on port 'fm' (vhls_src/layer3_utils.cpp:145->vhls_src/layer3_layer3.cpp:117) [156]  (7.300 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus response operation ('fm_addr_1_resp', vhls_src/layer3_utils.cpp:145->vhls_src/layer3_layer3.cpp:117) on port 'fm' (vhls_src/layer3_utils.cpp:145->vhls_src/layer3_layer3.cpp:117) [156]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus response operation ('fm_addr_1_resp', vhls_src/layer3_utils.cpp:145->vhls_src/layer3_layer3.cpp:117) on port 'fm' (vhls_src/layer3_utils.cpp:145->vhls_src/layer3_layer3.cpp:117) [156]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus response operation ('fm_addr_1_resp', vhls_src/layer3_utils.cpp:145->vhls_src/layer3_layer3.cpp:117) on port 'fm' (vhls_src/layer3_utils.cpp:145->vhls_src/layer3_layer3.cpp:117) [156]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus response operation ('fm_addr_1_resp', vhls_src/layer3_utils.cpp:145->vhls_src/layer3_layer3.cpp:117) on port 'fm' (vhls_src/layer3_utils.cpp:145->vhls_src/layer3_layer3.cpp:117) [156]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
