{
  "module_name": "clk-id.h",
  "hash_id": "ba2bc9136caad352f4e6c0b435587648c3f6056dc8ac9f1e71d90886e1cf3ec3",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/tegra/clk-id.h",
  "human_readable_source": " \n \n#ifndef _TEGRA_CLK_ID_H\n#define _TEGRA_CLK_ID_H\n\nenum clk_id {\n\ttegra_clk_actmon,\n\ttegra_clk_adx,\n\ttegra_clk_adx1,\n\ttegra_clk_afi,\n\ttegra_clk_amx,\n\ttegra_clk_amx1,\n\ttegra_clk_apb2ape,\n\ttegra_clk_ahbdma,\n\ttegra_clk_apbdma,\n\ttegra_clk_apbif,\n\ttegra_clk_ape,\n\ttegra_clk_audio0,\n\ttegra_clk_audio0_2x,\n\ttegra_clk_audio0_mux,\n\ttegra_clk_audio1,\n\ttegra_clk_audio1_2x,\n\ttegra_clk_audio1_mux,\n\ttegra_clk_audio2,\n\ttegra_clk_audio2_2x,\n\ttegra_clk_audio2_mux,\n\ttegra_clk_audio3,\n\ttegra_clk_audio3_2x,\n\ttegra_clk_audio3_mux,\n\ttegra_clk_audio4,\n\ttegra_clk_audio4_2x,\n\ttegra_clk_audio4_mux,\n\ttegra_clk_bsea,\n\ttegra_clk_bsev,\n\ttegra_clk_cclk_g,\n\ttegra_clk_cclk_lp,\n\ttegra_clk_cilab,\n\ttegra_clk_cilcd,\n\ttegra_clk_cile,\n\ttegra_clk_clk_32k,\n\ttegra_clk_clk72Mhz,\n\ttegra_clk_clk72Mhz_8,\n\ttegra_clk_clk_m,\n\ttegra_clk_osc,\n\ttegra_clk_osc_div2,\n\ttegra_clk_osc_div4,\n\ttegra_clk_cml0,\n\ttegra_clk_cml1,\n\ttegra_clk_csi,\n\ttegra_clk_csite,\n\ttegra_clk_csite_8,\n\ttegra_clk_csus,\n\ttegra_clk_cve,\n\ttegra_clk_dam0,\n\ttegra_clk_dam1,\n\ttegra_clk_dam2,\n\ttegra_clk_d_audio,\n\ttegra_clk_dbgapb,\n\ttegra_clk_dds,\n\ttegra_clk_dfll_ref,\n\ttegra_clk_dfll_soc,\n\ttegra_clk_disp1,\n\ttegra_clk_disp1_8,\n\ttegra_clk_disp2,\n\ttegra_clk_disp2_8,\n\ttegra_clk_dp2,\n\ttegra_clk_dpaux,\n\ttegra_clk_dpaux1,\n\ttegra_clk_dsialp,\n\ttegra_clk_dsia_mux,\n\ttegra_clk_dsiblp,\n\ttegra_clk_dsib_mux,\n\ttegra_clk_dtv,\n\ttegra_clk_emc,\n\ttegra_clk_entropy,\n\ttegra_clk_entropy_8,\n\ttegra_clk_epp,\n\ttegra_clk_epp_8,\n\ttegra_clk_extern1,\n\ttegra_clk_extern2,\n\ttegra_clk_extern3,\n\ttegra_clk_fuse,\n\ttegra_clk_fuse_burn,\n\ttegra_clk_gpu,\n\ttegra_clk_gr2d,\n\ttegra_clk_gr2d_8,\n\ttegra_clk_gr3d,\n\ttegra_clk_gr3d_8,\n\ttegra_clk_hclk,\n\ttegra_clk_hda,\n\ttegra_clk_hda_8,\n\ttegra_clk_hda2codec_2x,\n\ttegra_clk_hda2codec_2x_8,\n\ttegra_clk_hda2hdmi,\n\ttegra_clk_hdmi,\n\ttegra_clk_hdmi_audio,\n\ttegra_clk_host1x,\n\ttegra_clk_host1x_8,\n\ttegra_clk_host1x_9,\n\ttegra_clk_hsic_trk,\n\ttegra_clk_i2c1,\n\ttegra_clk_i2c2,\n\ttegra_clk_i2c3,\n\ttegra_clk_i2c4,\n\ttegra_clk_i2c5,\n\ttegra_clk_i2c6,\n\ttegra_clk_i2cslow,\n\ttegra_clk_i2s0,\n\ttegra_clk_i2s0_sync,\n\ttegra_clk_i2s1,\n\ttegra_clk_i2s1_sync,\n\ttegra_clk_i2s2,\n\ttegra_clk_i2s2_sync,\n\ttegra_clk_i2s3,\n\ttegra_clk_i2s3_sync,\n\ttegra_clk_i2s4,\n\ttegra_clk_i2s4_sync,\n\ttegra_clk_isp,\n\ttegra_clk_isp_8,\n\ttegra_clk_isp_9,\n\ttegra_clk_ispb,\n\ttegra_clk_kbc,\n\ttegra_clk_kfuse,\n\ttegra_clk_la,\n\ttegra_clk_maud,\n\ttegra_clk_mipi,\n\ttegra_clk_mipibif,\n\ttegra_clk_mipi_cal,\n\ttegra_clk_mpe,\n\ttegra_clk_mselect,\n\ttegra_clk_msenc,\n\ttegra_clk_ndflash,\n\ttegra_clk_ndflash_8,\n\ttegra_clk_ndspeed,\n\ttegra_clk_ndspeed_8,\n\ttegra_clk_nor,\n\ttegra_clk_nvdec,\n\ttegra_clk_nvenc,\n\ttegra_clk_nvjpg,\n\ttegra_clk_owr,\n\ttegra_clk_owr_8,\n\ttegra_clk_pcie,\n\ttegra_clk_pclk,\n\ttegra_clk_pll_a,\n\ttegra_clk_pll_a_out0,\n\ttegra_clk_pll_a1,\n\ttegra_clk_pll_c,\n\ttegra_clk_pll_c2,\n\ttegra_clk_pll_c3,\n\ttegra_clk_pll_c4,\n\ttegra_clk_pll_c4_out0,\n\ttegra_clk_pll_c4_out1,\n\ttegra_clk_pll_c4_out2,\n\ttegra_clk_pll_c4_out3,\n\ttegra_clk_pll_c_out1,\n\ttegra_clk_pll_d,\n\ttegra_clk_pll_d2,\n\ttegra_clk_pll_d2_out0,\n\ttegra_clk_pll_d_out0,\n\ttegra_clk_pll_dp,\n\ttegra_clk_pll_e_out0,\n\ttegra_clk_pll_g_ref,\n\ttegra_clk_pll_m,\n\ttegra_clk_pll_m_out1,\n\ttegra_clk_pll_mb,\n\ttegra_clk_pll_p,\n\ttegra_clk_pll_p_out1,\n\ttegra_clk_pll_p_out2,\n\ttegra_clk_pll_p_out2_int,\n\ttegra_clk_pll_p_out3,\n\ttegra_clk_pll_p_out4,\n\ttegra_clk_pll_p_out4_cpu,\n\ttegra_clk_pll_p_out5,\n\ttegra_clk_pll_p_out_hsio,\n\ttegra_clk_pll_p_out_xusb,\n\ttegra_clk_pll_p_out_cpu,\n\ttegra_clk_pll_p_out_adsp,\n\ttegra_clk_pll_ref,\n\ttegra_clk_pll_re_out,\n\ttegra_clk_pll_re_vco,\n\ttegra_clk_pll_u,\n\ttegra_clk_pll_u_out,\n\ttegra_clk_pll_u_out1,\n\ttegra_clk_pll_u_out2,\n\ttegra_clk_pll_u_12m,\n\ttegra_clk_pll_u_480m,\n\ttegra_clk_pll_u_48m,\n\ttegra_clk_pll_u_60m,\n\ttegra_clk_pll_x,\n\ttegra_clk_pll_x_out0,\n\ttegra_clk_pwm,\n\ttegra_clk_qspi,\n\ttegra_clk_rtc,\n\ttegra_clk_sata,\n\ttegra_clk_sata_8,\n\ttegra_clk_sata_cold,\n\ttegra_clk_sata_oob,\n\ttegra_clk_sata_oob_8,\n\ttegra_clk_sbc1,\n\ttegra_clk_sbc1_8,\n\ttegra_clk_sbc1_9,\n\ttegra_clk_sbc2,\n\ttegra_clk_sbc2_8,\n\ttegra_clk_sbc2_9,\n\ttegra_clk_sbc3,\n\ttegra_clk_sbc3_8,\n\ttegra_clk_sbc3_9,\n\ttegra_clk_sbc4,\n\ttegra_clk_sbc4_8,\n\ttegra_clk_sbc4_9,\n\ttegra_clk_sbc5,\n\ttegra_clk_sbc5_8,\n\ttegra_clk_sbc6,\n\ttegra_clk_sbc6_8,\n\ttegra_clk_sclk,\n\ttegra_clk_sdmmc_legacy,\n\ttegra_clk_sdmmc1,\n\ttegra_clk_sdmmc1_8,\n\ttegra_clk_sdmmc1_9,\n\ttegra_clk_sdmmc2,\n\ttegra_clk_sdmmc2_8,\n\ttegra_clk_sdmmc3,\n\ttegra_clk_sdmmc3_8,\n\ttegra_clk_sdmmc3_9,\n\ttegra_clk_sdmmc4,\n\ttegra_clk_sdmmc4_8,\n\ttegra_clk_se,\n\ttegra_clk_se_10,\n\ttegra_clk_soc_therm,\n\ttegra_clk_soc_therm_8,\n\ttegra_clk_sor0,\n\ttegra_clk_sor0_out,\n\ttegra_clk_sor1,\n\ttegra_clk_sor1_out,\n\ttegra_clk_spdif,\n\ttegra_clk_spdif_2x,\n\ttegra_clk_spdif_in,\n\ttegra_clk_spdif_in_8,\n\ttegra_clk_spdif_in_sync,\n\ttegra_clk_spdif_mux,\n\ttegra_clk_spdif_out,\n\ttegra_clk_timer,\n\ttegra_clk_trace,\n\ttegra_clk_tsec,\n\ttegra_clk_tsec_8,\n\ttegra_clk_tsecb,\n\ttegra_clk_tsensor,\n\ttegra_clk_tvdac,\n\ttegra_clk_tvo,\n\ttegra_clk_uarta,\n\ttegra_clk_uarta_8,\n\ttegra_clk_uartb,\n\ttegra_clk_uartb_8,\n\ttegra_clk_uartc,\n\ttegra_clk_uartc_8,\n\ttegra_clk_uartd,\n\ttegra_clk_uartd_8,\n\ttegra_clk_uarte,\n\ttegra_clk_uarte_8,\n\ttegra_clk_uartape,\n\ttegra_clk_usb2,\n\ttegra_clk_usb2_hsic_trk,\n\ttegra_clk_usb2_trk,\n\ttegra_clk_usb3,\n\ttegra_clk_usbd,\n\ttegra_clk_vcp,\n\ttegra_clk_vde,\n\ttegra_clk_vde_8,\n\ttegra_clk_vfir,\n\ttegra_clk_vi,\n\ttegra_clk_vi_8,\n\ttegra_clk_vi_9,\n\ttegra_clk_vi_10,\n\ttegra_clk_vi_i2c,\n\ttegra_clk_vic03,\n\ttegra_clk_vic03_8,\n\ttegra_clk_vim2_clk,\n\ttegra_clk_vimclk_sync,\n\ttegra_clk_vi_sensor,\n\ttegra_clk_vi_sensor_8,\n\ttegra_clk_vi_sensor_9,\n\ttegra_clk_vi_sensor2,\n\ttegra_clk_vi_sensor2_8,\n\ttegra_clk_xusb_dev,\n\ttegra_clk_xusb_dev_src,\n\ttegra_clk_xusb_dev_src_8,\n\ttegra_clk_xusb_falcon_src,\n\ttegra_clk_xusb_falcon_src_8,\n\ttegra_clk_xusb_fs_src,\n\ttegra_clk_xusb_gate,\n\ttegra_clk_xusb_host,\n\ttegra_clk_xusb_host_src,\n\ttegra_clk_xusb_host_src_8,\n\ttegra_clk_xusb_hs_src,\n\ttegra_clk_xusb_hs_src_4,\n\ttegra_clk_xusb_ss,\n\ttegra_clk_xusb_ss_src,\n\ttegra_clk_xusb_ss_src_8,\n\ttegra_clk_xusb_ss_div2,\n\ttegra_clk_xusb_ssp_src,\n\ttegra_clk_sclk_mux,\n\ttegra_clk_sor_safe,\n\ttegra_clk_cec,\n\ttegra_clk_ispa,\n\ttegra_clk_dmic1,\n\ttegra_clk_dmic2,\n\ttegra_clk_dmic3,\n\ttegra_clk_dmic1_sync_clk,\n\ttegra_clk_dmic2_sync_clk,\n\ttegra_clk_dmic3_sync_clk,\n\ttegra_clk_dmic1_sync_clk_mux,\n\ttegra_clk_dmic2_sync_clk_mux,\n\ttegra_clk_dmic3_sync_clk_mux,\n\ttegra_clk_iqc1,\n\ttegra_clk_iqc2,\n\ttegra_clk_pll_a_out_adsp,\n\ttegra_clk_pll_a_out0_out_adsp,\n\ttegra_clk_adsp,\n\ttegra_clk_adsp_neon,\n\ttegra_clk_max,\n};\n\n#endif\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}