// src/models/qwen4exp/kernels/q5k_head.cu - see include/basalt/models/qwen4exp/kernels/q5k_head.hpp.
//
// Built with --use_fast_math like native_mmvq.cu, whose Q5_K x q8_1 dot this repeats.
#include "basalt/models/qwen4exp/kernels/q5k_head.hpp"
#include "basalt/kernels/dp4a.hpp"
#include "basalt/kernels/packed_byte.hpp"
#include "basalt/kernels/pdl.hpp"
#include "head_proxy.cuh"
#include "smem_opt_in.cuh"

#include <cuda_fp16.h>
#include <cuda_runtime.h>

#include <atomic>
#include <cstdint>
#include <cstdio>
#include <cstdlib>
#include "basalt/log.hpp"

namespace basalt::kernels {
namespace {

constexpr int QK = 256, Q8K = 32, WARP = 32;
constexpr int VT = 4;      // virtual threads per lane: native_mmvq's four warps of one row
constexpr int WPB = 8;     // warps (rows in flight) per block

struct Q5KBlock {
    half2 dm;
    uint8_t scales[12];
    uint8_t qh[32];
    uint8_t qs[128];
};
struct Q81Block {
    half2 ds;
    int8_t qs[32];
};
static_assert(sizeof(Q5KBlock) == 176 && sizeof(Q81Block) == 36);

__device__ __forceinline__ float warp_sum(float x) {
#pragma unroll
    for (int offset = WARP / 2; offset > 0; offset >>= 1) x += __shfl_xor_sync(0xffffffff, x, offset, WARP);
    return x;
}

// native_mmvq.cu's Q5KTraits load and q5_q8_dot_impl: the weight half of one virtual thread's dot, then one column's
struct W5 {
    int v[2][2];        // the 5-bit values of sub-blocks i = 0, 1 (two ints each)
    int sc[2], m[2];    // their 6-bit scales and mins
    float2 dm;
    int bq8_offset;
};
__device__ __forceinline__ W5 q5_load(const Q5KBlock* __restrict__ bq5, int iqs) {
    W5 r;
    r.bq8_offset = 2 * ((iqs / 2) / 4);
    const int* ql = reinterpret_cast<const int*>(bq5->qs + 16 * r.bq8_offset + 4 * ((iqs / 2) % 4));
    const int* qh = reinterpret_cast<const int*>(bq5->qh + 4 * ((iqs / 2) % 4));
    int vl[2], vh[2];
    vl[0] = __ldg(ql);
    vl[1] = __ldg(ql + 4);
    vh[0] = __ldg(qh) >> r.bq8_offset;
    vh[1] = __ldg(qh + 4) >> r.bq8_offset;
#pragma unroll
    for (int i = 0; i < 2; ++i) {
        const int vl0i = (vl[0] >> (4 * i)) & 0x0f0f0f0f;
        const int vl1i = (vl[1] >> (4 * i)) & 0x0f0f0f0f;
        const int vh0i = ((vh[0] >> i) << 4) & 0x10101010;
        const int vh1i = ((vh[1] >> i) << 4) & 0x10101010;
        r.v[i][0] = vl0i | vh0i;
        r.v[i][1] = vl1i | vh1i;
    }
    const uint16_t* scales = reinterpret_cast<const uint16_t*>(bq5->scales);
    const int j = r.bq8_offset / 2;
    const int jm = j & 1;
    const uint32_t s0 = __ldg(scales + jm);
    const uint32_t s2 = __ldg(scales + jm + 2);
    const uint32_t s4 = __ldg(scales + jm + 4);
    const uint32_t hi = uint32_t(-int32_t(j >= 2));
    uint16_t aux[2];
    aux[0] = uint16_t(((s0 & 0x3f3f) & ~hi) | ((((s4 >> 0) & 0x0f0f) | ((s0 & 0xc0c0) >> 2)) & hi));
    aux[1] = uint16_t(((s2 & 0x3f3f) & ~hi) | ((((s4 >> 4) & 0x0f0f) | ((s2 & 0xc0c0) >> 2)) & hi));
    const uint32_t scm = pack_scale_min(aux);
    r.sc[0] = packed_byte(scm, 0); r.sc[1] = packed_byte(scm, 1); r.m[0] = packed_byte(scm, 2); r.m[1] = packed_byte(scm, 3);
    const unsigned dmb = __ldg(reinterpret_cast<const unsigned*>(&bq5->dm));
    r.dm = __half22float2(*reinterpret_cast<const half2*>(&dmb));
    return r;
}
// a column in shared memory: per q8_1 block b and position p (0..3), {q[p], q[p + 4], the activation sum
// dp4a(1, q[p], dp4a(1, q[p + 4], 0)) that q5_q8_dot_impl's dot2 computes, the block's scale as float}; blocks XS
// int4 apart, so the blocks b and b + 2 a quarter warp reads sit in disjoint banks
constexpr int XS = 6;
__device__ __forceinline__ int xslot(int b) { return b * XS; }
struct XCol {
    const int4* e;
};
// q5_q8_dot_impl for one column, with the weight-only decode done once per block by q5_load
__device__ __forceinline__ float q5_apply(const W5& r, const XCol& x, int kby, int iqs) {
    float sumf_d = 0.0f;
    float sumf_m = 0.0f;
#pragma unroll
    for (int i = 0; i < 2; ++i) {
        const int b = kby + r.bq8_offset + i;
        const int4 e = x.e[xslot(b) + (iqs / 2) % 4];
        const float d8 = __int_as_float(e.w);
        const int dot1 = DP4A(r.v[i][0], e.x, DP4A(r.v[i][1], e.y, 0));
        const int dot2 = e.z;
        sumf_d += d8 * (dot1 * r.sc[i]);
        sumf_m += d8 * (dot2 * r.m[i]);
    }
    return r.dm.x * sumf_d - r.dm.y * sumf_m;
}

// One row, NC columns, by one warp: lane L stands for native_mmvq's threads L, L+32, L+64, L+96 (kbx = tid / 16,
// += 8), whose sums it adds in the cross-warp order before the same xor tree.  BPR: Q5_K blocks per row (0: runtime).
template <int NC, int BPR>
__device__ __forceinline__ void q5k_row_dev(const Q5KBlock* __restrict__ w, const XCol* xc, float* __restrict__ y,
                                            int n_out, int bpr_rt, int row, int lane) {
    const int bpr = BPR > 0 ? BPR : bpr_rt;
    const int kqs = 2 * (lane % 16);
    float p[VT][NC];
#pragma unroll
    for (int v = 0; v < VT; ++v)
#pragma unroll
        for (int j = 0; j < NC; ++j) p[v][j] = 0.0f;
    const Q5KBlock* wr = w + (size_t) row * bpr;
#pragma unroll
    for (int v = 0; v < VT; ++v) {
        const int tid = lane + WARP * v;
#pragma unroll
        for (int kbx = tid / 16; kbx < (BPR > 0 ? BPR : 64); kbx += 8) {
            if (BPR == 0 && kbx >= bpr) break;
            const W5 wv = q5_load(wr + kbx, kqs);
            const int kby = kbx * (QK / Q8K);
#pragma unroll
            for (int j = 0; j < NC; ++j) p[v][j] += q5_apply(wv, xc[j], kby, kqs);
        }
    }
#pragma unroll
    for (int j = 0; j < NC; ++j) {
        float t = p[0][j];
#pragma unroll
        for (int v = 1; v < VT; ++v) t += p[v][j];
        t = warp_sum(t);
        if (lane == 0) y[(size_t) j * n_out + row] = t;
    }
}

// Rows of 10 blocks (n_in 2560), the next row's weights loaded while this one is computed.  Lane L's blocks:
// thread L: a = L / 16 and a + 8; threads L + 32, L + 64, L + 96: a + 2, a + 4, a + 6.
// the running (max, its first row, sum of exp(l - max)) of the logits a warp has produced
struct Top {
    float m;
    int idx;   // 0x7fffffff: no rows yet
    float s;
    __device__ __forceinline__ void init() {
        m = __int_as_float(0xff800000);
        idx = 0x7fffffff;
        s = 0.0f;
    }
    __device__ __forceinline__ void take(float l, int row) {
        if (l > m) {
            s = s * __expf(m - l) + 1.0f;
            m = l;
            idx = row;
        } else {
            s += __expf(l - m);
            if (l == m && row < idx) idx = row;
        }
    }
    __device__ __forceinline__ void merge(const Top& o) {
        if (o.idx == 0x7fffffff) return;   // no rows
        if (idx == 0x7fffffff || o.m > m) {
            s = o.s + s * __expf(m - o.m);
            m = o.m;
            idx = o.idx;
        } else {
            s += o.s * __expf(o.m - m);
            if (o.m == m && o.idx < idx) idx = o.idx;
        }
    }
};

template <int NC, bool TOP = false>
__device__ __forceinline__ void q5k_rows_10(const Q5KBlock* __restrict__ w, const XCol* xc, float* __restrict__ y,
                                            int n_out, int row0, int stride, int lane, Top* top = nullptr,
                                            const int32_t* __restrict__ map = nullptr) {
    constexpr int NCH = 5;
    const int a = lane / 16, kqs = 2 * (lane % 16);
    const int kb[NCH] = {a, a + 8, a + 2, a + 4, a + 6};
    constexpr int vt[NCH] = {0, 0, 1, 2, 3};
    W5 cur[NCH];
    if (row0 < n_out) {
#pragma unroll
        for (int c = 0; c < NCH; ++c) cur[c] = q5_load(w + (size_t) row0 * 10 + kb[c], kqs);
    }
    for (int row = row0; row < n_out; row += stride) {
        const int nrow = row + stride;
        W5 nxt[NCH];
        if (nrow < n_out) {
#pragma unroll
            for (int c = 0; c < NCH; ++c) nxt[c] = q5_load(w + (size_t) nrow * 10 + kb[c], kqs);
        }
        float p[VT][NC];
#pragma unroll
        for (int v = 0; v < VT; ++v)
#pragma unroll
            for (int j = 0; j < NC; ++j) p[v][j] = 0.0f;
#pragma unroll
        for (int c = 0; c < NCH; ++c)
#pragma unroll
            for (int j = 0; j < NC; ++j) p[vt[c]][j] += q5_apply(cur[c], xc[j], kb[c] * (QK / Q8K), kqs);
#pragma unroll
        for (int j = 0; j < NC; ++j) {
            float t = p[0][j];
#pragma unroll
            for (int v = 1; v < VT; ++v) t += p[v][j];
            t = warp_sum(t);
            if constexpr (TOP) {
                // a row whose id is negative holds no token: it never wins and adds nothing to the sum
                if (map != nullptr && map[row] < 0) t = __int_as_float(0xff800000);
                else top->take(t, row);
            }
            if (lane == 0) y[(size_t) j * n_out + row] = t;
        }
#pragma unroll
        for (int c = 0; c < NCH; ++c) cur[c] = nxt[c];
    }
}

template <int NC, int BPR>
__global__ void __launch_bounds__(WPB * WARP) q5k_head_kernel(const Q5KBlock* __restrict__ w,
                                                              const Q81Block* __restrict__ x, float* __restrict__ y,
                                                              int n_in, int n_out) {
    extern __shared__ __align__(16) int4 xe[];
    const int x_stride = n_in / Q8K;
    for (int i = threadIdx.x; i < NC * x_stride * 4; i += blockDim.x) {
        const int b = i / 4, pos = i % 4;
        const Q81Block* blk = x + b;
        const int* q8 = reinterpret_cast<const int*>(blk->qs) + pos;
        const int u0 = __ldg(q8), u1 = __ldg(q8 + 4);
        const unsigned dsb = __ldg(reinterpret_cast<const unsigned*>(&blk->ds));
        const float d8 = __low2float(*reinterpret_cast<const half2*>(&dsb));
        xe[xslot(b) + pos] = make_int4(u0, u1, DP4A(0x01010101, u0, DP4A(0x01010101, u1, 0)),
                                     __float_as_int(d8));
    }
    __syncthreads();
    XCol xc[NC];
#pragma unroll
    for (int j = 0; j < NC; ++j) xc[j] = XCol{xe + (size_t) j * x_stride * XS};
    const int lane = threadIdx.x & 31, warp = threadIdx.x >> 5;
    if constexpr (BPR == 10) {
        q5k_rows_10<NC>(w, xc, y, n_out, blockIdx.x * WPB + warp, gridDim.x * WPB, lane);
    } else {
        for (int row = blockIdx.x * WPB + warp; row < n_out; row += gridDim.x * WPB)
            q5k_row_dev<NC, BPR>(w, xc, y, n_out, n_in / QK, row, lane);
    }
}

constexpr int kPfRows = 6;   // rows per warp prefetched to L2 before the wait

// One column, n_in 2560: the logits, and the argmax (first on ties) with its softmax probability over all rows,
// by block partials and the last block's merge; `map` turns the row into a token id.
__global__ void __launch_bounds__(WPB * WARP) q5k_head_top1_kernel(const Q5KBlock* __restrict__ w,
                                                                   const Q81Block* __restrict__ x,
                                                                   float* __restrict__ y, int n_out,
                                                                   const int32_t* __restrict__ map, int* __restrict__ out_id,
                                                                   float* __restrict__ out_prob, float* __restrict__ part,
                                                                   unsigned* __restrict__ count) {
    __shared__ __align__(16) int4 xe[80 * XS];
    __shared__ Top wt[WPB];
    __shared__ bool last;
    {   // the weights are constant: the warp's first rows go to L2 before the wait
        const int lane0 = threadIdx.x & 31;
        const int r0 = blockIdx.x * WPB + (threadIdx.x >> 5), st = gridDim.x * WPB;
        for (int k = 0; k < kPfRows; ++k) {
            const int row = r0 + k * st;
            if (row >= n_out) break;
            const char* base = reinterpret_cast<const char*>(w + (size_t) row * 10);
            if (lane0 < 14) asm volatile("prefetch.global.L2 [%0];" ::"l"(base + 128 * lane0));
            else if (lane0 == 14) asm volatile("prefetch.global.L2 [%0];" ::"l"(base + 1759));
        }
    }
    pdl_wait();
    for (int i = threadIdx.x; i < 80 * 4; i += blockDim.x) {
        const int b = i / 4, pos = i % 4;
        const Q81Block* blk = x + b;
        const int* q8 = reinterpret_cast<const int*>(blk->qs) + pos;
        const int u0 = __ldg(q8), u1 = __ldg(q8 + 4);
        const unsigned dsb = __ldg(reinterpret_cast<const unsigned*>(&blk->ds));
        const float d8 = __low2float(*reinterpret_cast<const half2*>(&dsb));
        xe[xslot(b) + pos] = make_int4(u0, u1, DP4A(0x01010101, u0, DP4A(0x01010101, u1, 0)),
                                       __float_as_int(d8));
    }
    __syncthreads();
    const XCol xc[1] = {XCol{xe}};
    const int lane = threadIdx.x & 31, warp = threadIdx.x >> 5;
    Top top;
    top.init();
    q5k_rows_10<1, true>(w, xc, y, n_out, blockIdx.x * WPB + warp, gridDim.x * WPB, lane, &top, map);
    if (lane == 0) wt[warp] = top;
    __syncthreads();
    if (threadIdx.x == 0) {
        Top b = wt[0];
        for (int i = 1; i < WPB; ++i) b.merge(wt[i]);
        part[3 * blockIdx.x] = b.m;
        part[3 * blockIdx.x + 1] = __int_as_float(b.idx);
        part[3 * blockIdx.x + 2] = b.s;
        __threadfence();
        last = atomicAdd(count, 1u) == gridDim.x - 1;
    }
    __syncthreads();
    if (!last) return;
    __threadfence();
    Top g;   // each thread a strided share of the block partials, then the block
    g.init();
    for (int i = threadIdx.x; i < (int) gridDim.x; i += blockDim.x) {
        Top o;
        o.m = __ldcg(part + 3 * i);
        o.idx = __float_as_int(__ldcg(part + 3 * i + 1));
        o.s = __ldcg(part + 3 * i + 2);
        g.merge(o);
    }
    for (int off = 16; off > 0; off >>= 1) {
        Top o;
        o.m = __shfl_xor_sync(0xffffffffu, g.m, off);
        o.idx = __shfl_xor_sync(0xffffffffu, g.idx, off);
        o.s = __shfl_xor_sync(0xffffffffu, g.s, off);
        g.merge(o);
    }
    if (lane == 0) wt[warp] = g;
    __syncthreads();
    if (threadIdx.x == 0) {
        Top b = wt[0];
        for (int i = 1; i < WPB; ++i) b.merge(wt[i]);
        const int id = b.idx < n_out ? b.idx : 0;
        *out_id = map != nullptr ? map[id] : id;
        *out_prob = 1.0f / b.s;
        *count = 0u;
    }
}

template <int NC, int BPR>
void launch_bpr(const void* w, const void* x, float* y, int n_in, int n_out, cudaStream_t s) {
    // one resident wave: every warp walks rows with the grid's stride
    static std::atomic<int> grid_max[64];
    static std::atomic<size_t> smem_set[64];   // the opt-in size applied (0: none yet); grows with the row length
    const int dev = opt_in_device("q5k_head");
    const size_t smem = (size_t) NC * (n_in / Q8K) * XS * sizeof(int4);
    if (smem > smem_set[dev].load(std::memory_order_acquire)) {
        std::lock_guard<std::mutex> lk(opt_in_mutex());
        if (smem > smem_set[dev].load(std::memory_order_relaxed)) {
            int sms = 0, per_sm = 0;
            cudaDeviceGetAttribute(&sms, cudaDevAttrMultiProcessorCount, dev);
            opt_in_check(cudaFuncSetAttribute(q5k_head_kernel<NC, BPR>, cudaFuncAttributeMaxDynamicSharedMemorySize, (int) smem),
                         "q5k_head");
            cudaOccupancyMaxActiveBlocksPerMultiprocessor(&per_sm, q5k_head_kernel<NC, BPR>, WPB * WARP, smem);
            grid_max[dev].store((sms > 0 ? sms : 1) * (per_sm > 0 ? per_sm : 1), std::memory_order_relaxed);
            smem_set[dev].store(smem, std::memory_order_release);
        }
    }
    const long long want = ((long long) n_out + WPB - 1) / WPB;
    const long long gm = grid_max[dev].load(std::memory_order_relaxed);
    const unsigned grid = (unsigned) (want < gm ? want : gm);
    q5k_head_kernel<NC, BPR><<<grid, WPB * WARP, smem, s>>>((const Q5KBlock*) w, (const Q81Block*) x, y, n_in, n_out);
}
template <int NC>
void launch_nc(const void* w, const void* x, float* y, int n_in, int n_out, cudaStream_t s) {
    if (n_in == 2560) launch_bpr<NC, 10>(w, x, y, n_in, n_out, s);
    else launch_bpr<NC, 0>(w, x, y, n_in, n_out, s);
}

}  // namespace

bool q5k_head_supported(int n_in, int ncols) {
    return n_in > 0 && n_in % QK == 0 && n_in / QK <= 64 && ncols >= 1 && ncols <= 8 &&
           (size_t) ncols * (n_in / Q8K) * XS * sizeof(int4) <= 96 * 1024;
}

size_t q5k_head_top1_scratch_bytes() { return 4096 * 3 * sizeof(float) + 256; }

bool q5k_head_top1(const void* weights, const void* x_q8_1, float* y, int n_in, int n_out, const int32_t* map,
                   int* out_id, float* out_prob, void* scratch, void* stream) {
    if (n_in != 2560 || n_out <= 0 || !weights || !x_q8_1 || !y || !out_id || !out_prob || !scratch) return false;
    static int grid_max[64] = {};
    int dev = 0;
    if (cudaGetDevice(&dev) != cudaSuccess || dev < 0 || dev >= 64) dev = 0;
    if (grid_max[dev] == 0) {
        int sms = 0, per_sm = 0;
        cudaDeviceGetAttribute(&sms, cudaDevAttrMultiProcessorCount, dev);
        cudaOccupancyMaxActiveBlocksPerMultiprocessor(&per_sm, q5k_head_top1_kernel, WPB * WARP, 0);
        grid_max[dev] = (sms > 0 ? sms : 1) * (per_sm > 0 ? per_sm : 1);
        if (grid_max[dev] > 4096) grid_max[dev] = 4096;
    }
    const long long want = ((long long) n_out + WPB - 1) / WPB;
    const unsigned grid = (unsigned) (want < grid_max[dev] ? want : grid_max[dev]);
    float* part = (float*) scratch;
    unsigned* count = (unsigned*) ((char*) scratch + 4096 * 3 * sizeof(float));
    launch_pdl(q5k_head_top1_kernel, dim3(grid), dim3(WPB * WARP), 0, (cudaStream_t) stream, (const Q5KBlock*) weights,
               (const Q81Block*) x_q8_1, y, n_out, map, out_id, out_prob, part, count);
    const cudaError_t e = cudaGetLastError();
    if (e != cudaSuccess) {
        basalt::log::error("basalt", "q5k_head_top1: %s", cudaGetErrorString(e));
        std::exit(1);
    }
    return true;
}

namespace {
__global__ void mask_unmapped_kernel(float* __restrict__ y, const int32_t* __restrict__ map, int n) {
    const int i = blockIdx.x * blockDim.x + threadIdx.x;
    if (i < n && map[i] < 0) y[i] = __int_as_float(0xff800000);
}
}  // namespace

void q5k_head_mask_unmapped(float* y, const int32_t* map, int n, void* stream) {
    if (n <= 0) return;
    mask_unmapped_kernel<<<(n + 255) / 256, 256, 0, (cudaStream_t) stream>>>(y, map, n);
}

void q5k_head_mmvq(const void* weights, const void* x_q8_1, float* y, int n_in, int n_out, int ncols, void* stream) {
    if (!q5k_head_supported(n_in, ncols) || n_out <= 0 || !weights || !x_q8_1 || !y) {
        basalt::log::error("basalt", "q5k_head_mmvq: unsupported shape (n_in %d, ncols %d)", n_in, ncols);
        std::exit(1);
    }
    const auto s = (cudaStream_t) stream;
    switch (ncols) {
        case 1: launch_nc<1>(weights, x_q8_1, y, n_in, n_out, s); break;
        case 2: launch_nc<2>(weights, x_q8_1, y, n_in, n_out, s); break;
        case 3: launch_nc<3>(weights, x_q8_1, y, n_in, n_out, s); break;
        case 4: launch_nc<4>(weights, x_q8_1, y, n_in, n_out, s); break;
        case 5: launch_nc<5>(weights, x_q8_1, y, n_in, n_out, s); break;
        case 6: launch_nc<6>(weights, x_q8_1, y, n_in, n_out, s); break;
        case 7: launch_nc<7>(weights, x_q8_1, y, n_in, n_out, s); break;
        default: launch_nc<8>(weights, x_q8_1, y, n_in, n_out, s); break;
    }
    const cudaError_t e = cudaGetLastError();
    if (e != cudaSuccess) {
        basalt::log::error("basalt", "q5k_head_mmvq: %s", cudaGetErrorString(e));
        std::exit(1);
    }
}

// ---- the 2-bit copy and the two-stage argmax

namespace {

// One thread per 32-weight group: the group's dequantized Q5_K values to the 2-bit copy.
__global__ void q5k_proxy_pack_kernel(const uint8_t* __restrict__ q5, int64_t row0, int64_t n,
                                      uint4* __restrict__ wq, uint16_t* __restrict__ sc) {
    const int64_t i = (int64_t) blockIdx.x * blockDim.x + threadIdx.x;
    if (i >= n * 80) return;
    const int64_t row = row0 + i / 80;
    const int g = (int) (i % 80);
    const Q5KBlock* b = reinterpret_cast<const Q5KBlock*>(q5 + (size_t) row * 1760) + g / 8;
    const int j = g % 8;
    int sci, mi;
    if (j < 4) { sci = b->scales[j] & 63; mi = b->scales[j + 4] & 63; }
    else {
        sci = (b->scales[j + 4] & 0xF) | ((b->scales[j - 4] >> 6) << 4);
        mi = (b->scales[j + 4] >> 4) | ((b->scales[j] >> 6) << 4);
    }
    const float2 dm = __half22float2(b->dm);
    const float d = dm.x * (float) sci, mn = dm.y * (float) mi;
    float w[32];
    for (int l = 0; l < 32; ++l) {
        const int nib = (j & 1) ? (b->qs[32 * (j / 2) + l] >> 4) : (b->qs[32 * (j / 2) + l] & 15);
        const int q = nib | (((b->qh[l] >> j) & 1) << 4);
        w[l] = d * (float) q - mn;
    }
    px::pack_group<true>(w, row, g, wq, sc);
}

// One block: the rows near the best approximate score are scored exactly (a warp per row), the exact best is the pick.
__global__ void __launch_bounds__(512) q5k_proxy_final_kernel(const Q5KBlock* __restrict__ w,
                                                              const Q81Block* __restrict__ x, int n_tiles,
                                                              const int32_t* __restrict__ map,
                                                              const float2* __restrict__ cand,
                                                              const float2* __restrict__ part, int* __restrict__ out_id,
                                                              float* __restrict__ out_prob) {
    __shared__ __align__(16) int4 xe[80 * XS];
    __shared__ px::Final f;
    const int tid = threadIdx.x, lane = tid & 31, warp = tid >> 5;
    pdl_wait();
    if (tid == 0) f.cnt = 0;
    for (int i = tid; i < 80 * 4; i += blockDim.x) {
        const int b = i / 4, pos = i % 4;
        const Q81Block* blk = x + b;
        const int* q8 = reinterpret_cast<const int*>(blk->qs) + pos;
        const int u0 = __ldg(q8), u1 = __ldg(q8 + 4);
        const unsigned dsb = __ldg(reinterpret_cast<const unsigned*>(&blk->ds));
        const float d8 = __low2float(*reinterpret_cast<const half2*>(&dsb));
        xe[xslot(b) + pos] = make_int4(u0, u1, DP4A(0x01010101, u0, DP4A(0x01010101, u1, 0)), __float_as_int(d8));
    }
    const int n = px::collect(f, n_tiles, map, cand, out_id, out_prob);
    if (n == 0) return;
    const XCol xc[1] = {XCol{xe}};
    for (int c = warp; c < n; c += 16) {
        float y = 0.0f;
        q5k_row_dev<1, 10>(w + (size_t) f.list[c] * 10, xc, &y, 1, 10, 0, lane);
        if (lane == 0) f.ex[c] = y;
    }
    __syncthreads();
    if (warp != 0) return;
    px::pick(f, n, n_tiles, map, part, out_id, out_prob);
}

}  // namespace

size_t q5k_proxy_bytes(int64_t n_cap) { return px::bytes(n_cap); }

size_t q5k_proxy_scratch_bytes(int64_t n_cap) { return px::scratch_bytes(n_cap); }

void q5k_proxy_pack(const void* q5k_rows, int64_t row0, int64_t n, void* proxy, int64_t n_cap, void* stream) {
    if (n <= 0) return;
    const int64_t total = n * 80;
    q5k_proxy_pack_kernel<<<(unsigned) ((total + 127) / 128), 128, 0, (cudaStream_t) stream>>>(
        (const uint8_t*) q5k_rows, row0, n, (uint4*) proxy, px::scales(proxy, n_cap));
    const cudaError_t e = cudaGetLastError();
    if (e != cudaSuccess) {
        basalt::log::error("basalt", "q5k_proxy_pack: %s", cudaGetErrorString(e));
        std::exit(1);
    }
}

bool q5k_proxy_top1(const void* proxy, const void* q5k_rows, const void* x_q8_1, int n_rows, int64_t n_cap,
                    const int32_t* map, int* out_id, float* out_prob, void* scratch, void* stream) {
    if (n_rows <= 0 || n_rows > n_cap || !proxy || !q5k_rows || !x_q8_1 || !map || !out_id || !out_prob || !scratch)
        return false;
    const int tiles = (int) px::tiles(n_rows);
    const uint4* wq = (const uint4*) proxy;
    const uint32_t* sc = (const uint32_t*) px::scales(const_cast<void*>(proxy), n_cap);
    float2* cand = (float2*) scratch;
    float2* part = cand + (size_t) px::tiles(n_cap) * px::kPer;
    launch_pdl(px::score_kernel, dim3((unsigned) tiles), dim3(128), 0, (cudaStream_t) stream, wq, sc,
               (const px::X81*) x_q8_1, n_rows, map, cand, part);
    launch_pdl(q5k_proxy_final_kernel, dim3(1), dim3(512), 0, (cudaStream_t) stream, (const Q5KBlock*) q5k_rows,
               (const Q81Block*) x_q8_1, tiles, map, (const float2*) cand, (const float2*) part, out_id, out_prob);
    const cudaError_t e = cudaGetLastError();
    if (e != cudaSuccess) {
        basalt::log::error("basalt", "q5k_proxy_top1: %s", cudaGetErrorString(e));
        std::exit(1);
    }
    return true;
}

}  // namespace basalt::kernels
