

================================================================
== Vitis HLS Report for 'split_input_stream'
================================================================
* Date:           Sun Jan 29 14:07:10 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        Byte_Count_Really_Good_This_Time
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.538 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                       |                                             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                        Instance                       |                    Module                   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_split_input_stream_Pipeline_VITIS_LOOP_16_1_fu_46  |split_input_stream_Pipeline_VITIS_LOOP_16_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       2|     20|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     56|    -|
|Register         |        -|    -|      24|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      26|     78|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------+---------------------------------------------+---------+----+---+----+-----+
    |                        Instance                       |                    Module                   | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------------------------------------+---------------------------------------------+---------+----+---+----+-----+
    |grp_split_input_stream_Pipeline_VITIS_LOOP_16_1_fu_46  |split_input_stream_Pipeline_VITIS_LOOP_16_1  |        0|   0|  2|  20|    0|
    +-------------------------------------------------------+---------------------------------------------+---------+----+---+----+-----+
    |Total                                                  |                                             |        0|   0|  2|  20|    0|
    +-------------------------------------------------------+---------------------------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |InStream_TDATA_blk_n  |   9|          2|    1|          2|
    |ap_NS_fsm             |  20|          4|    1|          4|
    |ap_done               |   9|          2|    1|          2|
    |real_start            |   9|          2|    1|          2|
    |split_buffer_write    |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  56|         12|    5|         12|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------+---+----+-----+-----------+
    |                                Name                                | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                           |  3|   0|    3|          0|
    |ap_done_reg                                                         |  1|   0|    1|          0|
    |grp_split_input_stream_Pipeline_VITIS_LOOP_16_1_fu_46_ap_start_reg  |  1|   0|    1|          0|
    |start_once_reg                                                      |  1|   0|    1|          0|
    |tmp_1_reg_80                                                        |  9|   0|    9|          0|
    |tmp_data_V_reg_69                                                   |  8|   0|    8|          0|
    |tmp_last_V_reg_74                                                   |  1|   0|    1|          0|
    +--------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                               | 24|   0|   24|          0|
    +--------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  split_input_stream|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  split_input_stream|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  split_input_stream|  return value|
|start_full_n                 |   in|    1|  ap_ctrl_hs|  split_input_stream|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  split_input_stream|  return value|
|ap_continue                  |   in|    1|  ap_ctrl_hs|  split_input_stream|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  split_input_stream|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  split_input_stream|  return value|
|start_out                    |  out|    1|  ap_ctrl_hs|  split_input_stream|  return value|
|start_write                  |  out|    1|  ap_ctrl_hs|  split_input_stream|  return value|
|InStream_TDATA               |   in|    8|        axis|   InStream_V_data_V|       pointer|
|InStream_TVALID              |   in|    1|        axis|   InStream_V_last_V|       pointer|
|InStream_TREADY              |  out|    1|        axis|   InStream_V_last_V|       pointer|
|InStream_TLAST               |   in|    1|        axis|   InStream_V_last_V|       pointer|
|InStream_TKEEP               |   in|    1|        axis|   InStream_V_keep_V|       pointer|
|InStream_TSTRB               |   in|    1|        axis|   InStream_V_strb_V|       pointer|
|split_buffer_din             |  out|    9|     ap_fifo|        split_buffer|       pointer|
|split_buffer_num_data_valid  |   in|    9|     ap_fifo|        split_buffer|       pointer|
|split_buffer_fifo_cap        |   in|    9|     ap_fifo|        split_buffer|       pointer|
|split_buffer_full_n          |   in|    1|     ap_fifo|        split_buffer|       pointer|
|split_buffer_write           |  out|    1|     ap_fifo|        split_buffer|       pointer|
+-----------------------------+-----+-----+------------+--------------------+--------------+

