0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.sim/sim_1/impl/func/xsim/tb_func_impl.v,1634356555,verilog,,C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/28F640P30.v,,glbl;sram;thinpad_top,,,../../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/28F640P30.v,1633175451,verilog,,C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/clock.v,C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/include/def.h;C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/include/CUIcommandData.h;C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/include/data.h;C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/include/UserData.h;C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/include/BankLib.h;C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/include/TimingData.h,BlankCheckModule;BlockLockModule;BuffEnhancedFactProgramModule;BurstModule;CFIqueryModule;CUIdecoder1;CUIdecoder2;CUIdecoder_Busy1;ConfigRegModule;DataErrorModule;DebugModule;EraseModule;KernelModule;MemoryModule;OutputBufferModule;ProgramBufferModule;ProgramModule;ProtectRegModule;ReadModule;SignatureModule;StatusRegModule;TimingLibModule;x28fxxxp30,,,../../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/clock.v,1633175451,verilog,,C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/cpld_model.v,,clock,,,../../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/cpld_model.v,1633175451,verilog,,C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v,,cpld_model,,,../../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v,1633175451,verilog,,C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/sram_model.v,,flag_sync_cpld,,,../../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/include/BankLib.h,1633175451,verilog,,,C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/include/def.h;C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/include/data.h;C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/include/UserData.h,BankLib,,,,,,,,
C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/include/CUIcommandData.h,1633175451,verilog,,,,,,,,,,,,
C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/include/TimingData.h,1633175451,verilog,,,C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/include/data.h;C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/include/UserData.h,TimingDataModule,,,,,,,,
C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/include/UserData.h,1633175451,verilog,,,,,,,,,,,,
C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/include/data.h,1633175451,verilog,,,C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/include/UserData.h,,,,,,,,,
C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/include/def.h,1633175451,verilog,,,,,,,,,,,,
C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/sram_model.v,1633175451,verilog,,,,sram_model,,,../../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/tb.sv,1634355213,systemVerilog,,,,tb,,,../../../../../thinpad_top.srcs/sim_1/new/include,,,,,
