/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire [19:0] celloutsig_0_13z;
  wire celloutsig_0_1z;
  reg [34:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [10:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [11:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [18:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = celloutsig_1_15z[8] ? celloutsig_1_17z : celloutsig_1_0z[3];
  assign celloutsig_0_5z = celloutsig_0_2z[34] ? in_data[49] : celloutsig_0_2z[13];
  assign celloutsig_1_6z = celloutsig_1_1z[3] ? celloutsig_1_4z : in_data[129];
  assign celloutsig_1_7z = celloutsig_1_1z[8] ? celloutsig_1_0z[1] : celloutsig_1_2z[3];
  assign celloutsig_1_13z = celloutsig_1_12z ? celloutsig_1_1z[5] : celloutsig_1_11z;
  assign celloutsig_0_0z = ~in_data[19];
  assign celloutsig_0_3z = ~in_data[8];
  assign celloutsig_1_10z = ~celloutsig_1_1z[2];
  assign celloutsig_1_18z = ~(celloutsig_1_2z[2] ^ celloutsig_1_0z[10]);
  assign celloutsig_0_1z = ~(in_data[91] ^ in_data[75]);
  assign celloutsig_1_11z = ~(celloutsig_1_6z ^ celloutsig_1_1z[8]);
  assign celloutsig_1_12z = ~(celloutsig_1_0z[9] ^ celloutsig_1_0z[10]);
  assign celloutsig_0_8z = { celloutsig_0_2z[32:26], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z } & { in_data[52:47], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_13z = { in_data[91:74], celloutsig_0_6z, celloutsig_0_3z } & { in_data[55:39], celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_10z };
  assign celloutsig_1_15z = in_data[130:112] & { in_data[190:184], celloutsig_1_0z[11:1], celloutsig_1_10z };
  assign celloutsig_0_9z = { celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_1z } || { celloutsig_0_8z[10:9], celloutsig_0_5z };
  assign celloutsig_1_3z = celloutsig_1_0z[10:8] || celloutsig_1_0z[2:0];
  assign celloutsig_0_7z = { celloutsig_0_2z[27], celloutsig_0_3z, celloutsig_0_4z } < { celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_1_4z = celloutsig_1_1z[9:2] < { celloutsig_1_1z[5:4], celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_17z = { celloutsig_1_0z[3:1], celloutsig_1_10z, celloutsig_1_13z, celloutsig_1_7z, celloutsig_1_2z } < in_data[144:134];
  assign celloutsig_1_0z = in_data[175:164] * in_data[127:116];
  assign celloutsig_1_2z = in_data[130] ? celloutsig_1_1z[6:2] : celloutsig_1_0z[8:4];
  assign celloutsig_0_4z = { celloutsig_0_2z[12:5], celloutsig_0_0z, celloutsig_0_3z } !== in_data[36:27];
  assign celloutsig_0_6z = ~^ { celloutsig_0_2z[20:8], celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_10z = ~^ { celloutsig_0_2z[25], celloutsig_0_9z, celloutsig_0_9z };
  assign celloutsig_0_12z = ~^ { in_data[41:33], celloutsig_0_10z };
  assign celloutsig_1_1z = in_data[133:124] >>> in_data[148:139];
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_2z = 35'h000000000;
    else if (!clkin_data[0]) celloutsig_0_2z = in_data[46:12];
  assign { out_data[128], out_data[96], out_data[32], out_data[19:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_12z, celloutsig_0_13z };
endmodule
