<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/user/VexRiscv/fpga_project/VexRiscv/impl/gwsynthesis/VexRiscv.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/user/VexRiscv/fpga_project/VexRiscv/src/VexRiscv.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/user/VexRiscv/fpga_project/VexRiscv/src/VexRiscv.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138PG676AES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Sep 24 11:41:37 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>8438</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>5353</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>1302</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">49.040(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>-5176.977</td>
<td>1302</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-10.391</td>
<td>DebugPlugin_haltIt_s0/Q</td>
<td>_zz_decode_PREDICTION_CONTEXT_hazard_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.013</td>
<td>20.315</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-10.296</td>
<td>IBusCachedPlugin_cache/_zz_decodeStage_hit_data_21_s1/Q</td>
<td>IBusCachedPlugin_fetchPc_pcReg_14_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.030</td>
<td>20.015</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-10.261</td>
<td>execute_to_memory_REGFILE_WRITE_DATA_22_s0/Q</td>
<td>dataCache_1/stageB_waysHitsBeforeInvalidate_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>20.175</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-10.248</td>
<td>IBusCachedPlugin_cache/_zz_decodeStage_hit_data_21_s1/Q</td>
<td>IBusCachedPlugin_fetchPc_pcReg_10_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.019</td>
<td>19.917</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-10.211</td>
<td>IBusCachedPlugin_cache/_zz_decodeStage_hit_data_21_s1/Q</td>
<td>IBusCachedPlugin_fetchPc_pcReg_29_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.030</td>
<td>19.930</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-10.206</td>
<td>IBusCachedPlugin_cache/_zz_decodeStage_hit_data_20_s1/Q</td>
<td>decode_to_execute_RS2_29_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.040</td>
<td>20.183</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-10.130</td>
<td>dataCache_1/stageB_mmuRsp_allowWrite_s0/Q</td>
<td>_zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.011</td>
<td>20.078</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-10.085</td>
<td>IBusCachedPlugin_cache/_zz_decodeStage_hit_data_21_s1/Q</td>
<td>IBusCachedPlugin_fetchPc_pcReg_12_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.032</td>
<td>19.806</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-10.000</td>
<td>IBusCachedPlugin_cache/_zz_decodeStage_hit_data_21_s1/Q</td>
<td>IBusCachedPlugin_fetchPc_pcReg_18_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.032</td>
<td>19.721</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-9.992</td>
<td>IBusCachedPlugin_cache/_zz_decodeStage_hit_data_21_s1/Q</td>
<td>IBusCachedPlugin_fetchPc_pcReg_9_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.009</td>
<td>19.671</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-9.984</td>
<td>IBusCachedPlugin_cache/_zz_decodeStage_hit_data_21_s1/Q</td>
<td>IBusCachedPlugin_fetchPc_pcReg_27_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.021</td>
<td>19.694</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-9.889</td>
<td>IBusCachedPlugin_cache/_zz_decodeStage_hit_data_20_s1/Q</td>
<td>decode_to_execute_RS2_25_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.031</td>
<td>19.856</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-9.884</td>
<td>IBusCachedPlugin_cache/_zz_decodeStage_hit_data_20_s1/Q</td>
<td>decode_to_execute_RS2_28_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.028</td>
<td>19.849</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-9.773</td>
<td>IBusCachedPlugin_cache/_zz_decodeStage_hit_data_21_s1/Q</td>
<td>IBusCachedPlugin_fetchPc_pcReg_26_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.023</td>
<td>19.485</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-9.682</td>
<td>memory_to_writeBack_MEMORY_ENABLE_s0/Q</td>
<td>CsrPlugin_mepc_21_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.060</td>
<td>19.431</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-9.673</td>
<td>dataCache_1/stageB_mmuRsp_allowWrite_s0/Q</td>
<td>MmuPlugin_ports_1_cache_1_valid_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.043</td>
<td>19.319</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-9.667</td>
<td>IBusCachedPlugin_cache/_zz_decodeStage_hit_data_20_s1/Q</td>
<td>decode_to_execute_RS2_24_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.028</td>
<td>19.631</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-9.646</td>
<td>IBusCachedPlugin_cache/_zz_decodeStage_hit_data_20_s1/Q</td>
<td>decode_to_execute_RS2_27_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.031</td>
<td>19.613</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-9.634</td>
<td>IBusCachedPlugin_cache/_zz_decodeStage_hit_data_21_s1/Q</td>
<td>IBusCachedPlugin_fetchPc_pcReg_17_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.026</td>
<td>19.349</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-9.554</td>
<td>IBusCachedPlugin_cache/_zz_decodeStage_hit_data_20_s1/Q</td>
<td>decode_to_execute_RS2_26_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.031</td>
<td>19.521</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-9.530</td>
<td>IBusCachedPlugin_cache/_zz_decodeStage_hit_data_20_s1/Q</td>
<td>decode_to_execute_RS2_30_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.037</td>
<td>19.504</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-9.503</td>
<td>IBusCachedPlugin_cache/_zz_decodeStage_hit_data_20_s1/Q</td>
<td>decode_to_execute_RS2_23_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.037</td>
<td>19.476</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-9.481</td>
<td>memory_to_writeBack_MEMORY_ENABLE_s0/Q</td>
<td>CsrPlugin_mepc_17_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.077</td>
<td>19.246</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-9.481</td>
<td>memory_to_writeBack_MEMORY_ENABLE_s0/Q</td>
<td>CsrPlugin_mepc_24_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.077</td>
<td>19.246</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-9.421</td>
<td>IBusCachedPlugin_cache/_zz_decodeStage_hit_data_21_s1/Q</td>
<td>IBusCachedPlugin_fetchPc_pcReg_21_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.028</td>
<td>19.138</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.264</td>
<td>execute_MUL_LL_31_s0/DOUT[5]</td>
<td>memory_to_writeBack_MUL_LOW_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.001</td>
<td>0.276</td>
</tr>
<tr>
<td>2</td>
<td>0.270</td>
<td>execute_MUL_LL_31_s0/DOUT[4]</td>
<td>memory_to_writeBack_MUL_LOW_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.001</td>
<td>0.282</td>
</tr>
<tr>
<td>3</td>
<td>0.275</td>
<td>IBusCachedPlugin_cache/lineLoader_address_11_s1/Q</td>
<td>IBusCachedPlugin_cache/lineLoader_address_11_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>4</td>
<td>0.275</td>
<td>IBusCachedPlugin_cache/lineLoader_address_14_s1/Q</td>
<td>IBusCachedPlugin_cache/lineLoader_address_14_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>5</td>
<td>0.275</td>
<td>IBusCachedPlugin_cache/lineLoader_address_15_s1/Q</td>
<td>IBusCachedPlugin_cache/lineLoader_address_15_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>6</td>
<td>0.275</td>
<td>memory_DivPlugin_div_counter_value_0_s0/Q</td>
<td>memory_DivPlugin_div_counter_value_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>7</td>
<td>0.275</td>
<td>IBusCachedPlugin_cache/lineLoader_flushCounter_0_s2/Q</td>
<td>IBusCachedPlugin_cache/lineLoader_flushCounter_0_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>8</td>
<td>0.275</td>
<td>IBusCachedPlugin_cache/lineLoader_wordIndex_1_s1/Q</td>
<td>IBusCachedPlugin_cache/lineLoader_wordIndex_1_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>9</td>
<td>0.275</td>
<td>CsrPlugin_pipelineLiberator_pcValids_1_s4/Q</td>
<td>CsrPlugin_pipelineLiberator_pcValids_1_s4/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>10</td>
<td>0.278</td>
<td>IBusCachedPlugin_cache/lineLoader_flushPending_s6/Q</td>
<td>IBusCachedPlugin_cache/lineLoader_flushPending_s6/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>11</td>
<td>0.278</td>
<td>IBusCachedPlugin_cache/lineLoader_address_20_s1/Q</td>
<td>IBusCachedPlugin_cache/lineLoader_address_20_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>12</td>
<td>0.278</td>
<td>IBusCachedPlugin_cache/lineLoader_address_22_s1/Q</td>
<td>IBusCachedPlugin_cache/lineLoader_address_22_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>13</td>
<td>0.278</td>
<td>IBusCachedPlugin_cache/lineLoader_address_28_s1/Q</td>
<td>IBusCachedPlugin_cache/lineLoader_address_28_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>14</td>
<td>0.278</td>
<td>IBusCachedPlugin_cache/lineLoader_address_30_s1/Q</td>
<td>IBusCachedPlugin_cache/lineLoader_address_30_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>15</td>
<td>0.278</td>
<td>memory_to_writeBack_IS_DBUS_SHARING_s4/Q</td>
<td>memory_to_writeBack_IS_DBUS_SHARING_s4/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>16</td>
<td>0.278</td>
<td>memory_DivPlugin_div_counter_value_2_s0/Q</td>
<td>memory_DivPlugin_div_counter_value_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>17</td>
<td>0.278</td>
<td>IBusCachedPlugin_cache/lineLoader_address_26_s1/Q</td>
<td>IBusCachedPlugin_cache/lineLoader_address_26_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>18</td>
<td>0.278</td>
<td>IBusCachedPlugin_injector_port_state_0_s0/Q</td>
<td>IBusCachedPlugin_injector_port_state_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>19</td>
<td>0.281</td>
<td>IBusCachedPlugin_cache/lineLoader_wordIndex_0_s1/Q</td>
<td>IBusCachedPlugin_cache/lineLoader_wordIndex_0_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>20</td>
<td>0.302</td>
<td>MmuPlugin_shared_vpn_0_9_s0/Q</td>
<td>MmuPlugin_ports_1_cache_0_virtualAddress_0_9_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.001</td>
<td>0.248</td>
</tr>
<tr>
<td>21</td>
<td>0.317</td>
<td>dataCache_1/stageB_mmuRsp_physicalAddress_14_s0/Q</td>
<td>dataCache_1/ways_0_tags_ways_0_tags_0_0_s/DI[4]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.019</td>
<td>0.335</td>
</tr>
<tr>
<td>22</td>
<td>0.317</td>
<td>dataCache_1/stageB_mmuRsp_physicalAddress_12_s0/Q</td>
<td>dataCache_1/ways_0_tags_ways_0_tags_0_0_s/DI[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.019</td>
<td>0.335</td>
</tr>
<tr>
<td>23</td>
<td>0.317</td>
<td>dataCache_1/stageB_mmuRsp_physicalAddress_22_s0/Q</td>
<td>dataCache_1/ways_0_tags_ways_0_tags_0_0_s/DI[12]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.341</td>
</tr>
<tr>
<td>24</td>
<td>0.317</td>
<td>dataCache_1/stageB_mmuRsp_physicalAddress_21_s0/Q</td>
<td>dataCache_1/ways_0_tags_ways_0_tags_0_0_s/DI[11]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.341</td>
</tr>
<tr>
<td>25</td>
<td>0.317</td>
<td>dataCache_1/stageB_mmuRsp_physicalAddress_16_s0/Q</td>
<td>dataCache_1/ways_0_tags_ways_0_tags_0_0_s/DI[6]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.341</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>1.798</td>
<td>2.798</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>IBusCachedPlugin_cache/banks_0_banks_0_0_1_s</td>
</tr>
<tr>
<td>2</td>
<td>1.798</td>
<td>2.798</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>gowin_add_SDPB_RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s0</td>
</tr>
<tr>
<td>3</td>
<td>1.798</td>
<td>2.798</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>IBusCachedPlugin_cache/gowin_add_SDPB_ways_0_tags_ways_0_tags_0_0_s</td>
</tr>
<tr>
<td>4</td>
<td>1.803</td>
<td>2.803</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>_zz_3__zz_3_0_0_s</td>
</tr>
<tr>
<td>5</td>
<td>1.803</td>
<td>2.803</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>IBusCachedPlugin_cache/banks_0_banks_0_0_0_s</td>
</tr>
<tr>
<td>6</td>
<td>1.803</td>
<td>2.803</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>gowin_add_SDPB_RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s</td>
</tr>
<tr>
<td>7</td>
<td>1.803</td>
<td>2.803</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>gowin_add_SDPB_RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s0</td>
</tr>
<tr>
<td>8</td>
<td>1.803</td>
<td>2.803</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>IBusCachedPlugin_cache/gowin_add_SDPB_ways_0_tags_ways_0_tags_0_0_s</td>
</tr>
<tr>
<td>9</td>
<td>1.803</td>
<td>2.803</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>IBusCachedPlugin_cache/banks_0_banks_0_0_1_s</td>
</tr>
<tr>
<td>10</td>
<td>1.803</td>
<td>2.803</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>IBusCachedPlugin_cache/ways_0_tags_ways_0_tags_0_0_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>DebugPlugin_haltIt_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>_zz_decode_PREDICTION_CONTEXT_hazard_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.634</td>
<td>3.952</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C91[3][A]</td>
<td>DebugPlugin_haltIt_s0/CLK</td>
</tr>
<tr>
<td>5.017</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R49C91[3][A]</td>
<td style=" font-weight:bold;">DebugPlugin_haltIt_s0/Q</td>
</tr>
<tr>
<td>6.911</td>
<td>1.894</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C115[2][B]</td>
<td>when_CsrPlugin_l1390_s2/I0</td>
</tr>
<tr>
<td>7.199</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R50C115[2][B]</td>
<td style=" background: #97FFFF;">when_CsrPlugin_l1390_s2/F</td>
</tr>
<tr>
<td>7.356</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C115[0][B]</td>
<td>when_CsrPlugin_l1390_s0/I2</td>
</tr>
<tr>
<td>7.644</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R50C115[0][B]</td>
<td style=" background: #97FFFF;">when_CsrPlugin_l1390_s0/F</td>
</tr>
<tr>
<td>10.564</td>
<td>2.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C71[3][A]</td>
<td>IBusCachedPlugin_fetchPc_pc_28_s7/I2</td>
</tr>
<tr>
<td>10.883</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R54C71[3][A]</td>
<td style=" background: #97FFFF;">IBusCachedPlugin_fetchPc_pc_28_s7/F</td>
</tr>
<tr>
<td>11.588</td>
<td>0.705</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C68[0][A]</td>
<td>IBusCachedPlugin_fetchPc_pc_14_s8/I0</td>
</tr>
<tr>
<td>11.877</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R50C68[0][A]</td>
<td style=" background: #97FFFF;">IBusCachedPlugin_fetchPc_pc_14_s8/F</td>
</tr>
<tr>
<td>14.301</td>
<td>2.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C97[2][A]</td>
<td>IBusCachedPlugin_fetchPc_pc_14_s9/I3</td>
</tr>
<tr>
<td>14.589</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R52C97[2][A]</td>
<td style=" background: #97FFFF;">IBusCachedPlugin_fetchPc_pc_14_s9/F</td>
</tr>
<tr>
<td>17.636</td>
<td>3.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C55[3][B]</td>
<td>IBusCachedPlugin_fetchPc_pc_10_s8/I2</td>
</tr>
<tr>
<td>17.927</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C55[3][B]</td>
<td style=" background: #97FFFF;">IBusCachedPlugin_fetchPc_pc_10_s8/F</td>
</tr>
<tr>
<td>18.078</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C55[3][A]</td>
<td>IBusCachedPlugin_fetchPc_pc_10_s6/I2</td>
</tr>
<tr>
<td>18.369</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R56C55[3][A]</td>
<td style=" background: #97FFFF;">IBusCachedPlugin_fetchPc_pc_10_s6/F</td>
</tr>
<tr>
<td>21.441</td>
<td>3.071</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R54C97[1][A]</td>
<td>n18721_s0/I1</td>
</tr>
<tr>
<td>21.999</td>
<td>0.559</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C97[1][A]</td>
<td style=" background: #97FFFF;">n18721_s0/COUT</td>
</tr>
<tr>
<td>24.661</td>
<td>2.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C60[0][A]</td>
<td>n18724_s1/I2</td>
</tr>
<tr>
<td>24.949</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C60[0][A]</td>
<td style=" background: #97FFFF;">n18724_s1/F</td>
</tr>
<tr>
<td>24.949</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C60[0][A]</td>
<td style=" font-weight:bold;">_zz_decode_PREDICTION_CONTEXT_hazard_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.622</td>
<td>3.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C60[0][A]</td>
<td>_zz_decode_PREDICTION_CONTEXT_hazard_4_s0/CLK</td>
</tr>
<tr>
<td>14.558</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C60[0][A]</td>
<td>_zz_decode_PREDICTION_CONTEXT_hazard_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 14.727%; route: 3.952, 85.273%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.904, 14.294%; route: 17.029, 83.824%; tC2Q: 0.382, 1.883%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 14.767%; route: 3.939, 85.233%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.643</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.346</td>
</tr>
<tr>
<td class="label">From</td>
<td>IBusCachedPlugin_cache/_zz_decodeStage_hit_data_21_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>IBusCachedPlugin_fetchPc_pcReg_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.628</td>
<td>3.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C53[0][B]</td>
<td>IBusCachedPlugin_cache/_zz_decodeStage_hit_data_21_s1/CLK</td>
</tr>
<tr>
<td>5.010</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R51C53[0][B]</td>
<td style=" font-weight:bold;">IBusCachedPlugin_cache/_zz_decodeStage_hit_data_21_s1/Q</td>
</tr>
<tr>
<td>9.234</td>
<td>4.224</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R54C98[0][B]</td>
<td>n15531_s0/I1</td>
</tr>
<tr>
<td>9.834</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R54C98[0][B]</td>
<td style=" background: #97FFFF;">n15531_s0/COUT</td>
</tr>
<tr>
<td>9.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C98[1][A]</td>
<td>n15532_s0/CIN</td>
</tr>
<tr>
<td>9.884</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R54C98[1][A]</td>
<td style=" background: #97FFFF;">n15532_s0/COUT</td>
</tr>
<tr>
<td>9.884</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R54C98[1][B]</td>
<td>n15533_s0/CIN</td>
</tr>
<tr>
<td>9.934</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C98[1][B]</td>
<td style=" background: #97FFFF;">n15533_s0/COUT</td>
</tr>
<tr>
<td>9.934</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R54C98[2][A]</td>
<td>n15534_s0/CIN</td>
</tr>
<tr>
<td>9.984</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R54C98[2][A]</td>
<td style=" background: #97FFFF;">n15534_s0/COUT</td>
</tr>
<tr>
<td>12.608</td>
<td>2.624</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C57[0][B]</td>
<td>decode_INSTRUCTION_ANTICIPATED_24_s15/I1</td>
</tr>
<tr>
<td>13.186</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C57[0][B]</td>
<td style=" background: #97FFFF;">decode_INSTRUCTION_ANTICIPATED_24_s15/F</td>
</tr>
<tr>
<td>13.398</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C57[0][B]</td>
<td>decode_INSTRUCTION_ANTICIPATED_24_s12/I1</td>
</tr>
<tr>
<td>13.965</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C57[0][B]</td>
<td style=" background: #97FFFF;">decode_INSTRUCTION_ANTICIPATED_24_s12/F</td>
</tr>
<tr>
<td>13.968</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C57[0][A]</td>
<td>decode_INSTRUCTION_ANTICIPATED_24_s9/I3</td>
</tr>
<tr>
<td>14.535</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C57[0][A]</td>
<td style=" background: #97FFFF;">decode_INSTRUCTION_ANTICIPATED_24_s9/F</td>
</tr>
<tr>
<td>14.895</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C57[1][A]</td>
<td>decode_INSTRUCTION_ANTICIPATED_24_s4/I3</td>
</tr>
<tr>
<td>15.474</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C57[1][A]</td>
<td style=" background: #97FFFF;">decode_INSTRUCTION_ANTICIPATED_24_s4/F</td>
</tr>
<tr>
<td>15.685</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C59[0][B]</td>
<td>decode_INSTRUCTION_ANTICIPATED_24_s3/I0</td>
</tr>
<tr>
<td>15.974</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R54C59[0][B]</td>
<td style=" background: #97FFFF;">decode_INSTRUCTION_ANTICIPATED_24_s3/F</td>
</tr>
<tr>
<td>17.359</td>
<td>1.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C56[3][A]</td>
<td>IBusCachedPlugin_injector_nextPcCalc_valids_0_s3/I1</td>
</tr>
<tr>
<td>17.933</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R59C56[3][A]</td>
<td style=" background: #97FFFF;">IBusCachedPlugin_injector_nextPcCalc_valids_0_s3/F</td>
</tr>
<tr>
<td>20.286</td>
<td>2.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C91[0][A]</td>
<td>when_Fetcher_l160_s0/I1</td>
</tr>
<tr>
<td>20.794</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R51C91[0][A]</td>
<td style=" background: #97FFFF;">when_Fetcher_l160_s0/F</td>
</tr>
<tr>
<td>24.643</td>
<td>3.849</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C53[0][B]</td>
<td style=" font-weight:bold;">IBusCachedPlugin_fetchPc_pcReg_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.657</td>
<td>3.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C53[0][B]</td>
<td>IBusCachedPlugin_fetchPc_pcReg_14_s0/CLK</td>
</tr>
<tr>
<td>14.346</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R60C53[0][B]</td>
<td>IBusCachedPlugin_fetchPc_pcReg_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.030</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 14.749%; route: 3.945, 85.251%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.412, 22.046%; route: 15.220, 76.043%; tC2Q: 0.382, 1.911%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 14.654%; route: 3.975, 85.346%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.261</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.545</td>
</tr>
<tr>
<td class="label">From</td>
<td>execute_to_memory_REGFILE_WRITE_DATA_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dataCache_1/stageB_waysHitsBeforeInvalidate_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.631</td>
<td>3.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C81[0][B]</td>
<td>execute_to_memory_REGFILE_WRITE_DATA_22_s0/CLK</td>
</tr>
<tr>
<td>5.014</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R53C81[0][B]</td>
<td style=" font-weight:bold;">execute_to_memory_REGFILE_WRITE_DATA_22_s0/Q</td>
</tr>
<tr>
<td>8.475</td>
<td>3.461</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C103[0][A]</td>
<td>n2384_s0/I1</td>
</tr>
<tr>
<td>9.075</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R60C103[0][A]</td>
<td style=" background: #97FFFF;">n2384_s0/COUT</td>
</tr>
<tr>
<td>9.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R60C103[0][B]</td>
<td>n2385_s0/CIN</td>
</tr>
<tr>
<td>9.125</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R60C103[0][B]</td>
<td style=" background: #97FFFF;">n2385_s0/COUT</td>
</tr>
<tr>
<td>9.125</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C103[1][A]</td>
<td>n2386_s0/CIN</td>
</tr>
<tr>
<td>9.175</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C103[1][A]</td>
<td style=" background: #97FFFF;">n2386_s0/COUT</td>
</tr>
<tr>
<td>9.175</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C103[1][B]</td>
<td>n2387_s0/CIN</td>
</tr>
<tr>
<td>9.225</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C103[1][B]</td>
<td style=" background: #97FFFF;">n2387_s0/COUT</td>
</tr>
<tr>
<td>9.225</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C103[2][A]</td>
<td>n2388_s0/CIN</td>
</tr>
<tr>
<td>9.275</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C103[2][A]</td>
<td style=" background: #97FFFF;">n2388_s0/COUT</td>
</tr>
<tr>
<td>9.275</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C103[2][B]</td>
<td>n2389_s0/CIN</td>
</tr>
<tr>
<td>9.325</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C103[2][B]</td>
<td style=" background: #97FFFF;">n2389_s0/COUT</td>
</tr>
<tr>
<td>9.325</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C104[0][A]</td>
<td>n2390_s0/CIN</td>
</tr>
<tr>
<td>9.375</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C104[0][A]</td>
<td style=" background: #97FFFF;">n2390_s0/COUT</td>
</tr>
<tr>
<td>9.375</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C104[0][B]</td>
<td>n2391_s0/CIN</td>
</tr>
<tr>
<td>9.425</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C104[0][B]</td>
<td style=" background: #97FFFF;">n2391_s0/COUT</td>
</tr>
<tr>
<td>9.425</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C104[1][A]</td>
<td>n2392_s0/CIN</td>
</tr>
<tr>
<td>9.475</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C104[1][A]</td>
<td style=" background: #97FFFF;">n2392_s0/COUT</td>
</tr>
<tr>
<td>9.475</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C104[1][B]</td>
<td>n2393_s0/CIN</td>
</tr>
<tr>
<td>9.525</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C104[1][B]</td>
<td style=" background: #97FFFF;">n2393_s0/COUT</td>
</tr>
<tr>
<td>11.316</td>
<td>1.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C87[0][B]</td>
<td>n14277_s3/I0</td>
</tr>
<tr>
<td>11.895</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R57C87[0][B]</td>
<td style=" background: #97FFFF;">n14277_s3/F</td>
</tr>
<tr>
<td>14.249</td>
<td>2.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C111[0][A]</td>
<td>DBusCachedPlugin_mmuBus_rsp_physicalAddress_27_s4/I0</td>
</tr>
<tr>
<td>14.816</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R54C111[0][A]</td>
<td style=" background: #97FFFF;">DBusCachedPlugin_mmuBus_rsp_physicalAddress_27_s4/F</td>
</tr>
<tr>
<td>17.039</td>
<td>2.223</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C90[0][B]</td>
<td>DBusCachedPlugin_mmuBus_rsp_physicalAddress_21_s5/I3</td>
</tr>
<tr>
<td>17.618</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R57C90[0][B]</td>
<td style=" background: #97FFFF;">DBusCachedPlugin_mmuBus_rsp_physicalAddress_21_s5/F</td>
</tr>
<tr>
<td>18.736</td>
<td>1.119</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C104[0][A]</td>
<td>DBusCachedPlugin_mmuBus_rsp_physicalAddress_21_s7/I3</td>
</tr>
<tr>
<td>19.315</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R57C104[0][A]</td>
<td style=" background: #97FFFF;">DBusCachedPlugin_mmuBus_rsp_physicalAddress_21_s7/F</td>
</tr>
<tr>
<td>20.908</td>
<td>1.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C121[1][A]</td>
<td>DBusCachedPlugin_mmuBus_rsp_physicalAddress_20_s5/I2</td>
</tr>
<tr>
<td>21.486</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C121[1][A]</td>
<td style=" background: #97FFFF;">DBusCachedPlugin_mmuBus_rsp_physicalAddress_20_s5/F</td>
</tr>
<tr>
<td>21.486</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C121[1][A]</td>
<td>DBusCachedPlugin_mmuBus_rsp_physicalAddress_20_s3/I0</td>
</tr>
<tr>
<td>21.636</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C121[1][A]</td>
<td style=" background: #97FFFF;">DBusCachedPlugin_mmuBus_rsp_physicalAddress_20_s3/O</td>
</tr>
<tr>
<td>22.683</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C133[1][A]</td>
<td>dataCache_1/n523_s0/I0</td>
</tr>
<tr>
<td>23.278</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R60C133[1][A]</td>
<td style=" background: #97FFFF;">dataCache_1/n523_s0/COUT</td>
</tr>
<tr>
<td>23.278</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R60C133[1][B]</td>
<td>dataCache_1/n524_s0/CIN</td>
</tr>
<tr>
<td>23.328</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R60C133[1][B]</td>
<td style=" background: #97FFFF;">dataCache_1/n524_s0/COUT</td>
</tr>
<tr>
<td>23.328</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C133[2][A]</td>
<td>dataCache_1/n525_s0/CIN</td>
</tr>
<tr>
<td>23.378</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C133[2][A]</td>
<td style=" background: #97FFFF;">dataCache_1/n525_s0/COUT</td>
</tr>
<tr>
<td>23.378</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C133[2][B]</td>
<td>dataCache_1/n526_s0/CIN</td>
</tr>
<tr>
<td>23.428</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C133[2][B]</td>
<td style=" background: #97FFFF;">dataCache_1/n526_s0/COUT</td>
</tr>
<tr>
<td>23.428</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C134[0][A]</td>
<td>dataCache_1/n527_s0/CIN</td>
</tr>
<tr>
<td>23.478</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C134[0][A]</td>
<td style=" background: #97FFFF;">dataCache_1/n527_s0/COUT</td>
</tr>
<tr>
<td>23.478</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C134[0][B]</td>
<td>dataCache_1/n528_s0/CIN</td>
</tr>
<tr>
<td>23.528</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C134[0][B]</td>
<td style=" background: #97FFFF;">dataCache_1/n528_s0/COUT</td>
</tr>
<tr>
<td>23.528</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C134[1][A]</td>
<td>dataCache_1/n529_s0/CIN</td>
</tr>
<tr>
<td>23.577</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C134[1][A]</td>
<td style=" background: #97FFFF;">dataCache_1/n529_s0/COUT</td>
</tr>
<tr>
<td>23.577</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C134[1][B]</td>
<td>dataCache_1/n530_s0/CIN</td>
</tr>
<tr>
<td>23.627</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C134[1][B]</td>
<td style=" background: #97FFFF;">dataCache_1/n530_s0/COUT</td>
</tr>
<tr>
<td>23.627</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C134[2][A]</td>
<td>dataCache_1/n531_s0/CIN</td>
</tr>
<tr>
<td>23.677</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C134[2][A]</td>
<td style=" background: #97FFFF;">dataCache_1/n531_s0/COUT</td>
</tr>
<tr>
<td>23.677</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C134[2][B]</td>
<td>dataCache_1/n532_s0/CIN</td>
</tr>
<tr>
<td>23.727</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C134[2][B]</td>
<td style=" background: #97FFFF;">dataCache_1/n532_s0/COUT</td>
</tr>
<tr>
<td>23.727</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C135[0][A]</td>
<td>dataCache_1/n533_s0/CIN</td>
</tr>
<tr>
<td>23.777</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C135[0][A]</td>
<td style=" background: #97FFFF;">dataCache_1/n533_s0/COUT</td>
</tr>
<tr>
<td>24.232</td>
<td>0.455</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C133[3][A]</td>
<td>dataCache_1/stageA_wayHits_0_s1/I2</td>
</tr>
<tr>
<td>24.806</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C133[3][A]</td>
<td style=" background: #97FFFF;">dataCache_1/stageA_wayHits_0_s1/F</td>
</tr>
<tr>
<td>24.806</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C133[3][A]</td>
<td style=" font-weight:bold;">dataCache_1/stageB_waysHitsBeforeInvalidate_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.609</td>
<td>3.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C133[3][A]</td>
<td>dataCache_1/stageB_waysHitsBeforeInvalidate_0_s0/CLK</td>
</tr>
<tr>
<td>14.545</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R60C133[3][A]</td>
<td>dataCache_1/stageB_waysHitsBeforeInvalidate_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 14.737%; route: 3.949, 85.263%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.751, 28.507%; route: 14.041, 69.597%; tC2Q: 0.382, 1.896%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 14.809%; route: 3.926, 85.191%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.248</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.545</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>IBusCachedPlugin_cache/_zz_decodeStage_hit_data_21_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>IBusCachedPlugin_fetchPc_pcReg_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.628</td>
<td>3.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C53[0][B]</td>
<td>IBusCachedPlugin_cache/_zz_decodeStage_hit_data_21_s1/CLK</td>
</tr>
<tr>
<td>5.010</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R51C53[0][B]</td>
<td style=" font-weight:bold;">IBusCachedPlugin_cache/_zz_decodeStage_hit_data_21_s1/Q</td>
</tr>
<tr>
<td>9.234</td>
<td>4.224</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R54C98[0][B]</td>
<td>n15531_s0/I1</td>
</tr>
<tr>
<td>9.834</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R54C98[0][B]</td>
<td style=" background: #97FFFF;">n15531_s0/COUT</td>
</tr>
<tr>
<td>9.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C98[1][A]</td>
<td>n15532_s0/CIN</td>
</tr>
<tr>
<td>9.884</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R54C98[1][A]</td>
<td style=" background: #97FFFF;">n15532_s0/COUT</td>
</tr>
<tr>
<td>9.884</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R54C98[1][B]</td>
<td>n15533_s0/CIN</td>
</tr>
<tr>
<td>9.934</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C98[1][B]</td>
<td style=" background: #97FFFF;">n15533_s0/COUT</td>
</tr>
<tr>
<td>9.934</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R54C98[2][A]</td>
<td>n15534_s0/CIN</td>
</tr>
<tr>
<td>9.984</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R54C98[2][A]</td>
<td style=" background: #97FFFF;">n15534_s0/COUT</td>
</tr>
<tr>
<td>12.608</td>
<td>2.624</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C57[0][B]</td>
<td>decode_INSTRUCTION_ANTICIPATED_24_s15/I1</td>
</tr>
<tr>
<td>13.186</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C57[0][B]</td>
<td style=" background: #97FFFF;">decode_INSTRUCTION_ANTICIPATED_24_s15/F</td>
</tr>
<tr>
<td>13.398</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C57[0][B]</td>
<td>decode_INSTRUCTION_ANTICIPATED_24_s12/I1</td>
</tr>
<tr>
<td>13.965</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C57[0][B]</td>
<td style=" background: #97FFFF;">decode_INSTRUCTION_ANTICIPATED_24_s12/F</td>
</tr>
<tr>
<td>13.968</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C57[0][A]</td>
<td>decode_INSTRUCTION_ANTICIPATED_24_s9/I3</td>
</tr>
<tr>
<td>14.535</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C57[0][A]</td>
<td style=" background: #97FFFF;">decode_INSTRUCTION_ANTICIPATED_24_s9/F</td>
</tr>
<tr>
<td>14.895</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C57[1][A]</td>
<td>decode_INSTRUCTION_ANTICIPATED_24_s4/I3</td>
</tr>
<tr>
<td>15.474</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C57[1][A]</td>
<td style=" background: #97FFFF;">decode_INSTRUCTION_ANTICIPATED_24_s4/F</td>
</tr>
<tr>
<td>15.685</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C59[0][B]</td>
<td>decode_INSTRUCTION_ANTICIPATED_24_s3/I0</td>
</tr>
<tr>
<td>15.974</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R54C59[0][B]</td>
<td style=" background: #97FFFF;">decode_INSTRUCTION_ANTICIPATED_24_s3/F</td>
</tr>
<tr>
<td>17.359</td>
<td>1.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C56[3][A]</td>
<td>IBusCachedPlugin_injector_nextPcCalc_valids_0_s3/I1</td>
</tr>
<tr>
<td>17.933</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R59C56[3][A]</td>
<td style=" background: #97FFFF;">IBusCachedPlugin_injector_nextPcCalc_valids_0_s3/F</td>
</tr>
<tr>
<td>20.286</td>
<td>2.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C91[0][A]</td>
<td>when_Fetcher_l160_s0/I1</td>
</tr>
<tr>
<td>20.794</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R51C91[0][A]</td>
<td style=" background: #97FFFF;">when_Fetcher_l160_s0/F</td>
</tr>
<tr>
<td>24.545</td>
<td>3.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C55[1][A]</td>
<td style=" font-weight:bold;">IBusCachedPlugin_fetchPc_pcReg_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.609</td>
<td>3.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C55[1][A]</td>
<td>IBusCachedPlugin_fetchPc_pcReg_10_s0/CLK</td>
</tr>
<tr>
<td>14.297</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C55[1][A]</td>
<td>IBusCachedPlugin_fetchPc_pcReg_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 14.749%; route: 3.945, 85.251%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.412, 22.154%; route: 15.123, 75.926%; tC2Q: 0.382, 1.920%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 14.809%; route: 3.926, 85.191%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.558</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.346</td>
</tr>
<tr>
<td class="label">From</td>
<td>IBusCachedPlugin_cache/_zz_decodeStage_hit_data_21_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>IBusCachedPlugin_fetchPc_pcReg_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.628</td>
<td>3.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C53[0][B]</td>
<td>IBusCachedPlugin_cache/_zz_decodeStage_hit_data_21_s1/CLK</td>
</tr>
<tr>
<td>5.010</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R51C53[0][B]</td>
<td style=" font-weight:bold;">IBusCachedPlugin_cache/_zz_decodeStage_hit_data_21_s1/Q</td>
</tr>
<tr>
<td>9.234</td>
<td>4.224</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R54C98[0][B]</td>
<td>n15531_s0/I1</td>
</tr>
<tr>
<td>9.834</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R54C98[0][B]</td>
<td style=" background: #97FFFF;">n15531_s0/COUT</td>
</tr>
<tr>
<td>9.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C98[1][A]</td>
<td>n15532_s0/CIN</td>
</tr>
<tr>
<td>9.884</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R54C98[1][A]</td>
<td style=" background: #97FFFF;">n15532_s0/COUT</td>
</tr>
<tr>
<td>9.884</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R54C98[1][B]</td>
<td>n15533_s0/CIN</td>
</tr>
<tr>
<td>9.934</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C98[1][B]</td>
<td style=" background: #97FFFF;">n15533_s0/COUT</td>
</tr>
<tr>
<td>9.934</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R54C98[2][A]</td>
<td>n15534_s0/CIN</td>
</tr>
<tr>
<td>9.984</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R54C98[2][A]</td>
<td style=" background: #97FFFF;">n15534_s0/COUT</td>
</tr>
<tr>
<td>12.608</td>
<td>2.624</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C57[0][B]</td>
<td>decode_INSTRUCTION_ANTICIPATED_24_s15/I1</td>
</tr>
<tr>
<td>13.186</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C57[0][B]</td>
<td style=" background: #97FFFF;">decode_INSTRUCTION_ANTICIPATED_24_s15/F</td>
</tr>
<tr>
<td>13.398</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C57[0][B]</td>
<td>decode_INSTRUCTION_ANTICIPATED_24_s12/I1</td>
</tr>
<tr>
<td>13.965</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C57[0][B]</td>
<td style=" background: #97FFFF;">decode_INSTRUCTION_ANTICIPATED_24_s12/F</td>
</tr>
<tr>
<td>13.968</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C57[0][A]</td>
<td>decode_INSTRUCTION_ANTICIPATED_24_s9/I3</td>
</tr>
<tr>
<td>14.535</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C57[0][A]</td>
<td style=" background: #97FFFF;">decode_INSTRUCTION_ANTICIPATED_24_s9/F</td>
</tr>
<tr>
<td>14.895</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C57[1][A]</td>
<td>decode_INSTRUCTION_ANTICIPATED_24_s4/I3</td>
</tr>
<tr>
<td>15.474</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C57[1][A]</td>
<td style=" background: #97FFFF;">decode_INSTRUCTION_ANTICIPATED_24_s4/F</td>
</tr>
<tr>
<td>15.685</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C59[0][B]</td>
<td>decode_INSTRUCTION_ANTICIPATED_24_s3/I0</td>
</tr>
<tr>
<td>15.974</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R54C59[0][B]</td>
<td style=" background: #97FFFF;">decode_INSTRUCTION_ANTICIPATED_24_s3/F</td>
</tr>
<tr>
<td>17.359</td>
<td>1.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C56[3][A]</td>
<td>IBusCachedPlugin_injector_nextPcCalc_valids_0_s3/I1</td>
</tr>
<tr>
<td>17.933</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R59C56[3][A]</td>
<td style=" background: #97FFFF;">IBusCachedPlugin_injector_nextPcCalc_valids_0_s3/F</td>
</tr>
<tr>
<td>20.286</td>
<td>2.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C91[0][A]</td>
<td>when_Fetcher_l160_s0/I1</td>
</tr>
<tr>
<td>20.794</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R51C91[0][A]</td>
<td style=" background: #97FFFF;">when_Fetcher_l160_s0/F</td>
</tr>
<tr>
<td>24.558</td>
<td>3.764</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C65[0][A]</td>
<td style=" font-weight:bold;">IBusCachedPlugin_fetchPc_pcReg_29_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.657</td>
<td>3.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C65[0][A]</td>
<td>IBusCachedPlugin_fetchPc_pcReg_29_s0/CLK</td>
</tr>
<tr>
<td>14.346</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R60C65[0][A]</td>
<td>IBusCachedPlugin_fetchPc_pcReg_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.030</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 14.749%; route: 3.945, 85.251%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.412, 22.140%; route: 15.135, 75.941%; tC2Q: 0.382, 1.919%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 14.654%; route: 3.975, 85.346%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.206</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.810</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.604</td>
</tr>
<tr>
<td class="label">From</td>
<td>IBusCachedPlugin_cache/_zz_decodeStage_hit_data_20_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>decode_to_execute_RS2_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.628</td>
<td>3.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C53[0][A]</td>
<td>IBusCachedPlugin_cache/_zz_decodeStage_hit_data_20_s1/CLK</td>
</tr>
<tr>
<td>5.010</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R51C53[0][A]</td>
<td style=" font-weight:bold;">IBusCachedPlugin_cache/_zz_decodeStage_hit_data_20_s1/Q</td>
</tr>
<tr>
<td>9.095</td>
<td>4.085</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C96[0][A]</td>
<td>n15515_s0/I1</td>
</tr>
<tr>
<td>9.695</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R51C96[0][A]</td>
<td style=" background: #97FFFF;">n15515_s0/COUT</td>
</tr>
<tr>
<td>9.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C96[0][B]</td>
<td>n15516_s0/CIN</td>
</tr>
<tr>
<td>9.745</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R51C96[0][B]</td>
<td style=" background: #97FFFF;">n15516_s0/COUT</td>
</tr>
<tr>
<td>9.745</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C96[1][A]</td>
<td>n15517_s0/CIN</td>
</tr>
<tr>
<td>9.795</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C96[1][A]</td>
<td style=" background: #97FFFF;">n15517_s0/COUT</td>
</tr>
<tr>
<td>9.795</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C96[1][B]</td>
<td>n15518_s0/CIN</td>
</tr>
<tr>
<td>9.845</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C96[1][B]</td>
<td style=" background: #97FFFF;">n15518_s0/COUT</td>
</tr>
<tr>
<td>9.845</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C96[2][A]</td>
<td>n15519_s0/CIN</td>
</tr>
<tr>
<td>9.895</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R51C96[2][A]</td>
<td style=" background: #97FFFF;">n15519_s0/COUT</td>
</tr>
<tr>
<td>12.254</td>
<td>2.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C67[3][A]</td>
<td>decode_RS2_5_s4/I0</td>
</tr>
<tr>
<td>12.710</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R52C67[3][A]</td>
<td style=" background: #97FFFF;">decode_RS2_5_s4/F</td>
</tr>
<tr>
<td>16.883</td>
<td>4.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C109[3][B]</td>
<td>decode_RS2_31_s8/I0</td>
</tr>
<tr>
<td>17.456</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R52C109[3][B]</td>
<td style=" background: #97FFFF;">decode_RS2_31_s8/F</td>
</tr>
<tr>
<td>23.650</td>
<td>6.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C69[2][B]</td>
<td>decode_RS2_29_s2/I2</td>
</tr>
<tr>
<td>24.229</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C69[2][B]</td>
<td style=" background: #97FFFF;">decode_RS2_29_s2/F</td>
</tr>
<tr>
<td>24.231</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C69[0][A]</td>
<td>decode_RS2_29_s1/I1</td>
</tr>
<tr>
<td>24.810</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C69[0][A]</td>
<td style=" background: #97FFFF;">decode_RS2_29_s1/F</td>
</tr>
<tr>
<td>24.810</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C69[0][A]</td>
<td style=" font-weight:bold;">decode_to_execute_RS2_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.667</td>
<td>3.985</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C69[0][A]</td>
<td>decode_to_execute_RS2_29_s0/CLK</td>
</tr>
<tr>
<td>14.604</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C69[0][A]</td>
<td>decode_to_execute_RS2_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 14.749%; route: 3.945, 85.251%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.988, 14.802%; route: 16.813, 83.302%; tC2Q: 0.382, 1.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 14.622%; route: 3.985, 85.378%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.130</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.684</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.554</td>
</tr>
<tr>
<td class="label">From</td>
<td>dataCache_1/stageB_mmuRsp_allowWrite_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>_zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.607</td>
<td>3.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C120[1][A]</td>
<td>dataCache_1/stageB_mmuRsp_allowWrite_s0/CLK</td>
</tr>
<tr>
<td>4.989</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R57C120[1][A]</td>
<td style=" font-weight:bold;">dataCache_1/stageB_mmuRsp_allowWrite_s0/Q</td>
</tr>
<tr>
<td>5.741</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C120[0][B]</td>
<td>n20988_s6/I1</td>
</tr>
<tr>
<td>6.308</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R53C120[0][B]</td>
<td style=" background: #97FFFF;">n20988_s6/F</td>
</tr>
<tr>
<td>7.272</td>
<td>0.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C128[2][B]</td>
<td>dataCache_1/dataCache_1_io_cpu_writeBack_accessError_s0/I2</td>
</tr>
<tr>
<td>7.851</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C128[2][B]</td>
<td style=" background: #97FFFF;">dataCache_1/dataCache_1_io_cpu_writeBack_accessError_s0/F</td>
</tr>
<tr>
<td>8.061</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C127[1][A]</td>
<td>dataCache_1/dataCache_1_io_cpu_writeBack_accessError_s/I0</td>
</tr>
<tr>
<td>8.628</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R53C127[1][A]</td>
<td style=" background: #97FFFF;">dataCache_1/dataCache_1_io_cpu_writeBack_accessError_s/F</td>
</tr>
<tr>
<td>8.636</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C127[0][B]</td>
<td>DBusCachedPlugin_exceptionBus_valid_s2/I3</td>
</tr>
<tr>
<td>8.924</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R53C127[0][B]</td>
<td style=" background: #97FFFF;">DBusCachedPlugin_exceptionBus_valid_s2/F</td>
</tr>
<tr>
<td>10.144</td>
<td>1.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C114[0][A]</td>
<td>DBusCachedPlugin_exceptionBus_valid_s1/I0</td>
</tr>
<tr>
<td>10.723</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R50C114[0][A]</td>
<td style=" background: #97FFFF;">DBusCachedPlugin_exceptionBus_valid_s1/F</td>
</tr>
<tr>
<td>16.564</td>
<td>5.841</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C59[0][A]</td>
<td>_zz_decode_PREDICTION_CONTEXT_line_history_1_s1/I2</td>
</tr>
<tr>
<td>17.143</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R50C59[0][A]</td>
<td style=" background: #97FFFF;">_zz_decode_PREDICTION_CONTEXT_line_history_1_s1/F</td>
</tr>
<tr>
<td>20.284</td>
<td>3.141</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C102[3][B]</td>
<td>n17812_s3/I0</td>
</tr>
<tr>
<td>20.576</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C102[3][B]</td>
<td style=" background: #97FFFF;">n17812_s3/F</td>
</tr>
<tr>
<td>21.191</td>
<td>0.615</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C99[0][B]</td>
<td>n17812_s1/I2</td>
</tr>
<tr>
<td>21.769</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R51C99[0][B]</td>
<td style=" background: #97FFFF;">n17812_s1/F</td>
</tr>
<tr>
<td>24.684</td>
<td>2.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C60[1][A]</td>
<td style=" font-weight:bold;">_zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.618</td>
<td>3.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C60[1][A]</td>
<td>_zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1_s1/CLK</td>
</tr>
<tr>
<td>14.554</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C60[1][A]</td>
<td>_zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 14.815%; route: 3.924, 85.185%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.030, 20.072%; route: 15.665, 78.023%; tC2Q: 0.382, 1.905%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 14.779%; route: 3.936, 85.221%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.434</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.349</td>
</tr>
<tr>
<td class="label">From</td>
<td>IBusCachedPlugin_cache/_zz_decodeStage_hit_data_21_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>IBusCachedPlugin_fetchPc_pcReg_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.628</td>
<td>3.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C53[0][B]</td>
<td>IBusCachedPlugin_cache/_zz_decodeStage_hit_data_21_s1/CLK</td>
</tr>
<tr>
<td>5.010</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R51C53[0][B]</td>
<td style=" font-weight:bold;">IBusCachedPlugin_cache/_zz_decodeStage_hit_data_21_s1/Q</td>
</tr>
<tr>
<td>9.234</td>
<td>4.224</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R54C98[0][B]</td>
<td>n15531_s0/I1</td>
</tr>
<tr>
<td>9.834</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R54C98[0][B]</td>
<td style=" background: #97FFFF;">n15531_s0/COUT</td>
</tr>
<tr>
<td>9.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C98[1][A]</td>
<td>n15532_s0/CIN</td>
</tr>
<tr>
<td>9.884</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R54C98[1][A]</td>
<td style=" background: #97FFFF;">n15532_s0/COUT</td>
</tr>
<tr>
<td>9.884</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R54C98[1][B]</td>
<td>n15533_s0/CIN</td>
</tr>
<tr>
<td>9.934</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C98[1][B]</td>
<td style=" background: #97FFFF;">n15533_s0/COUT</td>
</tr>
<tr>
<td>9.934</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R54C98[2][A]</td>
<td>n15534_s0/CIN</td>
</tr>
<tr>
<td>9.984</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R54C98[2][A]</td>
<td style=" background: #97FFFF;">n15534_s0/COUT</td>
</tr>
<tr>
<td>12.608</td>
<td>2.624</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C57[0][B]</td>
<td>decode_INSTRUCTION_ANTICIPATED_24_s15/I1</td>
</tr>
<tr>
<td>13.186</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C57[0][B]</td>
<td style=" background: #97FFFF;">decode_INSTRUCTION_ANTICIPATED_24_s15/F</td>
</tr>
<tr>
<td>13.398</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C57[0][B]</td>
<td>decode_INSTRUCTION_ANTICIPATED_24_s12/I1</td>
</tr>
<tr>
<td>13.965</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C57[0][B]</td>
<td style=" background: #97FFFF;">decode_INSTRUCTION_ANTICIPATED_24_s12/F</td>
</tr>
<tr>
<td>13.968</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C57[0][A]</td>
<td>decode_INSTRUCTION_ANTICIPATED_24_s9/I3</td>
</tr>
<tr>
<td>14.535</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C57[0][A]</td>
<td style=" background: #97FFFF;">decode_INSTRUCTION_ANTICIPATED_24_s9/F</td>
</tr>
<tr>
<td>14.895</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C57[1][A]</td>
<td>decode_INSTRUCTION_ANTICIPATED_24_s4/I3</td>
</tr>
<tr>
<td>15.474</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C57[1][A]</td>
<td style=" background: #97FFFF;">decode_INSTRUCTION_ANTICIPATED_24_s4/F</td>
</tr>
<tr>
<td>15.685</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C59[0][B]</td>
<td>decode_INSTRUCTION_ANTICIPATED_24_s3/I0</td>
</tr>
<tr>
<td>15.974</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R54C59[0][B]</td>
<td style=" background: #97FFFF;">decode_INSTRUCTION_ANTICIPATED_24_s3/F</td>
</tr>
<tr>
<td>17.359</td>
<td>1.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C56[3][A]</td>
<td>IBusCachedPlugin_injector_nextPcCalc_valids_0_s3/I1</td>
</tr>
<tr>
<td>17.933</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R59C56[3][A]</td>
<td style=" background: #97FFFF;">IBusCachedPlugin_injector_nextPcCalc_valids_0_s3/F</td>
</tr>
<tr>
<td>20.286</td>
<td>2.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C91[0][A]</td>
<td>when_Fetcher_l160_s0/I1</td>
</tr>
<tr>
<td>20.794</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R51C91[0][A]</td>
<td style=" background: #97FFFF;">when_Fetcher_l160_s0/F</td>
</tr>
<tr>
<td>24.434</td>
<td>3.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C53[3][A]</td>
<td style=" font-weight:bold;">IBusCachedPlugin_fetchPc_pcReg_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.660</td>
<td>3.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C53[3][A]</td>
<td>IBusCachedPlugin_fetchPc_pcReg_12_s0/CLK</td>
</tr>
<tr>
<td>14.349</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C53[3][A]</td>
<td>IBusCachedPlugin_fetchPc_pcReg_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 14.749%; route: 3.945, 85.251%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.412, 22.278%; route: 15.011, 75.790%; tC2Q: 0.382, 1.931%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 14.646%; route: 3.977, 85.354%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.349</td>
</tr>
<tr>
<td class="label">From</td>
<td>IBusCachedPlugin_cache/_zz_decodeStage_hit_data_21_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>IBusCachedPlugin_fetchPc_pcReg_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.628</td>
<td>3.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C53[0][B]</td>
<td>IBusCachedPlugin_cache/_zz_decodeStage_hit_data_21_s1/CLK</td>
</tr>
<tr>
<td>5.010</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R51C53[0][B]</td>
<td style=" font-weight:bold;">IBusCachedPlugin_cache/_zz_decodeStage_hit_data_21_s1/Q</td>
</tr>
<tr>
<td>9.234</td>
<td>4.224</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R54C98[0][B]</td>
<td>n15531_s0/I1</td>
</tr>
<tr>
<td>9.834</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R54C98[0][B]</td>
<td style=" background: #97FFFF;">n15531_s0/COUT</td>
</tr>
<tr>
<td>9.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C98[1][A]</td>
<td>n15532_s0/CIN</td>
</tr>
<tr>
<td>9.884</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R54C98[1][A]</td>
<td style=" background: #97FFFF;">n15532_s0/COUT</td>
</tr>
<tr>
<td>9.884</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R54C98[1][B]</td>
<td>n15533_s0/CIN</td>
</tr>
<tr>
<td>9.934</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C98[1][B]</td>
<td style=" background: #97FFFF;">n15533_s0/COUT</td>
</tr>
<tr>
<td>9.934</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R54C98[2][A]</td>
<td>n15534_s0/CIN</td>
</tr>
<tr>
<td>9.984</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R54C98[2][A]</td>
<td style=" background: #97FFFF;">n15534_s0/COUT</td>
</tr>
<tr>
<td>12.608</td>
<td>2.624</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C57[0][B]</td>
<td>decode_INSTRUCTION_ANTICIPATED_24_s15/I1</td>
</tr>
<tr>
<td>13.186</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C57[0][B]</td>
<td style=" background: #97FFFF;">decode_INSTRUCTION_ANTICIPATED_24_s15/F</td>
</tr>
<tr>
<td>13.398</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C57[0][B]</td>
<td>decode_INSTRUCTION_ANTICIPATED_24_s12/I1</td>
</tr>
<tr>
<td>13.965</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C57[0][B]</td>
<td style=" background: #97FFFF;">decode_INSTRUCTION_ANTICIPATED_24_s12/F</td>
</tr>
<tr>
<td>13.968</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C57[0][A]</td>
<td>decode_INSTRUCTION_ANTICIPATED_24_s9/I3</td>
</tr>
<tr>
<td>14.535</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C57[0][A]</td>
<td style=" background: #97FFFF;">decode_INSTRUCTION_ANTICIPATED_24_s9/F</td>
</tr>
<tr>
<td>14.895</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C57[1][A]</td>
<td>decode_INSTRUCTION_ANTICIPATED_24_s4/I3</td>
</tr>
<tr>
<td>15.474</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C57[1][A]</td>
<td style=" background: #97FFFF;">decode_INSTRUCTION_ANTICIPATED_24_s4/F</td>
</tr>
<tr>
<td>15.685</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C59[0][B]</td>
<td>decode_INSTRUCTION_ANTICIPATED_24_s3/I0</td>
</tr>
<tr>
<td>15.974</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R54C59[0][B]</td>
<td style=" background: #97FFFF;">decode_INSTRUCTION_ANTICIPATED_24_s3/F</td>
</tr>
<tr>
<td>17.359</td>
<td>1.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C56[3][A]</td>
<td>IBusCachedPlugin_injector_nextPcCalc_valids_0_s3/I1</td>
</tr>
<tr>
<td>17.933</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R59C56[3][A]</td>
<td style=" background: #97FFFF;">IBusCachedPlugin_injector_nextPcCalc_valids_0_s3/F</td>
</tr>
<tr>
<td>20.286</td>
<td>2.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C91[0][A]</td>
<td>when_Fetcher_l160_s0/I1</td>
</tr>
<tr>
<td>20.794</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R51C91[0][A]</td>
<td style=" background: #97FFFF;">when_Fetcher_l160_s0/F</td>
</tr>
<tr>
<td>24.349</td>
<td>3.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C65[0][A]</td>
<td style=" font-weight:bold;">IBusCachedPlugin_fetchPc_pcReg_18_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.660</td>
<td>3.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C65[0][A]</td>
<td>IBusCachedPlugin_fetchPc_pcReg_18_s0/CLK</td>
</tr>
<tr>
<td>14.349</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C65[0][A]</td>
<td>IBusCachedPlugin_fetchPc_pcReg_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 14.749%; route: 3.945, 85.251%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.412, 22.374%; route: 14.926, 75.686%; tC2Q: 0.382, 1.940%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 14.646%; route: 3.977, 85.354%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.992</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.299</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.307</td>
</tr>
<tr>
<td class="label">From</td>
<td>IBusCachedPlugin_cache/_zz_decodeStage_hit_data_21_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>IBusCachedPlugin_fetchPc_pcReg_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.628</td>
<td>3.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C53[0][B]</td>
<td>IBusCachedPlugin_cache/_zz_decodeStage_hit_data_21_s1/CLK</td>
</tr>
<tr>
<td>5.010</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R51C53[0][B]</td>
<td style=" font-weight:bold;">IBusCachedPlugin_cache/_zz_decodeStage_hit_data_21_s1/Q</td>
</tr>
<tr>
<td>9.234</td>
<td>4.224</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R54C98[0][B]</td>
<td>n15531_s0/I1</td>
</tr>
<tr>
<td>9.834</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R54C98[0][B]</td>
<td style=" background: #97FFFF;">n15531_s0/COUT</td>
</tr>
<tr>
<td>9.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C98[1][A]</td>
<td>n15532_s0/CIN</td>
</tr>
<tr>
<td>9.884</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R54C98[1][A]</td>
<td style=" background: #97FFFF;">n15532_s0/COUT</td>
</tr>
<tr>
<td>9.884</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R54C98[1][B]</td>
<td>n15533_s0/CIN</td>
</tr>
<tr>
<td>9.934</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C98[1][B]</td>
<td style=" background: #97FFFF;">n15533_s0/COUT</td>
</tr>
<tr>
<td>9.934</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R54C98[2][A]</td>
<td>n15534_s0/CIN</td>
</tr>
<tr>
<td>9.984</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R54C98[2][A]</td>
<td style=" background: #97FFFF;">n15534_s0/COUT</td>
</tr>
<tr>
<td>12.608</td>
<td>2.624</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C57[0][B]</td>
<td>decode_INSTRUCTION_ANTICIPATED_24_s15/I1</td>
</tr>
<tr>
<td>13.186</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C57[0][B]</td>
<td style=" background: #97FFFF;">decode_INSTRUCTION_ANTICIPATED_24_s15/F</td>
</tr>
<tr>
<td>13.398</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C57[0][B]</td>
<td>decode_INSTRUCTION_ANTICIPATED_24_s12/I1</td>
</tr>
<tr>
<td>13.965</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C57[0][B]</td>
<td style=" background: #97FFFF;">decode_INSTRUCTION_ANTICIPATED_24_s12/F</td>
</tr>
<tr>
<td>13.968</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C57[0][A]</td>
<td>decode_INSTRUCTION_ANTICIPATED_24_s9/I3</td>
</tr>
<tr>
<td>14.535</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C57[0][A]</td>
<td style=" background: #97FFFF;">decode_INSTRUCTION_ANTICIPATED_24_s9/F</td>
</tr>
<tr>
<td>14.895</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C57[1][A]</td>
<td>decode_INSTRUCTION_ANTICIPATED_24_s4/I3</td>
</tr>
<tr>
<td>15.474</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C57[1][A]</td>
<td style=" background: #97FFFF;">decode_INSTRUCTION_ANTICIPATED_24_s4/F</td>
</tr>
<tr>
<td>15.685</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C59[0][B]</td>
<td>decode_INSTRUCTION_ANTICIPATED_24_s3/I0</td>
</tr>
<tr>
<td>15.974</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R54C59[0][B]</td>
<td style=" background: #97FFFF;">decode_INSTRUCTION_ANTICIPATED_24_s3/F</td>
</tr>
<tr>
<td>17.359</td>
<td>1.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C56[3][A]</td>
<td>IBusCachedPlugin_injector_nextPcCalc_valids_0_s3/I1</td>
</tr>
<tr>
<td>17.933</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R59C56[3][A]</td>
<td style=" background: #97FFFF;">IBusCachedPlugin_injector_nextPcCalc_valids_0_s3/F</td>
</tr>
<tr>
<td>20.286</td>
<td>2.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C91[0][A]</td>
<td>when_Fetcher_l160_s0/I1</td>
</tr>
<tr>
<td>20.794</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R51C91[0][A]</td>
<td style=" background: #97FFFF;">when_Fetcher_l160_s0/F</td>
</tr>
<tr>
<td>24.299</td>
<td>3.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C56[1][B]</td>
<td style=" font-weight:bold;">IBusCachedPlugin_fetchPc_pcReg_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.618</td>
<td>3.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C56[1][B]</td>
<td>IBusCachedPlugin_fetchPc_pcReg_9_s0/CLK</td>
</tr>
<tr>
<td>14.307</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C56[1][B]</td>
<td>IBusCachedPlugin_fetchPc_pcReg_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 14.749%; route: 3.945, 85.251%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.412, 22.431%; route: 14.876, 75.624%; tC2Q: 0.382, 1.944%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 14.779%; route: 3.936, 85.221%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.984</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.321</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>IBusCachedPlugin_cache/_zz_decodeStage_hit_data_21_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>IBusCachedPlugin_fetchPc_pcReg_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.628</td>
<td>3.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C53[0][B]</td>
<td>IBusCachedPlugin_cache/_zz_decodeStage_hit_data_21_s1/CLK</td>
</tr>
<tr>
<td>5.010</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R51C53[0][B]</td>
<td style=" font-weight:bold;">IBusCachedPlugin_cache/_zz_decodeStage_hit_data_21_s1/Q</td>
</tr>
<tr>
<td>9.234</td>
<td>4.224</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R54C98[0][B]</td>
<td>n15531_s0/I1</td>
</tr>
<tr>
<td>9.834</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R54C98[0][B]</td>
<td style=" background: #97FFFF;">n15531_s0/COUT</td>
</tr>
<tr>
<td>9.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C98[1][A]</td>
<td>n15532_s0/CIN</td>
</tr>
<tr>
<td>9.884</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R54C98[1][A]</td>
<td style=" background: #97FFFF;">n15532_s0/COUT</td>
</tr>
<tr>
<td>9.884</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R54C98[1][B]</td>
<td>n15533_s0/CIN</td>
</tr>
<tr>
<td>9.934</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C98[1][B]</td>
<td style=" background: #97FFFF;">n15533_s0/COUT</td>
</tr>
<tr>
<td>9.934</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R54C98[2][A]</td>
<td>n15534_s0/CIN</td>
</tr>
<tr>
<td>9.984</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R54C98[2][A]</td>
<td style=" background: #97FFFF;">n15534_s0/COUT</td>
</tr>
<tr>
<td>12.608</td>
<td>2.624</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C57[0][B]</td>
<td>decode_INSTRUCTION_ANTICIPATED_24_s15/I1</td>
</tr>
<tr>
<td>13.186</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C57[0][B]</td>
<td style=" background: #97FFFF;">decode_INSTRUCTION_ANTICIPATED_24_s15/F</td>
</tr>
<tr>
<td>13.398</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C57[0][B]</td>
<td>decode_INSTRUCTION_ANTICIPATED_24_s12/I1</td>
</tr>
<tr>
<td>13.965</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C57[0][B]</td>
<td style=" background: #97FFFF;">decode_INSTRUCTION_ANTICIPATED_24_s12/F</td>
</tr>
<tr>
<td>13.968</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C57[0][A]</td>
<td>decode_INSTRUCTION_ANTICIPATED_24_s9/I3</td>
</tr>
<tr>
<td>14.535</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C57[0][A]</td>
<td style=" background: #97FFFF;">decode_INSTRUCTION_ANTICIPATED_24_s9/F</td>
</tr>
<tr>
<td>14.895</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C57[1][A]</td>
<td>decode_INSTRUCTION_ANTICIPATED_24_s4/I3</td>
</tr>
<tr>
<td>15.474</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C57[1][A]</td>
<td style=" background: #97FFFF;">decode_INSTRUCTION_ANTICIPATED_24_s4/F</td>
</tr>
<tr>
<td>15.685</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C59[0][B]</td>
<td>decode_INSTRUCTION_ANTICIPATED_24_s3/I0</td>
</tr>
<tr>
<td>15.974</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R54C59[0][B]</td>
<td style=" background: #97FFFF;">decode_INSTRUCTION_ANTICIPATED_24_s3/F</td>
</tr>
<tr>
<td>17.359</td>
<td>1.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C56[3][A]</td>
<td>IBusCachedPlugin_injector_nextPcCalc_valids_0_s3/I1</td>
</tr>
<tr>
<td>17.933</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R59C56[3][A]</td>
<td style=" background: #97FFFF;">IBusCachedPlugin_injector_nextPcCalc_valids_0_s3/F</td>
</tr>
<tr>
<td>20.286</td>
<td>2.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C91[0][A]</td>
<td>when_Fetcher_l160_s0/I1</td>
</tr>
<tr>
<td>20.794</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R51C91[0][A]</td>
<td style=" background: #97FFFF;">when_Fetcher_l160_s0/F</td>
</tr>
<tr>
<td>24.321</td>
<td>3.528</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C62[0][A]</td>
<td style=" font-weight:bold;">IBusCachedPlugin_fetchPc_pcReg_27_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.648</td>
<td>3.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C62[0][A]</td>
<td>IBusCachedPlugin_fetchPc_pcReg_27_s0/CLK</td>
</tr>
<tr>
<td>14.337</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R60C62[0][A]</td>
<td>IBusCachedPlugin_fetchPc_pcReg_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 14.749%; route: 3.945, 85.251%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.412, 22.406%; route: 14.899, 75.652%; tC2Q: 0.382, 1.942%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 14.683%; route: 3.966, 85.317%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.889</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.484</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>IBusCachedPlugin_cache/_zz_decodeStage_hit_data_20_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>decode_to_execute_RS2_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.628</td>
<td>3.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C53[0][A]</td>
<td>IBusCachedPlugin_cache/_zz_decodeStage_hit_data_20_s1/CLK</td>
</tr>
<tr>
<td>5.010</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R51C53[0][A]</td>
<td style=" font-weight:bold;">IBusCachedPlugin_cache/_zz_decodeStage_hit_data_20_s1/Q</td>
</tr>
<tr>
<td>9.095</td>
<td>4.085</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C96[0][A]</td>
<td>n15515_s0/I1</td>
</tr>
<tr>
<td>9.695</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R51C96[0][A]</td>
<td style=" background: #97FFFF;">n15515_s0/COUT</td>
</tr>
<tr>
<td>9.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C96[0][B]</td>
<td>n15516_s0/CIN</td>
</tr>
<tr>
<td>9.745</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R51C96[0][B]</td>
<td style=" background: #97FFFF;">n15516_s0/COUT</td>
</tr>
<tr>
<td>9.745</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C96[1][A]</td>
<td>n15517_s0/CIN</td>
</tr>
<tr>
<td>9.795</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C96[1][A]</td>
<td style=" background: #97FFFF;">n15517_s0/COUT</td>
</tr>
<tr>
<td>9.795</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C96[1][B]</td>
<td>n15518_s0/CIN</td>
</tr>
<tr>
<td>9.845</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C96[1][B]</td>
<td style=" background: #97FFFF;">n15518_s0/COUT</td>
</tr>
<tr>
<td>9.845</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C96[2][A]</td>
<td>n15519_s0/CIN</td>
</tr>
<tr>
<td>9.895</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R51C96[2][A]</td>
<td style=" background: #97FFFF;">n15519_s0/COUT</td>
</tr>
<tr>
<td>12.254</td>
<td>2.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C67[3][A]</td>
<td>decode_RS2_5_s4/I0</td>
</tr>
<tr>
<td>12.710</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R52C67[3][A]</td>
<td style=" background: #97FFFF;">decode_RS2_5_s4/F</td>
</tr>
<tr>
<td>16.883</td>
<td>4.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C109[3][B]</td>
<td>decode_RS2_31_s8/I0</td>
</tr>
<tr>
<td>17.456</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R52C109[3][B]</td>
<td style=" background: #97FFFF;">decode_RS2_31_s8/F</td>
</tr>
<tr>
<td>23.501</td>
<td>6.045</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C69[3][B]</td>
<td>decode_RS2_25_s2/I2</td>
</tr>
<tr>
<td>23.820</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R56C69[3][B]</td>
<td style=" background: #97FFFF;">decode_RS2_25_s2/F</td>
</tr>
<tr>
<td>23.976</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C70[0][A]</td>
<td>decode_RS2_25_s1/I1</td>
</tr>
<tr>
<td>24.484</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R56C70[0][A]</td>
<td style=" background: #97FFFF;">decode_RS2_25_s1/F</td>
</tr>
<tr>
<td>24.484</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C70[0][A]</td>
<td style=" font-weight:bold;">decode_to_execute_RS2_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.658</td>
<td>3.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C70[0][A]</td>
<td>decode_to_execute_RS2_25_s0/CLK</td>
</tr>
<tr>
<td>14.594</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C70[0][A]</td>
<td>decode_to_execute_RS2_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 14.749%; route: 3.945, 85.251%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.656, 13.377%; route: 16.818, 84.696%; tC2Q: 0.382, 1.926%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 14.652%; route: 3.976, 85.348%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.476</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>IBusCachedPlugin_cache/_zz_decodeStage_hit_data_20_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>decode_to_execute_RS2_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.628</td>
<td>3.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C53[0][A]</td>
<td>IBusCachedPlugin_cache/_zz_decodeStage_hit_data_20_s1/CLK</td>
</tr>
<tr>
<td>5.010</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R51C53[0][A]</td>
<td style=" font-weight:bold;">IBusCachedPlugin_cache/_zz_decodeStage_hit_data_20_s1/Q</td>
</tr>
<tr>
<td>9.095</td>
<td>4.085</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C96[0][A]</td>
<td>n15515_s0/I1</td>
</tr>
<tr>
<td>9.695</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R51C96[0][A]</td>
<td style=" background: #97FFFF;">n15515_s0/COUT</td>
</tr>
<tr>
<td>9.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C96[0][B]</td>
<td>n15516_s0/CIN</td>
</tr>
<tr>
<td>9.745</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R51C96[0][B]</td>
<td style=" background: #97FFFF;">n15516_s0/COUT</td>
</tr>
<tr>
<td>9.745</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C96[1][A]</td>
<td>n15517_s0/CIN</td>
</tr>
<tr>
<td>9.795</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C96[1][A]</td>
<td style=" background: #97FFFF;">n15517_s0/COUT</td>
</tr>
<tr>
<td>9.795</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C96[1][B]</td>
<td>n15518_s0/CIN</td>
</tr>
<tr>
<td>9.845</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C96[1][B]</td>
<td style=" background: #97FFFF;">n15518_s0/COUT</td>
</tr>
<tr>
<td>9.845</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C96[2][A]</td>
<td>n15519_s0/CIN</td>
</tr>
<tr>
<td>9.895</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R51C96[2][A]</td>
<td style=" background: #97FFFF;">n15519_s0/COUT</td>
</tr>
<tr>
<td>12.254</td>
<td>2.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C67[3][A]</td>
<td>decode_RS2_5_s4/I0</td>
</tr>
<tr>
<td>12.710</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R52C67[3][A]</td>
<td style=" background: #97FFFF;">decode_RS2_5_s4/F</td>
</tr>
<tr>
<td>16.883</td>
<td>4.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C109[3][B]</td>
<td>decode_RS2_31_s8/I0</td>
</tr>
<tr>
<td>17.456</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R52C109[3][B]</td>
<td style=" background: #97FFFF;">decode_RS2_31_s8/F</td>
</tr>
<tr>
<td>23.441</td>
<td>5.985</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C70[3][A]</td>
<td>decode_RS2_28_s2/I2</td>
</tr>
<tr>
<td>24.015</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C70[3][A]</td>
<td style=" background: #97FFFF;">decode_RS2_28_s2/F</td>
</tr>
<tr>
<td>24.188</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C70[2][B]</td>
<td>decode_RS2_28_s1/I1</td>
</tr>
<tr>
<td>24.476</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C70[2][B]</td>
<td style=" background: #97FFFF;">decode_RS2_28_s1/F</td>
</tr>
<tr>
<td>24.476</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C70[2][B]</td>
<td style=" font-weight:bold;">decode_to_execute_RS2_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.656</td>
<td>3.973</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C70[2][B]</td>
<td>decode_to_execute_RS2_28_s0/CLK</td>
</tr>
<tr>
<td>14.592</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R57C70[2][B]</td>
<td>decode_to_execute_RS2_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.028</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 14.749%; route: 3.945, 85.251%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.692, 13.565%; route: 16.774, 84.508%; tC2Q: 0.382, 1.927%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 14.660%; route: 3.973, 85.340%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.773</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.112</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.339</td>
</tr>
<tr>
<td class="label">From</td>
<td>IBusCachedPlugin_cache/_zz_decodeStage_hit_data_21_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>IBusCachedPlugin_fetchPc_pcReg_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.628</td>
<td>3.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C53[0][B]</td>
<td>IBusCachedPlugin_cache/_zz_decodeStage_hit_data_21_s1/CLK</td>
</tr>
<tr>
<td>5.010</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R51C53[0][B]</td>
<td style=" font-weight:bold;">IBusCachedPlugin_cache/_zz_decodeStage_hit_data_21_s1/Q</td>
</tr>
<tr>
<td>9.234</td>
<td>4.224</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R54C98[0][B]</td>
<td>n15531_s0/I1</td>
</tr>
<tr>
<td>9.834</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R54C98[0][B]</td>
<td style=" background: #97FFFF;">n15531_s0/COUT</td>
</tr>
<tr>
<td>9.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C98[1][A]</td>
<td>n15532_s0/CIN</td>
</tr>
<tr>
<td>9.884</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R54C98[1][A]</td>
<td style=" background: #97FFFF;">n15532_s0/COUT</td>
</tr>
<tr>
<td>9.884</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R54C98[1][B]</td>
<td>n15533_s0/CIN</td>
</tr>
<tr>
<td>9.934</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C98[1][B]</td>
<td style=" background: #97FFFF;">n15533_s0/COUT</td>
</tr>
<tr>
<td>9.934</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R54C98[2][A]</td>
<td>n15534_s0/CIN</td>
</tr>
<tr>
<td>9.984</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R54C98[2][A]</td>
<td style=" background: #97FFFF;">n15534_s0/COUT</td>
</tr>
<tr>
<td>12.608</td>
<td>2.624</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C57[0][B]</td>
<td>decode_INSTRUCTION_ANTICIPATED_24_s15/I1</td>
</tr>
<tr>
<td>13.186</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C57[0][B]</td>
<td style=" background: #97FFFF;">decode_INSTRUCTION_ANTICIPATED_24_s15/F</td>
</tr>
<tr>
<td>13.398</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C57[0][B]</td>
<td>decode_INSTRUCTION_ANTICIPATED_24_s12/I1</td>
</tr>
<tr>
<td>13.965</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C57[0][B]</td>
<td style=" background: #97FFFF;">decode_INSTRUCTION_ANTICIPATED_24_s12/F</td>
</tr>
<tr>
<td>13.968</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C57[0][A]</td>
<td>decode_INSTRUCTION_ANTICIPATED_24_s9/I3</td>
</tr>
<tr>
<td>14.535</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C57[0][A]</td>
<td style=" background: #97FFFF;">decode_INSTRUCTION_ANTICIPATED_24_s9/F</td>
</tr>
<tr>
<td>14.895</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C57[1][A]</td>
<td>decode_INSTRUCTION_ANTICIPATED_24_s4/I3</td>
</tr>
<tr>
<td>15.474</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C57[1][A]</td>
<td style=" background: #97FFFF;">decode_INSTRUCTION_ANTICIPATED_24_s4/F</td>
</tr>
<tr>
<td>15.685</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C59[0][B]</td>
<td>decode_INSTRUCTION_ANTICIPATED_24_s3/I0</td>
</tr>
<tr>
<td>15.974</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R54C59[0][B]</td>
<td style=" background: #97FFFF;">decode_INSTRUCTION_ANTICIPATED_24_s3/F</td>
</tr>
<tr>
<td>17.359</td>
<td>1.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C56[3][A]</td>
<td>IBusCachedPlugin_injector_nextPcCalc_valids_0_s3/I1</td>
</tr>
<tr>
<td>17.933</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R59C56[3][A]</td>
<td style=" background: #97FFFF;">IBusCachedPlugin_injector_nextPcCalc_valids_0_s3/F</td>
</tr>
<tr>
<td>20.286</td>
<td>2.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C91[0][A]</td>
<td>when_Fetcher_l160_s0/I1</td>
</tr>
<tr>
<td>20.794</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R51C91[0][A]</td>
<td style=" background: #97FFFF;">when_Fetcher_l160_s0/F</td>
</tr>
<tr>
<td>24.113</td>
<td>3.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C62[0][A]</td>
<td style=" font-weight:bold;">IBusCachedPlugin_fetchPc_pcReg_26_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.651</td>
<td>3.968</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C62[0][A]</td>
<td>IBusCachedPlugin_fetchPc_pcReg_26_s0/CLK</td>
</tr>
<tr>
<td>14.339</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C62[0][A]</td>
<td>IBusCachedPlugin_fetchPc_pcReg_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 14.749%; route: 3.945, 85.251%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.412, 22.646%; route: 14.690, 75.391%; tC2Q: 0.382, 1.963%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 14.675%; route: 3.968, 85.325%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.682</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.318</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_to_writeBack_MEMORY_ENABLE_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CsrPlugin_mepc_21_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.569</td>
<td>3.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C112[3][A]</td>
<td>memory_to_writeBack_MEMORY_ENABLE_s0/CLK</td>
</tr>
<tr>
<td>4.952</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R51C112[3][A]</td>
<td style=" font-weight:bold;">memory_to_writeBack_MEMORY_ENABLE_s0/Q</td>
</tr>
<tr>
<td>5.851</td>
<td>0.899</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C122[0][A]</td>
<td>dataCache_1/dataCache_1_io_cpu_writeBack_unalignedAccess_s0/I0</td>
</tr>
<tr>
<td>6.358</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R50C122[0][A]</td>
<td style=" background: #97FFFF;">dataCache_1/dataCache_1_io_cpu_writeBack_unalignedAccess_s0/F</td>
</tr>
<tr>
<td>7.293</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C128[2][A]</td>
<td>when_DBusCachedPlugin_l554_s2/I2</td>
</tr>
<tr>
<td>7.861</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C128[2][A]</td>
<td style=" background: #97FFFF;">when_DBusCachedPlugin_l554_s2/F</td>
</tr>
<tr>
<td>7.863</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C128[1][B]</td>
<td>when_DBusCachedPlugin_l554_s1/I2</td>
</tr>
<tr>
<td>8.371</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C128[1][B]</td>
<td style=" background: #97FFFF;">when_DBusCachedPlugin_l554_s1/F</td>
</tr>
<tr>
<td>8.792</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C127[3][A]</td>
<td>when_DBusCachedPlugin_l554_s0/I3</td>
</tr>
<tr>
<td>9.366</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R52C127[3][A]</td>
<td style=" background: #97FFFF;">when_DBusCachedPlugin_l554_s0/F</td>
</tr>
<tr>
<td>12.607</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C81[0][A]</td>
<td>execute_to_memory_IS_DBUS_SHARING_s3/I0</td>
</tr>
<tr>
<td>13.174</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>309</td>
<td>R57C81[0][A]</td>
<td style=" background: #97FFFF;">execute_to_memory_IS_DBUS_SHARING_s3/F</td>
</tr>
<tr>
<td>14.959</td>
<td>1.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C62[3][B]</td>
<td>decode_to_execute_PC_31_s6/I0</td>
</tr>
<tr>
<td>15.507</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>180</td>
<td>R52C62[3][B]</td>
<td style=" background: #97FFFF;">decode_to_execute_PC_31_s6/F</td>
</tr>
<tr>
<td>15.898</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C61[0][B]</td>
<td>n28214_s2/I0</td>
</tr>
<tr>
<td>16.187</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R53C61[0][B]</td>
<td style=" background: #97FFFF;">n28214_s2/F</td>
</tr>
<tr>
<td>18.068</td>
<td>1.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C84[0][A]</td>
<td>CsrPlugin_mepc_31_s3/I1</td>
</tr>
<tr>
<td>18.647</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R50C84[0][A]</td>
<td style=" background: #97FFFF;">CsrPlugin_mepc_31_s3/F</td>
</tr>
<tr>
<td>24.001</td>
<td>5.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C61[2][A]</td>
<td style=" font-weight:bold;">CsrPlugin_mepc_21_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.629</td>
<td>3.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C61[2][A]</td>
<td>CsrPlugin_mepc_21_s1/CLK</td>
</tr>
<tr>
<td>14.318</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C61[2][A]</td>
<td>CsrPlugin_mepc_21_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 14.936%; route: 3.887, 85.064%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.139, 21.299%; route: 14.910, 76.732%; tC2Q: 0.382, 1.968%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 14.743%; route: 3.947, 85.257%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.673</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>dataCache_1/stageB_mmuRsp_allowWrite_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>MmuPlugin_ports_1_cache_1_valid_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.607</td>
<td>3.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C120[1][A]</td>
<td>dataCache_1/stageB_mmuRsp_allowWrite_s0/CLK</td>
</tr>
<tr>
<td>4.989</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R57C120[1][A]</td>
<td style=" font-weight:bold;">dataCache_1/stageB_mmuRsp_allowWrite_s0/Q</td>
</tr>
<tr>
<td>5.741</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C120[0][B]</td>
<td>n20988_s6/I1</td>
</tr>
<tr>
<td>6.308</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R53C120[0][B]</td>
<td style=" background: #97FFFF;">n20988_s6/F</td>
</tr>
<tr>
<td>7.272</td>
<td>0.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C128[2][B]</td>
<td>dataCache_1/dataCache_1_io_cpu_writeBack_accessError_s0/I2</td>
</tr>
<tr>
<td>7.851</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C128[2][B]</td>
<td style=" background: #97FFFF;">dataCache_1/dataCache_1_io_cpu_writeBack_accessError_s0/F</td>
</tr>
<tr>
<td>8.061</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C127[1][A]</td>
<td>dataCache_1/dataCache_1_io_cpu_writeBack_accessError_s/I0</td>
</tr>
<tr>
<td>8.628</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R53C127[1][A]</td>
<td style=" background: #97FFFF;">dataCache_1/dataCache_1_io_cpu_writeBack_accessError_s/F</td>
</tr>
<tr>
<td>8.636</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C127[0][B]</td>
<td>DBusCachedPlugin_exceptionBus_valid_s2/I3</td>
</tr>
<tr>
<td>8.924</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R53C127[0][B]</td>
<td style=" background: #97FFFF;">DBusCachedPlugin_exceptionBus_valid_s2/F</td>
</tr>
<tr>
<td>10.144</td>
<td>1.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C114[0][A]</td>
<td>DBusCachedPlugin_exceptionBus_valid_s1/I0</td>
</tr>
<tr>
<td>10.723</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R50C114[0][A]</td>
<td style=" background: #97FFFF;">DBusCachedPlugin_exceptionBus_valid_s1/F</td>
</tr>
<tr>
<td>16.564</td>
<td>5.841</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C59[0][A]</td>
<td>_zz_decode_PREDICTION_CONTEXT_line_history_1_s1/I2</td>
</tr>
<tr>
<td>17.143</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R50C59[0][A]</td>
<td style=" background: #97FFFF;">_zz_decode_PREDICTION_CONTEXT_line_history_1_s1/F</td>
</tr>
<tr>
<td>18.018</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C65[0][B]</td>
<td>MmuPlugin_ports_1_cache_0_valid_s4/I2</td>
</tr>
<tr>
<td>18.307</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R51C65[0][B]</td>
<td style=" background: #97FFFF;">MmuPlugin_ports_1_cache_0_valid_s4/F</td>
</tr>
<tr>
<td>22.973</td>
<td>4.666</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C101[1][B]</td>
<td>MmuPlugin_ports_1_cache_1_valid_s3/I0</td>
</tr>
<tr>
<td>23.541</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C101[1][B]</td>
<td style=" background: #97FFFF;">MmuPlugin_ports_1_cache_1_valid_s3/F</td>
</tr>
<tr>
<td>23.926</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C100[1][A]</td>
<td style=" font-weight:bold;">MmuPlugin_ports_1_cache_1_valid_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.563</td>
<td>3.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C100[1][A]</td>
<td>MmuPlugin_ports_1_cache_1_valid_s1/CLK</td>
</tr>
<tr>
<td>14.252</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C100[1][A]</td>
<td>MmuPlugin_ports_1_cache_1_valid_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.043</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 14.815%; route: 3.924, 85.185%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.016, 20.789%; route: 14.920, 77.231%; tC2Q: 0.382, 1.980%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 14.956%; route: 3.881, 85.044%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.667</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>IBusCachedPlugin_cache/_zz_decodeStage_hit_data_20_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>decode_to_execute_RS2_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.628</td>
<td>3.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C53[0][A]</td>
<td>IBusCachedPlugin_cache/_zz_decodeStage_hit_data_20_s1/CLK</td>
</tr>
<tr>
<td>5.010</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R51C53[0][A]</td>
<td style=" font-weight:bold;">IBusCachedPlugin_cache/_zz_decodeStage_hit_data_20_s1/Q</td>
</tr>
<tr>
<td>9.095</td>
<td>4.085</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C96[0][A]</td>
<td>n15515_s0/I1</td>
</tr>
<tr>
<td>9.695</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R51C96[0][A]</td>
<td style=" background: #97FFFF;">n15515_s0/COUT</td>
</tr>
<tr>
<td>9.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C96[0][B]</td>
<td>n15516_s0/CIN</td>
</tr>
<tr>
<td>9.745</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R51C96[0][B]</td>
<td style=" background: #97FFFF;">n15516_s0/COUT</td>
</tr>
<tr>
<td>9.745</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C96[1][A]</td>
<td>n15517_s0/CIN</td>
</tr>
<tr>
<td>9.795</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C96[1][A]</td>
<td style=" background: #97FFFF;">n15517_s0/COUT</td>
</tr>
<tr>
<td>9.795</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C96[1][B]</td>
<td>n15518_s0/CIN</td>
</tr>
<tr>
<td>9.845</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C96[1][B]</td>
<td style=" background: #97FFFF;">n15518_s0/COUT</td>
</tr>
<tr>
<td>9.845</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C96[2][A]</td>
<td>n15519_s0/CIN</td>
</tr>
<tr>
<td>9.895</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R51C96[2][A]</td>
<td style=" background: #97FFFF;">n15519_s0/COUT</td>
</tr>
<tr>
<td>12.254</td>
<td>2.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C67[3][A]</td>
<td>decode_RS2_5_s4/I0</td>
</tr>
<tr>
<td>12.710</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R52C67[3][A]</td>
<td style=" background: #97FFFF;">decode_RS2_5_s4/F</td>
</tr>
<tr>
<td>16.883</td>
<td>4.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C109[3][B]</td>
<td>decode_RS2_31_s8/I0</td>
</tr>
<tr>
<td>17.456</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R52C109[3][B]</td>
<td style=" background: #97FFFF;">decode_RS2_31_s8/F</td>
</tr>
<tr>
<td>23.290</td>
<td>5.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C70[2][B]</td>
<td>decode_RS2_24_s2/I2</td>
</tr>
<tr>
<td>23.798</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C70[2][B]</td>
<td style=" background: #97FFFF;">decode_RS2_24_s2/F</td>
</tr>
<tr>
<td>23.970</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C70[1][B]</td>
<td>decode_RS2_24_s1/I1</td>
</tr>
<tr>
<td>24.259</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C70[1][B]</td>
<td style=" background: #97FFFF;">decode_RS2_24_s1/F</td>
</tr>
<tr>
<td>24.259</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C70[1][B]</td>
<td style=" font-weight:bold;">decode_to_execute_RS2_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.656</td>
<td>3.973</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C70[1][B]</td>
<td>decode_to_execute_RS2_24_s0/CLK</td>
</tr>
<tr>
<td>14.592</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R57C70[1][B]</td>
<td>decode_to_execute_RS2_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.028</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 14.749%; route: 3.945, 85.251%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.626, 13.378%; route: 16.623, 84.674%; tC2Q: 0.382, 1.948%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 14.660%; route: 3.973, 85.340%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.646</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.240</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>IBusCachedPlugin_cache/_zz_decodeStage_hit_data_20_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>decode_to_execute_RS2_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.628</td>
<td>3.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C53[0][A]</td>
<td>IBusCachedPlugin_cache/_zz_decodeStage_hit_data_20_s1/CLK</td>
</tr>
<tr>
<td>5.010</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R51C53[0][A]</td>
<td style=" font-weight:bold;">IBusCachedPlugin_cache/_zz_decodeStage_hit_data_20_s1/Q</td>
</tr>
<tr>
<td>9.095</td>
<td>4.085</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C96[0][A]</td>
<td>n15515_s0/I1</td>
</tr>
<tr>
<td>9.695</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R51C96[0][A]</td>
<td style=" background: #97FFFF;">n15515_s0/COUT</td>
</tr>
<tr>
<td>9.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C96[0][B]</td>
<td>n15516_s0/CIN</td>
</tr>
<tr>
<td>9.745</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R51C96[0][B]</td>
<td style=" background: #97FFFF;">n15516_s0/COUT</td>
</tr>
<tr>
<td>9.745</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C96[1][A]</td>
<td>n15517_s0/CIN</td>
</tr>
<tr>
<td>9.795</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C96[1][A]</td>
<td style=" background: #97FFFF;">n15517_s0/COUT</td>
</tr>
<tr>
<td>9.795</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C96[1][B]</td>
<td>n15518_s0/CIN</td>
</tr>
<tr>
<td>9.845</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C96[1][B]</td>
<td style=" background: #97FFFF;">n15518_s0/COUT</td>
</tr>
<tr>
<td>9.845</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C96[2][A]</td>
<td>n15519_s0/CIN</td>
</tr>
<tr>
<td>9.895</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R51C96[2][A]</td>
<td style=" background: #97FFFF;">n15519_s0/COUT</td>
</tr>
<tr>
<td>12.254</td>
<td>2.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C67[3][A]</td>
<td>decode_RS2_5_s4/I0</td>
</tr>
<tr>
<td>12.710</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R52C67[3][A]</td>
<td style=" background: #97FFFF;">decode_RS2_5_s4/F</td>
</tr>
<tr>
<td>16.883</td>
<td>4.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C109[3][B]</td>
<td>decode_RS2_31_s8/I0</td>
</tr>
<tr>
<td>17.456</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R52C109[3][B]</td>
<td style=" background: #97FFFF;">decode_RS2_31_s8/F</td>
</tr>
<tr>
<td>23.441</td>
<td>5.985</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C70[2][A]</td>
<td>decode_RS2_27_s2/I2</td>
</tr>
<tr>
<td>23.730</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C70[2][A]</td>
<td style=" background: #97FFFF;">decode_RS2_27_s2/F</td>
</tr>
<tr>
<td>23.733</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C70[1][A]</td>
<td>decode_RS2_27_s1/I1</td>
</tr>
<tr>
<td>24.240</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C70[1][A]</td>
<td style=" background: #97FFFF;">decode_RS2_27_s1/F</td>
</tr>
<tr>
<td>24.240</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C70[1][A]</td>
<td style=" font-weight:bold;">decode_to_execute_RS2_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.658</td>
<td>3.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C70[1][A]</td>
<td>decode_to_execute_RS2_27_s0/CLK</td>
</tr>
<tr>
<td>14.594</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C70[1][A]</td>
<td>decode_to_execute_RS2_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 14.749%; route: 3.945, 85.251%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.626, 13.391%; route: 16.604, 84.659%; tC2Q: 0.382, 1.950%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 14.652%; route: 3.976, 85.348%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.634</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>IBusCachedPlugin_cache/_zz_decodeStage_hit_data_21_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>IBusCachedPlugin_fetchPc_pcReg_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.628</td>
<td>3.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C53[0][B]</td>
<td>IBusCachedPlugin_cache/_zz_decodeStage_hit_data_21_s1/CLK</td>
</tr>
<tr>
<td>5.010</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R51C53[0][B]</td>
<td style=" font-weight:bold;">IBusCachedPlugin_cache/_zz_decodeStage_hit_data_21_s1/Q</td>
</tr>
<tr>
<td>9.234</td>
<td>4.224</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R54C98[0][B]</td>
<td>n15531_s0/I1</td>
</tr>
<tr>
<td>9.834</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R54C98[0][B]</td>
<td style=" background: #97FFFF;">n15531_s0/COUT</td>
</tr>
<tr>
<td>9.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C98[1][A]</td>
<td>n15532_s0/CIN</td>
</tr>
<tr>
<td>9.884</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R54C98[1][A]</td>
<td style=" background: #97FFFF;">n15532_s0/COUT</td>
</tr>
<tr>
<td>9.884</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R54C98[1][B]</td>
<td>n15533_s0/CIN</td>
</tr>
<tr>
<td>9.934</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C98[1][B]</td>
<td style=" background: #97FFFF;">n15533_s0/COUT</td>
</tr>
<tr>
<td>9.934</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R54C98[2][A]</td>
<td>n15534_s0/CIN</td>
</tr>
<tr>
<td>9.984</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R54C98[2][A]</td>
<td style=" background: #97FFFF;">n15534_s0/COUT</td>
</tr>
<tr>
<td>12.608</td>
<td>2.624</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C57[0][B]</td>
<td>decode_INSTRUCTION_ANTICIPATED_24_s15/I1</td>
</tr>
<tr>
<td>13.186</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C57[0][B]</td>
<td style=" background: #97FFFF;">decode_INSTRUCTION_ANTICIPATED_24_s15/F</td>
</tr>
<tr>
<td>13.398</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C57[0][B]</td>
<td>decode_INSTRUCTION_ANTICIPATED_24_s12/I1</td>
</tr>
<tr>
<td>13.965</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C57[0][B]</td>
<td style=" background: #97FFFF;">decode_INSTRUCTION_ANTICIPATED_24_s12/F</td>
</tr>
<tr>
<td>13.968</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C57[0][A]</td>
<td>decode_INSTRUCTION_ANTICIPATED_24_s9/I3</td>
</tr>
<tr>
<td>14.535</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C57[0][A]</td>
<td style=" background: #97FFFF;">decode_INSTRUCTION_ANTICIPATED_24_s9/F</td>
</tr>
<tr>
<td>14.895</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C57[1][A]</td>
<td>decode_INSTRUCTION_ANTICIPATED_24_s4/I3</td>
</tr>
<tr>
<td>15.474</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C57[1][A]</td>
<td style=" background: #97FFFF;">decode_INSTRUCTION_ANTICIPATED_24_s4/F</td>
</tr>
<tr>
<td>15.685</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C59[0][B]</td>
<td>decode_INSTRUCTION_ANTICIPATED_24_s3/I0</td>
</tr>
<tr>
<td>15.974</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R54C59[0][B]</td>
<td style=" background: #97FFFF;">decode_INSTRUCTION_ANTICIPATED_24_s3/F</td>
</tr>
<tr>
<td>17.359</td>
<td>1.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C56[3][A]</td>
<td>IBusCachedPlugin_injector_nextPcCalc_valids_0_s3/I1</td>
</tr>
<tr>
<td>17.933</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R59C56[3][A]</td>
<td style=" background: #97FFFF;">IBusCachedPlugin_injector_nextPcCalc_valids_0_s3/F</td>
</tr>
<tr>
<td>20.286</td>
<td>2.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C91[0][A]</td>
<td>when_Fetcher_l160_s0/I1</td>
</tr>
<tr>
<td>20.794</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R51C91[0][A]</td>
<td style=" background: #97FFFF;">when_Fetcher_l160_s0/F</td>
</tr>
<tr>
<td>23.976</td>
<td>3.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C56[1][A]</td>
<td style=" font-weight:bold;">IBusCachedPlugin_fetchPc_pcReg_17_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.653</td>
<td>3.971</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C56[1][A]</td>
<td>IBusCachedPlugin_fetchPc_pcReg_17_s0/CLK</td>
</tr>
<tr>
<td>14.342</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C56[1][A]</td>
<td>IBusCachedPlugin_fetchPc_pcReg_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.026</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 14.749%; route: 3.945, 85.251%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.412, 22.805%; route: 14.554, 75.218%; tC2Q: 0.382, 1.977%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 14.668%; route: 3.971, 85.332%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.554</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.149</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>IBusCachedPlugin_cache/_zz_decodeStage_hit_data_20_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>decode_to_execute_RS2_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.628</td>
<td>3.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C53[0][A]</td>
<td>IBusCachedPlugin_cache/_zz_decodeStage_hit_data_20_s1/CLK</td>
</tr>
<tr>
<td>5.010</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R51C53[0][A]</td>
<td style=" font-weight:bold;">IBusCachedPlugin_cache/_zz_decodeStage_hit_data_20_s1/Q</td>
</tr>
<tr>
<td>9.095</td>
<td>4.085</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C96[0][A]</td>
<td>n15515_s0/I1</td>
</tr>
<tr>
<td>9.695</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R51C96[0][A]</td>
<td style=" background: #97FFFF;">n15515_s0/COUT</td>
</tr>
<tr>
<td>9.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C96[0][B]</td>
<td>n15516_s0/CIN</td>
</tr>
<tr>
<td>9.745</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R51C96[0][B]</td>
<td style=" background: #97FFFF;">n15516_s0/COUT</td>
</tr>
<tr>
<td>9.745</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C96[1][A]</td>
<td>n15517_s0/CIN</td>
</tr>
<tr>
<td>9.795</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C96[1][A]</td>
<td style=" background: #97FFFF;">n15517_s0/COUT</td>
</tr>
<tr>
<td>9.795</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C96[1][B]</td>
<td>n15518_s0/CIN</td>
</tr>
<tr>
<td>9.845</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C96[1][B]</td>
<td style=" background: #97FFFF;">n15518_s0/COUT</td>
</tr>
<tr>
<td>9.845</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C96[2][A]</td>
<td>n15519_s0/CIN</td>
</tr>
<tr>
<td>9.895</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R51C96[2][A]</td>
<td style=" background: #97FFFF;">n15519_s0/COUT</td>
</tr>
<tr>
<td>12.254</td>
<td>2.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C67[3][A]</td>
<td>decode_RS2_5_s4/I0</td>
</tr>
<tr>
<td>12.710</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R52C67[3][A]</td>
<td style=" background: #97FFFF;">decode_RS2_5_s4/F</td>
</tr>
<tr>
<td>16.883</td>
<td>4.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C109[3][B]</td>
<td>decode_RS2_31_s8/I0</td>
</tr>
<tr>
<td>17.456</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R52C109[3][B]</td>
<td style=" background: #97FFFF;">decode_RS2_31_s8/F</td>
</tr>
<tr>
<td>23.290</td>
<td>5.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C70[1][B]</td>
<td>decode_RS2_26_s2/I2</td>
</tr>
<tr>
<td>23.579</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C70[1][B]</td>
<td style=" background: #97FFFF;">decode_RS2_26_s2/F</td>
</tr>
<tr>
<td>23.581</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C70[0][B]</td>
<td>decode_RS2_26_s1/I1</td>
</tr>
<tr>
<td>24.149</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C70[0][B]</td>
<td style=" background: #97FFFF;">decode_RS2_26_s1/F</td>
</tr>
<tr>
<td>24.149</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C70[0][B]</td>
<td style=" font-weight:bold;">decode_to_execute_RS2_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.658</td>
<td>3.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C70[0][B]</td>
<td>decode_to_execute_RS2_26_s0/CLK</td>
</tr>
<tr>
<td>14.594</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C70[0][B]</td>
<td>decode_to_execute_RS2_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 14.749%; route: 3.945, 85.251%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.686, 13.761%; route: 16.453, 84.280%; tC2Q: 0.382, 1.959%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 14.652%; route: 3.976, 85.348%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.530</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.131</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.601</td>
</tr>
<tr>
<td class="label">From</td>
<td>IBusCachedPlugin_cache/_zz_decodeStage_hit_data_20_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>decode_to_execute_RS2_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.628</td>
<td>3.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C53[0][A]</td>
<td>IBusCachedPlugin_cache/_zz_decodeStage_hit_data_20_s1/CLK</td>
</tr>
<tr>
<td>5.010</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R51C53[0][A]</td>
<td style=" font-weight:bold;">IBusCachedPlugin_cache/_zz_decodeStage_hit_data_20_s1/Q</td>
</tr>
<tr>
<td>9.095</td>
<td>4.085</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C96[0][A]</td>
<td>n15515_s0/I1</td>
</tr>
<tr>
<td>9.695</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R51C96[0][A]</td>
<td style=" background: #97FFFF;">n15515_s0/COUT</td>
</tr>
<tr>
<td>9.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C96[0][B]</td>
<td>n15516_s0/CIN</td>
</tr>
<tr>
<td>9.745</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R51C96[0][B]</td>
<td style=" background: #97FFFF;">n15516_s0/COUT</td>
</tr>
<tr>
<td>9.745</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C96[1][A]</td>
<td>n15517_s0/CIN</td>
</tr>
<tr>
<td>9.795</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C96[1][A]</td>
<td style=" background: #97FFFF;">n15517_s0/COUT</td>
</tr>
<tr>
<td>9.795</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C96[1][B]</td>
<td>n15518_s0/CIN</td>
</tr>
<tr>
<td>9.845</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C96[1][B]</td>
<td style=" background: #97FFFF;">n15518_s0/COUT</td>
</tr>
<tr>
<td>9.845</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C96[2][A]</td>
<td>n15519_s0/CIN</td>
</tr>
<tr>
<td>9.895</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R51C96[2][A]</td>
<td style=" background: #97FFFF;">n15519_s0/COUT</td>
</tr>
<tr>
<td>12.254</td>
<td>2.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C67[3][A]</td>
<td>decode_RS2_5_s4/I0</td>
</tr>
<tr>
<td>12.710</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R52C67[3][A]</td>
<td style=" background: #97FFFF;">decode_RS2_5_s4/F</td>
</tr>
<tr>
<td>16.883</td>
<td>4.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C109[3][B]</td>
<td>decode_RS2_31_s8/I0</td>
</tr>
<tr>
<td>17.456</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R52C109[3][B]</td>
<td style=" background: #97FFFF;">decode_RS2_31_s8/F</td>
</tr>
<tr>
<td>23.273</td>
<td>5.816</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C69[1][B]</td>
<td>decode_RS2_30_s2/I2</td>
</tr>
<tr>
<td>23.561</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C69[1][B]</td>
<td style=" background: #97FFFF;">decode_RS2_30_s2/F</td>
</tr>
<tr>
<td>23.564</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C69[0][B]</td>
<td>decode_RS2_30_s1/I1</td>
</tr>
<tr>
<td>24.131</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C69[0][B]</td>
<td style=" background: #97FFFF;">decode_RS2_30_s1/F</td>
</tr>
<tr>
<td>24.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C69[0][B]</td>
<td style=" font-weight:bold;">decode_to_execute_RS2_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.665</td>
<td>3.983</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C69[0][B]</td>
<td>decode_to_execute_RS2_30_s0/CLK</td>
</tr>
<tr>
<td>14.601</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R57C69[0][B]</td>
<td>decode_to_execute_RS2_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.037</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 14.749%; route: 3.945, 85.251%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.686, 13.773%; route: 16.435, 84.266%; tC2Q: 0.382, 1.961%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 14.630%; route: 3.983, 85.370%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.503</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.601</td>
</tr>
<tr>
<td class="label">From</td>
<td>IBusCachedPlugin_cache/_zz_decodeStage_hit_data_20_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>decode_to_execute_RS2_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.628</td>
<td>3.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C53[0][A]</td>
<td>IBusCachedPlugin_cache/_zz_decodeStage_hit_data_20_s1/CLK</td>
</tr>
<tr>
<td>5.010</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R51C53[0][A]</td>
<td style=" font-weight:bold;">IBusCachedPlugin_cache/_zz_decodeStage_hit_data_20_s1/Q</td>
</tr>
<tr>
<td>9.095</td>
<td>4.085</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C96[0][A]</td>
<td>n15515_s0/I1</td>
</tr>
<tr>
<td>9.695</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R51C96[0][A]</td>
<td style=" background: #97FFFF;">n15515_s0/COUT</td>
</tr>
<tr>
<td>9.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C96[0][B]</td>
<td>n15516_s0/CIN</td>
</tr>
<tr>
<td>9.745</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R51C96[0][B]</td>
<td style=" background: #97FFFF;">n15516_s0/COUT</td>
</tr>
<tr>
<td>9.745</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C96[1][A]</td>
<td>n15517_s0/CIN</td>
</tr>
<tr>
<td>9.795</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C96[1][A]</td>
<td style=" background: #97FFFF;">n15517_s0/COUT</td>
</tr>
<tr>
<td>9.795</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C96[1][B]</td>
<td>n15518_s0/CIN</td>
</tr>
<tr>
<td>9.845</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C96[1][B]</td>
<td style=" background: #97FFFF;">n15518_s0/COUT</td>
</tr>
<tr>
<td>9.845</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C96[2][A]</td>
<td>n15519_s0/CIN</td>
</tr>
<tr>
<td>9.895</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R51C96[2][A]</td>
<td style=" background: #97FFFF;">n15519_s0/COUT</td>
</tr>
<tr>
<td>12.254</td>
<td>2.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C67[3][A]</td>
<td>decode_RS2_5_s4/I0</td>
</tr>
<tr>
<td>12.710</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R52C67[3][A]</td>
<td style=" background: #97FFFF;">decode_RS2_5_s4/F</td>
</tr>
<tr>
<td>16.883</td>
<td>4.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C109[3][B]</td>
<td>decode_RS2_31_s8/I0</td>
</tr>
<tr>
<td>17.456</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R52C109[3][B]</td>
<td style=" background: #97FFFF;">decode_RS2_31_s8/F</td>
</tr>
<tr>
<td>23.273</td>
<td>5.816</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C69[3][A]</td>
<td>decode_RS2_23_s2/I2</td>
</tr>
<tr>
<td>23.591</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R57C69[3][A]</td>
<td style=" background: #97FFFF;">decode_RS2_23_s2/F</td>
</tr>
<tr>
<td>23.596</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C69[1][A]</td>
<td>decode_RS2_23_s1/I1</td>
</tr>
<tr>
<td>24.104</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R57C69[1][A]</td>
<td style=" background: #97FFFF;">decode_RS2_23_s1/F</td>
</tr>
<tr>
<td>24.104</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C69[1][A]</td>
<td style=" font-weight:bold;">decode_to_execute_RS2_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.665</td>
<td>3.983</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C69[1][A]</td>
<td>decode_to_execute_RS2_23_s0/CLK</td>
</tr>
<tr>
<td>14.601</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R57C69[1][A]</td>
<td>decode_to_execute_RS2_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.037</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 14.749%; route: 3.945, 85.251%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.656, 13.638%; route: 16.438, 84.398%; tC2Q: 0.382, 1.964%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 14.630%; route: 3.983, 85.370%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.481</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_to_writeBack_MEMORY_ENABLE_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CsrPlugin_mepc_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.569</td>
<td>3.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C112[3][A]</td>
<td>memory_to_writeBack_MEMORY_ENABLE_s0/CLK</td>
</tr>
<tr>
<td>4.952</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R51C112[3][A]</td>
<td style=" font-weight:bold;">memory_to_writeBack_MEMORY_ENABLE_s0/Q</td>
</tr>
<tr>
<td>5.851</td>
<td>0.899</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C122[0][A]</td>
<td>dataCache_1/dataCache_1_io_cpu_writeBack_unalignedAccess_s0/I0</td>
</tr>
<tr>
<td>6.358</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R50C122[0][A]</td>
<td style=" background: #97FFFF;">dataCache_1/dataCache_1_io_cpu_writeBack_unalignedAccess_s0/F</td>
</tr>
<tr>
<td>7.293</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C128[2][A]</td>
<td>when_DBusCachedPlugin_l554_s2/I2</td>
</tr>
<tr>
<td>7.861</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C128[2][A]</td>
<td style=" background: #97FFFF;">when_DBusCachedPlugin_l554_s2/F</td>
</tr>
<tr>
<td>7.863</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C128[1][B]</td>
<td>when_DBusCachedPlugin_l554_s1/I2</td>
</tr>
<tr>
<td>8.371</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C128[1][B]</td>
<td style=" background: #97FFFF;">when_DBusCachedPlugin_l554_s1/F</td>
</tr>
<tr>
<td>8.792</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C127[3][A]</td>
<td>when_DBusCachedPlugin_l554_s0/I3</td>
</tr>
<tr>
<td>9.366</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R52C127[3][A]</td>
<td style=" background: #97FFFF;">when_DBusCachedPlugin_l554_s0/F</td>
</tr>
<tr>
<td>12.607</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C81[0][A]</td>
<td>execute_to_memory_IS_DBUS_SHARING_s3/I0</td>
</tr>
<tr>
<td>13.174</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>309</td>
<td>R57C81[0][A]</td>
<td style=" background: #97FFFF;">execute_to_memory_IS_DBUS_SHARING_s3/F</td>
</tr>
<tr>
<td>14.959</td>
<td>1.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C62[3][B]</td>
<td>decode_to_execute_PC_31_s6/I0</td>
</tr>
<tr>
<td>15.507</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>180</td>
<td>R52C62[3][B]</td>
<td style=" background: #97FFFF;">decode_to_execute_PC_31_s6/F</td>
</tr>
<tr>
<td>15.898</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C61[0][B]</td>
<td>n28214_s2/I0</td>
</tr>
<tr>
<td>16.187</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R53C61[0][B]</td>
<td style=" background: #97FFFF;">n28214_s2/F</td>
</tr>
<tr>
<td>18.068</td>
<td>1.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C84[0][A]</td>
<td>CsrPlugin_mepc_31_s3/I1</td>
</tr>
<tr>
<td>18.647</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R50C84[0][A]</td>
<td style=" background: #97FFFF;">CsrPlugin_mepc_31_s3/F</td>
</tr>
<tr>
<td>23.816</td>
<td>5.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C63[3][A]</td>
<td style=" font-weight:bold;">CsrPlugin_mepc_17_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.646</td>
<td>3.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C63[3][A]</td>
<td>CsrPlugin_mepc_17_s1/CLK</td>
</tr>
<tr>
<td>14.335</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R57C63[3][A]</td>
<td>CsrPlugin_mepc_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.077</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 14.936%; route: 3.887, 85.064%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.139, 21.504%; route: 14.725, 76.508%; tC2Q: 0.382, 1.987%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 14.689%; route: 3.964, 85.311%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.481</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_to_writeBack_MEMORY_ENABLE_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CsrPlugin_mepc_24_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.569</td>
<td>3.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C112[3][A]</td>
<td>memory_to_writeBack_MEMORY_ENABLE_s0/CLK</td>
</tr>
<tr>
<td>4.952</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R51C112[3][A]</td>
<td style=" font-weight:bold;">memory_to_writeBack_MEMORY_ENABLE_s0/Q</td>
</tr>
<tr>
<td>5.851</td>
<td>0.899</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C122[0][A]</td>
<td>dataCache_1/dataCache_1_io_cpu_writeBack_unalignedAccess_s0/I0</td>
</tr>
<tr>
<td>6.358</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R50C122[0][A]</td>
<td style=" background: #97FFFF;">dataCache_1/dataCache_1_io_cpu_writeBack_unalignedAccess_s0/F</td>
</tr>
<tr>
<td>7.293</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C128[2][A]</td>
<td>when_DBusCachedPlugin_l554_s2/I2</td>
</tr>
<tr>
<td>7.861</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C128[2][A]</td>
<td style=" background: #97FFFF;">when_DBusCachedPlugin_l554_s2/F</td>
</tr>
<tr>
<td>7.863</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C128[1][B]</td>
<td>when_DBusCachedPlugin_l554_s1/I2</td>
</tr>
<tr>
<td>8.371</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C128[1][B]</td>
<td style=" background: #97FFFF;">when_DBusCachedPlugin_l554_s1/F</td>
</tr>
<tr>
<td>8.792</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C127[3][A]</td>
<td>when_DBusCachedPlugin_l554_s0/I3</td>
</tr>
<tr>
<td>9.366</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R52C127[3][A]</td>
<td style=" background: #97FFFF;">when_DBusCachedPlugin_l554_s0/F</td>
</tr>
<tr>
<td>12.607</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C81[0][A]</td>
<td>execute_to_memory_IS_DBUS_SHARING_s3/I0</td>
</tr>
<tr>
<td>13.174</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>309</td>
<td>R57C81[0][A]</td>
<td style=" background: #97FFFF;">execute_to_memory_IS_DBUS_SHARING_s3/F</td>
</tr>
<tr>
<td>14.959</td>
<td>1.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C62[3][B]</td>
<td>decode_to_execute_PC_31_s6/I0</td>
</tr>
<tr>
<td>15.507</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>180</td>
<td>R52C62[3][B]</td>
<td style=" background: #97FFFF;">decode_to_execute_PC_31_s6/F</td>
</tr>
<tr>
<td>15.898</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C61[0][B]</td>
<td>n28214_s2/I0</td>
</tr>
<tr>
<td>16.187</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R53C61[0][B]</td>
<td style=" background: #97FFFF;">n28214_s2/F</td>
</tr>
<tr>
<td>18.068</td>
<td>1.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C84[0][A]</td>
<td>CsrPlugin_mepc_31_s3/I1</td>
</tr>
<tr>
<td>18.647</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R50C84[0][A]</td>
<td style=" background: #97FFFF;">CsrPlugin_mepc_31_s3/F</td>
</tr>
<tr>
<td>23.816</td>
<td>5.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C63[2][A]</td>
<td style=" font-weight:bold;">CsrPlugin_mepc_24_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.646</td>
<td>3.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C63[2][A]</td>
<td>CsrPlugin_mepc_24_s1/CLK</td>
</tr>
<tr>
<td>14.335</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R57C63[2][A]</td>
<td>CsrPlugin_mepc_24_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.077</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 14.936%; route: 3.887, 85.064%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.139, 21.504%; route: 14.725, 76.508%; tC2Q: 0.382, 1.987%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 14.689%; route: 3.964, 85.311%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.421</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.765</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.344</td>
</tr>
<tr>
<td class="label">From</td>
<td>IBusCachedPlugin_cache/_zz_decodeStage_hit_data_21_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>IBusCachedPlugin_fetchPc_pcReg_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.628</td>
<td>3.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C53[0][B]</td>
<td>IBusCachedPlugin_cache/_zz_decodeStage_hit_data_21_s1/CLK</td>
</tr>
<tr>
<td>5.010</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R51C53[0][B]</td>
<td style=" font-weight:bold;">IBusCachedPlugin_cache/_zz_decodeStage_hit_data_21_s1/Q</td>
</tr>
<tr>
<td>9.234</td>
<td>4.224</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R54C98[0][B]</td>
<td>n15531_s0/I1</td>
</tr>
<tr>
<td>9.834</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R54C98[0][B]</td>
<td style=" background: #97FFFF;">n15531_s0/COUT</td>
</tr>
<tr>
<td>9.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C98[1][A]</td>
<td>n15532_s0/CIN</td>
</tr>
<tr>
<td>9.884</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R54C98[1][A]</td>
<td style=" background: #97FFFF;">n15532_s0/COUT</td>
</tr>
<tr>
<td>9.884</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R54C98[1][B]</td>
<td>n15533_s0/CIN</td>
</tr>
<tr>
<td>9.934</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C98[1][B]</td>
<td style=" background: #97FFFF;">n15533_s0/COUT</td>
</tr>
<tr>
<td>9.934</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R54C98[2][A]</td>
<td>n15534_s0/CIN</td>
</tr>
<tr>
<td>9.984</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R54C98[2][A]</td>
<td style=" background: #97FFFF;">n15534_s0/COUT</td>
</tr>
<tr>
<td>12.608</td>
<td>2.624</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C57[0][B]</td>
<td>decode_INSTRUCTION_ANTICIPATED_24_s15/I1</td>
</tr>
<tr>
<td>13.186</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C57[0][B]</td>
<td style=" background: #97FFFF;">decode_INSTRUCTION_ANTICIPATED_24_s15/F</td>
</tr>
<tr>
<td>13.398</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C57[0][B]</td>
<td>decode_INSTRUCTION_ANTICIPATED_24_s12/I1</td>
</tr>
<tr>
<td>13.965</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C57[0][B]</td>
<td style=" background: #97FFFF;">decode_INSTRUCTION_ANTICIPATED_24_s12/F</td>
</tr>
<tr>
<td>13.968</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C57[0][A]</td>
<td>decode_INSTRUCTION_ANTICIPATED_24_s9/I3</td>
</tr>
<tr>
<td>14.535</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C57[0][A]</td>
<td style=" background: #97FFFF;">decode_INSTRUCTION_ANTICIPATED_24_s9/F</td>
</tr>
<tr>
<td>14.895</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C57[1][A]</td>
<td>decode_INSTRUCTION_ANTICIPATED_24_s4/I3</td>
</tr>
<tr>
<td>15.474</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C57[1][A]</td>
<td style=" background: #97FFFF;">decode_INSTRUCTION_ANTICIPATED_24_s4/F</td>
</tr>
<tr>
<td>15.685</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C59[0][B]</td>
<td>decode_INSTRUCTION_ANTICIPATED_24_s3/I0</td>
</tr>
<tr>
<td>15.974</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R54C59[0][B]</td>
<td style=" background: #97FFFF;">decode_INSTRUCTION_ANTICIPATED_24_s3/F</td>
</tr>
<tr>
<td>17.359</td>
<td>1.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C56[3][A]</td>
<td>IBusCachedPlugin_injector_nextPcCalc_valids_0_s3/I1</td>
</tr>
<tr>
<td>17.933</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R59C56[3][A]</td>
<td style=" background: #97FFFF;">IBusCachedPlugin_injector_nextPcCalc_valids_0_s3/F</td>
</tr>
<tr>
<td>20.286</td>
<td>2.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C91[0][A]</td>
<td>when_Fetcher_l160_s0/I1</td>
</tr>
<tr>
<td>20.794</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R51C91[0][A]</td>
<td style=" background: #97FFFF;">when_Fetcher_l160_s0/F</td>
</tr>
<tr>
<td>23.765</td>
<td>2.971</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C56[0][A]</td>
<td style=" font-weight:bold;">IBusCachedPlugin_fetchPc_pcReg_21_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.656</td>
<td>3.973</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C56[0][A]</td>
<td>IBusCachedPlugin_fetchPc_pcReg_21_s0/CLK</td>
</tr>
<tr>
<td>14.344</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R57C56[0][A]</td>
<td>IBusCachedPlugin_fetchPc_pcReg_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.028</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 14.749%; route: 3.945, 85.251%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.412, 23.057%; route: 14.343, 74.944%; tC2Q: 0.382, 1.999%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 14.660%; route: 3.973, 85.340%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.264</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.398</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.134</td>
</tr>
<tr>
<td class="label">From</td>
<td>execute_MUL_LL_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_to_writeBack_MUL_LOW_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.122</td>
<td>1.447</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>DSP_R55[36]</td>
<td>execute_MUL_LL_31_s0/CLK[0]</td>
</tr>
<tr>
<td>2.159</td>
<td>0.037</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>DSP_R55[36]</td>
<td style=" font-weight:bold;">execute_MUL_LL_31_s0/DOUT[5]</td>
</tr>
<tr>
<td>2.398</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C116[0][A]</td>
<td style=" font-weight:bold;">memory_to_writeBack_MUL_LOW_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.121</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C116[0][A]</td>
<td>memory_to_writeBack_MUL_LOW_5_s0/CLK</td>
</tr>
<tr>
<td>2.134</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C116[0][A]</td>
<td>memory_to_writeBack_MUL_LOW_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 31.826%; route: 1.447, 68.174%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 86.699%; tC2Q: 0.037, 13.301%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.844%; route: 1.446, 68.156%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.270</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.134</td>
</tr>
<tr>
<td class="label">From</td>
<td>execute_MUL_LL_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_to_writeBack_MUL_LOW_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.122</td>
<td>1.447</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>DSP_R55[36]</td>
<td>execute_MUL_LL_31_s0/CLK[0]</td>
</tr>
<tr>
<td>2.159</td>
<td>0.037</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>DSP_R55[36]</td>
<td style=" font-weight:bold;">execute_MUL_LL_31_s0/DOUT[4]</td>
</tr>
<tr>
<td>2.404</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C116[0][B]</td>
<td style=" font-weight:bold;">memory_to_writeBack_MUL_LOW_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.121</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C116[0][B]</td>
<td>memory_to_writeBack_MUL_LOW_4_s0/CLK</td>
</tr>
<tr>
<td>2.134</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C116[0][B]</td>
<td>memory_to_writeBack_MUL_LOW_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 31.826%; route: 1.447, 68.174%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.245, 86.982%; tC2Q: 0.037, 13.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.844%; route: 1.446, 68.156%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>IBusCachedPlugin_cache/lineLoader_address_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>IBusCachedPlugin_cache/lineLoader_address_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.118</td>
<td>1.443</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C50[0][A]</td>
<td>IBusCachedPlugin_cache/lineLoader_address_11_s1/CLK</td>
</tr>
<tr>
<td>2.260</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R51C50[0][A]</td>
<td style=" font-weight:bold;">IBusCachedPlugin_cache/lineLoader_address_11_s1/Q</td>
</tr>
<tr>
<td>2.266</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C50[0][A]</td>
<td>IBusCachedPlugin_cache/n701_s0/I0</td>
</tr>
<tr>
<td>2.418</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C50[0][A]</td>
<td style=" background: #97FFFF;">IBusCachedPlugin_cache/n701_s0/F</td>
</tr>
<tr>
<td>2.418</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C50[0][A]</td>
<td style=" font-weight:bold;">IBusCachedPlugin_cache/lineLoader_address_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.118</td>
<td>1.443</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C50[0][A]</td>
<td>IBusCachedPlugin_cache/lineLoader_address_11_s1/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C50[0][A]</td>
<td>IBusCachedPlugin_cache/lineLoader_address_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 31.886%; route: 1.443, 68.114%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.886%; route: 1.443, 68.114%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.411</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.136</td>
</tr>
<tr>
<td class="label">From</td>
<td>IBusCachedPlugin_cache/lineLoader_address_14_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>IBusCachedPlugin_cache/lineLoader_address_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.111</td>
<td>1.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C51[0][A]</td>
<td>IBusCachedPlugin_cache/lineLoader_address_14_s1/CLK</td>
</tr>
<tr>
<td>2.252</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R50C51[0][A]</td>
<td style=" font-weight:bold;">IBusCachedPlugin_cache/lineLoader_address_14_s1/Q</td>
</tr>
<tr>
<td>2.258</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C51[0][A]</td>
<td>IBusCachedPlugin_cache/n698_s0/I0</td>
</tr>
<tr>
<td>2.411</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C51[0][A]</td>
<td style=" background: #97FFFF;">IBusCachedPlugin_cache/n698_s0/F</td>
</tr>
<tr>
<td>2.411</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C51[0][A]</td>
<td style=" font-weight:bold;">IBusCachedPlugin_cache/lineLoader_address_14_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.111</td>
<td>1.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C51[0][A]</td>
<td>IBusCachedPlugin_cache/lineLoader_address_14_s1/CLK</td>
</tr>
<tr>
<td>2.136</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C51[0][A]</td>
<td>IBusCachedPlugin_cache/lineLoader_address_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 32.007%; route: 1.435, 67.993%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.007%; route: 1.435, 67.993%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>IBusCachedPlugin_cache/lineLoader_address_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>IBusCachedPlugin_cache/lineLoader_address_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.118</td>
<td>1.443</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C50[1][A]</td>
<td>IBusCachedPlugin_cache/lineLoader_address_15_s1/CLK</td>
</tr>
<tr>
<td>2.260</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R51C50[1][A]</td>
<td style=" font-weight:bold;">IBusCachedPlugin_cache/lineLoader_address_15_s1/Q</td>
</tr>
<tr>
<td>2.266</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C50[1][A]</td>
<td>IBusCachedPlugin_cache/n697_s0/I0</td>
</tr>
<tr>
<td>2.418</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C50[1][A]</td>
<td style=" background: #97FFFF;">IBusCachedPlugin_cache/n697_s0/F</td>
</tr>
<tr>
<td>2.418</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C50[1][A]</td>
<td style=" font-weight:bold;">IBusCachedPlugin_cache/lineLoader_address_15_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.118</td>
<td>1.443</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C50[1][A]</td>
<td>IBusCachedPlugin_cache/lineLoader_address_15_s1/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C50[1][A]</td>
<td>IBusCachedPlugin_cache/lineLoader_address_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 31.886%; route: 1.443, 68.114%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.886%; route: 1.443, 68.114%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.166</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_DivPlugin_div_counter_value_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_DivPlugin_div_counter_value_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.141</td>
<td>1.466</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C69[1][A]</td>
<td>memory_DivPlugin_div_counter_value_0_s0/CLK</td>
</tr>
<tr>
<td>2.282</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R60C69[1][A]</td>
<td style=" font-weight:bold;">memory_DivPlugin_div_counter_value_0_s0/Q</td>
</tr>
<tr>
<td>2.288</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C69[1][A]</td>
<td>memory_DivPlugin_div_counter_valueNext_0_s1/I2</td>
</tr>
<tr>
<td>2.441</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R60C69[1][A]</td>
<td style=" background: #97FFFF;">memory_DivPlugin_div_counter_valueNext_0_s1/F</td>
</tr>
<tr>
<td>2.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C69[1][A]</td>
<td style=" font-weight:bold;">memory_DivPlugin_div_counter_value_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.141</td>
<td>1.466</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C69[1][A]</td>
<td>memory_DivPlugin_div_counter_value_0_s0/CLK</td>
</tr>
<tr>
<td>2.166</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C69[1][A]</td>
<td>memory_DivPlugin_div_counter_value_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 31.547%; route: 1.466, 68.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.547%; route: 1.466, 68.453%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.425</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.150</td>
</tr>
<tr>
<td class="label">From</td>
<td>IBusCachedPlugin_cache/lineLoader_flushCounter_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>IBusCachedPlugin_cache/lineLoader_flushCounter_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.125</td>
<td>1.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C53[0][A]</td>
<td>IBusCachedPlugin_cache/lineLoader_flushCounter_0_s2/CLK</td>
</tr>
<tr>
<td>2.266</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R53C53[0][A]</td>
<td style=" font-weight:bold;">IBusCachedPlugin_cache/lineLoader_flushCounter_0_s2/Q</td>
</tr>
<tr>
<td>2.272</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C53[0][A]</td>
<td>IBusCachedPlugin_cache/n721_s3/I0</td>
</tr>
<tr>
<td>2.425</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C53[0][A]</td>
<td style=" background: #97FFFF;">IBusCachedPlugin_cache/n721_s3/F</td>
</tr>
<tr>
<td>2.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C53[0][A]</td>
<td style=" font-weight:bold;">IBusCachedPlugin_cache/lineLoader_flushCounter_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.125</td>
<td>1.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C53[0][A]</td>
<td>IBusCachedPlugin_cache/lineLoader_flushCounter_0_s2/CLK</td>
</tr>
<tr>
<td>2.150</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C53[0][A]</td>
<td>IBusCachedPlugin_cache/lineLoader_flushCounter_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 31.788%; route: 1.450, 68.212%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.788%; route: 1.450, 68.212%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.143</td>
</tr>
<tr>
<td class="label">From</td>
<td>IBusCachedPlugin_cache/lineLoader_wordIndex_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>IBusCachedPlugin_cache/lineLoader_wordIndex_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.118</td>
<td>1.443</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[1][A]</td>
<td>IBusCachedPlugin_cache/lineLoader_wordIndex_1_s1/CLK</td>
</tr>
<tr>
<td>2.259</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R54C55[1][A]</td>
<td style=" font-weight:bold;">IBusCachedPlugin_cache/lineLoader_wordIndex_1_s1/Q</td>
</tr>
<tr>
<td>2.265</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C55[1][A]</td>
<td>IBusCachedPlugin_cache/n670_s0/I2</td>
</tr>
<tr>
<td>2.418</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C55[1][A]</td>
<td style=" background: #97FFFF;">IBusCachedPlugin_cache/n670_s0/F</td>
</tr>
<tr>
<td>2.418</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C55[1][A]</td>
<td style=" font-weight:bold;">IBusCachedPlugin_cache/lineLoader_wordIndex_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.118</td>
<td>1.443</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[1][A]</td>
<td>IBusCachedPlugin_cache/lineLoader_wordIndex_1_s1/CLK</td>
</tr>
<tr>
<td>2.143</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C55[1][A]</td>
<td>IBusCachedPlugin_cache/lineLoader_wordIndex_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 31.890%; route: 1.443, 68.110%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.890%; route: 1.443, 68.110%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.410</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.135</td>
</tr>
<tr>
<td class="label">From</td>
<td>CsrPlugin_pipelineLiberator_pcValids_1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>CsrPlugin_pipelineLiberator_pcValids_1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.109</td>
<td>1.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C115[0][A]</td>
<td>CsrPlugin_pipelineLiberator_pcValids_1_s4/CLK</td>
</tr>
<tr>
<td>2.250</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R50C115[0][A]</td>
<td style=" font-weight:bold;">CsrPlugin_pipelineLiberator_pcValids_1_s4/Q</td>
</tr>
<tr>
<td>2.257</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C115[0][A]</td>
<td>n18270_s4/I0</td>
</tr>
<tr>
<td>2.410</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C115[0][A]</td>
<td style=" background: #97FFFF;">n18270_s4/F</td>
</tr>
<tr>
<td>2.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C115[0][A]</td>
<td style=" font-weight:bold;">CsrPlugin_pipelineLiberator_pcValids_1_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.109</td>
<td>1.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C115[0][A]</td>
<td>CsrPlugin_pipelineLiberator_pcValids_1_s4/CLK</td>
</tr>
<tr>
<td>2.135</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C115[0][A]</td>
<td>CsrPlugin_pipelineLiberator_pcValids_1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 32.022%; route: 1.434, 67.978%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.022%; route: 1.434, 67.978%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.428</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.150</td>
</tr>
<tr>
<td class="label">From</td>
<td>IBusCachedPlugin_cache/lineLoader_flushPending_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>IBusCachedPlugin_cache/lineLoader_flushPending_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.125</td>
<td>1.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C57[0][A]</td>
<td>IBusCachedPlugin_cache/lineLoader_flushPending_s6/CLK</td>
</tr>
<tr>
<td>2.266</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R53C57[0][A]</td>
<td style=" font-weight:bold;">IBusCachedPlugin_cache/lineLoader_flushPending_s6/Q</td>
</tr>
<tr>
<td>2.275</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C57[0][A]</td>
<td>IBusCachedPlugin_cache/n660_s5/I0</td>
</tr>
<tr>
<td>2.428</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C57[0][A]</td>
<td style=" background: #97FFFF;">IBusCachedPlugin_cache/n660_s5/F</td>
</tr>
<tr>
<td>2.428</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C57[0][A]</td>
<td style=" font-weight:bold;">IBusCachedPlugin_cache/lineLoader_flushPending_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.125</td>
<td>1.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C57[0][A]</td>
<td>IBusCachedPlugin_cache/lineLoader_flushPending_s6/CLK</td>
</tr>
<tr>
<td>2.150</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C57[0][A]</td>
<td>IBusCachedPlugin_cache/lineLoader_flushPending_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 31.788%; route: 1.450, 68.212%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.788%; route: 1.450, 68.212%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.425</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.148</td>
</tr>
<tr>
<td class="label">From</td>
<td>IBusCachedPlugin_cache/lineLoader_address_20_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>IBusCachedPlugin_cache/lineLoader_address_20_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.122</td>
<td>1.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C49[0][A]</td>
<td>IBusCachedPlugin_cache/lineLoader_address_20_s1/CLK</td>
</tr>
<tr>
<td>2.263</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R51C49[0][A]</td>
<td style=" font-weight:bold;">IBusCachedPlugin_cache/lineLoader_address_20_s1/Q</td>
</tr>
<tr>
<td>2.273</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C49[0][A]</td>
<td>IBusCachedPlugin_cache/n692_s0/I0</td>
</tr>
<tr>
<td>2.425</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C49[0][A]</td>
<td style=" background: #97FFFF;">IBusCachedPlugin_cache/n692_s0/F</td>
</tr>
<tr>
<td>2.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C49[0][A]</td>
<td style=" font-weight:bold;">IBusCachedPlugin_cache/lineLoader_address_20_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.122</td>
<td>1.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C49[0][A]</td>
<td>IBusCachedPlugin_cache/lineLoader_address_20_s1/CLK</td>
</tr>
<tr>
<td>2.148</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C49[0][A]</td>
<td>IBusCachedPlugin_cache/lineLoader_address_20_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 31.826%; route: 1.447, 68.174%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.826%; route: 1.447, 68.174%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.425</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.148</td>
</tr>
<tr>
<td class="label">From</td>
<td>IBusCachedPlugin_cache/lineLoader_address_22_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>IBusCachedPlugin_cache/lineLoader_address_22_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.122</td>
<td>1.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C49[1][A]</td>
<td>IBusCachedPlugin_cache/lineLoader_address_22_s1/CLK</td>
</tr>
<tr>
<td>2.263</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R51C49[1][A]</td>
<td style=" font-weight:bold;">IBusCachedPlugin_cache/lineLoader_address_22_s1/Q</td>
</tr>
<tr>
<td>2.273</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C49[1][A]</td>
<td>IBusCachedPlugin_cache/n690_s0/I0</td>
</tr>
<tr>
<td>2.425</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C49[1][A]</td>
<td style=" background: #97FFFF;">IBusCachedPlugin_cache/n690_s0/F</td>
</tr>
<tr>
<td>2.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C49[1][A]</td>
<td style=" font-weight:bold;">IBusCachedPlugin_cache/lineLoader_address_22_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.122</td>
<td>1.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C49[1][A]</td>
<td>IBusCachedPlugin_cache/lineLoader_address_22_s1/CLK</td>
</tr>
<tr>
<td>2.148</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C49[1][A]</td>
<td>IBusCachedPlugin_cache/lineLoader_address_22_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 31.826%; route: 1.447, 68.174%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.826%; route: 1.447, 68.174%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.445</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.168</td>
</tr>
<tr>
<td class="label">From</td>
<td>IBusCachedPlugin_cache/lineLoader_address_28_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>IBusCachedPlugin_cache/lineLoader_address_28_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.142</td>
<td>1.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C52[0][A]</td>
<td>IBusCachedPlugin_cache/lineLoader_address_28_s1/CLK</td>
</tr>
<tr>
<td>2.283</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R57C52[0][A]</td>
<td style=" font-weight:bold;">IBusCachedPlugin_cache/lineLoader_address_28_s1/Q</td>
</tr>
<tr>
<td>2.293</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C52[0][A]</td>
<td>IBusCachedPlugin_cache/n684_s0/I0</td>
</tr>
<tr>
<td>2.445</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R57C52[0][A]</td>
<td style=" background: #97FFFF;">IBusCachedPlugin_cache/n684_s0/F</td>
</tr>
<tr>
<td>2.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C52[0][A]</td>
<td style=" font-weight:bold;">IBusCachedPlugin_cache/lineLoader_address_28_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.142</td>
<td>1.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C52[0][A]</td>
<td>IBusCachedPlugin_cache/lineLoader_address_28_s1/CLK</td>
</tr>
<tr>
<td>2.168</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C52[0][A]</td>
<td>IBusCachedPlugin_cache/lineLoader_address_28_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 31.529%; route: 1.467, 68.471%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.529%; route: 1.467, 68.471%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.140</td>
</tr>
<tr>
<td class="label">From</td>
<td>IBusCachedPlugin_cache/lineLoader_address_30_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>IBusCachedPlugin_cache/lineLoader_address_30_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.115</td>
<td>1.439</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C51[0][A]</td>
<td>IBusCachedPlugin_cache/lineLoader_address_30_s1/CLK</td>
</tr>
<tr>
<td>2.256</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R51C51[0][A]</td>
<td style=" font-weight:bold;">IBusCachedPlugin_cache/lineLoader_address_30_s1/Q</td>
</tr>
<tr>
<td>2.265</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C51[0][A]</td>
<td>IBusCachedPlugin_cache/n682_s0/I0</td>
</tr>
<tr>
<td>2.418</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C51[0][A]</td>
<td style=" background: #97FFFF;">IBusCachedPlugin_cache/n682_s0/F</td>
</tr>
<tr>
<td>2.418</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C51[0][A]</td>
<td style=" font-weight:bold;">IBusCachedPlugin_cache/lineLoader_address_30_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.115</td>
<td>1.439</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C51[0][A]</td>
<td>IBusCachedPlugin_cache/lineLoader_address_30_s1/CLK</td>
</tr>
<tr>
<td>2.140</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C51[0][A]</td>
<td>IBusCachedPlugin_cache/lineLoader_address_30_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 31.946%; route: 1.439, 68.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.946%; route: 1.439, 68.054%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.412</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.135</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_to_writeBack_IS_DBUS_SHARING_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_to_writeBack_IS_DBUS_SHARING_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.109</td>
<td>1.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C123[1][A]</td>
<td>memory_to_writeBack_IS_DBUS_SHARING_s4/CLK</td>
</tr>
<tr>
<td>2.250</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R50C123[1][A]</td>
<td style=" font-weight:bold;">memory_to_writeBack_IS_DBUS_SHARING_s4/Q</td>
</tr>
<tr>
<td>2.260</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C123[1][A]</td>
<td>n18307_s4/I1</td>
</tr>
<tr>
<td>2.412</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C123[1][A]</td>
<td style=" background: #97FFFF;">n18307_s4/F</td>
</tr>
<tr>
<td>2.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C123[1][A]</td>
<td style=" font-weight:bold;">memory_to_writeBack_IS_DBUS_SHARING_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.109</td>
<td>1.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C123[1][A]</td>
<td>memory_to_writeBack_IS_DBUS_SHARING_s4/CLK</td>
</tr>
<tr>
<td>2.135</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C123[1][A]</td>
<td>memory_to_writeBack_IS_DBUS_SHARING_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 32.022%; route: 1.434, 67.978%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.022%; route: 1.434, 67.978%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.162</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_DivPlugin_div_counter_value_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_DivPlugin_div_counter_value_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.137</td>
<td>1.462</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C70[1][A]</td>
<td>memory_DivPlugin_div_counter_value_2_s0/CLK</td>
</tr>
<tr>
<td>2.278</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R60C70[1][A]</td>
<td style=" font-weight:bold;">memory_DivPlugin_div_counter_value_2_s0/Q</td>
</tr>
<tr>
<td>2.287</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C70[1][A]</td>
<td>memory_DivPlugin_div_counter_valueNext_2_s1/I3</td>
</tr>
<tr>
<td>2.440</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R60C70[1][A]</td>
<td style=" background: #97FFFF;">memory_DivPlugin_div_counter_valueNext_2_s1/F</td>
</tr>
<tr>
<td>2.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C70[1][A]</td>
<td style=" font-weight:bold;">memory_DivPlugin_div_counter_value_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.137</td>
<td>1.462</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C70[1][A]</td>
<td>memory_DivPlugin_div_counter_value_2_s0/CLK</td>
</tr>
<tr>
<td>2.162</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C70[1][A]</td>
<td>memory_DivPlugin_div_counter_value_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 31.606%; route: 1.462, 68.394%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.606%; route: 1.462, 68.394%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.450</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.171</td>
</tr>
<tr>
<td class="label">From</td>
<td>IBusCachedPlugin_cache/lineLoader_address_26_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>IBusCachedPlugin_cache/lineLoader_address_26_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.146</td>
<td>1.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C53[0][A]</td>
<td>IBusCachedPlugin_cache/lineLoader_address_26_s1/CLK</td>
</tr>
<tr>
<td>2.287</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R57C53[0][A]</td>
<td style=" font-weight:bold;">IBusCachedPlugin_cache/lineLoader_address_26_s1/Q</td>
</tr>
<tr>
<td>2.296</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C53[0][A]</td>
<td>IBusCachedPlugin_cache/n686_s0/I0</td>
</tr>
<tr>
<td>2.450</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R57C53[0][A]</td>
<td style=" background: #97FFFF;">IBusCachedPlugin_cache/n686_s0/F</td>
</tr>
<tr>
<td>2.450</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C53[0][A]</td>
<td style=" font-weight:bold;">IBusCachedPlugin_cache/lineLoader_address_26_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.146</td>
<td>1.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C53[0][A]</td>
<td>IBusCachedPlugin_cache/lineLoader_address_26_s1/CLK</td>
</tr>
<tr>
<td>2.171</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C53[0][A]</td>
<td>IBusCachedPlugin_cache/lineLoader_address_26_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 31.470%; route: 1.471, 68.530%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.470%; route: 1.471, 68.530%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.444</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.166</td>
</tr>
<tr>
<td class="label">From</td>
<td>IBusCachedPlugin_injector_port_state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>IBusCachedPlugin_injector_port_state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.141</td>
<td>1.466</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C53[1][A]</td>
<td>IBusCachedPlugin_injector_port_state_0_s0/CLK</td>
</tr>
<tr>
<td>2.282</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R60C53[1][A]</td>
<td style=" font-weight:bold;">IBusCachedPlugin_injector_port_state_0_s0/Q</td>
</tr>
<tr>
<td>2.291</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C53[1][A]</td>
<td>n18322_s12/I2</td>
</tr>
<tr>
<td>2.444</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R60C53[1][A]</td>
<td style=" background: #97FFFF;">n18322_s12/F</td>
</tr>
<tr>
<td>2.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C53[1][A]</td>
<td style=" font-weight:bold;">IBusCachedPlugin_injector_port_state_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.141</td>
<td>1.466</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C53[1][A]</td>
<td>IBusCachedPlugin_injector_port_state_0_s0/CLK</td>
</tr>
<tr>
<td>2.166</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C53[1][A]</td>
<td>IBusCachedPlugin_injector_port_state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 31.547%; route: 1.466, 68.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.547%; route: 1.466, 68.453%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.428</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.147</td>
</tr>
<tr>
<td class="label">From</td>
<td>IBusCachedPlugin_cache/lineLoader_wordIndex_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>IBusCachedPlugin_cache/lineLoader_wordIndex_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.122</td>
<td>1.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C56[0][A]</td>
<td>IBusCachedPlugin_cache/lineLoader_wordIndex_0_s1/CLK</td>
</tr>
<tr>
<td>2.263</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R54C56[0][A]</td>
<td style=" font-weight:bold;">IBusCachedPlugin_cache/lineLoader_wordIndex_0_s1/Q</td>
</tr>
<tr>
<td>2.275</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C56[0][A]</td>
<td>IBusCachedPlugin_cache/n671_s1/I1</td>
</tr>
<tr>
<td>2.428</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C56[0][A]</td>
<td style=" background: #97FFFF;">IBusCachedPlugin_cache/n671_s1/F</td>
</tr>
<tr>
<td>2.428</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C56[0][A]</td>
<td style=" font-weight:bold;">IBusCachedPlugin_cache/lineLoader_wordIndex_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.122</td>
<td>1.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C56[0][A]</td>
<td>IBusCachedPlugin_cache/lineLoader_wordIndex_0_s1/CLK</td>
</tr>
<tr>
<td>2.147</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C56[0][A]</td>
<td>IBusCachedPlugin_cache/lineLoader_wordIndex_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 31.829%; route: 1.447, 68.171%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.829%; route: 1.447, 68.171%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.366</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.064</td>
</tr>
<tr>
<td class="label">From</td>
<td>MmuPlugin_shared_vpn_0_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>MmuPlugin_ports_1_cache_0_virtualAddress_0_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.118</td>
<td>1.443</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C87[3][A]</td>
<td>MmuPlugin_shared_vpn_0_9_s0/CLK</td>
</tr>
<tr>
<td>2.262</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R54C87[3][A]</td>
<td style=" font-weight:bold;">MmuPlugin_shared_vpn_0_9_s0/Q</td>
</tr>
<tr>
<td>2.366</td>
<td>0.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C87[2][B]</td>
<td style=" font-weight:bold;">MmuPlugin_ports_1_cache_0_virtualAddress_0_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.117</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C87[2][B]</td>
<td>MmuPlugin_ports_1_cache_0_virtualAddress_0_9_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C87[2][B]</td>
<td>MmuPlugin_ports_1_cache_0_virtualAddress_0_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 31.890%; route: 1.443, 68.110%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.104, 41.935%; tC2Q: 0.144, 58.065%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.908%; route: 1.442, 68.092%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.156</td>
</tr>
<tr>
<td class="label">From</td>
<td>dataCache_1/stageB_mmuRsp_physicalAddress_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dataCache_1/ways_0_tags_ways_0_tags_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.138</td>
<td>1.463</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C132[0][B]</td>
<td>dataCache_1/stageB_mmuRsp_physicalAddress_14_s0/CLK</td>
</tr>
<tr>
<td>2.282</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R59C132[0][B]</td>
<td style=" font-weight:bold;">dataCache_1/stageB_mmuRsp_physicalAddress_14_s0/Q</td>
</tr>
<tr>
<td>2.473</td>
<td>0.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[28]</td>
<td style=" font-weight:bold;">dataCache_1/ways_0_tags_ways_0_tags_0_0_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.119</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[28]</td>
<td>dataCache_1/ways_0_tags_ways_0_tags_0_0_s/CLKA</td>
</tr>
<tr>
<td>2.156</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[28]</td>
<td>dataCache_1/ways_0_tags_ways_0_tags_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 31.595%; route: 1.463, 68.405%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.191, 57.015%; tC2Q: 0.144, 42.985%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.871%; route: 1.444, 68.129%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.156</td>
</tr>
<tr>
<td class="label">From</td>
<td>dataCache_1/stageB_mmuRsp_physicalAddress_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dataCache_1/ways_0_tags_ways_0_tags_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.138</td>
<td>1.463</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C132[1][B]</td>
<td>dataCache_1/stageB_mmuRsp_physicalAddress_12_s0/CLK</td>
</tr>
<tr>
<td>2.282</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R59C132[1][B]</td>
<td style=" font-weight:bold;">dataCache_1/stageB_mmuRsp_physicalAddress_12_s0/Q</td>
</tr>
<tr>
<td>2.473</td>
<td>0.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[28]</td>
<td style=" font-weight:bold;">dataCache_1/ways_0_tags_ways_0_tags_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.119</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[28]</td>
<td>dataCache_1/ways_0_tags_ways_0_tags_0_0_s/CLKA</td>
</tr>
<tr>
<td>2.156</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[28]</td>
<td>dataCache_1/ways_0_tags_ways_0_tags_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 31.595%; route: 1.463, 68.405%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.191, 57.015%; tC2Q: 0.144, 42.985%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.871%; route: 1.444, 68.129%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.156</td>
</tr>
<tr>
<td class="label">From</td>
<td>dataCache_1/stageB_mmuRsp_physicalAddress_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dataCache_1/ways_0_tags_ways_0_tags_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.132</td>
<td>1.457</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C135[1][A]</td>
<td>dataCache_1/stageB_mmuRsp_physicalAddress_22_s0/CLK</td>
</tr>
<tr>
<td>2.276</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R60C135[1][A]</td>
<td style=" font-weight:bold;">dataCache_1/stageB_mmuRsp_physicalAddress_22_s0/Q</td>
</tr>
<tr>
<td>2.473</td>
<td>0.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[28]</td>
<td style=" font-weight:bold;">dataCache_1/ways_0_tags_ways_0_tags_0_0_s/DI[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.119</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[28]</td>
<td>dataCache_1/ways_0_tags_ways_0_tags_0_0_s/CLKA</td>
</tr>
<tr>
<td>2.156</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[28]</td>
<td>dataCache_1/ways_0_tags_ways_0_tags_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 31.680%; route: 1.457, 68.320%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.197, 57.771%; tC2Q: 0.144, 42.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.871%; route: 1.444, 68.129%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.156</td>
</tr>
<tr>
<td class="label">From</td>
<td>dataCache_1/stageB_mmuRsp_physicalAddress_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dataCache_1/ways_0_tags_ways_0_tags_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.132</td>
<td>1.457</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C135[1][B]</td>
<td>dataCache_1/stageB_mmuRsp_physicalAddress_21_s0/CLK</td>
</tr>
<tr>
<td>2.276</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R60C135[1][B]</td>
<td style=" font-weight:bold;">dataCache_1/stageB_mmuRsp_physicalAddress_21_s0/Q</td>
</tr>
<tr>
<td>2.473</td>
<td>0.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[28]</td>
<td style=" font-weight:bold;">dataCache_1/ways_0_tags_ways_0_tags_0_0_s/DI[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.119</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[28]</td>
<td>dataCache_1/ways_0_tags_ways_0_tags_0_0_s/CLKA</td>
</tr>
<tr>
<td>2.156</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[28]</td>
<td>dataCache_1/ways_0_tags_ways_0_tags_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 31.680%; route: 1.457, 68.320%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.197, 57.771%; tC2Q: 0.144, 42.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.871%; route: 1.444, 68.129%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.156</td>
</tr>
<tr>
<td class="label">From</td>
<td>dataCache_1/stageB_mmuRsp_physicalAddress_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dataCache_1/ways_0_tags_ways_0_tags_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.132</td>
<td>1.457</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C131[1][A]</td>
<td>dataCache_1/stageB_mmuRsp_physicalAddress_16_s0/CLK</td>
</tr>
<tr>
<td>2.276</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R60C131[1][A]</td>
<td style=" font-weight:bold;">dataCache_1/stageB_mmuRsp_physicalAddress_16_s0/Q</td>
</tr>
<tr>
<td>2.473</td>
<td>0.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[28]</td>
<td style=" font-weight:bold;">dataCache_1/ways_0_tags_ways_0_tags_0_0_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1498</td>
<td>IOB68[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.119</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[28]</td>
<td>dataCache_1/ways_0_tags_ways_0_tags_0_0_s/CLKA</td>
</tr>
<tr>
<td>2.156</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[28]</td>
<td>dataCache_1/ways_0_tags_ways_0_tags_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 31.680%; route: 1.457, 68.320%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.197, 57.771%; tC2Q: 0.144, 42.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.871%; route: 1.444, 68.129%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.798</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.798</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>IBusCachedPlugin_cache/banks_0_banks_0_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.633</td>
<td>3.951</td>
<td>tNET</td>
<td>RR</td>
<td>IBusCachedPlugin_cache/banks_0_banks_0_0_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.431</td>
<td>1.754</td>
<td>tNET</td>
<td>FF</td>
<td>IBusCachedPlugin_cache/banks_0_banks_0_0_1_s/CLKA</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.798</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.798</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gowin_add_SDPB_RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.633</td>
<td>3.951</td>
<td>tNET</td>
<td>RR</td>
<td>gowin_add_SDPB_RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s0/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.431</td>
<td>1.754</td>
<td>tNET</td>
<td>FF</td>
<td>gowin_add_SDPB_RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s0/CLKA</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.798</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.798</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>IBusCachedPlugin_cache/gowin_add_SDPB_ways_0_tags_ways_0_tags_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.633</td>
<td>3.951</td>
<td>tNET</td>
<td>RR</td>
<td>IBusCachedPlugin_cache/gowin_add_SDPB_ways_0_tags_ways_0_tags_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.431</td>
<td>1.754</td>
<td>tNET</td>
<td>FF</td>
<td>IBusCachedPlugin_cache/gowin_add_SDPB_ways_0_tags_ways_0_tags_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.803</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.803</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>_zz_3__zz_3_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.624</td>
<td>3.942</td>
<td>tNET</td>
<td>RR</td>
<td>_zz_3__zz_3_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.427</td>
<td>1.750</td>
<td>tNET</td>
<td>FF</td>
<td>_zz_3__zz_3_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.803</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.803</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>IBusCachedPlugin_cache/banks_0_banks_0_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.624</td>
<td>3.942</td>
<td>tNET</td>
<td>RR</td>
<td>IBusCachedPlugin_cache/banks_0_banks_0_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.427</td>
<td>1.750</td>
<td>tNET</td>
<td>FF</td>
<td>IBusCachedPlugin_cache/banks_0_banks_0_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.803</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.803</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gowin_add_SDPB_RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.624</td>
<td>3.942</td>
<td>tNET</td>
<td>RR</td>
<td>gowin_add_SDPB_RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.427</td>
<td>1.750</td>
<td>tNET</td>
<td>FF</td>
<td>gowin_add_SDPB_RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.803</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.803</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gowin_add_SDPB_RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.624</td>
<td>3.942</td>
<td>tNET</td>
<td>RR</td>
<td>gowin_add_SDPB_RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s0/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.427</td>
<td>1.750</td>
<td>tNET</td>
<td>FF</td>
<td>gowin_add_SDPB_RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s0/CLKB</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.803</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.803</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>IBusCachedPlugin_cache/gowin_add_SDPB_ways_0_tags_ways_0_tags_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.624</td>
<td>3.942</td>
<td>tNET</td>
<td>RR</td>
<td>IBusCachedPlugin_cache/gowin_add_SDPB_ways_0_tags_ways_0_tags_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.427</td>
<td>1.750</td>
<td>tNET</td>
<td>FF</td>
<td>IBusCachedPlugin_cache/gowin_add_SDPB_ways_0_tags_ways_0_tags_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.803</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.803</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>IBusCachedPlugin_cache/banks_0_banks_0_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.624</td>
<td>3.942</td>
<td>tNET</td>
<td>RR</td>
<td>IBusCachedPlugin_cache/banks_0_banks_0_0_1_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.427</td>
<td>1.750</td>
<td>tNET</td>
<td>FF</td>
<td>IBusCachedPlugin_cache/banks_0_banks_0_0_1_s/CLKB</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.803</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.803</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>IBusCachedPlugin_cache/ways_0_tags_ways_0_tags_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.624</td>
<td>3.942</td>
<td>tNET</td>
<td>RR</td>
<td>IBusCachedPlugin_cache/ways_0_tags_ways_0_tags_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.427</td>
<td>1.750</td>
<td>tNET</td>
<td>FF</td>
<td>IBusCachedPlugin_cache/ways_0_tags_ways_0_tags_0_0_s/CLKB</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1498</td>
<td>clk_d</td>
<td>-10.391</td>
<td>4.004</td>
</tr>
<tr>
<td>309</td>
<td>execute_to_memory_IS_DBUS_SHARING_8</td>
<td>-9.682</td>
<td>7.267</td>
</tr>
<tr>
<td>180</td>
<td>decode_to_execute_PC_31_11</td>
<td>-9.682</td>
<td>6.308</td>
</tr>
<tr>
<td>147</td>
<td>memory_to_writeBack_INSTRUCTION_29_8</td>
<td>-1.136</td>
<td>6.124</td>
</tr>
<tr>
<td>82</td>
<td>decode_to_execute_INSTRUCTION[12]</td>
<td>-3.208</td>
<td>5.483</td>
</tr>
<tr>
<td>81</td>
<td>execute_arbitration_isValid</td>
<td>-7.706</td>
<td>7.170</td>
</tr>
<tr>
<td>79</td>
<td>_zz_execute_SRC2_4[1]</td>
<td>-6.212</td>
<td>2.567</td>
</tr>
<tr>
<td>70</td>
<td>_zz_execute_SRC2_4[0]</td>
<td>-6.321</td>
<td>1.859</td>
</tr>
<tr>
<td>68</td>
<td>decode_to_execute_INSTRUCTION[13]</td>
<td>-1.685</td>
<td>4.951</td>
</tr>
<tr>
<td>65</td>
<td>execute_CsrPlugin_csr_833</td>
<td>-2.095</td>
<td>5.024</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R52C60</td>
<td>73.61%</td>
</tr>
<tr>
<td>R52C64</td>
<td>73.61%</td>
</tr>
<tr>
<td>R52C91</td>
<td>73.61%</td>
</tr>
<tr>
<td>R53C103</td>
<td>70.83%</td>
</tr>
<tr>
<td>R54C65</td>
<td>70.83%</td>
</tr>
<tr>
<td>R54C81</td>
<td>70.83%</td>
</tr>
<tr>
<td>R53C69</td>
<td>70.83%</td>
</tr>
<tr>
<td>R52C96</td>
<td>69.44%</td>
</tr>
<tr>
<td>R53C73</td>
<td>69.44%</td>
</tr>
<tr>
<td>R52C63</td>
<td>69.44%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
