// Generated by CIRCT unknown git version

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module L1MetadataArray(	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:322:7]
  input         clock,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:322:7]
  input         reset,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:322:7]
  output        io_read_ready,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:324:14]
  input         io_read_valid,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:324:14]
  input  [5:0]  io_read_bits_idx,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:324:14]
  output        io_write_ready,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:324:14]
  input         io_write_valid,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:324:14]
  input  [5:0]  io_write_bits_idx,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:324:14]
  input  [7:0]  io_write_bits_way_en,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:324:14]
  input  [1:0]  io_write_bits_data_coh_state,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:324:14]
  input  [19:0] io_write_bits_data_tag,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:324:14]
  output [1:0]  io_resp_0_coh_state,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:324:14]
  output [19:0] io_resp_0_tag,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:324:14]
  output [1:0]  io_resp_1_coh_state,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:324:14]
  output [19:0] io_resp_1_tag,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:324:14]
  output [1:0]  io_resp_2_coh_state,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:324:14]
  output [19:0] io_resp_2_tag,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:324:14]
  output [1:0]  io_resp_3_coh_state,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:324:14]
  output [19:0] io_resp_3_tag,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:324:14]
  output [1:0]  io_resp_4_coh_state,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:324:14]
  output [19:0] io_resp_4_tag,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:324:14]
  output [1:0]  io_resp_5_coh_state,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:324:14]
  output [19:0] io_resp_5_tag,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:324:14]
  output [1:0]  io_resp_6_coh_state,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:324:14]
  output [19:0] io_resp_6_tag,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:324:14]
  output [1:0]  io_resp_7_coh_state,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:324:14]
  output [19:0] io_resp_7_tag	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:324:14]
);

  wire         tag_array_MPORT_1_en;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire         wen;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:340:17]
  wire [175:0] _tag_array_RW0_rdata;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:339:30]
  reg  [6:0]   rst_cnt;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:330:24]
  wire [1:0]   _wdata_T_coh_state = rst_cnt[6] ? io_write_bits_data_coh_state : 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:330:24, :331:21, :333:18]
  wire [19:0]  _wdata_T_tag = rst_cnt[6] ? io_write_bits_data_tag : 20'h0;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:306:14, :330:24, :331:21, :333:18]
  assign wen = ~(rst_cnt[6]) | io_write_valid;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:330:24, :331:21, :340:17]
  assign tag_array_MPORT_1_en = ~wen & io_read_valid;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:340:17, :346:20, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  always @(posedge clock) begin	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:322:7]
    if (reset)	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:322:7]
      rst_cnt <= 7'h0;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:330:24]
    else if (rst_cnt[6]) begin	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:330:24, :331:21]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:331:21]
      rst_cnt <= rst_cnt + 7'h1;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:330:24, :336:34]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:322:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:322:7]
      `FIRRTL_BEFORE_INITIAL	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:322:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:322:7]
    initial begin	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:322:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:322:7]
        `INIT_RANDOM_PROLOG_	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:322:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:322:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:322:7]
        rst_cnt = _RANDOM[/*Zero width*/ 1'b0][6:0];	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:322:7, :330:24]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:322:7]
      `FIRRTL_AFTER_INITIAL	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:322:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  tag_array tag_array (	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:339:30]
    .RW0_addr  (wen ? (rst_cnt[6] ? io_write_bits_idx : rst_cnt[5:0]) : io_read_bits_idx),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:330:24, :331:21, :332:18, :339:30, :340:17]
    .RW0_en    (tag_array_MPORT_1_en | wen),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:339:30, :340:17, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .RW0_clk   (clock),
    .RW0_wmode (wen),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:340:17]
    .RW0_wdata ({_wdata_T_coh_state, _wdata_T_tag, _wdata_T_coh_state, _wdata_T_tag, _wdata_T_coh_state, _wdata_T_tag, _wdata_T_coh_state, _wdata_T_tag, _wdata_T_coh_state, _wdata_T_tag, _wdata_T_coh_state, _wdata_T_tag, _wdata_T_coh_state, _wdata_T_tag, _wdata_T_coh_state, _wdata_T_tag}),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:333:18, :339:30]
    .RW0_rdata (_tag_array_RW0_rdata),
    .RW0_wmask (rst_cnt[6] ? io_write_bits_way_en : 8'hFF)	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:330:24, :331:21, :334:18]
  );	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:339:30]
  assign io_read_ready = ~wen;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:322:7, :340:17, :346:20]
  assign io_write_ready = rst_cnt[6];	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:322:7, :330:24, :331:21, :347:21]
  assign io_resp_0_coh_state = _tag_array_RW0_rdata[21:20];	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:322:7, :339:30, :344:75]
  assign io_resp_0_tag = _tag_array_RW0_rdata[19:0];	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:322:7, :339:30, :344:75]
  assign io_resp_1_coh_state = _tag_array_RW0_rdata[43:42];	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:322:7, :339:30, :344:75]
  assign io_resp_1_tag = _tag_array_RW0_rdata[41:22];	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:322:7, :339:30, :344:75]
  assign io_resp_2_coh_state = _tag_array_RW0_rdata[65:64];	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:322:7, :339:30, :344:75]
  assign io_resp_2_tag = _tag_array_RW0_rdata[63:44];	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:322:7, :339:30, :344:75]
  assign io_resp_3_coh_state = _tag_array_RW0_rdata[87:86];	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:322:7, :339:30, :344:75]
  assign io_resp_3_tag = _tag_array_RW0_rdata[85:66];	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:322:7, :339:30, :344:75]
  assign io_resp_4_coh_state = _tag_array_RW0_rdata[109:108];	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:322:7, :339:30, :344:75]
  assign io_resp_4_tag = _tag_array_RW0_rdata[107:88];	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:322:7, :339:30, :344:75]
  assign io_resp_5_coh_state = _tag_array_RW0_rdata[131:130];	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:322:7, :339:30, :344:75]
  assign io_resp_5_tag = _tag_array_RW0_rdata[129:110];	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:322:7, :339:30, :344:75]
  assign io_resp_6_coh_state = _tag_array_RW0_rdata[153:152];	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:322:7, :339:30, :344:75]
  assign io_resp_6_tag = _tag_array_RW0_rdata[151:132];	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:322:7, :339:30, :344:75]
  assign io_resp_7_coh_state = _tag_array_RW0_rdata[175:174];	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:322:7, :339:30, :344:75]
  assign io_resp_7_tag = _tag_array_RW0_rdata[173:154];	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:322:7, :339:30, :344:75]
endmodule

