<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>DEMO_state_machine_0_1</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.FREQ_HZ">125000000</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>state_machine</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Nov 10 02:49:07 UTC 2025</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:9cc5edb8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:9cc5edb8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesiswrapper</spirit:name>
        <spirit:displayName>VHDL Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>DEMO_state_machine_0_1</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Nov 10 02:49:07 UTC 2025</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:9cc5edb8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>state_machine</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Nov 10 02:49:07 UTC 2025</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:25666af7</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsimulationwrapper</spirit:name>
        <spirit:displayName>VHDL Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>DEMO_state_machine_0_1</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Nov 10 02:49:07 UTC 2025</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:25666af7</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>btn_0</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>finished</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>state</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="2">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>mute</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/f1fe/src/state_machine.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/DEMO_state_machine_0_1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/f1fe/src/state_machine.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/DEMO_state_machine_0_1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>state_machine_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">DEMO_state_machine_0_1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>clk</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.clk">125000000</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>state_machine_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>7</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e9ef122_ARCHIVE_LOCATION">c:/Users/Karlsen/Sep-repository-2/Proyecto_Base_Booster/IPCores/state_machine</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f26fb65_ARCHIVE_LOCATION">c:/Users/Karlsen/Sep-repository-2/Proyecto_Base_Booster/IPCores/state_machine</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cbf7f47_ARCHIVE_LOCATION">c:/Users/Karlsen/Sep-repository-2/Proyecto_Base_Booster/IPCores/state_machine</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9198a7b_ARCHIVE_LOCATION">c:/Users/Karlsen/Sep-repository-2/Proyecto_Base_Booster/IPCores/state_machine</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56374a4f_ARCHIVE_LOCATION">c:/Users/Karlsen/Sep-repository-2/Proyecto_Base_Booster/IPCores/state_machine</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67ac5bdc_ARCHIVE_LOCATION">c:/Users/Karlsen/Sep-repository-2/Proyecto_Base_Booster/IPCores/state_machine</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e2ea81e_ARCHIVE_LOCATION">c:/Users/Karlsen/Sep-repository-2/Proyecto_Base_Booster/IPCores/state_machine</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75a3a094_ARCHIVE_LOCATION">c:/Users/Karlsen/Sep-repository-2/IPCores/state_machine</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26a558dd_ARCHIVE_LOCATION">c:/Users/Karlsen/Sep-repository-2/IPCores/state_machine</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d5e1223_ARCHIVE_LOCATION">c:/Users/Karlsen/Sep-repository-2/IPCores/state_machine</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12cdd566_ARCHIVE_LOCATION">c:/Users/Karlsen/Sep-repository-2/IPCores/state_machine</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4857d7fe_ARCHIVE_LOCATION">c:/Users/Karlsen/Sep-repository-2/IPCores/state_machine</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75f99fb2_ARCHIVE_LOCATION">c:/Users/Karlsen/Sep-repository-2/IPCores/state_machine</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@570991eb_ARCHIVE_LOCATION">c:/Users/Karlsen/Sep-repository-2/IPCores/state_machine</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69f6a268_ARCHIVE_LOCATION">c:/Users/Karlsen/Sep-repository-2/IPCores/state_machine</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e40f982_ARCHIVE_LOCATION">c:/Users/Karlsen/Sep-repository-2/IPCores/state_machine</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76ef85c1_ARCHIVE_LOCATION">c:/Users/Karlsen/Sep-repository-2/IPCores/state_machine</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d37d59c_ARCHIVE_LOCATION">c:/Users/Karlsen/Sep-repository-2/IPCores/state_machine</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f3333be_ARCHIVE_LOCATION">c:/Users/fuent/Desktop/Sep-repository-2-main/Sep-repository-2-main/IPCores/state_machine</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2597b0ab_ARCHIVE_LOCATION">c:/Users/fuent/Desktop/Sep-repository-2-main/Sep-repository-2-main/IPCores/state_machine</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28683335_ARCHIVE_LOCATION">c:/Users/fuent/Desktop/Sep-repository-2-main/Sep-repository-2-main/IPCores/state_machine</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a147804_ARCHIVE_LOCATION">c:/Users/fuent/Desktop/Sep-repository-2-main/Sep-repository-2-main/IPCores/state_machine</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64acf348_ARCHIVE_LOCATION">c:/Users/fuent/Desktop/Sep-repository-2-main/Sep-repository-2-main/IPCores/state_machine</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53e0b6cf_ARCHIVE_LOCATION">c:/Users/fuent/Desktop/Sep-repository-2-main/Sep-repository-2-main/IPCores/state_machine</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71dbcca_ARCHIVE_LOCATION">c:/Users/fuent/Desktop/Sep-repository-2-main/Sep-repository-2-main/IPCores/state_machine</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66e708c_ARCHIVE_LOCATION">c:/Users/fuent/Desktop/Sep-repository-2-main/Sep-repository-2-main/IPCores/state_machine</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12915915_ARCHIVE_LOCATION">c:/Users/fuent/Desktop/Sep-repository-2-main/Sep-repository-2-main/IPCores/state_machine</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c09ac82_ARCHIVE_LOCATION">c:/Users/fuent/Desktop/Sep-repository-2-main/Sep-repository-2-main/IPCores/state_machine</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ffa0b63_ARCHIVE_LOCATION">c:/Users/fuent/Desktop/Sep-repository-2-main/Sep-repository-2-main/IPCores/state_machine</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c49c5d8_ARCHIVE_LOCATION">c:/Users/fuent/Desktop/Sep-repository-2-main/Sep-repository-2-main/IPCores/state_machine</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4da8c168_ARCHIVE_LOCATION">c:/Users/fuent/Desktop/Sep-repository-2-main/Sep-repository-2-main/IPCores/state_machine</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31453932_ARCHIVE_LOCATION">c:/Users/fuent/Desktop/Sep-repository-2-main/Sep-repository-2-main/IPCores/state_machine</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63049025_ARCHIVE_LOCATION">c:/Users/fuent/Desktop/Sep-repository-2-main/Sep-repository-2-main/IPCores/state_machine</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5354cbdd_ARCHIVE_LOCATION">c:/Users/fuent/Desktop/Sep-repository-2-main/Sep-repository-2-main/IPCores/state_machine</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f5fc2f_ARCHIVE_LOCATION">c:/Users/fuent/Desktop/Sep-repository-2-main/Sep-repository-2-main/IPCores/state_machine</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c2e8351_ARCHIVE_LOCATION">c:/Users/fuent/Desktop/Sep-repository-2-main/Sep-repository-2-main/IPCores/state_machine</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10979ade_ARCHIVE_LOCATION">c:/Users/fuent/Desktop/Sep-repository-2-main/Sep-repository-2-main/IPCores/state_machine</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19771361_ARCHIVE_LOCATION">c:/Users/fuent/Desktop/Sep-repository-2-main/Sep-repository-2-main/IPCores/state_machine</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@488c1b76_ARCHIVE_LOCATION">c:/Users/fuent/Desktop/Sep-repository-2-main/Sep-repository-2-main/IPCores/state_machine</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7707a4e1_ARCHIVE_LOCATION">c:/Users/fuent/Desktop/Sep-repository-2-main/Sep-repository-2-main/IPCores/state_machine</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f656e17_ARCHIVE_LOCATION">c:/Users/fuent/Desktop/Sep-repository-2-main/Sep-repository-2-main/IPCores/state_machine</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59b3999b_ARCHIVE_LOCATION">c:/Users/fuent/Desktop/Sep-repository-2-main/Sep-repository-2-main/IPCores/state_machine</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bccc502_ARCHIVE_LOCATION">c:/Users/fuent/Desktop/Sep-repository-2-main/Sep-repository-2-main/IPCores/state_machine</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4eb5fae8_ARCHIVE_LOCATION">c:/Users/fuent/Desktop/Sep-repository-2-main/Sep-repository-2-main/IPCores/state_machine</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.FREQ_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.FREQ_TOLERANCE_HZ" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.INSERT_VIP" xilinx:valueSource="constant"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.PHASE" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.clk" xilinx:valueSource="user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="247ece50"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="69cbdf95"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="340cfe3a"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="ee1df29a"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
