Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (lin32) Build 1071353 Tue Nov 18 16:37:30 MST 2014
| Date         : Sun Apr 23 10:55:13 2017
| Host         : delld610 running 32-bit Linux Mint 17.2 Rafaela
| Command      : report_control_sets -verbose -file System_wrapper_control_sets_placed.rpt
| Design       : System_wrapper
| Device       : xc7z010
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   210 |
| Minimum Number of register sites lost to control set restrictions |   498 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            6038 |         1591 |
| No           | No                    | Yes                    |              80 |           25 |
| No           | Yes                   | No                     |             736 |          250 |
| Yes          | No                    | No                     |            1196 |          300 |
| Yes          | No                    | Yes                    |             115 |           33 |
| Yes          | Yes                   | No                     |             953 |          271 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                                      Clock Signal                                                                     |                                                                                              Enable Signal                                                                                             |                                                                                             Set/Reset Signal                                                                                            | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         |                                                                                                                                                                                                        | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0 |                1 |              1 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         |                                                                                                                                                                                                        | System_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                            |                1 |              1 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         |                                                                                                                                                                                                        | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1   |                1 |              1 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/SR[0]                                |                1 |              1 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/SR[0]                                |                1 |              1 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d1                               | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/O1                                             |                1 |              1 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg_d1                               | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/O1                                             |                1 |              1 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O10[0]            |                                                                                                                                                                                                         |                1 |              1 |
| ~System_i/ac_interface_0/AC_BCLK                                                                                                                      |                                                                                                                                                                                                        |                                                                                                                                                                                                         |                1 |              1 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                           |                                                                                                                                                                                                         |                1 |              2 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/O4                            |                                                                                                                                                                                                         |                1 |              2 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         |                                                                                                                                                                                                        | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1   |                1 |              2 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/O20                           |                                                                                                                                                                                                         |                1 |              2 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         |                                                                                                                                                                                                        | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0 |                1 |              2 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         |                                                                                                                                                                                                        | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/O1                                              |                2 |              3 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/O17                           |                                                                                                                                                                                                         |                1 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/O9                            |                                                                                                                                                                                                         |                1 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         |                                                                                                                                                                                                        | System_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                                                                                       |                1 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/O8                            |                                                                                                                                                                                                         |                1 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         |                                                                                                                                                                                                        | System_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                                                                                       |                1 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         |                                                                                                                                                                                                        | System_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                                                                                       |                1 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/O7                            |                                                                                                                                                                                                         |                1 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         |                                                                                                                                                                                                        | System_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                                                                                       |                1 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         |                                                                                                                                                                                                        | System_i/axi_gpio_5/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                         |                1 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/O5                            |                                                                                                                                                                                                         |                1 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O12                                                               | System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O3                                                                 |                2 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                               | System_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                     |                2 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O12                                                               |                                                                                                                                                                                                         |                1 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/O3                            |                                                                                                                                                                                                         |                1 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/O19                           |                                                                                                                                                                                                         |                1 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         |                                                                                                                                                                                                        | System_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                                                                                       |                1 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/O16                           |                                                                                                                                                                                                         |                1 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/O18                           |                                                                                                                                                                                                         |                1 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/O15                           |                                                                                                                                                                                                         |                1 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/O14                           |                                                                                                                                                                                                         |                1 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/O13                           |                                                                                                                                                                                                         |                1 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/O11                           |                                                                                                                                                                                                         |                1 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/O10                           |                                                                                                                                                                                                         |                1 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O14[0]                                                            |                                                                                                                                                                                                         |                2 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         |                                                                                                                                                                                                        | System_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                                                                                       |                1 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         |                                                                                                                                                                                                        | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/n_0_IP2Bus_WrAck_i_1                                                                                                                                        |                3 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O6[0]                                                                                                                              | System_i/axi_gpio_6/U0/bus2ip_reset                                                                                                                                                                     |                1 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         |                                                                                                                                                                                                        | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_d2                                         |                1 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O7[0]                                                                                                                              | System_i/axi_gpio_6/U0/bus2ip_reset                                                                                                                                                                     |                1 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         |                                                                                                                                                                                                        | System_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                                                                                       |                1 |              4 |
|  System_i/clk_wiz_0/U0/clk_out3                                                                                                                       |                                                                                                                                                                                                        |                                                                                                                                                                                                         |                1 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         |                                                                                                                                                                                                        | System_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                         |                2 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O13                                                               |                                                                                                                                                                                                         |                1 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O11[0]                                                            |                                                                                                                                                                                                         |                1 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[3]_i_1                                                                                                                     | System_i/axi_gpio_5/U0/bus2ip_reset                                                                                                                                                                     |                2 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         |                                                                                                                                                                                                        | System_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                                                                                       |                1 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                               | System_i/axi_gpio_5/U0/bus2ip_reset                                                                                                                                                                     |                2 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O4[0]                                                                                                                              | System_i/axi_gpio_5/U0/bus2ip_reset                                                                                                                                                                     |                2 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O13                                                               | System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O1                                                                 |                1 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/fir_compiler_0/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/base_en_cntrl                                                                                                 | System_i/fir_compiler_0/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/n_0_g_semi_parallel_and_smac.base_cnt[4]_i_1                                                                   |                1 |              5 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                               | System_i/axi_gpio_6/U0/bus2ip_reset                                                                                                                                                                     |                1 |              5 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[31]_i_1                                                                                                                    | System_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                     |                3 |              5 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         |                                                                                                                                                                                                        | System_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_accumulate/accumulate                                                                                         |                1 |              5 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         |                                                                                                                                                                                                        | System_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                               |                2 |              5 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[4]_i_1                                                                                                                     | System_i/axi_gpio_6/U0/bus2ip_reset                                                                                                                                                                     |                2 |              5 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O5[0]                                                                                                                              | System_i/axi_gpio_7/U0/bus2ip_reset                                                                                                                                                                     |                2 |              6 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                                                                                                           | System_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/n_0_g_semi_parallel_and_smac.base_cnt[5]_i_1                                                                                             |                2 |              6 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                               | System_i/axi_gpio_7/U0/bus2ip_reset                                                                                                                                                                     |                3 |              6 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/cic_compiler_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/O2                                                                           | System_i/cic_compiler_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/SR[0]                                                                         |                2 |              6 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/cic_compiler_0/U0/i_synth/decimator.decimation_filter/n_0_ip_rate_cnt_en_reg                                                                                                                  | System_i/cic_compiler_0/U0/i_synth/decimator.decimation_filter/n_0_ip_rate_cnt[5]_i_1                                                                                                                   |                1 |              6 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                               | System_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                         |                1 |              6 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         |                                                                                                                                                                                                        | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/Axi_Str_TxC_AReset                                                                                                                                          |                3 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                    | System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                 |                2 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         |                                                                                                                                                                                                        | System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/SR[0]                                                                            |                4 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         |                                                                                                                                                                                                        | System_i/axi_gpio_6/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                         |                3 |              9 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         |                                                                                                                                                                                                        | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/SR[0]                                |                3 |              9 |
|  System_i/ac_interface_0/inst/mclk_internal                                                                                                           |                                                                                                                                                                                                        |                                                                                                                                                                                                         |                2 |              9 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O4[0]              | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/Q[1]                                            |                3 |             10 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/axis_wr_eop_d1                                                                      | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/O1                                             |                3 |             10 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/fir_compiler_0/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/base_en_cntrl                                                                                                 | System_i/fir_compiler_0/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/n_0_g_semi_parallel_and_smac.gen_data_addr[5]_i_1                                                              |                2 |             10 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/O7[0]             | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/O1                                             |                3 |             10 |
|  System_i/ac_interface_0/AC_BCLK                                                                                                                      |                                                                                                                                                                                                        |                                                                                                                                                                                                         |                3 |             10 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         |                                                                                                                                                                                                        | System_i/axi_gpio_5/U0/bus2ip_reset                                                                                                                                                                     |                4 |             10 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         |                                                                                                                                                                                                        | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/AR[0]                                           |                3 |             11 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         |                                                                                                                                                                                                        | System_i/axi_gpio_6/U0/bus2ip_reset                                                                                                                                                                     |                4 |             11 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         |                                                                                                                                                                                                        | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/AR[0]                                          |                3 |             11 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O14                                                               |                                                                                                                                                                                                         |                3 |             12 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                                                                                                           | System_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/n_0_g_semi_parallel_and_smac.gen_data_addr[5]_i_1                                                                                        |                2 |             12 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O13[0]                                                            |                                                                                                                                                                                                         |                3 |             12 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                              |                                                                                                                                                                                                         |                3 |             12 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/cic_compiler_0/U0/i_synth/decimator.decimation_filter/op_rate_en                                                                                                                              | System_i/cic_compiler_0/U0/i_synth/decimator.decimation_filter/n_0_op_rate_cnt[0]_i_1                                                                                                                   |                3 |             12 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                               | System_i/axi_gpio_2/U0/bus2ip_reset                                                                                                                                                                     |                3 |             12 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O12[0]                                                            |                                                                                                                                                                                                         |                4 |             12 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                              |                                                                                                                                                                                                         |                5 |             12 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O16                                                               |                                                                                                                                                                                                         |                3 |             12 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                                                               | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/O9                                                                                                                                                          |                5 |             13 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                                                                            |                4 |             13 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                        |                                                                                                                                                                                                         |                5 |             13 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/O2                                                                               |                                                                                                                                                                                                         |                3 |             14 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                           |                                                                                                                                                                                                         |                2 |             14 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/SR[0]                                |                5 |             14 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         |                                                                                                                                                                                                        | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/O1                                             |                5 |             15 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O5[0]                                                                                                                              | System_i/axi_gpio_4/U0/bus2ip_reset                                                                                                                                                                     |                7 |             16 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O6[0]                                                                                                                              | System_i/axi_gpio_4/U0/bus2ip_reset                                                                                                                                                                     |                4 |             16 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                               | System_i/axi_gpio_3/U0/bus2ip_reset                                                                                                                                                                     |                6 |             16 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O4[0]                                                                                                                              | System_i/axi_gpio_3/U0/bus2ip_reset                                                                                                                                                                     |                5 |             16 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                               | System_i/axi_gpio_4/U0/bus2ip_reset                                                                                                                                                                     |                9 |             16 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O7[0]                                                                                                                              | System_i/axi_gpio_7/U0/bus2ip_reset                                                                                                                                                                     |                9 |             16 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O6[0]                                                                                                                              | System_i/axi_gpio_7/U0/bus2ip_reset                                                                                                                                                                     |                7 |             16 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[15]_i_1                                                                                                                    | System_i/axi_gpio_7/U0/bus2ip_reset                                                                                                                                                                     |                4 |             16 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/latch_op                                                                                            |                                                                                                                                                                                                         |                5 |             16 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         |                                                                                                                                                                                                        | System_i/axi_gpio_3/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                         |               10 |             16 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[15]_i_1                                                                                                                    | System_i/axi_gpio_3/U0/bus2ip_reset                                                                                                                                                                     |                5 |             16 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                                                              | System_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                           |                5 |             16 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         |                                                                                                                                                                                                        | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/Q[1]                                           |                4 |             17 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         |                                                                                                                                                                                                        | System_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                     |                6 |             17 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]               | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/Q[1]                                            |                4 |             18 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]               | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/AR[0]                                           |                4 |             18 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         |                                                                                                                                                                                                        | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/Q[1]                                            |                5 |             18 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]              | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/Q[1]                                           |                4 |             18 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/cntrl[5]_38[6]                                                                                                                          |                                                                                                                                                                                                         |               11 |             20 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                                                                         |                                                                                                                                                                                                         |                3 |             20 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/cntrl[6]_39[6]                                                                                                                          |                                                                                                                                                                                                         |                5 |             20 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/cntrl[9]_42[6]                                                                                                                          |                                                                                                                                                                                                         |                6 |             20 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/cntrl[7]_40[6]                                                                                                                          |                                                                                                                                                                                                         |                8 |             20 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/cntrl[8]_41[6]                                                                                                                          |                                                                                                                                                                                                         |                8 |             20 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/cntrl[4]_37[6]                                                                                                                          |                                                                                                                                                                                                         |                9 |             20 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O2                                                                |                                                                                                                                                                                                         |                4 |             20 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/cntrl[1]_34[6]                                                                                                                          |                                                                                                                                                                                                         |                5 |             20 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/cntrl[2]_35[6]                                                                                                                          |                                                                                                                                                                                                         |                4 |             20 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/cntrl[3]_36[6]                                                                                                                          |                                                                                                                                                                                                         |                4 |             20 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/rfd_int                                                                                                                                 |                                                                                                                                                                                                         |                3 |             20 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[6].i_delay/O1[0]                                                                               |                                                                                                                                                                                                         |                5 |             20 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                          | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/SR[0]                                |                4 |             21 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         |                                                                                                                                                                                                        | System_i/axi_gpio_3/U0/bus2ip_reset                                                                                                                                                                     |               10 |             22 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/O7                 | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/O3                  |                6 |             22 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O4[0]                         | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/SR[0]                                |                5 |             22 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O3[0]                         | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/SR[0]                                |                4 |             22 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         |                                                                                                                                                                                                        | System_i/axi_gpio_7/U0/bus2ip_reset                                                                                                                                                                     |                9 |             22 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         |                                                                                                                                                                                                        | System_i/axi_gpio_7/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                         |                9 |             22 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                               | System_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                     |                7 |             23 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         |                                                                                                                                                                                                        | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                                                                            |               11 |             23 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]              | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/AR[0]                                          |                8 |             27 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/cic_compiler_0/U0/i_synth/decimator.decimation_filter/data_in0                                                                                                                                | System_i/cic_compiler_0/U0/i_synth/reset                                                                                                                                                                |               11 |             30 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         |                                                                                                                                                                                                        | System_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                     |                7 |             30 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/txd_wr_en                                                                                                                                                  | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/n_0_gtxd.sig_txd_packet_size[0]_i_1                                                                                                                         |                8 |             31 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[31]_i_1                                                                                                                    | System_i/axi_gpio_2/U0/bus2ip_reset                                                                                                                                                                     |                9 |             32 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/txd_wr_en                                                                                                                                                  | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/O1                                             |               10 |             32 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/cic_compiler_0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/E[0]                                                                        | System_i/cic_compiler_0/U0/i_synth/reset                                                                                                                                                                |                7 |             32 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O7[0]                                                                                                                              | System_i/axi_gpio_4/U0/bus2ip_reset                                                                                                                                                                     |               11 |             32 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[31]_i_1                                                                                                                    | System_i/axi_gpio_4/U0/bus2ip_reset                                                                                                                                                                     |                6 |             32 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O7[0]                                                                                                                              | System_i/axi_gpio_2/U0/bus2ip_reset                                                                                                                                                                     |                8 |             32 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[31]_i_1                                                                                                                    | System_i/axi_gpio_1/U0/bus2ip_reset                                                                                                                                                                     |               10 |             32 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O4[0]                                                                                                                              | System_i/axi_gpio_1/U0/bus2ip_reset                                                                                                                                                                     |                9 |             32 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/I39[0]                                                                                                                              | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                                                                            |                8 |             32 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         |                                                                                                                                                                                                        | System_i/axi_gpio_1/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                         |               11 |             32 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         |                                                                                                                                                                                                        | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/n_0_sig_ip2bus_data[0]_i_1                                                                                                                                  |               10 |             32 |
|  System_i/ac_interface_0/frame_sync                                                                                                                   |                                                                                                                                                                                                        |                                                                                                                                                                                                         |                8 |             32 |
| ~System_i/ac_interface_0/AC_BCLK                                                                                                                      |                                                                                                                                                                                                        | System_i/ac_interface_0/inst/i2s_tx/n_0_bit_cnt[0]_i_1                                                                                                                                                  |                8 |             32 |
|  System_i/ac_interface_0/AC_BCLK                                                                                                                      | System_i/ac_interface_0/inst/i2s_rx/lrclk_nedge                                                                                                                                                        |                                                                                                                                                                                                         |                8 |             32 |
|  System_i/ac_interface_0/AC_BCLK                                                                                                                      | System_i/ac_interface_0/inst/i2s_rx/p_0_in                                                                                                                                                             |                                                                                                                                                                                                         |                9 |             32 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O5[0]              |                                                                                                                                                                                                         |                6 |             33 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[31]_i_1                                                                                                                     | System_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                            |                7 |             33 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                           |                                                                                                                                                                                                         |               10 |             34 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                      |                                                                                                                                                                                                         |                9 |             35 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                     |                                                                                                                                                                                                         |                6 |             35 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         |                                                                                                                                                                                                        | System_i/axi_gpio_2/U0/bus2ip_reset                                                                                                                                                                     |               14 |             38 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         |                                                                                                                                                                                                        | System_i/axi_gpio_4/U0/bus2ip_reset                                                                                                                                                                     |               15 |             38 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         |                                                                                                                                                                                                        | System_i/axi_gpio_1/U0/bus2ip_reset                                                                                                                                                                     |               12 |             38 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/cntrl[6]_39[3]                                                                                                                          |                                                                                                                                                                                                         |               11 |             40 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/cntrl[4]_37[7]                                                                                                                          |                                                                                                                                                                                                         |               11 |             40 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[7].i_delay/D[0]                                                                                |                                                                                                                                                                                                         |               11 |             40 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/cntrl[1]_34[3]                                                                                                                          |                                                                                                                                                                                                         |               10 |             40 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/cntrl[4]_37[3]                                                                                                                          |                                                                                                                                                                                                         |               10 |             40 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/cntrl[3]_36[7]                                                                                                                          |                                                                                                                                                                                                         |               10 |             40 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/cntrl[5]_38[3]                                                                                                                          |                                                                                                                                                                                                         |               11 |             40 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/cntrl[5]_38[7]                                                                                                                          |                                                                                                                                                                                                         |               11 |             40 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/cntrl[8]_41[3]                                                                                                                          |                                                                                                                                                                                                         |               10 |             40 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/cntrl[3]_36[3]                                                                                                                          |                                                                                                                                                                                                         |               10 |             40 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/cntrl[6]_39[7]                                                                                                                          |                                                                                                                                                                                                         |               10 |             40 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/cntrl[9]_42[7]                                                                                                                          |                                                                                                                                                                                                         |               10 |             40 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/cntrl[10]_43[8]                                                                                                                         |                                                                                                                                                                                                         |                8 |             40 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/cntrl[10]_43[7]                                                                                                                         |                                                                                                                                                                                                         |               11 |             40 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/cntrl[10]_43[3]                                                                                                                         |                                                                                                                                                                                                         |               10 |             40 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/cntrl[1]_34[7]                                                                                                                          |                                                                                                                                                                                                         |               11 |             40 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/cntrl_src[3]                                                                                                                            |                                                                                                                                                                                                         |               10 |             40 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/cntrl[7]_40[3]                                                                                                                          |                                                                                                                                                                                                         |               10 |             40 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/cntrl[2]_35[3]                                                                                                                          |                                                                                                                                                                                                         |               11 |             40 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/cntrl[9]_42[3]                                                                                                                          |                                                                                                                                                                                                         |               10 |             40 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/cntrl[8]_41[7]                                                                                                                          |                                                                                                                                                                                                         |               10 |             40 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/cntrl[7]_40[7]                                                                                                                          |                                                                                                                                                                                                         |               10 |             40 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/cntrl[2]_35[7]                                                                                                                          |                                                                                                                                                                                                         |               10 |             40 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         |                                                                                                                                                                                                        | System_i/axi_gpio_2/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                         |               15 |             44 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/cic_compiler_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem_we/E[0]                                                          | System_i/cic_compiler_0/U0/i_synth/reset                                                                                                                                                                |               12 |             47 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                           |                                                                                                                                                                                                         |               12 |             47 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/O2                                                                               |                                                                                                                                                                                                         |               12 |             47 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O15[0]                                                            |                                                                                                                                                                                                         |                8 |             48 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/fir_compiler_0/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_semi_parallel_and_smac.g_cntrl_signals[4].i_delay/CNTRL_IN[0]                                               |                                                                                                                                                                                                         |               14 |             48 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/O2                                                                              |                                                                                                                                                                                                         |                9 |             48 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/O2                                                                              |                                                                                                                                                                                                         |               13 |             48 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         |                                                                                                                                                                                                        | System_i/axi_gpio_4/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                         |               17 |             48 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/fir_compiler_0/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                                               |                                                                                                                                                                                                         |                6 |             48 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O17[0]                                                            |                                                                                                                                                                                                         |               10 |             48 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/fir_compiler_0/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/rfd_int                                                                                                       |                                                                                                                                                                                                         |                6 |             48 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/cordic_0/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rdy_cr/rdy_cr                                                                                                            |                                                                                                                                                                                                         |               18 |             62 |
| ~System_i/ac_interface_0/AC_BCLK                                                                                                                      | System_i/ac_interface_0/inst/i2s_tx/n_0_left[31]_i_1__0                                                                                                                                                |                                                                                                                                                                                                         |               18 |             64 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/cic_compiler_0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem_we/E[0]                                                         | System_i/cic_compiler_0/U0/i_synth/reset                                                                                                                                                                |               11 |             72 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         |                                                                                                                                                                                                        | System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                       |               20 |             73 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/fir_compiler_0/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_semi_parallel_and_smac.i_latch_op/latch_op                                                                  |                                                                                                                                                                                                         |               23 |             80 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         |                                                                                                                                                                                                        | System_i/cic_compiler_0/U0/i_synth/reset                                                                                                                                                                |               25 |             94 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/fir_compiler_0/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_semi_parallel_and_smac.g_cntrl_signals[7].i_delay/CNTRL_IN[0]                                               |                                                                                                                                                                                                         |               25 |             96 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/fir_compiler_0/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_semi_parallel_and_smac.g_cntrl_signals[8].i_delay/CNTRL_IN[0]                                               |                                                                                                                                                                                                         |               12 |             96 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         | System_i/fir_compiler_0/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/p_8_out                                                                                                       |                                                                                                                                                                                                         |               25 |             96 |
|  System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[2] |                                                                                                                                                                                                        |                                                                                                                                                                                                         |               39 |            230 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                                                                                                         |                                                                                                                                                                                                        |                                                                                                                                                                                                         |             1552 |           5802 |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


