// Seed: 1713197773
module module_0 (
    output tri id_0,
    output tri0 id_1,
    input tri0 id_2,
    input tri0 id_3,
    input wor id_4,
    output wand id_5,
    input tri0 id_6,
    input tri id_7,
    input supply1 id_8,
    input uwire id_9
);
  tri0 id_11;
  id_12(
      .id_0(1)
  );
  assign module_1.type_0 = 0;
  assign id_0 = 1'b0 - 1;
  wire id_13;
  wor  id_14 = 1;
  wire id_15;
  assign id_11 = 1;
  wire id_16;
endmodule
module module_1 (
    output supply1 id_0,
    input wire id_1
);
  module_0 modCall_1 (
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
