# Processor

The following Logisim circuit is a non-pipelined 16-bit, word-addressed processor core with a RISC architecture. 

The processor core includes:
* Program Counter
* Instruction Memory
* Register File
* Arithmetic-Logic Unit
* Data Memory

 ## Processor: 

![Processor](https://raw.githubusercontent.com/belaltaher8/Processor/master/ProcessorCorePicture.PNG)

## Instruction Set Architecture:
![ISA](https://raw.githubusercontent.com/belaltaher8/Processor/master/Instruction%20set.JPG)
