
*** Running vivado
    with args -log pcileech_enigma_x1_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pcileech_enigma_x1_top.tcl



****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source pcileech_enigma_x1_top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/utils_1/imports/synth_1/pcileech_enigma_x1_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/utils_1/imports/synth_1/pcileech_enigma_x1_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top pcileech_enigma_x1_top -part xc7a35tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11448
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1405.551 ; gain = 438.484
---------------------------------------------------------------------------------
WARNING: [Synth 8-10567] case statement must have case items [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_tlps128_bar_controller.sv:1360]
INFO: [Synth 8-11241] undeclared symbol 'spi_clk', assumed default net type 'wire' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_enigma_x1_top.sv:138]
INFO: [Synth 8-6157] synthesizing module 'pcileech_enigma_x1_top' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_enigma_x1_top.sv:13]
INFO: [Synth 8-6157] synthesizing module 'IfComToFifo' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_header.svh:19]
INFO: [Synth 8-6155] done synthesizing module 'IfComToFifo' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_header.svh:19]
INFO: [Synth 8-6157] synthesizing module 'IfPCIeFifoCfg' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_header.svh:199]
INFO: [Synth 8-6155] done synthesizing module 'IfPCIeFifoCfg' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_header.svh:199]
INFO: [Synth 8-6157] synthesizing module 'IfPCIeFifoTlp' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_header.svh:220]
INFO: [Synth 8-6155] done synthesizing module 'IfPCIeFifoTlp' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_header.svh:220]
INFO: [Synth 8-6157] synthesizing module 'IfPCIeFifoCore' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_header.svh:244]
INFO: [Synth 8-6155] done synthesizing module 'IfPCIeFifoCore' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_header.svh:244]
INFO: [Synth 8-6157] synthesizing module 'IfShadow2Fifo' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_header.svh:267]
INFO: [Synth 8-6155] done synthesizing module 'IfShadow2Fifo' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_header.svh:267]
INFO: [Synth 8-6157] synthesizing module 'pcileech_com' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_com.sv:15]
INFO: [Synth 8-6157] synthesizing module 'fifo_64_64_clk2_comrx' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.runs/synth_1/.Xil/Vivado-28200-Shawk/realtime/fifo_64_64_clk2_comrx_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_64_64_clk2_comrx' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.runs/synth_1/.Xil/Vivado-28200-Shawk/realtime/fifo_64_64_clk2_comrx_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fifo_32_32_clk1_comtx' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.runs/synth_1/.Xil/Vivado-28200-Shawk/realtime/fifo_32_32_clk1_comtx_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_32_32_clk1_comtx' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.runs/synth_1/.Xil/Vivado-28200-Shawk/realtime/fifo_32_32_clk1_comtx_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fifo_256_32_clk2_comtx' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.runs/synth_1/.Xil/Vivado-28200-Shawk/realtime/fifo_256_32_clk2_comtx_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_256_32_clk2_comtx' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.runs/synth_1/.Xil/Vivado-28200-Shawk/realtime/fifo_256_32_clk2_comtx_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pcileech_ft601' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_ft601.sv:12]
INFO: [Synth 8-155] case statement is not full and has no default [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_ft601.sv:139]
INFO: [Synth 8-6155] done synthesizing module 'pcileech_ft601' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_ft601.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'pcileech_com' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_com.sv:15]
WARNING: [Synth 8-689] width (32) of port connection 'led_state_invert' does not match port width (1) of module 'pcileech_com' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_enigma_x1_top.sv:109]
INFO: [Synth 8-6157] synthesizing module 'pcileech_fifo' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_fifo.sv:16]
	Parameter PARAM_DEVICE_ID bound to: 9 - type: integer 
	Parameter PARAM_VERSION_NUMBER_MAJOR bound to: 4 - type: integer 
	Parameter PARAM_VERSION_NUMBER_MINOR bound to: 13 - type: integer 
	Parameter PARAM_CUSTOM_VALUE bound to: -1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_34_34' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.runs/synth_1/.Xil/Vivado-28200-Shawk/realtime/fifo_34_34_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_34_34' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.runs/synth_1/.Xil/Vivado-28200-Shawk/realtime/fifo_34_34_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pcileech_mux' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_mux.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'pcileech_mux' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_mux.sv:14]
INFO: [Synth 8-6157] synthesizing module 'fifo_64_64_clk1_fifocmd' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.runs/synth_1/.Xil/Vivado-28200-Shawk/realtime/fifo_64_64_clk1_fifocmd_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_64_64_clk1_fifocmd' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.runs/synth_1/.Xil/Vivado-28200-Shawk/realtime/fifo_64_64_clk1_fifocmd_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_fifo.sv:442]
INFO: [Synth 8-6157] synthesizing module 'STARTUPE2' [E:/VIVADO2023/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133907]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: double 
INFO: [Synth 8-6155] done synthesizing module 'STARTUPE2' (0#1) [E:/VIVADO2023/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133907]
INFO: [Synth 8-6155] done synthesizing module 'pcileech_fifo' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_fifo.sv:16]
WARNING: [Synth 8-689] width (32) of port connection 'rst' does not match port width (1) of module 'pcileech_fifo' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_enigma_x1_top.sv:134]
WARNING: [Synth 8-689] width (32) of port connection 'rst_cfg_reload' does not match port width (1) of module 'pcileech_fifo' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_enigma_x1_top.sv:135]
WARNING: [Synth 8-689] width (32) of port connection 'pcie_present' does not match port width (1) of module 'pcileech_fifo' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_enigma_x1_top.sv:136]
INFO: [Synth 8-6157] synthesizing module 'pcileech_pcie_a7' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_pcie_a7.sv:13]
INFO: [Synth 8-6157] synthesizing module 'IfPCIeSignals' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_header.svh:40]
INFO: [Synth 8-6155] done synthesizing module 'IfPCIeSignals' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_header.svh:40]
INFO: [Synth 8-6157] synthesizing module 'IfPCIeTlpRxTx' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_header.svh:300]
INFO: [Synth 8-6155] done synthesizing module 'IfPCIeTlpRxTx' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_header.svh:300]
INFO: [Synth 8-6157] synthesizing module 'IfPCIeTlpRxTx' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_header.svh:300]
INFO: [Synth 8-6155] done synthesizing module 'IfPCIeTlpRxTx' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_header.svh:300]
INFO: [Synth 8-6157] synthesizing module 'IfAXIS128' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_header.svh:165]
INFO: [Synth 8-6155] done synthesizing module 'IfAXIS128' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_header.svh:165]
INFO: [Synth 8-6157] synthesizing module 'IfAXIS128' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_header.svh:165]
INFO: [Synth 8-6155] done synthesizing module 'IfAXIS128' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_header.svh:165]
INFO: [Synth 8-6157] synthesizing module 'IfAXIS128' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_header.svh:165]
INFO: [Synth 8-6155] done synthesizing module 'IfAXIS128' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_header.svh:165]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE2' [E:/VIVADO2023/Vivado/2023.2/scripts/rt/data/unisim_comp.v:73785]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE2' (0#1) [E:/VIVADO2023/Vivado/2023.2/scripts/rt/data/unisim_comp.v:73785]
INFO: [Synth 8-6157] synthesizing module 'pcileech_pcie_cfg_a7' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_pcie_cfg_a7.sv:13]
INFO: [Synth 8-6157] synthesizing module 'fifo_64_64' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.runs/synth_1/.Xil/Vivado-28200-Shawk/realtime/fifo_64_64_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_64_64' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.runs/synth_1/.Xil/Vivado-28200-Shawk/realtime/fifo_64_64_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fifo_32_32_clk2' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.runs/synth_1/.Xil/Vivado-28200-Shawk/realtime/fifo_32_32_clk2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_32_32_clk2' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.runs/synth_1/.Xil/Vivado-28200-Shawk/realtime/fifo_32_32_clk2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pcileech_pcie_cfg_a7' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_pcie_cfg_a7.sv:13]
INFO: [Synth 8-6157] synthesizing module 'pcileech_tlps128_src64' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_pcie_a7.sv:309]
INFO: [Synth 8-6155] done synthesizing module 'pcileech_tlps128_src64' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_pcie_a7.sv:309]
INFO: [Synth 8-6157] synthesizing module 'pcileech_pcie_tlp_a7' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_pcie_tlp_a7.sv:13]
INFO: [Synth 8-6157] synthesizing module 'IfAXIS128' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_header.svh:165]
INFO: [Synth 8-6155] done synthesizing module 'IfAXIS128' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_header.svh:165]
INFO: [Synth 8-6157] synthesizing module 'IfAXIS128' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_header.svh:165]
INFO: [Synth 8-6155] done synthesizing module 'IfAXIS128' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_header.svh:165]
INFO: [Synth 8-6157] synthesizing module 'IfAXIS128' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_header.svh:165]
INFO: [Synth 8-6155] done synthesizing module 'IfAXIS128' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_header.svh:165]
INFO: [Synth 8-6157] synthesizing module 'pcileech_tlps128_bar_controller' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_tlps128_bar_controller.sv:42]
INFO: [Synth 8-6157] synthesizing module 'pcileech_tlps128_bar_rdengine' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_tlps128_bar_controller.sv:402]
INFO: [Synth 8-6157] synthesizing module 'fifo_74_74_clk1_bar_rd1' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.runs/synth_1/.Xil/Vivado-28200-Shawk/realtime/fifo_74_74_clk1_bar_rd1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_74_74_clk1_bar_rd1' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.runs/synth_1/.Xil/Vivado-28200-Shawk/realtime/fifo_74_74_clk1_bar_rd1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fifo_134_134_clk1_bar_rdrsp' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.runs/synth_1/.Xil/Vivado-28200-Shawk/realtime/fifo_134_134_clk1_bar_rdrsp_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_134_134_clk1_bar_rdrsp' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.runs/synth_1/.Xil/Vivado-28200-Shawk/realtime/fifo_134_134_clk1_bar_rdrsp_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pcileech_tlps128_bar_rdengine' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_tlps128_bar_controller.sv:402]
INFO: [Synth 8-6157] synthesizing module 'pcileech_tlps128_bar_wrengine' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_tlps128_bar_controller.sv:262]
INFO: [Synth 8-6157] synthesizing module 'fifo_141_141_clk1_bar_wr' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.runs/synth_1/.Xil/Vivado-28200-Shawk/realtime/fifo_141_141_clk1_bar_wr_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_141_141_clk1_bar_wr' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.runs/synth_1/.Xil/Vivado-28200-Shawk/realtime/fifo_141_141_clk1_bar_wr_stub.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_tlps128_bar_controller.sv:332]
INFO: [Synth 8-6155] done synthesizing module 'pcileech_tlps128_bar_wrengine' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_tlps128_bar_controller.sv:262]
INFO: [Synth 8-6157] synthesizing module 'pcileech_bar_impl_RTL8812AE_wifi' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_tlps128_bar_controller.sv:832]
INFO: [Synth 8-6155] done synthesizing module 'pcileech_bar_impl_RTL8812AE_wifi' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_tlps128_bar_controller.sv:832]
INFO: [Synth 8-6157] synthesizing module 'pcileech_bar_impl_loopaddr' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_tlps128_bar_controller.sv:744]
INFO: [Synth 8-6155] done synthesizing module 'pcileech_bar_impl_loopaddr' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_tlps128_bar_controller.sv:744]
INFO: [Synth 8-6157] synthesizing module 'pcileech_bar_impl_none' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_tlps128_bar_controller.sv:712]
INFO: [Synth 8-6155] done synthesizing module 'pcileech_bar_impl_none' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_tlps128_bar_controller.sv:712]
INFO: [Synth 8-6155] done synthesizing module 'pcileech_tlps128_bar_controller' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_tlps128_bar_controller.sv:42]
INFO: [Synth 8-6157] synthesizing module 'pcileech_tlps128_cfgspace_shadow' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_tlps128_cfgspace_shadow.sv:15]
INFO: [Synth 8-6157] synthesizing module 'fifo_49_49_clk2' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.runs/synth_1/.Xil/Vivado-28200-Shawk/realtime/fifo_49_49_clk2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_49_49_clk2' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.runs/synth_1/.Xil/Vivado-28200-Shawk/realtime/fifo_49_49_clk2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pcileech_mem_wrap' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_tlps128_cfgspace_shadow.sv:194]
INFO: [Synth 8-6157] synthesizing module 'bram_pcie_cfgspace' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.runs/synth_1/.Xil/Vivado-28200-Shawk/realtime/bram_pcie_cfgspace_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bram_pcie_cfgspace' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.runs/synth_1/.Xil/Vivado-28200-Shawk/realtime/bram_pcie_cfgspace_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'drom_pcie_cfgspace_writemask' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.runs/synth_1/.Xil/Vivado-28200-Shawk/realtime/drom_pcie_cfgspace_writemask_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'drom_pcie_cfgspace_writemask' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.runs/synth_1/.Xil/Vivado-28200-Shawk/realtime/drom_pcie_cfgspace_writemask_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pcileech_mem_wrap' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_tlps128_cfgspace_shadow.sv:194]
INFO: [Synth 8-6157] synthesizing module 'pcileech_cfgspace_pcie_tx' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_tlps128_cfgspace_shadow.sv:147]
INFO: [Synth 8-6157] synthesizing module 'fifo_129_129_clk1' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.runs/synth_1/.Xil/Vivado-28200-Shawk/realtime/fifo_129_129_clk1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_129_129_clk1' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.runs/synth_1/.Xil/Vivado-28200-Shawk/realtime/fifo_129_129_clk1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pcileech_cfgspace_pcie_tx' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_tlps128_cfgspace_shadow.sv:147]
INFO: [Synth 8-6157] synthesizing module 'fifo_43_43_clk2' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.runs/synth_1/.Xil/Vivado-28200-Shawk/realtime/fifo_43_43_clk2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_43_43_clk2' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.runs/synth_1/.Xil/Vivado-28200-Shawk/realtime/fifo_43_43_clk2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pcileech_tlps128_cfgspace_shadow' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_tlps128_cfgspace_shadow.sv:15]
INFO: [Synth 8-6157] synthesizing module 'pcileech_tlps128_filter' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_pcie_tlp_a7.sv:160]
INFO: [Synth 8-6155] done synthesizing module 'pcileech_tlps128_filter' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_pcie_tlp_a7.sv:160]
INFO: [Synth 8-6157] synthesizing module 'pcileech_tlps128_dst_fifo' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_pcie_tlp_a7.sv:108]
INFO: [Synth 8-6157] synthesizing module 'fifo_134_134_clk2' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.runs/synth_1/.Xil/Vivado-28200-Shawk/realtime/fifo_134_134_clk2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_134_134_clk2' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.runs/synth_1/.Xil/Vivado-28200-Shawk/realtime/fifo_134_134_clk2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pcileech_tlps128_dst_fifo' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_pcie_tlp_a7.sv:108]
INFO: [Synth 8-6157] synthesizing module 'IfAXIS128' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_header.svh:165]
INFO: [Synth 8-6155] done synthesizing module 'IfAXIS128' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_header.svh:165]
INFO: [Synth 8-6157] synthesizing module 'pcileech_tlps128_src_fifo' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_pcie_tlp_a7.sv:210]
INFO: [Synth 8-6157] synthesizing module 'fifo_1_1_clk2' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.runs/synth_1/.Xil/Vivado-28200-Shawk/realtime/fifo_1_1_clk2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_1_1_clk2' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.runs/synth_1/.Xil/Vivado-28200-Shawk/realtime/fifo_1_1_clk2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fifo_134_134_clk2_rxfifo' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.runs/synth_1/.Xil/Vivado-28200-Shawk/realtime/fifo_134_134_clk2_rxfifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_134_134_clk2_rxfifo' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.runs/synth_1/.Xil/Vivado-28200-Shawk/realtime/fifo_134_134_clk2_rxfifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pcileech_tlps128_src_fifo' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_pcie_tlp_a7.sv:210]
INFO: [Synth 8-6157] synthesizing module 'pcileech_tlps128_sink_mux1' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_pcie_tlp_a7.sv:298]
INFO: [Synth 8-6155] done synthesizing module 'pcileech_tlps128_sink_mux1' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_pcie_tlp_a7.sv:298]
INFO: [Synth 8-6155] done synthesizing module 'pcileech_pcie_tlp_a7' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_pcie_tlp_a7.sv:13]
INFO: [Synth 8-6157] synthesizing module 'pcileech_tlps128_dst64' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_pcie_a7.sv:275]
INFO: [Synth 8-6155] done synthesizing module 'pcileech_tlps128_dst64' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_pcie_a7.sv:275]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_pcie2_top' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_pcie2_top.v:58]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_core_top' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_core_top.v:72]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [E:/VIVADO2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (0#1) [E:/VIVADO2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_pcie_top' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_pcie_top.v:61]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_axi_basic_top' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_axi_basic_top.v:67]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_axi_basic_rx' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_axi_basic_rx.v:69]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_axi_basic_rx_pipeline' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_axi_basic_rx_pipeline.v:69]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_axi_basic_rx_pipeline' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_axi_basic_rx_pipeline.v:69]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_axi_basic_rx_null_gen' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_axi_basic_rx_null_gen.v:70]
INFO: [Synth 8-226] default block is never used [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_axi_basic_rx_null_gen.v:252]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_axi_basic_rx_null_gen' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_axi_basic_rx_null_gen.v:70]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_axi_basic_rx' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_axi_basic_rx.v:69]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_axi_basic_tx' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_axi_basic_tx.v:69]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_axi_basic_tx_thrtl_ctl' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_axi_basic_tx_thrtl_ctl.v:70]
INFO: [Synth 8-226] default block is never used [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_axi_basic_tx_thrtl_ctl.v:572]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_axi_basic_tx_thrtl_ctl' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_axi_basic_tx_thrtl_ctl.v:70]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_axi_basic_tx_pipeline' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_axi_basic_tx_pipeline.v:70]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_axi_basic_tx_pipeline' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_axi_basic_tx_pipeline.v:70]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_axi_basic_tx' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_axi_basic_tx.v:69]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_axi_basic_top' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_axi_basic_top.v:67]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_pcie_7x' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_pcie_7x.v:62]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_pcie_bram_top_7x' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_pcie_bram_top_7x.v:71]
WARNING: [Synth 8-11581] system function call 'time' not supported [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_pcie_bram_top_7x.v:138]
INFO: [Synth 8-251] [1'b0]  ROWS_TX 1 COLS_TX 2 [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_pcie_bram_top_7x.v:138]
WARNING: [Synth 8-11581] system function call 'time' not supported [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_pcie_bram_top_7x.v:139]
INFO: [Synth 8-251] [1'b0]  ROWS_RX 1 COLS_RX 2 [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_pcie_bram_top_7x.v:139]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_pcie_brams_7x' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_pcie_brams_7x.v:64]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_pcie_bram_7x' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_pcie_bram_7x.v:62]
INFO: [Synth 8-6157] synthesizing module 'xil_internal_svlib_BRAM_TDP_MACRO' [E:/VIVADO2023/Vivado/2023.2/data/verilog/src/unimacro/BRAM_TDP_MACRO.v:30]
INFO: [Synth 8-6157] synthesizing module 'RAMB36E1' [E:/VIVADO2023/Vivado/2023.2/scripts/rt/data/unisim_comp.v:131513]
INFO: [Synth 8-6155] done synthesizing module 'RAMB36E1' (0#1) [E:/VIVADO2023/Vivado/2023.2/scripts/rt/data/unisim_comp.v:131513]
INFO: [Synth 8-6155] done synthesizing module 'xil_internal_svlib_BRAM_TDP_MACRO' (0#1) [E:/VIVADO2023/Vivado/2023.2/data/verilog/src/unimacro/BRAM_TDP_MACRO.v:30]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_pcie_bram_7x' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_pcie_bram_7x.v:62]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_pcie_brams_7x' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_pcie_brams_7x.v:64]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_pcie_bram_top_7x' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_pcie_bram_top_7x.v:71]
INFO: [Synth 8-6157] synthesizing module 'PCIE_2_1' [E:/VIVADO2023/Vivado/2023.2/scripts/rt/data/unisim_comp.v:106677]
INFO: [Synth 8-6155] done synthesizing module 'PCIE_2_1' (0#1) [E:/VIVADO2023/Vivado/2023.2/scripts/rt/data/unisim_comp.v:106677]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_pcie_7x' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_pcie_7x.v:62]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_pcie_pipe_pipeline' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_pcie_pipe_pipeline.v:62]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_pcie_pipe_misc' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_pcie_pipe_misc.v:62]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_pcie_pipe_misc' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_pcie_pipe_misc.v:62]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_pcie_pipe_lane' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_pcie_pipe_lane.v:62]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_pcie_pipe_lane' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_pcie_pipe_lane.v:62]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_pcie_pipe_pipeline' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_pcie_pipe_pipeline.v:62]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_pcie_top' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_pcie_top.v:61]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_gt_top' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_gt_top.v:61]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_gt_rx_valid_filter_7x' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_gt_rx_valid_filter_7x.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_gt_rx_valid_filter_7x.v:190]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_gt_rx_valid_filter_7x' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_gt_rx_valid_filter_7x.v:61]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_pipe_wrapper' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_pipe_wrapper.v:155]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_pipe_clock' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_pipe_clock.v:66]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [E:/VIVADO2023/Vivado/2023.2/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [E:/VIVADO2023/Vivado/2023.2/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6157] synthesizing module 'BUFGCTRL' [E:/VIVADO2023/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2012]
INFO: [Synth 8-6155] done synthesizing module 'BUFGCTRL' (0#1) [E:/VIVADO2023/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2012]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [E:/VIVADO2023/Vivado/2023.2/scripts/rt/data/unisim_comp.v:82174]
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [E:/VIVADO2023/Vivado/2023.2/scripts/rt/data/unisim_comp.v:82174]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_pipe_clock' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_pipe_clock.v:66]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_gtp_pipe_reset' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_gtp_pipe_reset.v:66]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_gtp_pipe_reset' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_gtp_pipe_reset.v:66]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_qpll_reset' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_qpll_reset.v:65]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_qpll_reset' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_qpll_reset.v:65]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_gtp_pipe_rate' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_gtp_pipe_rate.v:66]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_gtp_pipe_rate' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_gtp_pipe_rate.v:66]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_gtp_pipe_drp' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_gtp_pipe_drp.v:66]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_gtp_pipe_drp' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_gtp_pipe_drp.v:66]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_pipe_eq' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_pipe_eq.v:66]
INFO: [Synth 8-226] default block is never used [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_pipe_eq.v:401]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_rxeq_scan' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_rxeq_scan.v:65]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_rxeq_scan' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_rxeq_scan.v:65]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_pipe_eq' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_pipe_eq.v:66]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_gt_common' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_gt_common.v:55]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_qpll_drp' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_qpll_drp.v:66]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_qpll_drp' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_qpll_drp.v:66]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_qpll_wrapper' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_qpll_wrapper.v:66]
INFO: [Synth 8-6157] synthesizing module 'GTPE2_COMMON' [E:/VIVADO2023/Vivado/2023.2/scripts/rt/data/unisim_comp.v:50886]
INFO: [Synth 8-6155] done synthesizing module 'GTPE2_COMMON' (0#1) [E:/VIVADO2023/Vivado/2023.2/scripts/rt/data/unisim_comp.v:50886]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_gtp_cpllpd_ovrd' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_gtp_cpllpd_ovrd.v:54]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_gtp_cpllpd_ovrd' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_gtp_cpllpd_ovrd.v:54]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_qpll_wrapper' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_qpll_wrapper.v:66]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_gt_common' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_gt_common.v:55]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_pipe_user' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_pipe_user.v:66]
INFO: [Synth 8-226] default block is never used [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_pipe_user.v:353]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_pipe_user' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_pipe_user.v:66]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_pipe_sync' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_pipe_sync.v:71]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_pipe_sync' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_pipe_sync.v:71]
INFO: [Synth 8-6155] done synthesizing module 'GTPE2_CHANNEL' (0#1) [E:/VIVADO2023/Vivado/2023.2/scripts/rt/data/unisim_comp.v:50184]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_gtx_cpllpd_ovrd' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_gtx_cpllpd_ovrd.v:54]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_gt_wrapper' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_gt_wrapper.v:66]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_pipe_wrapper' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_pipe_wrapper.v:155]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_gt_top' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_gt_top.v:61]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_core_top' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_core_top.v:72]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_pcie2_top' (0#1) [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_pcie2_top.v:58]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7071] port 'pipe_debug_0' of module 'pcie_7x_0_pcie2_top' is unconnected for instance 'inst' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0.v:636]
WARNING: [Synth 8-7023] instance 'inst' of module 'pcie_7x_0_pcie2_top' has 295 connections declared, but only 294 given [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0.v:636]
WARNING: [Synth 8-689] width (32) of port connection 'rst' does not match port width (1) of module 'pcileech_pcie_a7' [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_enigma_x1_top.sv:154]
	Parameter SIM_DNA_VALUE bound to: 57'b100100011010001010110011110001001101010111100110111101111 
WARNING: [Synth 8-3848] Net rd1_out_be in module/entity pcileech_tlps128_bar_rdengine does not have driver. [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_tlps128_bar_controller.sv:437]
WARNING: [Synth 8-6014] Unused sequential element data_32_reg was removed.  [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_tlps128_bar_controller.sv:876]
WARNING: [Synth 8-6014] Unused sequential element int_mask_reg was removed.  [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_tlps128_bar_controller.sv:879]
WARNING: [Synth 8-6014] Unused sequential element int_status_reg was removed.  [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_tlps128_bar_controller.sv:880]
WARNING: [Synth 8-6014] Unused sequential element drd_req_be_reg was removed.  [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_tlps128_bar_controller.sv:887]
WARNING: [Synth 8-6014] Unused sequential element dwr_addr_reg was removed.  [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_tlps128_bar_controller.sv:890]
WARNING: [Synth 8-6014] Unused sequential element dwr_data_reg was removed.  [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_tlps128_bar_controller.sv:891]
WARNING: [Synth 8-6014] Unused sequential element dwr_be_reg was removed.  [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_tlps128_bar_controller.sv:892]
WARNING: [Synth 8-6014] Unused sequential element rd_req_addr_1_reg was removed.  [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_tlps128_bar_controller.sv:768]
WARNING: [Synth 8-3848] Net tlps_filtered\.tready in module/entity pcileech_pcie_tlp_a7 does not have driver. [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_header.svh:174]
WARNING: [Synth 8-3848] Net tlps_filtered\.has_data in module/entity pcileech_pcie_tlp_a7 does not have driver. [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_header.svh:175]
WARNING: [Synth 8-3848] Net tlp_tx\.user in module/entity pcileech_tlps128_dst64 does not have driver. [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_pcie_a7.sv:278]
WARNING: [Synth 8-6014] Unused sequential element trn_rdllp_src_rdy_d_reg was removed.  [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_axi_basic_tx_thrtl_ctl.v:420]
WARNING: [Synth 8-6014] Unused sequential element reg_tlast_reg was removed.  [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_axi_basic_tx_thrtl_ctl.v:654]
WARNING: [Synth 8-6014] Unused sequential element flush_axi_reg was removed.  [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_axi_basic_tx_pipeline.v:527]
WARNING: [Synth 8-6014] Unused sequential element reg_eios_detected_reg was removed.  [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_gt_rx_valid_filter_7x.v:134]
WARNING: [Synth 8-6014] Unused sequential element gt_rx_is_skp0_q_reg was removed.  [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_gt_rx_valid_filter_7x.v:143]
WARNING: [Synth 8-6014] Unused sequential element gt_rx_is_skp1_q_reg was removed.  [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_gt_rx_valid_filter_7x.v:144]
WARNING: [Synth 8-6014] Unused sequential element pclk_sel_slave_reg was removed.  [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_pipe_clock.v:589]
WARNING: [Synth 8-6014] Unused sequential element gen3_rdy_reg was removed.  [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_pipe_user.v:561]
WARNING: [Synth 8-6014] Unused sequential element rxsync_fsm_disable.rxsync_done_reg was removed.  [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_pipe_sync.v:612]
WARNING: [Synth 8-6014] Unused sequential element pipe_lane[0].gt_rxrcvrdet_c_reg was removed.  [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_pipe_wrapper.v:1659]
WARNING: [Synth 8-3848] Net tlps_rx\.tready in module/entity pcileech_pcie_a7 does not have driver. [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_header.svh:174]
WARNING: [Synth 8-3848] Net tlps_rx\.has_data in module/entity pcileech_pcie_a7 does not have driver. [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_header.svh:175]
WARNING: [Synth 8-6014] Unused sequential element tickcount64_reg was removed.  [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_enigma_x1_top.sv:88]
WARNING: [Synth 8-6014] Unused sequential element tickcount64_reload_reg was removed.  [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_enigma_x1_top.sv:89]
WARNING: [Synth 8-7129] Port GT_RXDISPERR[7] in module pcie_7x_0_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXDISPERR[6] in module pcie_7x_0_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXDISPERR[5] in module pcie_7x_0_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXDISPERR[4] in module pcie_7x_0_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXNOTINTABLE[7] in module pcie_7x_0_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXNOTINTABLE[6] in module pcie_7x_0_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXNOTINTABLE[5] in module pcie_7x_0_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXNOTINTABLE[4] in module pcie_7x_0_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXCHBONDO[4] in module pcie_7x_0_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_GEN3 in module pcie_7x_0_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RX_CONVERGE in module pcie_7x_0_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_GTREFCLK0 in module pcie_7x_0_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_CPLLPD in module pcie_7x_0_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_CPLLRESET in module pcie_7x_0_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXDFELPMRESET in module pcie_7x_0_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXCHBONDI[4] in module pcie_7x_0_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK_CLK in module pcie_7x_0_pipe_clock is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK_RXOUTCLK_IN[0] in module pcie_7x_0_pipe_clock is either unconnected or has no load
WARNING: [Synth 8-7129] Port INT_QPLLLOCK_OUT[1] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port INT_QPLLOUTCLK_OUT[1] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port INT_QPLLOUTREFCLK_OUT[1] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_QPLLRESET[1] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_PCLK_IN in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_RXUSRCLK_IN in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_RXOUTCLK_IN[0] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_DCLK_IN in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_USERCLK1_IN in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_USERCLK2_IN in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_OOBCLK_IN in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_MMCM_LOCK_IN in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[11] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[10] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[9] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[8] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[7] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[6] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[5] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[4] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[3] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[2] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[1] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[0] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[17] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[16] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[15] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[14] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[13] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[12] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[11] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[10] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[9] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[8] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[7] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[6] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[5] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[4] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[3] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[2] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[1] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[0] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_DONE[1] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_DONE[0] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_RESET[1] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_RESET[0] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_QPLLLOCK[1] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_QPLLLOCK[0] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_QPLLOUTCLK[1] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_QPLLOUTCLK[0] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_QPLLOUTREFCLK[1] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_QPLLOUTREFCLK[0] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_JTAG_EN in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PLM_IN_RS in module pcie_7x_0_gt_rx_valid_filter_7x is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx_reset in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_rx1_polarity in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_compliance in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_char_is_k[1] in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_char_is_k[0] in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[15] in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[14] in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[13] in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[12] in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[11] in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[10] in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[9] in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[8] in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[7] in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[6] in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[5] in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[4] in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[3] in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[2] in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[1] in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[0] in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_elec_idle in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_powerdown[1] in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_powerdown[0] in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_rx2_polarity in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_compliance in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_char_is_k[1] in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_char_is_k[0] in module pcie_7x_0_gt_top is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1647.754 ; gain = 680.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1647.754 ; gain = 680.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1647.754 ; gain = 680.688
---------------------------------------------------------------------------------
CRITICAL WARNING: [Netlist 29-72] Incorrect value '8' specified for property 'LINK_CAP_RSVD_23'. Expecting type 'int' with possible values of '0,1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_pcie_7x.v:1147]
Resolution: Please check the value of the property and set to a correct value.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.302 . Memory (MB): peak = 1647.754 ; gain = 0.000
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.gen/sources_1/ip/fifo_32_32_clk1_comtx/fifo_32_32_clk1_comtx/fifo_32_32_clk1_comtx_in_context.xdc] for cell 'i_pcileech_com/i_fifo_32_32_clk2_comtx'
Finished Parsing XDC File [d:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.gen/sources_1/ip/fifo_32_32_clk1_comtx/fifo_32_32_clk1_comtx/fifo_32_32_clk1_comtx_in_context.xdc] for cell 'i_pcileech_com/i_fifo_32_32_clk2_comtx'
Parsing XDC File [d:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.gen/sources_1/ip/fifo_129_129_clk1/fifo_129_129_clk1/fifo_129_129_clk1_in_context.xdc] for cell 'i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_pcileech_cfgspace_pcie_tx/i_fifo_129_129_clk1'
Finished Parsing XDC File [d:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.gen/sources_1/ip/fifo_129_129_clk1/fifo_129_129_clk1/fifo_129_129_clk1_in_context.xdc] for cell 'i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_pcileech_cfgspace_pcie_tx/i_fifo_129_129_clk1'
Parsing XDC File [d:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.gen/sources_1/ip/fifo_34_34/fifo_34_34/fifo_34_34_in_context.xdc] for cell 'i_pcileech_fifo/i_fifo_loop_tx'
Finished Parsing XDC File [d:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.gen/sources_1/ip/fifo_34_34/fifo_34_34/fifo_34_34_in_context.xdc] for cell 'i_pcileech_fifo/i_fifo_loop_tx'
Parsing XDC File [d:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.gen/sources_1/ip/fifo_34_34/fifo_34_34/fifo_34_34_in_context.xdc] for cell 'i_pcileech_fifo/i_fifo_cmd_tx'
Finished Parsing XDC File [d:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.gen/sources_1/ip/fifo_34_34/fifo_34_34/fifo_34_34_in_context.xdc] for cell 'i_pcileech_fifo/i_fifo_cmd_tx'
Parsing XDC File [d:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.gen/sources_1/ip/fifo_256_32_clk2_comtx/fifo_256_32_clk2_comtx/fifo_256_32_clk2_comtx_in_context.xdc] for cell 'i_pcileech_com/i_fifo_256_32_clk2_comtx'
Finished Parsing XDC File [d:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.gen/sources_1/ip/fifo_256_32_clk2_comtx/fifo_256_32_clk2_comtx/fifo_256_32_clk2_comtx_in_context.xdc] for cell 'i_pcileech_com/i_fifo_256_32_clk2_comtx'
Parsing XDC File [d:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.gen/sources_1/ip/fifo_74_74_clk1_bar_rd1/fifo_74_74_clk1_bar_rd1/fifo_74_74_clk1_bar_rd1_in_context.xdc] for cell 'i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/i_fifo_74_74_clk1_bar_rd1'
Finished Parsing XDC File [d:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.gen/sources_1/ip/fifo_74_74_clk1_bar_rd1/fifo_74_74_clk1_bar_rd1/fifo_74_74_clk1_bar_rd1_in_context.xdc] for cell 'i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/i_fifo_74_74_clk1_bar_rd1'
Parsing XDC File [d:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.gen/sources_1/ip/fifo_64_64/fifo_64_64/fifo_64_64_in_context.xdc] for cell 'i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx'
Finished Parsing XDC File [d:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.gen/sources_1/ip/fifo_64_64/fifo_64_64/fifo_64_64_in_context.xdc] for cell 'i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx'
Parsing XDC File [d:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.gen/sources_1/ip/fifo_49_49_clk2/fifo_49_49_clk2/fifo_49_49_clk2_in_context.xdc] for cell 'i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2'
Finished Parsing XDC File [d:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.gen/sources_1/ip/fifo_49_49_clk2/fifo_49_49_clk2/fifo_49_49_clk2_in_context.xdc] for cell 'i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2'
Parsing XDC File [d:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.gen/sources_1/ip/fifo_134_134_clk2/fifo_134_134_clk2/fifo_134_134_clk2_in_context.xdc] for cell 'i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2'
Finished Parsing XDC File [d:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.gen/sources_1/ip/fifo_134_134_clk2/fifo_134_134_clk2/fifo_134_134_clk2_in_context.xdc] for cell 'i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2'
Parsing XDC File [d:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.gen/sources_1/ip/fifo_64_64_clk2_comrx/fifo_64_64_clk2_comrx/fifo_64_64_clk2_comrx_in_context.xdc] for cell 'i_pcileech_com/i_fifo_64_64_clk2_comrx'
Finished Parsing XDC File [d:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.gen/sources_1/ip/fifo_64_64_clk2_comrx/fifo_64_64_clk2_comrx/fifo_64_64_clk2_comrx_in_context.xdc] for cell 'i_pcileech_com/i_fifo_64_64_clk2_comrx'
Parsing XDC File [d:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.gen/sources_1/ip/fifo_141_141_clk1_bar_wr/fifo_141_141_clk1_bar_wr/fifo_141_141_clk1_bar_wr_in_context.xdc] for cell 'i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/i_fifo_141_141_clk1_bar_wr'
Finished Parsing XDC File [d:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.gen/sources_1/ip/fifo_141_141_clk1_bar_wr/fifo_141_141_clk1_bar_wr/fifo_141_141_clk1_bar_wr_in_context.xdc] for cell 'i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/i_fifo_141_141_clk1_bar_wr'
Parsing XDC File [d:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.gen/sources_1/ip/drom_pcie_cfgspace_writemask/drom_pcie_cfgspace_writemask/drom_pcie_cfgspace_writemask_in_context.xdc] for cell 'i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_pcileech_mem_wrap/i_drom_pcie_cfgspace_writemask'
Finished Parsing XDC File [d:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.gen/sources_1/ip/drom_pcie_cfgspace_writemask/drom_pcie_cfgspace_writemask/drom_pcie_cfgspace_writemask_in_context.xdc] for cell 'i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_pcileech_mem_wrap/i_drom_pcie_cfgspace_writemask'
Parsing XDC File [d:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.gen/sources_1/ip/fifo_43_43_clk2/fifo_43_43_clk2/fifo_43_43_clk2_in_context.xdc] for cell 'i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2'
Finished Parsing XDC File [d:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.gen/sources_1/ip/fifo_43_43_clk2/fifo_43_43_clk2/fifo_43_43_clk2_in_context.xdc] for cell 'i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2'
Parsing XDC File [d:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.gen/sources_1/ip/bram_pcie_cfgspace/bram_pcie_cfgspace/bram_pcie_cfgspace_in_context.xdc] for cell 'i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_pcileech_mem_wrap/i_bram_pcie_cfgspace'
Finished Parsing XDC File [d:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.gen/sources_1/ip/bram_pcie_cfgspace/bram_pcie_cfgspace/bram_pcie_cfgspace_in_context.xdc] for cell 'i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_pcileech_mem_wrap/i_bram_pcie_cfgspace'
Parsing XDC File [d:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.gen/sources_1/ip/fifo_134_134_clk1_bar_rdrsp/fifo_134_134_clk1_bar_rdrsp/fifo_134_134_clk1_bar_rdrsp_in_context.xdc] for cell 'i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/i_fifo_134_134_clk1_bar_rdrsp'
Finished Parsing XDC File [d:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.gen/sources_1/ip/fifo_134_134_clk1_bar_rdrsp/fifo_134_134_clk1_bar_rdrsp/fifo_134_134_clk1_bar_rdrsp_in_context.xdc] for cell 'i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/i_fifo_134_134_clk1_bar_rdrsp'
Parsing XDC File [d:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.gen/sources_1/ip/fifo_64_64_clk1_fifocmd/fifo_64_64_clk1_fifocmd/fifo_64_64_clk1_fifocmd_in_context.xdc] for cell 'i_pcileech_fifo/i_fifo_cmd_rx'
Finished Parsing XDC File [d:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.gen/sources_1/ip/fifo_64_64_clk1_fifocmd/fifo_64_64_clk1_fifocmd/fifo_64_64_clk1_fifocmd_in_context.xdc] for cell 'i_pcileech_fifo/i_fifo_cmd_rx'
Parsing XDC File [d:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.gen/sources_1/ip/fifo_134_134_clk2_rxfifo/fifo_134_134_clk2_rxfifo/fifo_134_134_clk2_rxfifo_in_context.xdc] for cell 'i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo'
Finished Parsing XDC File [d:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.gen/sources_1/ip/fifo_134_134_clk2_rxfifo/fifo_134_134_clk2_rxfifo/fifo_134_134_clk2_rxfifo_in_context.xdc] for cell 'i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo'
Parsing XDC File [d:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.gen/sources_1/ip/fifo_32_32_clk2/fifo_32_32_clk2/fifo_32_32_clk2_in_context.xdc] for cell 'i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx'
Finished Parsing XDC File [d:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.gen/sources_1/ip/fifo_32_32_clk2/fifo_32_32_clk2/fifo_32_32_clk2_in_context.xdc] for cell 'i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx'
Parsing XDC File [d:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.gen/sources_1/ip/fifo_1_1_clk2/fifo_1_1_clk2/fifo_1_1_clk2_in_context.xdc] for cell 'i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_1_1_clk2'
Finished Parsing XDC File [d:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.gen/sources_1/ip/fifo_1_1_clk2/fifo_1_1_clk2/fifo_1_1_clk2_in_context.xdc] for cell 'i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_1_1_clk2'
Parsing XDC File [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/constrs_1/imports/src/pcileech_pciescreamer.xdc]
WARNING: [Vivado 12-180] No cells matched 'i_pcileech_com/i_pcileech_ft601/txo_dout_reg[*]'. [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/constrs_1/imports/src/pcileech_pciescreamer.xdc:82]
WARNING: [Vivado 12-508] No pins matched 'i_pcileech_com/i_pcileech_ft601/oe_reg/C'. [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/constrs_1/imports/src/pcileech_pciescreamer.xdc:84]
WARNING: [Vivado 12-508] No pins matched 'tickcount64_reg[*]/C'. [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/constrs_1/imports/src/pcileech_pciescreamer.xdc:85]
Finished Parsing XDC File [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/constrs_1/imports/src/pcileech_pciescreamer.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/constrs_1/imports/src/pcileech_pciescreamer.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/pcileech_enigma_x1_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/constrs_1/imports/src/pcileech_pciescreamer.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pcileech_enigma_x1_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pcileech_enigma_x1_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/VIVADO2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pcileech_enigma_x1_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pcileech_enigma_x1_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 2 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1760.918 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.


Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1760.918 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1760.918 ; gain = 793.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1760.918 ; gain = 793.852
---------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'state_reg' in module 'pcileech_tlps128_bar_wrengine', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0100 |                             0100
                 iSTATE3 |                             0101 |                             0101
                 iSTATE4 |                             0110 |                             0110
                 iSTATE5 |                             0111 |                             0111
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
            EIOS_DET_IDL |                            00001 |                            00001
        EIOS_DET_NO_STR0 |                            00010 |                            00010
           EIOS_DET_STR0 |                            00100 |                            00100
           EIOS_DET_STR1 |                            01000 |                            01000
           EIOS_DET_DONE |                            10000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'reg_state_eios_det_reg' in module 'pcie_7x_0_gt_rx_valid_filter_7x'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            FSM_CFG_WAIT |                  000000000000001 |                            00001
            FSM_PLLRESET |                  001000000000000 |                            00010
       FSM_DRP_X16_START |                  000001000000000 |                            00011
        FSM_DRP_X16_DONE |                  000010000000000 |                            00100
             FSM_PLLLOCK |                  000000100000000 |                            00101
             FSM_GTRESET |                  000000001000000 |                            00110
    FSM_RXPMARESETDONE_1 |                  000000000000100 |                            00111
    FSM_RXPMARESETDONE_2 |                  000000000001000 |                            01000
       FSM_DRP_X20_START |                  000000000010000 |                            01001
        FSM_DRP_X20_DONE |                  000000000100000 |                            01010
           FSM_MMCM_LOCK |                  100000000000000 |                            01011
           FSM_RESETDONE |                  010000000000000 |                            01100
        FSM_TXSYNC_START |                  000100000000000 |                            01101
         FSM_TXSYNC_DONE |                  000000010000000 |                            01110
                FSM_IDLE |                  000000000000010 |                            00000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'pcie_7x_0_gtp_pipe_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           FSM_WAIT_LOCK |                         00000001 |                             0010
           FSM_MMCM_LOCK |                         00000010 |                             0011
       FSM_DRP_START_NOM |                         00000100 |                             0100
        FSM_DRP_DONE_NOM |                         00001000 |                             0101
            FSM_QPLLLOCK |                         00010000 |                             0110
        FSM_QPLL_PDRESET |                         00100000 |                             1011
             FSM_QPLL_PD |                         01000000 |                             1100
                FSM_IDLE |                         10000000 |                             0001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'pcie_7x_0_qpll_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                FSM_IDLE |                    0000000010000 |                             0000
         FSM_TXDATA_WAIT |                    0000100000000 |                             0001
            FSM_PCLK_SEL |                    0000000001000 |                             0010
       FSM_DRP_X16_START |                    0000000000001 |                             0011
        FSM_DRP_X16_DONE |                    0000000000010 |                             0100
            FSM_RATE_SEL |                    0000000000100 |                             0101
      FSM_RXPMARESETDONE |                    1000000000000 |                             0110
       FSM_DRP_X20_START |                    0001000000000 |                             0111
        FSM_DRP_X20_DONE |                    0010000000000 |                             1000
           FSM_RATE_DONE |                    0100000000000 |                             1001
        FSM_TXSYNC_START |                    0000010000000 |                             1010
         FSM_TXSYNC_DONE |                    0000001000000 |                             1011
                FSM_DONE |                    0000000100000 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'pcie_7x_0_gtp_pipe_rate'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                            00001 |                             0000
*
                FSM_IDLE |                            00010 |                             0001
              FSM_PRESET |                            00100 |                             0010
            FSM_CONVERGE |                            01000 |                             0100
     FSM_NEW_TXCOEFF_REQ |                            10000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'pcie_7x_0_rxeq_scan'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                           000000
*
           FSM_TXEQ_IDLE |                              001 |                           000001
         FSM_TXEQ_PRESET |                              010 |                           000010
        FSM_TXEQ_TXCOEFF |                              011 |                           000100
          FSM_TXEQ_REMAP |                              100 |                           001000
          FSM_TXEQ_QUERY |                              101 |                           010000
           FSM_TXEQ_DONE |                              110 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_tx_reg' using encoding 'sequential' in module 'pcie_7x_0_pipe_eq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                          0000001 |                           000000
*
           FSM_RXEQ_IDLE |                          0000010 |                           000001
         FSM_RXEQ_PRESET |                          0000100 |                           000010
        FSM_RXEQ_TXCOEFF |                          0001000 |                           000100
             FSM_RXEQ_LF |                          0010000 |                           001000
FSM_RXEQ_NEW_TXCOEFF_REQ |                          0100000 |                           010000
           FSM_RXEQ_DONE |                          1000000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_rx_reg' using encoding 'one-hot' in module 'pcie_7x_0_pipe_eq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                FSM_IDLE |                        000000001 |                        000000001
                FSM_LOAD |                        000000010 |                        000000010
                FSM_READ |                        000000100 |                        000000100
                FSM_RRDY |                        000001000 |                        000001000
               FSM_WRITE |                        000010000 |                        000010000
                FSM_WRDY |                        000100000 |                        000100000
                FSM_DONE |                        001000000 |                        001000000
           FSM_QPLLRESET |                        010000000 |                        010000000
            FSM_QPLLLOCK |                        100000000 |                        100000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'fsm_reg' in module 'pcie_7x_0_qpll_drp'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                FSM_IDLE |                             0010 |                               00
           FSM_RESETOVRD |                             1000 |                               01
          FSM_RESET_INIT |                             0100 |                               10
               FSM_RESET |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'resetovrd.fsm_reg' using encoding 'one-hot' in module 'pcie_7x_0_pipe_user'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                          0000001 |                           000000
*
         FSM_TXSYNC_IDLE |                          0000010 |                           000001
           FSM_MMCM_LOCK |                          0000100 |                           000010
        FSM_TXSYNC_START |                          0001000 |                           000100
        FSM_TXPHINITDONE |                          0010000 |                           001000
        FSM_TXSYNC_DONE1 |                          0100000 |                           010000
        FSM_TXSYNC_DONE2 |                          1000000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'txsync_fsm.fsm_tx_reg' using encoding 'one-hot' in module 'pcie_7x_0_pipe_sync'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              001
                    RD_1 |                              100 |                              010
                     NOP |                              011 |                              011
                    RD_2 |                              010 |                              100
                     END |                              001 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'spi_flash_rd'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 1760.918 ; gain = 793.852
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : Change is too high


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   65 Bit       Adders := 1     
	   2 Input   64 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 3     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   27 Bit       Adders := 1     
	   2 Input   25 Bit       Adders := 1     
	   2 Input   22 Bit       Adders := 1     
	   2 Input   19 Bit       Adders := 30    
	   2 Input   12 Bit       Adders := 3     
	   4 Input   11 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 2     
	   3 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 7     
	   2 Input    6 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 4     
	  12 Input    4 Bit       Adders := 1     
	   9 Input    4 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 8     
	   3 Input    4 Bit       Adders := 2     
	   4 Input    4 Bit       Adders := 1     
	   5 Input    4 Bit       Adders := 1     
	   6 Input    4 Bit       Adders := 1     
	   7 Input    4 Bit       Adders := 1     
	   8 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 3     
	   4 Input    3 Bit       Adders := 1     
	   3 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 4     
	   2 Input    1 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              704 Bit    Registers := 1     
	              256 Bit    Registers := 1     
	              240 Bit    Registers := 1     
	              128 Bit    Registers := 7     
	               96 Bit    Registers := 2     
	               88 Bit    Registers := 4     
	               86 Bit    Registers := 3     
	               80 Bit    Registers := 1     
	               64 Bit    Registers := 7     
	               57 Bit    Registers := 2     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 30    
	               27 Bit    Registers := 1     
	               22 Bit    Registers := 2     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 8     
	               16 Bit    Registers := 11    
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 10    
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 17    
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 42    
	                3 Bit    Registers := 18    
	                2 Bit    Registers := 20    
	                1 Bit    Registers := 306   
+---Muxes : 
	   2 Input  704 Bit        Muxes := 42    
	   5 Input  704 Bit        Muxes := 2     
	   2 Input  256 Bit        Muxes := 1     
	   2 Input  240 Bit        Muxes := 40    
	   4 Input  232 Bit        Muxes := 1     
	   2 Input  129 Bit        Muxes := 1     
	   2 Input  128 Bit        Muxes := 9     
	   2 Input   86 Bit        Muxes := 3     
	   3 Input   86 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 4     
	   6 Input   64 Bit        Muxes := 1     
	   5 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 247   
	   8 Input   32 Bit        Muxes := 1     
	 444 Input   32 Bit        Muxes := 1     
	   2 Input   30 Bit        Muxes := 1     
	   2 Input   22 Bit        Muxes := 4     
	   5 Input   22 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 1     
	   7 Input   19 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 3     
	  24 Input   18 Bit        Muxes := 1     
	   7 Input   18 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 7     
	   4 Input   16 Bit        Muxes := 1     
	  15 Input   15 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 13    
	  13 Input   13 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 10    
	   2 Input   12 Bit        Muxes := 3     
	   2 Input   11 Bit        Muxes := 4     
	   2 Input   10 Bit        Muxes := 4     
	   2 Input    9 Bit        Muxes := 5     
	  10 Input    9 Bit        Muxes := 1     
	   3 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 13    
	   5 Input    8 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 14    
	   7 Input    7 Bit        Muxes := 2     
	   4 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 3     
	   7 Input    6 Bit        Muxes := 3     
	   8 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 19    
	   3 Input    5 Bit        Muxes := 1     
	   6 Input    5 Bit        Muxes := 1     
	  15 Input    5 Bit        Muxes := 1     
	   8 Input    5 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 261   
	   8 Input    4 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 1     
	   7 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	  13 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 24    
	   6 Input    3 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 1     
	  13 Input    3 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 3     
	   4 Input    3 Bit        Muxes := 1     
	  10 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 10    
	   3 Input    2 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 1     
	   7 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 392   
	   8 Input    1 Bit        Muxes := 15    
	   6 Input    1 Bit        Muxes := 3     
	  15 Input    1 Bit        Muxes := 3     
	  13 Input    1 Bit        Muxes := 2     
	   5 Input    1 Bit        Muxes := 9     
	   4 Input    1 Bit        Muxes := 2     
	   7 Input    1 Bit        Muxes := 17    
	  10 Input    1 Bit        Muxes := 3     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_mux/\dout_buf_data_reg[228] )
INFO: [Synth 8-3886] merging instance 'i_pcileech_mux/dout_buf_data_reg[229]' (FDSE) to 'i_pcileech_mux/dout_buf_data_reg[230]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_mux/dout_buf_data_reg[230]' (FDSE) to 'i_pcileech_mux/dout_buf_data_reg[231]'
INFO: [Synth 8-3886] merging instance 'cfg_int_assert_reg' (FDRE) to 'cfg_msg_num_reg[0]'
INFO: [Synth 8-3886] merging instance 'cfg_msg_num_reg[0]' (FDRE) to 'cfg_msg_num_reg[1]'
INFO: [Synth 8-3886] merging instance 'cfg_msg_num_reg[1]' (FDRE) to 'cfg_msg_num_reg[2]'
INFO: [Synth 8-3886] merging instance 'cfg_msg_num_reg[2]' (FDRE) to 'cfg_msg_num_reg[3]'
INFO: [Synth 8-3886] merging instance 'cfg_msg_num_reg[3]' (FDRE) to 'cfg_msg_num_reg[4]'
INFO: [Synth 8-3886] merging instance 'cfg_msg_num_reg[4]' (FDRE) to 'cfg_int_di_reg[7]'
INFO: [Synth 8-3886] merging instance 'cfg_int_di_reg[0]' (FDRE) to 'cfg_int_di_reg[7]'
INFO: [Synth 8-3886] merging instance 'cfg_int_di_reg[1]' (FDRE) to 'cfg_int_di_reg[7]'
INFO: [Synth 8-3886] merging instance 'cfg_int_di_reg[2]' (FDRE) to 'cfg_int_di_reg[7]'
INFO: [Synth 8-3886] merging instance 'cfg_int_di_reg[3]' (FDRE) to 'cfg_int_di_reg[7]'
INFO: [Synth 8-3886] merging instance 'cfg_int_di_reg[4]' (FDRE) to 'cfg_int_di_reg[7]'
INFO: [Synth 8-3886] merging instance 'cfg_int_di_reg[5]' (FDRE) to 'cfg_int_di_reg[7]'
INFO: [Synth 8-3886] merging instance 'cfg_int_di_reg[6]' (FDRE) to 'cfg_int_di_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cfg_int_di_reg[7] )
INFO: [Synth 8-3886] merging instance 'base_address_register_reg_reg[2]' (FDRE) to 'base_address_register_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'base_address_register_reg_reg[3]' (FDRE) to 'base_address_register_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'base_address_register_reg_reg[1]' (FDRE) to 'base_address_register_reg_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\base_address_register_reg_reg[0] )
INFO: [Synth 8-4471] merging register 'i_bar1/rd_req_ctx_1_reg[87:0]' into 'i_bar2/drd_req_ctx_reg[87:0]' [D:/Firmware/chinese-firmware coder/card_reader_realtek_long35t0907/card_reader_realtek/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_tlps128_bar_controller.sv:767]
INFO: [Synth 8-4471] merging register 'i_bar1/rd_rsp_ctx_reg[87:0]' into 'i_bar2/rd_rsp_ctx_reg[87:0]' [D:/Firmware/chinese-firmware coder/card_reader_realtek_long35t0907/card_reader_realtek/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_tlps128_bar_controller.sv:770]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_bar2/drd_req_addr_reg' and it is trimmed from '32' to '16' bits. [D:/Firmware/chinese-firmware coder/card_reader_realtek_long35t0907/card_reader_realtek/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_tlps128_bar_controller.sv:886]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_pcileech_tlps128_bar_wrengine/wr_bar_reg' and it is trimmed from '7' to '3' bits. [D:/Firmware/chinese-firmware coder/card_reader_realtek_long35t0907/card_reader_realtek/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_tlps128_bar_controller.sv:338]
INFO: [Synth 8-4471] merging register 'pipe_wrapper_i/qpll_reset.qpll_reset_i/ovrd_reg' into 'pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllpd_reg' [D:/Firmware/chinese-firmware coder/card_reader_realtek_long35t0907/card_reader_realtek/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_qpll_reset.v:193]
INFO: [Synth 8-5544] ROM "pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/addr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_pkt2_reg[74]' (FDE) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_pkt2_reg[75]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_pkt2_reg[75] )
INFO: [Synth 8-3886] merging instance 'i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/data_prev_reg' (FDR) to 'i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tuser_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg[5]' (FDE) to 'i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_pcie_7x_0/inst/inst /\gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/mode_reg )
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar2/drd_req_ctx_reg[15]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar2/drd_req_addr_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar2/drd_req_ctx_reg[14]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar2/drd_req_addr_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar2/drd_req_ctx_reg[13]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar2/drd_req_addr_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar2/drd_req_ctx_reg[12]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar2/drd_req_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar2/drd_req_addr_reg[1]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar2/drd_req_addr_reg[0]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg[6]' (FDE) to 'i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_pcie_7x_0/inst/inst /\gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg[4] )
INFO: [Synth 8-3886] merging instance 'i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/addr_reg[3]' (FDR) to 'i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/addr_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/addr_reg[4]' (FDR) to 'i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/addr_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_pcie_7x_0/inst/inst /\gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/addr_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_pcie_7x_0/inst/inst /\gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllpd_reg )
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[24]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[25]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[26]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[27]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[28]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[29]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[30]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[31]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[16]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[17]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[18]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[19]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[20]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[21]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[22]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[23]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[8]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[9]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[10]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[11]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[12]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[13]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[14]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[15]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[0]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[1]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[2]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[3]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[4]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[5]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[6]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[7] )
INFO: [Synth 8-3886] merging instance 'i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tuser_reg[2]' (FDR) to 'i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tuser_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tuser_reg[3]' (FDR) to 'i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tuser_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tuser_reg[1]' (FDR) to 'i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tuser_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_pcie_7x_0/inst/inst /\pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tuser_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/addr_reg_reg[0]' (FDR) to 'i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/addr_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/addr_reg_reg[1]' (FDR) to 'i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/addr_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/addr_reg_reg[2]' (FDR) to 'i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/addr_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/addr_reg_reg[3]' (FDR) to 'i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/addr_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/addr_reg_reg[5]' (FDR) to 'i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/addr_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/addr_reg_reg[6]' (FDR) to 'i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/addr_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/addr_reg_reg[7]' (FDR) to 'i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/addr_reg_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_pcie_7x_0/inst/inst /\gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/addr_reg_reg[8] )
INFO: [Synth 8-3886] merging instance 'i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_reg[1]' (FDRE) to 'i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_pcie_7x_0/inst/inst /\gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_reg[2] )
INFO: [Synth 8-3886] merging instance 'i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/rxsync_fsm_disable.fsm_rx_reg[3]' (FD) to 'i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/rxsync_fsm_disable.fsm_rx_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/rxsync_fsm_disable.fsm_rx_reg[2]' (FD) to 'i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/rxsync_fsm_disable.fsm_rx_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/rxsync_fsm_disable.fsm_rx_reg[5]' (FD) to 'i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/rxsync_fsm_disable.fsm_rx_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/rxsync_fsm_disable.fsm_rx_reg[4]' (FD) to 'i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/rxsync_fsm_disable.fsm_rx_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/rxsync_fsm_disable.fsm_rx_reg[6]' (FD) to 'i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/rxsync_fsm_disable.fsm_rx_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/rxsync_fsm_disable.fsm_rx_reg[1]' (FD) to 'i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/rxsync_fsm_disable.rxdlyen_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_pcie_7x_0/inst/inst /\gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/rxsync_fsm_disable.rxdlyen_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_pcie_7x_0/inst/inst /\pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/ecrc_pause_enabled.reg_tx_ecrc_pkt_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_filter/tkeepdw_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_filter/tuser_reg[1]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_filter/tlast_reg'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_out_data_reg[74]' (FDE) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_out_data_reg[75]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_out_data_reg[75] )
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd3_process_data_reg[74]' (FDE) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd3_process_data_reg[75]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar2/drd_req_ctx_reg[74]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar2/drd_req_ctx_reg[75]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar2/rd_rsp_ctx_reg[74]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar2/rd_rsp_ctx_reg[75]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd3_process_data_reg[75] )
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[7]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar2/drd_req_ctx_reg[75]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar2/drd_req_ctx_reg[75] )
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar2/rd_rsp_ctx_reg[75]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar2/drd_req_ctx_reg[75]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar2/drd_req_ctx_reg[75] )
INFO: [Synth 8-3332] Sequential element (gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_onehot_fsm_reg[7]) is unused and will be removed from module pcie_7x_0_core_top.
INFO: [Synth 8-3332] Sequential element (gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_onehot_fsm_reg[6]) is unused and will be removed from module pcie_7x_0_core_top.
INFO: [Synth 8-3332] Sequential element (gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_onehot_fsm_reg[5]) is unused and will be removed from module pcie_7x_0_core_top.
INFO: [Synth 8-3332] Sequential element (gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_onehot_fsm_reg[4]) is unused and will be removed from module pcie_7x_0_core_top.
INFO: [Synth 8-3332] Sequential element (gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_onehot_fsm_reg[3]) is unused and will be removed from module pcie_7x_0_core_top.
INFO: [Synth 8-3332] Sequential element (gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[0]) is unused and will be removed from module pcie_7x_0_core_top.
INFO: [Synth 8-3332] Sequential element (gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[0]) is unused and will be removed from module pcie_7x_0_core_top.
INFO: [Synth 8-3332] Sequential element (gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx_reg[0]) is unused and will be removed from module pcie_7x_0_core_top.
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_total_dwlen_reg[5]' (FDE) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_pkt2_reg[81]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_total_dwlen_reg[0]' (FDE) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_pkt2_reg[76]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_total_dwlen_reg[4]' (FDE) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_pkt2_reg[80]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_total_dwlen_reg[3]' (FDE) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_pkt2_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_total_dwlen_reg[2]' (FDE) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_pkt2_reg[78]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_total_dwlen_reg[1]' (FDE) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_pkt2_reg[77]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_total_dwlen_reg[6]' (FDE) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_pkt2_reg[82]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_total_dwlen_reg[7]' (FDE) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_pkt2_reg[83]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_total_dwlen_reg[8]' (FDE) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_pkt2_reg[84]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_total_dwlen_reg[9]' (FDE) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_pkt2_reg[85]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_pkt2_reg[69]' (FDE) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_pkt2_reg[70]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_pkt2_reg[70]' (FDE) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_pkt2_reg[71]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_pkt2_reg[71]' (FDE) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_pkt2_reg[72]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_pkt2_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_pcileech_tlps128_src64/len_reg[3] )
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_out_data_reg[69]' (FDE) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_out_data_reg[70]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_out_data_reg[70]' (FDE) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_out_data_reg[71]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_out_data_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd3_process_data_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar2/drd_req_ctx_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar2/drd_req_ctx_reg[72] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:46 . Memory (MB): peak = 1760.918 ; gain = 793.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3321] create_clock attempting to set clock on an unknown port/pin for constraint at line 109 of D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/constrs_1/imports/src/pcileech_pciescreamer.xdc. [D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/constrs_1/imports/src/pcileech_pciescreamer.xdc:109]
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:50 . Memory (MB): peak = 1760.918 ; gain = 793.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:01:18 . Memory (MB): peak = 1978.312 ; gain = 1011.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:01:27 . Memory (MB): peak = 1993.297 ; gain = 1026.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:01:30 . Memory (MB): peak = 1993.297 ; gain = 1026.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:01:30 . Memory (MB): peak = 1993.297 ; gain = 1026.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:01:31 . Memory (MB): peak = 1993.297 ; gain = 1026.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:01:31 . Memory (MB): peak = 1993.297 ; gain = 1026.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:01:33 . Memory (MB): peak = 1993.297 ; gain = 1026.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:01:33 . Memory (MB): peak = 1993.297 ; gain = 1026.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name            | RTL Name                                                                                                                                                                              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|pcileech_enigma_x1_top | i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]     | 96     | 1     | NO           | NO                 | YES               | 0      | 3       | 
|pcileech_enigma_x1_top | i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[127] | 128    | 1     | NO           | NO                 | YES               | 0      | 4       | 
|pcileech_enigma_x1_top | i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/ltssm_reg2_reg[5]                                                                                                                            | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | 
+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |fifo_64_64_clk2_comrx        |         1|
|2     |fifo_32_32_clk1_comtx        |         1|
|3     |fifo_256_32_clk2_comtx       |         1|
|4     |fifo_64_64_clk1_fifocmd      |         1|
|5     |fifo_34_34                   |         2|
|6     |fifo_32_32_clk2              |         1|
|7     |fifo_64_64                   |         1|
|8     |fifo_74_74_clk1_bar_rd1      |         1|
|9     |fifo_134_134_clk1_bar_rdrsp  |         1|
|10    |fifo_141_141_clk1_bar_wr     |         1|
|11    |fifo_49_49_clk2              |         1|
|12    |fifo_43_43_clk2              |         1|
|13    |fifo_129_129_clk1            |         1|
|14    |bram_pcie_cfgspace           |         1|
|15    |drom_pcie_cfgspace_writemask |         1|
|16    |fifo_134_134_clk2            |         1|
|17    |fifo_1_1_clk2                |         1|
|18    |fifo_134_134_clk2_rxfifo     |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |bram_pcie_cfgspace           |     1|
|2     |drom_pcie_cfgspace_writemask |     1|
|3     |fifo_129_129_clk1            |     1|
|4     |fifo_134_134_clk1_bar_rdrsp  |     1|
|5     |fifo_134_134_clk2            |     1|
|6     |fifo_134_134_clk2_rxfifo     |     1|
|7     |fifo_141_141_clk1_bar_wr     |     1|
|8     |fifo_1_1_clk2                |     1|
|9     |fifo_256_32_clk2_comtx       |     1|
|10    |fifo_32_32_clk1_comtx        |     1|
|11    |fifo_32_32_clk2              |     1|
|12    |fifo_34                      |     1|
|13    |fifo_34_34                   |     1|
|14    |fifo_43_43_clk2              |     1|
|15    |fifo_49_49_clk2              |     1|
|16    |fifo_64                      |     1|
|17    |fifo_64_64_clk1_fifocmd      |     1|
|18    |fifo_64_64_clk2_comrx        |     1|
|19    |fifo_74_74_clk1_bar_rd1      |     1|
|20    |BUFG                         |     6|
|21    |BUFGCTRL                     |     1|
|22    |CARRY4                       |   310|
|23    |DNA_PORT                     |     1|
|24    |GTPE2_CHANNEL                |     1|
|25    |GTPE2_COMMON                 |     1|
|26    |IBUFDS_GTE2                  |     1|
|27    |LUT1                         |   118|
|28    |LUT2                         |  1106|
|29    |LUT3                         |  1391|
|30    |LUT4                         |  2679|
|31    |LUT5                         |  2356|
|32    |LUT6                         |  4269|
|33    |MMCME2_ADV                   |     1|
|34    |MUXF7                        |   188|
|35    |MUXF8                        |    35|
|36    |PCIE_2                       |     1|
|37    |RAMB36E1                     |     4|
|38    |SRL16E                       |     6|
|39    |SRLC32E                      |     7|
|40    |STARTUPE2                    |     1|
|41    |FDCE                         |     9|
|42    |FDPE                         |     2|
|43    |FDRE                         |  4373|
|44    |FDSE                         |   428|
|45    |IBUF                         |     8|
|46    |IOBUF                        |    32|
|47    |OBUF                         |     6|
|48    |OBUFT                        |     4|
+------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:01:33 . Memory (MB): peak = 1993.297 ; gain = 1026.230
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 104 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:01:30 . Memory (MB): peak = 1993.297 ; gain = 913.066
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:01:34 . Memory (MB): peak = 1993.297 ; gain = 1026.230
INFO: [Project 1-571] Translating synthesized netlist
CRITICAL WARNING: [Netlist 29-72] Incorrect value '8' specified for property 'LINK_CAP_RSVD_23'. Expecting type 'int' with possible values of '0,1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [D:/Firmware/chinese-firmware coder/card_reader_realtek_long35t0907/card_reader_realtek/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/pcie_7x/pcie_7x_0_pcie_7x.v:1147]
Resolution: Please check the value of the property and set to a correct value.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.155 . Memory (MB): peak = 1993.297 ; gain = 0.000
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 571 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1999.734 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 32 instances


Synth Design complete | Checksum: 82dc25c9
INFO: [Common 17-83] Releasing license: Synthesis
404 Infos, 147 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:01:39 . Memory (MB): peak = 1999.734 ; gain = 1434.559
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1999.734 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.runs/synth_1/pcileech_enigma_x1_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pcileech_enigma_x1_top_utilization_synth.rpt -pb pcileech_enigma_x1_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 10 14:41:31 2024...
