( ( nil
  version "2.1"
  mapType "incremental"
  blockName "DREG_test1130"
  repList "spectre veriloga ahdl cmos_sch schematic"
  stopList "spectre veriloga ahdl"
  globalList "gnd!"
  hierDelim "."
  netlistDir "/home/cc/ee140/fa19/class/ee140-abb/Documents/ee240-project/scratch/DREG_test1130/spectre/schematic/netlist"
 )
( net
( "gnd!" "0" )
 )
( model
( "final_project/opamp_BGR/schematic" "opamp_BGR" )
( "final_project/DREG_test1130/schematic" "DREG_test1130" )
( "final_project/BGR/schematic" "BGR" )
( "final_project/const_gm/schematic" "const_gm" )
( "final_project/inverter/schematic" "inverter" )
 )
( "DREG_test1130" "ihnl/cds4/map" )
( "BGR" "ihnl/cds3/map" )
( "const_gm" "ihnl/cds1/map" )
( "opamp_BGR" "ihnl/cds2/map" )
( "inverter" "ihnl/cds0/map" )
 )
