# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../thinpad_top.srcs/sim_1/new/include" \
"../../../../thinpad_top.srcs/sources_1/new/EX_MEM.v" \
"../../../../thinpad_top.srcs/sources_1/new/MEM.v" \
"../../../../thinpad_top.srcs/sources_1/new/MEM_WB.v" \
"../../../../thinpad_top.srcs/sim_1/new/clock.v" \
"../../../../thinpad_top.srcs/sim_1/new/test_EX-MEM_MEM-WB.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
