<profile>

<ReportVersion>
<Version>2018.3</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>zynq</ProductFamily>
<Part>xc7z020clg400-1</Part>
<TopModelName>infer</TopModelName>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>9.514</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>16738</Best-caseLatency>
<Average-caseLatency>16738</Average-caseLatency>
<Worst-caseLatency>16738</Worst-caseLatency>
<Interval-min>16738</Interval-min>
<Interval-max>16738</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<memset_gate_f>
<TripCount>32</TripCount>
<Latency>31</Latency>
<IterationLatency>1</IterationLatency>
</memset_gate_f>
<memset_gate_i>
<TripCount>32</TripCount>
<Latency>31</Latency>
<IterationLatency>1</IterationLatency>
</memset_gate_i>
<memset_gate_o>
<TripCount>32</TripCount>
<Latency>31</Latency>
<IterationLatency>1</IterationLatency>
</memset_gate_o>
<memset_stat_C>
<TripCount>32</TripCount>
<Latency>31</Latency>
<IterationLatency>1</IterationLatency>
</memset_stat_C>
<memset_C_t>
<TripCount>32</TripCount>
<Latency>31</Latency>
<IterationLatency>1</IterationLatency>
</memset_C_t>
<memset_h_t>
<TripCount>32</TripCount>
<Latency>31</Latency>
<IterationLatency>1</IterationLatency>
</memset_h_t>
<Loop7>
<TripCount>8</TripCount>
<Latency>16496</Latency>
<IterationLatency>2062</IterationLatency>
<Loop7.1>
<TripCount>40</TripCount>
<Latency>80</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</Loop7.1>
<Loop7.2>
<TripCount>16</TripCount>
<Latency>22</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>8</PipelineDepth>
</Loop7.2>
<Loop7.3>
<TripCount>16</TripCount>
<Latency>60</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>31</PipelineDepth>
</Loop7.3>
<Loop7.4>
<TripCount>16</TripCount>
<Latency>22</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>8</PipelineDepth>
</Loop7.4>
<Loop7.5>
<TripCount>16</TripCount>
<Latency>60</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>31</PipelineDepth>
</Loop7.5>
<Loop7.6>
<TripCount>16</TripCount>
<Latency>22</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>8</PipelineDepth>
</Loop7.6>
<Loop7.7>
<TripCount>16</TripCount>
<Latency>91</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>62</PipelineDepth>
</Loop7.7>
<Loop7.8>
<TripCount>16</TripCount>
<Latency>22</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>8</PipelineDepth>
</Loop7.8>
<Loop7.9>
<TripCount>16</TripCount>
<Latency>60</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>31</PipelineDepth>
</Loop7.9>
<Loop7.10>
<TripCount>16</TripCount>
<Latency>19</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>5</PipelineDepth>
</Loop7.10>
<Loop7.11>
<TripCount>16</TripCount>
<Latency>19</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>5</PipelineDepth>
</Loop7.11>
<Loop7.12>
<TripCount>16</TripCount>
<Latency>22</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>8</PipelineDepth>
</Loop7.12>
<Loop7.13>
<TripCount>16</TripCount>
<Latency>91</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>62</PipelineDepth>
</Loop7.13>
<Loop7.14>
<TripCount>16</TripCount>
<Latency>19</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>5</PipelineDepth>
</Loop7.14>
</Loop7>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>191</BRAM_18K>
<DSP48E>177</DSP48E>
<FF>32525</FF>
<LUT>37127</LUT>
</Resources>
<AvailableResources>
<BRAM_18K>280</BRAM_18K>
<DSP48E>220</DSP48E>
<FF>106400</FF>
<LUT>53200</LUT>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>infer</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>infer</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>infer</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>start_full_n</name>
<Object>infer</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>infer</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>infer</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>infer</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>infer</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>start_out</name>
<Object>infer</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>start_write</name>
<Object>infer</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_r_address0</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_r_ce0</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_r_q0</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>res_0_out_din</name>
<Object>res_0_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>res_0_out_full_n</name>
<Object>res_0_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>res_0_out_write</name>
<Object>res_0_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>res_1_out_din</name>
<Object>res_1_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>res_1_out_full_n</name>
<Object>res_1_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>res_1_out_write</name>
<Object>res_1_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>

</profile>
