#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Dec  9 08:42:59 2019
# Process ID: 11456
# Current directory: C:/Users/ugur/Desktop/lab05
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6036 C:\Users\ugur\Desktop\lab05\lab05.xpr
# Log file: C:/Users/ugur/Desktop/lab05/vivado.log
# Journal file: C:/Users/ugur/Desktop/lab05\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ugur/Desktop/lab05/lab05.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 778.313 ; gain = 150.016
update_compile_order -fileset sources_1
rreset_run impl_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Couldn't access process for termination

exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec  9 08:45:24 2019...
e_bitstream -jobs 4
[Mon Dec  9 08:45:09 2019] Launched synth_1...
Run output will be captured here: C:/Users/ugur/Desktop/lab05/lab05.runs/synth_1/runme.log
[Mon Dec  9 08:45:09 2019] Launched impl_1...
Run output will be captured here: C:/Users/ugur/Desktop/lab05/lab05.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ugur/Desktop/lab05/lab05.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec  9 08:45:35 2019] Launched synth_1...
Run output will be captured here: C:/Users/ugur/Desktop/lab05/lab05.runs/synth_1/runme.log
[Mon Dec  9 08:45:35 2019] Launched impl_1...
Run output will be captured here: C:/Users/ugur/Desktop/lab05/lab05.runs/impl_1/runme.log
set_property top master_slave [current_fileset]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec  9 08:47:50 2019] Launched synth_1...
Run output will be captured here: C:/Users/ugur/Desktop/lab05/lab05.runs/synth_1/runme.log
[Mon Dec  9 08:47:50 2019] Launched impl_1...
Run output will be captured here: C:/Users/ugur/Desktop/lab05/lab05.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-08:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 844.379 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A27B65A
open_hw_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2079.672 ; gain = 1235.293
set_property PROGRAM.FILE {C:/Users/ugur/Desktop/lab05/lab05.runs/impl_1/master_slave.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ugur/Desktop/lab05/lab05.runs/impl_1/master_slave.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec  9 08:54:20 2019] Launched synth_1...
Run output will be captured here: C:/Users/ugur/Desktop/lab05/lab05.runs/synth_1/runme.log
[Mon Dec  9 08:54:20 2019] Launched impl_1...
Run output will be captured here: C:/Users/ugur/Desktop/lab05/lab05.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec  9 08:55:30 2019] Launched synth_1...
Run output will be captured here: C:/Users/ugur/Desktop/lab05/lab05.runs/synth_1/runme.log
[Mon Dec  9 08:55:30 2019] Launched impl_1...
Run output will be captured here: C:/Users/ugur/Desktop/lab05/lab05.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec  9 08:56:02 2019] Launched synth_1...
Run output will be captured here: C:/Users/ugur/Desktop/lab05/lab05.runs/synth_1/runme.log
[Mon Dec  9 08:56:02 2019] Launched impl_1...
Run output will be captured here: C:/Users/ugur/Desktop/lab05/lab05.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ugur/Desktop/lab05/lab05.runs/impl_1/master_slave.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec  9 09:06:43 2019] Launched synth_1...
Run output will be captured here: C:/Users/ugur/Desktop/lab05/lab05.runs/synth_1/runme.log
[Mon Dec  9 09:06:43 2019] Launched impl_1...
Run output will be captured here: C:/Users/ugur/Desktop/lab05/lab05.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec  9 09:07:14 2019] Launched synth_1...
Run output will be captured here: C:/Users/ugur/Desktop/lab05/lab05.runs/synth_1/runme.log
[Mon Dec  9 09:07:14 2019] Launched impl_1...
Run output will be captured here: C:/Users/ugur/Desktop/lab05/lab05.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A27B65A
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec  9 09:19:53 2019] Launched synth_1...
Run output will be captured here: C:/Users/ugur/Desktop/lab05/lab05.runs/synth_1/runme.log
[Mon Dec  9 09:19:53 2019] Launched impl_1...
Run output will be captured here: C:/Users/ugur/Desktop/lab05/lab05.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec  9 09:23:23 2019] Launched synth_1...
Run output will be captured here: C:/Users/ugur/Desktop/lab05/lab05.runs/synth_1/runme.log
[Mon Dec  9 09:23:23 2019] Launched impl_1...
Run output will be captured here: C:/Users/ugur/Desktop/lab05/lab05.runs/impl_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec  9 09:28:30 2019] Launched synth_1...
Run output will be captured here: C:/Users/ugur/Desktop/lab05/lab05.runs/synth_1/runme.log
[Mon Dec  9 09:28:30 2019] Launched impl_1...
Run output will be captured here: C:/Users/ugur/Desktop/lab05/lab05.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec  9 09:28:43 2019] Launched synth_1...
Run output will be captured here: C:/Users/ugur/Desktop/lab05/lab05.runs/synth_1/runme.log
[Mon Dec  9 09:28:43 2019] Launched impl_1...
Run output will be captured here: C:/Users/ugur/Desktop/lab05/lab05.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec  9 09:29:49 2019] Launched synth_1...
Run output will be captured here: C:/Users/ugur/Desktop/lab05/lab05.runs/synth_1/runme.log
[Mon Dec  9 09:29:49 2019] Launched impl_1...
Run output will be captured here: C:/Users/ugur/Desktop/lab05/lab05.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec  9 09:32:33 2019] Launched synth_1...
Run output will be captured here: C:/Users/ugur/Desktop/lab05/lab05.runs/synth_1/runme.log
[Mon Dec  9 09:32:33 2019] Launched impl_1...
Run output will be captured here: C:/Users/ugur/Desktop/lab05/lab05.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec  9 09:35:23 2019] Launched synth_1...
Run output will be captured here: C:/Users/ugur/Desktop/lab05/lab05.runs/synth_1/runme.log
[Mon Dec  9 09:35:23 2019] Launched impl_1...
Run output will be captured here: C:/Users/ugur/Desktop/lab05/lab05.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec  9 09:38:51 2019] Launched synth_1...
Run output will be captured here: C:/Users/ugur/Desktop/lab05/lab05.runs/synth_1/runme.log
[Mon Dec  9 09:38:51 2019] Launched impl_1...
Run output will be captured here: C:/Users/ugur/Desktop/lab05/lab05.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec  9 09:39:28 2019] Launched synth_1...
Run output will be captured here: C:/Users/ugur/Desktop/lab05/lab05.runs/synth_1/runme.log
[Mon Dec  9 09:39:28 2019] Launched impl_1...
Run output will be captured here: C:/Users/ugur/Desktop/lab05/lab05.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-08:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2136.324 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A27B65A
set_property PROGRAM.FILE {C:/Users/ugur/Desktop/lab05/lab05.runs/impl_1/master_slave.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ugur/Desktop/lab05/lab05.runs/impl_1/master_slave.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec  9 09:47:03 2019] Launched synth_1...
Run output will be captured here: C:/Users/ugur/Desktop/lab05/lab05.runs/synth_1/runme.log
[Mon Dec  9 09:47:03 2019] Launched impl_1...
Run output will be captured here: C:/Users/ugur/Desktop/lab05/lab05.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ugur/Desktop/lab05/lab05.runs/impl_1/master_slave.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec  9 09:50:54 2019] Launched synth_1...
Run output will be captured here: C:/Users/ugur/Desktop/lab05/lab05.runs/synth_1/runme.log
[Mon Dec  9 09:50:54 2019] Launched impl_1...
Run output will be captured here: C:/Users/ugur/Desktop/lab05/lab05.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec  9 09:51:19 2019] Launched synth_1...
Run output will be captured here: C:/Users/ugur/Desktop/lab05/lab05.runs/synth_1/runme.log
[Mon Dec  9 09:51:19 2019] Launched impl_1...
Run output will be captured here: C:/Users/ugur/Desktop/lab05/lab05.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ugur/Desktop/lab05/lab05.runs/impl_1/master_slave.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec  9 09:55:48 2019] Launched synth_1...
Run output will be captured here: C:/Users/ugur/Desktop/lab05/lab05.runs/synth_1/runme.log
[Mon Dec  9 09:55:48 2019] Launched impl_1...
Run output will be captured here: C:/Users/ugur/Desktop/lab05/lab05.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ugur/Desktop/lab05/lab05.runs/impl_1/master_slave.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec  9 09:59:01 2019] Launched synth_1...
Run output will be captured here: C:/Users/ugur/Desktop/lab05/lab05.runs/synth_1/runme.log
[Mon Dec  9 09:59:02 2019] Launched impl_1...
Run output will be captured here: C:/Users/ugur/Desktop/lab05/lab05.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ugur/Desktop/lab05/lab05.runs/impl_1/master_slave.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec  9 10:05:37 2019] Launched synth_1...
Run output will be captured here: C:/Users/ugur/Desktop/lab05/lab05.runs/synth_1/runme.log
[Mon Dec  9 10:05:37 2019] Launched impl_1...
Run output will be captured here: C:/Users/ugur/Desktop/lab05/lab05.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ugur/Desktop/lab05/lab05.runs/impl_1/master_slave.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec  9 10:10:54 2019] Launched synth_1...
Run output will be captured here: C:/Users/ugur/Desktop/lab05/lab05.runs/synth_1/runme.log
[Mon Dec  9 10:10:54 2019] Launched impl_1...
Run output will be captured here: C:/Users/ugur/Desktop/lab05/lab05.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ugur/Desktop/lab05/lab05.runs/impl_1/master_slave.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec  9 10:15:18 2019] Launched synth_1...
Run output will be captured here: C:/Users/ugur/Desktop/lab05/lab05.runs/synth_1/runme.log
[Mon Dec  9 10:15:18 2019] Launched impl_1...
Run output will be captured here: C:/Users/ugur/Desktop/lab05/lab05.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec  9 10:15:31 2019] Launched synth_1...
Run output will be captured here: C:/Users/ugur/Desktop/lab05/lab05.runs/synth_1/runme.log
[Mon Dec  9 10:15:31 2019] Launched impl_1...
Run output will be captured here: C:/Users/ugur/Desktop/lab05/lab05.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ugur/Desktop/lab05/lab05.runs/impl_1/master_slave.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ugur\Desktop\lab05\lab05.srcs\sources_1\new\modules.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ugur\Desktop\lab05\lab05.srcs\sources_1\new\SevSeg_4digit.sv:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ugur/Desktop/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ugur/Desktop/lab05/lab05.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ugur/Desktop/lab05/lab05.srcs/sources_1/new/SevSeg_4digit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevSeg_4digit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ugur/Desktop/lab05/lab05.srcs/sources_1/new/modules.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module master_process
INFO: [VRFC 10-311] analyzing module slave_process
INFO: [VRFC 10-311] analyzing module master_slave
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ugur/Desktop/lab05/lab05.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ugur/Desktop/lab05/lab05.sim/sim_1/behav/xsim'
"xelab -wto db6f1a27463b4c4ab3ade52645403926 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto db6f1a27463b4c4ab3ade52645403926 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/ugur/Desktop/lab05/lab05.srcs/sources_1/new/modules.sv:148]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ugur/Desktop/lab05/lab05.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/ugur/Desktop/lab05/lab05.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ugur/Desktop/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ugur/Desktop/lab05/lab05.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ugur/Desktop/lab05/lab05.srcs/sources_1/new/SevSeg_4digit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevSeg_4digit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ugur/Desktop/lab05/lab05.srcs/sources_1/new/modules.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module master_process
INFO: [VRFC 10-311] analyzing module slave_process
INFO: [VRFC 10-311] analyzing module master_slave
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ugur/Desktop/lab05/lab05.sim/sim_1/behav/xsim'
"xelab -wto db6f1a27463b4c4ab3ade52645403926 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto db6f1a27463b4c4ab3ade52645403926 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/ugur/Desktop/lab05/lab05.srcs/sources_1/new/modules.sv:149]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ugur/Desktop/lab05/lab05.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/ugur/Desktop/lab05/lab05.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec  9 10:22:51 2019] Launched synth_1...
Run output will be captured here: C:/Users/ugur/Desktop/lab05/lab05.runs/synth_1/runme.log
[Mon Dec  9 10:22:51 2019] Launched impl_1...
Run output will be captured here: C:/Users/ugur/Desktop/lab05/lab05.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec  9 10:23:29 2019] Launched synth_1...
Run output will be captured here: C:/Users/ugur/Desktop/lab05/lab05.runs/synth_1/runme.log
[Mon Dec  9 10:23:29 2019] Launched impl_1...
Run output will be captured here: C:/Users/ugur/Desktop/lab05/lab05.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ugur/Desktop/lab05/lab05.runs/impl_1/master_slave.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ugur/Desktop/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ugur/Desktop/lab05/lab05.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ugur/Desktop/lab05/lab05.srcs/sources_1/new/SevSeg_4digit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevSeg_4digit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ugur/Desktop/lab05/lab05.srcs/sources_1/new/modules.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module master_process
INFO: [VRFC 10-311] analyzing module slave_process
INFO: [VRFC 10-311] analyzing module master_slave
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ugur/Desktop/lab05/lab05.sim/sim_1/behav/xsim'
"xelab -wto db6f1a27463b4c4ab3ade52645403926 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto db6f1a27463b4c4ab3ade52645403926 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/ugur/Desktop/lab05/lab05.srcs/sources_1/new/modules.sv:149]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ugur/Desktop/lab05/lab05.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/ugur/Desktop/lab05/lab05.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ugur/Desktop/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ugur/Desktop/lab05/lab05.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ugur/Desktop/lab05/lab05.srcs/sources_1/new/SevSeg_4digit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevSeg_4digit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ugur/Desktop/lab05/lab05.srcs/sources_1/new/modules.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module master_process
INFO: [VRFC 10-311] analyzing module slave_process
INFO: [VRFC 10-311] analyzing module master_slave
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ugur/Desktop/lab05/lab05.sim/sim_1/behav/xsim'
"xelab -wto db6f1a27463b4c4ab3ade52645403926 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto db6f1a27463b4c4ab3ade52645403926 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'load' [C:/Users/ugur/Desktop/lab05/lab05.srcs/sources_1/new/modules.sv:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'load' [C:/Users/ugur/Desktop/lab05/lab05.srcs/sources_1/new/modules.sv:95]
WARNING: [VRFC 10-3823] variable 'tc' might have multiple concurrent drivers [C:/Users/ugur/Desktop/lab05/lab05.srcs/sources_1/new/modules.sv:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'tc' [C:/Users/ugur/Desktop/lab05/lab05.srcs/sources_1/new/modules.sv:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'tc' [C:/Users/ugur/Desktop/lab05/lab05.srcs/sources_1/new/modules.sv:105]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.master_process
Compiling module xil_defaultlib.slave_process
Compiling module xil_defaultlib.SevSeg_4digit
Compiling module xil_defaultlib.master_slave
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/ugur/Desktop/lab05/lab05.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/ugur/Desktop/lab05/lab05.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Dec  9 10:32:08 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Dec  9 10:32:08 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2207.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ugur/Desktop/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2210.664 ; gain = 2.758
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2214.051 ; gain = 3.387
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec  9 10:37:22 2019...
