// Seed: 2059011415
module module_0 (
    output supply0 id_0,
    input uwire id_1
    , id_7,
    input wand id_2,
    output tri0 id_3,
    input tri1 id_4,
    output tri0 id_5
);
  wire id_8;
  ;
  logic [7:0][-1] id_9;
  struct packed {logic id_10;} id_11;
  ;
  struct packed {
    logic id_12;
    logic id_13;
  } id_14[-1 'b0 : -1];
  assign module_1.id_22 = 0;
  assign id_11.id_10 = id_8 == id_11 * -1 && 1'b0;
  assign id_14.id_12 = 1 | -1 === id_11;
endmodule
program module_1 #(
    parameter id_9 = 32'd28
) (
    output wire id_0,
    input wor id_1,
    output tri1 id_2,
    input tri0 id_3,
    input supply1 id_4,
    output wand id_5,
    output wor id_6,
    output tri id_7,
    output wand id_8,
    input wand _id_9,
    input tri0 id_10,
    output uwire id_11,
    input tri0 id_12,
    input supply1 id_13,
    output wand id_14,
    input tri1 id_15,
    input tri id_16,
    input uwire id_17,
    input wand id_18,
    input uwire id_19,
    input wand id_20,
    output tri1 id_21["" : -1],
    input tri0 id_22,
    input supply1 id_23
);
  module_0 modCall_1 (
      id_0,
      id_10,
      id_19,
      id_5,
      id_23,
      id_0
  );
  parameter id_25[1 'd0 : id_9] = -1;
  logic id_26;
  ;
  assign id_11 = 1;
  if (id_25) begin : LABEL_0
    begin : LABEL_1
      parameter id_27 = 1;
    end
  end
  wire id_28;
endprogram
