{
    "memories":[
        "pipe_top_level", "pipe_addrmap",
        "prsr_mem_main_rspec",
        "tm_pre_mem_rspec"
    ],
    "regs":[
        "tofino",
        "dvsl_addrmap", "pipe_addrmap", "mac_addrmap", "serdes_addrmap",
        "prsr_reg_main_rspec", "prsr_reg_merge_rspec",
        "ing_buf_regs",
        "epb_port_regs",
        "ebuf_reg",
        "parb_regs",
        "mau_addrmap",
        "dprsr_inp", "dprsr_out", "dprsr_hdr"
    ]
}
