module registerBank(input clk,rst, input [3:0] A1, A2, A3, input WE3,input [31:0] WD3,input [31:0] R15,output [31:0] RD1,RD2);
	logic [31:0] register [15:0];
	
	

endmodule 