#
# Be aware that even a small syntax error here can lead to failures in output.
#

sidebar:
    about: True # set to False or comment line if you want to remove the "how to use?" in the sidebar
    education: True # set to False if you want education in main section instead of in sidebar

    # Profile information
    name: Jaemin Seo
    tagline: M.S. -Ph.D. student of CSDL
    avatar: profile1.JPG  #place a 100x100 picture inside /assets/images/ folder and provide the name of the file below

    # Sidebar links
    email: seojm@postech.ac.kr
    phone:
    website:  #do not add http://
    linkedin:
    xing:
    github: jaemin0502
    telegram: # add your nickname without '@' sign
    gitlab:
    bitbucket:
    twitter:
    stack-overflow: # Number/Username, e.g. 123456/alandoe
    codewars:
    goodreads: # Number-Username, e.g. 123456-alandoe
    pdf:

    languages:
      - idiom: Korean
        level: Native

      - idiom: English
        level: Professional

     # - idiom:
     #   level:

    interests:
      - item: VLSI CAD
        link:

      - item: Physical Design Optimization
        link:

      - item:
        link:






career-profile:
    title: Career Profile
    summary: |
      Jaemin Seo is currently M.S. -Ph.D student in the Department of Electrical
      Engineering in Pohang University of Science and Technology(POSTECH), Korea.
      He is working with Professor Seokhyeong Kang in CAD & SoC Design Lab(CSDL).

      His research interest includes EDA(Electronic Design Automation) flow, ML-CAD
      (Machine Learning Computer Aided Design), VLSI(Very-Large-Scale Integration)
      physical design.
education:
    - degree: M.S. -Ph.D in Electrical Engineering
      university: Pohang University of Science and Technology(POSTECH)
      time: Aug. 2021 - Present
      details: |

          - 
          - 
    - degree: B.S. in Electrical Engineering
      university: Pohang University of Science and Technology(POSTECH)
      time: Mar. 2017 - Aug. 2021
      details: |
          - 
          - 
experiences:
    - role: Graduated Student Researcher
      time: July 2021  - Present
      company: CAD & SoC Design Lab(CSDL) in POSTECH, Prof, Seokhyeong Kang
      details: |

    #      - 
    #      - 

projects:
    title: Projects
    intro: >

    assignments:
      - title:
        link:
        tagline:

      - title:
        link:
        tagline:

      - title:
        link:
        tagline:

      - title:
        link:
        tagline:

      - title:
        link:
        tagline:


publications:
    title: Publications
    intro: |

    papers:
      # - title:
      #  link:
      #  authors:
      #  conference:

skills:
    title: Skills &amp; Proficiency

    toolset:
      - name: Verilog
        level: 90%

      - name: Python
        level: 85%

      - name: Linux
        level: 75%

      - name: C/C++
        level: 75%








footer: >
    Designed with <i class="fas fa-heart"></i> by <a href="http://themes.3rdwavemedia.com" target="_blank" rel="nofollow">Xiaoying Riley</a>
    
