$date
	Sun Mar 21 23:17:18 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test $end
$var wire 4 ! S [3:0] $end
$var wire 1 " Cout $end
$var reg 4 # A [3:0] $end
$var reg 4 $ B [3:0] $end
$var reg 1 % Cin $end
$scope module uut $end
$var wire 4 & A [3:0] $end
$var wire 4 ' B [3:0] $end
$var wire 1 % Cin $end
$var reg 1 " Cout $end
$var reg 4 ( S [3:0] $end
$var reg 3 ) w [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
b0 (
b0 '
b0 &
0%
b0 $
b0 #
0"
b0 !
$end
#10000
b1 !
b1 (
b1 $
b1 '
#20000
b10 !
b10 (
b10 $
b10 '
#30000
b11 !
b11 (
b11 $
b11 '
#40000
b100 !
b100 (
b100 $
b100 '
#50000
b101 !
b101 (
b101 $
b101 '
#60000
b110 !
b110 (
b110 $
b110 '
#70000
b111 !
b111 (
b111 $
b111 '
#80000
b1000 !
b1000 (
b1000 $
b1000 '
#90000
b1001 !
b1001 (
b1001 $
b1001 '
#100000
b1010 !
b1010 (
b1010 $
b1010 '
#110000
b1011 !
b1011 (
b1011 $
b1011 '
#120000
b1100 !
b1100 (
b1100 $
b1100 '
#130000
b1101 !
b1101 (
b1101 $
b1101 '
#140000
b1111 !
b1111 (
b1111 $
b1111 '
#150000
b11 !
b11 (
b10 $
b10 '
b1 #
b1 &
#160000
b10 )
b101 !
b101 (
b11 $
b11 '
b10 #
b10 &
#170000
b0 )
b111 !
b111 (
b100 $
b100 '
b11 #
b11 &
#180000
b100 )
b1001 !
b1001 (
b101 $
b101 '
b100 #
b100 &
#190000
b1011 !
b1011 (
b110 $
b110 '
b101 #
b101 &
#200000
b110 )
b1101 !
b1101 (
b111 $
b111 '
b110 #
b110 &
#210000
b0 )
b1111 !
b1111 (
b1000 $
b1000 '
b111 #
b111 &
#220000
1"
b1 !
b1 (
b1001 $
b1001 '
b1000 #
b1000 &
#230000
b11 !
b11 (
b1010 $
b1010 '
b1001 #
b1001 &
#240000
b10 )
b100 !
b100 (
b1010 #
b1010 &
#250000
b110 !
b110 (
b11 )
b1011 $
b1011 '
b1011 #
b1011 &
#260000
b1010 !
b1010 (
b100 )
b1100 $
b1100 '
b1110 #
b1110 &
#270000
b1100 !
b1100 (
b111 )
b1101 $
b1101 '
b1111 #
b1111 &
#280000
b1111 $
b1111 '
b1101 #
b1101 &
#290000
0"
b0 )
b1 !
b1 (
1%
b0 $
b0 '
b0 #
b0 &
#300000
b11 !
b11 (
b10 $
b10 '
#310000
b11 )
b100 !
b100 (
b11 $
b11 '
#320000
b0 )
b101 !
b101 (
b100 $
b100 '
#330000
b1 )
b110 !
b110 (
b101 $
b101 '
#340000
b0 )
b111 !
b111 (
b110 $
b110 '
#350000
b111 )
b1000 !
b1000 (
b111 $
b111 '
#360000
b0 )
b1001 !
b1001 (
b1000 $
b1000 '
#370000
b1 )
b1010 !
b1010 (
b1001 $
b1001 '
#380000
b0 )
b1011 !
b1011 (
b1010 $
b1010 '
#390000
b11 )
b1100 !
b1100 (
b1011 $
b1011 '
#400000
b0 )
b1101 !
b1101 (
b1100 $
b1100 '
#410000
b1 )
b1110 !
b1110 (
b1101 $
b1101 '
#420000
1"
b111 )
b0 !
b0 (
b1111 $
b1111 '
#430000
0"
b11 )
b100 !
b100 (
b10 $
b10 '
b1 #
b1 &
#440000
b110 !
b110 (
b11 $
b11 '
b10 #
b10 &
#450000
b111 )
b1000 !
b1000 (
b100 $
b100 '
b11 #
b11 &
#460000
b101 )
b1010 !
b1010 (
b101 $
b101 '
b100 #
b100 &
#470000
b111 )
b1100 !
b1100 (
b110 $
b110 '
b101 #
b101 &
#480000
b1110 !
b1110 (
b111 $
b111 '
b110 #
b110 &
#490000
1"
b0 !
b0 (
b1000 $
b1000 '
b111 #
b111 &
#500000
b1 )
b10 !
b10 (
b1001 $
b1001 '
b1000 #
b1000 &
#510000
b11 )
b100 !
b100 (
b1010 $
b1010 '
b1001 #
b1001 &
#520000
b10 )
b101 !
b101 (
b1010 #
b1010 &
#530000
b111 !
b111 (
b11 )
b1011 $
b1011 '
b1011 #
b1011 &
#540000
b1011 !
b1011 (
b100 )
b1100 $
b1100 '
b1110 #
b1110 &
#550000
b1101 !
b1101 (
b111 )
b1101 $
b1101 '
b1111 #
b1111 &
#560000
b1111 $
b1111 '
b1101 #
b1101 &
#570000
