<!-- HTML header for doxygen 1.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<!-- import the script somewhere in the head -->
<script type="text/javascript" src="doxygen-awesome-darkmode-toggle.js"></script>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cloudFPGA (cF) API: Role_Kale Entity Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">cloudFPGA (cF) API
   &#160;<span id="projectnumber">1.0</span>
   </div>
   <div id="projectbrief">The documentation of the source code of cloudFPGA (cF)</div>
  </td>
   <td style="padding-left: 0.5em;">
   <div id="projectbrief"><a href="https://cloudfpga.github.io/Doc">Return to the generic documentation of cloudFPGA</a></div>
   </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('classRole__Kale.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#Generics">Generics</a> &#124;
<a href="#Libraries">Libraries</a> &#124;
<a href="#Ports">Ports</a> &#124;
<a href="#Use_20Clauses">Use Clauses</a>  </div>
  <div class="headertitle">
<div class="title">Role_Kale Entity Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Libraries"></a>
Libraries</h2></td></tr>
 <tr class="memitem:a2354d70b59d6b7e13e57502233642bf4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a2354d70b59d6b7e13e57502233642bf4">IEEE</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memitem:af26ea8becacf34b2a1399b044ae1729c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#af26ea8becacf34b2a1399b044ae1729c">UNISIM</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memitem:a886a05bc65d4dbb24db6595ad7e1de15"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a886a05bc65d4dbb24db6595ad7e1de15">XIL_DEFAULTLIB</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Use_20Clauses"></a>
Use Clauses</h2></td></tr>
 <tr class="memitem:a1aa8dbcdf416ed917d4bf66c45046995"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a1aa8dbcdf416ed917d4bf66c45046995">std_logic_1164</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memitem:a90a8e897df3e019f576a2d3caa12f7ea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a90a8e897df3e019f576a2d3caa12f7ea">numeric_std</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memitem:ac66bae911838fcdb86d54ad14ed2236a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#ac66bae911838fcdb86d54ad14ed2236a">vcomponents</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memitem:ace6581cd1b8b96661ec2164c5b3949f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#ace6581cd1b8b96661ec2164c5b3949f0">all</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Generics"></a>
Generics</h2></td></tr>
 <tr class="memitem:a88c22f4cbfdab57d5a22a9ec4d2d189a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a88c22f4cbfdab57d5a22a9ec4d2d189a">gVivadoVersion</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span> <span class="vhdldigit">2019</span> <span class="vhdlchar"> </span></b></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="3"><h2 class="groupheader"><a name="Ports"></a>
Ports</h2></td></tr>
 <tr class="memitem:a415c5d8a4c1cb083c2f5d3166cfd5937"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a415c5d8a4c1cb083c2f5d3166cfd5937">piSHL_156_25Clk</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a177c7195d2318cc1728a64c9a671f5ca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a177c7195d2318cc1728a64c9a671f5ca">piSHL_156_25Rst</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a5265414d8be0e292828176cb6ffcbd9d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a5265414d8be0e292828176cb6ffcbd9d">siSHL_Nts_Udp_Data_tdata</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">63</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a9a812cb0caa7b79e0376a57f467918d5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a9a812cb0caa7b79e0376a57f467918d5">siSHL_Nts_Udp_Data_tkeep</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a197ed183a45c5e813181f308be5f0310"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a197ed183a45c5e813181f308be5f0310">siSHL_Nts_Udp_Data_tlast</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ae5469a887986d07681eab83cc6006be4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#ae5469a887986d07681eab83cc6006be4">siSHL_Nts_Udp_Data_tvalid</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a37c4443e4b69969410eb4de866ec5bea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a37c4443e4b69969410eb4de866ec5bea">siSHL_Nts_Udp_Data_tready</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ab9de17b55306f47f4038e0d059590393"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#ab9de17b55306f47f4038e0d059590393">soSHL_Nts_Udp_Data_tdata</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">63</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ad5ad4af806436f0e6ae9c9bb042b6a4a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#ad5ad4af806436f0e6ae9c9bb042b6a4a">soSHL_Nts_Udp_Data_tkeep</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a85922cac0740399abba28f49c5f856e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a85922cac0740399abba28f49c5f856e1">soSHL_Nts_Udp_Data_tlast</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a4ec00ed012a3c0cb0ea3ec4dc3463c51"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a4ec00ed012a3c0cb0ea3ec4dc3463c51">soSHL_Nts_Udp_Data_tvalid</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a65990f7b198c0499734b72c79624c882"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a65990f7b198c0499734b72c79624c882">soSHL_Nts_Udp_Data_tready</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aab5176554478375ce04b221497df1a69"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#aab5176554478375ce04b221497df1a69">soSHL_Nts_Tcp_Data_tdata</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">63</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ab977fa2254cf68e1175abbf7bd69f31e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#ab977fa2254cf68e1175abbf7bd69f31e">soSHL_Nts_Tcp_Data_tkeep</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a2df486050a4376b6829566b6b46a23c7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a2df486050a4376b6829566b6b46a23c7">soSHL_Nts_Tcp_Data_tlast</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a0d0416f6d09e8b78a2dea0af67fd2798"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a0d0416f6d09e8b78a2dea0af67fd2798">soSHL_Nts_Tcp_Data_tvalid</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a55e8b05bf1ef2c377c0a36262d84044c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a55e8b05bf1ef2c377c0a36262d84044c">soSHL_Nts_Tcp_Data_tready</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a8ca3cca874ba509a76d9ef4fcada4441"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a8ca3cca874ba509a76d9ef4fcada4441">soSHL_Nts_Tcp_Meta_tdata</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">15</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a81a631ba0936e726d5eed8ddd8e42994"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a81a631ba0936e726d5eed8ddd8e42994">soSHL_Nts_Tcp_Meta_tvalid</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a2b80ba14f9ca7b5c0a587176d06780bf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a2b80ba14f9ca7b5c0a587176d06780bf">soSHL_Nts_Tcp_Meta_tready</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:acf9baf447e7ef95748c2ea9bfe9cbad0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#acf9baf447e7ef95748c2ea9bfe9cbad0">siSHL_Nts_Tcp_DSts_tdata</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">23</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:acb5c9523177eeb1a258c274e6cf581fe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#acb5c9523177eeb1a258c274e6cf581fe">siSHL_Nts_Tcp_DSts_tvalid</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a17a98cc025788db6609f0f036f1c9037"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a17a98cc025788db6609f0f036f1c9037">siSHL_Nts_Tcp_DSts_tready</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ac195be684008a66327e353ba850889e8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#ac195be684008a66327e353ba850889e8">siSHL_Nts_Tcp_Data_tdata</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">63</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a04a200fd84c8fa140b737aac44ec290d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a04a200fd84c8fa140b737aac44ec290d">siSHL_Nts_Tcp_Data_tkeep</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a6528339ae0044cd3d011a1e3f1bd9e23"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a6528339ae0044cd3d011a1e3f1bd9e23">siSHL_Nts_Tcp_Data_tlast</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:afed3a5bb54168a8459420a760352f8e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#afed3a5bb54168a8459420a760352f8e7">siSHL_Nts_Tcp_Data_tvalid</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a51d6445f03638f51ff0d9a66ec275d78"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a51d6445f03638f51ff0d9a66ec275d78">siSHL_Nts_Tcp_Data_tready</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:abd0998bc52537eb50a09c24744842eac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#abd0998bc52537eb50a09c24744842eac">siSHL_Nts_Tcp_Meta_tdata</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">15</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a9961b2f47be9c06ddd3be636f6db20fc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a9961b2f47be9c06ddd3be636f6db20fc">siSHL_Nts_Tcp_Meta_tkeep</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a7b9de2b8ab768c2f386f15fcb5e3494c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a7b9de2b8ab768c2f386f15fcb5e3494c">siSHL_Nts_Tcp_Meta_tlast</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aecfdd8fdee95d6646cef62f9801e1ba1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#aecfdd8fdee95d6646cef62f9801e1ba1">siSHL_Nts_Tcp_Meta_tvalid</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a42a03fbbf17745dec6667b431a3572a5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a42a03fbbf17745dec6667b431a3572a5">siSHL_Nts_Tcp_Meta_tready</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aa8d4f6326fed3b469fde6f7cae29041e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#aa8d4f6326fed3b469fde6f7cae29041e">siSHL_Nts_Tcp_Notif_tdata</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar">+</span> <span class="vhdldigit">96</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a05d3a91ed7340cdce295709bc3efb935"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a05d3a91ed7340cdce295709bc3efb935">siSHL_Nts_Tcp_Notif_tvalid</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a5e9e749c78b650934344d02160c9355e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a5e9e749c78b650934344d02160c9355e">siSHL_Nts_Tcp_Notif_tready</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:acee87f62cdacaa0ca0dd8c4caa23a2ce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#acee87f62cdacaa0ca0dd8c4caa23a2ce">soSHL_Nts_Tcp_DReq_tdata</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a1e240f23f3ae8eb3e383bb29147357d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a1e240f23f3ae8eb3e383bb29147357d0">soSHL_Nts_Tcp_DReq_tvalid</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a3cdd5eca7a4c77c5c0bf7cfc22657c2c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a3cdd5eca7a4c77c5c0bf7cfc22657c2c">soSHL_Nts_Tcp_DReq_tready</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a8c7bbe1f26afad690f6601634e764ca0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a8c7bbe1f26afad690f6601634e764ca0">soSHL_Nts_Tcp_OpnReq_tdata</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">47</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a874d0ed6137f6f4b686a59df8bc08eaf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a874d0ed6137f6f4b686a59df8bc08eaf">soSHL_Nts_Tcp_OpnReq_tvalid</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a219fe9ac6d668d2506b6f78e5cb9358f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a219fe9ac6d668d2506b6f78e5cb9358f">soSHL_Nts_Tcp_OpnReq_tready</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a1277f23d8c86c5b318cf79adc5d12684"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a1277f23d8c86c5b318cf79adc5d12684">siSHL_Nts_Tcp_OpnRep_tdata</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">23</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a5ef409e15fe6d8359f0db42f4e78823c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a5ef409e15fe6d8359f0db42f4e78823c">siSHL_Nts_Tcp_OpnRep_tvalid</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a64c234d0b7133f5a31cd08b54e70c23d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a64c234d0b7133f5a31cd08b54e70c23d">siSHL_Nts_Tcp_OpnRep_tready</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a341e0e90854b7fc9d5418a716b7bdf75"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a341e0e90854b7fc9d5418a716b7bdf75">soSHL_Nts_Tcp_ClsReq_tdata</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">15</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a958d8ab78ba0c822fb985b2a1d6da81d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a958d8ab78ba0c822fb985b2a1d6da81d">soSHL_Nts_Tcp_ClsReq_tvalid</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aefa930bc8821cfe87cab47240561f5ce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#aefa930bc8821cfe87cab47240561f5ce">soSHL_Nts_Tcp_ClsReq_tready</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a72889e6680d26844bc75bd261cb883ad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a72889e6680d26844bc75bd261cb883ad">soSHL_Nts_Tcp_LsnReq_tdata</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">15</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a42427a300b480f95ac78654400a556cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a42427a300b480f95ac78654400a556cf">soSHL_Nts_Tcp_LsnReq_tvalid</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a9af2ba32db864a375e365d7d7c3e1729"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a9af2ba32db864a375e365d7d7c3e1729">soSHL_Nts_Tcp_LsnReq_tready</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ab5f418d1c2c78ac7325490af72dfe1cc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#ab5f418d1c2c78ac7325490af72dfe1cc">siSHL_Nts_Tcp_LsnAck_tdata</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a3f9f9a982506fe2e8d42c2b258564e05"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a3f9f9a982506fe2e8d42c2b258564e05">siSHL_Nts_Tcp_LsnAck_tvalid</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ad7d1980befdcdd3e98876ddcc919c711"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#ad7d1980befdcdd3e98876ddcc919c711">siSHL_Nts_Tcp_LsnAck_tready</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ac0af17813e01efc79ff60571c25d3699"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#ac0af17813e01efc79ff60571c25d3699">soSHL_Mem_Mp0_RdCmd_tdata</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">79</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a00327f126bde022d61f7a8f67f78cdab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a00327f126bde022d61f7a8f67f78cdab">soSHL_Mem_Mp0_RdCmd_tvalid</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a78cdf6cfeee94d340101b59478d5e3f8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a78cdf6cfeee94d340101b59478d5e3f8">soSHL_Mem_Mp0_RdCmd_tready</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a6f655ee5cd66fdcc7dcf307f0f4b966f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a6f655ee5cd66fdcc7dcf307f0f4b966f">siSHL_Mem_Mp0_RdSts_tdata</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a253e1e591dec1ab00ff7a8e3f4f88c4e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a253e1e591dec1ab00ff7a8e3f4f88c4e">siSHL_Mem_Mp0_RdSts_tvalid</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af6210d38cebae37c92617efa753fc98e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#af6210d38cebae37c92617efa753fc98e">siSHL_Mem_Mp0_RdSts_tready</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af946ae2b5aaba740201c7068ca023b90"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#af946ae2b5aaba740201c7068ca023b90">siSHL_Mem_Mp0_Read_tdata</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">511</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a19d50ab0401deb837ba125bf9e5aa3e9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a19d50ab0401deb837ba125bf9e5aa3e9">siSHL_Mem_Mp0_Read_tkeep</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">63</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a0be8f7b63eba1eceaf3cd7ff8d05e281"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a0be8f7b63eba1eceaf3cd7ff8d05e281">siSHL_Mem_Mp0_Read_tlast</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ad8594f444a785cca12f00a4f53e567f2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#ad8594f444a785cca12f00a4f53e567f2">siSHL_Mem_Mp0_Read_tvalid</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a3350658933caf74c89bef907cdf2c0ee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a3350658933caf74c89bef907cdf2c0ee">siSHL_Mem_Mp0_Read_tready</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a5f4c247f95ffa38bec91cf75a98b8e2e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a5f4c247f95ffa38bec91cf75a98b8e2e">soSHL_Mem_Mp0_WrCmd_tdata</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">79</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a2a8ae5bc56ebf5cd82cfecebbc5c45ff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a2a8ae5bc56ebf5cd82cfecebbc5c45ff">soSHL_Mem_Mp0_WrCmd_tvalid</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aa7d3497b536d87e9d47e6e1089875f70"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#aa7d3497b536d87e9d47e6e1089875f70">soSHL_Mem_Mp0_WrCmd_tready</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a3aafbc590e01a1a91204bd00ff88a0f9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a3aafbc590e01a1a91204bd00ff88a0f9">siSHL_Mem_Mp0_WrSts_tdata</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a144743eead9e13c06a1c6633f1cfa229"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a144743eead9e13c06a1c6633f1cfa229">siSHL_Mem_Mp0_WrSts_tvalid</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af4c4b4a595f0fc5ef6e40f462e604310"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#af4c4b4a595f0fc5ef6e40f462e604310">siSHL_Mem_Mp0_WrSts_tready</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a67d6e0d8f124cbd457526ff22d7014bd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a67d6e0d8f124cbd457526ff22d7014bd">soSHL_Mem_Mp0_Write_tdata</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">511</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:adeb783015d5f5f02d6e57f324df6791d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#adeb783015d5f5f02d6e57f324df6791d">soSHL_Mem_Mp0_Write_tkeep</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">63</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aa87f1e66a3112b2da861f4b5d156b1c3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#aa87f1e66a3112b2da861f4b5d156b1c3">soSHL_Mem_Mp0_Write_tlast</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a9859e942f77ad438d39e96fa9c538fdc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a9859e942f77ad438d39e96fa9c538fdc">soSHL_Mem_Mp0_Write_tvalid</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a57084017ce2d4f553a9e861ef6b8f933"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a57084017ce2d4f553a9e861ef6b8f933">soSHL_Mem_Mp0_Write_tready</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:afeacf8921b2bd2cf3d78b27a36489921"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#afeacf8921b2bd2cf3d78b27a36489921">soSHL_Mem_Mp1_RdCmd_tdata</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">79</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aa3fc22fa85c91b84eea4525e4ad3d79c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#aa3fc22fa85c91b84eea4525e4ad3d79c">soSHL_Mem_Mp1_RdCmd_tvalid</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ae301410a0535046dc83feecbec1452da"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#ae301410a0535046dc83feecbec1452da">soSHL_Mem_Mp1_RdCmd_tready</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ac2a954c2e0c4d3bf0d995b1e653d5872"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#ac2a954c2e0c4d3bf0d995b1e653d5872">siSHL_Mem_Mp1_RdSts_tdata</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a692b78e33a8d8c75e78d9c085c98c28b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a692b78e33a8d8c75e78d9c085c98c28b">siSHL_Mem_Mp1_RdSts_tvalid</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ae8aa596c8e59b4ea82f1354e70b3ac60"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#ae8aa596c8e59b4ea82f1354e70b3ac60">siSHL_Mem_Mp1_RdSts_tready</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aea3fbfc062ff3a7162dbbe80fe001b36"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#aea3fbfc062ff3a7162dbbe80fe001b36">siSHL_Mem_Mp1_Read_tdata</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">511</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a7a68da08f01d1a09139d7a8445c97a59"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a7a68da08f01d1a09139d7a8445c97a59">siSHL_Mem_Mp1_Read_tkeep</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">63</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aeef59f120ad7772197dffb1eeaf8d7ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#aeef59f120ad7772197dffb1eeaf8d7ac">siSHL_Mem_Mp1_Read_tlast</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ac2359170031d9c410e35cbf414afc612"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#ac2359170031d9c410e35cbf414afc612">siSHL_Mem_Mp1_Read_tvalid</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a9fdc0aefb0b077ec977f27e4337a2022"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a9fdc0aefb0b077ec977f27e4337a2022">siSHL_Mem_Mp1_Read_tready</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af334e1ff354657a77a8945601c1b4def"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#af334e1ff354657a77a8945601c1b4def">soSHL_Mem_Mp1_WrCmd_tdata</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">79</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a1a43bba961794c0360b064dfdac7a8b6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a1a43bba961794c0360b064dfdac7a8b6">soSHL_Mem_Mp1_WrCmd_tvalid</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a70c44cea2ab977344ec051b2858b3bd1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a70c44cea2ab977344ec051b2858b3bd1">soSHL_Mem_Mp1_WrCmd_tready</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a9c87952376f43129a6905cda4cce7b75"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a9c87952376f43129a6905cda4cce7b75">siSHL_Mem_Mp1_WrSts_tvalid</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ae8d78de9893afdb42575e2c5cb523fb1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#ae8d78de9893afdb42575e2c5cb523fb1">siSHL_Mem_Mp1_WrSts_tdata</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a681083b80792cf2c9108663ad0ebc32a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a681083b80792cf2c9108663ad0ebc32a">siSHL_Mem_Mp1_WrSts_tready</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a4e487b5908a52971b465c293965181d9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a4e487b5908a52971b465c293965181d9">soSHL_Mem_Mp1_Write_tdata</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">511</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a9791dec25515cf1882d396d8c3e24ede"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a9791dec25515cf1882d396d8c3e24ede">soSHL_Mem_Mp1_Write_tkeep</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">63</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a23fd537ad91bfd7d61d42b19ca4b2776"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a23fd537ad91bfd7d61d42b19ca4b2776">soSHL_Mem_Mp1_Write_tlast</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:afd35162e5dbc0d9f983965529c835a5f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#afd35162e5dbc0d9f983965529c835a5f">soSHL_Mem_Mp1_Write_tvalid</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a13a4929760cf1d7c097007afb32996cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a13a4929760cf1d7c097007afb32996cf">soSHL_Mem_Mp1_Write_tready</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:afcc1980a6d8a775fc70a5c9bb23c9124"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#afcc1980a6d8a775fc70a5c9bb23c9124">piSHL_Mmio_Ly7Rst</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a2b1bbc4f170f85d998a5d5c76568cb87"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a2b1bbc4f170f85d998a5d5c76568cb87">piSHL_Mmio_Ly7En</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a81aa771cd3b89fcabcd9a24744080f48"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a81aa771cd3b89fcabcd9a24744080f48">piSHL_Mmio_Mc1_MemTestCtrl</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a52b122f882610a309d858b837d5a2228"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a52b122f882610a309d858b837d5a2228">poSHL_Mmio_Mc1_MemTestStat</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:abf513f01f44344d8c5458017752b2782"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#abf513f01f44344d8c5458017752b2782">piSHL_Mmio_UdpEchoCtrl</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a1d7c0a8bd691fb05fbf988d43974f9a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a1d7c0a8bd691fb05fbf988d43974f9a1">piSHL_Mmio_UdpPostDgmEn</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a56ede198624fb145a06064a6031ca4b8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a56ede198624fb145a06064a6031ca4b8">piSHL_Mmio_UdpCaptDgmEn</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ac6fee104b064385c7285213a6afa5d61"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#ac6fee104b064385c7285213a6afa5d61">piSHL_Mmio_TcpEchoCtrl</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aa37e385850a459fea62c68223275744c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#aa37e385850a459fea62c68223275744c">piSHL_Mmio_TcpPostSegEn</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a254bee5f6b844e19267fd0196d3c9800"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a254bee5f6b844e19267fd0196d3c9800">piSHL_Mmio_TcpCaptSegEn</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a1518305eb7785cbbb40ed785a616eda2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a1518305eb7785cbbb40ed785a616eda2">poSHL_Mmio_RdReg</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">15</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aee04c425ce053b0ef65235724b8249a5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#aee04c425ce053b0ef65235724b8249a5">piSHL_Mmio_WrReg</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">15</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ae9d7714dbed59d89385aeba4847bbfea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#ae9d7714dbed59d89385aeba4847bbfea">piTOP_250_00Clk</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a9b4aae35feefc0f12c4993bf6d1090b5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a9b4aae35feefc0f12c4993bf6d1090b5">poVoid</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a43c1aaaa3ff875f289522a83524db301"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a43c1aaaa3ff875f289522a83524db301">siSHL_Nts_Udp_Meta_tdata</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">95</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a657aa1c48980548e6843ab30c43aebe3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a657aa1c48980548e6843ab30c43aebe3">siSHL_Nts_Udp_Meta_tvalid</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ab881f28108993e6be735500b4c241c94"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#ab881f28108993e6be735500b4c241c94">siSHL_Nts_Udp_Meta_tready</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a664a7e2c894fdc866412b6f9a93a7872"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a664a7e2c894fdc866412b6f9a93a7872">siSHL_Nts_Udp_DLen_tdata</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">15</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a91385db4c382df5daa7b5fe598456af3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a91385db4c382df5daa7b5fe598456af3">siSHL_Nts_Udp_DLen_tvalid</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ac7369c6e9fa4a506ecc90357463043d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#ac7369c6e9fa4a506ecc90357463043d4">siSHL_Nts_Udp_DLen_tready</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a36e495369c2b5087e27e2520620a83fc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a36e495369c2b5087e27e2520620a83fc">soSHL_Nts_Udp_Meta_tdata</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">95</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ab4d95b2ac70c33ab7ca0d8e96cbfed8a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#ab4d95b2ac70c33ab7ca0d8e96cbfed8a">soSHL_Nts_Udp_Meta_tvalid</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ac83ca156bbb4f5b327e3eb3f3bc2dbdf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#ac83ca156bbb4f5b327e3eb3f3bc2dbdf">soSHL_Nts_Udp_Meta_tready</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a86df75561c2f3137fc88ffa5ca18c2bd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a86df75561c2f3137fc88ffa5ca18c2bd">soSHL_Nts_Udp_DLen_tdata</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">15</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a33da7d36454e2e6e60116f989f4fd369"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a33da7d36454e2e6e60116f989f4fd369">soSHL_Nts_Udp_DLen_tvalid</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a02d3b09de17be21afd6369d42ed2fd6d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a02d3b09de17be21afd6369d42ed2fd6d">soSHL_Nts_Udp_DLen_tready</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a2c8dedc3329914546dbb9c05d295962a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a2c8dedc3329914546dbb9c05d295962a">soSHL_Nts_Udp_LsnReq_tdata</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">15</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:abd6eb58b9e0738fd9331d7fa043e0b34"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#abd6eb58b9e0738fd9331d7fa043e0b34">soSHL_Nts_Udp_LsnReq_tvalid</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a863473e77fb5a4ecc4005636ffd34a27"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a863473e77fb5a4ecc4005636ffd34a27">soSHL_Nts_Udp_LsnReq_tready</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a9fd0280434cf27b8bca22c45003724a5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a9fd0280434cf27b8bca22c45003724a5">siSHL_Nts_Udp_LsnRep_tdata</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:acb78a4d47cbfa7801469ff8831788e6c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#acb78a4d47cbfa7801469ff8831788e6c">siSHL_Nts_Udp_LsnRep_tvalid</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a859530513f0bbcee88706050200bf0a4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a859530513f0bbcee88706050200bf0a4">siSHL_Nts_Udp_LsnRep_tready</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ad7364a676be74990be5c016bce1784fc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#ad7364a676be74990be5c016bce1784fc">soSHL_Nts_Udp_ClsReq_tdata</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">15</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ad6c5b317a7410b0cec37a10ac6a78881"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#ad6c5b317a7410b0cec37a10ac6a78881">soSHL_Nts_Udp_ClsReq_tvalid</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a5c9a56142b07b4606d64e3f10d36e28e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a5c9a56142b07b4606d64e3f10d36e28e">soSHL_Nts_Udp_ClsReq_tready</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a3a064831e51ecf5d04ba5863d22f0080"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a3a064831e51ecf5d04ba5863d22f0080">siSHL_Nts_Udp_ClsRep_tdata</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a38594f01ebdbcdf0e3b78bc47288acc7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a38594f01ebdbcdf0e3b78bc47288acc7">siSHL_Nts_Udp_ClsRep_tvalid</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a98763f058c20d261bb72c4f8d6f8ddb0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a98763f058c20d261bb72c4f8d6f8ddb0">siSHL_Nts_Udp_ClsRep_tready</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ac509a9ffbbc6507ec9100448d4673b43"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#ac509a9ffbbc6507ec9100448d4673b43">soSHL_Nts_Tcp_SndReq_tdata</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a19e7337afe5d6f93d26257ca8d2888bc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a19e7337afe5d6f93d26257ca8d2888bc">soSHL_Nts_Tcp_SndReq_tvalid</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a9d1219e3abb9b59746b4c6504d80b702"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a9d1219e3abb9b59746b4c6504d80b702">soSHL_Nts_Tcp_SndReq_tready</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a05ebe934ee695efd4912896a6b5dbaa9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a05ebe934ee695efd4912896a6b5dbaa9">siSHL_Nts_Tcp_SndRep_tdata</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">55</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ad5f6bb94b186226cce662eaf4c6e9e4e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#ad5f6bb94b186226cce662eaf4c6e9e4e">siSHL_Nts_Tcp_SndRep_tvalid</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a9a36dd74d94a041f91d77c90cbe4763b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a9a36dd74d94a041f91d77c90cbe4763b">siSHL_Nts_Tcp_SndRep_tready</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a0a22ebf569a0c1d81e2aa172764014ca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a0a22ebf569a0c1d81e2aa172764014ca">siSHL_Nts_Tcp_LsnRep_tdata</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aee91ccfad13fbf12f442660683c4d9de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#aee91ccfad13fbf12f442660683c4d9de">siSHL_Nts_Tcp_LsnRep_tvalid</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ae77e01808f021586738b323deec34421"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#ae77e01808f021586738b323deec34421">siSHL_Nts_Tcp_LsnRep_tready</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a97a0de068c5d466df1e85d2525032392"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a97a0de068c5d466df1e85d2525032392">moSHL_Mem_Mp1_AWID</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:afaf28c86861a110b15d968f91762c2ad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#afaf28c86861a110b15d968f91762c2ad">moSHL_Mem_Mp1_AWADDR</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">32</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ac1e4d1edbfab71109a1c144e42c45347"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#ac1e4d1edbfab71109a1c144e42c45347">moSHL_Mem_Mp1_AWLEN</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a75026ce0085dadb3bacec8d92c096640"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a75026ce0085dadb3bacec8d92c096640">moSHL_Mem_Mp1_AWSIZE</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a1ce7bf9003b586c35206f1e5bd6042b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a1ce7bf9003b586c35206f1e5bd6042b3">moSHL_Mem_Mp1_AWBURST</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a977046859583314cf0fa16640a8d4262"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a977046859583314cf0fa16640a8d4262">moSHL_Mem_Mp1_AWVALID</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a479ec467fc1256f4dbe49a03e700e89b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a479ec467fc1256f4dbe49a03e700e89b">moSHL_Mem_Mp1_AWREADY</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ad59195e8b3486593630299a6e116f659"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#ad59195e8b3486593630299a6e116f659">moSHL_Mem_Mp1_WDATA</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">511</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a94291beb22a78bddf82c5e84869bdb51"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a94291beb22a78bddf82c5e84869bdb51">moSHL_Mem_Mp1_WSTRB</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">63</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ac9b6ddaca54fbeae71a265ef7feeb456"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#ac9b6ddaca54fbeae71a265ef7feeb456">moSHL_Mem_Mp1_WLAST</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a30e4ba3d1da8cea6519d854b54dc507c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a30e4ba3d1da8cea6519d854b54dc507c">moSHL_Mem_Mp1_WVALID</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a0dfa73ac164beaec16c471be2f353f1c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a0dfa73ac164beaec16c471be2f353f1c">moSHL_Mem_Mp1_WREADY</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a5c13ba32c994f018c2473b4378d24317"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a5c13ba32c994f018c2473b4378d24317">moSHL_Mem_Mp1_BID</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a6602e0bcafa4788cf587c9e398dd96a2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a6602e0bcafa4788cf587c9e398dd96a2">moSHL_Mem_Mp1_BRESP</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aee1bf08618e5f94088be12f2d072d6c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#aee1bf08618e5f94088be12f2d072d6c1">moSHL_Mem_Mp1_BVALID</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a37c21db73b5dfb2468be908bd984283a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a37c21db73b5dfb2468be908bd984283a">moSHL_Mem_Mp1_BREADY</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af42e2837765eaca3634d2b8c5365e792"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#af42e2837765eaca3634d2b8c5365e792">moSHL_Mem_Mp1_ARID</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aa1664686ae8e94ac9cc8c8136e4b5b9c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#aa1664686ae8e94ac9cc8c8136e4b5b9c">moSHL_Mem_Mp1_ARADDR</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">32</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ab56ff0d1a7e198ca51af8a075f0a924b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#ab56ff0d1a7e198ca51af8a075f0a924b">moSHL_Mem_Mp1_ARLEN</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ac36c14c5aea27158ee9129bcdaae09ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#ac36c14c5aea27158ee9129bcdaae09ab">moSHL_Mem_Mp1_ARSIZE</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aeb7778567be841652b7668f4d28491fa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#aeb7778567be841652b7668f4d28491fa">moSHL_Mem_Mp1_ARBURST</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af66869f8e6ce7fe5aead3001edd18a91"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#af66869f8e6ce7fe5aead3001edd18a91">moSHL_Mem_Mp1_ARVALID</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aba25e6481e6e216c19a374286088f302"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#aba25e6481e6e216c19a374286088f302">moSHL_Mem_Mp1_ARREADY</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a20d24cb2575424254cbdb98eee5e8c7a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a20d24cb2575424254cbdb98eee5e8c7a">moSHL_Mem_Mp1_RID</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a8dfd6f73d0c509642e53eb77219daad3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a8dfd6f73d0c509642e53eb77219daad3">moSHL_Mem_Mp1_RDATA</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">511</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a4bb64337f9800718b18fc716e15ecde0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a4bb64337f9800718b18fc716e15ecde0">moSHL_Mem_Mp1_RRESP</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aea138addc0779fd5b4df6e9fccadf952"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#aea138addc0779fd5b4df6e9fccadf952">moSHL_Mem_Mp1_RLAST</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a939ebd5518394be068130fd9289459f4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a939ebd5518394be068130fd9289459f4">moSHL_Mem_Mp1_RVALID</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a0d06e1c87220ac1ec66f6406db7efa3d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRole__Kale.html#a0d06e1c87220ac1ec66f6406db7efa3d">moSHL_Mem_Mp1_RREADY</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00074">74</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="ace6581cd1b8b96661ec2164c5b3949f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace6581cd1b8b96661ec2164c5b3949f0">&#9670;&nbsp;</a></span>all</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#ace6581cd1b8b96661ec2164c5b3949f0">all</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">use clause</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00045">45</a> of file <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a88c22f4cbfdab57d5a22a9ec4d2d189a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88c22f4cbfdab57d5a22a9ec4d2d189a">&#9670;&nbsp;</a></span>gVivadoVersion</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a88c22f4cbfdab57d5a22a9ec4d2d189a">gVivadoVersion</a> <b><span class="vhdlchar"> </span></b> <b><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span> <span class="vhdldigit">2019</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Generic</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00054">54</a> of file <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a2354d70b59d6b7e13e57502233642bf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2354d70b59d6b7e13e57502233642bf4">&#9670;&nbsp;</a></span>IEEE</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a2354d70b59d6b7e13e57502233642bf4">IEEE</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Library</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00059">59</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="aa1664686ae8e94ac9cc8c8136e4b5b9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1664686ae8e94ac9cc8c8136e4b5b9c">&#9670;&nbsp;</a></span>moSHL_Mem_Mp1_ARADDR</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#aa1664686ae8e94ac9cc8c8136e4b5b9c">moSHL_Mem_Mp1_ARADDR</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">32</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00234">234</a> of file <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="aeb7778567be841652b7668f4d28491fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb7778567be841652b7668f4d28491fa">&#9670;&nbsp;</a></span>moSHL_Mem_Mp1_ARBURST</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#aeb7778567be841652b7668f4d28491fa">moSHL_Mem_Mp1_ARBURST</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00237">237</a> of file <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="af42e2837765eaca3634d2b8c5365e792"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af42e2837765eaca3634d2b8c5365e792">&#9670;&nbsp;</a></span>moSHL_Mem_Mp1_ARID</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#af42e2837765eaca3634d2b8c5365e792">moSHL_Mem_Mp1_ARID</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00233">233</a> of file <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="ab56ff0d1a7e198ca51af8a075f0a924b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab56ff0d1a7e198ca51af8a075f0a924b">&#9670;&nbsp;</a></span>moSHL_Mem_Mp1_ARLEN</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#ab56ff0d1a7e198ca51af8a075f0a924b">moSHL_Mem_Mp1_ARLEN</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00235">235</a> of file <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="aba25e6481e6e216c19a374286088f302"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba25e6481e6e216c19a374286088f302">&#9670;&nbsp;</a></span>moSHL_Mem_Mp1_ARREADY</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#aba25e6481e6e216c19a374286088f302">moSHL_Mem_Mp1_ARREADY</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00239">239</a> of file <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="ac36c14c5aea27158ee9129bcdaae09ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac36c14c5aea27158ee9129bcdaae09ab">&#9670;&nbsp;</a></span>moSHL_Mem_Mp1_ARSIZE</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#ac36c14c5aea27158ee9129bcdaae09ab">moSHL_Mem_Mp1_ARSIZE</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00236">236</a> of file <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="af66869f8e6ce7fe5aead3001edd18a91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af66869f8e6ce7fe5aead3001edd18a91">&#9670;&nbsp;</a></span>moSHL_Mem_Mp1_ARVALID</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#af66869f8e6ce7fe5aead3001edd18a91">moSHL_Mem_Mp1_ARVALID</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00238">238</a> of file <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="afaf28c86861a110b15d968f91762c2ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afaf28c86861a110b15d968f91762c2ad">&#9670;&nbsp;</a></span>moSHL_Mem_Mp1_AWADDR</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#afaf28c86861a110b15d968f91762c2ad">moSHL_Mem_Mp1_AWADDR</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">32</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00215">215</a> of file <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a1ce7bf9003b586c35206f1e5bd6042b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ce7bf9003b586c35206f1e5bd6042b3">&#9670;&nbsp;</a></span>moSHL_Mem_Mp1_AWBURST</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a1ce7bf9003b586c35206f1e5bd6042b3">moSHL_Mem_Mp1_AWBURST</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00218">218</a> of file <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a97a0de068c5d466df1e85d2525032392"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97a0de068c5d466df1e85d2525032392">&#9670;&nbsp;</a></span>moSHL_Mem_Mp1_AWID</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a97a0de068c5d466df1e85d2525032392">moSHL_Mem_Mp1_AWID</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00214">214</a> of file <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="ac1e4d1edbfab71109a1c144e42c45347"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1e4d1edbfab71109a1c144e42c45347">&#9670;&nbsp;</a></span>moSHL_Mem_Mp1_AWLEN</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#ac1e4d1edbfab71109a1c144e42c45347">moSHL_Mem_Mp1_AWLEN</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00216">216</a> of file <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a479ec467fc1256f4dbe49a03e700e89b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a479ec467fc1256f4dbe49a03e700e89b">&#9670;&nbsp;</a></span>moSHL_Mem_Mp1_AWREADY</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a479ec467fc1256f4dbe49a03e700e89b">moSHL_Mem_Mp1_AWREADY</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00220">220</a> of file <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a75026ce0085dadb3bacec8d92c096640"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75026ce0085dadb3bacec8d92c096640">&#9670;&nbsp;</a></span>moSHL_Mem_Mp1_AWSIZE</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a75026ce0085dadb3bacec8d92c096640">moSHL_Mem_Mp1_AWSIZE</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00217">217</a> of file <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a977046859583314cf0fa16640a8d4262"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a977046859583314cf0fa16640a8d4262">&#9670;&nbsp;</a></span>moSHL_Mem_Mp1_AWVALID</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a977046859583314cf0fa16640a8d4262">moSHL_Mem_Mp1_AWVALID</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00219">219</a> of file <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a5c13ba32c994f018c2473b4378d24317"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c13ba32c994f018c2473b4378d24317">&#9670;&nbsp;</a></span>moSHL_Mem_Mp1_BID</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a5c13ba32c994f018c2473b4378d24317">moSHL_Mem_Mp1_BID</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00228">228</a> of file <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a37c21db73b5dfb2468be908bd984283a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37c21db73b5dfb2468be908bd984283a">&#9670;&nbsp;</a></span>moSHL_Mem_Mp1_BREADY</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a37c21db73b5dfb2468be908bd984283a">moSHL_Mem_Mp1_BREADY</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00231">231</a> of file <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a6602e0bcafa4788cf587c9e398dd96a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6602e0bcafa4788cf587c9e398dd96a2">&#9670;&nbsp;</a></span>moSHL_Mem_Mp1_BRESP</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a6602e0bcafa4788cf587c9e398dd96a2">moSHL_Mem_Mp1_BRESP</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00229">229</a> of file <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="aee1bf08618e5f94088be12f2d072d6c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee1bf08618e5f94088be12f2d072d6c1">&#9670;&nbsp;</a></span>moSHL_Mem_Mp1_BVALID</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#aee1bf08618e5f94088be12f2d072d6c1">moSHL_Mem_Mp1_BVALID</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00230">230</a> of file <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a8dfd6f73d0c509642e53eb77219daad3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dfd6f73d0c509642e53eb77219daad3">&#9670;&nbsp;</a></span>moSHL_Mem_Mp1_RDATA</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a8dfd6f73d0c509642e53eb77219daad3">moSHL_Mem_Mp1_RDATA</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">511</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00242">242</a> of file <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a20d24cb2575424254cbdb98eee5e8c7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20d24cb2575424254cbdb98eee5e8c7a">&#9670;&nbsp;</a></span>moSHL_Mem_Mp1_RID</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a20d24cb2575424254cbdb98eee5e8c7a">moSHL_Mem_Mp1_RID</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00241">241</a> of file <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="aea138addc0779fd5b4df6e9fccadf952"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea138addc0779fd5b4df6e9fccadf952">&#9670;&nbsp;</a></span>moSHL_Mem_Mp1_RLAST</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#aea138addc0779fd5b4df6e9fccadf952">moSHL_Mem_Mp1_RLAST</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00244">244</a> of file <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a0d06e1c87220ac1ec66f6406db7efa3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d06e1c87220ac1ec66f6406db7efa3d">&#9670;&nbsp;</a></span>moSHL_Mem_Mp1_RREADY</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a0d06e1c87220ac1ec66f6406db7efa3d">moSHL_Mem_Mp1_RREADY</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00246">246</a> of file <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a4bb64337f9800718b18fc716e15ecde0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bb64337f9800718b18fc716e15ecde0">&#9670;&nbsp;</a></span>moSHL_Mem_Mp1_RRESP</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a4bb64337f9800718b18fc716e15ecde0">moSHL_Mem_Mp1_RRESP</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00243">243</a> of file <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a939ebd5518394be068130fd9289459f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a939ebd5518394be068130fd9289459f4">&#9670;&nbsp;</a></span>moSHL_Mem_Mp1_RVALID</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a939ebd5518394be068130fd9289459f4">moSHL_Mem_Mp1_RVALID</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00245">245</a> of file <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="ad59195e8b3486593630299a6e116f659"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad59195e8b3486593630299a6e116f659">&#9670;&nbsp;</a></span>moSHL_Mem_Mp1_WDATA</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#ad59195e8b3486593630299a6e116f659">moSHL_Mem_Mp1_WDATA</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">511</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00222">222</a> of file <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="ac9b6ddaca54fbeae71a265ef7feeb456"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9b6ddaca54fbeae71a265ef7feeb456">&#9670;&nbsp;</a></span>moSHL_Mem_Mp1_WLAST</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#ac9b6ddaca54fbeae71a265ef7feeb456">moSHL_Mem_Mp1_WLAST</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00224">224</a> of file <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a0dfa73ac164beaec16c471be2f353f1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0dfa73ac164beaec16c471be2f353f1c">&#9670;&nbsp;</a></span>moSHL_Mem_Mp1_WREADY</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a0dfa73ac164beaec16c471be2f353f1c">moSHL_Mem_Mp1_WREADY</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00226">226</a> of file <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a94291beb22a78bddf82c5e84869bdb51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94291beb22a78bddf82c5e84869bdb51">&#9670;&nbsp;</a></span>moSHL_Mem_Mp1_WSTRB</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a94291beb22a78bddf82c5e84869bdb51">moSHL_Mem_Mp1_WSTRB</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">63</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00223">223</a> of file <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a30e4ba3d1da8cea6519d854b54dc507c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30e4ba3d1da8cea6519d854b54dc507c">&#9670;&nbsp;</a></span>moSHL_Mem_Mp1_WVALID</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a30e4ba3d1da8cea6519d854b54dc507c">moSHL_Mem_Mp1_WVALID</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00225">225</a> of file <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a90a8e897df3e019f576a2d3caa12f7ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90a8e897df3e019f576a2d3caa12f7ea">&#9670;&nbsp;</a></span>numeric_std</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a90a8e897df3e019f576a2d3caa12f7ea">numeric_std</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">use clause</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00061">61</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a415c5d8a4c1cb083c2f5d3166cfd5937"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a415c5d8a4c1cb083c2f5d3166cfd5937">&#9670;&nbsp;</a></span>piSHL_156_25Clk</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a415c5d8a4c1cb083c2f5d3166cfd5937">piSHL_156_25Clk</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00080">80</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a177c7195d2318cc1728a64c9a671f5ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a177c7195d2318cc1728a64c9a671f5ca">&#9670;&nbsp;</a></span>piSHL_156_25Rst</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a177c7195d2318cc1728a64c9a671f5ca">piSHL_156_25Rst</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00081">81</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a2b1bbc4f170f85d998a5d5c76568cb87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b1bbc4f170f85d998a5d5c76568cb87">&#9670;&nbsp;</a></span>piSHL_Mmio_Ly7En</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a2b1bbc4f170f85d998a5d5c76568cb87">piSHL_Mmio_Ly7En</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00245">245</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="afcc1980a6d8a775fc70a5c9bb23c9124"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afcc1980a6d8a775fc70a5c9bb23c9124">&#9670;&nbsp;</a></span>piSHL_Mmio_Ly7Rst</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#afcc1980a6d8a775fc70a5c9bb23c9124">piSHL_Mmio_Ly7Rst</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00243">243</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a81aa771cd3b89fcabcd9a24744080f48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81aa771cd3b89fcabcd9a24744080f48">&#9670;&nbsp;</a></span>piSHL_Mmio_Mc1_MemTestCtrl</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a81aa771cd3b89fcabcd9a24744080f48">piSHL_Mmio_Mc1_MemTestCtrl</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00247">247</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a254bee5f6b844e19267fd0196d3c9800"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a254bee5f6b844e19267fd0196d3c9800">&#9670;&nbsp;</a></span>piSHL_Mmio_TcpCaptSegEn</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a254bee5f6b844e19267fd0196d3c9800">piSHL_Mmio_TcpCaptSegEn</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00256">256</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="ac6fee104b064385c7285213a6afa5d61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6fee104b064385c7285213a6afa5d61">&#9670;&nbsp;</a></span>piSHL_Mmio_TcpEchoCtrl</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#ac6fee104b064385c7285213a6afa5d61">piSHL_Mmio_TcpEchoCtrl</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00254">254</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="aa37e385850a459fea62c68223275744c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa37e385850a459fea62c68223275744c">&#9670;&nbsp;</a></span>piSHL_Mmio_TcpPostSegEn</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#aa37e385850a459fea62c68223275744c">piSHL_Mmio_TcpPostSegEn</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00255">255</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a56ede198624fb145a06064a6031ca4b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56ede198624fb145a06064a6031ca4b8">&#9670;&nbsp;</a></span>piSHL_Mmio_UdpCaptDgmEn</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a56ede198624fb145a06064a6031ca4b8">piSHL_Mmio_UdpCaptDgmEn</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00253">253</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="abf513f01f44344d8c5458017752b2782"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf513f01f44344d8c5458017752b2782">&#9670;&nbsp;</a></span>piSHL_Mmio_UdpEchoCtrl</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#abf513f01f44344d8c5458017752b2782">piSHL_Mmio_UdpEchoCtrl</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00251">251</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a1d7c0a8bd691fb05fbf988d43974f9a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d7c0a8bd691fb05fbf988d43974f9a1">&#9670;&nbsp;</a></span>piSHL_Mmio_UdpPostDgmEn</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a1d7c0a8bd691fb05fbf988d43974f9a1">piSHL_Mmio_UdpPostDgmEn</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00252">252</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="aee04c425ce053b0ef65235724b8249a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee04c425ce053b0ef65235724b8249a5">&#9670;&nbsp;</a></span>piSHL_Mmio_WrReg</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#aee04c425ce053b0ef65235724b8249a5">piSHL_Mmio_WrReg</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">15</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00260">260</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="ae9d7714dbed59d89385aeba4847bbfea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9d7714dbed59d89385aeba4847bbfea">&#9670;&nbsp;</a></span>piTOP_250_00Clk</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#ae9d7714dbed59d89385aeba4847bbfea">piTOP_250_00Clk</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00265">265</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a52b122f882610a309d858b837d5a2228"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52b122f882610a309d858b837d5a2228">&#9670;&nbsp;</a></span>poSHL_Mmio_Mc1_MemTestStat</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a52b122f882610a309d858b837d5a2228">poSHL_Mmio_Mc1_MemTestStat</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00249">249</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a1518305eb7785cbbb40ed785a616eda2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1518305eb7785cbbb40ed785a616eda2">&#9670;&nbsp;</a></span>poSHL_Mmio_RdReg</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a1518305eb7785cbbb40ed785a616eda2">poSHL_Mmio_RdReg</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">15</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00258">258</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a9b4aae35feefc0f12c4993bf6d1090b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b4aae35feefc0f12c4993bf6d1090b5">&#9670;&nbsp;</a></span>poVoid</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a9b4aae35feefc0f12c4993bf6d1090b5">poVoid</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00269">269</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a6f655ee5cd66fdcc7dcf307f0f4b966f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f655ee5cd66fdcc7dcf307f0f4b966f">&#9670;&nbsp;</a></span>siSHL_Mem_Mp0_RdSts_tdata</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a6f655ee5cd66fdcc7dcf307f0f4b966f">siSHL_Mem_Mp0_RdSts_tdata</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00182">182</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="af6210d38cebae37c92617efa753fc98e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6210d38cebae37c92617efa753fc98e">&#9670;&nbsp;</a></span>siSHL_Mem_Mp0_RdSts_tready</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#af6210d38cebae37c92617efa753fc98e">siSHL_Mem_Mp0_RdSts_tready</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00184">184</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a253e1e591dec1ab00ff7a8e3f4f88c4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a253e1e591dec1ab00ff7a8e3f4f88c4e">&#9670;&nbsp;</a></span>siSHL_Mem_Mp0_RdSts_tvalid</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a253e1e591dec1ab00ff7a8e3f4f88c4e">siSHL_Mem_Mp0_RdSts_tvalid</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00183">183</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="af946ae2b5aaba740201c7068ca023b90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af946ae2b5aaba740201c7068ca023b90">&#9670;&nbsp;</a></span>siSHL_Mem_Mp0_Read_tdata</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#af946ae2b5aaba740201c7068ca023b90">siSHL_Mem_Mp0_Read_tdata</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">511</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00186">186</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a19d50ab0401deb837ba125bf9e5aa3e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19d50ab0401deb837ba125bf9e5aa3e9">&#9670;&nbsp;</a></span>siSHL_Mem_Mp0_Read_tkeep</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a19d50ab0401deb837ba125bf9e5aa3e9">siSHL_Mem_Mp0_Read_tkeep</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">63</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00187">187</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a0be8f7b63eba1eceaf3cd7ff8d05e281"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0be8f7b63eba1eceaf3cd7ff8d05e281">&#9670;&nbsp;</a></span>siSHL_Mem_Mp0_Read_tlast</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a0be8f7b63eba1eceaf3cd7ff8d05e281">siSHL_Mem_Mp0_Read_tlast</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00188">188</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a3350658933caf74c89bef907cdf2c0ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3350658933caf74c89bef907cdf2c0ee">&#9670;&nbsp;</a></span>siSHL_Mem_Mp0_Read_tready</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a3350658933caf74c89bef907cdf2c0ee">siSHL_Mem_Mp0_Read_tready</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00190">190</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="ad8594f444a785cca12f00a4f53e567f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8594f444a785cca12f00a4f53e567f2">&#9670;&nbsp;</a></span>siSHL_Mem_Mp0_Read_tvalid</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#ad8594f444a785cca12f00a4f53e567f2">siSHL_Mem_Mp0_Read_tvalid</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00189">189</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a3aafbc590e01a1a91204bd00ff88a0f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3aafbc590e01a1a91204bd00ff88a0f9">&#9670;&nbsp;</a></span>siSHL_Mem_Mp0_WrSts_tdata</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a3aafbc590e01a1a91204bd00ff88a0f9">siSHL_Mem_Mp0_WrSts_tdata</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00196">196</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="af4c4b4a595f0fc5ef6e40f462e604310"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4c4b4a595f0fc5ef6e40f462e604310">&#9670;&nbsp;</a></span>siSHL_Mem_Mp0_WrSts_tready</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#af4c4b4a595f0fc5ef6e40f462e604310">siSHL_Mem_Mp0_WrSts_tready</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00198">198</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a144743eead9e13c06a1c6633f1cfa229"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a144743eead9e13c06a1c6633f1cfa229">&#9670;&nbsp;</a></span>siSHL_Mem_Mp0_WrSts_tvalid</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a144743eead9e13c06a1c6633f1cfa229">siSHL_Mem_Mp0_WrSts_tvalid</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00197">197</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="ac2a954c2e0c4d3bf0d995b1e653d5872"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2a954c2e0c4d3bf0d995b1e653d5872">&#9670;&nbsp;</a></span>siSHL_Mem_Mp1_RdSts_tdata</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#ac2a954c2e0c4d3bf0d995b1e653d5872">siSHL_Mem_Mp1_RdSts_tdata</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00215">215</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="ae8aa596c8e59b4ea82f1354e70b3ac60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8aa596c8e59b4ea82f1354e70b3ac60">&#9670;&nbsp;</a></span>siSHL_Mem_Mp1_RdSts_tready</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#ae8aa596c8e59b4ea82f1354e70b3ac60">siSHL_Mem_Mp1_RdSts_tready</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00217">217</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a692b78e33a8d8c75e78d9c085c98c28b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a692b78e33a8d8c75e78d9c085c98c28b">&#9670;&nbsp;</a></span>siSHL_Mem_Mp1_RdSts_tvalid</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a692b78e33a8d8c75e78d9c085c98c28b">siSHL_Mem_Mp1_RdSts_tvalid</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00216">216</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="aea3fbfc062ff3a7162dbbe80fe001b36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea3fbfc062ff3a7162dbbe80fe001b36">&#9670;&nbsp;</a></span>siSHL_Mem_Mp1_Read_tdata</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#aea3fbfc062ff3a7162dbbe80fe001b36">siSHL_Mem_Mp1_Read_tdata</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">511</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00219">219</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a7a68da08f01d1a09139d7a8445c97a59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a68da08f01d1a09139d7a8445c97a59">&#9670;&nbsp;</a></span>siSHL_Mem_Mp1_Read_tkeep</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a7a68da08f01d1a09139d7a8445c97a59">siSHL_Mem_Mp1_Read_tkeep</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">63</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00220">220</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="aeef59f120ad7772197dffb1eeaf8d7ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeef59f120ad7772197dffb1eeaf8d7ac">&#9670;&nbsp;</a></span>siSHL_Mem_Mp1_Read_tlast</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#aeef59f120ad7772197dffb1eeaf8d7ac">siSHL_Mem_Mp1_Read_tlast</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00221">221</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a9fdc0aefb0b077ec977f27e4337a2022"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fdc0aefb0b077ec977f27e4337a2022">&#9670;&nbsp;</a></span>siSHL_Mem_Mp1_Read_tready</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a9fdc0aefb0b077ec977f27e4337a2022">siSHL_Mem_Mp1_Read_tready</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00223">223</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="ac2359170031d9c410e35cbf414afc612"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2359170031d9c410e35cbf414afc612">&#9670;&nbsp;</a></span>siSHL_Mem_Mp1_Read_tvalid</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#ac2359170031d9c410e35cbf414afc612">siSHL_Mem_Mp1_Read_tvalid</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00222">222</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="ae8d78de9893afdb42575e2c5cb523fb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8d78de9893afdb42575e2c5cb523fb1">&#9670;&nbsp;</a></span>siSHL_Mem_Mp1_WrSts_tdata</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#ae8d78de9893afdb42575e2c5cb523fb1">siSHL_Mem_Mp1_WrSts_tdata</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00230">230</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a681083b80792cf2c9108663ad0ebc32a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a681083b80792cf2c9108663ad0ebc32a">&#9670;&nbsp;</a></span>siSHL_Mem_Mp1_WrSts_tready</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a681083b80792cf2c9108663ad0ebc32a">siSHL_Mem_Mp1_WrSts_tready</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00231">231</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a9c87952376f43129a6905cda4cce7b75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c87952376f43129a6905cda4cce7b75">&#9670;&nbsp;</a></span>siSHL_Mem_Mp1_WrSts_tvalid</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a9c87952376f43129a6905cda4cce7b75">siSHL_Mem_Mp1_WrSts_tvalid</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00229">229</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="ac195be684008a66327e353ba850889e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac195be684008a66327e353ba850889e8">&#9670;&nbsp;</a></span>siSHL_Nts_Tcp_Data_tdata</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#ac195be684008a66327e353ba850889e8">siSHL_Nts_Tcp_Data_tdata</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">63</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00123">123</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a04a200fd84c8fa140b737aac44ec290d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04a200fd84c8fa140b737aac44ec290d">&#9670;&nbsp;</a></span>siSHL_Nts_Tcp_Data_tkeep</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a04a200fd84c8fa140b737aac44ec290d">siSHL_Nts_Tcp_Data_tkeep</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00124">124</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a6528339ae0044cd3d011a1e3f1bd9e23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6528339ae0044cd3d011a1e3f1bd9e23">&#9670;&nbsp;</a></span>siSHL_Nts_Tcp_Data_tlast</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a6528339ae0044cd3d011a1e3f1bd9e23">siSHL_Nts_Tcp_Data_tlast</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00125">125</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a51d6445f03638f51ff0d9a66ec275d78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51d6445f03638f51ff0d9a66ec275d78">&#9670;&nbsp;</a></span>siSHL_Nts_Tcp_Data_tready</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a51d6445f03638f51ff0d9a66ec275d78">siSHL_Nts_Tcp_Data_tready</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00127">127</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="afed3a5bb54168a8459420a760352f8e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afed3a5bb54168a8459420a760352f8e7">&#9670;&nbsp;</a></span>siSHL_Nts_Tcp_Data_tvalid</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#afed3a5bb54168a8459420a760352f8e7">siSHL_Nts_Tcp_Data_tvalid</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00126">126</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="acf9baf447e7ef95748c2ea9bfe9cbad0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf9baf447e7ef95748c2ea9bfe9cbad0">&#9670;&nbsp;</a></span>siSHL_Nts_Tcp_DSts_tdata</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#acf9baf447e7ef95748c2ea9bfe9cbad0">siSHL_Nts_Tcp_DSts_tdata</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">23</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00114">114</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a17a98cc025788db6609f0f036f1c9037"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17a98cc025788db6609f0f036f1c9037">&#9670;&nbsp;</a></span>siSHL_Nts_Tcp_DSts_tready</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a17a98cc025788db6609f0f036f1c9037">siSHL_Nts_Tcp_DSts_tready</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00116">116</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="acb5c9523177eeb1a258c274e6cf581fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb5c9523177eeb1a258c274e6cf581fe">&#9670;&nbsp;</a></span>siSHL_Nts_Tcp_DSts_tvalid</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#acb5c9523177eeb1a258c274e6cf581fe">siSHL_Nts_Tcp_DSts_tvalid</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00115">115</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="ab5f418d1c2c78ac7325490af72dfe1cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5f418d1c2c78ac7325490af72dfe1cc">&#9670;&nbsp;</a></span>siSHL_Nts_Tcp_LsnAck_tdata</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#ab5f418d1c2c78ac7325490af72dfe1cc">siSHL_Nts_Tcp_LsnAck_tdata</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00169">169</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="ad7d1980befdcdd3e98876ddcc919c711"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7d1980befdcdd3e98876ddcc919c711">&#9670;&nbsp;</a></span>siSHL_Nts_Tcp_LsnAck_tready</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#ad7d1980befdcdd3e98876ddcc919c711">siSHL_Nts_Tcp_LsnAck_tready</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00171">171</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a3f9f9a982506fe2e8d42c2b258564e05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f9f9a982506fe2e8d42c2b258564e05">&#9670;&nbsp;</a></span>siSHL_Nts_Tcp_LsnAck_tvalid</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a3f9f9a982506fe2e8d42c2b258564e05">siSHL_Nts_Tcp_LsnAck_tvalid</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00170">170</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a0a22ebf569a0c1d81e2aa172764014ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a22ebf569a0c1d81e2aa172764014ca">&#9670;&nbsp;</a></span>siSHL_Nts_Tcp_LsnRep_tdata</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a0a22ebf569a0c1d81e2aa172764014ca">siSHL_Nts_Tcp_LsnRep_tdata</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00175">175</a> of file <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="ae77e01808f021586738b323deec34421"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae77e01808f021586738b323deec34421">&#9670;&nbsp;</a></span>siSHL_Nts_Tcp_LsnRep_tready</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#ae77e01808f021586738b323deec34421">siSHL_Nts_Tcp_LsnRep_tready</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00177">177</a> of file <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="aee91ccfad13fbf12f442660683c4d9de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee91ccfad13fbf12f442660683c4d9de">&#9670;&nbsp;</a></span>siSHL_Nts_Tcp_LsnRep_tvalid</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#aee91ccfad13fbf12f442660683c4d9de">siSHL_Nts_Tcp_LsnRep_tvalid</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00176">176</a> of file <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="abd0998bc52537eb50a09c24744842eac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd0998bc52537eb50a09c24744842eac">&#9670;&nbsp;</a></span>siSHL_Nts_Tcp_Meta_tdata</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#abd0998bc52537eb50a09c24744842eac">siSHL_Nts_Tcp_Meta_tdata</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">15</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00129">129</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a9961b2f47be9c06ddd3be636f6db20fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9961b2f47be9c06ddd3be636f6db20fc">&#9670;&nbsp;</a></span>siSHL_Nts_Tcp_Meta_tkeep</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a9961b2f47be9c06ddd3be636f6db20fc">siSHL_Nts_Tcp_Meta_tkeep</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00130">130</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a7b9de2b8ab768c2f386f15fcb5e3494c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b9de2b8ab768c2f386f15fcb5e3494c">&#9670;&nbsp;</a></span>siSHL_Nts_Tcp_Meta_tlast</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a7b9de2b8ab768c2f386f15fcb5e3494c">siSHL_Nts_Tcp_Meta_tlast</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00131">131</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a42a03fbbf17745dec6667b431a3572a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42a03fbbf17745dec6667b431a3572a5">&#9670;&nbsp;</a></span>siSHL_Nts_Tcp_Meta_tready</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a42a03fbbf17745dec6667b431a3572a5">siSHL_Nts_Tcp_Meta_tready</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00133">133</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="aecfdd8fdee95d6646cef62f9801e1ba1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecfdd8fdee95d6646cef62f9801e1ba1">&#9670;&nbsp;</a></span>siSHL_Nts_Tcp_Meta_tvalid</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#aecfdd8fdee95d6646cef62f9801e1ba1">siSHL_Nts_Tcp_Meta_tvalid</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00132">132</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="aa8d4f6326fed3b469fde6f7cae29041e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8d4f6326fed3b469fde6f7cae29041e">&#9670;&nbsp;</a></span>siSHL_Nts_Tcp_Notif_tdata</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#aa8d4f6326fed3b469fde6f7cae29041e">siSHL_Nts_Tcp_Notif_tdata</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar">+</span> <span class="vhdldigit">96</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00135">135</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a5e9e749c78b650934344d02160c9355e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e9e749c78b650934344d02160c9355e">&#9670;&nbsp;</a></span>siSHL_Nts_Tcp_Notif_tready</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a5e9e749c78b650934344d02160c9355e">siSHL_Nts_Tcp_Notif_tready</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00137">137</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a05d3a91ed7340cdce295709bc3efb935"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05d3a91ed7340cdce295709bc3efb935">&#9670;&nbsp;</a></span>siSHL_Nts_Tcp_Notif_tvalid</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a05d3a91ed7340cdce295709bc3efb935">siSHL_Nts_Tcp_Notif_tvalid</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00136">136</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a1277f23d8c86c5b318cf79adc5d12684"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1277f23d8c86c5b318cf79adc5d12684">&#9670;&nbsp;</a></span>siSHL_Nts_Tcp_OpnRep_tdata</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a1277f23d8c86c5b318cf79adc5d12684">siSHL_Nts_Tcp_OpnRep_tdata</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">23</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00152">152</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a64c234d0b7133f5a31cd08b54e70c23d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64c234d0b7133f5a31cd08b54e70c23d">&#9670;&nbsp;</a></span>siSHL_Nts_Tcp_OpnRep_tready</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a64c234d0b7133f5a31cd08b54e70c23d">siSHL_Nts_Tcp_OpnRep_tready</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00154">154</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a5ef409e15fe6d8359f0db42f4e78823c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ef409e15fe6d8359f0db42f4e78823c">&#9670;&nbsp;</a></span>siSHL_Nts_Tcp_OpnRep_tvalid</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a5ef409e15fe6d8359f0db42f4e78823c">siSHL_Nts_Tcp_OpnRep_tvalid</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00153">153</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a05ebe934ee695efd4912896a6b5dbaa9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05ebe934ee695efd4912896a6b5dbaa9">&#9670;&nbsp;</a></span>siSHL_Nts_Tcp_SndRep_tdata</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a05ebe934ee695efd4912896a6b5dbaa9">siSHL_Nts_Tcp_SndRep_tdata</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">55</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00128">128</a> of file <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a9a36dd74d94a041f91d77c90cbe4763b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a36dd74d94a041f91d77c90cbe4763b">&#9670;&nbsp;</a></span>siSHL_Nts_Tcp_SndRep_tready</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a9a36dd74d94a041f91d77c90cbe4763b">siSHL_Nts_Tcp_SndRep_tready</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00130">130</a> of file <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="ad5f6bb94b186226cce662eaf4c6e9e4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5f6bb94b186226cce662eaf4c6e9e4e">&#9670;&nbsp;</a></span>siSHL_Nts_Tcp_SndRep_tvalid</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#ad5f6bb94b186226cce662eaf4c6e9e4e">siSHL_Nts_Tcp_SndRep_tvalid</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00129">129</a> of file <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a3a064831e51ecf5d04ba5863d22f0080"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a064831e51ecf5d04ba5863d22f0080">&#9670;&nbsp;</a></span>siSHL_Nts_Udp_ClsRep_tdata</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a3a064831e51ecf5d04ba5863d22f0080">siSHL_Nts_Udp_ClsRep_tdata</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00111">111</a> of file <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a98763f058c20d261bb72c4f8d6f8ddb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98763f058c20d261bb72c4f8d6f8ddb0">&#9670;&nbsp;</a></span>siSHL_Nts_Udp_ClsRep_tready</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a98763f058c20d261bb72c4f8d6f8ddb0">siSHL_Nts_Udp_ClsRep_tready</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00113">113</a> of file <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a38594f01ebdbcdf0e3b78bc47288acc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38594f01ebdbcdf0e3b78bc47288acc7">&#9670;&nbsp;</a></span>siSHL_Nts_Udp_ClsRep_tvalid</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a38594f01ebdbcdf0e3b78bc47288acc7">siSHL_Nts_Udp_ClsRep_tvalid</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00112">112</a> of file <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a5265414d8be0e292828176cb6ffcbd9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5265414d8be0e292828176cb6ffcbd9d">&#9670;&nbsp;</a></span>siSHL_Nts_Udp_Data_tdata</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a5265414d8be0e292828176cb6ffcbd9d">siSHL_Nts_Udp_Data_tdata</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">63</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00087">87</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a9a812cb0caa7b79e0376a57f467918d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a812cb0caa7b79e0376a57f467918d5">&#9670;&nbsp;</a></span>siSHL_Nts_Udp_Data_tkeep</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a9a812cb0caa7b79e0376a57f467918d5">siSHL_Nts_Udp_Data_tkeep</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00088">88</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a197ed183a45c5e813181f308be5f0310"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a197ed183a45c5e813181f308be5f0310">&#9670;&nbsp;</a></span>siSHL_Nts_Udp_Data_tlast</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a197ed183a45c5e813181f308be5f0310">siSHL_Nts_Udp_Data_tlast</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00089">89</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a37c4443e4b69969410eb4de866ec5bea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37c4443e4b69969410eb4de866ec5bea">&#9670;&nbsp;</a></span>siSHL_Nts_Udp_Data_tready</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a37c4443e4b69969410eb4de866ec5bea">siSHL_Nts_Udp_Data_tready</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00091">91</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="ae5469a887986d07681eab83cc6006be4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5469a887986d07681eab83cc6006be4">&#9670;&nbsp;</a></span>siSHL_Nts_Udp_Data_tvalid</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#ae5469a887986d07681eab83cc6006be4">siSHL_Nts_Udp_Data_tvalid</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00090">90</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a664a7e2c894fdc866412b6f9a93a7872"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a664a7e2c894fdc866412b6f9a93a7872">&#9670;&nbsp;</a></span>siSHL_Nts_Udp_DLen_tdata</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a664a7e2c894fdc866412b6f9a93a7872">siSHL_Nts_Udp_DLen_tdata</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">15</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00075">75</a> of file <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="ac7369c6e9fa4a506ecc90357463043d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7369c6e9fa4a506ecc90357463043d4">&#9670;&nbsp;</a></span>siSHL_Nts_Udp_DLen_tready</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#ac7369c6e9fa4a506ecc90357463043d4">siSHL_Nts_Udp_DLen_tready</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00077">77</a> of file <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a91385db4c382df5daa7b5fe598456af3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91385db4c382df5daa7b5fe598456af3">&#9670;&nbsp;</a></span>siSHL_Nts_Udp_DLen_tvalid</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a91385db4c382df5daa7b5fe598456af3">siSHL_Nts_Udp_DLen_tvalid</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00076">76</a> of file <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a9fd0280434cf27b8bca22c45003724a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fd0280434cf27b8bca22c45003724a5">&#9670;&nbsp;</a></span>siSHL_Nts_Udp_LsnRep_tdata</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a9fd0280434cf27b8bca22c45003724a5">siSHL_Nts_Udp_LsnRep_tdata</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00103">103</a> of file <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a859530513f0bbcee88706050200bf0a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a859530513f0bbcee88706050200bf0a4">&#9670;&nbsp;</a></span>siSHL_Nts_Udp_LsnRep_tready</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a859530513f0bbcee88706050200bf0a4">siSHL_Nts_Udp_LsnRep_tready</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00105">105</a> of file <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="acb78a4d47cbfa7801469ff8831788e6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb78a4d47cbfa7801469ff8831788e6c">&#9670;&nbsp;</a></span>siSHL_Nts_Udp_LsnRep_tvalid</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#acb78a4d47cbfa7801469ff8831788e6c">siSHL_Nts_Udp_LsnRep_tvalid</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00104">104</a> of file <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a43c1aaaa3ff875f289522a83524db301"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43c1aaaa3ff875f289522a83524db301">&#9670;&nbsp;</a></span>siSHL_Nts_Udp_Meta_tdata</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a43c1aaaa3ff875f289522a83524db301">siSHL_Nts_Udp_Meta_tdata</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">95</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00071">71</a> of file <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="ab881f28108993e6be735500b4c241c94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab881f28108993e6be735500b4c241c94">&#9670;&nbsp;</a></span>siSHL_Nts_Udp_Meta_tready</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#ab881f28108993e6be735500b4c241c94">siSHL_Nts_Udp_Meta_tready</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00073">73</a> of file <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a657aa1c48980548e6843ab30c43aebe3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a657aa1c48980548e6843ab30c43aebe3">&#9670;&nbsp;</a></span>siSHL_Nts_Udp_Meta_tvalid</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a657aa1c48980548e6843ab30c43aebe3">siSHL_Nts_Udp_Meta_tvalid</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00072">72</a> of file <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="ac0af17813e01efc79ff60571c25d3699"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0af17813e01efc79ff60571c25d3699">&#9670;&nbsp;</a></span>soSHL_Mem_Mp0_RdCmd_tdata</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#ac0af17813e01efc79ff60571c25d3699">soSHL_Mem_Mp0_RdCmd_tdata</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">79</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00178">178</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a78cdf6cfeee94d340101b59478d5e3f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78cdf6cfeee94d340101b59478d5e3f8">&#9670;&nbsp;</a></span>soSHL_Mem_Mp0_RdCmd_tready</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a78cdf6cfeee94d340101b59478d5e3f8">soSHL_Mem_Mp0_RdCmd_tready</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00180">180</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a00327f126bde022d61f7a8f67f78cdab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00327f126bde022d61f7a8f67f78cdab">&#9670;&nbsp;</a></span>soSHL_Mem_Mp0_RdCmd_tvalid</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a00327f126bde022d61f7a8f67f78cdab">soSHL_Mem_Mp0_RdCmd_tvalid</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00179">179</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a5f4c247f95ffa38bec91cf75a98b8e2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f4c247f95ffa38bec91cf75a98b8e2e">&#9670;&nbsp;</a></span>soSHL_Mem_Mp0_WrCmd_tdata</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a5f4c247f95ffa38bec91cf75a98b8e2e">soSHL_Mem_Mp0_WrCmd_tdata</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">79</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00192">192</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="aa7d3497b536d87e9d47e6e1089875f70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7d3497b536d87e9d47e6e1089875f70">&#9670;&nbsp;</a></span>soSHL_Mem_Mp0_WrCmd_tready</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#aa7d3497b536d87e9d47e6e1089875f70">soSHL_Mem_Mp0_WrCmd_tready</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00194">194</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a2a8ae5bc56ebf5cd82cfecebbc5c45ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a8ae5bc56ebf5cd82cfecebbc5c45ff">&#9670;&nbsp;</a></span>soSHL_Mem_Mp0_WrCmd_tvalid</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a2a8ae5bc56ebf5cd82cfecebbc5c45ff">soSHL_Mem_Mp0_WrCmd_tvalid</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00193">193</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a67d6e0d8f124cbd457526ff22d7014bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67d6e0d8f124cbd457526ff22d7014bd">&#9670;&nbsp;</a></span>soSHL_Mem_Mp0_Write_tdata</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a67d6e0d8f124cbd457526ff22d7014bd">soSHL_Mem_Mp0_Write_tdata</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">511</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00200">200</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="adeb783015d5f5f02d6e57f324df6791d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adeb783015d5f5f02d6e57f324df6791d">&#9670;&nbsp;</a></span>soSHL_Mem_Mp0_Write_tkeep</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#adeb783015d5f5f02d6e57f324df6791d">soSHL_Mem_Mp0_Write_tkeep</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">63</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00201">201</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="aa87f1e66a3112b2da861f4b5d156b1c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa87f1e66a3112b2da861f4b5d156b1c3">&#9670;&nbsp;</a></span>soSHL_Mem_Mp0_Write_tlast</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#aa87f1e66a3112b2da861f4b5d156b1c3">soSHL_Mem_Mp0_Write_tlast</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00202">202</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a57084017ce2d4f553a9e861ef6b8f933"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57084017ce2d4f553a9e861ef6b8f933">&#9670;&nbsp;</a></span>soSHL_Mem_Mp0_Write_tready</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a57084017ce2d4f553a9e861ef6b8f933">soSHL_Mem_Mp0_Write_tready</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00204">204</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a9859e942f77ad438d39e96fa9c538fdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9859e942f77ad438d39e96fa9c538fdc">&#9670;&nbsp;</a></span>soSHL_Mem_Mp0_Write_tvalid</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a9859e942f77ad438d39e96fa9c538fdc">soSHL_Mem_Mp0_Write_tvalid</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00203">203</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="afeacf8921b2bd2cf3d78b27a36489921"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afeacf8921b2bd2cf3d78b27a36489921">&#9670;&nbsp;</a></span>soSHL_Mem_Mp1_RdCmd_tdata</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#afeacf8921b2bd2cf3d78b27a36489921">soSHL_Mem_Mp1_RdCmd_tdata</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">79</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00211">211</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="ae301410a0535046dc83feecbec1452da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae301410a0535046dc83feecbec1452da">&#9670;&nbsp;</a></span>soSHL_Mem_Mp1_RdCmd_tready</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#ae301410a0535046dc83feecbec1452da">soSHL_Mem_Mp1_RdCmd_tready</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00213">213</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="aa3fc22fa85c91b84eea4525e4ad3d79c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3fc22fa85c91b84eea4525e4ad3d79c">&#9670;&nbsp;</a></span>soSHL_Mem_Mp1_RdCmd_tvalid</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#aa3fc22fa85c91b84eea4525e4ad3d79c">soSHL_Mem_Mp1_RdCmd_tvalid</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00212">212</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="af334e1ff354657a77a8945601c1b4def"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af334e1ff354657a77a8945601c1b4def">&#9670;&nbsp;</a></span>soSHL_Mem_Mp1_WrCmd_tdata</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#af334e1ff354657a77a8945601c1b4def">soSHL_Mem_Mp1_WrCmd_tdata</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">79</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00225">225</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a70c44cea2ab977344ec051b2858b3bd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70c44cea2ab977344ec051b2858b3bd1">&#9670;&nbsp;</a></span>soSHL_Mem_Mp1_WrCmd_tready</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a70c44cea2ab977344ec051b2858b3bd1">soSHL_Mem_Mp1_WrCmd_tready</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00227">227</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a1a43bba961794c0360b064dfdac7a8b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a43bba961794c0360b064dfdac7a8b6">&#9670;&nbsp;</a></span>soSHL_Mem_Mp1_WrCmd_tvalid</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a1a43bba961794c0360b064dfdac7a8b6">soSHL_Mem_Mp1_WrCmd_tvalid</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00226">226</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a4e487b5908a52971b465c293965181d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e487b5908a52971b465c293965181d9">&#9670;&nbsp;</a></span>soSHL_Mem_Mp1_Write_tdata</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a4e487b5908a52971b465c293965181d9">soSHL_Mem_Mp1_Write_tdata</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">511</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00233">233</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a9791dec25515cf1882d396d8c3e24ede"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9791dec25515cf1882d396d8c3e24ede">&#9670;&nbsp;</a></span>soSHL_Mem_Mp1_Write_tkeep</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a9791dec25515cf1882d396d8c3e24ede">soSHL_Mem_Mp1_Write_tkeep</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">63</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00234">234</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a23fd537ad91bfd7d61d42b19ca4b2776"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23fd537ad91bfd7d61d42b19ca4b2776">&#9670;&nbsp;</a></span>soSHL_Mem_Mp1_Write_tlast</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a23fd537ad91bfd7d61d42b19ca4b2776">soSHL_Mem_Mp1_Write_tlast</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00235">235</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a13a4929760cf1d7c097007afb32996cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13a4929760cf1d7c097007afb32996cf">&#9670;&nbsp;</a></span>soSHL_Mem_Mp1_Write_tready</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a13a4929760cf1d7c097007afb32996cf">soSHL_Mem_Mp1_Write_tready</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00237">237</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="afd35162e5dbc0d9f983965529c835a5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd35162e5dbc0d9f983965529c835a5f">&#9670;&nbsp;</a></span>soSHL_Mem_Mp1_Write_tvalid</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#afd35162e5dbc0d9f983965529c835a5f">soSHL_Mem_Mp1_Write_tvalid</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00236">236</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a341e0e90854b7fc9d5418a716b7bdf75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a341e0e90854b7fc9d5418a716b7bdf75">&#9670;&nbsp;</a></span>soSHL_Nts_Tcp_ClsReq_tdata</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a341e0e90854b7fc9d5418a716b7bdf75">soSHL_Nts_Tcp_ClsReq_tdata</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">15</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00156">156</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="aefa930bc8821cfe87cab47240561f5ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefa930bc8821cfe87cab47240561f5ce">&#9670;&nbsp;</a></span>soSHL_Nts_Tcp_ClsReq_tready</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#aefa930bc8821cfe87cab47240561f5ce">soSHL_Nts_Tcp_ClsReq_tready</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00158">158</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a958d8ab78ba0c822fb985b2a1d6da81d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a958d8ab78ba0c822fb985b2a1d6da81d">&#9670;&nbsp;</a></span>soSHL_Nts_Tcp_ClsReq_tvalid</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a958d8ab78ba0c822fb985b2a1d6da81d">soSHL_Nts_Tcp_ClsReq_tvalid</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00157">157</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="aab5176554478375ce04b221497df1a69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab5176554478375ce04b221497df1a69">&#9670;&nbsp;</a></span>soSHL_Nts_Tcp_Data_tdata</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#aab5176554478375ce04b221497df1a69">soSHL_Nts_Tcp_Data_tdata</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">63</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00104">104</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="ab977fa2254cf68e1175abbf7bd69f31e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab977fa2254cf68e1175abbf7bd69f31e">&#9670;&nbsp;</a></span>soSHL_Nts_Tcp_Data_tkeep</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#ab977fa2254cf68e1175abbf7bd69f31e">soSHL_Nts_Tcp_Data_tkeep</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00105">105</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a2df486050a4376b6829566b6b46a23c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2df486050a4376b6829566b6b46a23c7">&#9670;&nbsp;</a></span>soSHL_Nts_Tcp_Data_tlast</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a2df486050a4376b6829566b6b46a23c7">soSHL_Nts_Tcp_Data_tlast</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00106">106</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a55e8b05bf1ef2c377c0a36262d84044c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55e8b05bf1ef2c377c0a36262d84044c">&#9670;&nbsp;</a></span>soSHL_Nts_Tcp_Data_tready</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a55e8b05bf1ef2c377c0a36262d84044c">soSHL_Nts_Tcp_Data_tready</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00108">108</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a0d0416f6d09e8b78a2dea0af67fd2798"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d0416f6d09e8b78a2dea0af67fd2798">&#9670;&nbsp;</a></span>soSHL_Nts_Tcp_Data_tvalid</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a0d0416f6d09e8b78a2dea0af67fd2798">soSHL_Nts_Tcp_Data_tvalid</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00107">107</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="acee87f62cdacaa0ca0dd8c4caa23a2ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acee87f62cdacaa0ca0dd8c4caa23a2ce">&#9670;&nbsp;</a></span>soSHL_Nts_Tcp_DReq_tdata</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#acee87f62cdacaa0ca0dd8c4caa23a2ce">soSHL_Nts_Tcp_DReq_tdata</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00139">139</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a3cdd5eca7a4c77c5c0bf7cfc22657c2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cdd5eca7a4c77c5c0bf7cfc22657c2c">&#9670;&nbsp;</a></span>soSHL_Nts_Tcp_DReq_tready</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a3cdd5eca7a4c77c5c0bf7cfc22657c2c">soSHL_Nts_Tcp_DReq_tready</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00141">141</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a1e240f23f3ae8eb3e383bb29147357d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e240f23f3ae8eb3e383bb29147357d0">&#9670;&nbsp;</a></span>soSHL_Nts_Tcp_DReq_tvalid</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a1e240f23f3ae8eb3e383bb29147357d0">soSHL_Nts_Tcp_DReq_tvalid</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00140">140</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a72889e6680d26844bc75bd261cb883ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72889e6680d26844bc75bd261cb883ad">&#9670;&nbsp;</a></span>soSHL_Nts_Tcp_LsnReq_tdata</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a72889e6680d26844bc75bd261cb883ad">soSHL_Nts_Tcp_LsnReq_tdata</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">15</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00165">165</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a9af2ba32db864a375e365d7d7c3e1729"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9af2ba32db864a375e365d7d7c3e1729">&#9670;&nbsp;</a></span>soSHL_Nts_Tcp_LsnReq_tready</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a9af2ba32db864a375e365d7d7c3e1729">soSHL_Nts_Tcp_LsnReq_tready</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00167">167</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a42427a300b480f95ac78654400a556cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42427a300b480f95ac78654400a556cf">&#9670;&nbsp;</a></span>soSHL_Nts_Tcp_LsnReq_tvalid</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a42427a300b480f95ac78654400a556cf">soSHL_Nts_Tcp_LsnReq_tvalid</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00166">166</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a8ca3cca874ba509a76d9ef4fcada4441"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ca3cca874ba509a76d9ef4fcada4441">&#9670;&nbsp;</a></span>soSHL_Nts_Tcp_Meta_tdata</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a8ca3cca874ba509a76d9ef4fcada4441">soSHL_Nts_Tcp_Meta_tdata</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">15</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00110">110</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a2b80ba14f9ca7b5c0a587176d06780bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b80ba14f9ca7b5c0a587176d06780bf">&#9670;&nbsp;</a></span>soSHL_Nts_Tcp_Meta_tready</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a2b80ba14f9ca7b5c0a587176d06780bf">soSHL_Nts_Tcp_Meta_tready</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00112">112</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a81a631ba0936e726d5eed8ddd8e42994"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81a631ba0936e726d5eed8ddd8e42994">&#9670;&nbsp;</a></span>soSHL_Nts_Tcp_Meta_tvalid</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a81a631ba0936e726d5eed8ddd8e42994">soSHL_Nts_Tcp_Meta_tvalid</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00111">111</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a8c7bbe1f26afad690f6601634e764ca0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c7bbe1f26afad690f6601634e764ca0">&#9670;&nbsp;</a></span>soSHL_Nts_Tcp_OpnReq_tdata</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a8c7bbe1f26afad690f6601634e764ca0">soSHL_Nts_Tcp_OpnReq_tdata</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">47</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00148">148</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a219fe9ac6d668d2506b6f78e5cb9358f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a219fe9ac6d668d2506b6f78e5cb9358f">&#9670;&nbsp;</a></span>soSHL_Nts_Tcp_OpnReq_tready</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a219fe9ac6d668d2506b6f78e5cb9358f">soSHL_Nts_Tcp_OpnReq_tready</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00150">150</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a874d0ed6137f6f4b686a59df8bc08eaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a874d0ed6137f6f4b686a59df8bc08eaf">&#9670;&nbsp;</a></span>soSHL_Nts_Tcp_OpnReq_tvalid</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a874d0ed6137f6f4b686a59df8bc08eaf">soSHL_Nts_Tcp_OpnReq_tvalid</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00149">149</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="ac509a9ffbbc6507ec9100448d4673b43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac509a9ffbbc6507ec9100448d4673b43">&#9670;&nbsp;</a></span>soSHL_Nts_Tcp_SndReq_tdata</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#ac509a9ffbbc6507ec9100448d4673b43">soSHL_Nts_Tcp_SndReq_tdata</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00124">124</a> of file <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a9d1219e3abb9b59746b4c6504d80b702"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d1219e3abb9b59746b4c6504d80b702">&#9670;&nbsp;</a></span>soSHL_Nts_Tcp_SndReq_tready</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a9d1219e3abb9b59746b4c6504d80b702">soSHL_Nts_Tcp_SndReq_tready</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00126">126</a> of file <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a19e7337afe5d6f93d26257ca8d2888bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19e7337afe5d6f93d26257ca8d2888bc">&#9670;&nbsp;</a></span>soSHL_Nts_Tcp_SndReq_tvalid</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a19e7337afe5d6f93d26257ca8d2888bc">soSHL_Nts_Tcp_SndReq_tvalid</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00125">125</a> of file <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="ad7364a676be74990be5c016bce1784fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7364a676be74990be5c016bce1784fc">&#9670;&nbsp;</a></span>soSHL_Nts_Udp_ClsReq_tdata</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#ad7364a676be74990be5c016bce1784fc">soSHL_Nts_Udp_ClsReq_tdata</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">15</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00107">107</a> of file <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a5c9a56142b07b4606d64e3f10d36e28e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c9a56142b07b4606d64e3f10d36e28e">&#9670;&nbsp;</a></span>soSHL_Nts_Udp_ClsReq_tready</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a5c9a56142b07b4606d64e3f10d36e28e">soSHL_Nts_Udp_ClsReq_tready</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00109">109</a> of file <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="ad6c5b317a7410b0cec37a10ac6a78881"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6c5b317a7410b0cec37a10ac6a78881">&#9670;&nbsp;</a></span>soSHL_Nts_Udp_ClsReq_tvalid</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#ad6c5b317a7410b0cec37a10ac6a78881">soSHL_Nts_Udp_ClsReq_tvalid</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00108">108</a> of file <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="ab9de17b55306f47f4038e0d059590393"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9de17b55306f47f4038e0d059590393">&#9670;&nbsp;</a></span>soSHL_Nts_Udp_Data_tdata</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#ab9de17b55306f47f4038e0d059590393">soSHL_Nts_Udp_Data_tdata</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">63</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00093">93</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="ad5ad4af806436f0e6ae9c9bb042b6a4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5ad4af806436f0e6ae9c9bb042b6a4a">&#9670;&nbsp;</a></span>soSHL_Nts_Udp_Data_tkeep</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#ad5ad4af806436f0e6ae9c9bb042b6a4a">soSHL_Nts_Udp_Data_tkeep</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00094">94</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a85922cac0740399abba28f49c5f856e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85922cac0740399abba28f49c5f856e1">&#9670;&nbsp;</a></span>soSHL_Nts_Udp_Data_tlast</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a85922cac0740399abba28f49c5f856e1">soSHL_Nts_Udp_Data_tlast</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00095">95</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a65990f7b198c0499734b72c79624c882"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65990f7b198c0499734b72c79624c882">&#9670;&nbsp;</a></span>soSHL_Nts_Udp_Data_tready</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a65990f7b198c0499734b72c79624c882">soSHL_Nts_Udp_Data_tready</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00097">97</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a4ec00ed012a3c0cb0ea3ec4dc3463c51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ec00ed012a3c0cb0ea3ec4dc3463c51">&#9670;&nbsp;</a></span>soSHL_Nts_Udp_Data_tvalid</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a4ec00ed012a3c0cb0ea3ec4dc3463c51">soSHL_Nts_Udp_Data_tvalid</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00096">96</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a86df75561c2f3137fc88ffa5ca18c2bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86df75561c2f3137fc88ffa5ca18c2bd">&#9670;&nbsp;</a></span>soSHL_Nts_Udp_DLen_tdata</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a86df75561c2f3137fc88ffa5ca18c2bd">soSHL_Nts_Udp_DLen_tdata</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">15</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00092">92</a> of file <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a02d3b09de17be21afd6369d42ed2fd6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02d3b09de17be21afd6369d42ed2fd6d">&#9670;&nbsp;</a></span>soSHL_Nts_Udp_DLen_tready</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a02d3b09de17be21afd6369d42ed2fd6d">soSHL_Nts_Udp_DLen_tready</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00094">94</a> of file <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a33da7d36454e2e6e60116f989f4fd369"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33da7d36454e2e6e60116f989f4fd369">&#9670;&nbsp;</a></span>soSHL_Nts_Udp_DLen_tvalid</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a33da7d36454e2e6e60116f989f4fd369">soSHL_Nts_Udp_DLen_tvalid</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00093">93</a> of file <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a2c8dedc3329914546dbb9c05d295962a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c8dedc3329914546dbb9c05d295962a">&#9670;&nbsp;</a></span>soSHL_Nts_Udp_LsnReq_tdata</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a2c8dedc3329914546dbb9c05d295962a">soSHL_Nts_Udp_LsnReq_tdata</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">15</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00099">99</a> of file <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a863473e77fb5a4ecc4005636ffd34a27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a863473e77fb5a4ecc4005636ffd34a27">&#9670;&nbsp;</a></span>soSHL_Nts_Udp_LsnReq_tready</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a863473e77fb5a4ecc4005636ffd34a27">soSHL_Nts_Udp_LsnReq_tready</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00101">101</a> of file <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="abd6eb58b9e0738fd9331d7fa043e0b34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd6eb58b9e0738fd9331d7fa043e0b34">&#9670;&nbsp;</a></span>soSHL_Nts_Udp_LsnReq_tvalid</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#abd6eb58b9e0738fd9331d7fa043e0b34">soSHL_Nts_Udp_LsnReq_tvalid</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00100">100</a> of file <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a36e495369c2b5087e27e2520620a83fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36e495369c2b5087e27e2520620a83fc">&#9670;&nbsp;</a></span>soSHL_Nts_Udp_Meta_tdata</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a36e495369c2b5087e27e2520620a83fc">soSHL_Nts_Udp_Meta_tdata</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">95</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00088">88</a> of file <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="ac83ca156bbb4f5b327e3eb3f3bc2dbdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac83ca156bbb4f5b327e3eb3f3bc2dbdf">&#9670;&nbsp;</a></span>soSHL_Nts_Udp_Meta_tready</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#ac83ca156bbb4f5b327e3eb3f3bc2dbdf">soSHL_Nts_Udp_Meta_tready</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00090">90</a> of file <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="ab4d95b2ac70c33ab7ca0d8e96cbfed8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4d95b2ac70c33ab7ca0d8e96cbfed8a">&#9670;&nbsp;</a></span>soSHL_Nts_Udp_Meta_tvalid</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#ab4d95b2ac70c33ab7ca0d8e96cbfed8a">soSHL_Nts_Udp_Meta_tvalid</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00089">89</a> of file <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a1aa8dbcdf416ed917d4bf66c45046995"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1aa8dbcdf416ed917d4bf66c45046995">&#9670;&nbsp;</a></span>std_logic_1164</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a1aa8dbcdf416ed917d4bf66c45046995">std_logic_1164</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">use clause</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00060">60</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="af26ea8becacf34b2a1399b044ae1729c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af26ea8becacf34b2a1399b044ae1729c">&#9670;&nbsp;</a></span>UNISIM</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#af26ea8becacf34b2a1399b044ae1729c">UNISIM</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Library</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00063">63</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="ac66bae911838fcdb86d54ad14ed2236a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac66bae911838fcdb86d54ad14ed2236a">&#9670;&nbsp;</a></span>vcomponents</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#ac66bae911838fcdb86d54ad14ed2236a">vcomponents</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">use clause</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00064">64</a> of file <a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<a id="a886a05bc65d4dbb24db6595ad7e1de15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a886a05bc65d4dbb24db6595ad7e1de15">&#9670;&nbsp;</a></span>XIL_DEFAULTLIB</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRole__Kale.html#a886a05bc65d4dbb24db6595ad7e1de15">XIL_DEFAULTLIB</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Library</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00044">44</a> of file <a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html">Role.vhdl</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li>repos_for_Dox/cFDK/SRA/LIB/ROLE/TMPL/Kale/<a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html">Role.vhdl</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.9.1-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="classRole__Kale.html">Role_Kale</a></li>
    <li class="footer">Generated on Sat Jul 15 2023 05:03:04 for cloudFPGA (cF) API by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
    <!-- add the button to toggle the theme -->
    <script>
    $(document).ready(function(){
        toggleButton = document.createElement('doxygen-awesome-dark-mode-toggle')
        toggleButton.title = "Toggle Light/Dark Mode"
        document.getElementById("MSearchBox").parentNode.appendChild(toggleButton)
    })
    </script>
</html>
