 arch	  circuit	  script_params	  vtr_flow_elapsed_time	  vtr_max_mem_stage	  vtr_max_mem	  error	  odin_synth_time	  max_odin_mem	  yosys_synth_time	  max_yosys_mem	  abc_depth	  abc_synth_time	  abc_cec_time	  abc_sec_time	  max_abc_mem	  ace_time	  max_ace_mem	  num_clb	  num_io	  num_memories	  num_mult	  vpr_status	  vpr_revision	  vpr_build_info	  vpr_compiler	  vpr_compiled	  hostname	  rundir	  max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_mem	  pack_time	  placed_wirelength_est	  place_mem	  place_time	  place_quench_time	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_delay_matrix_lookup_time	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  min_chan_width	  routed_wirelength	  min_chan_width_route_success_iteration	  logic_block_area_total	  logic_block_area_used	  min_chan_width_routing_area_total	  min_chan_width_routing_area_per_tile	  min_chan_width_route_time	  min_chan_width_total_timing_analysis_time	  min_chan_width_total_sta_time	  crit_path_routed_wirelength	  crit_path_route_success_iteration	  crit_path_total_nets_routed	  crit_path_total_connections_routed	  crit_path_total_heap_pushes	  crit_path_total_heap_pops	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	  setup_WNS	  hold_TNS	  hold_WNS	  crit_path_routing_area_total	  crit_path_routing_area_per_tile	  router_lookahead_computation_time	  crit_path_route_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	  num_global_nets	  num_routed_nets	 
 timing/k6_frac_N10_frac_chain_mem32K_htree0_40nm.xml	  verilog/mkPktMerge.v	  common_--clock_modeling_dedicated_network	  34.64	  vpr	  73.09 MiB	  	  0.19	  17024	  -1	  -1	  2	  0.14	  -1	  -1	  34100	  -1	  -1	  29	  311	  15	  0	  success	  v8.0.0-6793-gb52911b9f	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-167-generic x86_64	  2022-11-27T15:52:14	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/pack_refactor/vtr-verilog-to-routing	  74848	  311	  156	  1019	  1160	  1	  965	  511	  28	  28	  784	  memory	  auto	  31.1 MiB	  0.83	  7922	  70.0 MiB	  1.27	  0.01	  4.6089	  -3213.93	  -4.6089	  4.6089	  3.14	  0.004324	  0.00369276	  0.52803	  0.453812	  38	  14790	  13	  4.25198e+07	  9.78293e+06	  2.06185e+06	  2629.91	  20.18	  1.69166	  1.50768	  13615	  14	  2730	  3088	  2816819	  1059239	  4.92158	  4.92158	  -4313.29	  -4.92158	  -517.565	  -1.52302	  2.60823e+06	  3326.82	  0.91	  2.06	  0.133304	  0.123366	  15	  950	 
 timing/k6_frac_N10_frac_chain_mem32K_htree0_routedCLK_40nm.xml	  verilog/mkPktMerge.v	  common_--clock_modeling_dedicated_network	  32.18	  vpr	  74.98 MiB	  	  0.25	  16964	  -1	  -1	  2	  0.12	  -1	  -1	  34156	  -1	  -1	  29	  311	  15	  0	  success	  v8.0.0-6793-gb52911b9f	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-167-generic x86_64	  2022-11-27T15:52:14	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/pack_refactor/vtr-verilog-to-routing	  76780	  311	  156	  1019	  1160	  1	  965	  511	  28	  28	  784	  memory	  auto	  31.2 MiB	  0.95	  7998	  70.1 MiB	  1.23	  0.01	  4.42331	  -3552.65	  -4.42331	  4.42331	  3.14	  0.00426081	  0.0036389	  0.499815	  0.430662	  40	  14921	  13	  4.25198e+07	  9.78293e+06	  2.19000e+06	  2793.37	  17.15	  1.92846	  1.72018	  13959	  12	  2660	  3055	  2441816	  674724	  4.92126	  4.92126	  -4318.28	  -4.92126	  -160.648	  -1.27259	  2.74289e+06	  3498.59	  1.26	  2.40	  0.164844	  0.153451	  15	  950	 
 timing/k6_frac_N10_frac_chain_mem32K_htree0short_40nm.xml	  verilog/mkPktMerge.v	  common_--clock_modeling_dedicated_network	  41.66	  vpr	  71.34 MiB	  	  0.28	  16720	  -1	  -1	  2	  0.12	  -1	  -1	  34188	  -1	  -1	  29	  311	  15	  0	  success	  v8.0.0-6793-gb52911b9f	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-167-generic x86_64	  2022-11-27T15:52:14	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/pack_refactor/vtr-verilog-to-routing	  73052	  311	  156	  1019	  1160	  1	  965	  511	  28	  28	  784	  memory	  auto	  31.3 MiB	  1.25	  7927	  69.6 MiB	  1.66	  0.03	  4.61659	  -3301.58	  -4.61659	  4.61659	  3.10	  0.00510593	  0.00450506	  0.671112	  0.580811	  38	  16791	  18	  4.25198e+07	  9.78293e+06	  2.05729e+06	  2624.09	  26.66	  2.02223	  1.79797	  15347	  14	  2809	  3171	  6777068	  4985672	  5.61129	  5.61129	  -4499.81	  -5.61129	  -1668.73	  -3.47306	  2.60365e+06	  3320.98	  0.68	  2.86	  0.115389	  0.107199	  15	  950	 
