{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1614870134600 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614870134603 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 04 20:32:14 2021 " "Processing started: Thu Mar 04 20:32:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1614870134603 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614870134603 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MatrixMultiplier -c MatrixMultiplier " "Command: quartus_map --read_settings_files=on --write_settings_files=off MatrixMultiplier -c MatrixMultiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614870134624 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1614870136852 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1614870136853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_scripts/controlunit/microcode.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_scripts/controlunit/microcode.v" { { "Info" "ISGN_ENTITY_NAME" "1 microcode " "Found entity 1: microcode" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614870154466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614870154466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_scripts/registers/reg_rstld.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_scripts/registers/reg_rstld.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_RstLd " "Found entity 1: reg_RstLd" {  } { { "verilog_scripts/registers/reg_RstLd.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/registers/reg_RstLd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614870154488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614870154488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_scripts/registers/reg_rstincld.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_scripts/registers/reg_rstincld.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_RstIncLd " "Found entity 1: reg_RstIncLd" {  } { { "verilog_scripts/registers/reg_RstIncLd.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/registers/reg_RstIncLd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614870154500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614870154500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_scripts/registers/reg_rstinc.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_scripts/registers/reg_rstinc.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_RstInc " "Found entity 1: reg_RstInc" {  } { { "verilog_scripts/registers/reg_RstInc.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/registers/reg_RstInc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614870154509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614870154509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_scripts/registers/reg_id.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_scripts/registers/reg_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_ID " "Found entity 1: reg_ID" {  } { { "verilog_scripts/registers/reg_ID.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/registers/reg_ID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614870154519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614870154519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_scripts/registers/reg_ac.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_scripts/registers/reg_ac.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_AC " "Found entity 1: reg_AC" {  } { { "verilog_scripts/registers/reg_AC.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/registers/reg_AC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614870154528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614870154528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_scripts/buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_scripts/buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer " "Found entity 1: buffer" {  } { { "verilog_scripts/buffer.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/buffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614870154535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614870154535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_scripts/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_scripts/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "verilog_scripts/ALU.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614870154571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614870154571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_scripts/mux/mux1_controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_scripts/mux/mux1_controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux1_ControlUnit " "Found entity 1: mux1_ControlUnit" {  } { { "verilog_scripts/Mux/mux1_ControlUnit.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/Mux/mux1_ControlUnit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614870154582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614870154582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_scripts/mux/mux2_controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_scripts/mux/mux2_controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_ControlUnit " "Found entity 1: mux2_ControlUnit" {  } { { "verilog_scripts/Mux/mux2_ControlUnit.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/Mux/mux2_ControlUnit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614870154590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614870154590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_scripts/controlunit/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_scripts/controlunit/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "verilog_scripts/ControlUnit/controller.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614870154615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614870154615 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "controller " "Elaborating entity \"controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1614870154949 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 controller.v(23) " "Verilog HDL assignment warning at controller.v(23): truncated value with size 32 to match size of target (16)" {  } { { "verilog_scripts/ControlUnit/controller.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/controller.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1614870155065 "|controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux1_ControlUnit mux1_ControlUnit:mux1 " "Elaborating entity \"mux1_ControlUnit\" for hierarchy \"mux1_ControlUnit:mux1\"" {  } { { "verilog_scripts/ControlUnit/controller.v" "mux1" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/controller.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614870155628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_RstLd reg_RstLd:register " "Elaborating entity \"reg_RstLd\" for hierarchy \"reg_RstLd:register\"" {  } { { "verilog_scripts/ControlUnit/controller.v" "register" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/controller.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614870155740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microcode microcode:micromemory " "Elaborating entity \"microcode\" for hierarchy \"microcode:micromemory\"" {  } { { "verilog_scripts/ControlUnit/controller.v" "micromemory" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/controller.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614870155762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_ControlUnit mux2_ControlUnit:mux2 " "Elaborating entity \"mux2_ControlUnit\" for hierarchy \"mux2_ControlUnit:mux2\"" {  } { { "verilog_scripts/ControlUnit/controller.v" "mux2" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/controller.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614870155853 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1614870158313 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[0\] GND " "Pin \"OPs\[0\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/controller.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/controller.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614870158949 "|controller|OPs[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[1\] GND " "Pin \"OPs\[1\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/controller.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/controller.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614870158949 "|controller|OPs[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[2\] GND " "Pin \"OPs\[2\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/controller.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/controller.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614870158949 "|controller|OPs[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[3\] GND " "Pin \"OPs\[3\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/controller.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/controller.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614870158949 "|controller|OPs[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[4\] GND " "Pin \"OPs\[4\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/controller.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/controller.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614870158949 "|controller|OPs[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[5\] GND " "Pin \"OPs\[5\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/controller.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/controller.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614870158949 "|controller|OPs[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[6\] GND " "Pin \"OPs\[6\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/controller.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/controller.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614870158949 "|controller|OPs[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[7\] GND " "Pin \"OPs\[7\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/controller.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/controller.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614870158949 "|controller|OPs[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[8\] GND " "Pin \"OPs\[8\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/controller.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/controller.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614870158949 "|controller|OPs[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[9\] GND " "Pin \"OPs\[9\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/controller.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/controller.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614870158949 "|controller|OPs[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[10\] GND " "Pin \"OPs\[10\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/controller.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/controller.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614870158949 "|controller|OPs[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[11\] GND " "Pin \"OPs\[11\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/controller.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/controller.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614870158949 "|controller|OPs[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[12\] GND " "Pin \"OPs\[12\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/controller.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/controller.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614870158949 "|controller|OPs[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[13\] GND " "Pin \"OPs\[13\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/controller.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/controller.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614870158949 "|controller|OPs[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[14\] GND " "Pin \"OPs\[14\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/controller.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/controller.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614870158949 "|controller|OPs[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[15\] GND " "Pin \"OPs\[15\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/controller.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/controller.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614870158949 "|controller|OPs[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[16\] GND " "Pin \"OPs\[16\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/controller.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/controller.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614870158949 "|controller|OPs[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[17\] GND " "Pin \"OPs\[17\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/controller.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/controller.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614870158949 "|controller|OPs[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[18\] GND " "Pin \"OPs\[18\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/controller.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/controller.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614870158949 "|controller|OPs[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[19\] GND " "Pin \"OPs\[19\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/controller.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/controller.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614870158949 "|controller|OPs[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[20\] GND " "Pin \"OPs\[20\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/controller.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/controller.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614870158949 "|controller|OPs[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[21\] GND " "Pin \"OPs\[21\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/controller.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/controller.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614870158949 "|controller|OPs[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[22\] GND " "Pin \"OPs\[22\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/controller.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/controller.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614870158949 "|controller|OPs[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[23\] GND " "Pin \"OPs\[23\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/controller.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/controller.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614870158949 "|controller|OPs[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[24\] GND " "Pin \"OPs\[24\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/controller.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/controller.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614870158949 "|controller|OPs[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[25\] GND " "Pin \"OPs\[25\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/controller.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/controller.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614870158949 "|controller|OPs[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[26\] GND " "Pin \"OPs\[26\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/controller.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/controller.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614870158949 "|controller|OPs[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[27\] GND " "Pin \"OPs\[27\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/controller.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/controller.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614870158949 "|controller|OPs[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[28\] GND " "Pin \"OPs\[28\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/controller.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/controller.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614870158949 "|controller|OPs[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[29\] GND " "Pin \"OPs\[29\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/controller.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/controller.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614870158949 "|controller|OPs[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[30\] GND " "Pin \"OPs\[30\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/controller.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/controller.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614870158949 "|controller|OPs[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[31\] GND " "Pin \"OPs\[31\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/controller.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/controller.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614870158949 "|controller|OPs[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[32\] GND " "Pin \"OPs\[32\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/controller.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/controller.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614870158949 "|controller|OPs[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[33\] GND " "Pin \"OPs\[33\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/controller.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/controller.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614870158949 "|controller|OPs[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[34\] GND " "Pin \"OPs\[34\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/controller.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/controller.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614870158949 "|controller|OPs[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[35\] GND " "Pin \"OPs\[35\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/controller.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/controller.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614870158949 "|controller|OPs[35]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[36\] GND " "Pin \"OPs\[36\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/controller.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/controller.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614870158949 "|controller|OPs[36]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[37\] GND " "Pin \"OPs\[37\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/controller.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/controller.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614870158949 "|controller|OPs[37]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[38\] GND " "Pin \"OPs\[38\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/controller.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/controller.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614870158949 "|controller|OPs[38]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[39\] GND " "Pin \"OPs\[39\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/controller.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/controller.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614870158949 "|controller|OPs[39]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[40\] GND " "Pin \"OPs\[40\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/controller.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/controller.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614870158949 "|controller|OPs[40]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[41\] GND " "Pin \"OPs\[41\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/controller.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/controller.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614870158949 "|controller|OPs[41]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[42\] GND " "Pin \"OPs\[42\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/controller.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/controller.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614870158949 "|controller|OPs[42]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[43\] GND " "Pin \"OPs\[43\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/controller.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/controller.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614870158949 "|controller|OPs[43]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[44\] GND " "Pin \"OPs\[44\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/controller.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/controller.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614870158949 "|controller|OPs[44]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[45\] GND " "Pin \"OPs\[45\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/controller.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/controller.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614870158949 "|controller|OPs[45]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[46\] GND " "Pin \"OPs\[46\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/controller.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/controller.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614870158949 "|controller|OPs[46]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[47\] GND " "Pin \"OPs\[47\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/controller.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/controller.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614870158949 "|controller|OPs[47]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[48\] GND " "Pin \"OPs\[48\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/controller.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/controller.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614870158949 "|controller|OPs[48]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[49\] GND " "Pin \"OPs\[49\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/controller.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/controller.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614870158949 "|controller|OPs[49]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[50\] GND " "Pin \"OPs\[50\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/controller.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/controller.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614870158949 "|controller|OPs[50]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1614870158949 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1614870161111 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614870161111 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "verilog_scripts/ControlUnit/controller.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/controller.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614870162665 "|controller|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR " "No output dependent on input pin \"IR\"" {  } { { "verilog_scripts/ControlUnit/controller.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/controller.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614870162665 "|controller|IR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "z " "No output dependent on input pin \"z\"" {  } { { "verilog_scripts/ControlUnit/controller.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/controller.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614870162665 "|controller|z"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1614870162665 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "54 " "Implemented 54 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1614870162666 ""} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Implemented 51 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1614870162666 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1614870162666 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4736 " "Peak virtual memory: 4736 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1614870162774 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 04 20:32:42 2021 " "Processing ended: Thu Mar 04 20:32:42 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1614870162774 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1614870162774 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1614870162774 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1614870162774 ""}
