Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7f261a54a5c9490198edeabb4ef4d4b6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RISCV_RB_TB_behav xil_defaultlib.RISCV_RB_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 20 elements ; expected 5 [C:/videodemo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/VHDL/testbench/RISCV_RB_TB.vhd:115]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit riscv_rb_tb in library work failed.
