{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 29 11:29:27 2018 " "Info: Processing started: Thu Nov 29 11:29:27 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off TEST_DE_BARKER -c TEST_DE_BARKER --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TEST_DE_BARKER -c TEST_DE_BARKER --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "TEST_DE_BARKER.bdf" "" { Schematic "D:/LKW_108/TEST_DE_BARKER/TEST_DE_BARKER.bdf" { { 256 216 384 272 "CLK" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "MY_BARKER:inst\|COUNT\[0\] " "Info: Detected ripple clock \"MY_BARKER:inst\|COUNT\[0\]\" as buffer" {  } { { "../MY_BARKER/MY_BARKER.vhd" "" { Text "D:/LKW_108/MY_BARKER/MY_BARKER.vhd" 18 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "MY_BARKER:inst\|COUNT\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "MY_BARKER:inst\|COUNT\[1\] " "Info: Detected ripple clock \"MY_BARKER:inst\|COUNT\[1\]\" as buffer" {  } { { "../MY_BARKER/MY_BARKER.vhd" "" { Text "D:/LKW_108/MY_BARKER/MY_BARKER.vhd" 18 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "MY_BARKER:inst\|COUNT\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "MY_DIVIDER:inst2\|Q " "Info: Detected ripple clock \"MY_DIVIDER:inst2\|Q\" as buffer" {  } { { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 19 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "MY_DIVIDER:inst2\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "MY_BARKER:inst\|Mux0~20 " "Info: Detected gated clock \"MY_BARKER:inst\|Mux0~20\" as buffer" {  } { { "../MY_BARKER/MY_BARKER.vhd" "" { Text "D:/LKW_108/MY_BARKER/MY_BARKER.vhd" 30 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "MY_BARKER:inst\|Mux0~20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "MY_BARKER:inst\|Mux0~21 " "Info: Detected gated clock \"MY_BARKER:inst\|Mux0~21\" as buffer" {  } { { "../MY_BARKER/MY_BARKER.vhd" "" { Text "D:/LKW_108/MY_BARKER/MY_BARKER.vhd" 30 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "MY_BARKER:inst\|Mux0~21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "MY_BARKER:inst\|COUNT\[2\] " "Info: Detected ripple clock \"MY_BARKER:inst\|COUNT\[2\]\" as buffer" {  } { { "../MY_BARKER/MY_BARKER.vhd" "" { Text "D:/LKW_108/MY_BARKER/MY_BARKER.vhd" 18 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "MY_BARKER:inst\|COUNT\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "MY_BARKER:inst\|Mux0 " "Info: Detected gated clock \"MY_BARKER:inst\|Mux0\" as buffer" {  } { { "../MY_BARKER/MY_BARKER.vhd" "" { Text "D:/LKW_108/MY_BARKER/MY_BARKER.vhd" 30 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "MY_BARKER:inst\|Mux0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register MY_DIVIDER:inst2\|DATA\[0\] register MY_DIVIDER:inst2\|DATA\[23\] 276.78 MHz 3.613 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 276.78 MHz between source register \"MY_DIVIDER:inst2\|DATA\[0\]\" and destination register \"MY_DIVIDER:inst2\|DATA\[23\]\" (period= 3.613 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.410 ns + Longest register register " "Info: + Longest register to register delay is 3.410 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MY_DIVIDER:inst2\|DATA\[0\] 1 REG LCFF_X35_Y10_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y10_N1; Fanout = 3; REG Node = 'MY_DIVIDER:inst2\|DATA\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { MY_DIVIDER:inst2|DATA[0] } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.393 ns) 0.705 ns MY_DIVIDER:inst2\|Add0~289 2 COMB LCCOMB_X35_Y10_N8 2 " "Info: 2: + IC(0.312 ns) + CELL(0.393 ns) = 0.705 ns; Loc. = LCCOMB_X35_Y10_N8; Fanout = 2; COMB Node = 'MY_DIVIDER:inst2\|Add0~289'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { MY_DIVIDER:inst2|DATA[0] MY_DIVIDER:inst2|Add0~289 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.776 ns MY_DIVIDER:inst2\|Add0~291 3 COMB LCCOMB_X35_Y10_N10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.776 ns; Loc. = LCCOMB_X35_Y10_N10; Fanout = 2; COMB Node = 'MY_DIVIDER:inst2\|Add0~291'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst2|Add0~289 MY_DIVIDER:inst2|Add0~291 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.847 ns MY_DIVIDER:inst2\|Add0~293 4 COMB LCCOMB_X35_Y10_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.847 ns; Loc. = LCCOMB_X35_Y10_N12; Fanout = 2; COMB Node = 'MY_DIVIDER:inst2\|Add0~293'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst2|Add0~291 MY_DIVIDER:inst2|Add0~293 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.006 ns MY_DIVIDER:inst2\|Add0~295 5 COMB LCCOMB_X35_Y10_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.159 ns) = 1.006 ns; Loc. = LCCOMB_X35_Y10_N14; Fanout = 2; COMB Node = 'MY_DIVIDER:inst2\|Add0~295'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { MY_DIVIDER:inst2|Add0~293 MY_DIVIDER:inst2|Add0~295 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.077 ns MY_DIVIDER:inst2\|Add0~297 6 COMB LCCOMB_X35_Y10_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.077 ns; Loc. = LCCOMB_X35_Y10_N16; Fanout = 2; COMB Node = 'MY_DIVIDER:inst2\|Add0~297'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst2|Add0~295 MY_DIVIDER:inst2|Add0~297 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.148 ns MY_DIVIDER:inst2\|Add0~299 7 COMB LCCOMB_X35_Y10_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.148 ns; Loc. = LCCOMB_X35_Y10_N18; Fanout = 2; COMB Node = 'MY_DIVIDER:inst2\|Add0~299'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst2|Add0~297 MY_DIVIDER:inst2|Add0~299 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.219 ns MY_DIVIDER:inst2\|Add0~301 8 COMB LCCOMB_X35_Y10_N20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.219 ns; Loc. = LCCOMB_X35_Y10_N20; Fanout = 2; COMB Node = 'MY_DIVIDER:inst2\|Add0~301'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst2|Add0~299 MY_DIVIDER:inst2|Add0~301 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.290 ns MY_DIVIDER:inst2\|Add0~303 9 COMB LCCOMB_X35_Y10_N22 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.290 ns; Loc. = LCCOMB_X35_Y10_N22; Fanout = 2; COMB Node = 'MY_DIVIDER:inst2\|Add0~303'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst2|Add0~301 MY_DIVIDER:inst2|Add0~303 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.361 ns MY_DIVIDER:inst2\|Add0~305 10 COMB LCCOMB_X35_Y10_N24 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.361 ns; Loc. = LCCOMB_X35_Y10_N24; Fanout = 2; COMB Node = 'MY_DIVIDER:inst2\|Add0~305'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst2|Add0~303 MY_DIVIDER:inst2|Add0~305 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.432 ns MY_DIVIDER:inst2\|Add0~307 11 COMB LCCOMB_X35_Y10_N26 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.432 ns; Loc. = LCCOMB_X35_Y10_N26; Fanout = 2; COMB Node = 'MY_DIVIDER:inst2\|Add0~307'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst2|Add0~305 MY_DIVIDER:inst2|Add0~307 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.503 ns MY_DIVIDER:inst2\|Add0~309 12 COMB LCCOMB_X35_Y10_N28 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.503 ns; Loc. = LCCOMB_X35_Y10_N28; Fanout = 2; COMB Node = 'MY_DIVIDER:inst2\|Add0~309'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst2|Add0~307 MY_DIVIDER:inst2|Add0~309 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.649 ns MY_DIVIDER:inst2\|Add0~311 13 COMB LCCOMB_X35_Y10_N30 2 " "Info: 13: + IC(0.000 ns) + CELL(0.146 ns) = 1.649 ns; Loc. = LCCOMB_X35_Y10_N30; Fanout = 2; COMB Node = 'MY_DIVIDER:inst2\|Add0~311'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { MY_DIVIDER:inst2|Add0~309 MY_DIVIDER:inst2|Add0~311 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.720 ns MY_DIVIDER:inst2\|Add0~313 14 COMB LCCOMB_X35_Y9_N0 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.720 ns; Loc. = LCCOMB_X35_Y9_N0; Fanout = 2; COMB Node = 'MY_DIVIDER:inst2\|Add0~313'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst2|Add0~311 MY_DIVIDER:inst2|Add0~313 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.791 ns MY_DIVIDER:inst2\|Add0~315 15 COMB LCCOMB_X35_Y9_N2 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.791 ns; Loc. = LCCOMB_X35_Y9_N2; Fanout = 2; COMB Node = 'MY_DIVIDER:inst2\|Add0~315'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst2|Add0~313 MY_DIVIDER:inst2|Add0~315 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.862 ns MY_DIVIDER:inst2\|Add0~317 16 COMB LCCOMB_X35_Y9_N4 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.862 ns; Loc. = LCCOMB_X35_Y9_N4; Fanout = 2; COMB Node = 'MY_DIVIDER:inst2\|Add0~317'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst2|Add0~315 MY_DIVIDER:inst2|Add0~317 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.933 ns MY_DIVIDER:inst2\|Add0~319 17 COMB LCCOMB_X35_Y9_N6 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 1.933 ns; Loc. = LCCOMB_X35_Y9_N6; Fanout = 2; COMB Node = 'MY_DIVIDER:inst2\|Add0~319'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst2|Add0~317 MY_DIVIDER:inst2|Add0~319 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.004 ns MY_DIVIDER:inst2\|Add0~321 18 COMB LCCOMB_X35_Y9_N8 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.004 ns; Loc. = LCCOMB_X35_Y9_N8; Fanout = 2; COMB Node = 'MY_DIVIDER:inst2\|Add0~321'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst2|Add0~319 MY_DIVIDER:inst2|Add0~321 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.075 ns MY_DIVIDER:inst2\|Add0~323 19 COMB LCCOMB_X35_Y9_N10 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.075 ns; Loc. = LCCOMB_X35_Y9_N10; Fanout = 2; COMB Node = 'MY_DIVIDER:inst2\|Add0~323'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst2|Add0~321 MY_DIVIDER:inst2|Add0~323 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.146 ns MY_DIVIDER:inst2\|Add0~325 20 COMB LCCOMB_X35_Y9_N12 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.146 ns; Loc. = LCCOMB_X35_Y9_N12; Fanout = 2; COMB Node = 'MY_DIVIDER:inst2\|Add0~325'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst2|Add0~323 MY_DIVIDER:inst2|Add0~325 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.305 ns MY_DIVIDER:inst2\|Add0~327 21 COMB LCCOMB_X35_Y9_N14 2 " "Info: 21: + IC(0.000 ns) + CELL(0.159 ns) = 2.305 ns; Loc. = LCCOMB_X35_Y9_N14; Fanout = 2; COMB Node = 'MY_DIVIDER:inst2\|Add0~327'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { MY_DIVIDER:inst2|Add0~325 MY_DIVIDER:inst2|Add0~327 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.376 ns MY_DIVIDER:inst2\|Add0~329 22 COMB LCCOMB_X35_Y9_N16 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.376 ns; Loc. = LCCOMB_X35_Y9_N16; Fanout = 2; COMB Node = 'MY_DIVIDER:inst2\|Add0~329'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst2|Add0~327 MY_DIVIDER:inst2|Add0~329 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.447 ns MY_DIVIDER:inst2\|Add0~331 23 COMB LCCOMB_X35_Y9_N18 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.447 ns; Loc. = LCCOMB_X35_Y9_N18; Fanout = 2; COMB Node = 'MY_DIVIDER:inst2\|Add0~331'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst2|Add0~329 MY_DIVIDER:inst2|Add0~331 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.518 ns MY_DIVIDER:inst2\|Add0~333 24 COMB LCCOMB_X35_Y9_N20 1 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.518 ns; Loc. = LCCOMB_X35_Y9_N20; Fanout = 1; COMB Node = 'MY_DIVIDER:inst2\|Add0~333'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst2|Add0~331 MY_DIVIDER:inst2|Add0~333 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.928 ns MY_DIVIDER:inst2\|Add0~334 25 COMB LCCOMB_X35_Y9_N22 1 " "Info: 25: + IC(0.000 ns) + CELL(0.410 ns) = 2.928 ns; Loc. = LCCOMB_X35_Y9_N22; Fanout = 1; COMB Node = 'MY_DIVIDER:inst2\|Add0~334'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { MY_DIVIDER:inst2|Add0~333 MY_DIVIDER:inst2|Add0~334 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 3.326 ns MY_DIVIDER:inst2\|DATA~202 26 COMB LCCOMB_X35_Y9_N30 1 " "Info: 26: + IC(0.248 ns) + CELL(0.150 ns) = 3.326 ns; Loc. = LCCOMB_X35_Y9_N30; Fanout = 1; COMB Node = 'MY_DIVIDER:inst2\|DATA~202'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { MY_DIVIDER:inst2|Add0~334 MY_DIVIDER:inst2|DATA~202 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.410 ns MY_DIVIDER:inst2\|DATA\[23\] 27 REG LCFF_X35_Y9_N31 2 " "Info: 27: + IC(0.000 ns) + CELL(0.084 ns) = 3.410 ns; Loc. = LCFF_X35_Y9_N31; Fanout = 2; REG Node = 'MY_DIVIDER:inst2\|DATA\[23\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { MY_DIVIDER:inst2|DATA~202 MY_DIVIDER:inst2|DATA[23] } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.850 ns ( 83.58 % ) " "Info: Total cell delay = 2.850 ns ( 83.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.560 ns ( 16.42 % ) " "Info: Total interconnect delay = 0.560 ns ( 16.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.410 ns" { MY_DIVIDER:inst2|DATA[0] MY_DIVIDER:inst2|Add0~289 MY_DIVIDER:inst2|Add0~291 MY_DIVIDER:inst2|Add0~293 MY_DIVIDER:inst2|Add0~295 MY_DIVIDER:inst2|Add0~297 MY_DIVIDER:inst2|Add0~299 MY_DIVIDER:inst2|Add0~301 MY_DIVIDER:inst2|Add0~303 MY_DIVIDER:inst2|Add0~305 MY_DIVIDER:inst2|Add0~307 MY_DIVIDER:inst2|Add0~309 MY_DIVIDER:inst2|Add0~311 MY_DIVIDER:inst2|Add0~313 MY_DIVIDER:inst2|Add0~315 MY_DIVIDER:inst2|Add0~317 MY_DIVIDER:inst2|Add0~319 MY_DIVIDER:inst2|Add0~321 MY_DIVIDER:inst2|Add0~323 MY_DIVIDER:inst2|Add0~325 MY_DIVIDER:inst2|Add0~327 MY_DIVIDER:inst2|Add0~329 MY_DIVIDER:inst2|Add0~331 MY_DIVIDER:inst2|Add0~333 MY_DIVIDER:inst2|Add0~334 MY_DIVIDER:inst2|DATA~202 MY_DIVIDER:inst2|DATA[23] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.410 ns" { MY_DIVIDER:inst2|DATA[0] {} MY_DIVIDER:inst2|Add0~289 {} MY_DIVIDER:inst2|Add0~291 {} MY_DIVIDER:inst2|Add0~293 {} MY_DIVIDER:inst2|Add0~295 {} MY_DIVIDER:inst2|Add0~297 {} MY_DIVIDER:inst2|Add0~299 {} MY_DIVIDER:inst2|Add0~301 {} MY_DIVIDER:inst2|Add0~303 {} MY_DIVIDER:inst2|Add0~305 {} MY_DIVIDER:inst2|Add0~307 {} MY_DIVIDER:inst2|Add0~309 {} MY_DIVIDER:inst2|Add0~311 {} MY_DIVIDER:inst2|Add0~313 {} MY_DIVIDER:inst2|Add0~315 {} MY_DIVIDER:inst2|Add0~317 {} MY_DIVIDER:inst2|Add0~319 {} MY_DIVIDER:inst2|Add0~321 {} MY_DIVIDER:inst2|Add0~323 {} MY_DIVIDER:inst2|Add0~325 {} MY_DIVIDER:inst2|Add0~327 {} MY_DIVIDER:inst2|Add0~329 {} MY_DIVIDER:inst2|Add0~331 {} MY_DIVIDER:inst2|Add0~333 {} MY_DIVIDER:inst2|Add0~334 {} MY_DIVIDER:inst2|DATA~202 {} MY_DIVIDER:inst2|DATA[23] {} } { 0.000ns 0.312ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.248ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.011 ns - Smallest " "Info: - Smallest clock skew is 0.011 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.642 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.642 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TEST_DE_BARKER.bdf" "" { Schematic "D:/LKW_108/TEST_DE_BARKER/TEST_DE_BARKER.bdf" { { 256 216 384 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "TEST_DE_BARKER.bdf" "" { Schematic "D:/LKW_108/TEST_DE_BARKER/TEST_DE_BARKER.bdf" { { 256 216 384 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.537 ns) 2.642 ns MY_DIVIDER:inst2\|DATA\[23\] 3 REG LCFF_X35_Y9_N31 2 " "Info: 3: + IC(0.988 ns) + CELL(0.537 ns) = 2.642 ns; Loc. = LCFF_X35_Y9_N31; Fanout = 2; REG Node = 'MY_DIVIDER:inst2\|DATA\[23\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.525 ns" { CLK~clkctrl MY_DIVIDER:inst2|DATA[23] } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.14 % ) " "Info: Total cell delay = 1.536 ns ( 58.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.106 ns ( 41.86 % ) " "Info: Total interconnect delay = 1.106 ns ( 41.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.642 ns" { CLK CLK~clkctrl MY_DIVIDER:inst2|DATA[23] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.642 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MY_DIVIDER:inst2|DATA[23] {} } { 0.000ns 0.000ns 0.118ns 0.988ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.631 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.631 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TEST_DE_BARKER.bdf" "" { Schematic "D:/LKW_108/TEST_DE_BARKER/TEST_DE_BARKER.bdf" { { 256 216 384 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "TEST_DE_BARKER.bdf" "" { Schematic "D:/LKW_108/TEST_DE_BARKER/TEST_DE_BARKER.bdf" { { 256 216 384 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.537 ns) 2.631 ns MY_DIVIDER:inst2\|DATA\[0\] 3 REG LCFF_X35_Y10_N1 3 " "Info: 3: + IC(0.977 ns) + CELL(0.537 ns) = 2.631 ns; Loc. = LCFF_X35_Y10_N1; Fanout = 3; REG Node = 'MY_DIVIDER:inst2\|DATA\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { CLK~clkctrl MY_DIVIDER:inst2|DATA[0] } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.38 % ) " "Info: Total cell delay = 1.536 ns ( 58.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.095 ns ( 41.62 % ) " "Info: Total interconnect delay = 1.095 ns ( 41.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { CLK CLK~clkctrl MY_DIVIDER:inst2|DATA[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MY_DIVIDER:inst2|DATA[0] {} } { 0.000ns 0.000ns 0.118ns 0.977ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.642 ns" { CLK CLK~clkctrl MY_DIVIDER:inst2|DATA[23] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.642 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MY_DIVIDER:inst2|DATA[23] {} } { 0.000ns 0.000ns 0.118ns 0.988ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { CLK CLK~clkctrl MY_DIVIDER:inst2|DATA[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MY_DIVIDER:inst2|DATA[0] {} } { 0.000ns 0.000ns 0.118ns 0.977ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.410 ns" { MY_DIVIDER:inst2|DATA[0] MY_DIVIDER:inst2|Add0~289 MY_DIVIDER:inst2|Add0~291 MY_DIVIDER:inst2|Add0~293 MY_DIVIDER:inst2|Add0~295 MY_DIVIDER:inst2|Add0~297 MY_DIVIDER:inst2|Add0~299 MY_DIVIDER:inst2|Add0~301 MY_DIVIDER:inst2|Add0~303 MY_DIVIDER:inst2|Add0~305 MY_DIVIDER:inst2|Add0~307 MY_DIVIDER:inst2|Add0~309 MY_DIVIDER:inst2|Add0~311 MY_DIVIDER:inst2|Add0~313 MY_DIVIDER:inst2|Add0~315 MY_DIVIDER:inst2|Add0~317 MY_DIVIDER:inst2|Add0~319 MY_DIVIDER:inst2|Add0~321 MY_DIVIDER:inst2|Add0~323 MY_DIVIDER:inst2|Add0~325 MY_DIVIDER:inst2|Add0~327 MY_DIVIDER:inst2|Add0~329 MY_DIVIDER:inst2|Add0~331 MY_DIVIDER:inst2|Add0~333 MY_DIVIDER:inst2|Add0~334 MY_DIVIDER:inst2|DATA~202 MY_DIVIDER:inst2|DATA[23] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.410 ns" { MY_DIVIDER:inst2|DATA[0] {} MY_DIVIDER:inst2|Add0~289 {} MY_DIVIDER:inst2|Add0~291 {} MY_DIVIDER:inst2|Add0~293 {} MY_DIVIDER:inst2|Add0~295 {} MY_DIVIDER:inst2|Add0~297 {} MY_DIVIDER:inst2|Add0~299 {} MY_DIVIDER:inst2|Add0~301 {} MY_DIVIDER:inst2|Add0~303 {} MY_DIVIDER:inst2|Add0~305 {} MY_DIVIDER:inst2|Add0~307 {} MY_DIVIDER:inst2|Add0~309 {} MY_DIVIDER:inst2|Add0~311 {} MY_DIVIDER:inst2|Add0~313 {} MY_DIVIDER:inst2|Add0~315 {} MY_DIVIDER:inst2|Add0~317 {} MY_DIVIDER:inst2|Add0~319 {} MY_DIVIDER:inst2|Add0~321 {} MY_DIVIDER:inst2|Add0~323 {} MY_DIVIDER:inst2|Add0~325 {} MY_DIVIDER:inst2|Add0~327 {} MY_DIVIDER:inst2|Add0~329 {} MY_DIVIDER:inst2|Add0~331 {} MY_DIVIDER:inst2|Add0~333 {} MY_DIVIDER:inst2|Add0~334 {} MY_DIVIDER:inst2|DATA~202 {} MY_DIVIDER:inst2|DATA[23] {} } { 0.000ns 0.312ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.248ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.084ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.642 ns" { CLK CLK~clkctrl MY_DIVIDER:inst2|DATA[23] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.642 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MY_DIVIDER:inst2|DATA[23] {} } { 0.000ns 0.000ns 0.118ns 0.988ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { CLK CLK~clkctrl MY_DIVIDER:inst2|DATA[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MY_DIVIDER:inst2|DATA[0] {} } { 0.000ns 0.000ns 0.118ns 0.977ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 3 " "Warning: Circuit may not operate. Detected 3 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "MY_DIVIDER:inst2\|Q MY_DE_BARKER:inst1\|COUNT\[0\] CLK 3.114 ns " "Info: Found hold time violation between source  pin or register \"MY_DIVIDER:inst2\|Q\" and destination pin or register \"MY_DE_BARKER:inst1\|COUNT\[0\]\" for clock \"CLK\" (Hold time is 3.114 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.622 ns + Largest " "Info: + Largest clock skew is 5.622 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 9.087 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 9.087 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TEST_DE_BARKER.bdf" "" { Schematic "D:/LKW_108/TEST_DE_BARKER/TEST_DE_BARKER.bdf" { { 256 216 384 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.929 ns) + CELL(0.787 ns) 3.715 ns MY_DIVIDER:inst2\|Q 2 REG LCFF_X34_Y9_N25 6 " "Info: 2: + IC(1.929 ns) + CELL(0.787 ns) = 3.715 ns; Loc. = LCFF_X34_Y9_N25; Fanout = 6; REG Node = 'MY_DIVIDER:inst2\|Q'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.716 ns" { CLK MY_DIVIDER:inst2|Q } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 4.792 ns MY_BARKER:inst\|COUNT\[1\] 3 REG LCFF_X34_Y9_N29 5 " "Info: 3: + IC(0.290 ns) + CELL(0.787 ns) = 4.792 ns; Loc. = LCFF_X34_Y9_N29; Fanout = 5; REG Node = 'MY_BARKER:inst\|COUNT\[1\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { MY_DIVIDER:inst2|Q MY_BARKER:inst|COUNT[1] } "NODE_NAME" } } { "../MY_BARKER/MY_BARKER.vhd" "" { Text "D:/LKW_108/MY_BARKER/MY_BARKER.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.326 ns) + CELL(0.420 ns) 5.538 ns MY_BARKER:inst\|Mux0~21 4 COMB LCCOMB_X34_Y9_N8 1 " "Info: 4: + IC(0.326 ns) + CELL(0.420 ns) = 5.538 ns; Loc. = LCCOMB_X34_Y9_N8; Fanout = 1; COMB Node = 'MY_BARKER:inst\|Mux0~21'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.746 ns" { MY_BARKER:inst|COUNT[1] MY_BARKER:inst|Mux0~21 } "NODE_NAME" } } { "../MY_BARKER/MY_BARKER.vhd" "" { Text "D:/LKW_108/MY_BARKER/MY_BARKER.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.415 ns) 6.203 ns MY_BARKER:inst\|Mux0 5 COMB LCCOMB_X34_Y9_N20 2 " "Info: 5: + IC(0.250 ns) + CELL(0.415 ns) = 6.203 ns; Loc. = LCCOMB_X34_Y9_N20; Fanout = 2; COMB Node = 'MY_BARKER:inst\|Mux0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.665 ns" { MY_BARKER:inst|Mux0~21 MY_BARKER:inst|Mux0 } "NODE_NAME" } } { "../MY_BARKER/MY_BARKER.vhd" "" { Text "D:/LKW_108/MY_BARKER/MY_BARKER.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.314 ns) + CELL(0.000 ns) 7.517 ns MY_BARKER:inst\|Mux0~clkctrl 6 COMB CLKCTRL_G15 7 " "Info: 6: + IC(1.314 ns) + CELL(0.000 ns) = 7.517 ns; Loc. = CLKCTRL_G15; Fanout = 7; COMB Node = 'MY_BARKER:inst\|Mux0~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { MY_BARKER:inst|Mux0 MY_BARKER:inst|Mux0~clkctrl } "NODE_NAME" } } { "../MY_BARKER/MY_BARKER.vhd" "" { Text "D:/LKW_108/MY_BARKER/MY_BARKER.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.537 ns) 9.087 ns MY_DE_BARKER:inst1\|COUNT\[0\] 7 REG LCFF_X63_Y1_N23 2 " "Info: 7: + IC(1.033 ns) + CELL(0.537 ns) = 9.087 ns; Loc. = LCFF_X63_Y1_N23; Fanout = 2; REG Node = 'MY_DE_BARKER:inst1\|COUNT\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { MY_BARKER:inst|Mux0~clkctrl MY_DE_BARKER:inst1|COUNT[0] } "NODE_NAME" } } { "../MY_DE_BARKER/MY_DE_BARKER.vhd" "" { Text "D:/LKW_108/MY_DE_BARKER/MY_DE_BARKER.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.945 ns ( 43.41 % ) " "Info: Total cell delay = 3.945 ns ( 43.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.142 ns ( 56.59 % ) " "Info: Total interconnect delay = 5.142 ns ( 56.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.087 ns" { CLK MY_DIVIDER:inst2|Q MY_BARKER:inst|COUNT[1] MY_BARKER:inst|Mux0~21 MY_BARKER:inst|Mux0 MY_BARKER:inst|Mux0~clkctrl MY_DE_BARKER:inst1|COUNT[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.087 ns" { CLK {} CLK~combout {} MY_DIVIDER:inst2|Q {} MY_BARKER:inst|COUNT[1] {} MY_BARKER:inst|Mux0~21 {} MY_BARKER:inst|Mux0 {} MY_BARKER:inst|Mux0~clkctrl {} MY_DE_BARKER:inst1|COUNT[0] {} } { 0.000ns 0.000ns 1.929ns 0.290ns 0.326ns 0.250ns 1.314ns 1.033ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.420ns 0.415ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.465 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 3.465 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TEST_DE_BARKER.bdf" "" { Schematic "D:/LKW_108/TEST_DE_BARKER/TEST_DE_BARKER.bdf" { { 256 216 384 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.929 ns) + CELL(0.537 ns) 3.465 ns MY_DIVIDER:inst2\|Q 2 REG LCFF_X34_Y9_N25 6 " "Info: 2: + IC(1.929 ns) + CELL(0.537 ns) = 3.465 ns; Loc. = LCFF_X34_Y9_N25; Fanout = 6; REG Node = 'MY_DIVIDER:inst2\|Q'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.466 ns" { CLK MY_DIVIDER:inst2|Q } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 44.33 % ) " "Info: Total cell delay = 1.536 ns ( 44.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.929 ns ( 55.67 % ) " "Info: Total interconnect delay = 1.929 ns ( 55.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.465 ns" { CLK MY_DIVIDER:inst2|Q } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.465 ns" { CLK {} CLK~combout {} MY_DIVIDER:inst2|Q {} } { 0.000ns 0.000ns 1.929ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.087 ns" { CLK MY_DIVIDER:inst2|Q MY_BARKER:inst|COUNT[1] MY_BARKER:inst|Mux0~21 MY_BARKER:inst|Mux0 MY_BARKER:inst|Mux0~clkctrl MY_DE_BARKER:inst1|COUNT[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.087 ns" { CLK {} CLK~combout {} MY_DIVIDER:inst2|Q {} MY_BARKER:inst|COUNT[1] {} MY_BARKER:inst|Mux0~21 {} MY_BARKER:inst|Mux0 {} MY_BARKER:inst|Mux0~clkctrl {} MY_DE_BARKER:inst1|COUNT[0] {} } { 0.000ns 0.000ns 1.929ns 0.290ns 0.326ns 0.250ns 1.314ns 1.033ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.420ns 0.415ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.465 ns" { CLK MY_DIVIDER:inst2|Q } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.465 ns" { CLK {} CLK~combout {} MY_DIVIDER:inst2|Q {} } { 0.000ns 0.000ns 1.929ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.524 ns - Shortest register register " "Info: - Shortest register to register delay is 2.524 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MY_DIVIDER:inst2\|Q 1 REG LCFF_X34_Y9_N25 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y9_N25; Fanout = 6; REG Node = 'MY_DIVIDER:inst2\|Q'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { MY_DIVIDER:inst2|Q } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.158 ns) + CELL(0.366 ns) 2.524 ns MY_DE_BARKER:inst1\|COUNT\[0\] 2 REG LCFF_X63_Y1_N23 2 " "Info: 2: + IC(2.158 ns) + CELL(0.366 ns) = 2.524 ns; Loc. = LCFF_X63_Y1_N23; Fanout = 2; REG Node = 'MY_DE_BARKER:inst1\|COUNT\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.524 ns" { MY_DIVIDER:inst2|Q MY_DE_BARKER:inst1|COUNT[0] } "NODE_NAME" } } { "../MY_DE_BARKER/MY_DE_BARKER.vhd" "" { Text "D:/LKW_108/MY_DE_BARKER/MY_DE_BARKER.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.366 ns ( 14.50 % ) " "Info: Total cell delay = 0.366 ns ( 14.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.158 ns ( 85.50 % ) " "Info: Total interconnect delay = 2.158 ns ( 85.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.524 ns" { MY_DIVIDER:inst2|Q MY_DE_BARKER:inst1|COUNT[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.524 ns" { MY_DIVIDER:inst2|Q {} MY_DE_BARKER:inst1|COUNT[0] {} } { 0.000ns 2.158ns } { 0.000ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../MY_DE_BARKER/MY_DE_BARKER.vhd" "" { Text "D:/LKW_108/MY_DE_BARKER/MY_DE_BARKER.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.087 ns" { CLK MY_DIVIDER:inst2|Q MY_BARKER:inst|COUNT[1] MY_BARKER:inst|Mux0~21 MY_BARKER:inst|Mux0 MY_BARKER:inst|Mux0~clkctrl MY_DE_BARKER:inst1|COUNT[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.087 ns" { CLK {} CLK~combout {} MY_DIVIDER:inst2|Q {} MY_BARKER:inst|COUNT[1] {} MY_BARKER:inst|Mux0~21 {} MY_BARKER:inst|Mux0 {} MY_BARKER:inst|Mux0~clkctrl {} MY_DE_BARKER:inst1|COUNT[0] {} } { 0.000ns 0.000ns 1.929ns 0.290ns 0.326ns 0.250ns 1.314ns 1.033ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.420ns 0.415ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.465 ns" { CLK MY_DIVIDER:inst2|Q } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.465 ns" { CLK {} CLK~combout {} MY_DIVIDER:inst2|Q {} } { 0.000ns 0.000ns 1.929ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.524 ns" { MY_DIVIDER:inst2|Q MY_DE_BARKER:inst1|COUNT[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.524 ns" { MY_DIVIDER:inst2|Q {} MY_DE_BARKER:inst1|COUNT[0] {} } { 0.000ns 2.158ns } { 0.000ns 0.366ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK Y MY_DE_BARKER:inst1\|COUNT\[2\] 15.208 ns register " "Info: tco from clock \"CLK\" to destination pin \"Y\" through register \"MY_DE_BARKER:inst1\|COUNT\[2\]\" is 15.208 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 9.087 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 9.087 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TEST_DE_BARKER.bdf" "" { Schematic "D:/LKW_108/TEST_DE_BARKER/TEST_DE_BARKER.bdf" { { 256 216 384 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.929 ns) + CELL(0.787 ns) 3.715 ns MY_DIVIDER:inst2\|Q 2 REG LCFF_X34_Y9_N25 6 " "Info: 2: + IC(1.929 ns) + CELL(0.787 ns) = 3.715 ns; Loc. = LCFF_X34_Y9_N25; Fanout = 6; REG Node = 'MY_DIVIDER:inst2\|Q'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.716 ns" { CLK MY_DIVIDER:inst2|Q } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 4.792 ns MY_BARKER:inst\|COUNT\[1\] 3 REG LCFF_X34_Y9_N29 5 " "Info: 3: + IC(0.290 ns) + CELL(0.787 ns) = 4.792 ns; Loc. = LCFF_X34_Y9_N29; Fanout = 5; REG Node = 'MY_BARKER:inst\|COUNT\[1\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { MY_DIVIDER:inst2|Q MY_BARKER:inst|COUNT[1] } "NODE_NAME" } } { "../MY_BARKER/MY_BARKER.vhd" "" { Text "D:/LKW_108/MY_BARKER/MY_BARKER.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.326 ns) + CELL(0.420 ns) 5.538 ns MY_BARKER:inst\|Mux0~21 4 COMB LCCOMB_X34_Y9_N8 1 " "Info: 4: + IC(0.326 ns) + CELL(0.420 ns) = 5.538 ns; Loc. = LCCOMB_X34_Y9_N8; Fanout = 1; COMB Node = 'MY_BARKER:inst\|Mux0~21'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.746 ns" { MY_BARKER:inst|COUNT[1] MY_BARKER:inst|Mux0~21 } "NODE_NAME" } } { "../MY_BARKER/MY_BARKER.vhd" "" { Text "D:/LKW_108/MY_BARKER/MY_BARKER.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.415 ns) 6.203 ns MY_BARKER:inst\|Mux0 5 COMB LCCOMB_X34_Y9_N20 2 " "Info: 5: + IC(0.250 ns) + CELL(0.415 ns) = 6.203 ns; Loc. = LCCOMB_X34_Y9_N20; Fanout = 2; COMB Node = 'MY_BARKER:inst\|Mux0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.665 ns" { MY_BARKER:inst|Mux0~21 MY_BARKER:inst|Mux0 } "NODE_NAME" } } { "../MY_BARKER/MY_BARKER.vhd" "" { Text "D:/LKW_108/MY_BARKER/MY_BARKER.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.314 ns) + CELL(0.000 ns) 7.517 ns MY_BARKER:inst\|Mux0~clkctrl 6 COMB CLKCTRL_G15 7 " "Info: 6: + IC(1.314 ns) + CELL(0.000 ns) = 7.517 ns; Loc. = CLKCTRL_G15; Fanout = 7; COMB Node = 'MY_BARKER:inst\|Mux0~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { MY_BARKER:inst|Mux0 MY_BARKER:inst|Mux0~clkctrl } "NODE_NAME" } } { "../MY_BARKER/MY_BARKER.vhd" "" { Text "D:/LKW_108/MY_BARKER/MY_BARKER.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.537 ns) 9.087 ns MY_DE_BARKER:inst1\|COUNT\[2\] 7 REG LCFF_X63_Y1_N5 2 " "Info: 7: + IC(1.033 ns) + CELL(0.537 ns) = 9.087 ns; Loc. = LCFF_X63_Y1_N5; Fanout = 2; REG Node = 'MY_DE_BARKER:inst1\|COUNT\[2\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { MY_BARKER:inst|Mux0~clkctrl MY_DE_BARKER:inst1|COUNT[2] } "NODE_NAME" } } { "../MY_DE_BARKER/MY_DE_BARKER.vhd" "" { Text "D:/LKW_108/MY_DE_BARKER/MY_DE_BARKER.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.945 ns ( 43.41 % ) " "Info: Total cell delay = 3.945 ns ( 43.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.142 ns ( 56.59 % ) " "Info: Total interconnect delay = 5.142 ns ( 56.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.087 ns" { CLK MY_DIVIDER:inst2|Q MY_BARKER:inst|COUNT[1] MY_BARKER:inst|Mux0~21 MY_BARKER:inst|Mux0 MY_BARKER:inst|Mux0~clkctrl MY_DE_BARKER:inst1|COUNT[2] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.087 ns" { CLK {} CLK~combout {} MY_DIVIDER:inst2|Q {} MY_BARKER:inst|COUNT[1] {} MY_BARKER:inst|Mux0~21 {} MY_BARKER:inst|Mux0 {} MY_BARKER:inst|Mux0~clkctrl {} MY_DE_BARKER:inst1|COUNT[2] {} } { 0.000ns 0.000ns 1.929ns 0.290ns 0.326ns 0.250ns 1.314ns 1.033ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.420ns 0.415ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../MY_DE_BARKER/MY_DE_BARKER.vhd" "" { Text "D:/LKW_108/MY_DE_BARKER/MY_DE_BARKER.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.871 ns + Longest register pin " "Info: + Longest register to pin delay is 5.871 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MY_DE_BARKER:inst1\|COUNT\[2\] 1 REG LCFF_X63_Y1_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y1_N5; Fanout = 2; REG Node = 'MY_DE_BARKER:inst1\|COUNT\[2\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { MY_DE_BARKER:inst1|COUNT[2] } "NODE_NAME" } } { "../MY_DE_BARKER/MY_DE_BARKER.vhd" "" { Text "D:/LKW_108/MY_DE_BARKER/MY_DE_BARKER.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.260 ns) + CELL(0.398 ns) 1.658 ns MY_DE_BARKER:inst1\|Equal0~57 2 COMB LCCOMB_X63_Y1_N26 1 " "Info: 2: + IC(1.260 ns) + CELL(0.398 ns) = 1.658 ns; Loc. = LCCOMB_X63_Y1_N26; Fanout = 1; COMB Node = 'MY_DE_BARKER:inst1\|Equal0~57'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.658 ns" { MY_DE_BARKER:inst1|COUNT[2] MY_DE_BARKER:inst1|Equal0~57 } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.410 ns) 2.514 ns MY_DE_BARKER:inst1\|Equal0~58 3 COMB LCCOMB_X63_Y1_N20 1 " "Info: 3: + IC(0.446 ns) + CELL(0.410 ns) = 2.514 ns; Loc. = LCCOMB_X63_Y1_N20; Fanout = 1; COMB Node = 'MY_DE_BARKER:inst1\|Equal0~58'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.856 ns" { MY_DE_BARKER:inst1|Equal0~57 MY_DE_BARKER:inst1|Equal0~58 } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.569 ns) + CELL(2.788 ns) 5.871 ns Y 4 PIN PIN_AB21 0 " "Info: 4: + IC(0.569 ns) + CELL(2.788 ns) = 5.871 ns; Loc. = PIN_AB21; Fanout = 0; PIN Node = 'Y'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.357 ns" { MY_DE_BARKER:inst1|Equal0~58 Y } "NODE_NAME" } } { "TEST_DE_BARKER.bdf" "" { Schematic "D:/LKW_108/TEST_DE_BARKER/TEST_DE_BARKER.bdf" { { 256 792 968 272 "Y" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.596 ns ( 61.25 % ) " "Info: Total cell delay = 3.596 ns ( 61.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.275 ns ( 38.75 % ) " "Info: Total interconnect delay = 2.275 ns ( 38.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.871 ns" { MY_DE_BARKER:inst1|COUNT[2] MY_DE_BARKER:inst1|Equal0~57 MY_DE_BARKER:inst1|Equal0~58 Y } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.871 ns" { MY_DE_BARKER:inst1|COUNT[2] {} MY_DE_BARKER:inst1|Equal0~57 {} MY_DE_BARKER:inst1|Equal0~58 {} Y {} } { 0.000ns 1.260ns 0.446ns 0.569ns } { 0.000ns 0.398ns 0.410ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.087 ns" { CLK MY_DIVIDER:inst2|Q MY_BARKER:inst|COUNT[1] MY_BARKER:inst|Mux0~21 MY_BARKER:inst|Mux0 MY_BARKER:inst|Mux0~clkctrl MY_DE_BARKER:inst1|COUNT[2] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.087 ns" { CLK {} CLK~combout {} MY_DIVIDER:inst2|Q {} MY_BARKER:inst|COUNT[1] {} MY_BARKER:inst|Mux0~21 {} MY_BARKER:inst|Mux0 {} MY_BARKER:inst|Mux0~clkctrl {} MY_DE_BARKER:inst1|COUNT[2] {} } { 0.000ns 0.000ns 1.929ns 0.290ns 0.326ns 0.250ns 1.314ns 1.033ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.420ns 0.415ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.871 ns" { MY_DE_BARKER:inst1|COUNT[2] MY_DE_BARKER:inst1|Equal0~57 MY_DE_BARKER:inst1|Equal0~58 Y } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.871 ns" { MY_DE_BARKER:inst1|COUNT[2] {} MY_DE_BARKER:inst1|Equal0~57 {} MY_DE_BARKER:inst1|Equal0~58 {} Y {} } { 0.000ns 1.260ns 0.446ns 0.569ns } { 0.000ns 0.398ns 0.410ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "155 " "Info: Peak virtual memory: 155 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 29 11:29:29 2018 " "Info: Processing ended: Thu Nov 29 11:29:29 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
