# project 1
Design and verify a half adder, using verilog premitives.


