0.7
2020.1
May 27 2020
20:09:33
C:/Users/ReWoodPC/Downloads/FPGA/Labs/labs.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/ReWoodPC/Downloads/FPGA/Labs/labs.srcs/sim_1/new/tb_decoder_riscv.v,1682623334,verilog,,,C:/Users/ReWoodPC/Downloads/FPGA/Labs/labs.srcs/sources_1/new/defines_riscv.v,decoder_riscv_ref;tb_decoder_riscv,,,../../../../labs.srcs/sources_1/new,,,,,
C:/Users/ReWoodPC/Downloads/FPGA/Labs/labs.srcs/sources_1/new/decoder_riscv.v,1682660400,verilog,,C:/Users/ReWoodPC/Downloads/FPGA/Labs/labs.srcs/sim_1/new/tb_decoder_riscv.v,C:/Users/ReWoodPC/Downloads/FPGA/Labs/labs.srcs/sources_1/new/defines_riscv.v,decoder_riscv,,,../../../../labs.srcs/sources_1/new,,,,,
C:/Users/ReWoodPC/Downloads/FPGA/Labs/labs.srcs/sources_1/new/defines_riscv.v,1677839087,verilog,,,,,,,,,,,,
