// Seed: 236291293
module module_0 (
    input wor   id_0,
    input tri1  id_1,
    input uwire id_2
);
  wire id_4;
  assign module_1.id_9 = 0;
endmodule
module module_1 #(
    parameter id_31 = 32'd96
) (
    input tri1 id_0,
    output tri1 id_1,
    input tri1 id_2,
    output supply1 id_3,
    input supply0 id_4,
    input wor id_5,
    input tri id_6,
    input tri id_7,
    output tri0 id_8,
    output tri0 id_9,
    output supply0 id_10,
    input wire id_11,
    output wor id_12,
    input tri0 id_13,
    output tri id_14,
    input tri id_15,
    input supply0 id_16,
    input uwire id_17,
    output tri0 id_18,
    input wor id_19,
    input wor id_20,
    input wire id_21,
    input wor id_22,
    input wand id_23,
    output wand id_24,
    input uwire id_25,
    input tri0 id_26,
    input tri1 id_27,
    input wand id_28,
    input supply0 id_29,
    input wire id_30,
    input wire _id_31,
    output tri0 id_32,
    input wor id_33,
    input tri1 id_34
);
  parameter id_36 = 1;
  wire id_37;
  module_0 modCall_1 (
      id_22,
      id_5,
      id_5
  );
  logic [id_31 : -1 'b0] id_38;
endmodule
