module fsm_divisibleby5_tb;
reg clk,reset,din;
wire dout;
fsm_divisibleby5 uut(clk,reset,din,dout);
always #5 clk=~clk;
task send_bits(input [15:0]num,input integer nbits);
integer i;
begin
for(i=nbits-1;i>=0;i=i-1)begin
din=num[i];
@(posedge clk);
$display("Bit=%b, StateOutput=%b", din, dout);
end
$display("Final Output (Divisible by 5?): %b\n", dout);
end
endtask
initial begin
clk=0;reset=1;din=0;
#10 reset=0;
send_bits(3'b101, 3);
send_bits(3'b110, 3);
$stop;
end
endmodule
