{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741670594872 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741670594873 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 11 02:23:14 2025 " "Processing started: Tue Mar 11 02:23:14 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741670594873 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741670594873 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS_Monociclo -c MIPS_Monociclo " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_Monociclo -c MIPS_Monociclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741670594873 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1741670595242 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1741670595242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file ula_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula_ctrl " "Found entity 1: ula_ctrl" {  } { { "ula_ctrl.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/ula_ctrl.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741670603217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741670603217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/control.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741670603218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741670603218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/ULA.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741670603220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741670603220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador_pc_4.v 1 1 " "Found 1 design units, including 1 entities, in source file somador_pc_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador_PC_4 " "Found entity 1: somador_PC_4" {  } { { "somador_PC_4.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/somador_PC_4.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741670603221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741670603221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador_pc_jump.v 1 1 " "Found 1 design units, including 1 entities, in source file somador_pc_jump.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador_PC_jump " "Found entity 1: somador_PC_jump" {  } { { "somador_PC_jump.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/somador_PC_jump.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741670603223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741670603223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_monociclo.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_monociclo.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Monociclo " "Found entity 1: MIPS_Monociclo" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741670603225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741670603225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/mux2x1.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741670603226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741670603226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741670603228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741670603228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor_de_sinal.v 1 1 " "Found 1 design units, including 1 entities, in source file extensor_de_sinal.v" { { "Info" "ISGN_ENTITY_NAME" "1 extensor_de_sinal " "Found entity 1: extensor_de_sinal" {  } { { "extensor_de_sinal.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/extensor_de_sinal.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741670603230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741670603230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_2.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_left_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left_2 " "Found entity 1: shift_left_2" {  } { { "shift_left_2.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/shift_left_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741670603231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741670603231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file i_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 i_mem " "Found entity 1: i_mem" {  } { { "i_mem.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/i_mem.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741670603233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741670603233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/regfile.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741670603235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741670603235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file d_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_mem " "Found entity 1: d_mem" {  } { { "d_mem.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741670603237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741670603237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_regdst.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1_regdst.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_regdst " "Found entity 1: mux2x1_regdst" {  } { { "mux2x1_regdst.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/mux2x1_regdst.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741670603238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741670603238 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_Monociclo " "Elaborating entity \"MIPS_Monociclo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1741670603263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:pc " "Elaborating entity \"PC\" for hierarchy \"PC:pc\"" {  } { { "MIPS_Monociclo.v" "pc" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741670603290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_mem i_mem:imen " "Elaborating entity \"i_mem\" for hierarchy \"i_mem:imen\"" {  } { { "MIPS_Monociclo.v" "imen" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741670603291 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_ROM.data_a 0 i_mem.v(18) " "Net \"memoria_ROM.data_a\" at i_mem.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "i_mem.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/i_mem.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1741670603292 "|MIPS_Monociclo|i_mem:imen"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_ROM.waddr_a 0 i_mem.v(18) " "Net \"memoria_ROM.waddr_a\" at i_mem.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "i_mem.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/i_mem.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1741670603292 "|MIPS_Monociclo|i_mem:imen"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_ROM.we_a 0 i_mem.v(18) " "Net \"memoria_ROM.we_a\" at i_mem.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "i_mem.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/i_mem.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1741670603292 "|MIPS_Monociclo|i_mem:imen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador_PC_4 somador_PC_4:somador_pc4 " "Elaborating entity \"somador_PC_4\" for hierarchy \"somador_PC_4:somador_pc4\"" {  } { { "MIPS_Monociclo.v" "somador_pc4" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741670603293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador_PC_jump somador_PC_jump:somador_jump " "Elaborating entity \"somador_PC_jump\" for hierarchy \"somador_PC_jump:somador_jump\"" {  } { { "MIPS_Monociclo.v" "somador_jump" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741670603294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left_2 shift_left_2:sll2 " "Elaborating entity \"shift_left_2\" for hierarchy \"shift_left_2:sll2\"" {  } { { "MIPS_Monociclo.v" "sll2" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741670603297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensor_de_sinal extensor_de_sinal:extensor " "Elaborating entity \"extensor_de_sinal\" for hierarchy \"extensor_de_sinal:extensor\"" {  } { { "MIPS_Monociclo.v" "extensor" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741670603299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_mem d_mem:d_mem " "Elaborating entity \"d_mem\" for hierarchy \"d_mem:d_mem\"" {  } { { "MIPS_Monociclo.v" "d_mem" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741670603301 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ReadData d_mem.v(27) " "Verilog HDL Always Construct warning at d_mem.v(27): inferring latch(es) for variable \"ReadData\", which holds its previous value in one or more paths through the always construct" {  } { { "d_mem.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1741670603302 "|MIPS_Monociclo|d_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[0\] d_mem.v(27) " "Inferred latch for \"ReadData\[0\]\" at d_mem.v(27)" {  } { { "d_mem.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741670603302 "|MIPS_Monociclo|d_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[1\] d_mem.v(27) " "Inferred latch for \"ReadData\[1\]\" at d_mem.v(27)" {  } { { "d_mem.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741670603302 "|MIPS_Monociclo|d_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[2\] d_mem.v(27) " "Inferred latch for \"ReadData\[2\]\" at d_mem.v(27)" {  } { { "d_mem.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741670603302 "|MIPS_Monociclo|d_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[3\] d_mem.v(27) " "Inferred latch for \"ReadData\[3\]\" at d_mem.v(27)" {  } { { "d_mem.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741670603303 "|MIPS_Monociclo|d_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[4\] d_mem.v(27) " "Inferred latch for \"ReadData\[4\]\" at d_mem.v(27)" {  } { { "d_mem.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741670603303 "|MIPS_Monociclo|d_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[5\] d_mem.v(27) " "Inferred latch for \"ReadData\[5\]\" at d_mem.v(27)" {  } { { "d_mem.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741670603303 "|MIPS_Monociclo|d_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[6\] d_mem.v(27) " "Inferred latch for \"ReadData\[6\]\" at d_mem.v(27)" {  } { { "d_mem.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741670603303 "|MIPS_Monociclo|d_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[7\] d_mem.v(27) " "Inferred latch for \"ReadData\[7\]\" at d_mem.v(27)" {  } { { "d_mem.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741670603303 "|MIPS_Monociclo|d_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[8\] d_mem.v(27) " "Inferred latch for \"ReadData\[8\]\" at d_mem.v(27)" {  } { { "d_mem.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741670603303 "|MIPS_Monociclo|d_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[9\] d_mem.v(27) " "Inferred latch for \"ReadData\[9\]\" at d_mem.v(27)" {  } { { "d_mem.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741670603303 "|MIPS_Monociclo|d_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[10\] d_mem.v(27) " "Inferred latch for \"ReadData\[10\]\" at d_mem.v(27)" {  } { { "d_mem.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741670603303 "|MIPS_Monociclo|d_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[11\] d_mem.v(27) " "Inferred latch for \"ReadData\[11\]\" at d_mem.v(27)" {  } { { "d_mem.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741670603303 "|MIPS_Monociclo|d_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[12\] d_mem.v(27) " "Inferred latch for \"ReadData\[12\]\" at d_mem.v(27)" {  } { { "d_mem.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741670603303 "|MIPS_Monociclo|d_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[13\] d_mem.v(27) " "Inferred latch for \"ReadData\[13\]\" at d_mem.v(27)" {  } { { "d_mem.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741670603303 "|MIPS_Monociclo|d_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[14\] d_mem.v(27) " "Inferred latch for \"ReadData\[14\]\" at d_mem.v(27)" {  } { { "d_mem.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741670603303 "|MIPS_Monociclo|d_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[15\] d_mem.v(27) " "Inferred latch for \"ReadData\[15\]\" at d_mem.v(27)" {  } { { "d_mem.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741670603303 "|MIPS_Monociclo|d_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[16\] d_mem.v(27) " "Inferred latch for \"ReadData\[16\]\" at d_mem.v(27)" {  } { { "d_mem.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741670603303 "|MIPS_Monociclo|d_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[17\] d_mem.v(27) " "Inferred latch for \"ReadData\[17\]\" at d_mem.v(27)" {  } { { "d_mem.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741670603303 "|MIPS_Monociclo|d_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[18\] d_mem.v(27) " "Inferred latch for \"ReadData\[18\]\" at d_mem.v(27)" {  } { { "d_mem.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741670603303 "|MIPS_Monociclo|d_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[19\] d_mem.v(27) " "Inferred latch for \"ReadData\[19\]\" at d_mem.v(27)" {  } { { "d_mem.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741670603303 "|MIPS_Monociclo|d_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[20\] d_mem.v(27) " "Inferred latch for \"ReadData\[20\]\" at d_mem.v(27)" {  } { { "d_mem.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741670603303 "|MIPS_Monociclo|d_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[21\] d_mem.v(27) " "Inferred latch for \"ReadData\[21\]\" at d_mem.v(27)" {  } { { "d_mem.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741670603304 "|MIPS_Monociclo|d_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[22\] d_mem.v(27) " "Inferred latch for \"ReadData\[22\]\" at d_mem.v(27)" {  } { { "d_mem.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741670603304 "|MIPS_Monociclo|d_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[23\] d_mem.v(27) " "Inferred latch for \"ReadData\[23\]\" at d_mem.v(27)" {  } { { "d_mem.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741670603304 "|MIPS_Monociclo|d_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[24\] d_mem.v(27) " "Inferred latch for \"ReadData\[24\]\" at d_mem.v(27)" {  } { { "d_mem.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741670603304 "|MIPS_Monociclo|d_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[25\] d_mem.v(27) " "Inferred latch for \"ReadData\[25\]\" at d_mem.v(27)" {  } { { "d_mem.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741670603304 "|MIPS_Monociclo|d_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[26\] d_mem.v(27) " "Inferred latch for \"ReadData\[26\]\" at d_mem.v(27)" {  } { { "d_mem.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741670603304 "|MIPS_Monociclo|d_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[27\] d_mem.v(27) " "Inferred latch for \"ReadData\[27\]\" at d_mem.v(27)" {  } { { "d_mem.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741670603304 "|MIPS_Monociclo|d_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[28\] d_mem.v(27) " "Inferred latch for \"ReadData\[28\]\" at d_mem.v(27)" {  } { { "d_mem.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741670603304 "|MIPS_Monociclo|d_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[29\] d_mem.v(27) " "Inferred latch for \"ReadData\[29\]\" at d_mem.v(27)" {  } { { "d_mem.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741670603304 "|MIPS_Monociclo|d_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[30\] d_mem.v(27) " "Inferred latch for \"ReadData\[30\]\" at d_mem.v(27)" {  } { { "d_mem.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741670603304 "|MIPS_Monociclo|d_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[31\] d_mem.v(27) " "Inferred latch for \"ReadData\[31\]\" at d_mem.v(27)" {  } { { "d_mem.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741670603304 "|MIPS_Monociclo|d_mem:d_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:regfile " "Elaborating entity \"regfile\" for hierarchy \"regfile:regfile\"" {  } { { "MIPS_Monociclo.v" "regfile" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741670603304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 mux2x1:mux_PC_next " "Elaborating entity \"mux2x1\" for hierarchy \"mux2x1:mux_PC_next\"" {  } { { "MIPS_Monociclo.v" "mux_PC_next" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741670603312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1_regdst mux2x1_regdst:mux_dest_reg " "Elaborating entity \"mux2x1_regdst\" for hierarchy \"mux2x1_regdst:mux_dest_reg\"" {  } { { "MIPS_Monociclo.v" "mux_dest_reg" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741670603313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:uc " "Elaborating entity \"control\" for hierarchy \"control:uc\"" {  } { { "MIPS_Monociclo.v" "uc" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741670603314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ula " "Elaborating entity \"ULA\" for hierarchy \"ULA:ula\"" {  } { { "MIPS_Monociclo.v" "ula" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741670603315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula_ctrl ula_ctrl:ula_ctrl " "Elaborating entity \"ula_ctrl\" for hierarchy \"ula_ctrl:ula_ctrl\"" {  } { { "MIPS_Monociclo.v" "ula_ctrl" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741670603317 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "i_mem:imen\|memoria_ROM " "RAM logic \"i_mem:imen\|memoria_ROM\" is uninferred because MIF is not supported for the selected family" {  } { { "i_mem.v" "memoria_ROM" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/i_mem.v" 18 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1741670603812 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1741670603812 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[0\] GND " "Pin \"PC_out\[0\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741670609179 "|MIPS_Monociclo|PC_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[1\] GND " "Pin \"PC_out\[1\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741670609179 "|MIPS_Monociclo|PC_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[0\] GND " "Pin \"d_mem_out\[0\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741670609179 "|MIPS_Monociclo|d_mem_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[1\] GND " "Pin \"d_mem_out\[1\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741670609179 "|MIPS_Monociclo|d_mem_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[2\] GND " "Pin \"d_mem_out\[2\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741670609179 "|MIPS_Monociclo|d_mem_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[3\] GND " "Pin \"d_mem_out\[3\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741670609179 "|MIPS_Monociclo|d_mem_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[4\] GND " "Pin \"d_mem_out\[4\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741670609179 "|MIPS_Monociclo|d_mem_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[5\] GND " "Pin \"d_mem_out\[5\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741670609179 "|MIPS_Monociclo|d_mem_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[6\] GND " "Pin \"d_mem_out\[6\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741670609179 "|MIPS_Monociclo|d_mem_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[7\] GND " "Pin \"d_mem_out\[7\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741670609179 "|MIPS_Monociclo|d_mem_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[8\] GND " "Pin \"d_mem_out\[8\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741670609179 "|MIPS_Monociclo|d_mem_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[9\] GND " "Pin \"d_mem_out\[9\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741670609179 "|MIPS_Monociclo|d_mem_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[10\] GND " "Pin \"d_mem_out\[10\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741670609179 "|MIPS_Monociclo|d_mem_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[11\] GND " "Pin \"d_mem_out\[11\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741670609179 "|MIPS_Monociclo|d_mem_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[12\] GND " "Pin \"d_mem_out\[12\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741670609179 "|MIPS_Monociclo|d_mem_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[13\] GND " "Pin \"d_mem_out\[13\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741670609179 "|MIPS_Monociclo|d_mem_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[14\] GND " "Pin \"d_mem_out\[14\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741670609179 "|MIPS_Monociclo|d_mem_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[15\] GND " "Pin \"d_mem_out\[15\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741670609179 "|MIPS_Monociclo|d_mem_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[16\] GND " "Pin \"d_mem_out\[16\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741670609179 "|MIPS_Monociclo|d_mem_out[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[17\] GND " "Pin \"d_mem_out\[17\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741670609179 "|MIPS_Monociclo|d_mem_out[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[18\] GND " "Pin \"d_mem_out\[18\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741670609179 "|MIPS_Monociclo|d_mem_out[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[19\] GND " "Pin \"d_mem_out\[19\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741670609179 "|MIPS_Monociclo|d_mem_out[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[20\] GND " "Pin \"d_mem_out\[20\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741670609179 "|MIPS_Monociclo|d_mem_out[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[21\] GND " "Pin \"d_mem_out\[21\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741670609179 "|MIPS_Monociclo|d_mem_out[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[22\] GND " "Pin \"d_mem_out\[22\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741670609179 "|MIPS_Monociclo|d_mem_out[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[23\] GND " "Pin \"d_mem_out\[23\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741670609179 "|MIPS_Monociclo|d_mem_out[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[24\] GND " "Pin \"d_mem_out\[24\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741670609179 "|MIPS_Monociclo|d_mem_out[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[25\] GND " "Pin \"d_mem_out\[25\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741670609179 "|MIPS_Monociclo|d_mem_out[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[26\] GND " "Pin \"d_mem_out\[26\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741670609179 "|MIPS_Monociclo|d_mem_out[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[27\] GND " "Pin \"d_mem_out\[27\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741670609179 "|MIPS_Monociclo|d_mem_out[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[28\] GND " "Pin \"d_mem_out\[28\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741670609179 "|MIPS_Monociclo|d_mem_out[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[29\] GND " "Pin \"d_mem_out\[29\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741670609179 "|MIPS_Monociclo|d_mem_out[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[30\] GND " "Pin \"d_mem_out\[30\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741670609179 "|MIPS_Monociclo|d_mem_out[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[31\] GND " "Pin \"d_mem_out\[31\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741670609179 "|MIPS_Monociclo|d_mem_out[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1741670609179 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1741670609342 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1741670618042 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741670618042 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3878 " "Implemented 3878 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1741670618266 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1741670618266 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3780 " "Implemented 3780 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1741670618266 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1741670618266 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741670618288 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 11 02:23:38 2025 " "Processing ended: Tue Mar 11 02:23:38 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741670618288 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741670618288 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741670618288 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741670618288 ""}
