<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><title>MFAR_EL3</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">MFAR_EL3, Physical Fault Address Register (EL3)</h1><p>The MFAR_EL3 characteristics are:</p><h2>Purpose</h2><p>Records the faulting physical address for a Granule Protection Check, synchronous External Abort, or SError exception taken to EL3.</p><h2>Configuration</h2><p>This register is present only when FEAT_PFAR is implemented or FEAT_RME is implemented. Otherwise, direct accesses to MFAR_EL3 are <span class="arm-defined-word">UNDEFINED</span>.</p><h2>Attributes</h2><p>MFAR_EL3 is a 64-bit register.</p><h2>Field descriptions</h2><h3><ins>When FEAT_RME is implemented and the exception is a GPC exception:</ins></h3><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#fieldset_0-63_63">NS</a></td><td class="lr" colspan="1"><a href="#fieldset_0-62_62">NSE</a></td><td class="lr" colspan="6"><a href="#fieldset_0-61_56">RES0</a></td><td class="lr" colspan="4"><a href="#fieldset_0-55_52-1">FPA[55:52]</a></td><td class="lr" colspan="4"><a href="#fieldset_0-51_48-1">FPA[51:48]</a></td><td class="lr" colspan="16"><a href="#fieldset_0-47_12">FPA<del>[47:12]</del></a></td></tr><tr class="firstrow"><td class="lr" colspan="20"><a href="#fieldset_0-47_12">FPA<del>[47:12]</del></a></td><td class="lr" colspan="12"><a href="#fieldset_0-11_0">RES0</a></td></tr></tbody></table><div class="text_before_fields"><p><del>An exception return at EL3 makes MFAR_EL3 </del><span class="arm-defined-word"><del>UNKNOWN</del></span><del>.</del></p></div><h4 id="fieldset_0-63_63">NS, bit [63]</h4><div class="field"><p>Together with <ins>MFAR_EL3.NSE</ins><del>the NSE field</del>, reports the physical address space of the access that triggered the exception.</p><table class="valuetable"><thead><tr><th>NSE</th><th>NS</th><th>Meaning</th></tr></thead><tbody><tr><td><span class="binarynumber">0b0</span></td><td><span class="binarynumber">0b0</span></td><td>When Secure state is implemented, Secure. Otherwise reserved.</td></tr><tr><td><span class="binarynumber">0b0</span></td><td><span class="binarynumber">0b1</span></td><td>Non-secure.</td></tr><tr><td><span class="binarynumber">0b1</span></td><td><span class="binarynumber">0b0</span></td><td>Root.</td></tr><tr><td><span class="binarynumber">0b1</span></td><td><span class="binarynumber">0b1</span></td><td>Realm.</td></tr></tbody></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-62_62">NSE, bit [62]</h4><div class="field"><p>Together with <ins>MFAR_EL3.NS</ins><del>the NS field</del>, reports the physical address space of the access that triggered the exception.</p><p>For a description of the values derived by evaluating NS and NSE together, see MFAR_EL3.NS.</p><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-61_56">Bits [61:56]</h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_0-55_52-1">FPA[55:52], bits [55:52]<span class="condition"><br/>When FEAT_D128 is implemented:
                        </span></h4><div class="field"><p>When FEAT_D128 is implemented, extension to <ins>MFAR_EL3.FPA</ins><del>FPA</del>[47:12].</p><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-55_52-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_0-51_48-1">FPA[51:48], bits [51:48]<span class="condition"><br/>When FEAT_LPA is implemented:
                        </span></h4><div class="field"><p>When FEAT_LPA is implemented, extension to <ins>MFAR_EL3.FPA</ins><del>FPA</del>[47:12].</p><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-51_48-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_0-47_12">FPA<ins>,</ins><del>[47:12],</del> bits [47:12]</h4><div class="field"><p>Bits [47:12] of the <ins>Faulting</ins><del>faulting</del> <ins>Physical</ins><del>physical</del> <ins>Address.</ins><del>address.</del></p><p>For implementations with fewer than 48 physical address bits, the corresponding upper bits in this field are <span class="arm-defined-word">RES0</span>.</p><p><del>When recording an address for a synchronous External Abort or SError exception, the recorded address can be any address within the same naturally-aligned fault granule as the faulting physical address, where the size of the fault granule is </del><span class="arm-defined-word"><del>IMPLEMENTATION DEFINED</del></span><del>, but must be no larger than:</del></p><ul><li><del>The size of the range of values permitted to be recorded in </del><a href="AArch64-far_el3.html"><del>FAR_EL3</del></a><del>.
</del></li></ul><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-11_0">Bits [11:0]</h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><div class="access_mechanisms"><h2><del class="nocount">Accessing MFAR_EL3</del></h2><p><del>MFAR_EL3 is not valid and reads </del><span class="arm-defined-word"><del>UNKNOWN</del></span><del> if </del><a href="AArch64-esr_el3.html"><del>ESR_EL3</del></a><del>.PFV is recorded as 0 and </del><a href="AArch64-esr_el3.html"><del>ESR_EL3</del></a><del>.EC is recorded indicating an Abort or SError exception.</del></p><p><del>Accesses to this register use the following encodings in the System register encoding space:</del></p><h4 class="assembler"><del>MRS &lt;Xt>, MFAR_EL3</del></h4><table class="access_instructions"><tr><th><del class="nocount">op0</del></th><th><del class="nocount">op1</del></th><th><del class="nocount">CRn</del></th><th><del class="nocount">CRm</del></th><th><del class="nocount">op2</del></th></tr><tr><td><del class="nocount">0b11</del></td><td><del class="nocount">0b110</del></td><td><del class="nocount">0b0110</del></td><td><del class="nocount">0b0000</del></td><td><del class="nocount">0b101</del></td></tr></table><p class="pseudocode"><del>
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
    UNDEFINED;
elsif PSTATE.EL == EL3 then
    X[t, 64] = MFAR_EL3;
                </del></p><h4 class="assembler"><del>MSR MFAR_EL3, &lt;Xt></del></h4><table class="access_instructions"><tr><th><del class="nocount">op0</del></th><th><del class="nocount">op1</del></th><th><del class="nocount">CRn</del></th><th><del class="nocount">CRm</del></th><th><del class="nocount">op2</del></th></tr><tr><td><del class="nocount">0b11</del></td><td><del class="nocount">0b110</del></td><td><del class="nocount">0b0110</del></td><td><del class="nocount">0b0000</del></td><td><del class="nocount">0b101</del></td></tr></table><p class="pseudocode"><del>
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
    UNDEFINED;
elsif PSTATE.EL == EL3 then
    MFAR_EL3 = X[t, 64];
                </del></p></div><h3><ins>When FEAT_PFAR is implemented and the exception is a synchronous External Abort or SError exception:</ins></h3><table class="regdiagram"><thead><tr><td><ins class="nocount">63</ins></td><td><ins class="nocount">62</ins></td><td><ins class="nocount">61</ins></td><td><ins class="nocount">60</ins></td><td><ins class="nocount">59</ins></td><td><ins class="nocount">58</ins></td><td><ins class="nocount">57</ins></td><td><ins class="nocount">56</ins></td><td><ins class="nocount">55</ins></td><td><ins class="nocount">54</ins></td><td><ins class="nocount">53</ins></td><td><ins class="nocount">52</ins></td><td><ins class="nocount">51</ins></td><td><ins class="nocount">50</ins></td><td><ins class="nocount">49</ins></td><td><ins class="nocount">48</ins></td><td><ins class="nocount">47</ins></td><td><ins class="nocount">46</ins></td><td><ins class="nocount">45</ins></td><td><ins class="nocount">44</ins></td><td><ins class="nocount">43</ins></td><td><ins class="nocount">42</ins></td><td><ins class="nocount">41</ins></td><td><ins class="nocount">40</ins></td><td><ins class="nocount">39</ins></td><td><ins class="nocount">38</ins></td><td><ins class="nocount">37</ins></td><td><ins class="nocount">36</ins></td><td><ins class="nocount">35</ins></td><td><ins class="nocount">34</ins></td><td><ins class="nocount">33</ins></td><td><ins class="nocount">32</ins></td></tr></thead><tfoot><tr><td><ins class="nocount">31</ins></td><td><ins class="nocount">30</ins></td><td><ins class="nocount">29</ins></td><td><ins class="nocount">28</ins></td><td><ins class="nocount">27</ins></td><td><ins class="nocount">26</ins></td><td><ins class="nocount">25</ins></td><td><ins class="nocount">24</ins></td><td><ins class="nocount">23</ins></td><td><ins class="nocount">22</ins></td><td><ins class="nocount">21</ins></td><td><ins class="nocount">20</ins></td><td><ins class="nocount">19</ins></td><td><ins class="nocount">18</ins></td><td><ins class="nocount">17</ins></td><td><ins class="nocount">16</ins></td><td><ins class="nocount">15</ins></td><td><ins class="nocount">14</ins></td><td><ins class="nocount">13</ins></td><td><ins class="nocount">12</ins></td><td><ins class="nocount">11</ins></td><td><ins class="nocount">10</ins></td><td><ins class="nocount">9</ins></td><td><ins class="nocount">8</ins></td><td><ins class="nocount">7</ins></td><td><ins class="nocount">6</ins></td><td><ins class="nocount">5</ins></td><td><ins class="nocount">4</ins></td><td><ins class="nocount">3</ins></td><td><ins class="nocount">2</ins></td><td><ins class="nocount">1</ins></td><td><ins class="nocount">0</ins></td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#fieldset_1-63_63-1"><ins class="nocount">NS</ins></a></td><td class="lr" colspan="1"><a href="#fieldset_1-62_62-1"><ins class="nocount">NSE</ins></a></td><td class="lr" colspan="6"><a href="#fieldset_1-61_56"><ins class="nocount">RES0</ins></a></td><td class="lr" colspan="4"><a href="#fieldset_1-55_52-1"><ins class="nocount">PA[55:52]</ins></a></td><td class="lr" colspan="4"><a href="#fieldset_1-51_48-1"><ins class="nocount">PA[51:48]</ins></a></td><td class="lr" colspan="16"><a href="#fieldset_1-47_0"><ins class="nocount">PA</ins></a></td></tr><tr class="firstrow"><td class="lr" colspan="32"><a href="#fieldset_1-47_0"><ins class="nocount">PA</ins></a></td></tr></tbody></table><h4 id="fieldset_1-63_63-1"><ins>NS, bit [63]</ins><span class="condition"><br/><ins>When FEAT_RME is implemented:
                        </ins></span></h4><div class="field"><p><ins>Together with MFAR_EL3.NSE, reports the physical address space of the access that triggered the exception.</ins></p><table class="valuetable"><thead><tr><th><ins>NSE</ins></th><th><ins>NS</ins></th><th><ins>Meaning</ins></th></tr></thead><tbody><tr><td><span class="binarynumber"><ins>0b0</ins></span></td><td><span class="binarynumber"><ins>0b0</ins></span></td><td><ins>When Secure state is implemented, Secure. Otherwise reserved.</ins></td></tr><tr><td><span class="binarynumber"><ins>0b0</ins></span></td><td><span class="binarynumber"><ins>0b1</ins></span></td><td><ins>Non-secure.</ins></td></tr><tr><td><span class="binarynumber"><ins>0b1</ins></span></td><td><span class="binarynumber"><ins>0b0</ins></span></td><td><ins>Root.</ins></td></tr><tr><td><span class="binarynumber"><ins>0b1</ins></span></td><td><span class="binarynumber"><ins>0b1</ins></span></td><td><ins>Realm.</ins></td></tr></tbody></table><p><ins>The reset behavior of this field is:</ins></p><ul><li><ins>On a Warm reset, 
      this field resets
       to an architecturally </ins><span class="arm-defined-word"><ins>UNKNOWN</ins></span><ins> value.</ins></li></ul></div><h4 id="fieldset_1-63_63-2"><span class="condition"><br/><ins>Otherwise:
                        </ins></span></h4><div class="field"><p><ins>Non-secure. Reports the physical address space of the access that triggered the exception.</ins></p><table class="valuetable"><tr><th><ins>NS</ins></th><th><ins>Meaning</ins></th></tr><tr><td class="bitfield"><ins>0b0</ins></td><td><p><ins>Secure physical address space.</ins></p></td></tr><tr><td class="bitfield"><ins>0b1</ins></td><td><p><ins>Non-secure physical address space.</ins></p></td></tr></table><p><ins>The reset behavior of this field is:</ins></p><ul><li><ins>On a Warm reset, 
      this field resets
       to an architecturally </ins><span class="arm-defined-word"><ins>UNKNOWN</ins></span><ins> value.</ins></li></ul></div><h4 id="fieldset_1-62_62-1"><ins>NSE, bit [62]</ins><span class="condition"><br/><ins>When FEAT_RME is implemented:
                        </ins></span></h4><div class="field"><p><ins>Together with MFAR_EL3.NS, reports the physical address space of the access that triggered the exception.</ins></p><p><ins>For a description of the values derived by evaluating NS and NSE together, see MFAR_EL3.NS.</ins></p><p><ins>The reset behavior of this field is:</ins></p><ul><li><ins>On a Warm reset, 
      this field resets
       to an architecturally </ins><span class="arm-defined-word"><ins>UNKNOWN</ins></span><ins> value.</ins></li></ul></div><h4 id="fieldset_1-62_62-2"><span class="condition"><br/><ins>Otherwise:
                        </ins></span></h4><div class="field"><p><ins>Reserved, </ins><span class="arm-defined-word"><ins>RES0</ins></span><ins>.</ins></p></div><h4 id="fieldset_1-61_56"><ins>Bits [61:56]</ins></h4><div class="field"><p><ins>Reserved, </ins><span class="arm-defined-word"><ins>RES0</ins></span><ins>.</ins></p></div><h4 id="fieldset_1-55_52-1"><ins>PA[55:52], bits [55:52]</ins><span class="condition"><br/><ins>When FEAT_D128 is implemented:
                        </ins></span></h4><div class="field"><p><ins>When FEAT_D128 is implemented, extension to MFAR_EL3.PA[47:0].</ins></p><p><ins>The reset behavior of this field is:</ins></p><ul><li><ins>On a Warm reset, 
      this field resets
       to an architecturally </ins><span class="arm-defined-word"><ins>UNKNOWN</ins></span><ins> value.</ins></li></ul></div><h4 id="fieldset_1-55_52-2"><span class="condition"><br/><ins>Otherwise:
                        </ins></span></h4><div class="field"><p><ins>Reserved, </ins><span class="arm-defined-word"><ins>RES0</ins></span><ins>.</ins></p></div><h4 id="fieldset_1-51_48-1"><ins>PA[51:48], bits [51:48]</ins><span class="condition"><br/><ins>When FEAT_LPA is implemented:
                        </ins></span></h4><div class="field"><p><ins>When FEAT_LPA is implemented, extension to MFAR_EL3.PA[47:0].</ins></p><p><ins>The reset behavior of this field is:</ins></p><ul><li><ins>On a Warm reset, 
      this field resets
       to an architecturally </ins><span class="arm-defined-word"><ins>UNKNOWN</ins></span><ins> value.</ins></li></ul></div><h4 id="fieldset_1-51_48-2"><span class="condition"><br/><ins>Otherwise:
                        </ins></span></h4><div class="field"><p><ins>Reserved, </ins><span class="arm-defined-word"><ins>RES0</ins></span><ins>.</ins></p></div><h4 id="fieldset_1-47_0"><ins>PA, bits [47:0]</ins></h4><div class="field"><p><ins>Physical Address. Bits [47:0] of the aborting physical address.</ins></p><p><ins>For implementations with fewer than 48 physical address bits, the corresponding upper bits in this field are </ins><span class="arm-defined-word"><ins>RES0</ins></span><ins>.</ins></p><p><ins>The recorded address can be any address within the same naturally-aligned fault granule as the faulting physical address, where the size of the fault granule is </ins><span class="arm-defined-word"><ins>IMPLEMENTATION DEFINED</ins></span><ins> and no larger than the larger than:</ins></p><ul><li><ins>The size of the range of values permitted to be recorded in </ins><a href="AArch64-far_el3.html"><ins>FAR_EL3</ins></a><ins>.
</ins></li></ul><p><ins>The reset behavior of this field is:</ins></p><ul><li><ins>On a Warm reset, 
      this field resets
       to an architecturally </ins><span class="arm-defined-word"><ins>UNKNOWN</ins></span><ins> value.</ins></li></ul></div><div class="access_mechanisms"><h2><ins class="nocount">Accessing MFAR_EL3</ins></h2><p><ins>MFAR_EL3 is not valid and reads </ins><span class="arm-defined-word"><ins>UNKNOWN</ins></span><ins> if </ins><a href="AArch64-esr_el3.html"><ins>ESR_EL3</ins></a><ins>.EC is recorded indicating an Abort or SError exception and </ins><a href="AArch64-esr_el3.html"><ins>ESR_EL3</ins></a><ins>.PFV is recorded as 0.</ins></p><p><ins>Accesses to this register use the following encodings in the System register encoding space:</ins></p><h4 class="assembler"><ins>MRS &lt;Xt>, MFAR_EL3</ins></h4><table class="access_instructions"><tr><th><ins class="nocount">op0</ins></th><th><ins class="nocount">op1</ins></th><th><ins class="nocount">CRn</ins></th><th><ins class="nocount">CRm</ins></th><th><ins class="nocount">op2</ins></th></tr><tr><td><ins class="nocount">0b11</ins></td><td><ins class="nocount">0b110</ins></td><td><ins class="nocount">0b0110</ins></td><td><ins class="nocount">0b0000</ins></td><td><ins class="nocount">0b101</ins></td></tr></table><p class="pseudocode"><ins>
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
    UNDEFINED;
elsif PSTATE.EL == EL3 then
    X[t, 64] = MFAR_EL3;
                </ins></p><h4 class="assembler"><ins>MSR MFAR_EL3, &lt;Xt></ins></h4><table class="access_instructions"><tr><th><ins class="nocount">op0</ins></th><th><ins class="nocount">op1</ins></th><th><ins class="nocount">CRn</ins></th><th><ins class="nocount">CRm</ins></th><th><ins class="nocount">op2</ins></th></tr><tr><td><ins class="nocount">0b11</ins></td><td><ins class="nocount">0b110</ins></td><td><ins class="nocount">0b0110</ins></td><td><ins class="nocount">0b0000</ins></td><td><ins class="nocount">0b101</ins></td></tr></table><p class="pseudocode"><ins>
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
    UNDEFINED;
elsif PSTATE.EL == EL3 then
    MFAR_EL3 = X[t, 64];
                </ins></p></div><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>16</ins><del>30</del>/<ins>12</ins><del>09</del>/2022 <ins>22</ins><del>15</del>:<ins>56</ins><del>58</del>; <ins>a71c0798221932a050ebb65b2030edfa84b9500f</ins><del>21c5a6dd0fdaf10a712e2f2d6fffbdbd66d4d96f</del></p><p class="copyconf">Copyright Â© 2010-2022 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>