#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Jul 23 18:10:45 2025
# Process ID: 208772
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/vivado.jou
# Running On: coder-hftsoi-hls1, OS: Linux, CPU Frequency: 2318.684 MHz, CPU Physical cores: 16, Host memory: 1081722 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2408.422 ; gain = 113.992 ; free physical = 725042 ; free virtual = 940485
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 208783
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2833.840 ; gain = 401.543 ; free physical = 724992 ; free virtual = 939760
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4' [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_100_7_4_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter din3_WIDTH bound to: 4 - type: integer 
	Parameter din4_WIDTH bound to: 4 - type: integer 
	Parameter din5_WIDTH bound to: 4 - type: integer 
	Parameter din6_WIDTH bound to: 4 - type: integer 
	Parameter din7_WIDTH bound to: 4 - type: integer 
	Parameter din8_WIDTH bound to: 4 - type: integer 
	Parameter din9_WIDTH bound to: 4 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter din11_WIDTH bound to: 4 - type: integer 
	Parameter din12_WIDTH bound to: 4 - type: integer 
	Parameter din13_WIDTH bound to: 4 - type: integer 
	Parameter din14_WIDTH bound to: 4 - type: integer 
	Parameter din15_WIDTH bound to: 4 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter din17_WIDTH bound to: 4 - type: integer 
	Parameter din18_WIDTH bound to: 4 - type: integer 
	Parameter din19_WIDTH bound to: 4 - type: integer 
	Parameter din20_WIDTH bound to: 4 - type: integer 
	Parameter din21_WIDTH bound to: 4 - type: integer 
	Parameter din22_WIDTH bound to: 4 - type: integer 
	Parameter din23_WIDTH bound to: 4 - type: integer 
	Parameter din24_WIDTH bound to: 4 - type: integer 
	Parameter din25_WIDTH bound to: 4 - type: integer 
	Parameter din26_WIDTH bound to: 4 - type: integer 
	Parameter din27_WIDTH bound to: 4 - type: integer 
	Parameter din28_WIDTH bound to: 4 - type: integer 
	Parameter din29_WIDTH bound to: 4 - type: integer 
	Parameter din30_WIDTH bound to: 4 - type: integer 
	Parameter din31_WIDTH bound to: 4 - type: integer 
	Parameter din32_WIDTH bound to: 4 - type: integer 
	Parameter din33_WIDTH bound to: 4 - type: integer 
	Parameter din34_WIDTH bound to: 4 - type: integer 
	Parameter din35_WIDTH bound to: 4 - type: integer 
	Parameter din36_WIDTH bound to: 4 - type: integer 
	Parameter din37_WIDTH bound to: 4 - type: integer 
	Parameter din38_WIDTH bound to: 4 - type: integer 
	Parameter din39_WIDTH bound to: 4 - type: integer 
	Parameter din40_WIDTH bound to: 4 - type: integer 
	Parameter din41_WIDTH bound to: 4 - type: integer 
	Parameter din42_WIDTH bound to: 4 - type: integer 
	Parameter din43_WIDTH bound to: 4 - type: integer 
	Parameter din44_WIDTH bound to: 4 - type: integer 
	Parameter din45_WIDTH bound to: 4 - type: integer 
	Parameter din46_WIDTH bound to: 4 - type: integer 
	Parameter din47_WIDTH bound to: 4 - type: integer 
	Parameter din48_WIDTH bound to: 4 - type: integer 
	Parameter din49_WIDTH bound to: 4 - type: integer 
	Parameter din50_WIDTH bound to: 4 - type: integer 
	Parameter din51_WIDTH bound to: 4 - type: integer 
	Parameter din52_WIDTH bound to: 4 - type: integer 
	Parameter din53_WIDTH bound to: 4 - type: integer 
	Parameter din54_WIDTH bound to: 4 - type: integer 
	Parameter din55_WIDTH bound to: 4 - type: integer 
	Parameter din56_WIDTH bound to: 4 - type: integer 
	Parameter din57_WIDTH bound to: 4 - type: integer 
	Parameter din58_WIDTH bound to: 4 - type: integer 
	Parameter din59_WIDTH bound to: 4 - type: integer 
	Parameter din60_WIDTH bound to: 4 - type: integer 
	Parameter din61_WIDTH bound to: 4 - type: integer 
	Parameter din62_WIDTH bound to: 4 - type: integer 
	Parameter din63_WIDTH bound to: 4 - type: integer 
	Parameter din64_WIDTH bound to: 4 - type: integer 
	Parameter din65_WIDTH bound to: 4 - type: integer 
	Parameter din66_WIDTH bound to: 4 - type: integer 
	Parameter din67_WIDTH bound to: 4 - type: integer 
	Parameter din68_WIDTH bound to: 4 - type: integer 
	Parameter din69_WIDTH bound to: 4 - type: integer 
	Parameter din70_WIDTH bound to: 4 - type: integer 
	Parameter din71_WIDTH bound to: 4 - type: integer 
	Parameter din72_WIDTH bound to: 4 - type: integer 
	Parameter din73_WIDTH bound to: 4 - type: integer 
	Parameter din74_WIDTH bound to: 4 - type: integer 
	Parameter din75_WIDTH bound to: 4 - type: integer 
	Parameter din76_WIDTH bound to: 4 - type: integer 
	Parameter din77_WIDTH bound to: 4 - type: integer 
	Parameter din78_WIDTH bound to: 4 - type: integer 
	Parameter din79_WIDTH bound to: 4 - type: integer 
	Parameter din80_WIDTH bound to: 4 - type: integer 
	Parameter din81_WIDTH bound to: 4 - type: integer 
	Parameter din82_WIDTH bound to: 4 - type: integer 
	Parameter din83_WIDTH bound to: 4 - type: integer 
	Parameter din84_WIDTH bound to: 4 - type: integer 
	Parameter din85_WIDTH bound to: 4 - type: integer 
	Parameter din86_WIDTH bound to: 4 - type: integer 
	Parameter din87_WIDTH bound to: 4 - type: integer 
	Parameter din88_WIDTH bound to: 4 - type: integer 
	Parameter din89_WIDTH bound to: 4 - type: integer 
	Parameter din90_WIDTH bound to: 4 - type: integer 
	Parameter din91_WIDTH bound to: 4 - type: integer 
	Parameter din92_WIDTH bound to: 4 - type: integer 
	Parameter din93_WIDTH bound to: 4 - type: integer 
	Parameter din94_WIDTH bound to: 4 - type: integer 
	Parameter din95_WIDTH bound to: 4 - type: integer 
	Parameter din96_WIDTH bound to: 4 - type: integer 
	Parameter din97_WIDTH bound to: 4 - type: integer 
	Parameter din98_WIDTH bound to: 4 - type: integer 
	Parameter din99_WIDTH bound to: 4 - type: integer 
	Parameter din100_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_100_7_4_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb' [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:7]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 9 - type: integer 
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3621]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3622]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3623]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3624]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3625]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3626]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3627]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3628]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3629]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3630]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3631]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3632]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3633]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3634]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3635]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3636]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3637]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3638]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3639]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3640]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3641]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3642]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3643]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3644]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3645]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3646]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3647]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3648]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3649]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3650]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3651]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3652]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3653]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3654]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3655]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3656]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3657]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3658]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3659]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3660]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3661]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3662]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3663]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3664]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3665]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3666]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3667]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3668]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3669]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3670]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3671]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3672]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3673]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3674]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3675]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3676]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3677]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3678]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3679]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3680]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3681]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3682]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3683]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3684]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3685]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3686]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3687]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3688]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3689]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3690]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3691]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3692]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3693]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3694]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3695]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3696]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3697]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3698]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3699]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3700]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3701]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3702]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3703]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3704]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3705]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3706]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3707]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3708]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3709]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3710]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3711]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3712]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3713]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3714]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3715]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3716]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3717]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3718]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3719]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3720]
INFO: [Common 17-14] Message 'Synth 8-3876' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:7]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_8s_7ns_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_7ns_14_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_8s_7ns_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_7ns_14_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_8s_8s_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_8s_14_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_8s_8s_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_8s_14_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry28_proc' [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry28_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c1-s2/avgpool-p25-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w8_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w4_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_4_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_4_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_4_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_4_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_5_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_5_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_5_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_5_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_6_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_6_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_6_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_6_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_7_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_7_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_7_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_7_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_8_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_8_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_8_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_8_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_9_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_9_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_9_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_9_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_10_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_10_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_10_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_10_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_11_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_11_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_11_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_11_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_12_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_12_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_12_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_12_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_13_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_13_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_13_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_13_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_14_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_14_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_14_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_14_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_15_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_15_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_15_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_15_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_16_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_16_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_16_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_16_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_17_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_17_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_17_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_17_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_18_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_18_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_18_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_18_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_19_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_19_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_19_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_19_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_20_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_20_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_20_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_20_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_21_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_21_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_21_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_21_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_22_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_22_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_22_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_22_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_23_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_23_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_23_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_23_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_24_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_24_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3203.621 ; gain = 771.324 ; free physical = 724217 ; free virtual = 938990
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3203.621 ; gain = 771.324 ; free physical = 724170 ; free virtual = 938943
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3223.547 ; gain = 791.250 ; free physical = 724164 ; free virtual = 938937
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 4163.879 ; gain = 1731.582 ; free physical = 718337 ; free virtual = 933115
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   13 Bit       Adders := 50    
	   2 Input   12 Bit       Adders := 50    
	   2 Input    8 Bit       Adders := 147   
	   3 Input    8 Bit       Adders := 129   
	  13 Input    8 Bit       Adders := 25    
	   4 Input    8 Bit       Adders := 74    
	   2 Input    6 Bit       Adders := 1200  
	   3 Input    5 Bit       Adders := 1200  
	   2 Input    5 Bit       Adders := 101   
	   2 Input    4 Bit       Adders := 600   
	   4 Input    4 Bit       Adders := 600   
	   2 Input    2 Bit       Adders := 350   
+---XORs : 
	   2 Input      1 Bit         XORs := 251   
+---Registers : 
	               13 Bit    Registers := 12    
	               12 Bit    Registers := 26    
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1506  
	                6 Bit    Registers := 7     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 289   
	                2 Bit    Registers := 175   
	                1 Bit    Registers := 1999  
+---Muxes : 
	   2 Input   12 Bit        Muxes := 237   
	  11 Input   10 Bit        Muxes := 1     
	  10 Input    8 Bit        Muxes := 600   
	   2 Input    8 Bit        Muxes := 1142  
	   2 Input    7 Bit        Muxes := 154   
	   6 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 298   
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 178   
	   2 Input    1 Bit        Muxes := 745   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1157_reg_93749_reg[0]' (FDE) to 'icmp_ln134_143_reg_86034_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1156_reg_93744_reg[0]' (FDE) to 'icmp_ln134_142_reg_86029_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1189_reg_93989_reg[0]' (FDE) to 'icmp_ln134_911_reg_91874_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1188_reg_93984_reg[0]' (FDE) to 'icmp_ln134_910_reg_91869_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_57_reg_85384_reg[0]' (FDE) to 'icmp_ln134_243_reg_86799_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_56_reg_85379_reg[0]' (FDE) to 'icmp_ln134_242_reg_86794_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_137_reg_85989_reg[0]' (FDE) to 'icmp_ln134_1013_reg_92654_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_136_reg_85984_reg[0]' (FDE) to 'icmp_ln134_1012_reg_92649_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_119_reg_85854_reg[0]' (FDE) to 'icmp_ln134_581_reg_89369_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_118_reg_85849_reg[0]' (FDE) to 'icmp_ln134_580_reg_89364_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_133_reg_85959_reg[0]' (FDE) to 'icmp_ln134_917_reg_91924_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_132_reg_85954_reg[0]' (FDE) to 'icmp_ln134_916_reg_91919_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_131_reg_85944_reg[0]' (FDE) to 'icmp_ln134_869_reg_91559_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_130_reg_85939_reg[0]' (FDE) to 'icmp_ln134_868_reg_91554_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_135_reg_85974_reg[0]' (FDE) to 'icmp_ln134_965_reg_92289_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_134_reg_85969_reg[0]' (FDE) to 'icmp_ln134_964_reg_92284_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_113_reg_85809_reg[0]' (FDE) to 'icmp_ln134_437_reg_88274_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_112_reg_85804_reg[0]' (FDE) to 'icmp_ln134_436_reg_88269_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_103_reg_85734_reg[0]' (FDE) to 'icmp_ln134_197_reg_86449_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_102_reg_85729_reg[0]' (FDE) to 'icmp_ln134_196_reg_86444_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_105_reg_85749_reg[0]' (FDE) to 'icmp_ln134_245_reg_86814_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_104_reg_85744_reg[0]' (FDE) to 'icmp_ln134_244_reg_86809_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_125_reg_85899_reg[0]' (FDE) to 'icmp_ln134_725_reg_90464_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_124_reg_85894_reg[0]' (FDE) to 'icmp_ln134_724_reg_90459_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_129_reg_85929_reg[0]' (FDE) to 'icmp_ln134_821_reg_91194_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_128_reg_85924_reg[0]' (FDE) to 'icmp_ln134_820_reg_91189_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_115_reg_85824_reg[0]' (FDE) to 'icmp_ln134_485_reg_88639_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_114_reg_85819_reg[0]' (FDE) to 'icmp_ln134_484_reg_88634_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_233_reg_86719_reg[0]' (FDE) to 'icmp_ln134_1017_reg_92684_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_232_reg_86714_reg[0]' (FDE) to 'icmp_ln134_1016_reg_92679_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_229_reg_86689_reg[0]' (FDE) to 'icmp_ln134_921_reg_91954_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_228_reg_86684_reg[0]' (FDE) to 'icmp_ln134_920_reg_91949_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_201_reg_86479_reg[0]' (FDE) to 'icmp_ln134_249_reg_86844_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_200_reg_86474_reg[0]' (FDE) to 'icmp_ln134_248_reg_86839_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1095_reg_93274_reg[0]' (FDE) to 'icmp_ln134_955_reg_92209_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1094_reg_93269_reg[0]' (FDE) to 'icmp_ln134_954_reg_92204_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_221_reg_86629_reg[0]' (FDE) to 'icmp_ln134_729_reg_90494_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_220_reg_86624_reg[0]' (FDE) to 'icmp_ln134_728_reg_90489_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_277_reg_87054_reg[0]' (FDE) to 'icmp_ln134_923_reg_91969_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_276_reg_87049_reg[0]' (FDE) to 'icmp_ln134_922_reg_91964_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_275_reg_87039_reg[0]' (FDE) to 'icmp_ln134_875_reg_91604_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_274_reg_87034_reg[0]' (FDE) to 'icmp_ln134_874_reg_91599_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_253_reg_86874_reg[0]' (FDE) to 'icmp_ln134_347_reg_87589_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_252_reg_86869_reg[0]' (FDE) to 'icmp_ln134_346_reg_87584_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1045_reg_92894_reg[0]' (FDE) to 'icmp_ln134_905_reg_91829_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1044_reg_92889_reg[0]' (FDE) to 'icmp_ln134_904_reg_91824_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_311_reg_87314_reg[0]' (FDE) to 'icmp_ln134_589_reg_89429_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_310_reg_87309_reg[0]' (FDE) to 'icmp_ln134_588_reg_89424_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_323_reg_87404_reg[0]' (FDE) to 'icmp_ln134_877_reg_91619_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_322_reg_87399_reg[0]' (FDE) to 'icmp_ln134_876_reg_91614_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_319_reg_87374_reg[0]' (FDE) to 'icmp_ln134_781_reg_90889_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_318_reg_87369_reg[0]' (FDE) to 'icmp_ln134_780_reg_90884_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_317_reg_87359_reg[0]' (FDE) to 'icmp_ln134_733_reg_90524_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_316_reg_87354_reg[0]' (FDE) to 'icmp_ln134_732_reg_90519_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_373_reg_87784_reg[0]' (FDE) to 'icmp_ln134_927_reg_91999_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_372_reg_87779_reg[0]' (FDE) to 'icmp_ln134_926_reg_91994_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_371_reg_87769_reg[0]' (FDE) to 'icmp_ln134_879_reg_91634_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_370_reg_87764_reg[0]' (FDE) to 'icmp_ln134_878_reg_91629_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_353_reg_87634_reg[0]' (FDE) to 'icmp_ln134_447_reg_88349_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_352_reg_87629_reg[0]' (FDE) to 'icmp_ln134_446_reg_88344_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_997_reg_92529_reg[0]' (FDE) to 'icmp_ln134_903_reg_91814_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_996_reg_92524_reg[0]' (FDE) to 'icmp_ln134_902_reg_91809_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_985_reg_92439_reg[0]' (FDE) to 'icmp_ln134_615_reg_89624_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_984_reg_92434_reg[0]' (FDE) to 'icmp_ln134_614_reg_89619_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_365_reg_87724_reg[0]' (FDE) to 'icmp_ln134_735_reg_90539_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_364_reg_87719_reg[0]' (FDE) to 'icmp_ln134_734_reg_90534_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_943_reg_92119_reg[0]' (FDE) to 'icmp_ln134_757_reg_90704_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_942_reg_92114_reg[0]' (FDE) to 'icmp_ln134_756_reg_90699_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_467_reg_88499_reg[0]' (FDE) to 'icmp_ln134_883_reg_91664_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_466_reg_88494_reg[0]' (FDE) to 'icmp_ln134_882_reg_91659_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_949_reg_92164_reg[0]' (FDE) to 'icmp_ln134_901_reg_91799_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_948_reg_92159_reg[0]' (FDE) to 'icmp_ln134_900_reg_91794_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_461_reg_88454_reg[0]' (FDE) to 'icmp_ln134_739_reg_90569_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_460_reg_88449_reg[0]' (FDE) to 'icmp_ln134_738_reg_90564_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_895_reg_91754_reg[0]' (FDE) to 'icmp_ln134_755_reg_90689_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_894_reg_91749_reg[0]' (FDE) to 'icmp_ln134_754_reg_90684_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_889_reg_91709_reg[0]' (FDE) to 'icmp_ln134_611_reg_89594_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_888_reg_91704_reg[0]' (FDE) to 'icmp_ln134_610_reg_89589_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_605_reg_89549_reg[0]' (FDE) to 'icmp_ln134_745_reg_90614_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_604_reg_89544_reg[0]' (FDE) to 'icmp_ln134_744_reg_90609_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_45_reg_85289_reg[0]' (FDE) to 'icmp_ln134_1105_reg_93354_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_44_reg_85284_reg[0]' (FDE) to 'icmp_ln134_1104_reg_93349_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_27_reg_85154_reg[0]' (FDE) to 'icmp_ln134_673_reg_90069_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_26_reg_85149_reg[0]' (FDE) to 'icmp_ln134_672_reg_90064_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_13_reg_85049_reg[0]' (FDE) to 'icmp_ln134_337_reg_87514_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_12_reg_85044_reg[0]' (FDE) to 'icmp_ln134_336_reg_87509_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_15_reg_85064_reg[0]' (FDE) to 'icmp_ln134_385_reg_87879_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_14_reg_85059_reg[0]' (FDE) to 'icmp_ln134_384_reg_87874_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_5_reg_84989_reg[0]' (FDE) to 'icmp_ln134_145_reg_86054_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_4_reg_84984_reg[0]' (FDE) to 'icmp_ln134_144_reg_86049_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_31_reg_85184_reg[0]' (FDE) to 'icmp_ln134_769_reg_90799_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_30_reg_85179_reg[0]' (FDE) to 'icmp_ln134_768_reg_90794_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_47_reg_85304_reg[0]' (FDE) to 'icmp_ln134_1153_reg_93719_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_46_reg_85299_reg[0]' (FDE) to 'icmp_ln134_1152_reg_93714_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_19_reg_85094_reg[0]' (FDE) to 'icmp_ln134_481_reg_88609_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_18_reg_85089_reg[0]' (FDE) to 'icmp_ln134_480_reg_88604_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_89_reg_85624_reg[0]' (FDE) to 'icmp_ln134_1011_reg_92639_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_88_reg_85619_reg[0]' (FDE) to 'icmp_ln134_1010_reg_92634_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_93_reg_85654_reg[0]' (FDE) to 'icmp_ln134_1107_reg_93369_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_92_reg_85649_reg[0]' (FDE) to 'icmp_ln134_1106_reg_93364_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port if_fifo_cap[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port if_fifo_cap[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O78[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O78[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O81[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O81[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O84[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O84[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O87[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O87[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O90[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O90[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O93[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O93[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O96[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O96[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O99[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O99[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O102[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O102[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O105[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O105[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O108[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O108[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O111[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O111[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O114[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O114[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O117[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O117[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O120[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O120[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O123[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O123[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O126[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O126[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O129[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O129[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O132[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O132[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O135[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O135[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O138[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O138[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O141[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O141[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O144[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O144[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O147[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O147[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O150[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O150[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O153[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O153[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O156[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O156[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O159[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O159[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O162[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O162[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O165[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O165[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O168[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O168[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O171[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O171[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O174[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O174[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O177[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O177[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O180[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O180[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O183[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O183[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O186[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O186[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O189[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O189[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O192[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O192[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O195[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O195[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O198[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O198[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O201[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O201[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O204[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O204[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O207[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O207[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O210[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O210[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O213[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O213[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O216[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O216[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O219[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O219[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O222[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O222[0] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\agg_tmp_i_i_i139_i_i_reg_9218_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\agg_tmp_i_i_i_i_i_reg_9158_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\reg_2858_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\agg_tmp_i_i_reg_9378_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_25_fu_1398_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_24_fu_1394_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_23_fu_1390_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_22_fu_1386_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_21_fu_1382_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_20_fu_1378_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_19_fu_1374_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_18_fu_1370_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_17_fu_1366_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_16_fu_1362_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_15_fu_1358_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_14_fu_1354_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_13_fu_1350_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_12_fu_1346_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_11_fu_1342_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_10_fu_1338_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_9_fu_1334_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_8_fu_1330_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_7_fu_1326_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_6_fu_1322_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_5_fu_1318_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_4_fu_1314_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_3_fu_1310_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_2_fu_1306_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_1_fu_1302_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Block_entry28_proc_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Block_entry28_proc_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_24_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_23_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_22_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_21_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_20_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_19_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_18_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_17_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_16_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_15_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_14_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_13_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_12_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_11_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_10_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_9_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_8_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_7_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_6_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_5_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_4_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_3_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_2_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_1_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_24_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_23_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_22_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_21_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_20_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_19_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_18_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_17_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_16_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_15_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_14_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_13_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_12_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_11_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_10_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_9_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_8_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_7_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_6_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_5_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_4_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_3_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_2_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_1_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:21 ; elapsed = 00:01:34 . Memory (MB): peak = 4317.934 ; gain = 1885.637 ; free physical = 709386 ; free virtual = 924236
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:04 ; elapsed = 00:03:18 . Memory (MB): peak = 4317.934 ; gain = 1885.637 ; free physical = 709233 ; free virtual = 924168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:15 ; elapsed = 00:03:29 . Memory (MB): peak = 4325.938 ; gain = 1893.641 ; free physical = 708730 ; free virtual = 923690
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:27 ; elapsed = 00:03:42 . Memory (MB): peak = 4349.156 ; gain = 1916.859 ; free physical = 708535 ; free virtual = 923570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:27 ; elapsed = 00:03:42 . Memory (MB): peak = 4349.156 ; gain = 1916.859 ; free physical = 708620 ; free virtual = 923655
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:37 ; elapsed = 00:03:52 . Memory (MB): peak = 4349.156 ; gain = 1916.859 ; free physical = 706437 ; free virtual = 921472
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:42 ; elapsed = 00:03:57 . Memory (MB): peak = 4349.156 ; gain = 1916.859 ; free physical = 709273 ; free virtual = 924308
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:44 ; elapsed = 00:03:59 . Memory (MB): peak = 4349.156 ; gain = 1916.859 ; free physical = 709194 ; free virtual = 924229
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:45 ; elapsed = 00:04:00 . Memory (MB): peak = 4349.156 ; gain = 1916.859 ; free physical = 708990 ; free virtual = 924024
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |  4673|
|3     |LUT1   |   302|
|4     |LUT2   | 18019|
|5     |LUT3   |  6636|
|6     |LUT4   | 24274|
|7     |LUT5   |  5283|
|8     |LUT6   | 27999|
|9     |MUXF7  |    13|
|10    |FDRE   | 14766|
|11    |FDSE   |   528|
|12    |IBUF   |   804|
|13    |OBUF   |   228|
+------+-------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------+
|      |Instance                                                              |Module                                                                                     |Cells  |
+------+----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------+
|1     |top                                                                   |                                                                                           | 103526|
|2     |  Block_entry28_proc_U0                                               |hls_dummy_Block_entry28_proc                                                               |    150|
|3     |  sparse_arr_feat_conv1_out_10_U                                      |hls_dummy_fifo_w8_d2_S                                                                     |     43|
|4     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_968                                                        |     33|
|5     |  sparse_arr_feat_conv1_out_11_U                                      |hls_dummy_fifo_w8_d2_S_0                                                                   |     42|
|6     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_967                                                        |     33|
|7     |  sparse_arr_feat_conv1_out_12_U                                      |hls_dummy_fifo_w8_d2_S_1                                                                   |     42|
|8     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_966                                                        |     33|
|9     |  sparse_arr_feat_conv1_out_13_U                                      |hls_dummy_fifo_w8_d2_S_2                                                                   |     42|
|10    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_965                                                        |     33|
|11    |  sparse_arr_feat_conv1_out_14_U                                      |hls_dummy_fifo_w8_d2_S_3                                                                   |     44|
|12    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_964                                                        |     33|
|13    |  sparse_arr_feat_conv1_out_15_U                                      |hls_dummy_fifo_w8_d2_S_4                                                                   |     43|
|14    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_963                                                        |     33|
|15    |  sparse_arr_feat_conv1_out_16_U                                      |hls_dummy_fifo_w8_d2_S_5                                                                   |     42|
|16    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_962                                                        |     33|
|17    |  sparse_arr_feat_conv1_out_17_U                                      |hls_dummy_fifo_w8_d2_S_6                                                                   |     43|
|18    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_961                                                        |     33|
|19    |  sparse_arr_feat_conv1_out_18_U                                      |hls_dummy_fifo_w8_d2_S_7                                                                   |     44|
|20    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_960                                                        |     33|
|21    |  sparse_arr_feat_conv1_out_19_U                                      |hls_dummy_fifo_w8_d2_S_8                                                                   |     42|
|22    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_959                                                        |     33|
|23    |  sparse_arr_feat_conv1_out_1_U                                       |hls_dummy_fifo_w8_d2_S_9                                                                   |     44|
|24    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_958                                                        |     33|
|25    |  sparse_arr_feat_conv1_out_20_U                                      |hls_dummy_fifo_w8_d2_S_10                                                                  |     42|
|26    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_957                                                        |     33|
|27    |  sparse_arr_feat_conv1_out_21_U                                      |hls_dummy_fifo_w8_d2_S_11                                                                  |     43|
|28    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_956                                                        |     33|
|29    |  sparse_arr_feat_conv1_out_22_U                                      |hls_dummy_fifo_w8_d2_S_12                                                                  |     35|
|30    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_955                                                        |     25|
|31    |  sparse_arr_feat_conv1_out_23_U                                      |hls_dummy_fifo_w8_d2_S_13                                                                  |     42|
|32    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_954                                                        |     33|
|33    |  sparse_arr_feat_conv1_out_24_U                                      |hls_dummy_fifo_w8_d2_S_14                                                                  |     42|
|34    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_953                                                        |     33|
|35    |  sparse_arr_feat_conv1_out_2_U                                       |hls_dummy_fifo_w8_d2_S_15                                                                  |     36|
|36    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_952                                                        |     27|
|37    |  sparse_arr_feat_conv1_out_3_U                                       |hls_dummy_fifo_w8_d2_S_16                                                                  |     36|
|38    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_951                                                        |     25|
|39    |  sparse_arr_feat_conv1_out_4_U                                       |hls_dummy_fifo_w8_d2_S_17                                                                  |     36|
|40    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_950                                                        |     26|
|41    |  sparse_arr_feat_conv1_out_5_U                                       |hls_dummy_fifo_w8_d2_S_18                                                                  |     45|
|42    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_949                                                        |     36|
|43    |  sparse_arr_feat_conv1_out_6_U                                       |hls_dummy_fifo_w8_d2_S_19                                                                  |     34|
|44    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_948                                                        |     25|
|45    |  sparse_arr_feat_conv1_out_7_U                                       |hls_dummy_fifo_w8_d2_S_20                                                                  |     44|
|46    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_947                                                        |     33|
|47    |  sparse_arr_feat_conv1_out_8_U                                       |hls_dummy_fifo_w8_d2_S_21                                                                  |     42|
|48    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_946                                                        |     33|
|49    |  sparse_arr_feat_conv1_out_9_U                                       |hls_dummy_fifo_w8_d2_S_22                                                                  |     45|
|50    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_945                                                        |     33|
|51    |  sparse_arr_feat_conv1_out_U                                         |hls_dummy_fifo_w8_d2_S_23                                                                  |     37|
|52    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_944                                                        |     25|
|53    |  sparse_arr_feat_pool1_out_10_U                                      |hls_dummy_fifo_w8_d2_S_24                                                                  |     37|
|54    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_943                                                        |     27|
|55    |  sparse_arr_feat_pool1_out_11_U                                      |hls_dummy_fifo_w8_d2_S_25                                                                  |     36|
|56    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_942                                                        |     27|
|57    |  sparse_arr_feat_pool1_out_12_U                                      |hls_dummy_fifo_w8_d2_S_26                                                                  |     36|
|58    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_941                                                        |     27|
|59    |  sparse_arr_feat_pool1_out_13_U                                      |hls_dummy_fifo_w8_d2_S_27                                                                  |     36|
|60    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_940                                                        |     27|
|61    |  sparse_arr_feat_pool1_out_14_U                                      |hls_dummy_fifo_w8_d2_S_28                                                                  |     37|
|62    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_939                                                        |     27|
|63    |  sparse_arr_feat_pool1_out_15_U                                      |hls_dummy_fifo_w8_d2_S_29                                                                  |     37|
|64    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_938                                                        |     27|
|65    |  sparse_arr_feat_pool1_out_16_U                                      |hls_dummy_fifo_w8_d2_S_30                                                                  |     38|
|66    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_937                                                        |     27|
|67    |  sparse_arr_feat_pool1_out_17_U                                      |hls_dummy_fifo_w8_d2_S_31                                                                  |     36|
|68    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_936                                                        |     27|
|69    |  sparse_arr_feat_pool1_out_18_U                                      |hls_dummy_fifo_w8_d2_S_32                                                                  |     38|
|70    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_935                                                        |     27|
|71    |  sparse_arr_feat_pool1_out_19_U                                      |hls_dummy_fifo_w8_d2_S_33                                                                  |     36|
|72    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_934                                                        |     27|
|73    |  sparse_arr_feat_pool1_out_1_U                                       |hls_dummy_fifo_w8_d2_S_34                                                                  |     37|
|74    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_933                                                        |     27|
|75    |  sparse_arr_feat_pool1_out_20_U                                      |hls_dummy_fifo_w8_d2_S_35                                                                  |     36|
|76    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_932                                                        |     27|
|77    |  sparse_arr_feat_pool1_out_21_U                                      |hls_dummy_fifo_w8_d2_S_36                                                                  |     38|
|78    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_931                                                        |     27|
|79    |  sparse_arr_feat_pool1_out_22_U                                      |hls_dummy_fifo_w8_d2_S_37                                                                  |     37|
|80    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_930                                                        |     27|
|81    |  sparse_arr_feat_pool1_out_23_U                                      |hls_dummy_fifo_w8_d2_S_38                                                                  |     36|
|82    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_929                                                        |     27|
|83    |  sparse_arr_feat_pool1_out_24_U                                      |hls_dummy_fifo_w8_d2_S_39                                                                  |     36|
|84    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_928                                                        |     27|
|85    |  sparse_arr_feat_pool1_out_2_U                                       |hls_dummy_fifo_w8_d2_S_40                                                                  |     36|
|86    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_927                                                        |     27|
|87    |  sparse_arr_feat_pool1_out_3_U                                       |hls_dummy_fifo_w8_d2_S_41                                                                  |     38|
|88    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_926                                                        |     27|
|89    |  sparse_arr_feat_pool1_out_4_U                                       |hls_dummy_fifo_w8_d2_S_42                                                                  |     37|
|90    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_925                                                        |     27|
|91    |  sparse_arr_feat_pool1_out_5_U                                       |hls_dummy_fifo_w8_d2_S_43                                                                  |     37|
|92    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_924                                                        |     27|
|93    |  sparse_arr_feat_pool1_out_6_U                                       |hls_dummy_fifo_w8_d2_S_44                                                                  |     36|
|94    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_923                                                        |     27|
|95    |  sparse_arr_feat_pool1_out_7_U                                       |hls_dummy_fifo_w8_d2_S_45                                                                  |     38|
|96    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_922                                                        |     27|
|97    |  sparse_arr_feat_pool1_out_8_U                                       |hls_dummy_fifo_w8_d2_S_46                                                                  |     37|
|98    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_921                                                        |     27|
|99    |  sparse_arr_feat_pool1_out_9_U                                       |hls_dummy_fifo_w8_d2_S_47                                                                  |     36|
|100   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_920                                                        |     27|
|101   |  sparse_arr_feat_pool1_out_U                                         |hls_dummy_fifo_w8_d2_S_48                                                                  |     40|
|102   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_919                                                        |     27|
|103   |  sparse_arr_feat_reduce_out_10_U                                     |hls_dummy_fifo_w8_d2_S_49                                                                  |    827|
|104   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_918                                                        |    816|
|105   |  sparse_arr_feat_reduce_out_11_U                                     |hls_dummy_fifo_w8_d2_S_50                                                                  |    811|
|106   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_917                                                        |    802|
|107   |  sparse_arr_feat_reduce_out_12_U                                     |hls_dummy_fifo_w8_d2_S_51                                                                  |    798|
|108   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_916                                                        |    788|
|109   |  sparse_arr_feat_reduce_out_13_U                                     |hls_dummy_fifo_w8_d2_S_52                                                                  |    784|
|110   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_915                                                        |    774|
|111   |  sparse_arr_feat_reduce_out_14_U                                     |hls_dummy_fifo_w8_d2_S_53                                                                  |    779|
|112   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_914                                                        |    770|
|113   |  sparse_arr_feat_reduce_out_15_U                                     |hls_dummy_fifo_w8_d2_S_54                                                                  |    764|
|114   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_913                                                        |    755|
|115   |  sparse_arr_feat_reduce_out_16_U                                     |hls_dummy_fifo_w8_d2_S_55                                                                  |    741|
|116   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_912                                                        |    732|
|117   |  sparse_arr_feat_reduce_out_17_U                                     |hls_dummy_fifo_w8_d2_S_56                                                                  |    735|
|118   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_911                                                        |    725|
|119   |  sparse_arr_feat_reduce_out_18_U                                     |hls_dummy_fifo_w8_d2_S_57                                                                  |    719|
|120   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_910                                                        |    710|
|121   |  sparse_arr_feat_reduce_out_19_U                                     |hls_dummy_fifo_w8_d2_S_58                                                                  |    699|
|122   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_909                                                        |    690|
|123   |  sparse_arr_feat_reduce_out_1_U                                      |hls_dummy_fifo_w8_d2_S_59                                                                  |    951|
|124   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_908                                                        |    942|
|125   |  sparse_arr_feat_reduce_out_20_U                                     |hls_dummy_fifo_w8_d2_S_60                                                                  |    687|
|126   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_907                                                        |    676|
|127   |  sparse_arr_feat_reduce_out_21_U                                     |hls_dummy_fifo_w8_d2_S_61                                                                  |    671|
|128   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_906                                                        |    662|
|129   |  sparse_arr_feat_reduce_out_22_U                                     |hls_dummy_fifo_w8_d2_S_62                                                                  |    657|
|130   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_905                                                        |    648|
|131   |  sparse_arr_feat_reduce_out_23_U                                     |hls_dummy_fifo_w8_d2_S_63                                                                  |    643|
|132   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_904                                                        |    634|
|133   |  sparse_arr_feat_reduce_out_24_U                                     |hls_dummy_fifo_w8_d2_S_64                                                                  |    632|
|134   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_903                                                        |    621|
|135   |  sparse_arr_feat_reduce_out_2_U                                      |hls_dummy_fifo_w8_d2_S_65                                                                  |    959|
|136   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_902                                                        |    950|
|137   |  sparse_arr_feat_reduce_out_3_U                                      |hls_dummy_fifo_w8_d2_S_66                                                                  |    944|
|138   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_901                                                        |    935|
|139   |  sparse_arr_feat_reduce_out_4_U                                      |hls_dummy_fifo_w8_d2_S_67                                                                  |    911|
|140   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_900                                                        |    900|
|141   |  sparse_arr_feat_reduce_out_5_U                                      |hls_dummy_fifo_w8_d2_S_68                                                                  |    895|
|142   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_899                                                        |    886|
|143   |  sparse_arr_feat_reduce_out_6_U                                      |hls_dummy_fifo_w8_d2_S_69                                                                  |    882|
|144   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_898                                                        |    872|
|145   |  sparse_arr_feat_reduce_out_7_U                                      |hls_dummy_fifo_w8_d2_S_70                                                                  |    867|
|146   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_897                                                        |    858|
|147   |  sparse_arr_feat_reduce_out_8_U                                      |hls_dummy_fifo_w8_d2_S_71                                                                  |    853|
|148   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_896                                                        |    844|
|149   |  sparse_arr_feat_reduce_out_9_U                                      |hls_dummy_fifo_w8_d2_S_72                                                                  |    841|
|150   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_895                                                        |    830|
|151   |  sparse_arr_feat_reduce_out_U                                        |hls_dummy_fifo_w8_d2_S_73                                                                  |    966|
|152   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg                                                            |    957|
|153   |  sparse_arr_hash_reduce_out_10_c22_channel_U                         |hls_dummy_fifo_w4_d2_S                                                                     |    446|
|154   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_894                                                        |    437|
|155   |  sparse_arr_hash_reduce_out_10_c_U                                   |hls_dummy_fifo_w4_d2_S_74                                                                  |     28|
|156   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_893                                                        |     19|
|157   |  sparse_arr_hash_reduce_out_11_c23_channel_U                         |hls_dummy_fifo_w4_d2_S_75                                                                  |    221|
|158   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_892                                                        |    210|
|159   |  sparse_arr_hash_reduce_out_11_c_U                                   |hls_dummy_fifo_w4_d2_S_76                                                                  |     28|
|160   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_891                                                        |     19|
|161   |  sparse_arr_hash_reduce_out_12_c24_channel_U                         |hls_dummy_fifo_w4_d2_S_77                                                                  |    507|
|162   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_890                                                        |    498|
|163   |  sparse_arr_hash_reduce_out_12_c_U                                   |hls_dummy_fifo_w4_d2_S_78                                                                  |     23|
|164   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_889                                                        |     13|
|165   |  sparse_arr_hash_reduce_out_13_c25_channel_U                         |hls_dummy_fifo_w4_d2_S_79                                                                  |    234|
|166   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_888                                                        |    225|
|167   |  sparse_arr_hash_reduce_out_13_c_U                                   |hls_dummy_fifo_w4_d2_S_80                                                                  |     24|
|168   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_887                                                        |     13|
|169   |  sparse_arr_hash_reduce_out_14_c26_channel_U                         |hls_dummy_fifo_w4_d2_S_81                                                                  |    478|
|170   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_886                                                        |    469|
|171   |  sparse_arr_hash_reduce_out_14_c_U                                   |hls_dummy_fifo_w4_d2_S_82                                                                  |     22|
|172   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_885                                                        |     13|
|173   |  sparse_arr_hash_reduce_out_15_c27_channel_U                         |hls_dummy_fifo_w4_d2_S_83                                                                  |    235|
|174   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_884                                                        |    226|
|175   |  sparse_arr_hash_reduce_out_15_c_U                                   |hls_dummy_fifo_w4_d2_S_84                                                                  |     22|
|176   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_883                                                        |     13|
|177   |  sparse_arr_hash_reduce_out_16_c28_channel_U                         |hls_dummy_fifo_w4_d2_S_85                                                                  |    356|
|178   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_882                                                        |    346|
|179   |  sparse_arr_hash_reduce_out_16_c_U                                   |hls_dummy_fifo_w4_d2_S_86                                                                  |     22|
|180   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_881                                                        |     13|
|181   |  sparse_arr_hash_reduce_out_17_c29_channel_U                         |hls_dummy_fifo_w4_d2_S_87                                                                  |    220|
|182   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_880                                                        |    211|
|183   |  sparse_arr_hash_reduce_out_17_c_U                                   |hls_dummy_fifo_w4_d2_S_88                                                                  |     23|
|184   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_879                                                        |     13|
|185   |  sparse_arr_hash_reduce_out_18_c30_channel_U                         |hls_dummy_fifo_w4_d2_S_89                                                                  |    406|
|186   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_878                                                        |    397|
|187   |  sparse_arr_hash_reduce_out_18_c_U                                   |hls_dummy_fifo_w4_d2_S_90                                                                  |     24|
|188   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_877                                                        |     13|
|189   |  sparse_arr_hash_reduce_out_19_c31_channel_U                         |hls_dummy_fifo_w4_d2_S_91                                                                  |    238|
|190   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_876                                                        |    228|
|191   |  sparse_arr_hash_reduce_out_19_c_U                                   |hls_dummy_fifo_w4_d2_S_92                                                                  |     23|
|192   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_875                                                        |     13|
|193   |  sparse_arr_hash_reduce_out_1_c13_channel_U                          |hls_dummy_fifo_w4_d2_S_93                                                                  |    249|
|194   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_874                                                        |    240|
|195   |  sparse_arr_hash_reduce_out_1_c_U                                    |hls_dummy_fifo_w4_d2_S_94                                                                  |     28|
|196   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_873                                                        |     19|
|197   |  sparse_arr_hash_reduce_out_20_c32_channel_U                         |hls_dummy_fifo_w4_d2_S_95                                                                  |    308|
|198   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_872                                                        |    299|
|199   |  sparse_arr_hash_reduce_out_20_c_U                                   |hls_dummy_fifo_w4_d2_S_96                                                                  |     23|
|200   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_871                                                        |     13|
|201   |  sparse_arr_hash_reduce_out_21_c33_channel_U                         |hls_dummy_fifo_w4_d2_S_97                                                                  |    288|
|202   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_870                                                        |    279|
|203   |  sparse_arr_hash_reduce_out_21_c_U                                   |hls_dummy_fifo_w4_d2_S_98                                                                  |     23|
|204   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_869                                                        |     13|
|205   |  sparse_arr_hash_reduce_out_22_c34_channel_U                         |hls_dummy_fifo_w4_d2_S_99                                                                  |    404|
|206   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_868                                                        |    395|
|207   |  sparse_arr_hash_reduce_out_22_c_U                                   |hls_dummy_fifo_w4_d2_S_100                                                                 |     24|
|208   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_867                                                        |     13|
|209   |  sparse_arr_hash_reduce_out_23_c35_channel_U                         |hls_dummy_fifo_w4_d2_S_101                                                                 |    246|
|210   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_866                                                        |    237|
|211   |  sparse_arr_hash_reduce_out_23_c_U                                   |hls_dummy_fifo_w4_d2_S_102                                                                 |     22|
|212   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_865                                                        |     13|
|213   |  sparse_arr_hash_reduce_out_24_c36_channel_U                         |hls_dummy_fifo_w4_d2_S_103                                                                 |    381|
|214   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_864                                                        |    372|
|215   |  sparse_arr_hash_reduce_out_24_c_U                                   |hls_dummy_fifo_w4_d2_S_104                                                                 |     22|
|216   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_863                                                        |     13|
|217   |  sparse_arr_hash_reduce_out_25_c37_channel_U                         |hls_dummy_fifo_w4_d2_S_105                                                                 |    305|
|218   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_862                                                        |    296|
|219   |  sparse_arr_hash_reduce_out_25_c_U                                   |hls_dummy_fifo_w4_d2_S_106                                                                 |     23|
|220   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_861                                                        |     13|
|221   |  sparse_arr_hash_reduce_out_26_c38_channel_U                         |hls_dummy_fifo_w4_d2_S_107                                                                 |    418|
|222   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_860                                                        |    409|
|223   |  sparse_arr_hash_reduce_out_26_c_U                                   |hls_dummy_fifo_w4_d2_S_108                                                                 |     22|
|224   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_859                                                        |     13|
|225   |  sparse_arr_hash_reduce_out_27_c39_channel_U                         |hls_dummy_fifo_w4_d2_S_109                                                                 |    227|
|226   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_858                                                        |    216|
|227   |  sparse_arr_hash_reduce_out_27_c_U                                   |hls_dummy_fifo_w4_d2_S_110                                                                 |     23|
|228   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_857                                                        |     13|
|229   |  sparse_arr_hash_reduce_out_28_c40_channel_U                         |hls_dummy_fifo_w4_d2_S_111                                                                 |    406|
|230   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_856                                                        |    397|
|231   |  sparse_arr_hash_reduce_out_28_c_U                                   |hls_dummy_fifo_w4_d2_S_112                                                                 |     22|
|232   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_855                                                        |     13|
|233   |  sparse_arr_hash_reduce_out_29_c41_channel_U                         |hls_dummy_fifo_w4_d2_S_113                                                                 |    309|
|234   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_854                                                        |    300|
|235   |  sparse_arr_hash_reduce_out_29_c_U                                   |hls_dummy_fifo_w4_d2_S_114                                                                 |     22|
|236   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_853                                                        |     13|
|237   |  sparse_arr_hash_reduce_out_2_c14_channel_U                          |hls_dummy_fifo_w4_d2_S_115                                                                 |    325|
|238   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_852                                                        |    316|
|239   |  sparse_arr_hash_reduce_out_2_c_U                                    |hls_dummy_fifo_w4_d2_S_116                                                                 |     30|
|240   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_851                                                        |     20|
|241   |  sparse_arr_hash_reduce_out_30_c42_channel_U                         |hls_dummy_fifo_w4_d2_S_117                                                                 |    419|
|242   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_850                                                        |    410|
|243   |  sparse_arr_hash_reduce_out_30_c_U                                   |hls_dummy_fifo_w4_d2_S_118                                                                 |     26|
|244   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_849                                                        |     16|
|245   |  sparse_arr_hash_reduce_out_31_c43_channel_U                         |hls_dummy_fifo_w4_d2_S_119                                                                 |    200|
|246   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_848                                                        |    191|
|247   |  sparse_arr_hash_reduce_out_31_c_U                                   |hls_dummy_fifo_w4_d2_S_120                                                                 |     22|
|248   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_847                                                        |     13|
|249   |  sparse_arr_hash_reduce_out_32_c44_channel_U                         |hls_dummy_fifo_w4_d2_S_121                                                                 |    488|
|250   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_846                                                        |    478|
|251   |  sparse_arr_hash_reduce_out_32_c_U                                   |hls_dummy_fifo_w4_d2_S_122                                                                 |     24|
|252   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_845                                                        |     13|
|253   |  sparse_arr_hash_reduce_out_33_c45_channel_U                         |hls_dummy_fifo_w4_d2_S_123                                                                 |    239|
|254   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_844                                                        |    230|
|255   |  sparse_arr_hash_reduce_out_33_c_U                                   |hls_dummy_fifo_w4_d2_S_124                                                                 |     22|
|256   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_843                                                        |     13|
|257   |  sparse_arr_hash_reduce_out_34_c46_channel_U                         |hls_dummy_fifo_w4_d2_S_125                                                                 |    462|
|258   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_842                                                        |    453|
|259   |  sparse_arr_hash_reduce_out_34_c_U                                   |hls_dummy_fifo_w4_d2_S_126                                                                 |     22|
|260   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_841                                                        |     13|
|261   |  sparse_arr_hash_reduce_out_35_c47_channel_U                         |hls_dummy_fifo_w4_d2_S_127                                                                 |    236|
|262   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_840                                                        |    226|
|263   |  sparse_arr_hash_reduce_out_35_c_U                                   |hls_dummy_fifo_w4_d2_S_128                                                                 |     22|
|264   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_839                                                        |     13|
|265   |  sparse_arr_hash_reduce_out_36_c48_channel_U                         |hls_dummy_fifo_w4_d2_S_129                                                                 |    348|
|266   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_838                                                        |    339|
|267   |  sparse_arr_hash_reduce_out_36_c_U                                   |hls_dummy_fifo_w4_d2_S_130                                                                 |     22|
|268   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_837                                                        |     13|
|269   |  sparse_arr_hash_reduce_out_37_c49_channel_U                         |hls_dummy_fifo_w4_d2_S_131                                                                 |    273|
|270   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_836                                                        |    264|
|271   |  sparse_arr_hash_reduce_out_37_c_U                                   |hls_dummy_fifo_w4_d2_S_132                                                                 |     23|
|272   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_835                                                        |     13|
|273   |  sparse_arr_hash_reduce_out_38_c50_channel_U                         |hls_dummy_fifo_w4_d2_S_133                                                                 |    477|
|274   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_834                                                        |    468|
|275   |  sparse_arr_hash_reduce_out_38_c_U                                   |hls_dummy_fifo_w4_d2_S_134                                                                 |     23|
|276   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_833                                                        |     13|
|277   |  sparse_arr_hash_reduce_out_39_c51_channel_U                         |hls_dummy_fifo_w4_d2_S_135                                                                 |    200|
|278   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_832                                                        |    191|
|279   |  sparse_arr_hash_reduce_out_39_c_U                                   |hls_dummy_fifo_w4_d2_S_136                                                                 |     22|
|280   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_831                                                        |     13|
|281   |  sparse_arr_hash_reduce_out_3_c15_channel_U                          |hls_dummy_fifo_w4_d2_S_137                                                                 |    227|
|282   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_830                                                        |    217|
|283   |  sparse_arr_hash_reduce_out_3_c_U                                    |hls_dummy_fifo_w4_d2_S_138                                                                 |     28|
|284   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_829                                                        |     19|
|285   |  sparse_arr_hash_reduce_out_40_c52_channel_U                         |hls_dummy_fifo_w4_d2_S_139                                                                 |    478|
|286   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_828                                                        |    469|
|287   |  sparse_arr_hash_reduce_out_40_c_U                                   |hls_dummy_fifo_w4_d2_S_140                                                                 |     22|
|288   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_827                                                        |     13|
|289   |  sparse_arr_hash_reduce_out_41_c53_channel_U                         |hls_dummy_fifo_w4_d2_S_141                                                                 |    236|
|290   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_826                                                        |    227|
|291   |  sparse_arr_hash_reduce_out_41_c_U                                   |hls_dummy_fifo_w4_d2_S_142                                                                 |     22|
|292   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_825                                                        |     13|
|293   |  sparse_arr_hash_reduce_out_42_c54_channel_U                         |hls_dummy_fifo_w4_d2_S_143                                                                 |    432|
|294   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_824                                                        |    423|
|295   |  sparse_arr_hash_reduce_out_42_c_U                                   |hls_dummy_fifo_w4_d2_S_144                                                                 |     23|
|296   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_823                                                        |     13|
|297   |  sparse_arr_hash_reduce_out_43_c55_channel_U                         |hls_dummy_fifo_w4_d2_S_145                                                                 |    208|
|298   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_822                                                        |    197|
|299   |  sparse_arr_hash_reduce_out_43_c_U                                   |hls_dummy_fifo_w4_d2_S_146                                                                 |     23|
|300   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_821                                                        |     13|
|301   |  sparse_arr_hash_reduce_out_44_c56_channel_U                         |hls_dummy_fifo_w4_d2_S_147                                                                 |    415|
|302   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_820                                                        |    406|
|303   |  sparse_arr_hash_reduce_out_44_c_U                                   |hls_dummy_fifo_w4_d2_S_148                                                                 |     22|
|304   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_819                                                        |     13|
|305   |  sparse_arr_hash_reduce_out_45_c57_channel_U                         |hls_dummy_fifo_w4_d2_S_149                                                                 |    226|
|306   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_818                                                        |    217|
|307   |  sparse_arr_hash_reduce_out_45_c_U                                   |hls_dummy_fifo_w4_d2_S_150                                                                 |     22|
|308   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_817                                                        |     13|
|309   |  sparse_arr_hash_reduce_out_46_c58_channel_U                         |hls_dummy_fifo_w4_d2_S_151                                                                 |    417|
|310   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_816                                                        |    408|
|311   |  sparse_arr_hash_reduce_out_46_c_U                                   |hls_dummy_fifo_w4_d2_S_152                                                                 |     23|
|312   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_815                                                        |     13|
|313   |  sparse_arr_hash_reduce_out_47_c59_channel_U                         |hls_dummy_fifo_w4_d2_S_153                                                                 |    254|
|314   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_814                                                        |    245|
|315   |  sparse_arr_hash_reduce_out_47_c_U                                   |hls_dummy_fifo_w4_d2_S_154                                                                 |     22|
|316   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_813                                                        |     13|
|317   |  sparse_arr_hash_reduce_out_48_c60_channel_U                         |hls_dummy_fifo_w4_d2_S_155                                                                 |    478|
|318   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_812                                                        |    468|
|319   |  sparse_arr_hash_reduce_out_48_c_U                                   |hls_dummy_fifo_w4_d2_S_156                                                                 |     22|
|320   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_811                                                        |     13|
|321   |  sparse_arr_hash_reduce_out_49_c61_channel_U                         |hls_dummy_fifo_w4_d2_S_157                                                                 |    249|
|322   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_810                                                        |    240|
|323   |  sparse_arr_hash_reduce_out_49_c_U                                   |hls_dummy_fifo_w4_d2_S_158                                                                 |     22|
|324   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_809                                                        |     13|
|325   |  sparse_arr_hash_reduce_out_4_c16_channel_U                          |hls_dummy_fifo_w4_d2_S_159                                                                 |    516|
|326   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_808                                                        |    507|
|327   |  sparse_arr_hash_reduce_out_4_c_U                                    |hls_dummy_fifo_w4_d2_S_160                                                                 |     28|
|328   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_807                                                        |     19|
|329   |  sparse_arr_hash_reduce_out_5_c17_channel_U                          |hls_dummy_fifo_w4_d2_S_161                                                                 |    231|
|330   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_806                                                        |    222|
|331   |  sparse_arr_hash_reduce_out_5_c_U                                    |hls_dummy_fifo_w4_d2_S_162                                                                 |     30|
|332   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_805                                                        |     21|
|333   |  sparse_arr_hash_reduce_out_6_c18_channel_U                          |hls_dummy_fifo_w4_d2_S_163                                                                 |    457|
|334   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_804                                                        |    448|
|335   |  sparse_arr_hash_reduce_out_6_c_U                                    |hls_dummy_fifo_w4_d2_S_164                                                                 |     28|
|336   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_803                                                        |     19|
|337   |  sparse_arr_hash_reduce_out_7_c19_channel_U                          |hls_dummy_fifo_w4_d2_S_165                                                                 |    273|
|338   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_802                                                        |    264|
|339   |  sparse_arr_hash_reduce_out_7_c_U                                    |hls_dummy_fifo_w4_d2_S_166                                                                 |     29|
|340   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_801                                                        |     19|
|341   |  sparse_arr_hash_reduce_out_8_c20_channel_U                          |hls_dummy_fifo_w4_d2_S_167                                                                 |    432|
|342   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_800                                                        |    423|
|343   |  sparse_arr_hash_reduce_out_8_c_U                                    |hls_dummy_fifo_w4_d2_S_168                                                                 |     28|
|344   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_799                                                        |     19|
|345   |  sparse_arr_hash_reduce_out_9_c21_channel_U                          |hls_dummy_fifo_w4_d2_S_169                                                                 |    242|
|346   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_798                                                        |    233|
|347   |  sparse_arr_hash_reduce_out_9_c_U                                    |hls_dummy_fifo_w4_d2_S_170                                                                 |     29|
|348   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_797                                                        |     19|
|349   |  sparse_arr_hash_reduce_out_c12_channel_U                            |hls_dummy_fifo_w4_d2_S_171                                                                 |    471|
|350   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_796                                                        |    461|
|351   |  sparse_arr_hash_reduce_out_c_U                                      |hls_dummy_fifo_w4_d2_S_172                                                                 |     28|
|352   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg                                                            |     19|
|353   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_U0 |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s               |  48970|
|354   |    mul_8s_7ns_14_1_1_U10                                             |hls_dummy_mul_8s_7ns_14_1_1                                                                |     20|
|355   |    mul_8s_7ns_14_1_1_U114                                            |hls_dummy_mul_8s_7ns_14_1_1_173                                                            |     21|
|356   |    mul_8s_7ns_14_1_1_U140                                            |hls_dummy_mul_8s_7ns_14_1_1_174                                                            |     21|
|357   |    mul_8s_7ns_14_1_1_U166                                            |hls_dummy_mul_8s_7ns_14_1_1_175                                                            |     21|
|358   |    mul_8s_7ns_14_1_1_U192                                            |hls_dummy_mul_8s_7ns_14_1_1_176                                                            |     21|
|359   |    mul_8s_7ns_14_1_1_U218                                            |hls_dummy_mul_8s_7ns_14_1_1_177                                                            |     21|
|360   |    mul_8s_7ns_14_1_1_U244                                            |hls_dummy_mul_8s_7ns_14_1_1_178                                                            |     21|
|361   |    mul_8s_7ns_14_1_1_U270                                            |hls_dummy_mul_8s_7ns_14_1_1_179                                                            |     21|
|362   |    mul_8s_7ns_14_1_1_U296                                            |hls_dummy_mul_8s_7ns_14_1_1_180                                                            |     21|
|363   |    mul_8s_7ns_14_1_1_U322                                            |hls_dummy_mul_8s_7ns_14_1_1_181                                                            |     21|
|364   |    mul_8s_7ns_14_1_1_U348                                            |hls_dummy_mul_8s_7ns_14_1_1_182                                                            |     21|
|365   |    mul_8s_7ns_14_1_1_U36                                             |hls_dummy_mul_8s_7ns_14_1_1_183                                                            |     21|
|366   |    mul_8s_7ns_14_1_1_U374                                            |hls_dummy_mul_8s_7ns_14_1_1_184                                                            |     21|
|367   |    mul_8s_7ns_14_1_1_U400                                            |hls_dummy_mul_8s_7ns_14_1_1_185                                                            |     21|
|368   |    mul_8s_7ns_14_1_1_U426                                            |hls_dummy_mul_8s_7ns_14_1_1_186                                                            |     21|
|369   |    mul_8s_7ns_14_1_1_U452                                            |hls_dummy_mul_8s_7ns_14_1_1_187                                                            |     21|
|370   |    mul_8s_7ns_14_1_1_U478                                            |hls_dummy_mul_8s_7ns_14_1_1_188                                                            |     21|
|371   |    mul_8s_7ns_14_1_1_U504                                            |hls_dummy_mul_8s_7ns_14_1_1_189                                                            |     21|
|372   |    mul_8s_7ns_14_1_1_U530                                            |hls_dummy_mul_8s_7ns_14_1_1_190                                                            |     21|
|373   |    mul_8s_7ns_14_1_1_U556                                            |hls_dummy_mul_8s_7ns_14_1_1_191                                                            |     21|
|374   |    mul_8s_7ns_14_1_1_U582                                            |hls_dummy_mul_8s_7ns_14_1_1_192                                                            |     21|
|375   |    mul_8s_7ns_14_1_1_U608                                            |hls_dummy_mul_8s_7ns_14_1_1_193                                                            |     21|
|376   |    mul_8s_7ns_14_1_1_U62                                             |hls_dummy_mul_8s_7ns_14_1_1_194                                                            |     21|
|377   |    mul_8s_7ns_14_1_1_U634                                            |hls_dummy_mul_8s_7ns_14_1_1_195                                                            |     21|
|378   |    mul_8s_7ns_14_1_1_U88                                             |hls_dummy_mul_8s_7ns_14_1_1_196                                                            |     21|
|379   |    mul_8s_8s_14_1_1_U100                                             |hls_dummy_mul_8s_8s_14_1_1                                                                 |     16|
|380   |    mul_8s_8s_14_1_1_U101                                             |hls_dummy_mul_8s_8s_14_1_1_197                                                             |     33|
|381   |    mul_8s_8s_14_1_1_U102                                             |hls_dummy_mul_8s_8s_14_1_1_198                                                             |     17|
|382   |    mul_8s_8s_14_1_1_U103                                             |hls_dummy_mul_8s_8s_14_1_1_199                                                             |     16|
|383   |    mul_8s_8s_14_1_1_U104                                             |hls_dummy_mul_8s_8s_14_1_1_200                                                             |     33|
|384   |    mul_8s_8s_14_1_1_U105                                             |hls_dummy_mul_8s_8s_14_1_1_201                                                             |     17|
|385   |    mul_8s_8s_14_1_1_U106                                             |hls_dummy_mul_8s_8s_14_1_1_202                                                             |     25|
|386   |    mul_8s_8s_14_1_1_U107                                             |hls_dummy_mul_8s_8s_14_1_1_203                                                             |     16|
|387   |    mul_8s_8s_14_1_1_U108                                             |hls_dummy_mul_8s_8s_14_1_1_204                                                             |     22|
|388   |    mul_8s_8s_14_1_1_U109                                             |hls_dummy_mul_8s_8s_14_1_1_205                                                             |     25|
|389   |    mul_8s_8s_14_1_1_U11                                              |hls_dummy_mul_8s_8s_14_1_1_206                                                             |     16|
|390   |    mul_8s_8s_14_1_1_U110                                             |hls_dummy_mul_8s_8s_14_1_1_207                                                             |     17|
|391   |    mul_8s_8s_14_1_1_U111                                             |hls_dummy_mul_8s_8s_14_1_1_208                                                             |     17|
|392   |    mul_8s_8s_14_1_1_U112                                             |hls_dummy_mul_8s_8s_14_1_1_209                                                             |     17|
|393   |    mul_8s_8s_14_1_1_U113                                             |hls_dummy_mul_8s_8s_14_1_1_210                                                             |     35|
|394   |    mul_8s_8s_14_1_1_U115                                             |hls_dummy_mul_8s_8s_14_1_1_211                                                             |     17|
|395   |    mul_8s_8s_14_1_1_U116                                             |hls_dummy_mul_8s_8s_14_1_1_212                                                             |     16|
|396   |    mul_8s_8s_14_1_1_U117                                             |hls_dummy_mul_8s_8s_14_1_1_213                                                             |     25|
|397   |    mul_8s_8s_14_1_1_U118                                             |hls_dummy_mul_8s_8s_14_1_1_214                                                             |     22|
|398   |    mul_8s_8s_14_1_1_U119                                             |hls_dummy_mul_8s_8s_14_1_1_215                                                             |     16|
|399   |    mul_8s_8s_14_1_1_U12                                              |hls_dummy_mul_8s_8s_14_1_1_216                                                             |     16|
|400   |    mul_8s_8s_14_1_1_U120                                             |hls_dummy_mul_8s_8s_14_1_1_217                                                             |     22|
|401   |    mul_8s_8s_14_1_1_U121                                             |hls_dummy_mul_8s_8s_14_1_1_218                                                             |     16|
|402   |    mul_8s_8s_14_1_1_U122                                             |hls_dummy_mul_8s_8s_14_1_1_219                                                             |     16|
|403   |    mul_8s_8s_14_1_1_U123                                             |hls_dummy_mul_8s_8s_14_1_1_220                                                             |     25|
|404   |    mul_8s_8s_14_1_1_U124                                             |hls_dummy_mul_8s_8s_14_1_1_221                                                             |     22|
|405   |    mul_8s_8s_14_1_1_U125                                             |hls_dummy_mul_8s_8s_14_1_1_222                                                             |     16|
|406   |    mul_8s_8s_14_1_1_U126                                             |hls_dummy_mul_8s_8s_14_1_1_223                                                             |     33|
|407   |    mul_8s_8s_14_1_1_U127                                             |hls_dummy_mul_8s_8s_14_1_1_224                                                             |     17|
|408   |    mul_8s_8s_14_1_1_U128                                             |hls_dummy_mul_8s_8s_14_1_1_225                                                             |     16|
|409   |    mul_8s_8s_14_1_1_U129                                             |hls_dummy_mul_8s_8s_14_1_1_226                                                             |     33|
|410   |    mul_8s_8s_14_1_1_U13                                              |hls_dummy_mul_8s_8s_14_1_1_227                                                             |     16|
|411   |    mul_8s_8s_14_1_1_U130                                             |hls_dummy_mul_8s_8s_14_1_1_228                                                             |     17|
|412   |    mul_8s_8s_14_1_1_U131                                             |hls_dummy_mul_8s_8s_14_1_1_229                                                             |     25|
|413   |    mul_8s_8s_14_1_1_U132                                             |hls_dummy_mul_8s_8s_14_1_1_230                                                             |     16|
|414   |    mul_8s_8s_14_1_1_U133                                             |hls_dummy_mul_8s_8s_14_1_1_231                                                             |     22|
|415   |    mul_8s_8s_14_1_1_U134                                             |hls_dummy_mul_8s_8s_14_1_1_232                                                             |     25|
|416   |    mul_8s_8s_14_1_1_U135                                             |hls_dummy_mul_8s_8s_14_1_1_233                                                             |     17|
|417   |    mul_8s_8s_14_1_1_U136                                             |hls_dummy_mul_8s_8s_14_1_1_234                                                             |     17|
|418   |    mul_8s_8s_14_1_1_U137                                             |hls_dummy_mul_8s_8s_14_1_1_235                                                             |     17|
|419   |    mul_8s_8s_14_1_1_U138                                             |hls_dummy_mul_8s_8s_14_1_1_236                                                             |     35|
|420   |    mul_8s_8s_14_1_1_U139                                             |hls_dummy_mul_8s_8s_14_1_1_237                                                             |     18|
|421   |    mul_8s_8s_14_1_1_U14                                              |hls_dummy_mul_8s_8s_14_1_1_238                                                             |     33|
|422   |    mul_8s_8s_14_1_1_U141                                             |hls_dummy_mul_8s_8s_14_1_1_239                                                             |     16|
|423   |    mul_8s_8s_14_1_1_U142                                             |hls_dummy_mul_8s_8s_14_1_1_240                                                             |     25|
|424   |    mul_8s_8s_14_1_1_U143                                             |hls_dummy_mul_8s_8s_14_1_1_241                                                             |     22|
|425   |    mul_8s_8s_14_1_1_U144                                             |hls_dummy_mul_8s_8s_14_1_1_242                                                             |     16|
|426   |    mul_8s_8s_14_1_1_U145                                             |hls_dummy_mul_8s_8s_14_1_1_243                                                             |     22|
|427   |    mul_8s_8s_14_1_1_U146                                             |hls_dummy_mul_8s_8s_14_1_1_244                                                             |     16|
|428   |    mul_8s_8s_14_1_1_U147                                             |hls_dummy_mul_8s_8s_14_1_1_245                                                             |     16|
|429   |    mul_8s_8s_14_1_1_U148                                             |hls_dummy_mul_8s_8s_14_1_1_246                                                             |     25|
|430   |    mul_8s_8s_14_1_1_U149                                             |hls_dummy_mul_8s_8s_14_1_1_247                                                             |     22|
|431   |    mul_8s_8s_14_1_1_U15                                              |hls_dummy_mul_8s_8s_14_1_1_248                                                             |     17|
|432   |    mul_8s_8s_14_1_1_U150                                             |hls_dummy_mul_8s_8s_14_1_1_249                                                             |     16|
|433   |    mul_8s_8s_14_1_1_U151                                             |hls_dummy_mul_8s_8s_14_1_1_250                                                             |     33|
|434   |    mul_8s_8s_14_1_1_U152                                             |hls_dummy_mul_8s_8s_14_1_1_251                                                             |     17|
|435   |    mul_8s_8s_14_1_1_U153                                             |hls_dummy_mul_8s_8s_14_1_1_252                                                             |     16|
|436   |    mul_8s_8s_14_1_1_U154                                             |hls_dummy_mul_8s_8s_14_1_1_253                                                             |     33|
|437   |    mul_8s_8s_14_1_1_U155                                             |hls_dummy_mul_8s_8s_14_1_1_254                                                             |     17|
|438   |    mul_8s_8s_14_1_1_U156                                             |hls_dummy_mul_8s_8s_14_1_1_255                                                             |     25|
|439   |    mul_8s_8s_14_1_1_U157                                             |hls_dummy_mul_8s_8s_14_1_1_256                                                             |     16|
|440   |    mul_8s_8s_14_1_1_U158                                             |hls_dummy_mul_8s_8s_14_1_1_257                                                             |     22|
|441   |    mul_8s_8s_14_1_1_U159                                             |hls_dummy_mul_8s_8s_14_1_1_258                                                             |     25|
|442   |    mul_8s_8s_14_1_1_U16                                              |hls_dummy_mul_8s_8s_14_1_1_259                                                             |     16|
|443   |    mul_8s_8s_14_1_1_U160                                             |hls_dummy_mul_8s_8s_14_1_1_260                                                             |     17|
|444   |    mul_8s_8s_14_1_1_U161                                             |hls_dummy_mul_8s_8s_14_1_1_261                                                             |     17|
|445   |    mul_8s_8s_14_1_1_U162                                             |hls_dummy_mul_8s_8s_14_1_1_262                                                             |     17|
|446   |    mul_8s_8s_14_1_1_U163                                             |hls_dummy_mul_8s_8s_14_1_1_263                                                             |     35|
|447   |    mul_8s_8s_14_1_1_U164                                             |hls_dummy_mul_8s_8s_14_1_1_264                                                             |     18|
|448   |    mul_8s_8s_14_1_1_U165                                             |hls_dummy_mul_8s_8s_14_1_1_265                                                             |     17|
|449   |    mul_8s_8s_14_1_1_U167                                             |hls_dummy_mul_8s_8s_14_1_1_266                                                             |     25|
|450   |    mul_8s_8s_14_1_1_U168                                             |hls_dummy_mul_8s_8s_14_1_1_267                                                             |     22|
|451   |    mul_8s_8s_14_1_1_U169                                             |hls_dummy_mul_8s_8s_14_1_1_268                                                             |     16|
|452   |    mul_8s_8s_14_1_1_U17                                              |hls_dummy_mul_8s_8s_14_1_1_269                                                             |     25|
|453   |    mul_8s_8s_14_1_1_U170                                             |hls_dummy_mul_8s_8s_14_1_1_270                                                             |     22|
|454   |    mul_8s_8s_14_1_1_U171                                             |hls_dummy_mul_8s_8s_14_1_1_271                                                             |     16|
|455   |    mul_8s_8s_14_1_1_U172                                             |hls_dummy_mul_8s_8s_14_1_1_272                                                             |     16|
|456   |    mul_8s_8s_14_1_1_U173                                             |hls_dummy_mul_8s_8s_14_1_1_273                                                             |     25|
|457   |    mul_8s_8s_14_1_1_U174                                             |hls_dummy_mul_8s_8s_14_1_1_274                                                             |     22|
|458   |    mul_8s_8s_14_1_1_U175                                             |hls_dummy_mul_8s_8s_14_1_1_275                                                             |     16|
|459   |    mul_8s_8s_14_1_1_U176                                             |hls_dummy_mul_8s_8s_14_1_1_276                                                             |     33|
|460   |    mul_8s_8s_14_1_1_U177                                             |hls_dummy_mul_8s_8s_14_1_1_277                                                             |     17|
|461   |    mul_8s_8s_14_1_1_U178                                             |hls_dummy_mul_8s_8s_14_1_1_278                                                             |     16|
|462   |    mul_8s_8s_14_1_1_U179                                             |hls_dummy_mul_8s_8s_14_1_1_279                                                             |     33|
|463   |    mul_8s_8s_14_1_1_U18                                              |hls_dummy_mul_8s_8s_14_1_1_280                                                             |     22|
|464   |    mul_8s_8s_14_1_1_U180                                             |hls_dummy_mul_8s_8s_14_1_1_281                                                             |     17|
|465   |    mul_8s_8s_14_1_1_U181                                             |hls_dummy_mul_8s_8s_14_1_1_282                                                             |     25|
|466   |    mul_8s_8s_14_1_1_U182                                             |hls_dummy_mul_8s_8s_14_1_1_283                                                             |     16|
|467   |    mul_8s_8s_14_1_1_U183                                             |hls_dummy_mul_8s_8s_14_1_1_284                                                             |     22|
|468   |    mul_8s_8s_14_1_1_U184                                             |hls_dummy_mul_8s_8s_14_1_1_285                                                             |     25|
|469   |    mul_8s_8s_14_1_1_U185                                             |hls_dummy_mul_8s_8s_14_1_1_286                                                             |     17|
|470   |    mul_8s_8s_14_1_1_U186                                             |hls_dummy_mul_8s_8s_14_1_1_287                                                             |     17|
|471   |    mul_8s_8s_14_1_1_U187                                             |hls_dummy_mul_8s_8s_14_1_1_288                                                             |     17|
|472   |    mul_8s_8s_14_1_1_U188                                             |hls_dummy_mul_8s_8s_14_1_1_289                                                             |     35|
|473   |    mul_8s_8s_14_1_1_U189                                             |hls_dummy_mul_8s_8s_14_1_1_290                                                             |     18|
|474   |    mul_8s_8s_14_1_1_U19                                              |hls_dummy_mul_8s_8s_14_1_1_291                                                             |     16|
|475   |    mul_8s_8s_14_1_1_U190                                             |hls_dummy_mul_8s_8s_14_1_1_292                                                             |     17|
|476   |    mul_8s_8s_14_1_1_U191                                             |hls_dummy_mul_8s_8s_14_1_1_293                                                             |     27|
|477   |    mul_8s_8s_14_1_1_U193                                             |hls_dummy_mul_8s_8s_14_1_1_294                                                             |     22|
|478   |    mul_8s_8s_14_1_1_U194                                             |hls_dummy_mul_8s_8s_14_1_1_295                                                             |     16|
|479   |    mul_8s_8s_14_1_1_U195                                             |hls_dummy_mul_8s_8s_14_1_1_296                                                             |     22|
|480   |    mul_8s_8s_14_1_1_U196                                             |hls_dummy_mul_8s_8s_14_1_1_297                                                             |     16|
|481   |    mul_8s_8s_14_1_1_U197                                             |hls_dummy_mul_8s_8s_14_1_1_298                                                             |     16|
|482   |    mul_8s_8s_14_1_1_U198                                             |hls_dummy_mul_8s_8s_14_1_1_299                                                             |     25|
|483   |    mul_8s_8s_14_1_1_U199                                             |hls_dummy_mul_8s_8s_14_1_1_300                                                             |     22|
|484   |    mul_8s_8s_14_1_1_U20                                              |hls_dummy_mul_8s_8s_14_1_1_301                                                             |     22|
|485   |    mul_8s_8s_14_1_1_U200                                             |hls_dummy_mul_8s_8s_14_1_1_302                                                             |     16|
|486   |    mul_8s_8s_14_1_1_U201                                             |hls_dummy_mul_8s_8s_14_1_1_303                                                             |     33|
|487   |    mul_8s_8s_14_1_1_U202                                             |hls_dummy_mul_8s_8s_14_1_1_304                                                             |     17|
|488   |    mul_8s_8s_14_1_1_U203                                             |hls_dummy_mul_8s_8s_14_1_1_305                                                             |     16|
|489   |    mul_8s_8s_14_1_1_U204                                             |hls_dummy_mul_8s_8s_14_1_1_306                                                             |     33|
|490   |    mul_8s_8s_14_1_1_U205                                             |hls_dummy_mul_8s_8s_14_1_1_307                                                             |     17|
|491   |    mul_8s_8s_14_1_1_U206                                             |hls_dummy_mul_8s_8s_14_1_1_308                                                             |     25|
|492   |    mul_8s_8s_14_1_1_U207                                             |hls_dummy_mul_8s_8s_14_1_1_309                                                             |     16|
|493   |    mul_8s_8s_14_1_1_U208                                             |hls_dummy_mul_8s_8s_14_1_1_310                                                             |     22|
|494   |    mul_8s_8s_14_1_1_U209                                             |hls_dummy_mul_8s_8s_14_1_1_311                                                             |     25|
|495   |    mul_8s_8s_14_1_1_U21                                              |hls_dummy_mul_8s_8s_14_1_1_312                                                             |     16|
|496   |    mul_8s_8s_14_1_1_U210                                             |hls_dummy_mul_8s_8s_14_1_1_313                                                             |     17|
|497   |    mul_8s_8s_14_1_1_U211                                             |hls_dummy_mul_8s_8s_14_1_1_314                                                             |     17|
|498   |    mul_8s_8s_14_1_1_U212                                             |hls_dummy_mul_8s_8s_14_1_1_315                                                             |     17|
|499   |    mul_8s_8s_14_1_1_U213                                             |hls_dummy_mul_8s_8s_14_1_1_316                                                             |     35|
|500   |    mul_8s_8s_14_1_1_U214                                             |hls_dummy_mul_8s_8s_14_1_1_317                                                             |     18|
|501   |    mul_8s_8s_14_1_1_U215                                             |hls_dummy_mul_8s_8s_14_1_1_318                                                             |     17|
|502   |    mul_8s_8s_14_1_1_U216                                             |hls_dummy_mul_8s_8s_14_1_1_319                                                             |     28|
|503   |    mul_8s_8s_14_1_1_U217                                             |hls_dummy_mul_8s_8s_14_1_1_320                                                             |     23|
|504   |    mul_8s_8s_14_1_1_U219                                             |hls_dummy_mul_8s_8s_14_1_1_321                                                             |     16|
|505   |    mul_8s_8s_14_1_1_U22                                              |hls_dummy_mul_8s_8s_14_1_1_322                                                             |     16|
|506   |    mul_8s_8s_14_1_1_U220                                             |hls_dummy_mul_8s_8s_14_1_1_323                                                             |     22|
|507   |    mul_8s_8s_14_1_1_U221                                             |hls_dummy_mul_8s_8s_14_1_1_324                                                             |     16|
|508   |    mul_8s_8s_14_1_1_U222                                             |hls_dummy_mul_8s_8s_14_1_1_325                                                             |     16|
|509   |    mul_8s_8s_14_1_1_U223                                             |hls_dummy_mul_8s_8s_14_1_1_326                                                             |     25|
|510   |    mul_8s_8s_14_1_1_U224                                             |hls_dummy_mul_8s_8s_14_1_1_327                                                             |     22|
|511   |    mul_8s_8s_14_1_1_U225                                             |hls_dummy_mul_8s_8s_14_1_1_328                                                             |     16|
|512   |    mul_8s_8s_14_1_1_U226                                             |hls_dummy_mul_8s_8s_14_1_1_329                                                             |     33|
|513   |    mul_8s_8s_14_1_1_U227                                             |hls_dummy_mul_8s_8s_14_1_1_330                                                             |     17|
|514   |    mul_8s_8s_14_1_1_U228                                             |hls_dummy_mul_8s_8s_14_1_1_331                                                             |     16|
|515   |    mul_8s_8s_14_1_1_U229                                             |hls_dummy_mul_8s_8s_14_1_1_332                                                             |     33|
|516   |    mul_8s_8s_14_1_1_U23                                              |hls_dummy_mul_8s_8s_14_1_1_333                                                             |     25|
|517   |    mul_8s_8s_14_1_1_U230                                             |hls_dummy_mul_8s_8s_14_1_1_334                                                             |     17|
|518   |    mul_8s_8s_14_1_1_U231                                             |hls_dummy_mul_8s_8s_14_1_1_335                                                             |     25|
|519   |    mul_8s_8s_14_1_1_U232                                             |hls_dummy_mul_8s_8s_14_1_1_336                                                             |     16|
|520   |    mul_8s_8s_14_1_1_U233                                             |hls_dummy_mul_8s_8s_14_1_1_337                                                             |     22|
|521   |    mul_8s_8s_14_1_1_U234                                             |hls_dummy_mul_8s_8s_14_1_1_338                                                             |     25|
|522   |    mul_8s_8s_14_1_1_U235                                             |hls_dummy_mul_8s_8s_14_1_1_339                                                             |     17|
|523   |    mul_8s_8s_14_1_1_U236                                             |hls_dummy_mul_8s_8s_14_1_1_340                                                             |     17|
|524   |    mul_8s_8s_14_1_1_U237                                             |hls_dummy_mul_8s_8s_14_1_1_341                                                             |     17|
|525   |    mul_8s_8s_14_1_1_U238                                             |hls_dummy_mul_8s_8s_14_1_1_342                                                             |     35|
|526   |    mul_8s_8s_14_1_1_U239                                             |hls_dummy_mul_8s_8s_14_1_1_343                                                             |     18|
|527   |    mul_8s_8s_14_1_1_U24                                              |hls_dummy_mul_8s_8s_14_1_1_344                                                             |     22|
|528   |    mul_8s_8s_14_1_1_U240                                             |hls_dummy_mul_8s_8s_14_1_1_345                                                             |     17|
|529   |    mul_8s_8s_14_1_1_U241                                             |hls_dummy_mul_8s_8s_14_1_1_346                                                             |     28|
|530   |    mul_8s_8s_14_1_1_U242                                             |hls_dummy_mul_8s_8s_14_1_1_347                                                             |     23|
|531   |    mul_8s_8s_14_1_1_U243                                             |hls_dummy_mul_8s_8s_14_1_1_348                                                             |     17|
|532   |    mul_8s_8s_14_1_1_U245                                             |hls_dummy_mul_8s_8s_14_1_1_349                                                             |     22|
|533   |    mul_8s_8s_14_1_1_U246                                             |hls_dummy_mul_8s_8s_14_1_1_350                                                             |     16|
|534   |    mul_8s_8s_14_1_1_U247                                             |hls_dummy_mul_8s_8s_14_1_1_351                                                             |     16|
|535   |    mul_8s_8s_14_1_1_U248                                             |hls_dummy_mul_8s_8s_14_1_1_352                                                             |     25|
|536   |    mul_8s_8s_14_1_1_U249                                             |hls_dummy_mul_8s_8s_14_1_1_353                                                             |     22|
|537   |    mul_8s_8s_14_1_1_U25                                              |hls_dummy_mul_8s_8s_14_1_1_354                                                             |     16|
|538   |    mul_8s_8s_14_1_1_U250                                             |hls_dummy_mul_8s_8s_14_1_1_355                                                             |     16|
|539   |    mul_8s_8s_14_1_1_U251                                             |hls_dummy_mul_8s_8s_14_1_1_356                                                             |     33|
|540   |    mul_8s_8s_14_1_1_U252                                             |hls_dummy_mul_8s_8s_14_1_1_357                                                             |     17|
|541   |    mul_8s_8s_14_1_1_U253                                             |hls_dummy_mul_8s_8s_14_1_1_358                                                             |     16|
|542   |    mul_8s_8s_14_1_1_U254                                             |hls_dummy_mul_8s_8s_14_1_1_359                                                             |     33|
|543   |    mul_8s_8s_14_1_1_U255                                             |hls_dummy_mul_8s_8s_14_1_1_360                                                             |     17|
|544   |    mul_8s_8s_14_1_1_U256                                             |hls_dummy_mul_8s_8s_14_1_1_361                                                             |     25|
|545   |    mul_8s_8s_14_1_1_U257                                             |hls_dummy_mul_8s_8s_14_1_1_362                                                             |     16|
|546   |    mul_8s_8s_14_1_1_U258                                             |hls_dummy_mul_8s_8s_14_1_1_363                                                             |     22|
|547   |    mul_8s_8s_14_1_1_U259                                             |hls_dummy_mul_8s_8s_14_1_1_364                                                             |     25|
|548   |    mul_8s_8s_14_1_1_U26                                              |hls_dummy_mul_8s_8s_14_1_1_365                                                             |     33|
|549   |    mul_8s_8s_14_1_1_U260                                             |hls_dummy_mul_8s_8s_14_1_1_366                                                             |     17|
|550   |    mul_8s_8s_14_1_1_U261                                             |hls_dummy_mul_8s_8s_14_1_1_367                                                             |     17|
|551   |    mul_8s_8s_14_1_1_U262                                             |hls_dummy_mul_8s_8s_14_1_1_368                                                             |     17|
|552   |    mul_8s_8s_14_1_1_U263                                             |hls_dummy_mul_8s_8s_14_1_1_369                                                             |     35|
|553   |    mul_8s_8s_14_1_1_U264                                             |hls_dummy_mul_8s_8s_14_1_1_370                                                             |     18|
|554   |    mul_8s_8s_14_1_1_U265                                             |hls_dummy_mul_8s_8s_14_1_1_371                                                             |     17|
|555   |    mul_8s_8s_14_1_1_U266                                             |hls_dummy_mul_8s_8s_14_1_1_372                                                             |     28|
|556   |    mul_8s_8s_14_1_1_U267                                             |hls_dummy_mul_8s_8s_14_1_1_373                                                             |     23|
|557   |    mul_8s_8s_14_1_1_U268                                             |hls_dummy_mul_8s_8s_14_1_1_374                                                             |     17|
|558   |    mul_8s_8s_14_1_1_U269                                             |hls_dummy_mul_8s_8s_14_1_1_375                                                             |     23|
|559   |    mul_8s_8s_14_1_1_U27                                              |hls_dummy_mul_8s_8s_14_1_1_376                                                             |     17|
|560   |    mul_8s_8s_14_1_1_U271                                             |hls_dummy_mul_8s_8s_14_1_1_377                                                             |     16|
|561   |    mul_8s_8s_14_1_1_U272                                             |hls_dummy_mul_8s_8s_14_1_1_378                                                             |     16|
|562   |    mul_8s_8s_14_1_1_U273                                             |hls_dummy_mul_8s_8s_14_1_1_379                                                             |     25|
|563   |    mul_8s_8s_14_1_1_U274                                             |hls_dummy_mul_8s_8s_14_1_1_380                                                             |     22|
|564   |    mul_8s_8s_14_1_1_U275                                             |hls_dummy_mul_8s_8s_14_1_1_381                                                             |     16|
|565   |    mul_8s_8s_14_1_1_U276                                             |hls_dummy_mul_8s_8s_14_1_1_382                                                             |     33|
|566   |    mul_8s_8s_14_1_1_U277                                             |hls_dummy_mul_8s_8s_14_1_1_383                                                             |     17|
|567   |    mul_8s_8s_14_1_1_U278                                             |hls_dummy_mul_8s_8s_14_1_1_384                                                             |     16|
|568   |    mul_8s_8s_14_1_1_U279                                             |hls_dummy_mul_8s_8s_14_1_1_385                                                             |     33|
|569   |    mul_8s_8s_14_1_1_U28                                              |hls_dummy_mul_8s_8s_14_1_1_386                                                             |     16|
|570   |    mul_8s_8s_14_1_1_U280                                             |hls_dummy_mul_8s_8s_14_1_1_387                                                             |     17|
|571   |    mul_8s_8s_14_1_1_U281                                             |hls_dummy_mul_8s_8s_14_1_1_388                                                             |     25|
|572   |    mul_8s_8s_14_1_1_U282                                             |hls_dummy_mul_8s_8s_14_1_1_389                                                             |     16|
|573   |    mul_8s_8s_14_1_1_U283                                             |hls_dummy_mul_8s_8s_14_1_1_390                                                             |     22|
|574   |    mul_8s_8s_14_1_1_U284                                             |hls_dummy_mul_8s_8s_14_1_1_391                                                             |     26|
|575   |    mul_8s_8s_14_1_1_U285                                             |hls_dummy_mul_8s_8s_14_1_1_392                                                             |     17|
|576   |    mul_8s_8s_14_1_1_U286                                             |hls_dummy_mul_8s_8s_14_1_1_393                                                             |     17|
|577   |    mul_8s_8s_14_1_1_U287                                             |hls_dummy_mul_8s_8s_14_1_1_394                                                             |     17|
|578   |    mul_8s_8s_14_1_1_U288                                             |hls_dummy_mul_8s_8s_14_1_1_395                                                             |     35|
|579   |    mul_8s_8s_14_1_1_U289                                             |hls_dummy_mul_8s_8s_14_1_1_396                                                             |     18|
|580   |    mul_8s_8s_14_1_1_U29                                              |hls_dummy_mul_8s_8s_14_1_1_397                                                             |     33|
|581   |    mul_8s_8s_14_1_1_U290                                             |hls_dummy_mul_8s_8s_14_1_1_398                                                             |     17|
|582   |    mul_8s_8s_14_1_1_U291                                             |hls_dummy_mul_8s_8s_14_1_1_399                                                             |     28|
|583   |    mul_8s_8s_14_1_1_U292                                             |hls_dummy_mul_8s_8s_14_1_1_400                                                             |     23|
|584   |    mul_8s_8s_14_1_1_U293                                             |hls_dummy_mul_8s_8s_14_1_1_401                                                             |     17|
|585   |    mul_8s_8s_14_1_1_U294                                             |hls_dummy_mul_8s_8s_14_1_1_402                                                             |     23|
|586   |    mul_8s_8s_14_1_1_U295                                             |hls_dummy_mul_8s_8s_14_1_1_403                                                             |     17|
|587   |    mul_8s_8s_14_1_1_U297                                             |hls_dummy_mul_8s_8s_14_1_1_404                                                             |     16|
|588   |    mul_8s_8s_14_1_1_U298                                             |hls_dummy_mul_8s_8s_14_1_1_405                                                             |     25|
|589   |    mul_8s_8s_14_1_1_U299                                             |hls_dummy_mul_8s_8s_14_1_1_406                                                             |     22|
|590   |    mul_8s_8s_14_1_1_U30                                              |hls_dummy_mul_8s_8s_14_1_1_407                                                             |     17|
|591   |    mul_8s_8s_14_1_1_U300                                             |hls_dummy_mul_8s_8s_14_1_1_408                                                             |     16|
|592   |    mul_8s_8s_14_1_1_U301                                             |hls_dummy_mul_8s_8s_14_1_1_409                                                             |     33|
|593   |    mul_8s_8s_14_1_1_U302                                             |hls_dummy_mul_8s_8s_14_1_1_410                                                             |     17|
|594   |    mul_8s_8s_14_1_1_U303                                             |hls_dummy_mul_8s_8s_14_1_1_411                                                             |     16|
|595   |    mul_8s_8s_14_1_1_U304                                             |hls_dummy_mul_8s_8s_14_1_1_412                                                             |     33|
|596   |    mul_8s_8s_14_1_1_U305                                             |hls_dummy_mul_8s_8s_14_1_1_413                                                             |     17|
|597   |    mul_8s_8s_14_1_1_U306                                             |hls_dummy_mul_8s_8s_14_1_1_414                                                             |     25|
|598   |    mul_8s_8s_14_1_1_U307                                             |hls_dummy_mul_8s_8s_14_1_1_415                                                             |     16|
|599   |    mul_8s_8s_14_1_1_U308                                             |hls_dummy_mul_8s_8s_14_1_1_416                                                             |     22|
|600   |    mul_8s_8s_14_1_1_U309                                             |hls_dummy_mul_8s_8s_14_1_1_417                                                             |     26|
|601   |    mul_8s_8s_14_1_1_U31                                              |hls_dummy_mul_8s_8s_14_1_1_418                                                             |     25|
|602   |    mul_8s_8s_14_1_1_U310                                             |hls_dummy_mul_8s_8s_14_1_1_419                                                             |     17|
|603   |    mul_8s_8s_14_1_1_U311                                             |hls_dummy_mul_8s_8s_14_1_1_420                                                             |     17|
|604   |    mul_8s_8s_14_1_1_U312                                             |hls_dummy_mul_8s_8s_14_1_1_421                                                             |     17|
|605   |    mul_8s_8s_14_1_1_U313                                             |hls_dummy_mul_8s_8s_14_1_1_422                                                             |     35|
|606   |    mul_8s_8s_14_1_1_U314                                             |hls_dummy_mul_8s_8s_14_1_1_423                                                             |     18|
|607   |    mul_8s_8s_14_1_1_U315                                             |hls_dummy_mul_8s_8s_14_1_1_424                                                             |     17|
|608   |    mul_8s_8s_14_1_1_U316                                             |hls_dummy_mul_8s_8s_14_1_1_425                                                             |     28|
|609   |    mul_8s_8s_14_1_1_U317                                             |hls_dummy_mul_8s_8s_14_1_1_426                                                             |     23|
|610   |    mul_8s_8s_14_1_1_U318                                             |hls_dummy_mul_8s_8s_14_1_1_427                                                             |     17|
|611   |    mul_8s_8s_14_1_1_U319                                             |hls_dummy_mul_8s_8s_14_1_1_428                                                             |     23|
|612   |    mul_8s_8s_14_1_1_U32                                              |hls_dummy_mul_8s_8s_14_1_1_429                                                             |     16|
|613   |    mul_8s_8s_14_1_1_U320                                             |hls_dummy_mul_8s_8s_14_1_1_430                                                             |     17|
|614   |    mul_8s_8s_14_1_1_U321                                             |hls_dummy_mul_8s_8s_14_1_1_431                                                             |     17|
|615   |    mul_8s_8s_14_1_1_U323                                             |hls_dummy_mul_8s_8s_14_1_1_432                                                             |     25|
|616   |    mul_8s_8s_14_1_1_U324                                             |hls_dummy_mul_8s_8s_14_1_1_433                                                             |     22|
|617   |    mul_8s_8s_14_1_1_U325                                             |hls_dummy_mul_8s_8s_14_1_1_434                                                             |     16|
|618   |    mul_8s_8s_14_1_1_U326                                             |hls_dummy_mul_8s_8s_14_1_1_435                                                             |     33|
|619   |    mul_8s_8s_14_1_1_U327                                             |hls_dummy_mul_8s_8s_14_1_1_436                                                             |     17|
|620   |    mul_8s_8s_14_1_1_U328                                             |hls_dummy_mul_8s_8s_14_1_1_437                                                             |     16|
|621   |    mul_8s_8s_14_1_1_U329                                             |hls_dummy_mul_8s_8s_14_1_1_438                                                             |     33|
|622   |    mul_8s_8s_14_1_1_U33                                              |hls_dummy_mul_8s_8s_14_1_1_439                                                             |     22|
|623   |    mul_8s_8s_14_1_1_U330                                             |hls_dummy_mul_8s_8s_14_1_1_440                                                             |     17|
|624   |    mul_8s_8s_14_1_1_U331                                             |hls_dummy_mul_8s_8s_14_1_1_441                                                             |     25|
|625   |    mul_8s_8s_14_1_1_U332                                             |hls_dummy_mul_8s_8s_14_1_1_442                                                             |     16|
|626   |    mul_8s_8s_14_1_1_U333                                             |hls_dummy_mul_8s_8s_14_1_1_443                                                             |     22|
|627   |    mul_8s_8s_14_1_1_U334                                             |hls_dummy_mul_8s_8s_14_1_1_444                                                             |     26|
|628   |    mul_8s_8s_14_1_1_U335                                             |hls_dummy_mul_8s_8s_14_1_1_445                                                             |     17|
|629   |    mul_8s_8s_14_1_1_U336                                             |hls_dummy_mul_8s_8s_14_1_1_446                                                             |     17|
|630   |    mul_8s_8s_14_1_1_U337                                             |hls_dummy_mul_8s_8s_14_1_1_447                                                             |     17|
|631   |    mul_8s_8s_14_1_1_U338                                             |hls_dummy_mul_8s_8s_14_1_1_448                                                             |     35|
|632   |    mul_8s_8s_14_1_1_U339                                             |hls_dummy_mul_8s_8s_14_1_1_449                                                             |     18|
|633   |    mul_8s_8s_14_1_1_U34                                              |hls_dummy_mul_8s_8s_14_1_1_450                                                             |     25|
|634   |    mul_8s_8s_14_1_1_U340                                             |hls_dummy_mul_8s_8s_14_1_1_451                                                             |     17|
|635   |    mul_8s_8s_14_1_1_U341                                             |hls_dummy_mul_8s_8s_14_1_1_452                                                             |     28|
|636   |    mul_8s_8s_14_1_1_U342                                             |hls_dummy_mul_8s_8s_14_1_1_453                                                             |     23|
|637   |    mul_8s_8s_14_1_1_U343                                             |hls_dummy_mul_8s_8s_14_1_1_454                                                             |     17|
|638   |    mul_8s_8s_14_1_1_U344                                             |hls_dummy_mul_8s_8s_14_1_1_455                                                             |     23|
|639   |    mul_8s_8s_14_1_1_U345                                             |hls_dummy_mul_8s_8s_14_1_1_456                                                             |     17|
|640   |    mul_8s_8s_14_1_1_U346                                             |hls_dummy_mul_8s_8s_14_1_1_457                                                             |     17|
|641   |    mul_8s_8s_14_1_1_U347                                             |hls_dummy_mul_8s_8s_14_1_1_458                                                             |     27|
|642   |    mul_8s_8s_14_1_1_U349                                             |hls_dummy_mul_8s_8s_14_1_1_459                                                             |     22|
|643   |    mul_8s_8s_14_1_1_U35                                              |hls_dummy_mul_8s_8s_14_1_1_460                                                             |     17|
|644   |    mul_8s_8s_14_1_1_U350                                             |hls_dummy_mul_8s_8s_14_1_1_461                                                             |     16|
|645   |    mul_8s_8s_14_1_1_U351                                             |hls_dummy_mul_8s_8s_14_1_1_462                                                             |     33|
|646   |    mul_8s_8s_14_1_1_U352                                             |hls_dummy_mul_8s_8s_14_1_1_463                                                             |     17|
|647   |    mul_8s_8s_14_1_1_U353                                             |hls_dummy_mul_8s_8s_14_1_1_464                                                             |     16|
|648   |    mul_8s_8s_14_1_1_U354                                             |hls_dummy_mul_8s_8s_14_1_1_465                                                             |     33|
|649   |    mul_8s_8s_14_1_1_U355                                             |hls_dummy_mul_8s_8s_14_1_1_466                                                             |     17|
|650   |    mul_8s_8s_14_1_1_U356                                             |hls_dummy_mul_8s_8s_14_1_1_467                                                             |     25|
|651   |    mul_8s_8s_14_1_1_U357                                             |hls_dummy_mul_8s_8s_14_1_1_468                                                             |     16|
|652   |    mul_8s_8s_14_1_1_U358                                             |hls_dummy_mul_8s_8s_14_1_1_469                                                             |     22|
|653   |    mul_8s_8s_14_1_1_U359                                             |hls_dummy_mul_8s_8s_14_1_1_470                                                             |     26|
|654   |    mul_8s_8s_14_1_1_U360                                             |hls_dummy_mul_8s_8s_14_1_1_471                                                             |     17|
|655   |    mul_8s_8s_14_1_1_U361                                             |hls_dummy_mul_8s_8s_14_1_1_472                                                             |     17|
|656   |    mul_8s_8s_14_1_1_U362                                             |hls_dummy_mul_8s_8s_14_1_1_473                                                             |     17|
|657   |    mul_8s_8s_14_1_1_U363                                             |hls_dummy_mul_8s_8s_14_1_1_474                                                             |     35|
|658   |    mul_8s_8s_14_1_1_U364                                             |hls_dummy_mul_8s_8s_14_1_1_475                                                             |     18|
|659   |    mul_8s_8s_14_1_1_U365                                             |hls_dummy_mul_8s_8s_14_1_1_476                                                             |     17|
|660   |    mul_8s_8s_14_1_1_U366                                             |hls_dummy_mul_8s_8s_14_1_1_477                                                             |     28|
|661   |    mul_8s_8s_14_1_1_U367                                             |hls_dummy_mul_8s_8s_14_1_1_478                                                             |     23|
|662   |    mul_8s_8s_14_1_1_U368                                             |hls_dummy_mul_8s_8s_14_1_1_479                                                             |     17|
|663   |    mul_8s_8s_14_1_1_U369                                             |hls_dummy_mul_8s_8s_14_1_1_480                                                             |     23|
|664   |    mul_8s_8s_14_1_1_U37                                              |hls_dummy_mul_8s_8s_14_1_1_481                                                             |     16|
|665   |    mul_8s_8s_14_1_1_U370                                             |hls_dummy_mul_8s_8s_14_1_1_482                                                             |     17|
|666   |    mul_8s_8s_14_1_1_U371                                             |hls_dummy_mul_8s_8s_14_1_1_483                                                             |     17|
|667   |    mul_8s_8s_14_1_1_U372                                             |hls_dummy_mul_8s_8s_14_1_1_484                                                             |     28|
|668   |    mul_8s_8s_14_1_1_U373                                             |hls_dummy_mul_8s_8s_14_1_1_485                                                             |     23|
|669   |    mul_8s_8s_14_1_1_U375                                             |hls_dummy_mul_8s_8s_14_1_1_486                                                             |     16|
|670   |    mul_8s_8s_14_1_1_U376                                             |hls_dummy_mul_8s_8s_14_1_1_487                                                             |     33|
|671   |    mul_8s_8s_14_1_1_U377                                             |hls_dummy_mul_8s_8s_14_1_1_488                                                             |     17|
|672   |    mul_8s_8s_14_1_1_U378                                             |hls_dummy_mul_8s_8s_14_1_1_489                                                             |     16|
|673   |    mul_8s_8s_14_1_1_U379                                             |hls_dummy_mul_8s_8s_14_1_1_490                                                             |     33|
|674   |    mul_8s_8s_14_1_1_U38                                              |hls_dummy_mul_8s_8s_14_1_1_491                                                             |     16|
|675   |    mul_8s_8s_14_1_1_U380                                             |hls_dummy_mul_8s_8s_14_1_1_492                                                             |     17|
|676   |    mul_8s_8s_14_1_1_U381                                             |hls_dummy_mul_8s_8s_14_1_1_493                                                             |     25|
|677   |    mul_8s_8s_14_1_1_U382                                             |hls_dummy_mul_8s_8s_14_1_1_494                                                             |     16|
|678   |    mul_8s_8s_14_1_1_U383                                             |hls_dummy_mul_8s_8s_14_1_1_495                                                             |     22|
|679   |    mul_8s_8s_14_1_1_U384                                             |hls_dummy_mul_8s_8s_14_1_1_496                                                             |     26|
|680   |    mul_8s_8s_14_1_1_U385                                             |hls_dummy_mul_8s_8s_14_1_1_497                                                             |     17|
|681   |    mul_8s_8s_14_1_1_U386                                             |hls_dummy_mul_8s_8s_14_1_1_498                                                             |     17|
|682   |    mul_8s_8s_14_1_1_U387                                             |hls_dummy_mul_8s_8s_14_1_1_499                                                             |     17|
|683   |    mul_8s_8s_14_1_1_U388                                             |hls_dummy_mul_8s_8s_14_1_1_500                                                             |     35|
|684   |    mul_8s_8s_14_1_1_U389                                             |hls_dummy_mul_8s_8s_14_1_1_501                                                             |     18|
|685   |    mul_8s_8s_14_1_1_U39                                              |hls_dummy_mul_8s_8s_14_1_1_502                                                             |     33|
|686   |    mul_8s_8s_14_1_1_U390                                             |hls_dummy_mul_8s_8s_14_1_1_503                                                             |     17|
|687   |    mul_8s_8s_14_1_1_U391                                             |hls_dummy_mul_8s_8s_14_1_1_504                                                             |     28|
|688   |    mul_8s_8s_14_1_1_U392                                             |hls_dummy_mul_8s_8s_14_1_1_505                                                             |     23|
|689   |    mul_8s_8s_14_1_1_U393                                             |hls_dummy_mul_8s_8s_14_1_1_506                                                             |     17|
|690   |    mul_8s_8s_14_1_1_U394                                             |hls_dummy_mul_8s_8s_14_1_1_507                                                             |     23|
|691   |    mul_8s_8s_14_1_1_U395                                             |hls_dummy_mul_8s_8s_14_1_1_508                                                             |     17|
|692   |    mul_8s_8s_14_1_1_U396                                             |hls_dummy_mul_8s_8s_14_1_1_509                                                             |     17|
|693   |    mul_8s_8s_14_1_1_U397                                             |hls_dummy_mul_8s_8s_14_1_1_510                                                             |     28|
|694   |    mul_8s_8s_14_1_1_U398                                             |hls_dummy_mul_8s_8s_14_1_1_511                                                             |     23|
|695   |    mul_8s_8s_14_1_1_U399                                             |hls_dummy_mul_8s_8s_14_1_1_512                                                             |     17|
|696   |    mul_8s_8s_14_1_1_U40                                              |hls_dummy_mul_8s_8s_14_1_1_513                                                             |     17|
|697   |    mul_8s_8s_14_1_1_U401                                             |hls_dummy_mul_8s_8s_14_1_1_514                                                             |     33|
|698   |    mul_8s_8s_14_1_1_U402                                             |hls_dummy_mul_8s_8s_14_1_1_515                                                             |     17|
|699   |    mul_8s_8s_14_1_1_U403                                             |hls_dummy_mul_8s_8s_14_1_1_516                                                             |     16|
|700   |    mul_8s_8s_14_1_1_U404                                             |hls_dummy_mul_8s_8s_14_1_1_517                                                             |     33|
|701   |    mul_8s_8s_14_1_1_U405                                             |hls_dummy_mul_8s_8s_14_1_1_518                                                             |     17|
|702   |    mul_8s_8s_14_1_1_U406                                             |hls_dummy_mul_8s_8s_14_1_1_519                                                             |     25|
|703   |    mul_8s_8s_14_1_1_U407                                             |hls_dummy_mul_8s_8s_14_1_1_520                                                             |     16|
|704   |    mul_8s_8s_14_1_1_U408                                             |hls_dummy_mul_8s_8s_14_1_1_521                                                             |     22|
|705   |    mul_8s_8s_14_1_1_U409                                             |hls_dummy_mul_8s_8s_14_1_1_522                                                             |     26|
|706   |    mul_8s_8s_14_1_1_U41                                              |hls_dummy_mul_8s_8s_14_1_1_523                                                             |     16|
|707   |    mul_8s_8s_14_1_1_U410                                             |hls_dummy_mul_8s_8s_14_1_1_524                                                             |     17|
|708   |    mul_8s_8s_14_1_1_U411                                             |hls_dummy_mul_8s_8s_14_1_1_525                                                             |     17|
|709   |    mul_8s_8s_14_1_1_U412                                             |hls_dummy_mul_8s_8s_14_1_1_526                                                             |     17|
|710   |    mul_8s_8s_14_1_1_U413                                             |hls_dummy_mul_8s_8s_14_1_1_527                                                             |     35|
|711   |    mul_8s_8s_14_1_1_U414                                             |hls_dummy_mul_8s_8s_14_1_1_528                                                             |     18|
|712   |    mul_8s_8s_14_1_1_U415                                             |hls_dummy_mul_8s_8s_14_1_1_529                                                             |     17|
|713   |    mul_8s_8s_14_1_1_U416                                             |hls_dummy_mul_8s_8s_14_1_1_530                                                             |     28|
|714   |    mul_8s_8s_14_1_1_U417                                             |hls_dummy_mul_8s_8s_14_1_1_531                                                             |     23|
|715   |    mul_8s_8s_14_1_1_U418                                             |hls_dummy_mul_8s_8s_14_1_1_532                                                             |     17|
|716   |    mul_8s_8s_14_1_1_U419                                             |hls_dummy_mul_8s_8s_14_1_1_533                                                             |     23|
|717   |    mul_8s_8s_14_1_1_U42                                              |hls_dummy_mul_8s_8s_14_1_1_534                                                             |     25|
|718   |    mul_8s_8s_14_1_1_U420                                             |hls_dummy_mul_8s_8s_14_1_1_535                                                             |     17|
|719   |    mul_8s_8s_14_1_1_U421                                             |hls_dummy_mul_8s_8s_14_1_1_536                                                             |     17|
|720   |    mul_8s_8s_14_1_1_U422                                             |hls_dummy_mul_8s_8s_14_1_1_537                                                             |     28|
|721   |    mul_8s_8s_14_1_1_U423                                             |hls_dummy_mul_8s_8s_14_1_1_538                                                             |     23|
|722   |    mul_8s_8s_14_1_1_U424                                             |hls_dummy_mul_8s_8s_14_1_1_539                                                             |     17|
|723   |    mul_8s_8s_14_1_1_U425                                             |hls_dummy_mul_8s_8s_14_1_1_540                                                             |     35|
|724   |    mul_8s_8s_14_1_1_U427                                             |hls_dummy_mul_8s_8s_14_1_1_541                                                             |     17|
|725   |    mul_8s_8s_14_1_1_U428                                             |hls_dummy_mul_8s_8s_14_1_1_542                                                             |     16|
|726   |    mul_8s_8s_14_1_1_U429                                             |hls_dummy_mul_8s_8s_14_1_1_543                                                             |     33|
|727   |    mul_8s_8s_14_1_1_U43                                              |hls_dummy_mul_8s_8s_14_1_1_544                                                             |     22|
|728   |    mul_8s_8s_14_1_1_U430                                             |hls_dummy_mul_8s_8s_14_1_1_545                                                             |     17|
|729   |    mul_8s_8s_14_1_1_U431                                             |hls_dummy_mul_8s_8s_14_1_1_546                                                             |     25|
|730   |    mul_8s_8s_14_1_1_U432                                             |hls_dummy_mul_8s_8s_14_1_1_547                                                             |     16|
|731   |    mul_8s_8s_14_1_1_U433                                             |hls_dummy_mul_8s_8s_14_1_1_548                                                             |     22|
|732   |    mul_8s_8s_14_1_1_U434                                             |hls_dummy_mul_8s_8s_14_1_1_549                                                             |     26|
|733   |    mul_8s_8s_14_1_1_U435                                             |hls_dummy_mul_8s_8s_14_1_1_550                                                             |     17|
|734   |    mul_8s_8s_14_1_1_U436                                             |hls_dummy_mul_8s_8s_14_1_1_551                                                             |     17|
|735   |    mul_8s_8s_14_1_1_U437                                             |hls_dummy_mul_8s_8s_14_1_1_552                                                             |     17|
|736   |    mul_8s_8s_14_1_1_U438                                             |hls_dummy_mul_8s_8s_14_1_1_553                                                             |     35|
|737   |    mul_8s_8s_14_1_1_U439                                             |hls_dummy_mul_8s_8s_14_1_1_554                                                             |     18|
|738   |    mul_8s_8s_14_1_1_U44                                              |hls_dummy_mul_8s_8s_14_1_1_555                                                             |     16|
|739   |    mul_8s_8s_14_1_1_U440                                             |hls_dummy_mul_8s_8s_14_1_1_556                                                             |     17|
|740   |    mul_8s_8s_14_1_1_U441                                             |hls_dummy_mul_8s_8s_14_1_1_557                                                             |     28|
|741   |    mul_8s_8s_14_1_1_U442                                             |hls_dummy_mul_8s_8s_14_1_1_558                                                             |     23|
|742   |    mul_8s_8s_14_1_1_U443                                             |hls_dummy_mul_8s_8s_14_1_1_559                                                             |     17|
|743   |    mul_8s_8s_14_1_1_U444                                             |hls_dummy_mul_8s_8s_14_1_1_560                                                             |     23|
|744   |    mul_8s_8s_14_1_1_U445                                             |hls_dummy_mul_8s_8s_14_1_1_561                                                             |     17|
|745   |    mul_8s_8s_14_1_1_U446                                             |hls_dummy_mul_8s_8s_14_1_1_562                                                             |     17|
|746   |    mul_8s_8s_14_1_1_U447                                             |hls_dummy_mul_8s_8s_14_1_1_563                                                             |     28|
|747   |    mul_8s_8s_14_1_1_U448                                             |hls_dummy_mul_8s_8s_14_1_1_564                                                             |     23|
|748   |    mul_8s_8s_14_1_1_U449                                             |hls_dummy_mul_8s_8s_14_1_1_565                                                             |     17|
|749   |    mul_8s_8s_14_1_1_U45                                              |hls_dummy_mul_8s_8s_14_1_1_566                                                             |     22|
|750   |    mul_8s_8s_14_1_1_U450                                             |hls_dummy_mul_8s_8s_14_1_1_567                                                             |     35|
|751   |    mul_8s_8s_14_1_1_U451                                             |hls_dummy_mul_8s_8s_14_1_1_568                                                             |     18|
|752   |    mul_8s_8s_14_1_1_U453                                             |hls_dummy_mul_8s_8s_14_1_1_569                                                             |     16|
|753   |    mul_8s_8s_14_1_1_U454                                             |hls_dummy_mul_8s_8s_14_1_1_570                                                             |     33|
|754   |    mul_8s_8s_14_1_1_U455                                             |hls_dummy_mul_8s_8s_14_1_1_571                                                             |     17|
|755   |    mul_8s_8s_14_1_1_U456                                             |hls_dummy_mul_8s_8s_14_1_1_572                                                             |     25|
|756   |    mul_8s_8s_14_1_1_U457                                             |hls_dummy_mul_8s_8s_14_1_1_573                                                             |     16|
|757   |    mul_8s_8s_14_1_1_U458                                             |hls_dummy_mul_8s_8s_14_1_1_574                                                             |     22|
|758   |    mul_8s_8s_14_1_1_U459                                             |hls_dummy_mul_8s_8s_14_1_1_575                                                             |     26|
|759   |    mul_8s_8s_14_1_1_U46                                              |hls_dummy_mul_8s_8s_14_1_1_576                                                             |     16|
|760   |    mul_8s_8s_14_1_1_U460                                             |hls_dummy_mul_8s_8s_14_1_1_577                                                             |     17|
|761   |    mul_8s_8s_14_1_1_U461                                             |hls_dummy_mul_8s_8s_14_1_1_578                                                             |     17|
|762   |    mul_8s_8s_14_1_1_U462                                             |hls_dummy_mul_8s_8s_14_1_1_579                                                             |     17|
|763   |    mul_8s_8s_14_1_1_U463                                             |hls_dummy_mul_8s_8s_14_1_1_580                                                             |     35|
|764   |    mul_8s_8s_14_1_1_U464                                             |hls_dummy_mul_8s_8s_14_1_1_581                                                             |     18|
|765   |    mul_8s_8s_14_1_1_U465                                             |hls_dummy_mul_8s_8s_14_1_1_582                                                             |     17|
|766   |    mul_8s_8s_14_1_1_U466                                             |hls_dummy_mul_8s_8s_14_1_1_583                                                             |     28|
|767   |    mul_8s_8s_14_1_1_U467                                             |hls_dummy_mul_8s_8s_14_1_1_584                                                             |     23|
|768   |    mul_8s_8s_14_1_1_U468                                             |hls_dummy_mul_8s_8s_14_1_1_585                                                             |     17|
|769   |    mul_8s_8s_14_1_1_U469                                             |hls_dummy_mul_8s_8s_14_1_1_586                                                             |     23|
|770   |    mul_8s_8s_14_1_1_U47                                              |hls_dummy_mul_8s_8s_14_1_1_587                                                             |     16|
|771   |    mul_8s_8s_14_1_1_U470                                             |hls_dummy_mul_8s_8s_14_1_1_588                                                             |     17|
|772   |    mul_8s_8s_14_1_1_U471                                             |hls_dummy_mul_8s_8s_14_1_1_589                                                             |     17|
|773   |    mul_8s_8s_14_1_1_U472                                             |hls_dummy_mul_8s_8s_14_1_1_590                                                             |     28|
|774   |    mul_8s_8s_14_1_1_U473                                             |hls_dummy_mul_8s_8s_14_1_1_591                                                             |     23|
|775   |    mul_8s_8s_14_1_1_U474                                             |hls_dummy_mul_8s_8s_14_1_1_592                                                             |     17|
|776   |    mul_8s_8s_14_1_1_U475                                             |hls_dummy_mul_8s_8s_14_1_1_593                                                             |     35|
|777   |    mul_8s_8s_14_1_1_U476                                             |hls_dummy_mul_8s_8s_14_1_1_594                                                             |     18|
|778   |    mul_8s_8s_14_1_1_U477                                             |hls_dummy_mul_8s_8s_14_1_1_595                                                             |     17|
|779   |    mul_8s_8s_14_1_1_U479                                             |hls_dummy_mul_8s_8s_14_1_1_596                                                             |     33|
|780   |    mul_8s_8s_14_1_1_U48                                              |hls_dummy_mul_8s_8s_14_1_1_597                                                             |     25|
|781   |    mul_8s_8s_14_1_1_U480                                             |hls_dummy_mul_8s_8s_14_1_1_598                                                             |     17|
|782   |    mul_8s_8s_14_1_1_U481                                             |hls_dummy_mul_8s_8s_14_1_1_599                                                             |     25|
|783   |    mul_8s_8s_14_1_1_U482                                             |hls_dummy_mul_8s_8s_14_1_1_600                                                             |     16|
|784   |    mul_8s_8s_14_1_1_U483                                             |hls_dummy_mul_8s_8s_14_1_1_601                                                             |     22|
|785   |    mul_8s_8s_14_1_1_U484                                             |hls_dummy_mul_8s_8s_14_1_1_602                                                             |     26|
|786   |    mul_8s_8s_14_1_1_U485                                             |hls_dummy_mul_8s_8s_14_1_1_603                                                             |     17|
|787   |    mul_8s_8s_14_1_1_U486                                             |hls_dummy_mul_8s_8s_14_1_1_604                                                             |     17|
|788   |    mul_8s_8s_14_1_1_U487                                             |hls_dummy_mul_8s_8s_14_1_1_605                                                             |     17|
|789   |    mul_8s_8s_14_1_1_U488                                             |hls_dummy_mul_8s_8s_14_1_1_606                                                             |     35|
|790   |    mul_8s_8s_14_1_1_U489                                             |hls_dummy_mul_8s_8s_14_1_1_607                                                             |     18|
|791   |    mul_8s_8s_14_1_1_U49                                              |hls_dummy_mul_8s_8s_14_1_1_608                                                             |     22|
|792   |    mul_8s_8s_14_1_1_U490                                             |hls_dummy_mul_8s_8s_14_1_1_609                                                             |     17|
|793   |    mul_8s_8s_14_1_1_U491                                             |hls_dummy_mul_8s_8s_14_1_1_610                                                             |     28|
|794   |    mul_8s_8s_14_1_1_U492                                             |hls_dummy_mul_8s_8s_14_1_1_611                                                             |     23|
|795   |    mul_8s_8s_14_1_1_U493                                             |hls_dummy_mul_8s_8s_14_1_1_612                                                             |     17|
|796   |    mul_8s_8s_14_1_1_U494                                             |hls_dummy_mul_8s_8s_14_1_1_613                                                             |     23|
|797   |    mul_8s_8s_14_1_1_U495                                             |hls_dummy_mul_8s_8s_14_1_1_614                                                             |     17|
|798   |    mul_8s_8s_14_1_1_U496                                             |hls_dummy_mul_8s_8s_14_1_1_615                                                             |     17|
|799   |    mul_8s_8s_14_1_1_U497                                             |hls_dummy_mul_8s_8s_14_1_1_616                                                             |     28|
|800   |    mul_8s_8s_14_1_1_U498                                             |hls_dummy_mul_8s_8s_14_1_1_617                                                             |     23|
|801   |    mul_8s_8s_14_1_1_U499                                             |hls_dummy_mul_8s_8s_14_1_1_618                                                             |     17|
|802   |    mul_8s_8s_14_1_1_U50                                              |hls_dummy_mul_8s_8s_14_1_1_619                                                             |     16|
|803   |    mul_8s_8s_14_1_1_U500                                             |hls_dummy_mul_8s_8s_14_1_1_620                                                             |     35|
|804   |    mul_8s_8s_14_1_1_U501                                             |hls_dummy_mul_8s_8s_14_1_1_621                                                             |     18|
|805   |    mul_8s_8s_14_1_1_U502                                             |hls_dummy_mul_8s_8s_14_1_1_622                                                             |     17|
|806   |    mul_8s_8s_14_1_1_U503                                             |hls_dummy_mul_8s_8s_14_1_1_623                                                             |     35|
|807   |    mul_8s_8s_14_1_1_U505                                             |hls_dummy_mul_8s_8s_14_1_1_624                                                             |     17|
|808   |    mul_8s_8s_14_1_1_U506                                             |hls_dummy_mul_8s_8s_14_1_1_625                                                             |     25|
|809   |    mul_8s_8s_14_1_1_U507                                             |hls_dummy_mul_8s_8s_14_1_1_626                                                             |     16|
|810   |    mul_8s_8s_14_1_1_U508                                             |hls_dummy_mul_8s_8s_14_1_1_627                                                             |     22|
|811   |    mul_8s_8s_14_1_1_U509                                             |hls_dummy_mul_8s_8s_14_1_1_628                                                             |     26|
|812   |    mul_8s_8s_14_1_1_U51                                              |hls_dummy_mul_8s_8s_14_1_1_629                                                             |     33|
|813   |    mul_8s_8s_14_1_1_U510                                             |hls_dummy_mul_8s_8s_14_1_1_630                                                             |     17|
|814   |    mul_8s_8s_14_1_1_U511                                             |hls_dummy_mul_8s_8s_14_1_1_631                                                             |     17|
|815   |    mul_8s_8s_14_1_1_U512                                             |hls_dummy_mul_8s_8s_14_1_1_632                                                             |     17|
|816   |    mul_8s_8s_14_1_1_U513                                             |hls_dummy_mul_8s_8s_14_1_1_633                                                             |     35|
|817   |    mul_8s_8s_14_1_1_U514                                             |hls_dummy_mul_8s_8s_14_1_1_634                                                             |     18|
|818   |    mul_8s_8s_14_1_1_U515                                             |hls_dummy_mul_8s_8s_14_1_1_635                                                             |     17|
|819   |    mul_8s_8s_14_1_1_U516                                             |hls_dummy_mul_8s_8s_14_1_1_636                                                             |     28|
|820   |    mul_8s_8s_14_1_1_U517                                             |hls_dummy_mul_8s_8s_14_1_1_637                                                             |     23|
|821   |    mul_8s_8s_14_1_1_U518                                             |hls_dummy_mul_8s_8s_14_1_1_638                                                             |     17|
|822   |    mul_8s_8s_14_1_1_U519                                             |hls_dummy_mul_8s_8s_14_1_1_639                                                             |     23|
|823   |    mul_8s_8s_14_1_1_U52                                              |hls_dummy_mul_8s_8s_14_1_1_640                                                             |     17|
|824   |    mul_8s_8s_14_1_1_U520                                             |hls_dummy_mul_8s_8s_14_1_1_641                                                             |     17|
|825   |    mul_8s_8s_14_1_1_U521                                             |hls_dummy_mul_8s_8s_14_1_1_642                                                             |     17|
|826   |    mul_8s_8s_14_1_1_U522                                             |hls_dummy_mul_8s_8s_14_1_1_643                                                             |     28|
|827   |    mul_8s_8s_14_1_1_U523                                             |hls_dummy_mul_8s_8s_14_1_1_644                                                             |     23|
|828   |    mul_8s_8s_14_1_1_U524                                             |hls_dummy_mul_8s_8s_14_1_1_645                                                             |     17|
|829   |    mul_8s_8s_14_1_1_U525                                             |hls_dummy_mul_8s_8s_14_1_1_646                                                             |     35|
|830   |    mul_8s_8s_14_1_1_U526                                             |hls_dummy_mul_8s_8s_14_1_1_647                                                             |     18|
|831   |    mul_8s_8s_14_1_1_U527                                             |hls_dummy_mul_8s_8s_14_1_1_648                                                             |     17|
|832   |    mul_8s_8s_14_1_1_U528                                             |hls_dummy_mul_8s_8s_14_1_1_649                                                             |     35|
|833   |    mul_8s_8s_14_1_1_U529                                             |hls_dummy_mul_8s_8s_14_1_1_650                                                             |     18|
|834   |    mul_8s_8s_14_1_1_U53                                              |hls_dummy_mul_8s_8s_14_1_1_651                                                             |     16|
|835   |    mul_8s_8s_14_1_1_U531                                             |hls_dummy_mul_8s_8s_14_1_1_652                                                             |     25|
|836   |    mul_8s_8s_14_1_1_U532                                             |hls_dummy_mul_8s_8s_14_1_1_653                                                             |     16|
|837   |    mul_8s_8s_14_1_1_U533                                             |hls_dummy_mul_8s_8s_14_1_1_654                                                             |     22|
|838   |    mul_8s_8s_14_1_1_U534                                             |hls_dummy_mul_8s_8s_14_1_1_655                                                             |     26|
|839   |    mul_8s_8s_14_1_1_U535                                             |hls_dummy_mul_8s_8s_14_1_1_656                                                             |     17|
|840   |    mul_8s_8s_14_1_1_U536                                             |hls_dummy_mul_8s_8s_14_1_1_657                                                             |     17|
|841   |    mul_8s_8s_14_1_1_U537                                             |hls_dummy_mul_8s_8s_14_1_1_658                                                             |     17|
|842   |    mul_8s_8s_14_1_1_U538                                             |hls_dummy_mul_8s_8s_14_1_1_659                                                             |     35|
|843   |    mul_8s_8s_14_1_1_U539                                             |hls_dummy_mul_8s_8s_14_1_1_660                                                             |     18|
|844   |    mul_8s_8s_14_1_1_U54                                              |hls_dummy_mul_8s_8s_14_1_1_661                                                             |     33|
|845   |    mul_8s_8s_14_1_1_U540                                             |hls_dummy_mul_8s_8s_14_1_1_662                                                             |     17|
|846   |    mul_8s_8s_14_1_1_U541                                             |hls_dummy_mul_8s_8s_14_1_1_663                                                             |     28|
|847   |    mul_8s_8s_14_1_1_U542                                             |hls_dummy_mul_8s_8s_14_1_1_664                                                             |     23|
|848   |    mul_8s_8s_14_1_1_U543                                             |hls_dummy_mul_8s_8s_14_1_1_665                                                             |     17|
|849   |    mul_8s_8s_14_1_1_U544                                             |hls_dummy_mul_8s_8s_14_1_1_666                                                             |     23|
|850   |    mul_8s_8s_14_1_1_U545                                             |hls_dummy_mul_8s_8s_14_1_1_667                                                             |     17|
|851   |    mul_8s_8s_14_1_1_U546                                             |hls_dummy_mul_8s_8s_14_1_1_668                                                             |     17|
|852   |    mul_8s_8s_14_1_1_U547                                             |hls_dummy_mul_8s_8s_14_1_1_669                                                             |     28|
|853   |    mul_8s_8s_14_1_1_U548                                             |hls_dummy_mul_8s_8s_14_1_1_670                                                             |     23|
|854   |    mul_8s_8s_14_1_1_U549                                             |hls_dummy_mul_8s_8s_14_1_1_671                                                             |     17|
|855   |    mul_8s_8s_14_1_1_U55                                              |hls_dummy_mul_8s_8s_14_1_1_672                                                             |     17|
|856   |    mul_8s_8s_14_1_1_U550                                             |hls_dummy_mul_8s_8s_14_1_1_673                                                             |     35|
|857   |    mul_8s_8s_14_1_1_U551                                             |hls_dummy_mul_8s_8s_14_1_1_674                                                             |     18|
|858   |    mul_8s_8s_14_1_1_U552                                             |hls_dummy_mul_8s_8s_14_1_1_675                                                             |     17|
|859   |    mul_8s_8s_14_1_1_U553                                             |hls_dummy_mul_8s_8s_14_1_1_676                                                             |     35|
|860   |    mul_8s_8s_14_1_1_U554                                             |hls_dummy_mul_8s_8s_14_1_1_677                                                             |     18|
|861   |    mul_8s_8s_14_1_1_U555                                             |hls_dummy_mul_8s_8s_14_1_1_678                                                             |     27|
|862   |    mul_8s_8s_14_1_1_U557                                             |hls_dummy_mul_8s_8s_14_1_1_679                                                             |     16|
|863   |    mul_8s_8s_14_1_1_U558                                             |hls_dummy_mul_8s_8s_14_1_1_680                                                             |     22|
|864   |    mul_8s_8s_14_1_1_U559                                             |hls_dummy_mul_8s_8s_14_1_1_681                                                             |     26|
|865   |    mul_8s_8s_14_1_1_U56                                              |hls_dummy_mul_8s_8s_14_1_1_682                                                             |     25|
|866   |    mul_8s_8s_14_1_1_U560                                             |hls_dummy_mul_8s_8s_14_1_1_683                                                             |     17|
|867   |    mul_8s_8s_14_1_1_U561                                             |hls_dummy_mul_8s_8s_14_1_1_684                                                             |     17|
|868   |    mul_8s_8s_14_1_1_U562                                             |hls_dummy_mul_8s_8s_14_1_1_685                                                             |     17|
|869   |    mul_8s_8s_14_1_1_U563                                             |hls_dummy_mul_8s_8s_14_1_1_686                                                             |     35|
|870   |    mul_8s_8s_14_1_1_U564                                             |hls_dummy_mul_8s_8s_14_1_1_687                                                             |     18|
|871   |    mul_8s_8s_14_1_1_U565                                             |hls_dummy_mul_8s_8s_14_1_1_688                                                             |     17|
|872   |    mul_8s_8s_14_1_1_U566                                             |hls_dummy_mul_8s_8s_14_1_1_689                                                             |     28|
|873   |    mul_8s_8s_14_1_1_U567                                             |hls_dummy_mul_8s_8s_14_1_1_690                                                             |     23|
|874   |    mul_8s_8s_14_1_1_U568                                             |hls_dummy_mul_8s_8s_14_1_1_691                                                             |     17|
|875   |    mul_8s_8s_14_1_1_U569                                             |hls_dummy_mul_8s_8s_14_1_1_692                                                             |     23|
|876   |    mul_8s_8s_14_1_1_U57                                              |hls_dummy_mul_8s_8s_14_1_1_693                                                             |     16|
|877   |    mul_8s_8s_14_1_1_U570                                             |hls_dummy_mul_8s_8s_14_1_1_694                                                             |     17|
|878   |    mul_8s_8s_14_1_1_U571                                             |hls_dummy_mul_8s_8s_14_1_1_695                                                             |     17|
|879   |    mul_8s_8s_14_1_1_U572                                             |hls_dummy_mul_8s_8s_14_1_1_696                                                             |     28|
|880   |    mul_8s_8s_14_1_1_U573                                             |hls_dummy_mul_8s_8s_14_1_1_697                                                             |     23|
|881   |    mul_8s_8s_14_1_1_U574                                             |hls_dummy_mul_8s_8s_14_1_1_698                                                             |     17|
|882   |    mul_8s_8s_14_1_1_U575                                             |hls_dummy_mul_8s_8s_14_1_1_699                                                             |     35|
|883   |    mul_8s_8s_14_1_1_U576                                             |hls_dummy_mul_8s_8s_14_1_1_700                                                             |     18|
|884   |    mul_8s_8s_14_1_1_U577                                             |hls_dummy_mul_8s_8s_14_1_1_701                                                             |     17|
|885   |    mul_8s_8s_14_1_1_U578                                             |hls_dummy_mul_8s_8s_14_1_1_702                                                             |     35|
|886   |    mul_8s_8s_14_1_1_U579                                             |hls_dummy_mul_8s_8s_14_1_1_703                                                             |     18|
|887   |    mul_8s_8s_14_1_1_U58                                              |hls_dummy_mul_8s_8s_14_1_1_704                                                             |     22|
|888   |    mul_8s_8s_14_1_1_U580                                             |hls_dummy_mul_8s_8s_14_1_1_705                                                             |     27|
|889   |    mul_8s_8s_14_1_1_U581                                             |hls_dummy_mul_8s_8s_14_1_1_706                                                             |     17|
|890   |    mul_8s_8s_14_1_1_U583                                             |hls_dummy_mul_8s_8s_14_1_1_707                                                             |     22|
|891   |    mul_8s_8s_14_1_1_U584                                             |hls_dummy_mul_8s_8s_14_1_1_708                                                             |     26|
|892   |    mul_8s_8s_14_1_1_U585                                             |hls_dummy_mul_8s_8s_14_1_1_709                                                             |     17|
|893   |    mul_8s_8s_14_1_1_U586                                             |hls_dummy_mul_8s_8s_14_1_1_710                                                             |     17|
|894   |    mul_8s_8s_14_1_1_U587                                             |hls_dummy_mul_8s_8s_14_1_1_711                                                             |     17|
|895   |    mul_8s_8s_14_1_1_U588                                             |hls_dummy_mul_8s_8s_14_1_1_712                                                             |     35|
|896   |    mul_8s_8s_14_1_1_U589                                             |hls_dummy_mul_8s_8s_14_1_1_713                                                             |     18|
|897   |    mul_8s_8s_14_1_1_U59                                              |hls_dummy_mul_8s_8s_14_1_1_714                                                             |     25|
|898   |    mul_8s_8s_14_1_1_U590                                             |hls_dummy_mul_8s_8s_14_1_1_715                                                             |     17|
|899   |    mul_8s_8s_14_1_1_U591                                             |hls_dummy_mul_8s_8s_14_1_1_716                                                             |     28|
|900   |    mul_8s_8s_14_1_1_U592                                             |hls_dummy_mul_8s_8s_14_1_1_717                                                             |     23|
|901   |    mul_8s_8s_14_1_1_U593                                             |hls_dummy_mul_8s_8s_14_1_1_718                                                             |     17|
|902   |    mul_8s_8s_14_1_1_U594                                             |hls_dummy_mul_8s_8s_14_1_1_719                                                             |     23|
|903   |    mul_8s_8s_14_1_1_U595                                             |hls_dummy_mul_8s_8s_14_1_1_720                                                             |     17|
|904   |    mul_8s_8s_14_1_1_U596                                             |hls_dummy_mul_8s_8s_14_1_1_721                                                             |     17|
|905   |    mul_8s_8s_14_1_1_U597                                             |hls_dummy_mul_8s_8s_14_1_1_722                                                             |     28|
|906   |    mul_8s_8s_14_1_1_U598                                             |hls_dummy_mul_8s_8s_14_1_1_723                                                             |     23|
|907   |    mul_8s_8s_14_1_1_U599                                             |hls_dummy_mul_8s_8s_14_1_1_724                                                             |     17|
|908   |    mul_8s_8s_14_1_1_U60                                              |hls_dummy_mul_8s_8s_14_1_1_725                                                             |     17|
|909   |    mul_8s_8s_14_1_1_U600                                             |hls_dummy_mul_8s_8s_14_1_1_726                                                             |     35|
|910   |    mul_8s_8s_14_1_1_U601                                             |hls_dummy_mul_8s_8s_14_1_1_727                                                             |     18|
|911   |    mul_8s_8s_14_1_1_U602                                             |hls_dummy_mul_8s_8s_14_1_1_728                                                             |     17|
|912   |    mul_8s_8s_14_1_1_U603                                             |hls_dummy_mul_8s_8s_14_1_1_729                                                             |     35|
|913   |    mul_8s_8s_14_1_1_U604                                             |hls_dummy_mul_8s_8s_14_1_1_730                                                             |     18|
|914   |    mul_8s_8s_14_1_1_U605                                             |hls_dummy_mul_8s_8s_14_1_1_731                                                             |     28|
|915   |    mul_8s_8s_14_1_1_U606                                             |hls_dummy_mul_8s_8s_14_1_1_732                                                             |     17|
|916   |    mul_8s_8s_14_1_1_U607                                             |hls_dummy_mul_8s_8s_14_1_1_733                                                             |     23|
|917   |    mul_8s_8s_14_1_1_U609                                             |hls_dummy_mul_8s_8s_14_1_1_734                                                             |     26|
|918   |    mul_8s_8s_14_1_1_U61                                              |hls_dummy_mul_8s_8s_14_1_1_735                                                             |     17|
|919   |    mul_8s_8s_14_1_1_U610                                             |hls_dummy_mul_8s_8s_14_1_1_736                                                             |     17|
|920   |    mul_8s_8s_14_1_1_U611                                             |hls_dummy_mul_8s_8s_14_1_1_737                                                             |     17|
|921   |    mul_8s_8s_14_1_1_U612                                             |hls_dummy_mul_8s_8s_14_1_1_738                                                             |     17|
|922   |    mul_8s_8s_14_1_1_U613                                             |hls_dummy_mul_8s_8s_14_1_1_739                                                             |     35|
|923   |    mul_8s_8s_14_1_1_U614                                             |hls_dummy_mul_8s_8s_14_1_1_740                                                             |     18|
|924   |    mul_8s_8s_14_1_1_U615                                             |hls_dummy_mul_8s_8s_14_1_1_741                                                             |     17|
|925   |    mul_8s_8s_14_1_1_U616                                             |hls_dummy_mul_8s_8s_14_1_1_742                                                             |     28|
|926   |    mul_8s_8s_14_1_1_U617                                             |hls_dummy_mul_8s_8s_14_1_1_743                                                             |     23|
|927   |    mul_8s_8s_14_1_1_U618                                             |hls_dummy_mul_8s_8s_14_1_1_744                                                             |     17|
|928   |    mul_8s_8s_14_1_1_U619                                             |hls_dummy_mul_8s_8s_14_1_1_745                                                             |     23|
|929   |    mul_8s_8s_14_1_1_U620                                             |hls_dummy_mul_8s_8s_14_1_1_746                                                             |     17|
|930   |    mul_8s_8s_14_1_1_U621                                             |hls_dummy_mul_8s_8s_14_1_1_747                                                             |     17|
|931   |    mul_8s_8s_14_1_1_U622                                             |hls_dummy_mul_8s_8s_14_1_1_748                                                             |     28|
|932   |    mul_8s_8s_14_1_1_U623                                             |hls_dummy_mul_8s_8s_14_1_1_749                                                             |     23|
|933   |    mul_8s_8s_14_1_1_U624                                             |hls_dummy_mul_8s_8s_14_1_1_750                                                             |     17|
|934   |    mul_8s_8s_14_1_1_U625                                             |hls_dummy_mul_8s_8s_14_1_1_751                                                             |     35|
|935   |    mul_8s_8s_14_1_1_U626                                             |hls_dummy_mul_8s_8s_14_1_1_752                                                             |     18|
|936   |    mul_8s_8s_14_1_1_U627                                             |hls_dummy_mul_8s_8s_14_1_1_753                                                             |     17|
|937   |    mul_8s_8s_14_1_1_U628                                             |hls_dummy_mul_8s_8s_14_1_1_754                                                             |     35|
|938   |    mul_8s_8s_14_1_1_U629                                             |hls_dummy_mul_8s_8s_14_1_1_755                                                             |     18|
|939   |    mul_8s_8s_14_1_1_U63                                              |hls_dummy_mul_8s_8s_14_1_1_756                                                             |     16|
|940   |    mul_8s_8s_14_1_1_U630                                             |hls_dummy_mul_8s_8s_14_1_1_757                                                             |     28|
|941   |    mul_8s_8s_14_1_1_U631                                             |hls_dummy_mul_8s_8s_14_1_1_758                                                             |     17|
|942   |    mul_8s_8s_14_1_1_U632                                             |hls_dummy_mul_8s_8s_14_1_1_759                                                             |     23|
|943   |    mul_8s_8s_14_1_1_U633                                             |hls_dummy_mul_8s_8s_14_1_1_760                                                             |     28|
|944   |    mul_8s_8s_14_1_1_U64                                              |hls_dummy_mul_8s_8s_14_1_1_761                                                             |     33|
|945   |    mul_8s_8s_14_1_1_U65                                              |hls_dummy_mul_8s_8s_14_1_1_762                                                             |     17|
|946   |    mul_8s_8s_14_1_1_U66                                              |hls_dummy_mul_8s_8s_14_1_1_763                                                             |     16|
|947   |    mul_8s_8s_14_1_1_U67                                              |hls_dummy_mul_8s_8s_14_1_1_764                                                             |     25|
|948   |    mul_8s_8s_14_1_1_U68                                              |hls_dummy_mul_8s_8s_14_1_1_765                                                             |     22|
|949   |    mul_8s_8s_14_1_1_U69                                              |hls_dummy_mul_8s_8s_14_1_1_766                                                             |     16|
|950   |    mul_8s_8s_14_1_1_U70                                              |hls_dummy_mul_8s_8s_14_1_1_767                                                             |     22|
|951   |    mul_8s_8s_14_1_1_U71                                              |hls_dummy_mul_8s_8s_14_1_1_768                                                             |     16|
|952   |    mul_8s_8s_14_1_1_U72                                              |hls_dummy_mul_8s_8s_14_1_1_769                                                             |     16|
|953   |    mul_8s_8s_14_1_1_U73                                              |hls_dummy_mul_8s_8s_14_1_1_770                                                             |     25|
|954   |    mul_8s_8s_14_1_1_U74                                              |hls_dummy_mul_8s_8s_14_1_1_771                                                             |     22|
|955   |    mul_8s_8s_14_1_1_U75                                              |hls_dummy_mul_8s_8s_14_1_1_772                                                             |     16|
|956   |    mul_8s_8s_14_1_1_U76                                              |hls_dummy_mul_8s_8s_14_1_1_773                                                             |     33|
|957   |    mul_8s_8s_14_1_1_U77                                              |hls_dummy_mul_8s_8s_14_1_1_774                                                             |     17|
|958   |    mul_8s_8s_14_1_1_U78                                              |hls_dummy_mul_8s_8s_14_1_1_775                                                             |     16|
|959   |    mul_8s_8s_14_1_1_U79                                              |hls_dummy_mul_8s_8s_14_1_1_776                                                             |     33|
|960   |    mul_8s_8s_14_1_1_U80                                              |hls_dummy_mul_8s_8s_14_1_1_777                                                             |     17|
|961   |    mul_8s_8s_14_1_1_U81                                              |hls_dummy_mul_8s_8s_14_1_1_778                                                             |     25|
|962   |    mul_8s_8s_14_1_1_U82                                              |hls_dummy_mul_8s_8s_14_1_1_779                                                             |     16|
|963   |    mul_8s_8s_14_1_1_U83                                              |hls_dummy_mul_8s_8s_14_1_1_780                                                             |     22|
|964   |    mul_8s_8s_14_1_1_U84                                              |hls_dummy_mul_8s_8s_14_1_1_781                                                             |     25|
|965   |    mul_8s_8s_14_1_1_U85                                              |hls_dummy_mul_8s_8s_14_1_1_782                                                             |     17|
|966   |    mul_8s_8s_14_1_1_U86                                              |hls_dummy_mul_8s_8s_14_1_1_783                                                             |     17|
|967   |    mul_8s_8s_14_1_1_U87                                              |hls_dummy_mul_8s_8s_14_1_1_784                                                             |     17|
|968   |    mul_8s_8s_14_1_1_U89                                              |hls_dummy_mul_8s_8s_14_1_1_785                                                             |     33|
|969   |    mul_8s_8s_14_1_1_U90                                              |hls_dummy_mul_8s_8s_14_1_1_786                                                             |     17|
|970   |    mul_8s_8s_14_1_1_U91                                              |hls_dummy_mul_8s_8s_14_1_1_787                                                             |     16|
|971   |    mul_8s_8s_14_1_1_U92                                              |hls_dummy_mul_8s_8s_14_1_1_788                                                             |     25|
|972   |    mul_8s_8s_14_1_1_U93                                              |hls_dummy_mul_8s_8s_14_1_1_789                                                             |     22|
|973   |    mul_8s_8s_14_1_1_U94                                              |hls_dummy_mul_8s_8s_14_1_1_790                                                             |     16|
|974   |    mul_8s_8s_14_1_1_U95                                              |hls_dummy_mul_8s_8s_14_1_1_791                                                             |     22|
|975   |    mul_8s_8s_14_1_1_U96                                              |hls_dummy_mul_8s_8s_14_1_1_792                                                             |     16|
|976   |    mul_8s_8s_14_1_1_U97                                              |hls_dummy_mul_8s_8s_14_1_1_793                                                             |     16|
|977   |    mul_8s_8s_14_1_1_U98                                              |hls_dummy_mul_8s_8s_14_1_1_794                                                             |     25|
|978   |    mul_8s_8s_14_1_1_U99                                              |hls_dummy_mul_8s_8s_14_1_1_795                                                             |     22|
|979   |    w2_U                                                              |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb |  28592|
|980   |  sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0   |hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4                   |   4126|
|981   |  sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_U0 |hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_25_1_2_s               |   9161|
+------+----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:45 ; elapsed = 00:04:00 . Memory (MB): peak = 4349.156 ; gain = 1916.859 ; free physical = 709079 ; free virtual = 924114
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 503 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:47 ; elapsed = 00:04:03 . Memory (MB): peak = 4353.066 ; gain = 1920.770 ; free physical = 723598 ; free virtual = 938632
Synthesis Optimization Complete : Time (s): cpu = 00:03:47 ; elapsed = 00:04:03 . Memory (MB): peak = 4353.066 ; gain = 1920.770 ; free physical = 723625 ; free virtual = 938629
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4353.066 ; gain = 0.000 ; free physical = 717888 ; free virtual = 932893
INFO: [Netlist 29-17] Analyzing 5491 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4571.398 ; gain = 0.000 ; free physical = 723466 ; free virtual = 938471
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 805 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 804 instances

Synth Design complete | Checksum: 8d5f840b
INFO: [Common 17-83] Releasing license: Synthesis
334 Infos, 200 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:15 ; elapsed = 00:04:30 . Memory (MB): peak = 4571.398 ; gain = 2162.977 ; free physical = 723488 ; free virtual = 938492
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 18242.542; main = 3857.387; forked = 14773.998
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 23540.844; main = 4571.402; forked = 19191.684
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4635.430 ; gain = 64.031 ; free physical = 723464 ; free virtual = 938469

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 12c1f4b14

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4726.820 ; gain = 91.391 ; free physical = 723323 ; free virtual = 938327

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 15 pins
INFO: [Opt 31-138] Pushed 25 inverter(s) to 25 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: c4dc9c8c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4882.773 ; gain = 0.000 ; free physical = 722724 ; free virtual = 937728
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 6 inverter(s) to 6 load pin(s).
Phase 2 Constant propagation | Checksum: c0f07662

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4882.773 ; gain = 0.000 ; free physical = 720288 ; free virtual = 935292
INFO: [Opt 31-389] Phase Constant propagation created 310 cells and removed 580 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: f814aaa3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4882.773 ; gain = 0.000 ; free physical = 717636 ; free virtual = 932641
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 921b5fcc

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 4882.773 ; gain = 0.000 ; free physical = 723336 ; free virtual = 938340
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 921b5fcc

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 4882.773 ; gain = 0.000 ; free physical = 723410 ; free virtual = 938415
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |             310  |             580  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 921b5fcc

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 4882.773 ; gain = 0.000 ; free physical = 723400 ; free virtual = 938405

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 921b5fcc

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4882.773 ; gain = 0.000 ; free physical = 723405 ; free virtual = 938410

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 921b5fcc

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4882.773 ; gain = 0.000 ; free physical = 723406 ; free virtual = 938411

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4882.773 ; gain = 0.000 ; free physical = 723406 ; free virtual = 938410
Ending Netlist Obfuscation Task | Checksum: 921b5fcc

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4882.773 ; gain = 0.000 ; free physical = 723405 ; free virtual = 938410
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 4882.773 ; gain = 311.375 ; free physical = 723405 ; free virtual = 938410
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Wed Jul 23 18:15:42 2025...
