Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,41
design__inferred_latch__count,0
design__instance__count,4666
design__instance__area,60998.3
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0012323051923885942
power__switching__total,0.0005059805698692799
power__leakage__total,0.00000455007875643787
power__total,0.0017428358551114798
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.37306436773518603
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.3678283060027873
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.09991047161276219
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.762650186811683
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.099910
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,15.013463
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.5508167411422796
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.5371604424416514
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6011418200041989
timing__setup__ws__corner:nom_slow_1p08V_125C,8.366823026781134
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.601142
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,8.366823
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.44034896420074654
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.4321784441533933
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2858568462848439
timing__setup__ws__corner:nom_typ_1p20V_25C,12.55381878428577
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.285857
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,12.553819
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.37306436773518603
clock__skew__worst_setup,0.3678283060027873
timing__hold__ws,0.09991047161276219
timing__setup__ws,8.366823026781134
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.099910
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,8.366823
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 419.52 313.74
design__core__bbox,2.88 3.78 416.64 309.96
design__io,45
design__die__area,131620
design__core__area,126685
design__instance__count__stdcell,4666
design__instance__area__stdcell,60998.3
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.481496
design__instance__utilization__stdcell,0.481496
design__rows,81
design__rows:CoreSite,81
design__sites,69822
design__sites:CoreSite,69822
design__instance__count__class:buffer,3
design__instance__area__class:buffer,23.5872
design__instance__count__class:inverter,196
design__instance__area__class:inverter,1137.63
design__instance__count__class:sequential_cell,293
design__instance__area__class:sequential_cell,13822.1
design__instance__count__class:multi_input_combinational_cell,3364
design__instance__area__class:multi_input_combinational_cell,35117.7
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,707
design__instance__area__class:timing_repair_buffer,9991.9
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,104593
design__violations,0
design__instance__count__class:clock_buffer,63
design__instance__area__class:clock_buffer,566.093
design__instance__count__class:clock_inverter,40
design__instance__area__class:clock_inverter,339.293
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,419
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
antenna_diodes_count,0
route__net,4935
route__net__special,2
route__drc_errors__iter:0,3048
route__wirelength__iter:0,116813
route__drc_errors__iter:1,1553
route__wirelength__iter:1,115530
route__drc_errors__iter:2,1419
route__wirelength__iter:2,115136
route__drc_errors__iter:3,252
route__wirelength__iter:3,114656
route__drc_errors__iter:4,54
route__wirelength__iter:4,114602
route__drc_errors__iter:5,25
route__wirelength__iter:5,114580
route__drc_errors__iter:6,3
route__wirelength__iter:6,114582
route__drc_errors__iter:7,0
route__wirelength__iter:7,114588
route__drc_errors,0
route__wirelength,114588
route__vias,29170
route__vias__singlecut,29170
route__vias__multicut,0
design__disconnected_pin__count,17
design__critical_disconnected_pin__count,0
route__wirelength__max,624.99
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,252
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,252
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,252
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,252
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000194769
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000192055
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000446539
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000192055
design_powergrid__voltage__worst,0.0000192055
design_powergrid__voltage__worst__net:VPWR,1.19998
design_powergrid__drop__worst,0.0000194769
design_powergrid__drop__worst__net:VPWR,0.0000194769
design_powergrid__voltage__worst__net:VGND,0.0000192055
design_powergrid__drop__worst__net:VGND,0.0000192055
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000004799999999999999782790936764254041690946905873715877532958984375
ir__drop__worst,0.000019499999999999999646983772638719756287173368036746978759765625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
