Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_11 -L axi_utils_v2_0_7 -L xbip_pipe_v3_0_7 -L xbip_bram18k_v3_0_7 -L mult_gen_v12_0_19 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_dsp48_addsub_v3_0_7 -L xbip_dsp48_multadd_v3_0_7 -L dds_compiler_v6_0_23 -L c_reg_fd_v12_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L sim_clk_gen_v1_0_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot FIR_design_1_wrapper_behav xil_defaultlib.FIR_design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'm_axis_data_tvalid' is not connected on this instance [C:/BC_Final_Project/hdl/projects/FIR_Filter_Design/FIR_Filter_Design.ip_user_files/bd/FIR_design_1/sim/FIR_design_1.v:118]
WARNING: [VRFC 10-5021] port 'm_axis_data_tvalid' is not connected on this instance [C:/BC_Final_Project/hdl/projects/FIR_Filter_Design/FIR_Filter_Design.ip_user_files/bd/FIR_design_1/sim/FIR_design_1.v:121]
WARNING: [VRFC 10-5021] port 'm_axis_data_tvalid' is not connected on this instance [C:/BC_Final_Project/hdl/projects/FIR_Filter_Design/FIR_Filter_Design.ip_user_files/bd/FIR_design_1/sim/FIR_design_1.v:124]
WARNING: [VRFC 10-5021] port 'm_axis_data_tvalid' is not connected on this instance [C:/BC_Final_Project/hdl/projects/FIR_Filter_Design/FIR_Filter_Design.ip_user_files/bd/FIR_design_1/sim/FIR_design_1.v:127]
WARNING: [VRFC 10-5021] port 'm_axis_data_tvalid' is not connected on this instance [C:/BC_Final_Project/hdl/projects/FIR_Filter_Design/FIR_Filter_Design.ip_user_files/bd/FIR_design_1/sim/FIR_design_1.v:130]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
