<def f='llvm/llvm/include/llvm/MC/LaneBitmask.h' l='48' type='bool llvm::LaneBitmask::operator==(llvm::LaneBitmask M) const'/>
<use f='llvm/llvm/lib/CodeGen/BranchFolding.cpp' l='430' u='c' c='_ZN4llvm12BranchFolder23replaceTailWithBranchToENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='935' u='c' c='_ZN4llvm12LiveInterval15refineSubRangesERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEENS_11LaneBitmaskESt8functionIFvRNS0_8SubRangeE7910524'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='374' u='c' c='_ZN4llvm13LiveIntervals20extendSegmentsToUsesERNS_9LiveRangeERNS_11SmallVectorISt4pairINS_9SlotIndexEPNS_6VNInfoEELj16EEEjNS_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='791' u='c' c='_ZN4llvm18RegPressureTracker6recedeERKNS_16RegisterOperandsEPNS_15SmallVectorImplINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='410' u='c' c='_ZN4llvm11SplitEditor18getSubRangeForMaskENS_11LaneBitmaskERNS_12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='542' u='c' c='_ZN4llvm11SplitEditor9buildCopyEjjNS_11LaneBitmaskERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEbj'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='568' u='c' c='_ZN4llvm11SplitEditor9buildCopyEjjNS_11LaneBitmaskERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEbj'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='601' u='c' c='_ZN4llvm11SplitEditor9buildCopyEjjNS_11LaneBitmaskERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEbj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='98' u='c' c='_ZN4llvm14GCNRegPressure3incEjNS_11LaneBitmaskES1_RKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='112' u='c' c='_ZN4llvm14GCNRegPressure3incEjNS_11LaneBitmaskES1_RKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='118' u='c' c='_ZN4llvm14GCNRegPressure3incEjNS_11LaneBitmaskES1_RKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='215' u='c' c='_ZL14getUsedRegMaskRKN4llvm14MachineOperandERKNS_19MachineRegisterInfoERKNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='263' u='c' c='_ZN4llvm15getLiveLaneMaskEjNS_9SlotIndexERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFormMemoryClauses.cpp' l='156' u='c' c='_ZNK12_GLOBAL__N_119SIFormMemoryClauses11forAllLanesEjN4llvm11LaneBitmaskET_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFormMemoryClauses.cpp' l='170' u='c' c='_ZNK12_GLOBAL__N_119SIFormMemoryClauses11forAllLanesEjN4llvm11LaneBitmaskET_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='1727' u='c' c='_ZNK4llvm14SIRegisterInfo15findReachingDefEjjRNS_12MachineInstrERNS_19MachineRegisterInfoEPNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='324' u='c' c='_ZN12_GLOBAL__N_121HexagonExpandCondsets15updateKillFlagsEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='380' u='c' c='_ZN12_GLOBAL__N_121HexagonExpandCondsets18updateDeadsInRangeEjN4llvm11LaneBitmaskERNS1_9LiveRangeE'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.h' l='84' u='c' c='_ZNK4llvm3rdf11RegisterRefeqERKS1_'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFCopy.cpp' l='124' u='c' c='_ZN4llvm3rdf15CopyPropagation3runEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFCopy.cpp' l='127' u='c' c='_ZN4llvm3rdf15CopyPropagation3runEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='169' u='c' c='_ZNK4llvm3rdf20PhysicalRegisterInfo7aliasRMENS0_11RegisterRefES2_'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='172' u='c' c='_ZNK4llvm3rdf20PhysicalRegisterInfo7aliasRMENS0_11RegisterRefES2_'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='55' u='c' c='_ZNK4llvm11MaskRolPaireqES0_'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1450' u='c' c='_ZN4llvm14CodeGenRegBank22computeSubRegLaneMasksEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1469' u='c' c='_ZN4llvm14CodeGenRegBank22computeSubRegLaneMasksEv'/>
