INFO: [VRFC 10-2263] Analyzing Verilog file "D:/StudyAndWork/VIVADO/VIVADO/Exp/Exp2/FullAdder1/FullAdder1.srcs/sources_1/new/FullAdder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/StudyAndWork/VIVADO/VIVADO/Exp/Exp2/FullAdder1/FullAdder1.srcs/sim_1/new/s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module s
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/StudyAndWork/VIVADO/VIVADO/Exp/Exp2/FullAdder1/FullAdder1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
