

================================================================
== Vivado HLS Report for 'compute_engine_16'
================================================================
* Date:           Mon Sep 14 09:23:59 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        model
* Solution:       solution2
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 2.966 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        1|        1| 4.000 ns | 4.000 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.79>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%w_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %w_V)" [biconv.cc:14]   --->   Operation 3 'read' 'w_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%b_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %b_V)" [biconv.cc:14]   --->   Operation 4 'read' 'b_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%xor_ln769 = xor i16 %w_V_read, -1" [biconv.cc:14]   --->   Operation 5 'xor' 'xor_ln769' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6 [1/1] (0.44ns) (out node of the LUT)   --->   "%r_V = xor i16 %b_V_read, %xor_ln769" [biconv.cc:14]   --->   Operation 6 'xor' 'r_V' <Predicate = true> <Delay = 0.44> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%trunc_ln681 = trunc i16 %r_V to i4" [biconv.cc:18]   --->   Operation 7 'trunc' 'trunc_ln681' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i4 %trunc_ln681 to i64" [biconv.cc:18]   --->   Operation 8 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_Result_s = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %r_V, i32 4, i32 7)" [biconv.cc:18]   --->   Operation 9 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i4 %p_Result_s to i64" [biconv.cc:18]   --->   Operation 10 'zext' 'zext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%lut16_V_1_addr = getelementptr [16 x i3]* @lut16_V_1, i64 0, i64 %zext_ln18" [biconv.cc:18]   --->   Operation 11 'getelementptr' 'lut16_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (1.35ns)   --->   "%lut16_V_1_load = load i3* %lut16_V_1_addr, align 1" [biconv.cc:18]   --->   Operation 12 'load' 'lut16_V_1_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%lut16_V_1_addr_1 = getelementptr [16 x i3]* @lut16_V_1, i64 0, i64 %zext_ln18_1" [biconv.cc:18]   --->   Operation 13 'getelementptr' 'lut16_V_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (1.35ns)   --->   "%lut16_V_1_load_1 = load i3* %lut16_V_1_addr_1, align 1" [biconv.cc:18]   --->   Operation 14 'load' 'lut16_V_1_load_1' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_Result_45 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %r_V, i32 8, i32 11)" [biconv.cc:19]   --->   Operation 15 'partselect' 'p_Result_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i4 %p_Result_45 to i64" [biconv.cc:19]   --->   Operation 16 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_Result_46 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %r_V, i32 12, i32 15)" [biconv.cc:19]   --->   Operation 17 'partselect' 'p_Result_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln19_1 = zext i4 %p_Result_46 to i64" [biconv.cc:19]   --->   Operation 18 'zext' 'zext_ln19_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%lut16_V_1_addr_2 = getelementptr [16 x i3]* @lut16_V_1, i64 0, i64 %zext_ln19" [biconv.cc:19]   --->   Operation 19 'getelementptr' 'lut16_V_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (1.35ns)   --->   "%lut16_V_1_load_2 = load i3* %lut16_V_1_addr_2, align 1" [biconv.cc:19]   --->   Operation 20 'load' 'lut16_V_1_load_2' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%lut16_V_1_addr_3 = getelementptr [16 x i3]* @lut16_V_1, i64 0, i64 %zext_ln19_1" [biconv.cc:19]   --->   Operation 21 'getelementptr' 'lut16_V_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (1.35ns)   --->   "%lut16_V_1_load_3 = load i3* %lut16_V_1_addr_3, align 1" [biconv.cc:19]   --->   Operation 22 'load' 'lut16_V_1_load_3' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>

State 2 <SV = 1> <Delay = 2.96>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [biconv.cc:13]   --->   Operation 23 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/2] (1.35ns)   --->   "%lut16_V_1_load = load i3* %lut16_V_1_addr, align 1" [biconv.cc:18]   --->   Operation 24 'load' 'lut16_V_1_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i3 %lut16_V_1_load to i4" [biconv.cc:18]   --->   Operation 25 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/2] (1.35ns)   --->   "%lut16_V_1_load_1 = load i3* %lut16_V_1_addr_1, align 1" [biconv.cc:18]   --->   Operation 26 'load' 'lut16_V_1_load_1' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln215_16 = zext i3 %lut16_V_1_load_1 to i4" [biconv.cc:18]   --->   Operation 27 'zext' 'zext_ln215_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.74ns)   --->   "%add0_V = add i4 %zext_ln215, %zext_ln215_16" [biconv.cc:18]   --->   Operation 28 'add' 'add0_V' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/2] (1.35ns)   --->   "%lut16_V_1_load_2 = load i3* %lut16_V_1_addr_2, align 1" [biconv.cc:19]   --->   Operation 29 'load' 'lut16_V_1_load_2' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln215_17 = zext i3 %lut16_V_1_load_2 to i4" [biconv.cc:19]   --->   Operation 30 'zext' 'zext_ln215_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/2] (1.35ns)   --->   "%lut16_V_1_load_3 = load i3* %lut16_V_1_addr_3, align 1" [biconv.cc:19]   --->   Operation 31 'load' 'lut16_V_1_load_3' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln215_18 = zext i3 %lut16_V_1_load_3 to i4" [biconv.cc:19]   --->   Operation 32 'zext' 'zext_ln215_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.74ns)   --->   "%add1_V = add i4 %zext_ln215_17, %zext_ln215_18" [biconv.cc:19]   --->   Operation 33 'add' 'add1_V' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%lhs_V = sext i4 %add0_V to i5" [biconv.cc:21]   --->   Operation 34 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%rhs_V = sext i4 %add1_V to i5" [biconv.cc:21]   --->   Operation 35 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.86ns)   --->   "%ret_V = add nsw i5 %lhs_V, %rhs_V" [biconv.cc:21]   --->   Operation 36 'add' 'ret_V' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "ret i5 %ret_V" [biconv.cc:23]   --->   Operation 37 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ b_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lut16_V_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1111]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
w_V_read          (read         ) [ 000]
b_V_read          (read         ) [ 000]
xor_ln769         (xor          ) [ 000]
r_V               (xor          ) [ 000]
trunc_ln681       (trunc        ) [ 000]
zext_ln18         (zext         ) [ 000]
p_Result_s        (partselect   ) [ 000]
zext_ln18_1       (zext         ) [ 000]
lut16_V_1_addr    (getelementptr) [ 011]
lut16_V_1_addr_1  (getelementptr) [ 011]
p_Result_45       (partselect   ) [ 000]
zext_ln19         (zext         ) [ 000]
p_Result_46       (partselect   ) [ 000]
zext_ln19_1       (zext         ) [ 000]
lut16_V_1_addr_2  (getelementptr) [ 011]
lut16_V_1_addr_3  (getelementptr) [ 011]
specpipeline_ln13 (specpipeline ) [ 000]
lut16_V_1_load    (load         ) [ 000]
zext_ln215        (zext         ) [ 000]
lut16_V_1_load_1  (load         ) [ 000]
zext_ln215_16     (zext         ) [ 000]
add0_V            (add          ) [ 000]
lut16_V_1_load_2  (load         ) [ 000]
zext_ln215_17     (zext         ) [ 000]
lut16_V_1_load_3  (load         ) [ 000]
zext_ln215_18     (zext         ) [ 000]
add1_V            (add          ) [ 000]
lhs_V             (sext         ) [ 000]
rhs_V             (sext         ) [ 000]
ret_V             (add          ) [ 000]
ret_ln23          (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="b_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="w_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="lut16_V_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut16_V_1"/><MemPortTyVec>1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="w_V_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="16" slack="0"/>
<pin id="38" dir="0" index="1" bw="16" slack="0"/>
<pin id="39" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w_V_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="b_V_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="16" slack="0"/>
<pin id="44" dir="0" index="1" bw="16" slack="0"/>
<pin id="45" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_V_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="lut16_V_1_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="3" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="4" slack="0"/>
<pin id="52" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lut16_V_1_addr/1 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_access_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="4" slack="0"/>
<pin id="57" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="58" dir="0" index="2" bw="0" slack="0"/>
<pin id="68" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="69" dir="0" index="5" bw="3" slack="0"/>
<pin id="70" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="80" dir="0" index="8" bw="4" slack="0"/>
<pin id="81" dir="0" index="9" bw="3" slack="2147483647"/>
<pin id="82" dir="0" index="10" bw="0" slack="2147483647"/>
<pin id="92" dir="0" index="12" bw="4" slack="2147483647"/>
<pin id="93" dir="0" index="13" bw="3" slack="2147483647"/>
<pin id="94" dir="0" index="14" bw="0" slack="2147483647"/>
<pin id="59" dir="1" index="3" bw="3" slack="0"/>
<pin id="71" dir="1" index="7" bw="3" slack="0"/>
<pin id="83" dir="1" index="11" bw="3" slack="0"/>
<pin id="95" dir="1" index="15" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lut16_V_1_load/1 lut16_V_1_load_1/1 lut16_V_1_load_2/1 lut16_V_1_load_3/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="lut16_V_1_addr_1_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="3" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="4" slack="0"/>
<pin id="65" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lut16_V_1_addr_1/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="lut16_V_1_addr_2_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="3" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="4" slack="0"/>
<pin id="77" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lut16_V_1_addr_2/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="lut16_V_1_addr_3_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="3" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="4" slack="0"/>
<pin id="89" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lut16_V_1_addr_3/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="xor_ln769_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="16" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln769/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="r_V_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="16" slack="0"/>
<pin id="105" dir="0" index="1" bw="16" slack="0"/>
<pin id="106" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="trunc_ln681_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="16" slack="0"/>
<pin id="111" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln681/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="zext_ln18_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="4" slack="0"/>
<pin id="115" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="p_Result_s_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="4" slack="0"/>
<pin id="120" dir="0" index="1" bw="16" slack="0"/>
<pin id="121" dir="0" index="2" bw="4" slack="0"/>
<pin id="122" dir="0" index="3" bw="4" slack="0"/>
<pin id="123" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="zext_ln18_1_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="4" slack="0"/>
<pin id="130" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_1/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="p_Result_45_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="4" slack="0"/>
<pin id="135" dir="0" index="1" bw="16" slack="0"/>
<pin id="136" dir="0" index="2" bw="5" slack="0"/>
<pin id="137" dir="0" index="3" bw="5" slack="0"/>
<pin id="138" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_45/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="zext_ln19_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="4" slack="0"/>
<pin id="145" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="p_Result_46_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="4" slack="0"/>
<pin id="150" dir="0" index="1" bw="16" slack="0"/>
<pin id="151" dir="0" index="2" bw="5" slack="0"/>
<pin id="152" dir="0" index="3" bw="5" slack="0"/>
<pin id="153" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_46/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="zext_ln19_1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="4" slack="0"/>
<pin id="160" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_1/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="zext_ln215_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="3" slack="0"/>
<pin id="165" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="zext_ln215_16_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="3" slack="0"/>
<pin id="169" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_16/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="add0_V_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="3" slack="0"/>
<pin id="173" dir="0" index="1" bw="3" slack="0"/>
<pin id="174" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add0_V/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="zext_ln215_17_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="3" slack="0"/>
<pin id="179" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_17/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="zext_ln215_18_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="3" slack="0"/>
<pin id="183" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_18/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="add1_V_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="3" slack="0"/>
<pin id="187" dir="0" index="1" bw="3" slack="0"/>
<pin id="188" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add1_V/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="lhs_V_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="4" slack="0"/>
<pin id="193" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="rhs_V_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="4" slack="0"/>
<pin id="197" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="ret_V_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="4" slack="0"/>
<pin id="201" dir="0" index="1" bw="4" slack="0"/>
<pin id="202" dir="1" index="2" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/2 "/>
</bind>
</comp>

<comp id="205" class="1005" name="lut16_V_1_addr_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="4" slack="1"/>
<pin id="207" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="lut16_V_1_addr "/>
</bind>
</comp>

<comp id="210" class="1005" name="lut16_V_1_addr_1_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="4" slack="1"/>
<pin id="212" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="lut16_V_1_addr_1 "/>
</bind>
</comp>

<comp id="215" class="1005" name="lut16_V_1_addr_2_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="4" slack="1"/>
<pin id="217" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="lut16_V_1_addr_2 "/>
</bind>
</comp>

<comp id="220" class="1005" name="lut16_V_1_addr_3_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="4" slack="1"/>
<pin id="222" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="lut16_V_1_addr_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="40"><net_src comp="6" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="2" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="16" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="48" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="66"><net_src comp="4" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="16" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="72"><net_src comp="61" pin="3"/><net_sink comp="55" pin=2"/></net>

<net id="78"><net_src comp="4" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="16" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="84"><net_src comp="73" pin="3"/><net_sink comp="55" pin=5"/></net>

<net id="90"><net_src comp="4" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="16" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="96"><net_src comp="85" pin="3"/><net_sink comp="55" pin=8"/></net>

<net id="101"><net_src comp="36" pin="2"/><net_sink comp="97" pin=0"/></net>

<net id="102"><net_src comp="8" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="107"><net_src comp="42" pin="2"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="97" pin="2"/><net_sink comp="103" pin=1"/></net>

<net id="112"><net_src comp="103" pin="2"/><net_sink comp="109" pin=0"/></net>

<net id="116"><net_src comp="109" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="117"><net_src comp="113" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="124"><net_src comp="10" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="103" pin="2"/><net_sink comp="118" pin=1"/></net>

<net id="126"><net_src comp="12" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="127"><net_src comp="14" pin="0"/><net_sink comp="118" pin=3"/></net>

<net id="131"><net_src comp="118" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="140"><net_src comp="103" pin="2"/><net_sink comp="133" pin=1"/></net>

<net id="141"><net_src comp="18" pin="0"/><net_sink comp="133" pin=2"/></net>

<net id="142"><net_src comp="20" pin="0"/><net_sink comp="133" pin=3"/></net>

<net id="146"><net_src comp="133" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="154"><net_src comp="10" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="103" pin="2"/><net_sink comp="148" pin=1"/></net>

<net id="156"><net_src comp="22" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="157"><net_src comp="24" pin="0"/><net_sink comp="148" pin=3"/></net>

<net id="161"><net_src comp="148" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="166"><net_src comp="55" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="55" pin="7"/><net_sink comp="167" pin=0"/></net>

<net id="175"><net_src comp="163" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="167" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="180"><net_src comp="55" pin="11"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="55" pin="15"/><net_sink comp="181" pin=0"/></net>

<net id="189"><net_src comp="177" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="181" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="194"><net_src comp="171" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="185" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="203"><net_src comp="191" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="195" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="208"><net_src comp="48" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="213"><net_src comp="61" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="218"><net_src comp="73" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="55" pin=5"/></net>

<net id="223"><net_src comp="85" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="55" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: compute_engine_16 : b_V | {1 }
	Port: compute_engine_16 : w_V | {1 }
	Port: compute_engine_16 : lut16_V_1 | {1 2 }
  - Chain level:
	State 1
		zext_ln18 : 1
		zext_ln18_1 : 1
		lut16_V_1_addr : 2
		lut16_V_1_load : 3
		lut16_V_1_addr_1 : 2
		lut16_V_1_load_1 : 3
		zext_ln19 : 1
		zext_ln19_1 : 1
		lut16_V_1_addr_2 : 2
		lut16_V_1_load_2 : 3
		lut16_V_1_addr_3 : 2
		lut16_V_1_load_3 : 3
	State 2
		zext_ln215 : 1
		zext_ln215_16 : 1
		add0_V : 2
		zext_ln215_17 : 1
		zext_ln215_18 : 1
		add1_V : 2
		lhs_V : 3
		rhs_V : 3
		ret_V : 4
		ret_ln23 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |     add0_V_fu_171    |    0    |    11   |
|    add   |     add1_V_fu_185    |    0    |    11   |
|          |     ret_V_fu_199     |    0    |    12   |
|----------|----------------------|---------|---------|
|    xor   |    xor_ln769_fu_97   |    0    |    16   |
|          |      r_V_fu_103      |    0    |    16   |
|----------|----------------------|---------|---------|
|   read   |  w_V_read_read_fu_36 |    0    |    0    |
|          |  b_V_read_read_fu_42 |    0    |    0    |
|----------|----------------------|---------|---------|
|   trunc  |  trunc_ln681_fu_109  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   zext_ln18_fu_113   |    0    |    0    |
|          |  zext_ln18_1_fu_128  |    0    |    0    |
|          |   zext_ln19_fu_143   |    0    |    0    |
|   zext   |  zext_ln19_1_fu_158  |    0    |    0    |
|          |   zext_ln215_fu_163  |    0    |    0    |
|          | zext_ln215_16_fu_167 |    0    |    0    |
|          | zext_ln215_17_fu_177 |    0    |    0    |
|          | zext_ln215_18_fu_181 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   p_Result_s_fu_118  |    0    |    0    |
|partselect|  p_Result_45_fu_133  |    0    |    0    |
|          |  p_Result_46_fu_148  |    0    |    0    |
|----------|----------------------|---------|---------|
|   sext   |     lhs_V_fu_191     |    0    |    0    |
|          |     rhs_V_fu_195     |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |    66   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|lut16_V_1_addr_1_reg_210|    4   |
|lut16_V_1_addr_2_reg_215|    4   |
|lut16_V_1_addr_3_reg_220|    4   |
| lut16_V_1_addr_reg_205 |    4   |
+------------------------+--------+
|          Total         |   16   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_55 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_55 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_55 |  p5  |   2  |   3  |    6   ||    9    |
| grp_access_fu_55 |  p8  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   22   ||   3.02  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   66   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   36   |
|  Register |    -   |   16   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   16   |   102  |
+-----------+--------+--------+--------+
