do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:12:40 on Dec 31,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 21:12:40 on Dec 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 21:12:40 on Dec 31,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 21:13:15 on Dec 31,2022, Elapsed time: 0:00:35
# Errors: 0, Warnings: 1
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:29:30 on Dec 31,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 21:29:30 on Dec 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 21:29:30 on Dec 31,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
quit -sim
# End time: 21:29:37 on Dec 31,2022, Elapsed time: 0:00:07
# Errors: 0, Warnings: 1
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:35:20 on Dec 31,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 21:35:20 on Dec 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 21:35:20 on Dec 31,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 22:03:37 on Dec 31,2022, Elapsed time: 0:28:17
# Errors: 0, Warnings: 1
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:49:46 on Dec 31,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 22:49:46 on Dec 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 22:49:46 on Dec 31,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 22:50:00 on Dec 31,2022, Elapsed time: 0:00:14
# Errors: 0, Warnings: 1
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:56:35 on Dec 31,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 22:56:35 on Dec 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 22:56:35 on Dec 31,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 22:56:54 on Dec 31,2022, Elapsed time: 0:00:19
# Errors: 0, Warnings: 1
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:59:05 on Dec 31,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# ** Error: ** while parsing file included at ../verilog files/processor.v(2)
# ** while parsing file included at ..\verilog files\stages\EX.v(1)
# ** at ..\verilog files\stages\..\units\ALU.v(266): (vlog-2730) Undefined variable: 'DIV_ResDIV_Res'.
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# End time: 22:59:05 on Dec 31,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./../verilog files/simulation files/sim.do line 1
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog ../verilog\ files/processor.v"
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:59:37 on Dec 31,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 22:59:37 on Dec 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 22:59:37 on Dec 31,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 22:59:54 on Dec 31,2022, Elapsed time: 0:00:17
# Errors: 0, Warnings: 1
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:01:20 on Dec 31,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 23:01:20 on Dec 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 23:01:20 on Dec 31,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
# ** Error: (vsim-3659) Too many digits (5) in data on line 8 of file "../verilog files/simulation files/instructionMemory.mem". (Max is 4.)
# Error in macro ./../verilog files/simulation files/sim.do line 6
# (vsim-3659) Too many digits (5) in data on line 8 of file "../verilog files/simulation files/instructionMemory.mem". (Max is 4.)
#     while executing
# "mem load -i ../verilog\ files/simulation\ files/instructionMemory.mem /processor/instr_fetch/instr_mem/memory"
quit -sim
# End time: 23:01:29 on Dec 31,2022, Elapsed time: 0:00:09
# Errors: 1, Warnings: 1
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:10:52 on Dec 31,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 23:10:52 on Dec 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 23:10:53 on Dec 31,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 23:11:26 on Dec 31,2022, Elapsed time: 0:00:33
# Errors: 0, Warnings: 1
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:15:40 on Dec 31,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 23:15:40 on Dec 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 23:15:40 on Dec 31,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
# A time value could not be extracted from the current line
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 23:16:08 on Dec 31,2022, Elapsed time: 0:00:28
# Errors: 0, Warnings: 1
do sim.od
# Cannot open macro file: sim.od
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:16:19 on Dec 31,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 23:16:19 on Dec 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 23:16:19 on Dec 31,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
# ** Error: (vsim-3659) Too many digits (5) in data on line 4 of file "../verilog files/simulation files/instructionMemory.mem". (Max is 4.)
# Error in macro ./../verilog files/simulation files/sim.do line 6
# (vsim-3659) Too many digits (5) in data on line 4 of file "../verilog files/simulation files/instructionMemory.mem". (Max is 4.)
#     while executing
# "mem load -i ../verilog\ files/simulation\ files/instructionMemory.mem /processor/instr_fetch/instr_mem/memory"
quit -sim
# End time: 23:16:25 on Dec 31,2022, Elapsed time: 0:00:06
# Errors: 1, Warnings: 1
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:17:49 on Dec 31,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 23:17:49 on Dec 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 23:17:49 on Dec 31,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 23:17:59 on Dec 31,2022, Elapsed time: 0:00:10
# Errors: 0, Warnings: 1
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:18:45 on Dec 31,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 23:18:45 on Dec 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 23:18:45 on Dec 31,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
run
run
run
run
run
run
run
run
quit -sim
# End time: 23:18:59 on Dec 31,2022, Elapsed time: 0:00:14
# Errors: 0, Warnings: 1
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:20:21 on Dec 31,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 23:20:21 on Dec 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 23:20:21 on Dec 31,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 23:21:01 on Dec 31,2022, Elapsed time: 0:00:40
# Errors: 0, Warnings: 1
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:21:38 on Dec 31,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 23:21:38 on Dec 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 23:21:38 on Dec 31,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 23:25:51 on Dec 31,2022, Elapsed time: 0:04:13
# Errors: 0, Warnings: 1
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:29:52 on Dec 31,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 23:29:52 on Dec 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 23:29:53 on Dec 31,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 23:32:02 on Dec 31,2022, Elapsed time: 0:02:09
# Errors: 0, Warnings: 1
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:32:56 on Dec 31,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 23:32:56 on Dec 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 23:32:56 on Dec 31,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 23:40:42 on Dec 31,2022, Elapsed time: 0:07:46
# Errors: 0, Warnings: 1
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:41:15 on Dec 31,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 23:41:15 on Dec 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 23:41:15 on Dec 31,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 23:44:36 on Dec 31,2022, Elapsed time: 0:03:21
# Errors: 0, Warnings: 1
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:44:39 on Dec 31,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 23:44:39 on Dec 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 23:44:39 on Dec 31,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 23:51:11 on Dec 31,2022, Elapsed time: 0:06:32
# Errors: 0, Warnings: 1
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:51:19 on Dec 31,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 23:51:20 on Dec 31,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 23:51:20 on Dec 31,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 23:52:50 on Dec 31,2022, Elapsed time: 0:01:30
# Errors: 0, Warnings: 1
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:52:57 on Dec 31,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 23:52:57 on Dec 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 23:52:57 on Dec 31,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 23:53:24 on Dec 31,2022, Elapsed time: 0:00:27
# Errors: 0, Warnings: 1
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:53:28 on Dec 31,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 23:53:28 on Dec 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 23:53:28 on Dec 31,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 00:27:05 on Jan 01,2023, Elapsed time: 0:33:37
# Errors: 0, Warnings: 1
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:34:48 on Jan 01,2023
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 00:34:48 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 00:34:48 on Jan 01,2023
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
# ** Error: (vsim-3063) Port 'Rdst1_DATA_val_WB_in' not found in the connected module (68th connection).
#    Time: 0 ps  Iteration: 0  Instance: /processor/instr_execute File: ../verilog files/processor.v Line: 360
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./../verilog files/simulation files/sim.do PAUSED at line 3
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:35:29 on Jan 01,2023
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 00:35:29 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 00:34:48 on Jan 01,2023
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 00:35:42 on Jan 01,2023, Elapsed time: 0:00:54
# Errors: 1, Warnings: 1
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:35:51 on Jan 01,2023
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 00:35:51 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 00:35:51 on Jan 01,2023
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 00:36:11 on Jan 01,2023, Elapsed time: 0:00:20
# Errors: 0, Warnings: 1
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:37:15 on Jan 01,2023
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 00:37:15 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 00:37:15 on Jan 01,2023
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 00:38:51 on Jan 01,2023, Elapsed time: 0:01:36
# Errors: 0, Warnings: 1
