Protel Design System Design Rule Check
PCB File : D:\坚果云盘\工作台\项目\野狼\Batarang\Batarang\Batarang.PcbDoc
Date     : 2020/2/4
Time     : 23:29:47

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=12mil) (All),(All)
   Violation between Clearance Constraint: (Collision < 12mil) Between Pad C1-2(8231.102mil,500mil) on Top Layer And Pad D2-2(8250.787mil,500mil) on Top Layer 
   Violation between Clearance Constraint: (6.299mil < 12mil) Between Pad C7-2(200mil,3500mil) on Top Layer And Pad C8-1(237.795mil,3500mil) on Top Layer 
   Violation between Clearance Constraint: (4.528mil < 12mil) Between Pad D8-K(6269.685mil,500mil) on Top Layer And Pad R8-2(6231.102mil,500mil) on Top Layer 
Rule Violations :3

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net AGND Between Pad C10-1(668.898mil,3468.898mil) on Top Layer And Pad C11-1(837.795mil,3500mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net AGND Between Pad C9-1(437.795mil,3500mil) on Top Layer And Pad C10-1(668.898mil,3468.898mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net 3.3V Between Pad C10-2(668.898mil,3531.102mil) on Top Layer And Pad C11-2(900mil,3500mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net 3.3V Between Pad C9-2(500mil,3500mil) on Top Layer And Pad C10-2(668.898mil,3531.102mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net AGND Between Pad C1-1(8168.898mil,500mil) on Top Layer And Pad D2-1(8349.213mil,500mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net AGND Between Pad R6-2(7331.102mil,500mil) on Top Layer And Pad C1-1(8168.898mil,500mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net AGND Between Pad C11-1(837.795mil,3500mil) on Top Layer And Pad C12-1(1068.898mil,3468.898mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net 3.3V Between Pad C11-2(900mil,3500mil) on Top Layer And Pad C12-2(1068.898mil,3531.102mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net AGND Between Pad C12-1(1068.898mil,3468.898mil) on Top Layer And Pad C13-1(1268.898mil,3468.898mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net 3.3V Between Pad C12-2(1068.898mil,3531.102mil) on Top Layer And Pad C13-2(1268.898mil,3531.102mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net AGND Between Pad C13-1(1268.898mil,3468.898mil) on Top Layer And Pad C14-1(1468.898mil,3468.898mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net AGND Between Pad C14-1(1468.898mil,3468.898mil) on Top Layer And Pad C4-2(1800mil,3500mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NRST Between Pad C14-2(1468.898mil,3531.102mil) on Top Layer And Pad RST_1-1(1868.898mil,3500mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC15_1 Between Pad C15-1(-431.102mil,3468.898mil) on Top Layer And Pad U2-73(2603.15mil,2305.291mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net AGND Between Pad C15-2(-431.102mil,3531.102mil) on Top Layer And Pad C5-1(-262.205mil,3500mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net AGND Between Pad RST_2-1(-831.102mil,3500mil) on Top Layer And Pad C15-2(-431.102mil,3531.102mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net AGND Between Pad C16-1(7400mil,1868.898mil) on Top Layer And Pad C17-1(7600mil,1868.898mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net AGND Between Pad Q1-2(6647mil,1938mil) on Top Layer And Pad C16-1(7400mil,1868.898mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VBAT Between Pad D12-2(7200mil,1980.709mil) on Top Layer [Unplated] And Pad C16-2(7400mil,1931.102mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VBAT Between Pad C16-2(7400mil,1931.102mil) on Top Layer And Pad P5-2(7800mil,1800mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net AGND Between Pad C17-1(7600mil,1868.898mil) on Top Layer And Pad P5-1(7800mil,1900mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetC18_1 Between Pad C18-1(6900mil,1868.898mil) on Top Layer And Pad D12-1(7200mil,1819.291mil) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net NetC18_1 Between Pad P6-2(6800mil,1800mil) on Multi-Layer And Pad C18-1(6900mil,1868.898mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VBAT Between Pad C18-2(6900mil,1931.102mil) on Top Layer And Pad D12-2(7200mil,1980.709mil) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net VBAT Between Pad P6-1(6800mil,1900mil) on Multi-Layer And Pad C18-2(6900mil,1931.102mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC4_1 Between Pad C4-1(1737.795mil,3500mil) on Top Layer And Pad U2-49(3105.291mil,2216.535mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net AGND Between Pad C4-2(1800mil,3500mil) on Top Layer And Pad X1-2(2468.898mil,3500mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net AGND Between Pad C5-1(-262.205mil,3500mil) on Top Layer And Pad C6-1(-62.205mil,3500mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net 3.3V Between Pad C5-2(-200mil,3500mil) on Top Layer And Pad C6-2(0mil,3500mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net AGND Between Pad C6-1(-62.205mil,3500mil) on Top Layer And Pad C7-1(137.795mil,3500mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net 3.3V Between Pad C6-2(0mil,3500mil) on Top Layer And Pad C7-2(200mil,3500mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net AGND Between Pad C7-1(137.795mil,3500mil) on Top Layer And Pad C8-1(237.795mil,3500mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net 3.3V Between Pad C7-2(200mil,3500mil) on Top Layer And Pad C8-2(300mil,3500mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net AGND Between Pad C8-1(237.795mil,3500mil) on Top Layer And Pad C9-1(437.795mil,3500mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net 3.3V Between Pad C8-2(300mil,3500mil) on Top Layer And Pad C9-2(500mil,3500mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net AGND Between Pad D10-1(3268.898mil,3549.213mil) on Top Layer And Pad D11-1(3618.11mil,3500mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net AGND Between Pad R13-1(2868.898mil,3468.898mil) on Top Layer And Pad D10-1(3268.898mil,3549.213mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net SWCLK Between Pad D10-2(3268.898mil,3450.787mil) on Top Layer And Pad R10-2(4068.898mil,3531.102mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net SWCLK Between Pad R13-2(2868.898mil,3531.102mil) on Top Layer And Pad D10-2(3268.898mil,3450.787mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net CAN_N Between Pad R2-1(8968.898mil,500mil) on Top Layer And Pad D1-1(9247mil,362mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net CAN_N Between Pad D1-1(9247mil,362mil) on Top Layer And Pad U1-6(9825.003mil,499.984mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net AGND Between Pad D11-1(3618.11mil,3500mil) on Top Layer And Pad D9-1(4618.11mil,3500mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net AGND Between Pad D11-1(3618.11mil,3500mil) on Top Layer And Pad P4-3(3768.898mil,3300mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net SWDIO Between Pad D11-2(3519.685mil,3500mil) on Top Layer And Pad R11-2(4000mil,3500mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net SWDIO Between Pad R14-2(3068.898mil,3531.102mil) on Top Layer And Pad D11-2(3519.685mil,3500mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net CAN_P Between Pad R2-2(9031.102mil,500mil) on Top Layer And Pad D1-2(9247mil,438mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net CAN_P Between Pad D1-2(9247mil,438mil) on Top Layer And Pad U1-7(9775.003mil,499.984mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net AGND Between Pad D3-1(8549.213mil,500mil) on Top Layer And Pad D1-3(9153mil,400mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net AGND Between Pad D1-3(9153mil,400mil) on Top Layer And Pad U1-8(9725.003mil,499.984mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net AGND Between Pad D2-1(8349.213mil,500mil) on Top Layer And Pad D3-1(8549.213mil,500mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net AGND Between Pad IC1-2(8347mil,1900mil) on Top Layer And Pad D2-1(8349.213mil,500mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD2_2 Between Pad D2-2(8250.787mil,500mil) on Top Layer And Pad R1-2(9631.102mil,500mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD2_2 Between Pad U2-92(2494.709mil,1921.26mil) on Top Layer And Pad D2-2(8250.787mil,500mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD3_2 Between Pad D3-2(8450.787mil,500mil) on Top Layer And Pad R3-2(9431.102mil,500mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD3_2 Between Pad U2-93(2494.709mil,1901.575mil) on Top Layer And Pad D3-2(8450.787mil,500mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net AGND Between Pad D4-1(6949.213mil,500mil) on Top Layer And Pad D5-1(7149.213mil,500mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD4_2 Between Pad R16-1(6400mil,1868.898mil) on Top Layer And Pad D4-2(6850.787mil,500mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD4_2 Between Pad D4-2(6850.787mil,500mil) on Top Layer And Pad R4-2(8031.102mil,500mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net AGND Between Pad D5-1(7149.213mil,500mil) on Top Layer And Pad R6-2(7331.102mil,500mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD5_2 Between Pad D5-2(7050.787mil,500mil) on Top Layer And Pad R5-2(7831.102mil,500mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD5_2 Between Pad U2-68(2701.575mil,2305.291mil) on Top Layer And Pad D5-2(7050.787mil,500mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD6_K Between Pad R6-1(7268.898mil,500mil) on Top Layer And Pad D6-K(7469.685mil,500mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net 3.3V Between Pad D8-A(6330.315mil,500mil) on Top Layer And Pad D7-A(6730.315mil,500mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD7_K Between Pad R7-1(6468.898mil,500mil) on Top Layer And Pad D7-K(6669.685mil,500mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD8_K Between Pad R8-1(6168.898mil,500mil) on Top Layer And Pad D8-K(6269.685mil,500mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net 3V3 Between Pad R9-2(4400mil,3500mil) on Top Layer And Pad D9-2(4519.685mil,3500mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VBAT Between Pad IC1-4(8253mil,1938mil) on Top Layer And Pad IC1-1(8347mil,1862mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net AGND Between Pad P5-1(7800mil,1900mil) on Multi-Layer And Pad IC1-2(8347mil,1900mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetIC1_3 Between Pad L1-1(8020.472mil,1900mil) on Top Layer [Unplated] And Pad IC1-3(8347mil,1938mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VBAT Between Pad P5-2(7800mil,1800mil) on Multi-Layer And Pad IC1-4(8253mil,1938mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net 3.3V Between Pad L1-2(8179.528mil,1900mil) on Top Layer [Unplated] And Pad IC1-5(8253mil,1862mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net CAN_P Between Pad P1-1(8700mil,400mil) on Multi-Layer And Pad R2-2(9031.102mil,500mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net CAN_N Between Pad P1-2(8700mil,300mil) on Multi-Layer And Pad R2-1(8968.898mil,500mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetP2_1 Between Pad P2-1(8900mil,400mil) on Multi-Layer And Pad R3-1(9368.898mil,500mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetP2_2 Between Pad P2-2(8900mil,300mil) on Multi-Layer And Pad R1-1(9568.898mil,500mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetP3_1 Between Pad P3-1(7600mil,400mil) on Multi-Layer And Pad R5-1(7768.898mil,500mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetP3_2 Between Pad P3-2(7600mil,300mil) on Multi-Layer And Pad R4-1(7968.898mil,500mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetP4_1 Between Pad P4-1(3768.898mil,3500mil) on Multi-Layer And Pad R11-1(3937.795mil,3500mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetP4_2 Between Pad P4-2(3768.898mil,3400mil) on Multi-Layer And Pad R10-1(4068.898mil,3468.898mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetP4_4 Between Pad P4-4(3768.898mil,3200mil) on Multi-Layer And Pad R9-1(4337.795mil,3500mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC18_1 Between Pad Q1-3(6553mil,1900mil) on Top Layer And Pad P6-2(6800mil,1800mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetQ1_1 Between Pad R16-2(6400mil,1931.102mil) on Top Layer And Pad Q1-1(6647mil,1862mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net AGND Between Pad R17-1(6100mil,1868.898mil) on Top Layer And Pad Q1-2(6647mil,1938mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net BOOT1 Between Pad R12-1(2638.583mil,3500mil) on Top Layer And Pad U2-37(3105.291mil,1980.315mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net AGND Between Pad R12-2(2699.213mil,3500mil) on Top Layer And Pad R13-1(2868.898mil,3468.898mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net AGND Between Pad X1-2(2468.898mil,3500mil) on Top Layer And Pad R12-2(2699.213mil,3500mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net SWCLK Between Pad U2-76(2494.709mil,2236.22mil) on Top Layer And Pad R13-2(2868.898mil,3531.102mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net 3V3 Between Pad R14-1(3068.898mil,3468.898mil) on Top Layer And Pad R9-2(4400mil,3500mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net 3V3 Between Pad U2-22(2977.165mil,1694.709mil) on Top Layer And Pad R14-1(3068.898mil,3468.898mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net SWDIO Between Pad U2-72(2622.835mil,2305.291mil) on Top Layer And Pad R14-2(3068.898mil,3531.102mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NRST Between Pad RST_1-1(1868.898mil,3500mil) on Top Layer And Pad R15-1(2168.898mil,3468.898mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NRST Between Pad R15-1(2168.898mil,3468.898mil) on Top Layer And Pad U2-14(2819.685mil,1694.709mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD4_2 Between Pad R17-2(6100mil,1931.102mil) on Top Layer And Pad R16-1(6400mil,1868.898mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net AGND Between Pad U2-27(3105.291mil,1783.465mil) on Top Layer And Pad R17-1(6100mil,1868.898mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD4_2 Between Pad U2-67(2721.26mil,2305.291mil) on Top Layer And Pad R17-2(6100mil,1931.102mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR7_2 Between Pad U2-42(3105.291mil,2078.74mil) on Top Layer And Pad R7-2(6531.102mil,500mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR8_2 Between Pad U2-43(3105.291mil,2098.425mil) on Top Layer And Pad R8-2(6231.102mil,500mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetU1_1 Between Pad U2-82(2494.709mil,2118.11mil) on Top Layer And Pad U1-1(9725.003mil,299.984mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net AGND Between Pad U1-8(9725.003mil,499.984mil) on Top Layer And Pad U1-2(9775.003mil,299.984mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetU1_4 Between Pad U2-81(2494.709mil,2137.795mil) on Top Layer And Pad U1-4(9875.003mil,299.984mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net AGND Between Pad U2-10(2740.945mil,1694.709mil) on Top Layer And Pad U2-20(2937.795mil,1694.709mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net AGND Between Pad U2-99(2494.709mil,1783.465mil) on Top Layer And Pad U2-10(2740.945mil,1694.709mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net 3.3V Between Pad U2-100(2494.709mil,1763.78mil) on Top Layer And Pad U2-6(2662.205mil,1694.709mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net 3.3V Between Pad U2-11(2760.63mil,1694.709mil) on Top Layer And Pad U2-19(2918.11mil,1694.709mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net 3.3V Between Pad U2-6(2662.205mil,1694.709mil) on Top Layer And Pad U2-11(2760.63mil,1694.709mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetU2_12 Between Pad X1-3(2418.898mil,3500mil) on Top Layer And Pad U2-12(2780.315mil,1694.709mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetU2_13 Between Pad X1-1(2518.898mil,3500mil) on Top Layer And Pad U2-13(2800mil,1694.709mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net 3.3V Between Pad U2-19(2918.11mil,1694.709mil) on Top Layer And Pad U2-28(3105.291mil,1803.15mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net AGND Between Pad U2-20(2937.795mil,1694.709mil) on Top Layer And Pad U2-27(3105.291mil,1783.465mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net 3V3 Between Pad U2-21(2957.48mil,1694.709mil) on Top Layer And Pad U2-22(2977.165mil,1694.709mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net 3.3V Between Pad U2-28(3105.291mil,1803.15mil) on Top Layer And Pad U2-50(3105.291mil,2236.22mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net AGND Between Pad U2-99(2494.709mil,1783.465mil) on Top Layer And Pad U2-74(2583.465mil,2305.291mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net AGND Between Pad X1-2(2468.898mil,3500mil) on Top Layer And Pad U2-74(2583.465mil,2305.291mil) on Top Layer 
Rule Violations :113

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=12mil) (Max=50mil) (Preferred=12mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Pad IC1-1(8347mil,1862mil) on Top Layer And Pad IC1-2(8347mil,1900mil) on Top Layer [Top Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Pad IC1-2(8347mil,1900mil) on Top Layer And Pad IC1-3(8347mil,1938mil) on Top Layer [Top Solder] Mask Sliver [6mil]
Rule Violations :2

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4724.213mil,3484.646mil) on Top Overlay And Pad C2-1(4738.583mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4724.213mil,3515.354mil) on Top Overlay And Pad C2-1(4738.583mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4813.583mil,3484.646mil) on Top Overlay And Pad C2-2(4799.213mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (4813.583mil,3484.646mil) on Top Overlay And Pad C3-1(4838.583mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4813.583mil,3515.354mil) on Top Overlay And Pad C2-2(4799.213mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (4813.583mil,3515.354mil) on Top Overlay And Pad C3-1(4838.583mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (4824.213mil,3484.646mil) on Top Overlay And Pad C2-2(4799.213mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4824.213mil,3484.646mil) on Top Overlay And Pad C3-1(4838.583mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (4824.213mil,3515.354mil) on Top Overlay And Pad C2-2(4799.213mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4824.213mil,3515.354mil) on Top Overlay And Pad C3-1(4838.583mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4913.583mil,3484.646mil) on Top Overlay And Pad C3-2(4899.213mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4913.583mil,3515.354mil) on Top Overlay And Pad C3-2(4899.213mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Area Fill (6220.866mil,476.378mil) (6232.677mil,523.622mil) on Top Overlay And Pad R8-2(6231.102mil,500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad C10-1(668.898mil,3468.898mil) on Top Layer And Track (640.898mil,3444mil)(640.898mil,3468.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.213mil < 10mil) Between Pad C10-1(668.898mil,3468.898mil) on Top Layer And Track (640.898mil,3444mil)(696.898mil,3444mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad C10-1(668.898mil,3468.898mil) on Top Layer And Track (655.118mil,3494.882mil)(682.677mil,3494.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad C10-1(668.898mil,3468.898mil) on Top Layer And Track (696.898mil,3444mil)(696.898mil,3468.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad C10-2(668.898mil,3531.102mil) on Top Layer And Track (640.898mil,3531.102mil)(640.898mil,3556mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.213mil < 10mil) Between Pad C10-2(668.898mil,3531.102mil) on Top Layer And Track (640.898mil,3556mil)(696.898mil,3556mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.507mil < 10mil) Between Pad C10-2(668.898mil,3531.102mil) on Top Layer And Track (655.118mil,3505.118mil)(682.677mil,3505.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.507mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad C10-2(668.898mil,3531.102mil) on Top Layer And Track (696.898mil,3531.102mil)(696.898mil,3556mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.213mil < 10mil) Between Pad C1-1(8168.898mil,500mil) on Top Layer And Track (8144mil,472mil)(8144mil,528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad C1-1(8168.898mil,500mil) on Top Layer And Track (8144mil,472mil)(8168.898mil,472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad C1-1(8168.898mil,500mil) on Top Layer And Track (8144mil,528mil)(8168.898mil,528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad C1-1(8168.898mil,500mil) on Top Layer And Track (8194.882mil,486.221mil)(8194.882mil,513.779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.213mil < 10mil) Between Pad C11-1(837.795mil,3500mil) on Top Layer And Track (812.898mil,3472mil)(812.898mil,3528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad C11-1(837.795mil,3500mil) on Top Layer And Track (812.898mil,3472mil)(837.795mil,3472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad C11-1(837.795mil,3500mil) on Top Layer And Track (812.898mil,3528mil)(837.795mil,3528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad C11-1(837.795mil,3500mil) on Top Layer And Track (863.78mil,3486.22mil)(863.78mil,3513.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.507mil < 10mil) Between Pad C11-2(900mil,3500mil) on Top Layer And Track (874.016mil,3486.22mil)(874.016mil,3513.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.507mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad C11-2(900mil,3500mil) on Top Layer And Track (900mil,3472mil)(924.898mil,3472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad C11-2(900mil,3500mil) on Top Layer And Track (900mil,3528mil)(924.898mil,3528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.213mil < 10mil) Between Pad C11-2(900mil,3500mil) on Top Layer And Track (924.898mil,3472mil)(924.898mil,3528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.507mil < 10mil) Between Pad C1-2(8231.102mil,500mil) on Top Layer And Track (8205.118mil,486.221mil)(8205.118mil,513.779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.507mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad C1-2(8231.102mil,500mil) on Top Layer And Track (8231.102mil,472mil)(8256mil,472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad C1-2(8231.102mil,500mil) on Top Layer And Track (8231.102mil,528mil)(8256mil,528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.213mil < 10mil) Between Pad C1-2(8231.102mil,500mil) on Top Layer And Track (8256mil,472mil)(8256mil,528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad C12-1(1068.898mil,3468.898mil) on Top Layer And Track (1040.898mil,3444mil)(1040.898mil,3468.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.213mil < 10mil) Between Pad C12-1(1068.898mil,3468.898mil) on Top Layer And Track (1040.898mil,3444mil)(1096.898mil,3444mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad C12-1(1068.898mil,3468.898mil) on Top Layer And Track (1055.118mil,3494.882mil)(1082.677mil,3494.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad C12-1(1068.898mil,3468.898mil) on Top Layer And Track (1096.898mil,3444mil)(1096.898mil,3468.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad C12-2(1068.898mil,3531.102mil) on Top Layer And Track (1040.898mil,3531.102mil)(1040.898mil,3556mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.213mil < 10mil) Between Pad C12-2(1068.898mil,3531.102mil) on Top Layer And Track (1040.898mil,3556mil)(1096.898mil,3556mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.507mil < 10mil) Between Pad C12-2(1068.898mil,3531.102mil) on Top Layer And Track (1055.118mil,3505.118mil)(1082.677mil,3505.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.507mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad C12-2(1068.898mil,3531.102mil) on Top Layer And Track (1096.898mil,3531.102mil)(1096.898mil,3556mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad C13-1(1268.898mil,3468.898mil) on Top Layer And Track (1240.898mil,3444mil)(1240.898mil,3468.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.213mil < 10mil) Between Pad C13-1(1268.898mil,3468.898mil) on Top Layer And Track (1240.898mil,3444mil)(1296.898mil,3444mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad C13-1(1268.898mil,3468.898mil) on Top Layer And Track (1255.118mil,3494.882mil)(1282.677mil,3494.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad C13-1(1268.898mil,3468.898mil) on Top Layer And Track (1296.898mil,3444mil)(1296.898mil,3468.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad C13-2(1268.898mil,3531.102mil) on Top Layer And Track (1240.898mil,3531.102mil)(1240.898mil,3556mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.213mil < 10mil) Between Pad C13-2(1268.898mil,3531.102mil) on Top Layer And Track (1240.898mil,3556mil)(1296.898mil,3556mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.507mil < 10mil) Between Pad C13-2(1268.898mil,3531.102mil) on Top Layer And Track (1255.118mil,3505.118mil)(1282.677mil,3505.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.507mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad C13-2(1268.898mil,3531.102mil) on Top Layer And Track (1296.898mil,3531.102mil)(1296.898mil,3556mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad C14-1(1468.898mil,3468.898mil) on Top Layer And Track (1440.898mil,3444mil)(1440.898mil,3468.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.213mil < 10mil) Between Pad C14-1(1468.898mil,3468.898mil) on Top Layer And Track (1440.898mil,3444mil)(1496.898mil,3444mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad C14-1(1468.898mil,3468.898mil) on Top Layer And Track (1455.118mil,3494.882mil)(1482.677mil,3494.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad C14-1(1468.898mil,3468.898mil) on Top Layer And Track (1496.898mil,3444mil)(1496.898mil,3468.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad C14-2(1468.898mil,3531.102mil) on Top Layer And Track (1440.898mil,3531.102mil)(1440.898mil,3556mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.213mil < 10mil) Between Pad C14-2(1468.898mil,3531.102mil) on Top Layer And Track (1440.898mil,3556mil)(1496.898mil,3556mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.507mil < 10mil) Between Pad C14-2(1468.898mil,3531.102mil) on Top Layer And Track (1455.118mil,3505.118mil)(1482.677mil,3505.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.507mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad C14-2(1468.898mil,3531.102mil) on Top Layer And Track (1496.898mil,3531.102mil)(1496.898mil,3556mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad C15-1(-431.102mil,3468.898mil) on Top Layer And Track (-403.102mil,3444mil)(-403.102mil,3468.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad C15-1(-431.102mil,3468.898mil) on Top Layer And Track (-444.882mil,3494.882mil)(-417.323mil,3494.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.213mil < 10mil) Between Pad C15-1(-431.102mil,3468.898mil) on Top Layer And Track (-459.102mil,3444mil)(-403.102mil,3444mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad C15-1(-431.102mil,3468.898mil) on Top Layer And Track (-459.102mil,3444mil)(-459.102mil,3468.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad C15-2(-431.102mil,3531.102mil) on Top Layer And Track (-403.102mil,3531.102mil)(-403.102mil,3556mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.507mil < 10mil) Between Pad C15-2(-431.102mil,3531.102mil) on Top Layer And Track (-444.882mil,3505.118mil)(-417.323mil,3505.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.507mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad C15-2(-431.102mil,3531.102mil) on Top Layer And Track (-459.102mil,3531.102mil)(-459.102mil,3556mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.213mil < 10mil) Between Pad C15-2(-431.102mil,3531.102mil) on Top Layer And Track (-459.102mil,3556mil)(-403.102mil,3556mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad C16-1(7400mil,1868.898mil) on Top Layer And Track (7372mil,1844mil)(7372mil,1868.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.213mil < 10mil) Between Pad C16-1(7400mil,1868.898mil) on Top Layer And Track (7372mil,1844mil)(7428mil,1844mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad C16-1(7400mil,1868.898mil) on Top Layer And Track (7386.221mil,1894.882mil)(7413.779mil,1894.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad C16-1(7400mil,1868.898mil) on Top Layer And Track (7428mil,1844mil)(7428mil,1868.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad C16-2(7400mil,1931.102mil) on Top Layer And Track (7372mil,1931.102mil)(7372mil,1956mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.213mil < 10mil) Between Pad C16-2(7400mil,1931.102mil) on Top Layer And Track (7372mil,1956mil)(7428mil,1956mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.507mil < 10mil) Between Pad C16-2(7400mil,1931.102mil) on Top Layer And Track (7386.221mil,1905.118mil)(7413.779mil,1905.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.507mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad C16-2(7400mil,1931.102mil) on Top Layer And Track (7428mil,1931.102mil)(7428mil,1956mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad C17-1(7600mil,1868.898mil) on Top Layer And Track (7572mil,1844mil)(7572mil,1868.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.213mil < 10mil) Between Pad C17-1(7600mil,1868.898mil) on Top Layer And Track (7572mil,1844mil)(7628mil,1844mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad C17-1(7600mil,1868.898mil) on Top Layer And Track (7586.221mil,1894.882mil)(7613.779mil,1894.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad C17-1(7600mil,1868.898mil) on Top Layer And Track (7628mil,1844mil)(7628mil,1868.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad C17-2(7600mil,1931.102mil) on Top Layer And Track (7572mil,1931.102mil)(7572mil,1956mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.213mil < 10mil) Between Pad C17-2(7600mil,1931.102mil) on Top Layer And Track (7572mil,1956mil)(7628mil,1956mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.507mil < 10mil) Between Pad C17-2(7600mil,1931.102mil) on Top Layer And Track (7586.221mil,1905.118mil)(7613.779mil,1905.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.507mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad C17-2(7600mil,1931.102mil) on Top Layer And Track (7628mil,1931.102mil)(7628mil,1956mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad C18-1(6900mil,1868.898mil) on Top Layer And Track (6872mil,1844mil)(6872mil,1868.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.213mil < 10mil) Between Pad C18-1(6900mil,1868.898mil) on Top Layer And Track (6872mil,1844mil)(6928mil,1844mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad C18-1(6900mil,1868.898mil) on Top Layer And Track (6886.221mil,1894.882mil)(6913.779mil,1894.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad C18-1(6900mil,1868.898mil) on Top Layer And Track (6928mil,1844mil)(6928mil,1868.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad C18-2(6900mil,1931.102mil) on Top Layer And Track (6872mil,1931.102mil)(6872mil,1956mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.213mil < 10mil) Between Pad C18-2(6900mil,1931.102mil) on Top Layer And Track (6872mil,1956mil)(6928mil,1956mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.507mil < 10mil) Between Pad C18-2(6900mil,1931.102mil) on Top Layer And Track (6886.221mil,1905.118mil)(6913.779mil,1905.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.507mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad C18-2(6900mil,1931.102mil) on Top Layer And Track (6928mil,1931.102mil)(6928mil,1956mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C2-1(4738.583mil,3500mil) on Top Layer And Track (4708.465mil,3484.646mil)(4708.465mil,3515.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad C2-1(4738.583mil,3500mil) on Top Layer And Track (4724.213mil,3468.898mil)(4753.15mil,3468.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2-1(4738.583mil,3500mil) on Top Layer And Track (4724.213mil,3531.102mil)(4753.15mil,3531.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C2-2(4799.213mil,3500mil) on Top Layer And Track (4784.646mil,3468.898mil)(4813.583mil,3468.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2-2(4799.213mil,3500mil) on Top Layer And Track (4784.646mil,3531.102mil)(4813.583mil,3531.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C2-2(4799.213mil,3500mil) on Top Layer And Track (4808.465mil,3484.646mil)(4808.465mil,3515.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.639mil < 10mil) Between Pad C2-2(4799.213mil,3500mil) on Top Layer And Track (4824.213mil,3468.898mil)(4853.15mil,3468.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.639mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.639mil < 10mil) Between Pad C2-2(4799.213mil,3500mil) on Top Layer And Track (4824.213mil,3531.102mil)(4853.15mil,3531.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.639mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2-2(4799.213mil,3500mil) on Top Layer And Track (4829.331mil,3484.646mil)(4829.331mil,3515.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.639mil < 10mil) Between Pad C3-1(4838.583mil,3500mil) on Top Layer And Track (4784.646mil,3468.898mil)(4813.583mil,3468.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.639mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.639mil < 10mil) Between Pad C3-1(4838.583mil,3500mil) on Top Layer And Track (4784.646mil,3531.102mil)(4813.583mil,3531.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.639mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C3-1(4838.583mil,3500mil) on Top Layer And Track (4808.465mil,3484.646mil)(4808.465mil,3515.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad C3-1(4838.583mil,3500mil) on Top Layer And Track (4824.213mil,3468.898mil)(4853.15mil,3468.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C3-1(4838.583mil,3500mil) on Top Layer And Track (4824.213mil,3531.102mil)(4853.15mil,3531.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C3-1(4838.583mil,3500mil) on Top Layer And Track (4829.331mil,3484.646mil)(4829.331mil,3515.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C3-2(4899.213mil,3500mil) on Top Layer And Track (4884.646mil,3468.898mil)(4913.583mil,3468.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C3-2(4899.213mil,3500mil) on Top Layer And Track (4884.646mil,3531.102mil)(4913.583mil,3531.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C3-2(4899.213mil,3500mil) on Top Layer And Track (4929.331mil,3484.646mil)(4929.331mil,3515.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.213mil < 10mil) Between Pad C4-1(1737.795mil,3500mil) on Top Layer And Track (1712.898mil,3472mil)(1712.898mil,3528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad C4-1(1737.795mil,3500mil) on Top Layer And Track (1712.898mil,3472mil)(1737.795mil,3472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad C4-1(1737.795mil,3500mil) on Top Layer And Track (1712.898mil,3528mil)(1737.795mil,3528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad C4-1(1737.795mil,3500mil) on Top Layer And Track (1763.78mil,3486.22mil)(1763.78mil,3513.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.507mil < 10mil) Between Pad C4-2(1800mil,3500mil) on Top Layer And Track (1774.016mil,3486.22mil)(1774.016mil,3513.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.507mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad C4-2(1800mil,3500mil) on Top Layer And Track (1800mil,3472mil)(1824.898mil,3472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad C4-2(1800mil,3500mil) on Top Layer And Track (1800mil,3528mil)(1824.898mil,3528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.213mil < 10mil) Between Pad C4-2(1800mil,3500mil) on Top Layer And Track (1824.898mil,3472mil)(1824.898mil,3528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad C5-1(-262.205mil,3500mil) on Top Layer And Track (-236.22mil,3486.22mil)(-236.22mil,3513.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad C5-1(-262.205mil,3500mil) on Top Layer And Track (-287.102mil,3472mil)(-262.205mil,3472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.213mil < 10mil) Between Pad C5-1(-262.205mil,3500mil) on Top Layer And Track (-287.102mil,3472mil)(-287.102mil,3528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad C5-1(-262.205mil,3500mil) on Top Layer And Track (-287.102mil,3528mil)(-262.205mil,3528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.213mil < 10mil) Between Pad C5-2(-200mil,3500mil) on Top Layer And Track (-175.102mil,3472mil)(-175.102mil,3528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad C5-2(-200mil,3500mil) on Top Layer And Track (-200mil,3472mil)(-175.102mil,3472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad C5-2(-200mil,3500mil) on Top Layer And Track (-200mil,3528mil)(-175.102mil,3528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.507mil < 10mil) Between Pad C5-2(-200mil,3500mil) on Top Layer And Track (-225.984mil,3486.22mil)(-225.984mil,3513.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.507mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad C6-1(-62.205mil,3500mil) on Top Layer And Track (-36.22mil,3486.22mil)(-36.22mil,3513.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad C6-1(-62.205mil,3500mil) on Top Layer And Track (-87.102mil,3472mil)(-62.205mil,3472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.213mil < 10mil) Between Pad C6-1(-62.205mil,3500mil) on Top Layer And Track (-87.102mil,3472mil)(-87.102mil,3528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad C6-1(-62.205mil,3500mil) on Top Layer And Track (-87.102mil,3528mil)(-62.205mil,3528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad C6-2(0mil,3500mil) on Top Layer And Track (0mil,3472mil)(24.898mil,3472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad C6-2(0mil,3500mil) on Top Layer And Track (0mil,3528mil)(24.898mil,3528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.213mil < 10mil) Between Pad C6-2(0mil,3500mil) on Top Layer And Track (24.898mil,3472mil)(24.898mil,3528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.507mil < 10mil) Between Pad C6-2(0mil,3500mil) on Top Layer And Track (-25.984mil,3486.22mil)(-25.984mil,3513.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.507mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.213mil < 10mil) Between Pad C7-1(137.795mil,3500mil) on Top Layer And Track (112.898mil,3472mil)(112.898mil,3528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad C7-1(137.795mil,3500mil) on Top Layer And Track (112.898mil,3472mil)(137.795mil,3472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad C7-1(137.795mil,3500mil) on Top Layer And Track (112.898mil,3528mil)(137.795mil,3528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad C7-1(137.795mil,3500mil) on Top Layer And Track (163.78mil,3486.22mil)(163.78mil,3513.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.507mil < 10mil) Between Pad C7-2(200mil,3500mil) on Top Layer And Track (174.016mil,3486.22mil)(174.016mil,3513.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.507mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad C7-2(200mil,3500mil) on Top Layer And Track (200mil,3472mil)(224.898mil,3472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad C7-2(200mil,3500mil) on Top Layer And Track (200mil,3528mil)(224.898mil,3528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C7-2(200mil,3500mil) on Top Layer And Track (212.898mil,3472mil)(212.898mil,3528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad C7-2(200mil,3500mil) on Top Layer And Track (212.898mil,3472mil)(237.795mil,3472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad C7-2(200mil,3500mil) on Top Layer And Track (212.898mil,3528mil)(237.795mil,3528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.213mil < 10mil) Between Pad C7-2(200mil,3500mil) on Top Layer And Track (224.898mil,3472mil)(224.898mil,3528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad C8-1(237.795mil,3500mil) on Top Layer And Track (200mil,3472mil)(224.898mil,3472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad C8-1(237.795mil,3500mil) on Top Layer And Track (200mil,3528mil)(224.898mil,3528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.213mil < 10mil) Between Pad C8-1(237.795mil,3500mil) on Top Layer And Track (212.898mil,3472mil)(212.898mil,3528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad C8-1(237.795mil,3500mil) on Top Layer And Track (212.898mil,3472mil)(237.795mil,3472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad C8-1(237.795mil,3500mil) on Top Layer And Track (212.898mil,3528mil)(237.795mil,3528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C8-1(237.795mil,3500mil) on Top Layer And Track (224.898mil,3472mil)(224.898mil,3528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad C8-1(237.795mil,3500mil) on Top Layer And Track (263.78mil,3486.22mil)(263.78mil,3513.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.507mil < 10mil) Between Pad C8-2(300mil,3500mil) on Top Layer And Track (274.016mil,3486.22mil)(274.016mil,3513.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.507mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad C8-2(300mil,3500mil) on Top Layer And Track (300mil,3472mil)(324.898mil,3472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad C8-2(300mil,3500mil) on Top Layer And Track (300mil,3528mil)(324.898mil,3528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.213mil < 10mil) Between Pad C8-2(300mil,3500mil) on Top Layer And Track (324.898mil,3472mil)(324.898mil,3528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.213mil < 10mil) Between Pad C9-1(437.795mil,3500mil) on Top Layer And Track (412.898mil,3472mil)(412.898mil,3528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad C9-1(437.795mil,3500mil) on Top Layer And Track (412.898mil,3472mil)(437.795mil,3472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad C9-1(437.795mil,3500mil) on Top Layer And Track (412.898mil,3528mil)(437.795mil,3528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad C9-1(437.795mil,3500mil) on Top Layer And Track (463.78mil,3486.22mil)(463.78mil,3513.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.507mil < 10mil) Between Pad C9-2(500mil,3500mil) on Top Layer And Track (474.016mil,3486.22mil)(474.016mil,3513.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.507mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad C9-2(500mil,3500mil) on Top Layer And Track (500mil,3472mil)(524.898mil,3472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad C9-2(500mil,3500mil) on Top Layer And Track (500mil,3528mil)(524.898mil,3528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.213mil < 10mil) Between Pad C9-2(500mil,3500mil) on Top Layer And Track (524.898mil,3472mil)(524.898mil,3528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.494mil < 10mil) Between Pad D10-1(3268.898mil,3549.213mil) on Top Layer And Track (3245.276mil,3473.425mil)(3245.276mil,3526.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.494mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad D10-1(3268.898mil,3549.213mil) on Top Layer And Track (3245.276mil,3526.575mil)(3292.52mil,3526.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.494mil < 10mil) Between Pad D10-1(3268.898mil,3549.213mil) on Top Layer And Track (3292.52mil,3473.425mil)(3292.52mil,3526.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.494mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.373mil < 10mil) Between Pad D10-2(3268.898mil,3450.787mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [7.373mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.494mil < 10mil) Between Pad D10-2(3268.898mil,3450.787mil) on Top Layer And Track (3245.276mil,3473.425mil)(3245.276mil,3526.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.494mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.494mil < 10mil) Between Pad D10-2(3268.898mil,3450.787mil) on Top Layer And Track (3292.52mil,3473.425mil)(3292.52mil,3526.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.494mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.402mil < 10mil) Between Pad D1-1(9247mil,362mil) on Top Layer And Track (9179mil,347mil)(9221mil,347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad D1-1(9247mil,362mil) on Top Layer And Track (9221mil,347mil)(9221mil,453mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.494mil < 10mil) Between Pad D11-1(3618.11mil,3500mil) on Top Layer And Track (3542.323mil,3476.378mil)(3595.472mil,3476.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.494mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.494mil < 10mil) Between Pad D11-1(3618.11mil,3500mil) on Top Layer And Track (3542.323mil,3523.622mil)(3595.472mil,3523.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.494mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad D11-1(3618.11mil,3500mil) on Top Layer And Track (3595.472mil,3476.378mil)(3595.472mil,3523.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.373mil < 10mil) Between Pad D11-2(3519.685mil,3500mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [7.373mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.494mil < 10mil) Between Pad D11-2(3519.685mil,3500mil) on Top Layer And Track (3542.323mil,3476.378mil)(3595.472mil,3476.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.494mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.494mil < 10mil) Between Pad D11-2(3519.685mil,3500mil) on Top Layer And Track (3542.323mil,3523.622mil)(3595.472mil,3523.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.494mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.402mil < 10mil) Between Pad D1-2(9247mil,438mil) on Top Layer And Track (9179mil,453mil)(9221mil,453mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad D1-2(9247mil,438mil) on Top Layer And Track (9221mil,347mil)(9221mil,453mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad D1-3(9153mil,400mil) on Top Layer And Track (9179mil,347mil)(9179mil,453mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.494mil < 10mil) Between Pad D2-1(8349.213mil,500mil) on Top Layer And Track (8273.425mil,476.378mil)(8326.575mil,476.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.494mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.494mil < 10mil) Between Pad D2-1(8349.213mil,500mil) on Top Layer And Track (8273.425mil,523.622mil)(8326.575mil,523.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.494mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad D2-1(8349.213mil,500mil) on Top Layer And Track (8326.575mil,476.378mil)(8326.575mil,523.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.373mil < 10mil) Between Pad D2-2(8250.787mil,500mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [7.373mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.315mil < 10mil) Between Pad D2-2(8250.787mil,500mil) on Top Layer And Track (8231.102mil,472mil)(8256mil,472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.315mil < 10mil) Between Pad D2-2(8250.787mil,500mil) on Top Layer And Track (8231.102mil,528mil)(8256mil,528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D2-2(8250.787mil,500mil) on Top Layer And Track (8256mil,472mil)(8256mil,528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.494mil < 10mil) Between Pad D2-2(8250.787mil,500mil) on Top Layer And Track (8273.425mil,476.378mil)(8326.575mil,476.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.494mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.494mil < 10mil) Between Pad D2-2(8250.787mil,500mil) on Top Layer And Track (8273.425mil,523.622mil)(8326.575mil,523.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.494mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.494mil < 10mil) Between Pad D3-1(8549.213mil,500mil) on Top Layer And Track (8473.425mil,476.378mil)(8526.575mil,476.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.494mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.494mil < 10mil) Between Pad D3-1(8549.213mil,500mil) on Top Layer And Track (8473.425mil,523.622mil)(8526.575mil,523.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.494mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad D3-1(8549.213mil,500mil) on Top Layer And Track (8526.575mil,476.378mil)(8526.575mil,523.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.373mil < 10mil) Between Pad D3-2(8450.787mil,500mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [7.373mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.494mil < 10mil) Between Pad D3-2(8450.787mil,500mil) on Top Layer And Track (8473.425mil,476.378mil)(8526.575mil,476.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.494mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.494mil < 10mil) Between Pad D3-2(8450.787mil,500mil) on Top Layer And Track (8473.425mil,523.622mil)(8526.575mil,523.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.494mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.494mil < 10mil) Between Pad D4-1(6949.213mil,500mil) on Top Layer And Track (6873.425mil,476.378mil)(6926.575mil,476.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.494mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.494mil < 10mil) Between Pad D4-1(6949.213mil,500mil) on Top Layer And Track (6873.425mil,523.622mil)(6926.575mil,523.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.494mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad D4-1(6949.213mil,500mil) on Top Layer And Track (6926.575mil,476.378mil)(6926.575mil,523.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.373mil < 10mil) Between Pad D4-2(6850.787mil,500mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [7.373mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.494mil < 10mil) Between Pad D4-2(6850.787mil,500mil) on Top Layer And Track (6873.425mil,476.378mil)(6926.575mil,476.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.494mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.494mil < 10mil) Between Pad D4-2(6850.787mil,500mil) on Top Layer And Track (6873.425mil,523.622mil)(6926.575mil,523.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.494mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.494mil < 10mil) Between Pad D5-1(7149.213mil,500mil) on Top Layer And Track (7073.425mil,476.378mil)(7126.575mil,476.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.494mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.494mil < 10mil) Between Pad D5-1(7149.213mil,500mil) on Top Layer And Track (7073.425mil,523.622mil)(7126.575mil,523.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.494mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad D5-1(7149.213mil,500mil) on Top Layer And Track (7126.575mil,476.378mil)(7126.575mil,523.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.373mil < 10mil) Between Pad D5-2(7050.787mil,500mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [7.373mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.494mil < 10mil) Between Pad D5-2(7050.787mil,500mil) on Top Layer And Track (7073.425mil,476.378mil)(7126.575mil,476.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.494mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.494mil < 10mil) Between Pad D5-2(7050.787mil,500mil) on Top Layer And Track (7073.425mil,523.622mil)(7126.575mil,523.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.494mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.878mil < 10mil) Between Pad D6-A(7530.315mil,500mil) on Top Layer And Text "P3" (7558.5mil,480.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D6-A(7530.315mil,500mil) on Top Layer And Track (7515.748mil,468.898mil)(7560.433mil,468.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D6-A(7530.315mil,500mil) on Top Layer And Track (7515.748mil,531.102mil)(7560.433mil,531.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D6-A(7530.315mil,500mil) on Top Layer And Track (7560.433mil,468.898mil)(7560.433mil,531.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D6-K(7469.685mil,500mil) on Top Layer And Track (7439.567mil,468.898mil)(7439.567mil,531.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad D6-K(7469.685mil,500mil) on Top Layer And Track (7439.567mil,468.898mil)(7484.252mil,468.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D6-K(7469.685mil,500mil) on Top Layer And Track (7439.567mil,531.102mil)(7484.252mil,531.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D7-A(6730.315mil,500mil) on Top Layer And Track (6715.748mil,468.898mil)(6760.433mil,468.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D7-A(6730.315mil,500mil) on Top Layer And Track (6715.748mil,531.102mil)(6760.433mil,531.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D7-A(6730.315mil,500mil) on Top Layer And Track (6760.433mil,468.898mil)(6760.433mil,531.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D7-K(6669.685mil,500mil) on Top Layer And Track (6639.567mil,468.898mil)(6639.567mil,531.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad D7-K(6669.685mil,500mil) on Top Layer And Track (6639.567mil,468.898mil)(6684.252mil,468.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D7-K(6669.685mil,500mil) on Top Layer And Track (6639.567mil,531.102mil)(6684.252mil,531.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D8-A(6330.315mil,500mil) on Top Layer And Track (6315.748mil,468.898mil)(6360.433mil,468.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D8-A(6330.315mil,500mil) on Top Layer And Track (6315.748mil,531.102mil)(6360.433mil,531.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D8-A(6330.315mil,500mil) on Top Layer And Track (6360.433mil,468.898mil)(6360.433mil,531.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.772mil < 10mil) Between Pad D8-K(6269.685mil,500mil) on Top Layer And Track (6231.102mil,472mil)(6256mil,472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.772mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.772mil < 10mil) Between Pad D8-K(6269.685mil,500mil) on Top Layer And Track (6231.102mil,528mil)(6256mil,528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.772mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D8-K(6269.685mil,500mil) on Top Layer And Track (6239.567mil,468.898mil)(6239.567mil,531.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad D8-K(6269.685mil,500mil) on Top Layer And Track (6239.567mil,468.898mil)(6284.252mil,468.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D8-K(6269.685mil,500mil) on Top Layer And Track (6239.567mil,531.102mil)(6284.252mil,531.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D8-K(6269.685mil,500mil) on Top Layer And Track (6256mil,472mil)(6256mil,528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.494mil < 10mil) Between Pad D9-1(4618.11mil,3500mil) on Top Layer And Track (4542.323mil,3476.378mil)(4595.472mil,3476.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.494mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.494mil < 10mil) Between Pad D9-1(4618.11mil,3500mil) on Top Layer And Track (4542.323mil,3523.622mil)(4595.472mil,3523.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.494mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad D9-1(4618.11mil,3500mil) on Top Layer And Track (4595.472mil,3476.378mil)(4595.472mil,3523.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.373mil < 10mil) Between Pad D9-2(4519.685mil,3500mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [7.373mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.494mil < 10mil) Between Pad D9-2(4519.685mil,3500mil) on Top Layer And Track (4542.323mil,3476.378mil)(4595.472mil,3476.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.494mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.494mil < 10mil) Between Pad D9-2(4519.685mil,3500mil) on Top Layer And Track (4542.323mil,3523.622mil)(4595.472mil,3523.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.494mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.402mil < 10mil) Between Pad IC1-1(8347mil,1862mil) on Top Layer And Track (8279mil,1847mil)(8321mil,1847mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad IC1-1(8347mil,1862mil) on Top Layer And Track (8321mil,1847mil)(8321mil,1953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad IC1-2(8347mil,1900mil) on Top Layer And Track (8321mil,1847mil)(8321mil,1953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.402mil < 10mil) Between Pad IC1-3(8347mil,1938mil) on Top Layer And Track (8279mil,1953mil)(8321mil,1953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad IC1-3(8347mil,1938mil) on Top Layer And Track (8321mil,1847mil)(8321mil,1953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.803mil < 10mil) Between Pad IC1-4(8253mil,1938mil) on Top Layer And Track (8225.197mil,1770.866mil)(8225.197mil,2029.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.803mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad IC1-4(8253mil,1938mil) on Top Layer And Track (8279mil,1847mil)(8279mil,1953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.402mil < 10mil) Between Pad IC1-4(8253mil,1938mil) on Top Layer And Track (8279mil,1953mil)(8321mil,1953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.803mil < 10mil) Between Pad IC1-5(8253mil,1862mil) on Top Layer And Track (8225.197mil,1770.866mil)(8225.197mil,2029.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.803mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad IC1-5(8253mil,1862mil) on Top Layer And Track (8279mil,1847mil)(8279mil,1953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.402mil < 10mil) Between Pad IC1-5(8253mil,1862mil) on Top Layer And Track (8279mil,1847mil)(8321mil,1847mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.402mil < 10mil) Between Pad Q1-1(6647mil,1862mil) on Top Layer And Track (6579mil,1847mil)(6621mil,1847mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad Q1-1(6647mil,1862mil) on Top Layer And Track (6621mil,1847mil)(6621mil,1953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.402mil < 10mil) Between Pad Q1-2(6647mil,1938mil) on Top Layer And Track (6579mil,1953mil)(6621mil,1953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad Q1-2(6647mil,1938mil) on Top Layer And Track (6621mil,1847mil)(6621mil,1953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad Q1-3(6553mil,1900mil) on Top Layer And Track (6579mil,1847mil)(6579mil,1953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad R10-1(4068.898mil,3468.898mil) on Top Layer And Track (4040.898mil,3444mil)(4040.898mil,3468.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.213mil < 10mil) Between Pad R10-1(4068.898mil,3468.898mil) on Top Layer And Track (4040.898mil,3444mil)(4096.898mil,3444mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad R10-1(4068.898mil,3468.898mil) on Top Layer And Track (4096.898mil,3444mil)(4096.898mil,3468.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.664mil < 10mil) Between Pad R10-2(4068.898mil,3531.102mil) on Top Layer And Text "R11" (3919.398mil,3561.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.664mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad R10-2(4068.898mil,3531.102mil) on Top Layer And Track (4040.898mil,3531.102mil)(4040.898mil,3556mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.213mil < 10mil) Between Pad R10-2(4068.898mil,3531.102mil) on Top Layer And Track (4040.898mil,3556mil)(4096.898mil,3556mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad R10-2(4068.898mil,3531.102mil) on Top Layer And Track (4096.898mil,3531.102mil)(4096.898mil,3556mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.213mil < 10mil) Between Pad R1-1(9568.898mil,500mil) on Top Layer And Track (9544mil,472mil)(9544mil,528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad R1-1(9568.898mil,500mil) on Top Layer And Track (9544mil,472mil)(9568.898mil,472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad R1-1(9568.898mil,500mil) on Top Layer And Track (9544mil,528mil)(9568.898mil,528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.213mil < 10mil) Between Pad R11-1(3937.795mil,3500mil) on Top Layer And Track (3912.898mil,3472mil)(3912.898mil,3528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad R11-1(3937.795mil,3500mil) on Top Layer And Track (3912.898mil,3472mil)(3937.795mil,3472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad R11-1(3937.795mil,3500mil) on Top Layer And Track (3912.898mil,3528mil)(3937.795mil,3528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad R11-2(4000mil,3500mil) on Top Layer And Track (4000mil,3472mil)(4024.898mil,3472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad R11-2(4000mil,3500mil) on Top Layer And Track (4000mil,3528mil)(4024.898mil,3528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.213mil < 10mil) Between Pad R11-2(4000mil,3500mil) on Top Layer And Track (4024.898mil,3472mil)(4024.898mil,3528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad R1-2(9631.102mil,500mil) on Top Layer And Track (9631.102mil,472mil)(9656mil,472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad R1-2(9631.102mil,500mil) on Top Layer And Track (9631.102mil,528mil)(9656mil,528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.213mil < 10mil) Between Pad R1-2(9631.102mil,500mil) on Top Layer And Track (9656mil,472mil)(9656mil,528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R12-1(2638.583mil,3500mil) on Top Layer And Track (2608.465mil,3468.898mil)(2608.465mil,3531.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad R12-1(2638.583mil,3500mil) on Top Layer And Track (2608.465mil,3468.898mil)(2653.15mil,3468.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R12-1(2638.583mil,3500mil) on Top Layer And Track (2608.465mil,3531.102mil)(2653.15mil,3531.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R12-2(2699.213mil,3500mil) on Top Layer And Track (2684.646mil,3468.898mil)(2729.331mil,3468.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R12-2(2699.213mil,3500mil) on Top Layer And Track (2684.646mil,3531.102mil)(2729.331mil,3531.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R12-2(2699.213mil,3500mil) on Top Layer And Track (2729.331mil,3468.898mil)(2729.331mil,3531.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad R13-1(2868.898mil,3468.898mil) on Top Layer And Track (2840.898mil,3444mil)(2840.898mil,3468.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.213mil < 10mil) Between Pad R13-1(2868.898mil,3468.898mil) on Top Layer And Track (2840.898mil,3444mil)(2896.898mil,3444mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad R13-1(2868.898mil,3468.898mil) on Top Layer And Track (2896.898mil,3444mil)(2896.898mil,3468.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad R13-2(2868.898mil,3531.102mil) on Top Layer And Track (2840.898mil,3531.102mil)(2840.898mil,3556mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.213mil < 10mil) Between Pad R13-2(2868.898mil,3531.102mil) on Top Layer And Track (2840.898mil,3556mil)(2896.898mil,3556mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad R13-2(2868.898mil,3531.102mil) on Top Layer And Track (2896.898mil,3531.102mil)(2896.898mil,3556mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad R14-1(3068.898mil,3468.898mil) on Top Layer And Track (3040.898mil,3444mil)(3040.898mil,3468.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.213mil < 10mil) Between Pad R14-1(3068.898mil,3468.898mil) on Top Layer And Track (3040.898mil,3444mil)(3096.898mil,3444mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad R14-1(3068.898mil,3468.898mil) on Top Layer And Track (3096.898mil,3444mil)(3096.898mil,3468.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad R14-2(3068.898mil,3531.102mil) on Top Layer And Track (3040.898mil,3531.102mil)(3040.898mil,3556mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.213mil < 10mil) Between Pad R14-2(3068.898mil,3531.102mil) on Top Layer And Track (3040.898mil,3556mil)(3096.898mil,3556mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad R14-2(3068.898mil,3531.102mil) on Top Layer And Track (3096.898mil,3531.102mil)(3096.898mil,3556mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad R15-1(2168.898mil,3468.898mil) on Top Layer And Track (2140.898mil,3444mil)(2140.898mil,3468.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.213mil < 10mil) Between Pad R15-1(2168.898mil,3468.898mil) on Top Layer And Track (2140.898mil,3444mil)(2196.898mil,3444mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad R15-1(2168.898mil,3468.898mil) on Top Layer And Track (2196.898mil,3444mil)(2196.898mil,3468.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad R15-2(2168.898mil,3531.102mil) on Top Layer And Track (2140.898mil,3531.102mil)(2140.898mil,3556mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.213mil < 10mil) Between Pad R15-2(2168.898mil,3531.102mil) on Top Layer And Track (2140.898mil,3556mil)(2196.898mil,3556mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad R15-2(2168.898mil,3531.102mil) on Top Layer And Track (2196.898mil,3531.102mil)(2196.898mil,3556mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad R16-1(6400mil,1868.898mil) on Top Layer And Track (6372mil,1844mil)(6372mil,1868.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.213mil < 10mil) Between Pad R16-1(6400mil,1868.898mil) on Top Layer And Track (6372mil,1844mil)(6428mil,1844mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad R16-1(6400mil,1868.898mil) on Top Layer And Track (6428mil,1844mil)(6428mil,1868.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad R16-2(6400mil,1931.102mil) on Top Layer And Track (6372mil,1931.102mil)(6372mil,1956mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.213mil < 10mil) Between Pad R16-2(6400mil,1931.102mil) on Top Layer And Track (6372mil,1956mil)(6428mil,1956mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad R16-2(6400mil,1931.102mil) on Top Layer And Track (6428mil,1931.102mil)(6428mil,1956mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad R17-1(6100mil,1868.898mil) on Top Layer And Track (6072mil,1844mil)(6072mil,1868.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.213mil < 10mil) Between Pad R17-1(6100mil,1868.898mil) on Top Layer And Track (6072mil,1844mil)(6128mil,1844mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad R17-1(6100mil,1868.898mil) on Top Layer And Track (6128mil,1844mil)(6128mil,1868.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad R17-2(6100mil,1931.102mil) on Top Layer And Track (6072mil,1931.102mil)(6072mil,1956mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.213mil < 10mil) Between Pad R17-2(6100mil,1931.102mil) on Top Layer And Track (6072mil,1956mil)(6128mil,1956mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad R17-2(6100mil,1931.102mil) on Top Layer And Track (6128mil,1931.102mil)(6128mil,1956mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2-1(8968.898mil,500mil) on Top Layer And Text "P2" (8858.5mil,480.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.213mil < 10mil) Between Pad R2-1(8968.898mil,500mil) on Top Layer And Track (8944mil,472mil)(8944mil,528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad R2-1(8968.898mil,500mil) on Top Layer And Track (8944mil,472mil)(8968.898mil,472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad R2-1(8968.898mil,500mil) on Top Layer And Track (8944mil,528mil)(8968.898mil,528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad R2-2(9031.102mil,500mil) on Top Layer And Track (9031.102mil,472mil)(9056mil,472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad R2-2(9031.102mil,500mil) on Top Layer And Track (9031.102mil,528mil)(9056mil,528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.213mil < 10mil) Between Pad R2-2(9031.102mil,500mil) on Top Layer And Track (9056mil,472mil)(9056mil,528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.213mil < 10mil) Between Pad R3-1(9368.898mil,500mil) on Top Layer And Track (9344mil,472mil)(9344mil,528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad R3-1(9368.898mil,500mil) on Top Layer And Track (9344mil,472mil)(9368.898mil,472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad R3-1(9368.898mil,500mil) on Top Layer And Track (9344mil,528mil)(9368.898mil,528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad R3-2(9431.102mil,500mil) on Top Layer And Track (9431.102mil,472mil)(9456mil,472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad R3-2(9431.102mil,500mil) on Top Layer And Track (9431.102mil,528mil)(9456mil,528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.213mil < 10mil) Between Pad R3-2(9431.102mil,500mil) on Top Layer And Track (9456mil,472mil)(9456mil,528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.213mil < 10mil) Between Pad R4-1(7968.898mil,500mil) on Top Layer And Track (7944mil,472mil)(7944mil,528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad R4-1(7968.898mil,500mil) on Top Layer And Track (7944mil,472mil)(7968.898mil,472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad R4-1(7968.898mil,500mil) on Top Layer And Track (7944mil,528mil)(7968.898mil,528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad R4-2(8031.102mil,500mil) on Top Layer And Track (8031.102mil,472mil)(8056mil,472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad R4-2(8031.102mil,500mil) on Top Layer And Track (8031.102mil,528mil)(8056mil,528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.213mil < 10mil) Between Pad R4-2(8031.102mil,500mil) on Top Layer And Track (8056mil,472mil)(8056mil,528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.213mil < 10mil) Between Pad R5-1(7768.898mil,500mil) on Top Layer And Track (7744mil,472mil)(7744mil,528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad R5-1(7768.898mil,500mil) on Top Layer And Track (7744mil,472mil)(7768.898mil,472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad R5-1(7768.898mil,500mil) on Top Layer And Track (7744mil,528mil)(7768.898mil,528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad R5-2(7831.102mil,500mil) on Top Layer And Track (7831.102mil,472mil)(7856mil,472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad R5-2(7831.102mil,500mil) on Top Layer And Track (7831.102mil,528mil)(7856mil,528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.213mil < 10mil) Between Pad R5-2(7831.102mil,500mil) on Top Layer And Track (7856mil,472mil)(7856mil,528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.213mil < 10mil) Between Pad R6-1(7268.898mil,500mil) on Top Layer And Track (7244mil,472mil)(7244mil,528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad R6-1(7268.898mil,500mil) on Top Layer And Track (7244mil,472mil)(7268.898mil,472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad R6-1(7268.898mil,500mil) on Top Layer And Track (7244mil,528mil)(7268.898mil,528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad R6-2(7331.102mil,500mil) on Top Layer And Track (7331.102mil,472mil)(7356mil,472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad R6-2(7331.102mil,500mil) on Top Layer And Track (7331.102mil,528mil)(7356mil,528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.213mil < 10mil) Between Pad R6-2(7331.102mil,500mil) on Top Layer And Track (7356mil,472mil)(7356mil,528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.213mil < 10mil) Between Pad R7-1(6468.898mil,500mil) on Top Layer And Track (6444mil,472mil)(6444mil,528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad R7-1(6468.898mil,500mil) on Top Layer And Track (6444mil,472mil)(6468.898mil,472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad R7-1(6468.898mil,500mil) on Top Layer And Track (6444mil,528mil)(6468.898mil,528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad R7-2(6531.102mil,500mil) on Top Layer And Track (6531.102mil,472mil)(6556mil,472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad R7-2(6531.102mil,500mil) on Top Layer And Track (6531.102mil,528mil)(6556mil,528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.213mil < 10mil) Between Pad R7-2(6531.102mil,500mil) on Top Layer And Track (6556mil,472mil)(6556mil,528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.213mil < 10mil) Between Pad R8-1(6168.898mil,500mil) on Top Layer And Track (6144mil,472mil)(6144mil,528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad R8-1(6168.898mil,500mil) on Top Layer And Track (6144mil,472mil)(6168.898mil,472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad R8-1(6168.898mil,500mil) on Top Layer And Track (6144mil,528mil)(6168.898mil,528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad R8-2(6231.102mil,500mil) on Top Layer And Track (6231.102mil,472mil)(6256mil,472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad R8-2(6231.102mil,500mil) on Top Layer And Track (6231.102mil,528mil)(6256mil,528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R8-2(6231.102mil,500mil) on Top Layer And Track (6239.567mil,468.898mil)(6239.567mil,531.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.268mil < 10mil) Between Pad R8-2(6231.102mil,500mil) on Top Layer And Track (6239.567mil,468.898mil)(6284.252mil,468.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.268mil < 10mil) Between Pad R8-2(6231.102mil,500mil) on Top Layer And Track (6239.567mil,531.102mil)(6284.252mil,531.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.213mil < 10mil) Between Pad R8-2(6231.102mil,500mil) on Top Layer And Track (6256mil,472mil)(6256mil,528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.213mil < 10mil) Between Pad R9-1(4337.795mil,3500mil) on Top Layer And Track (4312.898mil,3472mil)(4312.898mil,3528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad R9-1(4337.795mil,3500mil) on Top Layer And Track (4312.898mil,3472mil)(4337.795mil,3472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad R9-1(4337.795mil,3500mil) on Top Layer And Track (4312.898mil,3528mil)(4337.795mil,3528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad R9-2(4400mil,3500mil) on Top Layer And Track (4400mil,3472mil)(4424.898mil,3472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.165mil < 10mil) Between Pad R9-2(4400mil,3500mil) on Top Layer And Track (4400mil,3528mil)(4424.898mil,3528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.213mil < 10mil) Between Pad R9-2(4400mil,3500mil) on Top Layer And Track (4424.898mil,3472mil)(4424.898mil,3528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad X1-1(2518.898mil,3500mil) on Top Layer And Track (2393.898mil,3470mil)(2543.898mil,3470mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad X1-1(2518.898mil,3500mil) on Top Layer And Track (2393.898mil,3530mil)(2543.898mil,3530mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad X1-2(2468.898mil,3500mil) on Top Layer And Track (2393.898mil,3470mil)(2543.898mil,3470mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad X1-2(2468.898mil,3500mil) on Top Layer And Track (2393.898mil,3530mil)(2543.898mil,3530mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad X1-3(2418.898mil,3500mil) on Top Layer And Track (2393.898mil,3470mil)(2543.898mil,3470mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad X1-3(2418.898mil,3500mil) on Top Layer And Track (2393.898mil,3530mil)(2543.898mil,3530mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
Rule Violations :366

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C1" (8150.5mil,561.5mil) on Top Overlay And Text "D2" (8238.5mil,558.5mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C2" (4714.398mil,3565.5mil) on Top Overlay And Text "C3" (4814.398mil,3565.5mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C7" (119.398mil,3561.5mil) on Top Overlay And Text "C8" (219.398mil,3561.5mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D8" (6230.5mil,568.5mil) on Top Overlay And Text "R8" (6150.5mil,561.5mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (7.303mil < 10mil) Between Text "IC1" (8242.5mil,1988.5mil) on Top Overlay And Track (8225.197mil,1770.866mil)(8225.197mil,2029.134mil) on Top Overlay Silk Text to Silk Clearance [7.303mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "P2" (8858.5mil,480.5mil) on Top Overlay And Track (8944mil,472mil)(8944mil,528mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "P2" (8858.5mil,480.5mil) on Top Overlay And Track (8944mil,472mil)(8968.898mil,472mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "P2" (8858.5mil,480.5mil) on Top Overlay And Track (8944mil,528mil)(8968.898mil,528mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.665mil < 10mil) Between Text "P3" (7558.5mil,480.5mil) on Top Overlay And Track (7515.748mil,468.898mil)(7560.433mil,468.898mil) on Top Overlay Silk Text to Silk Clearance [2.665mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "P3" (7558.5mil,480.5mil) on Top Overlay And Track (7515.748mil,531.102mil)(7560.433mil,531.102mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "P3" (7558.5mil,480.5mil) on Top Overlay And Track (7560.433mil,468.898mil)(7560.433mil,531.102mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.048mil < 10mil) Between Text "Q1" (6542.5mil,1988.5mil) on Top Overlay And Text "R16" (6378.5mil,1989.5mil) on Top Overlay Silk Text to Silk Clearance [4.048mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R10" (4047.398mil,3589.5mil) on Top Overlay And Text "R11" (3919.398mil,3561.5mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R11" (3919.398mil,3561.5mil) on Top Overlay And Track (4040.898mil,3531.102mil)(4040.898mil,3556mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R11" (3919.398mil,3561.5mil) on Top Overlay And Track (4040.898mil,3556mil)(4096.898mil,3556mil) on Top Overlay Silk Text to Silk Clearance [0mil]
Rule Violations :15

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Room U_MCU (Bounding Region = (68.898mil, 3800mil, 6768.898mil, 4700mil) (InComponentClass('U_MCU'))
   Violation between Room Definition: Between LCC Component U2-STM32F427VIT6 (2800mil,2000mil) on Top Layer And Room U_MCU (Bounding Region = (68.898mil, 3800mil, 6768.898mil, 4700mil) (InComponentClass('U_MCU')) 
Rule Violations :1

Processing Rule : Room U_Power (Bounding Region = (7000mil, 2700mil, 9400mil, 3200mil) (InComponentClass('U_Power'))
Rule Violations :0

Processing Rule : Room U_Dev (Bounding Region = (7100mil, 1200mil, 11000mil, 1700mil) (InComponentClass('U_Dev'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02