// Seed: 1885373814
module module_0 ();
  logic [-1 : -1] id_1 = $unsigned(6);
  ;
  logic id_2 = -1;
  logic [1 : -1] id_3;
  wire id_4;
  assign id_2 = id_3.sum;
  wire id_5;
endmodule
module module_1 #(
    parameter id_3 = 32'd12
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  output wire id_21;
  input wire id_20;
  inout wire id_19;
  input wire id_18;
  input wire id_17;
  input logic [7:0] id_16;
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire _id_3;
  inout wire id_2;
  output wire id_1;
  module_0 modCall_1 ();
endmodule
