vhd2vl ./Stage1/incrementerBlock.vhd > ./to_verilog/incrementerBlock.v
vhd2vl ./Stage1/incrementerSubBlock.vhd > ./to_verilog/incrementerSubBlock.v
vhd2vl ./Stage1/PC.vhd  > ./to_verilog/PC.v
vhd2vl ./Stage1/stage1.vhd > ./to_verilog/stage1.v
vhd2vl ./Stage2/ff_en.vhd > ./to_verilog/ff_en.v
vhd2vl ./Stage2/adderSubNbit.vhd > ./to_verilog/adderSubNbit.v
vhd2vl ./Stage2/mux2to1Nbit.vhd > ./to_verilog/mux2to1Nbit.v
vhd2vl ./registerNbit.vhd > ./to_verilog/registerNbit.v
vhd2vl ./Stage2/ControlBlock/ControlUnit.vhd > ./to_verilog/ControlUnit.v
vhd2vl ./Stage2/HazardUnit/HazardDetector.vhd > ./to_verilog/HazardDetector.v
vhd2vl ./Stage2/ImmediateGen/FormatDetector.vhd > ./to_verilog/FormatDetector.v
vhd2vl ./Stage2/ImmediateGen/MuxSelGenerator.vhd > ./to_verilog/MuxSelGenerator.v
vhd2vl ./Stage2/ImmediateGen/Mux4to1.vhd > ./to_verilog/Mux4to1.v
vhd2vl ./Stage2/ImmediateGen/Mux4to1_1bit.vhd > ./to_verilog/Mux4to1_1bit.v
vhd2vl ./Stage2/ImmediateGen/ImmediateGenerator.vhd > ./to_verilog/ImmediateGenerator.v
vhd2vl ./Stage2/RegisterFile/dec2to4.vhd > ./to_verilog/dec2to4.v
vhd2vl ./Stage2/RegisterFile/dec3to8.vhd > ./to_verilog/dec3to8.v
vhd2vl ./Stage2/RegisterFile/dec5to32.vhd > ./to_verilog/dec5to32.v
vhd2vl ./Stage2/RegisterFile/mux_8_to_1.vhd > ./to_verilog/mux_8_to_1.v
vhd2vl ./Stage2/RegisterFile/mux32to1.vhd > ./to_verilog/mux32to1.v
vhd2vl ./Stage2/RegisterFile/register_nbit_clock_n.vhd > ./to_verilog/register_nbit_clock_n.v
vhd2vl ./Stage2/RegisterFile/registers_32_mainblock.vhd > ./to_verilog/register_32_mainblock.v
vhd2vl ./Stage2/stage2.vhd > ./to_verilog/stage2.v
vhd2vl ./Stage3/ALUBlock/Decoder2TO4.vhd > ./to_verilog/Decoder2TO4.v
vhd2vl ./Stage3/ALUBlock/andBlock.vhd > ./to_verilog/andBlock.v
vhd2vl ./Stage3/ALUBlock/xorBlock.vhd > ./to_verilog/xorBlock.v
vhd2vl ./Stage3/ALUBlock/sraiBlock.vhd > ./to_verilog/sraiBlock.v
vhd2vl ./Stage3/ALUBlock/adderSubALUNbit.vhd > ./to_verilog/adderSubALUNbit.v
vhd2vl ./Stage3/ALUBlock/ALU.vhd > ./to_verilog/ALU.v
vhd2vl ./Stage3/FordwardingBlock/GatesNet.vhd > ./to_verilog/GatesNet.v
vhd2vl ./Stage3/FordwardingBlock/Comparator_Nbit.vhd > ./to_verilog/Comparator_Nbit.v
vhd2vl ./Stage3/FordwardingBlock/ForwardingUnit.vhd > ./to_verilog/FordwardingUnit.v
vhd2vl ./Stage3/Stage3.vhd > ./to_verilog/Stage3.v
vhd2vl ./Stage4/Stage4.vhd > ./to_verilog/Stage4.v
vhd2vl ./risc_v_abs.vhd > ./to_verilog/risc_v_abs.v


