From bec42f47380f380e316221f667573f4766646d28 Mon Sep 17 00:00:00 2001
From: Igal Liberman <igall@marvell.com>
Date: Tue, 21 Mar 2017 14:27:25 +0200
Subject: [PATCH 0892/1345] dt-bindings: crypto: inside-secure: add cell-index
 property

commit  1d3d688ec27e8ed367b336b06d19c8170de131f9 from
https://github.com/MarvellEmbeddedProcessors/linux-marvell.git

Change-Id: I805701d58bc0290250c9f9f8c21a338360754945
Signed-off-by: Igal Liberman <igall@marvell.com>
Reviewed-on: http://vgitil04.il.marvell.com:8080/37754
Tested-by: iSoC Platform CI <ykjenk@marvell.com>
Reviewed-by: Omri Itach <omrii@marvell.com>
Signed-off-by: Meng Li <Meng.Li@windriver.com>
---
 .../bindings/crypto/inside_secure_eip.txt          |    4 ++++
 1 file changed, 4 insertions(+)

diff --git a/Documentation/devicetree/bindings/crypto/inside_secure_eip.txt b/Documentation/devicetree/bindings/crypto/inside_secure_eip.txt
index 35504f7..f5a8114 100644
--- a/Documentation/devicetree/bindings/crypto/inside_secure_eip.txt
+++ b/Documentation/devicetree/bindings/crypto/inside_secure_eip.txt
@@ -14,6 +14,9 @@ Required properties:
 - interrupt-names : Names of the interrupts listed in interrupts property.
 - clocks	  : Reference to the crypto engine clocks.
 - dma-coherent	  : Present if dma operations are coherent.
+- cell-index	  : Should contain the EIP197 engine ID.
+		    For Example, in Marvell Armada 8040, there are 2 engines (one on each CP).
+                    cell-index will be 0 for CP0 and  1 for CP1.
 
 Examples:
 ---------
@@ -30,5 +33,6 @@ Examples:
 				  "ring2", "ring3", "eip_out";
 		clocks = <&cpm_syscon0 1 26>;
 		dma-coherent;
+		cell-index = <0>;
 		status = "disabled";
 	};
-- 
1.7.9.5

