/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [8:0] celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  reg [3:0] celloutsig_0_12z;
  wire [11:0] celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [15:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [16:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  reg [11:0] celloutsig_0_23z;
  wire [6:0] celloutsig_0_24z;
  wire [11:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [12:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [3:0] celloutsig_0_34z;
  wire [16:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [3:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_46z;
  wire [3:0] celloutsig_0_47z;
  wire [9:0] celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [9:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [9:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [14:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  reg [9:0] celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_32z = ~(celloutsig_0_28z[9] & celloutsig_0_23z[0]);
  assign celloutsig_0_6z = ~(celloutsig_0_3z & celloutsig_0_2z);
  assign celloutsig_1_18z = ~(celloutsig_1_1z & celloutsig_1_12z);
  assign celloutsig_0_27z = ~(celloutsig_0_8z[6] & celloutsig_0_23z[0]);
  assign celloutsig_0_0z = in_data[74] | ~(in_data[93]);
  assign celloutsig_1_1z = in_data[156] | ~(in_data[184]);
  assign celloutsig_1_4z = in_data[186] | ~(celloutsig_1_0z);
  assign celloutsig_1_15z = celloutsig_1_2z[4] | ~(celloutsig_1_2z[3]);
  assign celloutsig_0_7z = celloutsig_0_4z | ~(celloutsig_0_0z);
  assign celloutsig_0_20z = celloutsig_0_9z | ~(celloutsig_0_19z[4]);
  assign celloutsig_0_26z = celloutsig_0_20z | ~(celloutsig_0_17z);
  assign celloutsig_0_38z = in_data[30:12] == { in_data[26:9], celloutsig_0_27z };
  assign celloutsig_0_46z = { in_data[27], celloutsig_0_22z, celloutsig_0_38z } == celloutsig_0_23z[10:8];
  assign celloutsig_0_22z = { celloutsig_0_19z[3], celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_7z } == { celloutsig_0_11z[1:0], celloutsig_0_6z, celloutsig_0_14z };
  assign celloutsig_0_3z = { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z } >= in_data[8:6];
  assign celloutsig_1_0z = in_data[128:98] >= in_data[170:140];
  assign celloutsig_0_9z = { celloutsig_0_8z[6:3], celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_7z } >= { celloutsig_0_5z[8:7], celloutsig_0_4z, celloutsig_0_5z[5], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_15z = { in_data[75:66], celloutsig_0_2z } >= { celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_36z = celloutsig_0_9z & ~(celloutsig_0_7z);
  assign celloutsig_1_12z = celloutsig_1_4z & ~(in_data[159]);
  assign celloutsig_1_2z = in_data[157:150] % { 1'h1, in_data[118:112] };
  assign celloutsig_1_3z = { celloutsig_1_2z[3:2], celloutsig_1_1z } % { 1'h1, in_data[106:105] };
  assign celloutsig_0_8z = { celloutsig_0_5z[5:1], celloutsig_0_2z, celloutsig_0_7z } % { 1'h1, in_data[23:19], celloutsig_0_4z };
  assign celloutsig_0_35z = celloutsig_0_4z ? { in_data[15:1], celloutsig_0_30z, celloutsig_0_22z } : { celloutsig_0_11z[5:1], celloutsig_0_13z };
  assign celloutsig_0_37z = celloutsig_0_32z ? celloutsig_0_19z[7:4] : { celloutsig_0_36z, celloutsig_0_18z, celloutsig_0_26z, celloutsig_0_36z };
  assign celloutsig_0_48z = celloutsig_0_27z ? { celloutsig_0_25z[5:0], celloutsig_0_12z } : { celloutsig_0_34z, celloutsig_0_17z, celloutsig_0_38z, celloutsig_0_47z };
  assign { celloutsig_0_5z[9:7], celloutsig_0_5z[5:1] } = celloutsig_0_3z ? { in_data[76:74], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z } : { celloutsig_0_1z, 1'h0, celloutsig_0_2z, 1'h0, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_10z = celloutsig_1_5z ? celloutsig_1_7z : { in_data[162], celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_9z };
  assign celloutsig_0_10z = celloutsig_0_3z ? { in_data[40:34], 1'h1, celloutsig_0_0z } : { in_data[33], celloutsig_0_8z, celloutsig_0_1z };
  assign celloutsig_0_11z = celloutsig_0_7z ? { celloutsig_0_5z[9:7], celloutsig_0_4z, celloutsig_0_5z[5:4], celloutsig_0_6z } : { celloutsig_0_4z, celloutsig_0_5z[5:3], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_24z = celloutsig_0_1z ? celloutsig_0_8z : { 1'h0, celloutsig_0_22z, 1'h0, celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_28z = celloutsig_0_26z ? { celloutsig_0_16z[12:1], celloutsig_0_7z } : { celloutsig_0_19z[10:5], celloutsig_0_8z };
  assign celloutsig_1_8z = celloutsig_1_3z | { celloutsig_1_2z[7], celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_0_14z = { celloutsig_0_13z[1:0], celloutsig_0_0z } | { celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_1z };
  assign celloutsig_0_19z = { celloutsig_0_16z[13:1], celloutsig_0_12z } | { celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_17z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_13z };
  assign celloutsig_0_34z = in_data[70:67] >> { celloutsig_0_13z[10:9], celloutsig_0_2z, celloutsig_0_15z };
  assign celloutsig_0_47z = { celloutsig_0_15z, celloutsig_0_31z, celloutsig_0_18z, celloutsig_0_46z } >> { celloutsig_0_37z[0], celloutsig_0_22z, celloutsig_0_42z, celloutsig_0_32z };
  assign celloutsig_0_25z = { celloutsig_0_19z[11], celloutsig_0_24z, celloutsig_0_12z } >> { celloutsig_0_16z[14:11], celloutsig_0_20z, celloutsig_0_8z };
  assign celloutsig_1_14z = { celloutsig_1_10z[5:3], celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_5z } <<< { in_data[127:114], celloutsig_1_1z };
  assign celloutsig_0_16z = { celloutsig_0_8z[3], celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_5z[9:7], celloutsig_0_4z, celloutsig_0_5z[5:1], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z } <<< { celloutsig_0_4z, celloutsig_0_5z[9:7], celloutsig_0_4z, celloutsig_0_5z[5:1], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_12z };
  assign celloutsig_0_13z = { celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_3z } ^ { in_data[17:11], celloutsig_0_12z, celloutsig_0_4z };
  assign celloutsig_0_30z = ~((celloutsig_0_11z[4] & celloutsig_0_14z[0]) | celloutsig_0_3z);
  assign celloutsig_0_31z = ~((celloutsig_0_12z[0] & celloutsig_0_19z[8]) | celloutsig_0_22z);
  assign celloutsig_0_39z = ~((celloutsig_0_0z & celloutsig_0_26z) | celloutsig_0_25z[7]);
  assign celloutsig_0_42z = ~((celloutsig_0_39z & celloutsig_0_24z[3]) | celloutsig_0_41z);
  assign celloutsig_0_4z = ~((celloutsig_0_1z & celloutsig_0_1z) | celloutsig_0_2z);
  assign celloutsig_1_5z = ~((celloutsig_1_4z & celloutsig_1_3z[0]) | celloutsig_1_0z);
  assign celloutsig_1_9z = ~((celloutsig_1_8z[1] & celloutsig_1_0z) | celloutsig_1_7z[3]);
  assign celloutsig_1_19z = ~((celloutsig_1_3z[0] & celloutsig_1_14z[9]) | celloutsig_1_15z);
  assign celloutsig_0_1z = ~((in_data[32] & celloutsig_0_0z) | celloutsig_0_0z);
  assign celloutsig_0_17z = ~((celloutsig_0_0z & celloutsig_0_2z) | celloutsig_0_7z);
  assign celloutsig_0_18z = ~((celloutsig_0_4z & celloutsig_0_9z) | celloutsig_0_7z);
  assign celloutsig_0_2z = ~((in_data[33] & in_data[85]) | celloutsig_0_1z);
  always_latch
    if (clkin_data[64]) celloutsig_1_7z = 10'h000;
    else if (clkin_data[32]) celloutsig_1_7z = in_data[187:178];
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_12z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_12z = { in_data[12:10], celloutsig_0_6z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_23z = 12'h000;
    else if (clkin_data[0]) celloutsig_0_23z = in_data[22:11];
  assign celloutsig_0_41z = ~((celloutsig_0_1z & celloutsig_0_8z[6]) | (in_data[21] & celloutsig_0_35z[9]));
  assign { celloutsig_0_5z[6], celloutsig_0_5z[0] } = { celloutsig_0_4z, celloutsig_0_2z };
  assign { out_data[128], out_data[96], out_data[35:32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_47z, celloutsig_0_48z };
endmodule
