`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 10/30/2022 12:11:15 PM
// Design Name: 
// Module Name: m10
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module m60(clk, rstn, cnt, en, cout);
 
input clk, rstn, en;
output[7:0] cnt;
output cout;
wire cout10, cout10_, cout6;
wire[3:0] cnt10, cnt6;
 
m10 u1(.clk(clk), .rstn(rstn), .en(en), .cnt(cnt10), .cout(cout10_)); //!10Â¡phÂ„Ã›M:co10_1
and u3(cout10, cout10_, en);
m6 u2(.clk(clk), .rstn(rstn), .en(cout10), .cnt(cnt6), .cout(cout6)); //co10_1enÂ„:co10,\:!6Â¡phÂ„Ã½Ã¡Ã·
and u4(cout, cout10, cout6); //!6Â¡phÂ„Ã›MÂŒ!6Â„Ã½Ã¡Ã·co10Â„\:!60Â¡phÂ„Ã›M
 
assign cnt = {cnt6, cnt10}; //!60Â¡phÂ„Â“ÃºÃ˜M:!6Â¡phÂ„Â“ÃºNM:!10Â¡phÂ„Â“ÃºÃ»Ã•/8421BCDÃ»Ã•
 
endmodule
 

module m6(
        //Ã¯Ã£ÂšI
        input                   rstn,   //MÃ¯N	H
        input                   clk,    //Â“eÃ¶ÂŸ
        input                   en,
        output [3:0]    cnt,    //Â¡pÂ“Ãº
        output                  cout);  //Â¢ÃºM

        reg [3:0]               cnt_temp ;      //Â¡phÃ„Xh
        always@(posedge clk or negedge rstn) begin
                if(! rstn)begin         //MÃ¶Â¡Ã¶R0
                        cnt_temp        <= 4'b0 ;
                end
                else if(en) begin
                        if (cnt_temp==4'd5) begin  //Â¡Ã¶10*cycleÃ¶Â¡Ã¶R0
                                cnt_temp        <=4'b000;
                        end
                        else begin                                      //Â¡Ã¶Â 1
                                cnt_temp        <= cnt_temp + 1'b1 ;
                        end
                end
                else begin
                        cnt_temp <= cnt_temp;
                end
        end

        assign  cout = (cnt_temp==4'd5) ;       //Â“ÃºhM
        assign  cnt  = cnt_temp ;                       //Â“ÃºÂžÃ¶Â¡Ã¶h

endmodule

module m10(
        //Ã¯Ã£ÂšI
        input                   rstn,   //MÃ¯N	H
        input                   clk,    //Â“eÃ¶ÂŸ
        input                   en,
        output [3:0]    cnt,    //Â¡pÂ“Ãº
        output                  cout);  //Â¢ÃºM

        reg [3:0]               cnt_temp ;      //Â¡phÃ„Xh
        always@(posedge clk or negedge rstn) begin
                if(! rstn)begin         //MÃ¶Â¡Ã¶R0
                        cnt_temp        <= 4'b0 ;
                end
                else if(en) begin
                        if (cnt_temp==4'd9) begin  //Â¡Ã¶10*cycleÃ¶Â¡Ã¶R0
                                cnt_temp        <=4'b000;
                        end
                        else begin                                      //Â¡Ã¶Â 1
                                cnt_temp        <= cnt_temp + 1'b1 ;
                        end
                end
                else begin
                        cnt_temp <= cnt_temp;
                end
        end

        assign  cout = (cnt_temp==4'd9) ;       //Â“ÃºhM
        assign  cnt  = cnt_temp ;                       //Â“ÃºÂžÃ¶Â¡Ã¶h

endmodule

