

================================================================
== Vitis HLS Report for 'max_pool1_layer_Pipeline_loop_over_rows20'
================================================================
* Date:           Sun Dec  1 17:08:25 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        SP_CNN
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.538 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      119|      119|  1.190 us|  1.190 us|  119|  119|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_over_rows  |      117|      117|        27|          7|          1|    14|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 7, depth = 27


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 1
  Pipeline-0 : II = 7, D = 27, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.20>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%r = alloca i32 1"   --->   Operation 30 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln14_1_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln14_1"   --->   Operation 31 'read' 'zext_ln14_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%or_ln12_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %or_ln12"   --->   Operation 32 'read' 'or_ln12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln14_1_cast1 = zext i4 %zext_ln14_1_read"   --->   Operation 33 'zext' 'zext_ln14_1_cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln14_1_cast = zext i4 %zext_ln14_1_read"   --->   Operation 34 'zext' 'zext_ln14_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_features, void @empty_22, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 2, i32 2, i32 16, i32 16, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_features, void @empty_22, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 2, i32 2, i32 16, i32 16, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %r"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body19.1"   --->   Operation 38 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%r_9 = load i5 %r" [pool.cc:14]   --->   Operation 39 'load' 'r_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.78ns)   --->   "%icmp_ln14 = icmp_ult  i5 %r_9, i5 28" [pool.cc:14]   --->   Operation 40 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %for.inc55.1.exitStub, void %for.body19.1.split" [pool.cc:14]   --->   Operation 41 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i5 %r_9" [pool.cc:18]   --->   Operation 42 'zext' 'zext_ln18' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %r_9, i5 0" [pool.cc:18]   --->   Operation 43 'bitconcatenate' 'tmp_s' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln18_129 = zext i10 %tmp_s" [pool.cc:18]   --->   Operation 44 'zext' 'zext_ln18_129' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_838 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %r_9, i2 0" [pool.cc:18]   --->   Operation 45 'bitconcatenate' 'tmp_838' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln18_130 = zext i7 %tmp_838" [pool.cc:18]   --->   Operation 46 'zext' 'zext_ln18_130' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.78ns)   --->   "%sub_ln18 = sub i11 %zext_ln18_129, i11 %zext_ln18_130" [pool.cc:18]   --->   Operation 47 'sub' 'sub_ln18' <Predicate = (icmp_ln14)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (2.14ns)   --->   "%mul_ln18 = mul i15 %zext_ln18, i15 560" [pool.cc:18]   --->   Operation 48 'mul' 'mul_ln18' <Predicate = (icmp_ln14)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i15 %mul_ln18" [pool.cc:18]   --->   Operation 49 'trunc' 'trunc_ln18' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_1393_cast = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %mul_ln18, i32 4, i32 13" [pool.cc:18]   --->   Operation 50 'partselect' 'tmp_1393_cast' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_839 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_1393_cast, i4 %or_ln12_read" [pool.cc:18]   --->   Operation 51 'bitconcatenate' 'tmp_839' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln18_131 = zext i14 %tmp_839" [pool.cc:18]   --->   Operation 52 'zext' 'zext_ln18_131' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%in_features_addr_95 = getelementptr i32 %in_features, i64 0, i64 %zext_ln18_131" [pool.cc:18]   --->   Operation 53 'getelementptr' 'in_features_addr_95' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%or_ln22 = or i11 %sub_ln18, i11 1" [pool.cc:22]   --->   Operation 54 'or' 'or_ln22' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln22 = trunc i11 %or_ln22" [pool.cc:22]   --->   Operation 55 'trunc' 'trunc_ln22' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_shl26 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %trunc_ln22, i4 0" [pool.cc:22]   --->   Operation 56 'bitconcatenate' 'p_shl26' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %or_ln22, i2 0" [pool.cc:22]   --->   Operation 57 'bitconcatenate' 'tmp' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln22 = sext i13 %tmp" [pool.cc:22]   --->   Operation 58 'sext' 'sext_ln22' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_83 = add i14 %p_shl26, i14 %sext_ln22" [pool.cc:22]   --->   Operation 59 'add' 'add_ln22_83' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 60 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_84 = add i14 %add_ln22_83, i14 %zext_ln14_1_cast" [pool.cc:22]   --->   Operation 60 'add' 'add_ln22_84' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i14 %add_ln22_84" [pool.cc:22]   --->   Operation 61 'zext' 'zext_ln22' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%in_features_addr_96 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22" [pool.cc:22]   --->   Operation 62 'getelementptr' 'in_features_addr_96' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%or_ln18_8 = or i11 %sub_ln18, i11 2" [pool.cc:18]   --->   Operation 63 'or' 'or_ln18_8' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln18_25 = trunc i11 %or_ln18_8" [pool.cc:18]   --->   Operation 64 'trunc' 'trunc_ln18_25' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%p_shl28 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %trunc_ln18_25, i4 0" [pool.cc:18]   --->   Operation 65 'bitconcatenate' 'p_shl28' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_85 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %or_ln18_8, i2 0" [pool.cc:18]   --->   Operation 66 'bitconcatenate' 'tmp_85' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i13 %tmp_85" [pool.cc:18]   --->   Operation 67 'sext' 'sext_ln18' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln18_23 = add i14 %p_shl28, i14 %sext_ln18" [pool.cc:18]   --->   Operation 68 'add' 'add_ln18_23' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 69 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln18_24 = add i14 %add_ln18_23, i14 %zext_ln14_1_cast" [pool.cc:18]   --->   Operation 69 'add' 'add_ln18_24' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln18_132 = zext i14 %add_ln18_24" [pool.cc:18]   --->   Operation 70 'zext' 'zext_ln18_132' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%in_features_addr_99 = getelementptr i32 %in_features, i64 0, i64 %zext_ln18_132" [pool.cc:18]   --->   Operation 71 'getelementptr' 'in_features_addr_99' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%or_ln22_469 = or i11 %sub_ln18, i11 3" [pool.cc:22]   --->   Operation 72 'or' 'or_ln22_469' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln22_725 = trunc i11 %or_ln22_469" [pool.cc:22]   --->   Operation 73 'trunc' 'trunc_ln22_725' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%p_shl30 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %trunc_ln22_725, i4 0" [pool.cc:22]   --->   Operation 74 'bitconcatenate' 'p_shl30' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_86 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %or_ln22_469, i2 0" [pool.cc:22]   --->   Operation 75 'bitconcatenate' 'tmp_86' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln22_49 = sext i13 %tmp_86" [pool.cc:22]   --->   Operation 76 'sext' 'sext_ln22_49' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_85 = add i14 %p_shl30, i14 %sext_ln22_49" [pool.cc:22]   --->   Operation 77 'add' 'add_ln22_85' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 78 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_86 = add i14 %add_ln22_85, i14 %zext_ln14_1_cast" [pool.cc:22]   --->   Operation 78 'add' 'add_ln22_86' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln22_689 = zext i14 %add_ln22_86" [pool.cc:22]   --->   Operation 79 'zext' 'zext_ln22_689' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%in_features_addr_100 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_689" [pool.cc:22]   --->   Operation 80 'getelementptr' 'in_features_addr_100' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%or_ln18_9 = or i11 %sub_ln18, i11 4" [pool.cc:18]   --->   Operation 81 'or' 'or_ln18_9' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_87 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %or_ln18_9, i4 0" [pool.cc:18]   --->   Operation 82 'bitconcatenate' 'tmp_87' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln18_21 = sext i15 %tmp_87" [pool.cc:18]   --->   Operation 83 'sext' 'sext_ln18_21' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_88 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %or_ln18_9, i2 0" [pool.cc:18]   --->   Operation 84 'bitconcatenate' 'tmp_88' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln18_22 = sext i13 %tmp_88" [pool.cc:18]   --->   Operation 85 'sext' 'sext_ln18_22' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.84ns)   --->   "%add_ln18_25 = add i64 %sext_ln18_21, i64 %sext_ln18_22" [pool.cc:18]   --->   Operation 86 'add' 'add_ln18_25' <Predicate = (icmp_ln14)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln18_26 = trunc i64 %add_ln18_25" [pool.cc:18]   --->   Operation 87 'trunc' 'trunc_ln18_26' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.35ns)   --->   "%or_ln18_10 = or i4 %trunc_ln18_26, i4 %or_ln12_read" [pool.cc:18]   --->   Operation 88 'or' 'or_ln18_10' <Predicate = (icmp_ln14)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_1404_cast = partselect i10 @_ssdm_op_PartSelect.i10.i64.i32.i32, i64 %add_ln18_25, i32 4, i32 13" [pool.cc:18]   --->   Operation 89 'partselect' 'tmp_1404_cast' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_840 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_1404_cast, i4 %or_ln18_10" [pool.cc:18]   --->   Operation 90 'bitconcatenate' 'tmp_840' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln18_133 = zext i14 %tmp_840" [pool.cc:18]   --->   Operation 91 'zext' 'zext_ln18_133' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%in_features_addr_103 = getelementptr i32 %in_features, i64 0, i64 %zext_ln18_133" [pool.cc:18]   --->   Operation 92 'getelementptr' 'in_features_addr_103' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%or_ln22_470 = or i11 %sub_ln18, i11 5" [pool.cc:22]   --->   Operation 93 'or' 'or_ln22_470' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln22_726 = trunc i11 %or_ln22_470" [pool.cc:22]   --->   Operation 94 'trunc' 'trunc_ln22_726' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%p_shl34 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %trunc_ln22_726, i4 0" [pool.cc:22]   --->   Operation 95 'bitconcatenate' 'p_shl34' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_89 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %or_ln22_470, i2 0" [pool.cc:22]   --->   Operation 96 'bitconcatenate' 'tmp_89' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln22_50 = sext i13 %tmp_89" [pool.cc:22]   --->   Operation 97 'sext' 'sext_ln22_50' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_87 = add i14 %p_shl34, i14 %sext_ln22_50" [pool.cc:22]   --->   Operation 98 'add' 'add_ln22_87' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 99 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_88 = add i14 %add_ln22_87, i14 %zext_ln14_1_cast" [pool.cc:22]   --->   Operation 99 'add' 'add_ln22_88' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln22_690 = zext i14 %add_ln22_88" [pool.cc:22]   --->   Operation 100 'zext' 'zext_ln22_690' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%in_features_addr_104 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_690" [pool.cc:22]   --->   Operation 101 'getelementptr' 'in_features_addr_104' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%or_ln18_11 = or i11 %sub_ln18, i11 6" [pool.cc:18]   --->   Operation 102 'or' 'or_ln18_11' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln18_27 = trunc i11 %or_ln18_11" [pool.cc:18]   --->   Operation 103 'trunc' 'trunc_ln18_27' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%p_shl36 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %trunc_ln18_27, i4 0" [pool.cc:18]   --->   Operation 104 'bitconcatenate' 'p_shl36' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_90 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %or_ln18_11, i2 0" [pool.cc:18]   --->   Operation 105 'bitconcatenate' 'tmp_90' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln18_23 = sext i13 %tmp_90" [pool.cc:18]   --->   Operation 106 'sext' 'sext_ln18_23' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln18_26 = add i14 %p_shl36, i14 %sext_ln18_23" [pool.cc:18]   --->   Operation 107 'add' 'add_ln18_26' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 108 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln18_27 = add i14 %add_ln18_26, i14 %zext_ln14_1_cast" [pool.cc:18]   --->   Operation 108 'add' 'add_ln18_27' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln18_134 = zext i14 %add_ln18_27" [pool.cc:18]   --->   Operation 109 'zext' 'zext_ln18_134' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%in_features_addr_107 = getelementptr i32 %in_features, i64 0, i64 %zext_ln18_134" [pool.cc:18]   --->   Operation 110 'getelementptr' 'in_features_addr_107' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%or_ln22_471 = or i11 %sub_ln18, i11 7" [pool.cc:22]   --->   Operation 111 'or' 'or_ln22_471' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln22_727 = trunc i11 %or_ln22_471" [pool.cc:22]   --->   Operation 112 'trunc' 'trunc_ln22_727' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%p_shl38 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %trunc_ln22_727, i4 0" [pool.cc:22]   --->   Operation 113 'bitconcatenate' 'p_shl38' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_91 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %or_ln22_471, i2 0" [pool.cc:22]   --->   Operation 114 'bitconcatenate' 'tmp_91' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln22_51 = sext i13 %tmp_91" [pool.cc:22]   --->   Operation 115 'sext' 'sext_ln22_51' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_89 = add i14 %p_shl38, i14 %sext_ln22_51" [pool.cc:22]   --->   Operation 116 'add' 'add_ln22_89' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 117 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_90 = add i14 %add_ln22_89, i14 %zext_ln14_1_cast" [pool.cc:22]   --->   Operation 117 'add' 'add_ln22_90' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln22_691 = zext i14 %add_ln22_90" [pool.cc:22]   --->   Operation 118 'zext' 'zext_ln22_691' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%in_features_addr_108 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_691" [pool.cc:22]   --->   Operation 119 'getelementptr' 'in_features_addr_108' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.83ns)   --->   "%add_ln18_28 = add i14 %trunc_ln18, i14 160" [pool.cc:18]   --->   Operation 120 'add' 'add_ln18_28' <Predicate = (icmp_ln14)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_1413_cast = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %add_ln18_28, i32 4, i32 13" [pool.cc:18]   --->   Operation 121 'partselect' 'tmp_1413_cast' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_841 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_1413_cast, i4 %or_ln12_read" [pool.cc:18]   --->   Operation 122 'bitconcatenate' 'tmp_841' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln18_135 = zext i14 %tmp_841" [pool.cc:18]   --->   Operation 123 'zext' 'zext_ln18_135' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%in_features_addr_111 = getelementptr i32 %in_features, i64 0, i64 %zext_ln18_135" [pool.cc:18]   --->   Operation 124 'getelementptr' 'in_features_addr_111' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_91 = add i14 %trunc_ln18, i14 180" [pool.cc:22]   --->   Operation 125 'add' 'add_ln22_91' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 126 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_92 = add i14 %add_ln22_91, i14 %zext_ln14_1_cast" [pool.cc:22]   --->   Operation 126 'add' 'add_ln22_92' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln22_692 = zext i14 %add_ln22_92" [pool.cc:22]   --->   Operation 127 'zext' 'zext_ln22_692' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%in_features_addr_112 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_692" [pool.cc:22]   --->   Operation 128 'getelementptr' 'in_features_addr_112' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln18_29 = add i14 %trunc_ln18, i14 200" [pool.cc:18]   --->   Operation 129 'add' 'add_ln18_29' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 130 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln18_30 = add i14 %add_ln18_29, i14 %zext_ln14_1_cast" [pool.cc:18]   --->   Operation 130 'add' 'add_ln18_30' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln18_136 = zext i14 %add_ln18_30" [pool.cc:18]   --->   Operation 131 'zext' 'zext_ln18_136' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%in_features_addr_115 = getelementptr i32 %in_features, i64 0, i64 %zext_ln18_136" [pool.cc:18]   --->   Operation 132 'getelementptr' 'in_features_addr_115' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_93 = add i14 %trunc_ln18, i14 220" [pool.cc:22]   --->   Operation 133 'add' 'add_ln22_93' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 134 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_94 = add i14 %add_ln22_93, i14 %zext_ln14_1_cast" [pool.cc:22]   --->   Operation 134 'add' 'add_ln22_94' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln22_693 = zext i14 %add_ln22_94" [pool.cc:22]   --->   Operation 135 'zext' 'zext_ln22_693' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%in_features_addr_116 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_693" [pool.cc:22]   --->   Operation 136 'getelementptr' 'in_features_addr_116' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.83ns)   --->   "%add_ln18_31 = add i14 %trunc_ln18, i14 240" [pool.cc:18]   --->   Operation 137 'add' 'add_ln18_31' <Predicate = (icmp_ln14)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_1416_cast = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %add_ln18_31, i32 4, i32 13" [pool.cc:18]   --->   Operation 138 'partselect' 'tmp_1416_cast' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_842 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_1416_cast, i4 %or_ln12_read" [pool.cc:18]   --->   Operation 139 'bitconcatenate' 'tmp_842' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln18_137 = zext i14 %tmp_842" [pool.cc:18]   --->   Operation 140 'zext' 'zext_ln18_137' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%in_features_addr_119 = getelementptr i32 %in_features, i64 0, i64 %zext_ln18_137" [pool.cc:18]   --->   Operation 141 'getelementptr' 'in_features_addr_119' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_95 = add i14 %trunc_ln18, i14 260" [pool.cc:22]   --->   Operation 142 'add' 'add_ln22_95' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 143 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_96 = add i14 %add_ln22_95, i14 %zext_ln14_1_cast" [pool.cc:22]   --->   Operation 143 'add' 'add_ln22_96' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln22_694 = zext i14 %add_ln22_96" [pool.cc:22]   --->   Operation 144 'zext' 'zext_ln22_694' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%in_features_addr_120 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_694" [pool.cc:22]   --->   Operation 145 'getelementptr' 'in_features_addr_120' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 146 [2/2] (1.23ns)   --->   "%max = load i14 %in_features_addr_95" [pool.cc:18]   --->   Operation 146 'load' 'max' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_1 : Operation 147 [2/2] (1.23ns)   --->   "%max_850 = load i14 %in_features_addr_96" [pool.cc:22]   --->   Operation 147 'load' 'max_850' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_1 : Operation 148 [2/2] (1.23ns)   --->   "%max_856 = load i14 %in_features_addr_99" [pool.cc:18]   --->   Operation 148 'load' 'max_856' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_1 : Operation 149 [2/2] (1.23ns)   --->   "%max_857 = load i14 %in_features_addr_100" [pool.cc:22]   --->   Operation 149 'load' 'max_857' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_1 : Operation 150 [2/2] (1.23ns)   --->   "%max_863 = load i14 %in_features_addr_103" [pool.cc:18]   --->   Operation 150 'load' 'max_863' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_1 : Operation 151 [2/2] (1.23ns)   --->   "%max_864 = load i14 %in_features_addr_104" [pool.cc:22]   --->   Operation 151 'load' 'max_864' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_1 : Operation 152 [2/2] (1.23ns)   --->   "%max_870 = load i14 %in_features_addr_107" [pool.cc:18]   --->   Operation 152 'load' 'max_870' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_1 : Operation 153 [2/2] (1.23ns)   --->   "%max_871 = load i14 %in_features_addr_108" [pool.cc:22]   --->   Operation 153 'load' 'max_871' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_1 : Operation 154 [2/2] (1.23ns)   --->   "%max_877 = load i14 %in_features_addr_111" [pool.cc:18]   --->   Operation 154 'load' 'max_877' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_1 : Operation 155 [2/2] (1.23ns)   --->   "%max_878 = load i14 %in_features_addr_112" [pool.cc:22]   --->   Operation 155 'load' 'max_878' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_1 : Operation 156 [2/2] (1.23ns)   --->   "%max_884 = load i14 %in_features_addr_115" [pool.cc:18]   --->   Operation 156 'load' 'max_884' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_1 : Operation 157 [2/2] (1.23ns)   --->   "%max_885 = load i14 %in_features_addr_116" [pool.cc:22]   --->   Operation 157 'load' 'max_885' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_1 : Operation 158 [2/2] (1.23ns)   --->   "%max_891 = load i14 %in_features_addr_119" [pool.cc:18]   --->   Operation 158 'load' 'max_891' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_1 : Operation 159 [2/2] (1.23ns)   --->   "%max_892 = load i14 %in_features_addr_120" [pool.cc:22]   --->   Operation 159 'load' 'max_892' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_1 : Operation 160 [1/1] (0.78ns)   --->   "%add_ln14 = add i5 %r_9, i5 2" [pool.cc:14]   --->   Operation 160 'add' 'add_ln14' <Predicate = (icmp_ln14)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 161 [1/1] (0.42ns)   --->   "%store_ln14 = store i5 %add_ln14, i5 %r" [pool.cc:14]   --->   Operation 161 'store' 'store_ln14' <Predicate = (icmp_ln14)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 4.01>
ST_2 : Operation 162 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln18_32 = add i14 %trunc_ln18, i14 280" [pool.cc:18]   --->   Operation 162 'add' 'add_ln18_32' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 163 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln18_33 = add i14 %add_ln18_32, i14 %zext_ln14_1_cast" [pool.cc:18]   --->   Operation 163 'add' 'add_ln18_33' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln18_138 = zext i14 %add_ln18_33" [pool.cc:18]   --->   Operation 164 'zext' 'zext_ln18_138' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%in_features_addr_123 = getelementptr i32 %in_features, i64 0, i64 %zext_ln18_138" [pool.cc:18]   --->   Operation 165 'getelementptr' 'in_features_addr_123' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_97 = add i14 %trunc_ln18, i14 300" [pool.cc:22]   --->   Operation 166 'add' 'add_ln22_97' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 167 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_98 = add i14 %add_ln22_97, i14 %zext_ln14_1_cast" [pool.cc:22]   --->   Operation 167 'add' 'add_ln22_98' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln22_695 = zext i14 %add_ln22_98" [pool.cc:22]   --->   Operation 168 'zext' 'zext_ln22_695' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%in_features_addr_124 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_695" [pool.cc:22]   --->   Operation 169 'getelementptr' 'in_features_addr_124' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.83ns)   --->   "%add_ln18_34 = add i14 %trunc_ln18, i14 320" [pool.cc:18]   --->   Operation 170 'add' 'add_ln18_34' <Predicate = (icmp_ln14)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_1419_cast = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %add_ln18_34, i32 4, i32 13" [pool.cc:18]   --->   Operation 171 'partselect' 'tmp_1419_cast' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_843 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_1419_cast, i4 %or_ln12_read" [pool.cc:18]   --->   Operation 172 'bitconcatenate' 'tmp_843' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln18_139 = zext i14 %tmp_843" [pool.cc:18]   --->   Operation 173 'zext' 'zext_ln18_139' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%in_features_addr_127 = getelementptr i32 %in_features, i64 0, i64 %zext_ln18_139" [pool.cc:18]   --->   Operation 174 'getelementptr' 'in_features_addr_127' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_99 = add i14 %trunc_ln18, i14 340" [pool.cc:22]   --->   Operation 175 'add' 'add_ln22_99' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 176 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_100 = add i14 %add_ln22_99, i14 %zext_ln14_1_cast" [pool.cc:22]   --->   Operation 176 'add' 'add_ln22_100' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln22_696 = zext i14 %add_ln22_100" [pool.cc:22]   --->   Operation 177 'zext' 'zext_ln22_696' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%in_features_addr_128 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_696" [pool.cc:22]   --->   Operation 178 'getelementptr' 'in_features_addr_128' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln18_35 = add i14 %trunc_ln18, i14 360" [pool.cc:18]   --->   Operation 179 'add' 'add_ln18_35' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 180 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln18_36 = add i14 %add_ln18_35, i14 %zext_ln14_1_cast" [pool.cc:18]   --->   Operation 180 'add' 'add_ln18_36' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln18_140 = zext i14 %add_ln18_36" [pool.cc:18]   --->   Operation 181 'zext' 'zext_ln18_140' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%in_features_addr_131 = getelementptr i32 %in_features, i64 0, i64 %zext_ln18_140" [pool.cc:18]   --->   Operation 182 'getelementptr' 'in_features_addr_131' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_101 = add i14 %trunc_ln18, i14 380" [pool.cc:22]   --->   Operation 183 'add' 'add_ln22_101' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 184 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_102 = add i14 %add_ln22_101, i14 %zext_ln14_1_cast" [pool.cc:22]   --->   Operation 184 'add' 'add_ln22_102' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln22_697 = zext i14 %add_ln22_102" [pool.cc:22]   --->   Operation 185 'zext' 'zext_ln22_697' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%in_features_addr_132 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_697" [pool.cc:22]   --->   Operation 186 'getelementptr' 'in_features_addr_132' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.83ns)   --->   "%add_ln18_37 = add i14 %trunc_ln18, i14 400" [pool.cc:18]   --->   Operation 187 'add' 'add_ln18_37' <Predicate = (icmp_ln14)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_1422_cast = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %add_ln18_37, i32 4, i32 13" [pool.cc:18]   --->   Operation 188 'partselect' 'tmp_1422_cast' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_844 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_1422_cast, i4 %or_ln12_read" [pool.cc:18]   --->   Operation 189 'bitconcatenate' 'tmp_844' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln18_141 = zext i14 %tmp_844" [pool.cc:18]   --->   Operation 190 'zext' 'zext_ln18_141' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%in_features_addr_135 = getelementptr i32 %in_features, i64 0, i64 %zext_ln18_141" [pool.cc:18]   --->   Operation 191 'getelementptr' 'in_features_addr_135' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_103 = add i14 %trunc_ln18, i14 420" [pool.cc:22]   --->   Operation 192 'add' 'add_ln22_103' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 193 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_104 = add i14 %add_ln22_103, i14 %zext_ln14_1_cast" [pool.cc:22]   --->   Operation 193 'add' 'add_ln22_104' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln22_698 = zext i14 %add_ln22_104" [pool.cc:22]   --->   Operation 194 'zext' 'zext_ln22_698' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%in_features_addr_136 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_698" [pool.cc:22]   --->   Operation 195 'getelementptr' 'in_features_addr_136' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln18_38 = add i14 %trunc_ln18, i14 440" [pool.cc:18]   --->   Operation 196 'add' 'add_ln18_38' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 197 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln18_39 = add i14 %add_ln18_38, i14 %zext_ln14_1_cast" [pool.cc:18]   --->   Operation 197 'add' 'add_ln18_39' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln18_142 = zext i14 %add_ln18_39" [pool.cc:18]   --->   Operation 198 'zext' 'zext_ln18_142' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%in_features_addr_139 = getelementptr i32 %in_features, i64 0, i64 %zext_ln18_142" [pool.cc:18]   --->   Operation 199 'getelementptr' 'in_features_addr_139' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_105 = add i14 %trunc_ln18, i14 460" [pool.cc:22]   --->   Operation 200 'add' 'add_ln22_105' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 201 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_106 = add i14 %add_ln22_105, i14 %zext_ln14_1_cast" [pool.cc:22]   --->   Operation 201 'add' 'add_ln22_106' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln22_699 = zext i14 %add_ln22_106" [pool.cc:22]   --->   Operation 202 'zext' 'zext_ln22_699' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%in_features_addr_140 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_699" [pool.cc:22]   --->   Operation 203 'getelementptr' 'in_features_addr_140' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.83ns)   --->   "%add_ln18_40 = add i14 %trunc_ln18, i14 480" [pool.cc:18]   --->   Operation 204 'add' 'add_ln18_40' <Predicate = (icmp_ln14)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_1425_cast = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %add_ln18_40, i32 4, i32 13" [pool.cc:18]   --->   Operation 205 'partselect' 'tmp_1425_cast' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_845 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_1425_cast, i4 %or_ln12_read" [pool.cc:18]   --->   Operation 206 'bitconcatenate' 'tmp_845' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln18_143 = zext i14 %tmp_845" [pool.cc:18]   --->   Operation 207 'zext' 'zext_ln18_143' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%in_features_addr_143 = getelementptr i32 %in_features, i64 0, i64 %zext_ln18_143" [pool.cc:18]   --->   Operation 208 'getelementptr' 'in_features_addr_143' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_107 = add i14 %trunc_ln18, i14 500" [pool.cc:22]   --->   Operation 209 'add' 'add_ln22_107' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 210 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_108 = add i14 %add_ln22_107, i14 %zext_ln14_1_cast" [pool.cc:22]   --->   Operation 210 'add' 'add_ln22_108' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln22_700 = zext i14 %add_ln22_108" [pool.cc:22]   --->   Operation 211 'zext' 'zext_ln22_700' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%in_features_addr_144 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_700" [pool.cc:22]   --->   Operation 212 'getelementptr' 'in_features_addr_144' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln18_41 = add i14 %trunc_ln18, i14 520" [pool.cc:18]   --->   Operation 213 'add' 'add_ln18_41' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 214 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln18_42 = add i14 %add_ln18_41, i14 %zext_ln14_1_cast" [pool.cc:18]   --->   Operation 214 'add' 'add_ln18_42' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln18_144 = zext i14 %add_ln18_42" [pool.cc:18]   --->   Operation 215 'zext' 'zext_ln18_144' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%in_features_addr_147 = getelementptr i32 %in_features, i64 0, i64 %zext_ln18_144" [pool.cc:18]   --->   Operation 216 'getelementptr' 'in_features_addr_147' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_109 = add i14 %trunc_ln18, i14 540" [pool.cc:22]   --->   Operation 217 'add' 'add_ln22_109' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 218 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_110 = add i14 %add_ln22_109, i14 %zext_ln14_1_cast" [pool.cc:22]   --->   Operation 218 'add' 'add_ln22_110' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln22_701 = zext i14 %add_ln22_110" [pool.cc:22]   --->   Operation 219 'zext' 'zext_ln22_701' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%in_features_addr_148 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_701" [pool.cc:22]   --->   Operation 220 'getelementptr' 'in_features_addr_148' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_846 = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %r_9, i32 1, i32 4" [pool.cc:14]   --->   Operation 221 'partselect' 'tmp_846' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 222 [1/2] (1.23ns)   --->   "%max = load i14 %in_features_addr_95" [pool.cc:18]   --->   Operation 222 'load' 'max' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_2 : Operation 223 [1/2] (1.23ns)   --->   "%max_850 = load i14 %in_features_addr_96" [pool.cc:22]   --->   Operation 223 'load' 'max_850' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%bitcast_ln22_84 = bitcast i32 %max_850" [pool.cc:22]   --->   Operation 224 'bitcast' 'bitcast_ln22_84' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_213 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_84, i32 23, i32 30" [pool.cc:22]   --->   Operation 225 'partselect' 'tmp_213' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%trunc_ln22_728 = trunc i32 %bitcast_ln22_84" [pool.cc:22]   --->   Operation 226 'trunc' 'trunc_ln22_728' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%bitcast_ln22_85 = bitcast i32 %max" [pool.cc:22]   --->   Operation 227 'bitcast' 'bitcast_ln22_85' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_214 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_85, i32 23, i32 30" [pool.cc:22]   --->   Operation 228 'partselect' 'tmp_214' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%trunc_ln22_729 = trunc i32 %bitcast_ln22_85" [pool.cc:22]   --->   Operation 229 'trunc' 'trunc_ln22_729' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (0.76ns)   --->   "%icmp_ln22_168 = icmp_ne  i8 %tmp_213, i8 255" [pool.cc:22]   --->   Operation 230 'icmp' 'icmp_ln22_168' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 231 [1/1] (0.92ns)   --->   "%icmp_ln22_169 = icmp_eq  i23 %trunc_ln22_728, i23 0" [pool.cc:22]   --->   Operation 231 'icmp' 'icmp_ln22_169' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 232 [1/1] (0.76ns)   --->   "%icmp_ln22_170 = icmp_ne  i8 %tmp_214, i8 255" [pool.cc:22]   --->   Operation 232 'icmp' 'icmp_ln22_170' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 233 [1/1] (0.92ns)   --->   "%icmp_ln22_171 = icmp_eq  i23 %trunc_ln22_729, i23 0" [pool.cc:22]   --->   Operation 233 'icmp' 'icmp_ln22_171' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (1.60ns)   --->   Input mux for Operation 234 '%tmp_215 = fcmp_ogt  i32 %max_850, i32 %max'
ST_2 : Operation 234 [2/2] (1.17ns)   --->   "%tmp_215 = fcmp_ogt  i32 %max_850, i32 %max" [pool.cc:22]   --->   Operation 234 'fcmp' 'tmp_215' <Predicate = (icmp_ln14)> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%empty = or i5 %r_9, i5 1" [pool.cc:14]   --->   Operation 235 'or' 'empty' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln22_703 = zext i5 %empty" [pool.cc:22]   --->   Operation 236 'zext' 'zext_ln22_703' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (2.14ns)   --->   "%mul_ln22 = mul i15 %zext_ln22_703, i15 560" [pool.cc:22]   --->   Operation 237 'mul' 'mul_ln22' <Predicate = (icmp_ln14)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%trunc_ln22_730 = trunc i15 %mul_ln22" [pool.cc:22]   --->   Operation 238 'trunc' 'trunc_ln22_730' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_1435_cast = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %mul_ln22, i32 4, i32 13" [pool.cc:22]   --->   Operation 239 'partselect' 'tmp_1435_cast' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 240 [1/2] (1.23ns)   --->   "%max_856 = load i14 %in_features_addr_99" [pool.cc:18]   --->   Operation 240 'load' 'max_856' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_2 : Operation 241 [1/2] (1.23ns)   --->   "%max_857 = load i14 %in_features_addr_100" [pool.cc:22]   --->   Operation 241 'load' 'max_857' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "%bitcast_ln22_90 = bitcast i32 %max_857" [pool.cc:22]   --->   Operation 242 'bitcast' 'bitcast_ln22_90' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_222 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_90, i32 23, i32 30" [pool.cc:22]   --->   Operation 243 'partselect' 'tmp_222' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%trunc_ln22_738 = trunc i32 %bitcast_ln22_90" [pool.cc:22]   --->   Operation 244 'trunc' 'trunc_ln22_738' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%bitcast_ln22_91 = bitcast i32 %max_856" [pool.cc:22]   --->   Operation 245 'bitcast' 'bitcast_ln22_91' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_223 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_91, i32 23, i32 30" [pool.cc:22]   --->   Operation 246 'partselect' 'tmp_223' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%trunc_ln22_739 = trunc i32 %bitcast_ln22_91" [pool.cc:22]   --->   Operation 247 'trunc' 'trunc_ln22_739' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.76ns)   --->   "%icmp_ln22_180 = icmp_ne  i8 %tmp_222, i8 255" [pool.cc:22]   --->   Operation 248 'icmp' 'icmp_ln22_180' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 249 [1/1] (0.92ns)   --->   "%icmp_ln22_181 = icmp_eq  i23 %trunc_ln22_738, i23 0" [pool.cc:22]   --->   Operation 249 'icmp' 'icmp_ln22_181' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 250 [1/1] (0.76ns)   --->   "%icmp_ln22_182 = icmp_ne  i8 %tmp_223, i8 255" [pool.cc:22]   --->   Operation 250 'icmp' 'icmp_ln22_182' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 251 [1/1] (0.92ns)   --->   "%icmp_ln22_183 = icmp_eq  i23 %trunc_ln22_739, i23 0" [pool.cc:22]   --->   Operation 251 'icmp' 'icmp_ln22_183' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (1.60ns)   --->   Input mux for Operation 252 '%tmp_224 = fcmp_ogt  i32 %max_857, i32 %max_856'
ST_2 : Operation 252 [2/2] (1.17ns)   --->   "%tmp_224 = fcmp_ogt  i32 %max_857, i32 %max_856" [pool.cc:22]   --->   Operation 252 'fcmp' 'tmp_224' <Predicate = (icmp_ln14)> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 253 [1/2] (1.23ns)   --->   "%max_863 = load i14 %in_features_addr_103" [pool.cc:18]   --->   Operation 253 'load' 'max_863' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_2 : Operation 254 [1/2] (1.23ns)   --->   "%max_864 = load i14 %in_features_addr_104" [pool.cc:22]   --->   Operation 254 'load' 'max_864' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%bitcast_ln22_96 = bitcast i32 %max_864" [pool.cc:22]   --->   Operation 255 'bitcast' 'bitcast_ln22_96' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_231 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_96, i32 23, i32 30" [pool.cc:22]   --->   Operation 256 'partselect' 'tmp_231' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "%trunc_ln22_744 = trunc i32 %bitcast_ln22_96" [pool.cc:22]   --->   Operation 257 'trunc' 'trunc_ln22_744' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (0.00ns)   --->   "%bitcast_ln22_97 = bitcast i32 %max_863" [pool.cc:22]   --->   Operation 258 'bitcast' 'bitcast_ln22_97' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_232 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_97, i32 23, i32 30" [pool.cc:22]   --->   Operation 259 'partselect' 'tmp_232' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (0.00ns)   --->   "%trunc_ln22_745 = trunc i32 %bitcast_ln22_97" [pool.cc:22]   --->   Operation 260 'trunc' 'trunc_ln22_745' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 261 [1/1] (0.76ns)   --->   "%icmp_ln22_192 = icmp_ne  i8 %tmp_231, i8 255" [pool.cc:22]   --->   Operation 261 'icmp' 'icmp_ln22_192' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 262 [1/1] (0.92ns)   --->   "%icmp_ln22_193 = icmp_eq  i23 %trunc_ln22_744, i23 0" [pool.cc:22]   --->   Operation 262 'icmp' 'icmp_ln22_193' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 263 [1/1] (0.76ns)   --->   "%icmp_ln22_194 = icmp_ne  i8 %tmp_232, i8 255" [pool.cc:22]   --->   Operation 263 'icmp' 'icmp_ln22_194' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 264 [1/1] (0.92ns)   --->   "%icmp_ln22_195 = icmp_eq  i23 %trunc_ln22_745, i23 0" [pool.cc:22]   --->   Operation 264 'icmp' 'icmp_ln22_195' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (1.60ns)   --->   Input mux for Operation 265 '%tmp_233 = fcmp_ogt  i32 %max_864, i32 %max_863'
ST_2 : Operation 265 [2/2] (1.17ns)   --->   "%tmp_233 = fcmp_ogt  i32 %max_864, i32 %max_863" [pool.cc:22]   --->   Operation 265 'fcmp' 'tmp_233' <Predicate = (icmp_ln14)> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 266 [1/2] (1.23ns)   --->   "%max_870 = load i14 %in_features_addr_107" [pool.cc:18]   --->   Operation 266 'load' 'max_870' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_2 : Operation 267 [1/2] (1.23ns)   --->   "%max_871 = load i14 %in_features_addr_108" [pool.cc:22]   --->   Operation 267 'load' 'max_871' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_2 : Operation 268 [1/1] (0.00ns)   --->   "%bitcast_ln22_102 = bitcast i32 %max_871" [pool.cc:22]   --->   Operation 268 'bitcast' 'bitcast_ln22_102' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_240 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_102, i32 23, i32 30" [pool.cc:22]   --->   Operation 269 'partselect' 'tmp_240' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (0.00ns)   --->   "%trunc_ln22_750 = trunc i32 %bitcast_ln22_102" [pool.cc:22]   --->   Operation 270 'trunc' 'trunc_ln22_750' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "%bitcast_ln22_103 = bitcast i32 %max_870" [pool.cc:22]   --->   Operation 271 'bitcast' 'bitcast_ln22_103' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_241 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_103, i32 23, i32 30" [pool.cc:22]   --->   Operation 272 'partselect' 'tmp_241' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 273 [1/1] (0.00ns)   --->   "%trunc_ln22_751 = trunc i32 %bitcast_ln22_103" [pool.cc:22]   --->   Operation 273 'trunc' 'trunc_ln22_751' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 274 [1/1] (0.76ns)   --->   "%icmp_ln22_204 = icmp_ne  i8 %tmp_240, i8 255" [pool.cc:22]   --->   Operation 274 'icmp' 'icmp_ln22_204' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 275 [1/1] (0.92ns)   --->   "%icmp_ln22_205 = icmp_eq  i23 %trunc_ln22_750, i23 0" [pool.cc:22]   --->   Operation 275 'icmp' 'icmp_ln22_205' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 276 [1/1] (0.76ns)   --->   "%icmp_ln22_206 = icmp_ne  i8 %tmp_241, i8 255" [pool.cc:22]   --->   Operation 276 'icmp' 'icmp_ln22_206' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 277 [1/1] (0.92ns)   --->   "%icmp_ln22_207 = icmp_eq  i23 %trunc_ln22_751, i23 0" [pool.cc:22]   --->   Operation 277 'icmp' 'icmp_ln22_207' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (1.60ns)   --->   Input mux for Operation 278 '%tmp_242 = fcmp_ogt  i32 %max_871, i32 %max_870'
ST_2 : Operation 278 [2/2] (1.17ns)   --->   "%tmp_242 = fcmp_ogt  i32 %max_871, i32 %max_870" [pool.cc:22]   --->   Operation 278 'fcmp' 'tmp_242' <Predicate = (icmp_ln14)> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 279 [1/2] (1.23ns)   --->   "%max_877 = load i14 %in_features_addr_111" [pool.cc:18]   --->   Operation 279 'load' 'max_877' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_2 : Operation 280 [1/2] (1.23ns)   --->   "%max_878 = load i14 %in_features_addr_112" [pool.cc:22]   --->   Operation 280 'load' 'max_878' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_2 : Operation 281 [1/1] (0.00ns)   --->   "%bitcast_ln22_108 = bitcast i32 %max_878" [pool.cc:22]   --->   Operation 281 'bitcast' 'bitcast_ln22_108' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_249 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_108, i32 23, i32 30" [pool.cc:22]   --->   Operation 282 'partselect' 'tmp_249' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 283 [1/1] (0.00ns)   --->   "%trunc_ln22_756 = trunc i32 %bitcast_ln22_108" [pool.cc:22]   --->   Operation 283 'trunc' 'trunc_ln22_756' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 284 [1/1] (0.00ns)   --->   "%bitcast_ln22_109 = bitcast i32 %max_877" [pool.cc:22]   --->   Operation 284 'bitcast' 'bitcast_ln22_109' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_250 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_109, i32 23, i32 30" [pool.cc:22]   --->   Operation 285 'partselect' 'tmp_250' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 286 [1/1] (0.00ns)   --->   "%trunc_ln22_757 = trunc i32 %bitcast_ln22_109" [pool.cc:22]   --->   Operation 286 'trunc' 'trunc_ln22_757' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 287 [1/1] (0.76ns)   --->   "%icmp_ln22_216 = icmp_ne  i8 %tmp_249, i8 255" [pool.cc:22]   --->   Operation 287 'icmp' 'icmp_ln22_216' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 288 [1/1] (0.92ns)   --->   "%icmp_ln22_217 = icmp_eq  i23 %trunc_ln22_756, i23 0" [pool.cc:22]   --->   Operation 288 'icmp' 'icmp_ln22_217' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 289 [1/1] (0.76ns)   --->   "%icmp_ln22_218 = icmp_ne  i8 %tmp_250, i8 255" [pool.cc:22]   --->   Operation 289 'icmp' 'icmp_ln22_218' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 290 [1/1] (0.92ns)   --->   "%icmp_ln22_219 = icmp_eq  i23 %trunc_ln22_757, i23 0" [pool.cc:22]   --->   Operation 290 'icmp' 'icmp_ln22_219' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (1.60ns)   --->   Input mux for Operation 291 '%tmp_251 = fcmp_ogt  i32 %max_878, i32 %max_877'
ST_2 : Operation 291 [2/2] (1.17ns)   --->   "%tmp_251 = fcmp_ogt  i32 %max_878, i32 %max_877" [pool.cc:22]   --->   Operation 291 'fcmp' 'tmp_251' <Predicate = (icmp_ln14)> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 292 [1/2] (1.23ns)   --->   "%max_884 = load i14 %in_features_addr_115" [pool.cc:18]   --->   Operation 292 'load' 'max_884' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_2 : Operation 293 [1/2] (1.23ns)   --->   "%max_885 = load i14 %in_features_addr_116" [pool.cc:22]   --->   Operation 293 'load' 'max_885' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_2 : Operation 294 [1/1] (0.00ns)   --->   "%bitcast_ln22_114 = bitcast i32 %max_885" [pool.cc:22]   --->   Operation 294 'bitcast' 'bitcast_ln22_114' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_258 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_114, i32 23, i32 30" [pool.cc:22]   --->   Operation 295 'partselect' 'tmp_258' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 296 [1/1] (0.00ns)   --->   "%trunc_ln22_762 = trunc i32 %bitcast_ln22_114" [pool.cc:22]   --->   Operation 296 'trunc' 'trunc_ln22_762' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 297 [1/1] (0.00ns)   --->   "%bitcast_ln22_115 = bitcast i32 %max_884" [pool.cc:22]   --->   Operation 297 'bitcast' 'bitcast_ln22_115' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_259 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_115, i32 23, i32 30" [pool.cc:22]   --->   Operation 298 'partselect' 'tmp_259' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 299 [1/1] (0.00ns)   --->   "%trunc_ln22_763 = trunc i32 %bitcast_ln22_115" [pool.cc:22]   --->   Operation 299 'trunc' 'trunc_ln22_763' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 300 [1/1] (0.76ns)   --->   "%icmp_ln22_228 = icmp_ne  i8 %tmp_258, i8 255" [pool.cc:22]   --->   Operation 300 'icmp' 'icmp_ln22_228' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 301 [1/1] (0.92ns)   --->   "%icmp_ln22_229 = icmp_eq  i23 %trunc_ln22_762, i23 0" [pool.cc:22]   --->   Operation 301 'icmp' 'icmp_ln22_229' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 302 [1/1] (0.76ns)   --->   "%icmp_ln22_230 = icmp_ne  i8 %tmp_259, i8 255" [pool.cc:22]   --->   Operation 302 'icmp' 'icmp_ln22_230' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 303 [1/1] (0.92ns)   --->   "%icmp_ln22_231 = icmp_eq  i23 %trunc_ln22_763, i23 0" [pool.cc:22]   --->   Operation 303 'icmp' 'icmp_ln22_231' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (1.60ns)   --->   Input mux for Operation 304 '%tmp_260 = fcmp_ogt  i32 %max_885, i32 %max_884'
ST_2 : Operation 304 [2/2] (1.17ns)   --->   "%tmp_260 = fcmp_ogt  i32 %max_885, i32 %max_884" [pool.cc:22]   --->   Operation 304 'fcmp' 'tmp_260' <Predicate = (icmp_ln14)> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 305 [1/2] (1.23ns)   --->   "%max_891 = load i14 %in_features_addr_119" [pool.cc:18]   --->   Operation 305 'load' 'max_891' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_2 : Operation 306 [1/2] (1.23ns)   --->   "%max_892 = load i14 %in_features_addr_120" [pool.cc:22]   --->   Operation 306 'load' 'max_892' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_2 : Operation 307 [2/2] (1.23ns)   --->   "%max_898 = load i14 %in_features_addr_123" [pool.cc:18]   --->   Operation 307 'load' 'max_898' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_2 : Operation 308 [2/2] (1.23ns)   --->   "%max_899 = load i14 %in_features_addr_124" [pool.cc:22]   --->   Operation 308 'load' 'max_899' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_2 : Operation 309 [2/2] (1.23ns)   --->   "%max_905 = load i14 %in_features_addr_127" [pool.cc:18]   --->   Operation 309 'load' 'max_905' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_2 : Operation 310 [2/2] (1.23ns)   --->   "%max_906 = load i14 %in_features_addr_128" [pool.cc:22]   --->   Operation 310 'load' 'max_906' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_2 : Operation 311 [2/2] (1.23ns)   --->   "%max_912 = load i14 %in_features_addr_131" [pool.cc:18]   --->   Operation 311 'load' 'max_912' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_2 : Operation 312 [2/2] (1.23ns)   --->   "%max_913 = load i14 %in_features_addr_132" [pool.cc:22]   --->   Operation 312 'load' 'max_913' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_2 : Operation 313 [2/2] (1.23ns)   --->   "%max_919 = load i14 %in_features_addr_135" [pool.cc:18]   --->   Operation 313 'load' 'max_919' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_2 : Operation 314 [2/2] (1.23ns)   --->   "%max_920 = load i14 %in_features_addr_136" [pool.cc:22]   --->   Operation 314 'load' 'max_920' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_2 : Operation 315 [2/2] (1.23ns)   --->   "%max_926 = load i14 %in_features_addr_139" [pool.cc:18]   --->   Operation 315 'load' 'max_926' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_2 : Operation 316 [2/2] (1.23ns)   --->   "%max_927 = load i14 %in_features_addr_140" [pool.cc:22]   --->   Operation 316 'load' 'max_927' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_2 : Operation 317 [2/2] (1.23ns)   --->   "%max_933 = load i14 %in_features_addr_143" [pool.cc:18]   --->   Operation 317 'load' 'max_933' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_2 : Operation 318 [2/2] (1.23ns)   --->   "%max_934 = load i14 %in_features_addr_144" [pool.cc:22]   --->   Operation 318 'load' 'max_934' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_2 : Operation 319 [2/2] (1.23ns)   --->   "%max_940 = load i14 %in_features_addr_147" [pool.cc:18]   --->   Operation 319 'load' 'max_940' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_2 : Operation 320 [2/2] (1.23ns)   --->   "%max_941 = load i14 %in_features_addr_148" [pool.cc:22]   --->   Operation 320 'load' 'max_941' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>

State 3 <SV = 2> <Delay = 4.01>
ST_3 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_85)   --->   "%or_ln22_84 = or i1 %icmp_ln22_169, i1 %icmp_ln22_168" [pool.cc:22]   --->   Operation 321 'or' 'or_ln22_84' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_85)   --->   "%or_ln22_85 = or i1 %icmp_ln22_171, i1 %icmp_ln22_170" [pool.cc:22]   --->   Operation 322 'or' 'or_ln22_85' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_85)   --->   "%and_ln22_84 = and i1 %or_ln22_84, i1 %or_ln22_85" [pool.cc:22]   --->   Operation 323 'and' 'and_ln22_84' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 324 [1/2] (2.78ns)   --->   "%tmp_215 = fcmp_ogt  i32 %max_850, i32 %max" [pool.cc:22]   --->   Operation 324 'fcmp' 'tmp_215' <Predicate = (icmp_ln14)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 325 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_85 = and i1 %and_ln22_84, i1 %tmp_215" [pool.cc:22]   --->   Operation 325 'and' 'and_ln22_85' <Predicate = (icmp_ln14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 326 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_42 = select i1 %and_ln22_85, i14 %add_ln22_84, i14 %tmp_839" [pool.cc:22]   --->   Operation 326 'select' 'select_ln22_42' <Predicate = (icmp_ln14)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_849 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty, i5 0" [pool.cc:22]   --->   Operation 327 'bitconcatenate' 'tmp_849' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln22_704 = zext i10 %tmp_849" [pool.cc:22]   --->   Operation 328 'zext' 'zext_ln22_704' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_850 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %empty, i2 0" [pool.cc:22]   --->   Operation 329 'bitconcatenate' 'tmp_850' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln22_705 = zext i7 %tmp_850" [pool.cc:22]   --->   Operation 330 'zext' 'zext_ln22_705' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 331 [1/1] (0.78ns)   --->   "%sub_ln22 = sub i11 %zext_ln22_704, i11 %zext_ln22_705" [pool.cc:22]   --->   Operation 331 'sub' 'sub_ln22' <Predicate = (icmp_ln14)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_851 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_1435_cast, i4 %or_ln12_read" [pool.cc:22]   --->   Operation 332 'bitconcatenate' 'tmp_851' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 333 [1/1] (0.00ns)   --->   "%zext_ln22_706 = zext i14 %tmp_851" [pool.cc:22]   --->   Operation 333 'zext' 'zext_ln22_706' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 334 [1/1] (0.00ns)   --->   "%in_features_addr_97 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_706" [pool.cc:22]   --->   Operation 334 'getelementptr' 'in_features_addr_97' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 335 [1/1] (0.00ns)   --->   "%or_ln22_473 = or i11 %sub_ln22, i11 2" [pool.cc:22]   --->   Operation 335 'or' 'or_ln22_473' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 336 [1/1] (0.00ns)   --->   "%trunc_ln22_732 = trunc i11 %or_ln22_473" [pool.cc:22]   --->   Operation 336 'trunc' 'trunc_ln22_732' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 337 [1/1] (0.00ns)   --->   "%p_shl44 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %trunc_ln22_732, i4 0" [pool.cc:22]   --->   Operation 337 'bitconcatenate' 'p_shl44' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_94 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %or_ln22_473, i2 0" [pool.cc:22]   --->   Operation 338 'bitconcatenate' 'tmp_94' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 339 [1/1] (0.00ns)   --->   "%sext_ln22_53 = sext i13 %tmp_94" [pool.cc:22]   --->   Operation 339 'sext' 'sext_ln22_53' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 340 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_113 = add i14 %p_shl44, i14 %sext_ln22_53" [pool.cc:22]   --->   Operation 340 'add' 'add_ln22_113' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 341 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_114 = add i14 %add_ln22_113, i14 %zext_ln14_1_cast" [pool.cc:22]   --->   Operation 341 'add' 'add_ln22_114' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln22_708 = zext i14 %add_ln22_114" [pool.cc:22]   --->   Operation 342 'zext' 'zext_ln22_708' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 343 [1/1] (0.00ns)   --->   "%in_features_addr_101 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_708" [pool.cc:22]   --->   Operation 343 'getelementptr' 'in_features_addr_101' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 344 [1/1] (0.84ns)   --->   "%add_ln22_117 = add i15 %mul_ln22, i15 80" [pool.cc:22]   --->   Operation 344 'add' 'add_ln22_117' <Predicate = (icmp_ln14)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 345 [1/1] (0.00ns)   --->   "%tmp_1444_cast = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %add_ln22_117, i32 4, i32 13" [pool.cc:22]   --->   Operation 345 'partselect' 'tmp_1444_cast' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_852 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_1444_cast, i4 %or_ln12_read" [pool.cc:22]   --->   Operation 346 'bitconcatenate' 'tmp_852' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 347 [1/1] (0.00ns)   --->   "%zext_ln22_710 = zext i14 %tmp_852" [pool.cc:22]   --->   Operation 347 'zext' 'zext_ln22_710' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 348 [1/1] (0.00ns)   --->   "%in_features_addr_105 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_710" [pool.cc:22]   --->   Operation 348 'getelementptr' 'in_features_addr_105' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 349 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_120 = add i14 %trunc_ln22_730, i14 120" [pool.cc:22]   --->   Operation 349 'add' 'add_ln22_120' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 350 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_121 = add i14 %add_ln22_120, i14 %zext_ln14_1_cast" [pool.cc:22]   --->   Operation 350 'add' 'add_ln22_121' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 351 [1/1] (0.00ns)   --->   "%zext_ln22_712 = zext i14 %add_ln22_121" [pool.cc:22]   --->   Operation 351 'zext' 'zext_ln22_712' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 352 [1/1] (0.00ns)   --->   "%in_features_addr_109 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_712" [pool.cc:22]   --->   Operation 352 'getelementptr' 'in_features_addr_109' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 353 [1/1] (0.84ns)   --->   "%add_ln22_124 = add i15 %mul_ln22, i15 160" [pool.cc:22]   --->   Operation 353 'add' 'add_ln22_124' <Predicate = (icmp_ln14)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 354 [1/1] (0.00ns)   --->   "%tmp_1447_cast = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %add_ln22_124, i32 4, i32 13" [pool.cc:22]   --->   Operation 354 'partselect' 'tmp_1447_cast' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_853 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_1447_cast, i4 %or_ln12_read" [pool.cc:22]   --->   Operation 355 'bitconcatenate' 'tmp_853' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 356 [1/1] (0.00ns)   --->   "%zext_ln22_714 = zext i14 %tmp_853" [pool.cc:22]   --->   Operation 356 'zext' 'zext_ln22_714' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 357 [1/1] (0.00ns)   --->   "%in_features_addr_113 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_714" [pool.cc:22]   --->   Operation 357 'getelementptr' 'in_features_addr_113' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 358 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_127 = add i14 %trunc_ln22_730, i14 200" [pool.cc:22]   --->   Operation 358 'add' 'add_ln22_127' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 359 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_128 = add i14 %add_ln22_127, i14 %zext_ln14_1_cast" [pool.cc:22]   --->   Operation 359 'add' 'add_ln22_128' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln22_716 = zext i14 %add_ln22_128" [pool.cc:22]   --->   Operation 360 'zext' 'zext_ln22_716' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 361 [1/1] (0.00ns)   --->   "%in_features_addr_117 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_716" [pool.cc:22]   --->   Operation 361 'getelementptr' 'in_features_addr_117' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 362 [1/1] (0.84ns)   --->   "%add_ln22_131 = add i15 %mul_ln22, i15 240" [pool.cc:22]   --->   Operation 362 'add' 'add_ln22_131' <Predicate = (icmp_ln14)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 363 [1/1] (0.00ns)   --->   "%tmp_1450_cast = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %add_ln22_131, i32 4, i32 13" [pool.cc:22]   --->   Operation 363 'partselect' 'tmp_1450_cast' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 364 [1/1] (0.00ns)   --->   "%tmp_854 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_1450_cast, i4 %or_ln12_read" [pool.cc:22]   --->   Operation 364 'bitconcatenate' 'tmp_854' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 365 [1/1] (0.00ns)   --->   "%zext_ln22_718 = zext i14 %tmp_854" [pool.cc:22]   --->   Operation 365 'zext' 'zext_ln22_718' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 366 [1/1] (0.00ns)   --->   "%in_features_addr_121 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_718" [pool.cc:22]   --->   Operation 366 'getelementptr' 'in_features_addr_121' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 367 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_134 = add i14 %trunc_ln22_730, i14 280" [pool.cc:22]   --->   Operation 367 'add' 'add_ln22_134' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 368 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_135 = add i14 %add_ln22_134, i14 %zext_ln14_1_cast" [pool.cc:22]   --->   Operation 368 'add' 'add_ln22_135' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 369 [1/1] (0.00ns)   --->   "%zext_ln22_720 = zext i14 %add_ln22_135" [pool.cc:22]   --->   Operation 369 'zext' 'zext_ln22_720' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 370 [1/1] (0.00ns)   --->   "%in_features_addr_125 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_720" [pool.cc:22]   --->   Operation 370 'getelementptr' 'in_features_addr_125' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 371 [1/1] (0.84ns)   --->   "%add_ln22_138 = add i15 %mul_ln22, i15 320" [pool.cc:22]   --->   Operation 371 'add' 'add_ln22_138' <Predicate = (icmp_ln14)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 372 [1/1] (0.00ns)   --->   "%tmp_1453_cast = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %add_ln22_138, i32 4, i32 13" [pool.cc:22]   --->   Operation 372 'partselect' 'tmp_1453_cast' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 373 [1/1] (0.00ns)   --->   "%tmp_855 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_1453_cast, i4 %or_ln12_read" [pool.cc:22]   --->   Operation 373 'bitconcatenate' 'tmp_855' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 374 [1/1] (0.00ns)   --->   "%zext_ln22_722 = zext i14 %tmp_855" [pool.cc:22]   --->   Operation 374 'zext' 'zext_ln22_722' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 375 [1/1] (0.00ns)   --->   "%in_features_addr_129 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_722" [pool.cc:22]   --->   Operation 375 'getelementptr' 'in_features_addr_129' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 376 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_141 = add i14 %trunc_ln22_730, i14 360" [pool.cc:22]   --->   Operation 376 'add' 'add_ln22_141' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 377 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_142 = add i14 %add_ln22_141, i14 %zext_ln14_1_cast" [pool.cc:22]   --->   Operation 377 'add' 'add_ln22_142' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 378 [1/1] (0.00ns)   --->   "%zext_ln22_724 = zext i14 %add_ln22_142" [pool.cc:22]   --->   Operation 378 'zext' 'zext_ln22_724' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 379 [1/1] (0.00ns)   --->   "%in_features_addr_133 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_724" [pool.cc:22]   --->   Operation 379 'getelementptr' 'in_features_addr_133' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 380 [1/1] (0.84ns)   --->   "%add_ln22_145 = add i15 %mul_ln22, i15 400" [pool.cc:22]   --->   Operation 380 'add' 'add_ln22_145' <Predicate = (icmp_ln14)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 381 [1/1] (0.00ns)   --->   "%tmp_1456_cast = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %add_ln22_145, i32 4, i32 13" [pool.cc:22]   --->   Operation 381 'partselect' 'tmp_1456_cast' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 382 [1/1] (0.00ns)   --->   "%tmp_856 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_1456_cast, i4 %or_ln12_read" [pool.cc:22]   --->   Operation 382 'bitconcatenate' 'tmp_856' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln22_726 = zext i14 %tmp_856" [pool.cc:22]   --->   Operation 383 'zext' 'zext_ln22_726' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 384 [1/1] (0.00ns)   --->   "%in_features_addr_137 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_726" [pool.cc:22]   --->   Operation 384 'getelementptr' 'in_features_addr_137' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 385 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_148 = add i14 %trunc_ln22_730, i14 440" [pool.cc:22]   --->   Operation 385 'add' 'add_ln22_148' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 386 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_149 = add i14 %add_ln22_148, i14 %zext_ln14_1_cast" [pool.cc:22]   --->   Operation 386 'add' 'add_ln22_149' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 387 [1/1] (0.00ns)   --->   "%zext_ln22_728 = zext i14 %add_ln22_149" [pool.cc:22]   --->   Operation 387 'zext' 'zext_ln22_728' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 388 [1/1] (0.00ns)   --->   "%in_features_addr_141 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_728" [pool.cc:22]   --->   Operation 388 'getelementptr' 'in_features_addr_141' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 389 [1/1] (0.84ns)   --->   "%add_ln22_152 = add i15 %mul_ln22, i15 480" [pool.cc:22]   --->   Operation 389 'add' 'add_ln22_152' <Predicate = (icmp_ln14)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 390 [1/1] (0.00ns)   --->   "%tmp_1459_cast = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %add_ln22_152, i32 4, i32 13" [pool.cc:22]   --->   Operation 390 'partselect' 'tmp_1459_cast' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 391 [1/1] (0.00ns)   --->   "%tmp_857 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_1459_cast, i4 %or_ln12_read" [pool.cc:22]   --->   Operation 391 'bitconcatenate' 'tmp_857' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 392 [1/1] (0.00ns)   --->   "%zext_ln22_730 = zext i14 %tmp_857" [pool.cc:22]   --->   Operation 392 'zext' 'zext_ln22_730' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 393 [1/1] (0.00ns)   --->   "%in_features_addr_145 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_730" [pool.cc:22]   --->   Operation 393 'getelementptr' 'in_features_addr_145' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 394 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_155 = add i14 %trunc_ln22_730, i14 520" [pool.cc:22]   --->   Operation 394 'add' 'add_ln22_155' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 395 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_156 = add i14 %add_ln22_155, i14 %zext_ln14_1_cast" [pool.cc:22]   --->   Operation 395 'add' 'add_ln22_156' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 396 [1/1] (0.00ns)   --->   "%zext_ln22_732 = zext i14 %add_ln22_156" [pool.cc:22]   --->   Operation 396 'zext' 'zext_ln22_732' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 397 [1/1] (0.00ns)   --->   "%in_features_addr_149 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_732" [pool.cc:22]   --->   Operation 397 'getelementptr' 'in_features_addr_149' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 398 [2/2] (1.23ns)   --->   "%max_852 = load i14 %in_features_addr_97" [pool.cc:22]   --->   Operation 398 'load' 'max_852' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_3 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_91)   --->   "%or_ln22_90 = or i1 %icmp_ln22_181, i1 %icmp_ln22_180" [pool.cc:22]   --->   Operation 399 'or' 'or_ln22_90' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_91)   --->   "%or_ln22_91 = or i1 %icmp_ln22_183, i1 %icmp_ln22_182" [pool.cc:22]   --->   Operation 400 'or' 'or_ln22_91' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_91)   --->   "%and_ln22_90 = and i1 %or_ln22_90, i1 %or_ln22_91" [pool.cc:22]   --->   Operation 401 'and' 'and_ln22_90' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 402 [1/2] (2.78ns)   --->   "%tmp_224 = fcmp_ogt  i32 %max_857, i32 %max_856" [pool.cc:22]   --->   Operation 402 'fcmp' 'tmp_224' <Predicate = (icmp_ln14)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 403 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_91 = and i1 %and_ln22_90, i1 %tmp_224" [pool.cc:22]   --->   Operation 403 'and' 'and_ln22_91' <Predicate = (icmp_ln14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 404 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_45 = select i1 %and_ln22_91, i14 %add_ln22_86, i14 %add_ln18_24" [pool.cc:22]   --->   Operation 404 'select' 'select_ln22_45' <Predicate = (icmp_ln14)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 405 [2/2] (1.23ns)   --->   "%max_859 = load i14 %in_features_addr_101" [pool.cc:22]   --->   Operation 405 'load' 'max_859' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_3 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_97)   --->   "%or_ln22_96 = or i1 %icmp_ln22_193, i1 %icmp_ln22_192" [pool.cc:22]   --->   Operation 406 'or' 'or_ln22_96' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_97)   --->   "%or_ln22_97 = or i1 %icmp_ln22_195, i1 %icmp_ln22_194" [pool.cc:22]   --->   Operation 407 'or' 'or_ln22_97' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_97)   --->   "%and_ln22_96 = and i1 %or_ln22_96, i1 %or_ln22_97" [pool.cc:22]   --->   Operation 408 'and' 'and_ln22_96' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 409 [1/2] (2.78ns)   --->   "%tmp_233 = fcmp_ogt  i32 %max_864, i32 %max_863" [pool.cc:22]   --->   Operation 409 'fcmp' 'tmp_233' <Predicate = (icmp_ln14)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 410 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_97 = and i1 %and_ln22_96, i1 %tmp_233" [pool.cc:22]   --->   Operation 410 'and' 'and_ln22_97' <Predicate = (icmp_ln14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 411 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_48 = select i1 %and_ln22_97, i14 %add_ln22_88, i14 %tmp_840" [pool.cc:22]   --->   Operation 411 'select' 'select_ln22_48' <Predicate = (icmp_ln14)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 412 [2/2] (1.23ns)   --->   "%max_866 = load i14 %in_features_addr_105" [pool.cc:22]   --->   Operation 412 'load' 'max_866' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_3 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_103)   --->   "%or_ln22_102 = or i1 %icmp_ln22_205, i1 %icmp_ln22_204" [pool.cc:22]   --->   Operation 413 'or' 'or_ln22_102' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_103)   --->   "%or_ln22_103 = or i1 %icmp_ln22_207, i1 %icmp_ln22_206" [pool.cc:22]   --->   Operation 414 'or' 'or_ln22_103' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_103)   --->   "%and_ln22_102 = and i1 %or_ln22_102, i1 %or_ln22_103" [pool.cc:22]   --->   Operation 415 'and' 'and_ln22_102' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 416 [1/2] (2.78ns)   --->   "%tmp_242 = fcmp_ogt  i32 %max_871, i32 %max_870" [pool.cc:22]   --->   Operation 416 'fcmp' 'tmp_242' <Predicate = (icmp_ln14)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 417 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_103 = and i1 %and_ln22_102, i1 %tmp_242" [pool.cc:22]   --->   Operation 417 'and' 'and_ln22_103' <Predicate = (icmp_ln14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 418 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_51 = select i1 %and_ln22_103, i14 %add_ln22_90, i14 %add_ln18_27" [pool.cc:22]   --->   Operation 418 'select' 'select_ln22_51' <Predicate = (icmp_ln14)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 419 [2/2] (1.23ns)   --->   "%max_873 = load i14 %in_features_addr_109" [pool.cc:22]   --->   Operation 419 'load' 'max_873' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_3 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_109)   --->   "%or_ln22_108 = or i1 %icmp_ln22_217, i1 %icmp_ln22_216" [pool.cc:22]   --->   Operation 420 'or' 'or_ln22_108' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_109)   --->   "%or_ln22_109 = or i1 %icmp_ln22_219, i1 %icmp_ln22_218" [pool.cc:22]   --->   Operation 421 'or' 'or_ln22_109' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_109)   --->   "%and_ln22_108 = and i1 %or_ln22_108, i1 %or_ln22_109" [pool.cc:22]   --->   Operation 422 'and' 'and_ln22_108' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 423 [1/2] (2.78ns)   --->   "%tmp_251 = fcmp_ogt  i32 %max_878, i32 %max_877" [pool.cc:22]   --->   Operation 423 'fcmp' 'tmp_251' <Predicate = (icmp_ln14)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 424 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_109 = and i1 %and_ln22_108, i1 %tmp_251" [pool.cc:22]   --->   Operation 424 'and' 'and_ln22_109' <Predicate = (icmp_ln14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 425 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_54 = select i1 %and_ln22_109, i14 %add_ln22_92, i14 %tmp_841" [pool.cc:22]   --->   Operation 425 'select' 'select_ln22_54' <Predicate = (icmp_ln14)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 426 [2/2] (1.23ns)   --->   "%max_880 = load i14 %in_features_addr_113" [pool.cc:22]   --->   Operation 426 'load' 'max_880' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_3 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_115)   --->   "%or_ln22_114 = or i1 %icmp_ln22_229, i1 %icmp_ln22_228" [pool.cc:22]   --->   Operation 427 'or' 'or_ln22_114' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_115)   --->   "%or_ln22_115 = or i1 %icmp_ln22_231, i1 %icmp_ln22_230" [pool.cc:22]   --->   Operation 428 'or' 'or_ln22_115' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_115)   --->   "%and_ln22_114 = and i1 %or_ln22_114, i1 %or_ln22_115" [pool.cc:22]   --->   Operation 429 'and' 'and_ln22_114' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 430 [1/2] (2.78ns)   --->   "%tmp_260 = fcmp_ogt  i32 %max_885, i32 %max_884" [pool.cc:22]   --->   Operation 430 'fcmp' 'tmp_260' <Predicate = (icmp_ln14)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 431 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_115 = and i1 %and_ln22_114, i1 %tmp_260" [pool.cc:22]   --->   Operation 431 'and' 'and_ln22_115' <Predicate = (icmp_ln14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 432 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_57 = select i1 %and_ln22_115, i14 %add_ln22_94, i14 %add_ln18_30" [pool.cc:22]   --->   Operation 432 'select' 'select_ln22_57' <Predicate = (icmp_ln14)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 433 [2/2] (1.23ns)   --->   "%max_887 = load i14 %in_features_addr_117" [pool.cc:22]   --->   Operation 433 'load' 'max_887' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_3 : Operation 434 [1/1] (0.00ns)   --->   "%bitcast_ln22_120 = bitcast i32 %max_892" [pool.cc:22]   --->   Operation 434 'bitcast' 'bitcast_ln22_120' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 435 [1/1] (0.00ns)   --->   "%tmp_267 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_120, i32 23, i32 30" [pool.cc:22]   --->   Operation 435 'partselect' 'tmp_267' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 436 [1/1] (0.00ns)   --->   "%trunc_ln22_768 = trunc i32 %bitcast_ln22_120" [pool.cc:22]   --->   Operation 436 'trunc' 'trunc_ln22_768' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 437 [1/1] (0.00ns)   --->   "%bitcast_ln22_121 = bitcast i32 %max_891" [pool.cc:22]   --->   Operation 437 'bitcast' 'bitcast_ln22_121' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 438 [1/1] (0.00ns)   --->   "%tmp_268 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_121, i32 23, i32 30" [pool.cc:22]   --->   Operation 438 'partselect' 'tmp_268' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 439 [1/1] (0.00ns)   --->   "%trunc_ln22_769 = trunc i32 %bitcast_ln22_121" [pool.cc:22]   --->   Operation 439 'trunc' 'trunc_ln22_769' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 440 [1/1] (0.76ns)   --->   "%icmp_ln22_240 = icmp_ne  i8 %tmp_267, i8 255" [pool.cc:22]   --->   Operation 440 'icmp' 'icmp_ln22_240' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 441 [1/1] (0.92ns)   --->   "%icmp_ln22_241 = icmp_eq  i23 %trunc_ln22_768, i23 0" [pool.cc:22]   --->   Operation 441 'icmp' 'icmp_ln22_241' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 442 [1/1] (0.76ns)   --->   "%icmp_ln22_242 = icmp_ne  i8 %tmp_268, i8 255" [pool.cc:22]   --->   Operation 442 'icmp' 'icmp_ln22_242' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 443 [1/1] (0.92ns)   --->   "%icmp_ln22_243 = icmp_eq  i23 %trunc_ln22_769, i23 0" [pool.cc:22]   --->   Operation 443 'icmp' 'icmp_ln22_243' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.60ns)   --->   Input mux for Operation 444 '%tmp_269 = fcmp_ogt  i32 %max_892, i32 %max_891'
ST_3 : Operation 444 [2/2] (1.17ns)   --->   "%tmp_269 = fcmp_ogt  i32 %max_892, i32 %max_891" [pool.cc:22]   --->   Operation 444 'fcmp' 'tmp_269' <Predicate = (icmp_ln14)> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 445 [2/2] (1.23ns)   --->   "%max_894 = load i14 %in_features_addr_121" [pool.cc:22]   --->   Operation 445 'load' 'max_894' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_3 : Operation 446 [1/2] (1.23ns)   --->   "%max_898 = load i14 %in_features_addr_123" [pool.cc:18]   --->   Operation 446 'load' 'max_898' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_3 : Operation 447 [1/2] (1.23ns)   --->   "%max_899 = load i14 %in_features_addr_124" [pool.cc:22]   --->   Operation 447 'load' 'max_899' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_3 : Operation 448 [1/1] (0.00ns)   --->   "%bitcast_ln22_126 = bitcast i32 %max_899" [pool.cc:22]   --->   Operation 448 'bitcast' 'bitcast_ln22_126' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 449 [1/1] (0.00ns)   --->   "%tmp_276 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_126, i32 23, i32 30" [pool.cc:22]   --->   Operation 449 'partselect' 'tmp_276' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 450 [1/1] (0.00ns)   --->   "%trunc_ln22_774 = trunc i32 %bitcast_ln22_126" [pool.cc:22]   --->   Operation 450 'trunc' 'trunc_ln22_774' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 451 [1/1] (0.00ns)   --->   "%bitcast_ln22_127 = bitcast i32 %max_898" [pool.cc:22]   --->   Operation 451 'bitcast' 'bitcast_ln22_127' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 452 [1/1] (0.00ns)   --->   "%tmp_277 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_127, i32 23, i32 30" [pool.cc:22]   --->   Operation 452 'partselect' 'tmp_277' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 453 [1/1] (0.00ns)   --->   "%trunc_ln22_775 = trunc i32 %bitcast_ln22_127" [pool.cc:22]   --->   Operation 453 'trunc' 'trunc_ln22_775' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 454 [1/1] (0.76ns)   --->   "%icmp_ln22_252 = icmp_ne  i8 %tmp_276, i8 255" [pool.cc:22]   --->   Operation 454 'icmp' 'icmp_ln22_252' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 455 [1/1] (0.92ns)   --->   "%icmp_ln22_253 = icmp_eq  i23 %trunc_ln22_774, i23 0" [pool.cc:22]   --->   Operation 455 'icmp' 'icmp_ln22_253' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 456 [1/1] (0.76ns)   --->   "%icmp_ln22_254 = icmp_ne  i8 %tmp_277, i8 255" [pool.cc:22]   --->   Operation 456 'icmp' 'icmp_ln22_254' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 457 [1/1] (0.92ns)   --->   "%icmp_ln22_255 = icmp_eq  i23 %trunc_ln22_775, i23 0" [pool.cc:22]   --->   Operation 457 'icmp' 'icmp_ln22_255' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.60ns)   --->   Input mux for Operation 458 '%tmp_278 = fcmp_ogt  i32 %max_899, i32 %max_898'
ST_3 : Operation 458 [2/2] (1.17ns)   --->   "%tmp_278 = fcmp_ogt  i32 %max_899, i32 %max_898" [pool.cc:22]   --->   Operation 458 'fcmp' 'tmp_278' <Predicate = (icmp_ln14)> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 459 [2/2] (1.23ns)   --->   "%max_901 = load i14 %in_features_addr_125" [pool.cc:22]   --->   Operation 459 'load' 'max_901' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_3 : Operation 460 [1/2] (1.23ns)   --->   "%max_905 = load i14 %in_features_addr_127" [pool.cc:18]   --->   Operation 460 'load' 'max_905' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_3 : Operation 461 [1/2] (1.23ns)   --->   "%max_906 = load i14 %in_features_addr_128" [pool.cc:22]   --->   Operation 461 'load' 'max_906' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_3 : Operation 462 [1/1] (0.00ns)   --->   "%bitcast_ln22_132 = bitcast i32 %max_906" [pool.cc:22]   --->   Operation 462 'bitcast' 'bitcast_ln22_132' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 463 [1/1] (0.00ns)   --->   "%tmp_285 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_132, i32 23, i32 30" [pool.cc:22]   --->   Operation 463 'partselect' 'tmp_285' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 464 [1/1] (0.00ns)   --->   "%trunc_ln22_780 = trunc i32 %bitcast_ln22_132" [pool.cc:22]   --->   Operation 464 'trunc' 'trunc_ln22_780' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 465 [1/1] (0.00ns)   --->   "%bitcast_ln22_133 = bitcast i32 %max_905" [pool.cc:22]   --->   Operation 465 'bitcast' 'bitcast_ln22_133' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 466 [1/1] (0.00ns)   --->   "%tmp_286 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_133, i32 23, i32 30" [pool.cc:22]   --->   Operation 466 'partselect' 'tmp_286' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 467 [1/1] (0.00ns)   --->   "%trunc_ln22_781 = trunc i32 %bitcast_ln22_133" [pool.cc:22]   --->   Operation 467 'trunc' 'trunc_ln22_781' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 468 [1/1] (0.76ns)   --->   "%icmp_ln22_264 = icmp_ne  i8 %tmp_285, i8 255" [pool.cc:22]   --->   Operation 468 'icmp' 'icmp_ln22_264' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 469 [1/1] (0.92ns)   --->   "%icmp_ln22_265 = icmp_eq  i23 %trunc_ln22_780, i23 0" [pool.cc:22]   --->   Operation 469 'icmp' 'icmp_ln22_265' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 470 [1/1] (0.76ns)   --->   "%icmp_ln22_266 = icmp_ne  i8 %tmp_286, i8 255" [pool.cc:22]   --->   Operation 470 'icmp' 'icmp_ln22_266' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 471 [1/1] (0.92ns)   --->   "%icmp_ln22_267 = icmp_eq  i23 %trunc_ln22_781, i23 0" [pool.cc:22]   --->   Operation 471 'icmp' 'icmp_ln22_267' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.60ns)   --->   Input mux for Operation 472 '%tmp_287 = fcmp_ogt  i32 %max_906, i32 %max_905'
ST_3 : Operation 472 [2/2] (1.17ns)   --->   "%tmp_287 = fcmp_ogt  i32 %max_906, i32 %max_905" [pool.cc:22]   --->   Operation 472 'fcmp' 'tmp_287' <Predicate = (icmp_ln14)> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 473 [2/2] (1.23ns)   --->   "%max_908 = load i14 %in_features_addr_129" [pool.cc:22]   --->   Operation 473 'load' 'max_908' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_3 : Operation 474 [1/2] (1.23ns)   --->   "%max_912 = load i14 %in_features_addr_131" [pool.cc:18]   --->   Operation 474 'load' 'max_912' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_3 : Operation 475 [1/2] (1.23ns)   --->   "%max_913 = load i14 %in_features_addr_132" [pool.cc:22]   --->   Operation 475 'load' 'max_913' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_3 : Operation 476 [1/1] (0.00ns)   --->   "%bitcast_ln22_138 = bitcast i32 %max_913" [pool.cc:22]   --->   Operation 476 'bitcast' 'bitcast_ln22_138' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 477 [1/1] (0.00ns)   --->   "%tmp_294 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_138, i32 23, i32 30" [pool.cc:22]   --->   Operation 477 'partselect' 'tmp_294' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 478 [1/1] (0.00ns)   --->   "%trunc_ln22_786 = trunc i32 %bitcast_ln22_138" [pool.cc:22]   --->   Operation 478 'trunc' 'trunc_ln22_786' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 479 [1/1] (0.00ns)   --->   "%bitcast_ln22_139 = bitcast i32 %max_912" [pool.cc:22]   --->   Operation 479 'bitcast' 'bitcast_ln22_139' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 480 [1/1] (0.00ns)   --->   "%tmp_295 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_139, i32 23, i32 30" [pool.cc:22]   --->   Operation 480 'partselect' 'tmp_295' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 481 [1/1] (0.00ns)   --->   "%trunc_ln22_787 = trunc i32 %bitcast_ln22_139" [pool.cc:22]   --->   Operation 481 'trunc' 'trunc_ln22_787' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 482 [1/1] (0.76ns)   --->   "%icmp_ln22_276 = icmp_ne  i8 %tmp_294, i8 255" [pool.cc:22]   --->   Operation 482 'icmp' 'icmp_ln22_276' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 483 [1/1] (0.92ns)   --->   "%icmp_ln22_277 = icmp_eq  i23 %trunc_ln22_786, i23 0" [pool.cc:22]   --->   Operation 483 'icmp' 'icmp_ln22_277' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 484 [1/1] (0.76ns)   --->   "%icmp_ln22_278 = icmp_ne  i8 %tmp_295, i8 255" [pool.cc:22]   --->   Operation 484 'icmp' 'icmp_ln22_278' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 485 [1/1] (0.92ns)   --->   "%icmp_ln22_279 = icmp_eq  i23 %trunc_ln22_787, i23 0" [pool.cc:22]   --->   Operation 485 'icmp' 'icmp_ln22_279' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.60ns)   --->   Input mux for Operation 486 '%tmp_296 = fcmp_ogt  i32 %max_913, i32 %max_912'
ST_3 : Operation 486 [2/2] (1.17ns)   --->   "%tmp_296 = fcmp_ogt  i32 %max_913, i32 %max_912" [pool.cc:22]   --->   Operation 486 'fcmp' 'tmp_296' <Predicate = (icmp_ln14)> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 487 [2/2] (1.23ns)   --->   "%max_915 = load i14 %in_features_addr_133" [pool.cc:22]   --->   Operation 487 'load' 'max_915' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_3 : Operation 488 [1/2] (1.23ns)   --->   "%max_919 = load i14 %in_features_addr_135" [pool.cc:18]   --->   Operation 488 'load' 'max_919' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_3 : Operation 489 [1/2] (1.23ns)   --->   "%max_920 = load i14 %in_features_addr_136" [pool.cc:22]   --->   Operation 489 'load' 'max_920' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_3 : Operation 490 [1/1] (0.00ns)   --->   "%bitcast_ln22_144 = bitcast i32 %max_920" [pool.cc:22]   --->   Operation 490 'bitcast' 'bitcast_ln22_144' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 491 [1/1] (0.00ns)   --->   "%tmp_303 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_144, i32 23, i32 30" [pool.cc:22]   --->   Operation 491 'partselect' 'tmp_303' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 492 [1/1] (0.00ns)   --->   "%trunc_ln22_792 = trunc i32 %bitcast_ln22_144" [pool.cc:22]   --->   Operation 492 'trunc' 'trunc_ln22_792' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 493 [1/1] (0.00ns)   --->   "%bitcast_ln22_145 = bitcast i32 %max_919" [pool.cc:22]   --->   Operation 493 'bitcast' 'bitcast_ln22_145' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 494 [1/1] (0.00ns)   --->   "%tmp_304 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_145, i32 23, i32 30" [pool.cc:22]   --->   Operation 494 'partselect' 'tmp_304' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 495 [1/1] (0.00ns)   --->   "%trunc_ln22_793 = trunc i32 %bitcast_ln22_145" [pool.cc:22]   --->   Operation 495 'trunc' 'trunc_ln22_793' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 496 [1/1] (0.76ns)   --->   "%icmp_ln22_288 = icmp_ne  i8 %tmp_303, i8 255" [pool.cc:22]   --->   Operation 496 'icmp' 'icmp_ln22_288' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 497 [1/1] (0.92ns)   --->   "%icmp_ln22_289 = icmp_eq  i23 %trunc_ln22_792, i23 0" [pool.cc:22]   --->   Operation 497 'icmp' 'icmp_ln22_289' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 498 [1/1] (0.76ns)   --->   "%icmp_ln22_290 = icmp_ne  i8 %tmp_304, i8 255" [pool.cc:22]   --->   Operation 498 'icmp' 'icmp_ln22_290' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 499 [1/1] (0.92ns)   --->   "%icmp_ln22_291 = icmp_eq  i23 %trunc_ln22_793, i23 0" [pool.cc:22]   --->   Operation 499 'icmp' 'icmp_ln22_291' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.60ns)   --->   Input mux for Operation 500 '%tmp_305 = fcmp_ogt  i32 %max_920, i32 %max_919'
ST_3 : Operation 500 [2/2] (1.17ns)   --->   "%tmp_305 = fcmp_ogt  i32 %max_920, i32 %max_919" [pool.cc:22]   --->   Operation 500 'fcmp' 'tmp_305' <Predicate = (icmp_ln14)> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 501 [2/2] (1.23ns)   --->   "%max_922 = load i14 %in_features_addr_137" [pool.cc:22]   --->   Operation 501 'load' 'max_922' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_3 : Operation 502 [1/2] (1.23ns)   --->   "%max_926 = load i14 %in_features_addr_139" [pool.cc:18]   --->   Operation 502 'load' 'max_926' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_3 : Operation 503 [1/2] (1.23ns)   --->   "%max_927 = load i14 %in_features_addr_140" [pool.cc:22]   --->   Operation 503 'load' 'max_927' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_3 : Operation 504 [1/1] (0.00ns)   --->   "%bitcast_ln22_150 = bitcast i32 %max_927" [pool.cc:22]   --->   Operation 504 'bitcast' 'bitcast_ln22_150' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 505 [1/1] (0.00ns)   --->   "%tmp_312 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_150, i32 23, i32 30" [pool.cc:22]   --->   Operation 505 'partselect' 'tmp_312' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 506 [1/1] (0.00ns)   --->   "%trunc_ln22_798 = trunc i32 %bitcast_ln22_150" [pool.cc:22]   --->   Operation 506 'trunc' 'trunc_ln22_798' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 507 [1/1] (0.00ns)   --->   "%bitcast_ln22_151 = bitcast i32 %max_926" [pool.cc:22]   --->   Operation 507 'bitcast' 'bitcast_ln22_151' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 508 [1/1] (0.00ns)   --->   "%tmp_313 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_151, i32 23, i32 30" [pool.cc:22]   --->   Operation 508 'partselect' 'tmp_313' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 509 [1/1] (0.00ns)   --->   "%trunc_ln22_799 = trunc i32 %bitcast_ln22_151" [pool.cc:22]   --->   Operation 509 'trunc' 'trunc_ln22_799' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 510 [1/1] (0.76ns)   --->   "%icmp_ln22_300 = icmp_ne  i8 %tmp_312, i8 255" [pool.cc:22]   --->   Operation 510 'icmp' 'icmp_ln22_300' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 511 [1/1] (0.92ns)   --->   "%icmp_ln22_301 = icmp_eq  i23 %trunc_ln22_798, i23 0" [pool.cc:22]   --->   Operation 511 'icmp' 'icmp_ln22_301' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 512 [1/1] (0.76ns)   --->   "%icmp_ln22_302 = icmp_ne  i8 %tmp_313, i8 255" [pool.cc:22]   --->   Operation 512 'icmp' 'icmp_ln22_302' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 513 [1/1] (0.92ns)   --->   "%icmp_ln22_303 = icmp_eq  i23 %trunc_ln22_799, i23 0" [pool.cc:22]   --->   Operation 513 'icmp' 'icmp_ln22_303' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.60ns)   --->   Input mux for Operation 514 '%tmp_314 = fcmp_ogt  i32 %max_927, i32 %max_926'
ST_3 : Operation 514 [2/2] (1.17ns)   --->   "%tmp_314 = fcmp_ogt  i32 %max_927, i32 %max_926" [pool.cc:22]   --->   Operation 514 'fcmp' 'tmp_314' <Predicate = (icmp_ln14)> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 515 [2/2] (1.23ns)   --->   "%max_929 = load i14 %in_features_addr_141" [pool.cc:22]   --->   Operation 515 'load' 'max_929' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_3 : Operation 516 [1/2] (1.23ns)   --->   "%max_933 = load i14 %in_features_addr_143" [pool.cc:18]   --->   Operation 516 'load' 'max_933' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_3 : Operation 517 [1/2] (1.23ns)   --->   "%max_934 = load i14 %in_features_addr_144" [pool.cc:22]   --->   Operation 517 'load' 'max_934' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_3 : Operation 518 [2/2] (1.23ns)   --->   "%max_936 = load i14 %in_features_addr_145" [pool.cc:22]   --->   Operation 518 'load' 'max_936' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_3 : Operation 519 [1/2] (1.23ns)   --->   "%max_940 = load i14 %in_features_addr_147" [pool.cc:18]   --->   Operation 519 'load' 'max_940' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_3 : Operation 520 [1/2] (1.23ns)   --->   "%max_941 = load i14 %in_features_addr_148" [pool.cc:22]   --->   Operation 520 'load' 'max_941' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_3 : Operation 521 [2/2] (1.23ns)   --->   "%max_943 = load i14 %in_features_addr_149" [pool.cc:22]   --->   Operation 521 'load' 'max_943' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>

State 4 <SV = 3> <Delay = 4.53>
ST_4 : Operation 522 [1/1] (0.00ns)   --->   "%zext_ln22_702 = zext i14 %select_ln22_42" [pool.cc:22]   --->   Operation 522 'zext' 'zext_ln22_702' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 523 [1/1] (0.00ns)   --->   "%in_features_addr = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_702" [pool.cc:22]   --->   Operation 523 'getelementptr' 'in_features_addr' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 524 [2/2] (1.23ns)   --->   "%max_851 = load i14 %in_features_addr" [pool.cc:22]   --->   Operation 524 'load' 'max_851' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_4 : Operation 525 [1/1] (0.00ns)   --->   "%or_ln22_472 = or i11 %sub_ln22, i11 1" [pool.cc:22]   --->   Operation 525 'or' 'or_ln22_472' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 526 [1/1] (0.00ns)   --->   "%trunc_ln22_731 = trunc i11 %or_ln22_472" [pool.cc:22]   --->   Operation 526 'trunc' 'trunc_ln22_731' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 527 [1/1] (0.00ns)   --->   "%p_shl42 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %trunc_ln22_731, i4 0" [pool.cc:22]   --->   Operation 527 'bitconcatenate' 'p_shl42' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 528 [1/1] (0.00ns)   --->   "%tmp_93 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %or_ln22_472, i2 0" [pool.cc:22]   --->   Operation 528 'bitconcatenate' 'tmp_93' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 529 [1/1] (0.00ns)   --->   "%sext_ln22_52 = sext i13 %tmp_93" [pool.cc:22]   --->   Operation 529 'sext' 'sext_ln22_52' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 530 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_111 = add i14 %p_shl42, i14 %sext_ln22_52" [pool.cc:22]   --->   Operation 530 'add' 'add_ln22_111' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 531 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_112 = add i14 %add_ln22_111, i14 %zext_ln14_1_cast" [pool.cc:22]   --->   Operation 531 'add' 'add_ln22_112' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 532 [1/1] (0.00ns)   --->   "%zext_ln22_707 = zext i14 %add_ln22_112" [pool.cc:22]   --->   Operation 532 'zext' 'zext_ln22_707' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 533 [1/1] (0.00ns)   --->   "%in_features_addr_98 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_707" [pool.cc:22]   --->   Operation 533 'getelementptr' 'in_features_addr_98' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 534 [1/1] (0.00ns)   --->   "%or_ln22_474 = or i11 %sub_ln22, i11 3" [pool.cc:22]   --->   Operation 534 'or' 'or_ln22_474' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 535 [1/1] (0.00ns)   --->   "%trunc_ln22_733 = trunc i11 %or_ln22_474" [pool.cc:22]   --->   Operation 535 'trunc' 'trunc_ln22_733' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 536 [1/1] (0.00ns)   --->   "%p_shl46 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %trunc_ln22_733, i4 0" [pool.cc:22]   --->   Operation 536 'bitconcatenate' 'p_shl46' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 537 [1/1] (0.00ns)   --->   "%tmp_95 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %or_ln22_474, i2 0" [pool.cc:22]   --->   Operation 537 'bitconcatenate' 'tmp_95' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 538 [1/1] (0.00ns)   --->   "%sext_ln22_54 = sext i13 %tmp_95" [pool.cc:22]   --->   Operation 538 'sext' 'sext_ln22_54' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 539 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_115 = add i14 %p_shl46, i14 %sext_ln22_54" [pool.cc:22]   --->   Operation 539 'add' 'add_ln22_115' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 540 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_116 = add i14 %add_ln22_115, i14 %zext_ln14_1_cast" [pool.cc:22]   --->   Operation 540 'add' 'add_ln22_116' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 541 [1/1] (0.00ns)   --->   "%zext_ln22_709 = zext i14 %add_ln22_116" [pool.cc:22]   --->   Operation 541 'zext' 'zext_ln22_709' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 542 [1/1] (0.00ns)   --->   "%in_features_addr_102 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_709" [pool.cc:22]   --->   Operation 542 'getelementptr' 'in_features_addr_102' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 543 [1/2] (1.23ns)   --->   "%max_852 = load i14 %in_features_addr_97" [pool.cc:22]   --->   Operation 543 'load' 'max_852' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_4 : Operation 544 [2/2] (1.23ns)   --->   "%max_854 = load i14 %in_features_addr_98" [pool.cc:22]   --->   Operation 544 'load' 'max_854' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_4 : Operation 545 [1/1] (0.00ns)   --->   "%zext_ln22_736 = zext i14 %select_ln22_45" [pool.cc:22]   --->   Operation 545 'zext' 'zext_ln22_736' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 546 [1/1] (0.00ns)   --->   "%in_features_addr_592 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_736" [pool.cc:22]   --->   Operation 546 'getelementptr' 'in_features_addr_592' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 547 [2/2] (1.23ns)   --->   "%max_858 = load i14 %in_features_addr_592" [pool.cc:22]   --->   Operation 547 'load' 'max_858' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_4 : Operation 548 [1/2] (1.23ns)   --->   "%max_859 = load i14 %in_features_addr_101" [pool.cc:22]   --->   Operation 548 'load' 'max_859' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_4 : Operation 549 [2/2] (1.23ns)   --->   "%max_861 = load i14 %in_features_addr_102" [pool.cc:22]   --->   Operation 549 'load' 'max_861' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_4 : Operation 550 [1/1] (0.00ns)   --->   "%zext_ln22_739 = zext i14 %select_ln22_48" [pool.cc:22]   --->   Operation 550 'zext' 'zext_ln22_739' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 551 [1/1] (0.00ns)   --->   "%in_features_addr_595 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_739" [pool.cc:22]   --->   Operation 551 'getelementptr' 'in_features_addr_595' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 552 [2/2] (1.23ns)   --->   "%max_865 = load i14 %in_features_addr_595" [pool.cc:22]   --->   Operation 552 'load' 'max_865' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_4 : Operation 553 [1/2] (1.23ns)   --->   "%max_866 = load i14 %in_features_addr_105" [pool.cc:22]   --->   Operation 553 'load' 'max_866' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_4 : Operation 554 [1/1] (0.00ns)   --->   "%zext_ln22_742 = zext i14 %select_ln22_51" [pool.cc:22]   --->   Operation 554 'zext' 'zext_ln22_742' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 555 [1/1] (0.00ns)   --->   "%in_features_addr_598 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_742" [pool.cc:22]   --->   Operation 555 'getelementptr' 'in_features_addr_598' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 556 [2/2] (1.23ns)   --->   "%max_872 = load i14 %in_features_addr_598" [pool.cc:22]   --->   Operation 556 'load' 'max_872' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_4 : Operation 557 [1/2] (1.23ns)   --->   "%max_873 = load i14 %in_features_addr_109" [pool.cc:22]   --->   Operation 557 'load' 'max_873' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_4 : Operation 558 [1/1] (0.00ns)   --->   "%zext_ln22_745 = zext i14 %select_ln22_54" [pool.cc:22]   --->   Operation 558 'zext' 'zext_ln22_745' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 559 [1/1] (0.00ns)   --->   "%in_features_addr_601 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_745" [pool.cc:22]   --->   Operation 559 'getelementptr' 'in_features_addr_601' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 560 [2/2] (1.23ns)   --->   "%max_879 = load i14 %in_features_addr_601" [pool.cc:22]   --->   Operation 560 'load' 'max_879' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_4 : Operation 561 [1/2] (1.23ns)   --->   "%max_880 = load i14 %in_features_addr_113" [pool.cc:22]   --->   Operation 561 'load' 'max_880' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_4 : Operation 562 [1/1] (0.00ns)   --->   "%zext_ln22_748 = zext i14 %select_ln22_57" [pool.cc:22]   --->   Operation 562 'zext' 'zext_ln22_748' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 563 [1/1] (0.00ns)   --->   "%in_features_addr_604 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_748" [pool.cc:22]   --->   Operation 563 'getelementptr' 'in_features_addr_604' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 564 [2/2] (1.23ns)   --->   "%max_886 = load i14 %in_features_addr_604" [pool.cc:22]   --->   Operation 564 'load' 'max_886' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_4 : Operation 565 [1/2] (1.23ns)   --->   "%max_887 = load i14 %in_features_addr_117" [pool.cc:22]   --->   Operation 565 'load' 'max_887' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_4 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_121)   --->   "%or_ln22_120 = or i1 %icmp_ln22_241, i1 %icmp_ln22_240" [pool.cc:22]   --->   Operation 566 'or' 'or_ln22_120' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 567 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_121)   --->   "%or_ln22_121 = or i1 %icmp_ln22_243, i1 %icmp_ln22_242" [pool.cc:22]   --->   Operation 567 'or' 'or_ln22_121' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 568 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_121)   --->   "%and_ln22_120 = and i1 %or_ln22_120, i1 %or_ln22_121" [pool.cc:22]   --->   Operation 568 'and' 'and_ln22_120' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 569 [1/2] (2.78ns)   --->   "%tmp_269 = fcmp_ogt  i32 %max_892, i32 %max_891" [pool.cc:22]   --->   Operation 569 'fcmp' 'tmp_269' <Predicate = (icmp_ln14)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 570 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_121 = and i1 %and_ln22_120, i1 %tmp_269" [pool.cc:22]   --->   Operation 570 'and' 'and_ln22_121' <Predicate = (icmp_ln14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 571 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_60 = select i1 %and_ln22_121, i14 %add_ln22_96, i14 %tmp_842" [pool.cc:22]   --->   Operation 571 'select' 'select_ln22_60' <Predicate = (icmp_ln14)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 572 [1/1] (0.00ns)   --->   "%zext_ln22_751 = zext i14 %select_ln22_60" [pool.cc:22]   --->   Operation 572 'zext' 'zext_ln22_751' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 573 [1/1] (0.00ns)   --->   "%in_features_addr_607 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_751" [pool.cc:22]   --->   Operation 573 'getelementptr' 'in_features_addr_607' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 574 [2/2] (1.23ns)   --->   "%max_893 = load i14 %in_features_addr_607" [pool.cc:22]   --->   Operation 574 'load' 'max_893' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_4 : Operation 575 [1/2] (1.23ns)   --->   "%max_894 = load i14 %in_features_addr_121" [pool.cc:22]   --->   Operation 575 'load' 'max_894' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_4 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_127)   --->   "%or_ln22_126 = or i1 %icmp_ln22_253, i1 %icmp_ln22_252" [pool.cc:22]   --->   Operation 576 'or' 'or_ln22_126' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 577 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_127)   --->   "%or_ln22_127 = or i1 %icmp_ln22_255, i1 %icmp_ln22_254" [pool.cc:22]   --->   Operation 577 'or' 'or_ln22_127' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_127)   --->   "%and_ln22_126 = and i1 %or_ln22_126, i1 %or_ln22_127" [pool.cc:22]   --->   Operation 578 'and' 'and_ln22_126' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 579 [1/2] (2.78ns)   --->   "%tmp_278 = fcmp_ogt  i32 %max_899, i32 %max_898" [pool.cc:22]   --->   Operation 579 'fcmp' 'tmp_278' <Predicate = (icmp_ln14)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 580 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_127 = and i1 %and_ln22_126, i1 %tmp_278" [pool.cc:22]   --->   Operation 580 'and' 'and_ln22_127' <Predicate = (icmp_ln14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 581 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_63 = select i1 %and_ln22_127, i14 %add_ln22_98, i14 %add_ln18_33" [pool.cc:22]   --->   Operation 581 'select' 'select_ln22_63' <Predicate = (icmp_ln14)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 582 [1/1] (0.00ns)   --->   "%zext_ln22_754 = zext i14 %select_ln22_63" [pool.cc:22]   --->   Operation 582 'zext' 'zext_ln22_754' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 583 [1/1] (0.00ns)   --->   "%in_features_addr_610 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_754" [pool.cc:22]   --->   Operation 583 'getelementptr' 'in_features_addr_610' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 584 [2/2] (1.23ns)   --->   "%max_900 = load i14 %in_features_addr_610" [pool.cc:22]   --->   Operation 584 'load' 'max_900' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_4 : Operation 585 [1/2] (1.23ns)   --->   "%max_901 = load i14 %in_features_addr_125" [pool.cc:22]   --->   Operation 585 'load' 'max_901' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_4 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_133)   --->   "%or_ln22_132 = or i1 %icmp_ln22_265, i1 %icmp_ln22_264" [pool.cc:22]   --->   Operation 586 'or' 'or_ln22_132' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_133)   --->   "%or_ln22_133 = or i1 %icmp_ln22_267, i1 %icmp_ln22_266" [pool.cc:22]   --->   Operation 587 'or' 'or_ln22_133' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_133)   --->   "%and_ln22_132 = and i1 %or_ln22_132, i1 %or_ln22_133" [pool.cc:22]   --->   Operation 588 'and' 'and_ln22_132' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 589 [1/2] (2.78ns)   --->   "%tmp_287 = fcmp_ogt  i32 %max_906, i32 %max_905" [pool.cc:22]   --->   Operation 589 'fcmp' 'tmp_287' <Predicate = (icmp_ln14)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 590 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_133 = and i1 %and_ln22_132, i1 %tmp_287" [pool.cc:22]   --->   Operation 590 'and' 'and_ln22_133' <Predicate = (icmp_ln14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 591 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_66 = select i1 %and_ln22_133, i14 %add_ln22_100, i14 %tmp_843" [pool.cc:22]   --->   Operation 591 'select' 'select_ln22_66' <Predicate = (icmp_ln14)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 592 [1/1] (0.00ns)   --->   "%zext_ln22_757 = zext i14 %select_ln22_66" [pool.cc:22]   --->   Operation 592 'zext' 'zext_ln22_757' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 593 [1/1] (0.00ns)   --->   "%in_features_addr_613 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_757" [pool.cc:22]   --->   Operation 593 'getelementptr' 'in_features_addr_613' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 594 [2/2] (1.23ns)   --->   "%max_907 = load i14 %in_features_addr_613" [pool.cc:22]   --->   Operation 594 'load' 'max_907' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_4 : Operation 595 [1/2] (1.23ns)   --->   "%max_908 = load i14 %in_features_addr_129" [pool.cc:22]   --->   Operation 595 'load' 'max_908' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_4 : Operation 596 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_139)   --->   "%or_ln22_138 = or i1 %icmp_ln22_277, i1 %icmp_ln22_276" [pool.cc:22]   --->   Operation 596 'or' 'or_ln22_138' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 597 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_139)   --->   "%or_ln22_139 = or i1 %icmp_ln22_279, i1 %icmp_ln22_278" [pool.cc:22]   --->   Operation 597 'or' 'or_ln22_139' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_139)   --->   "%and_ln22_138 = and i1 %or_ln22_138, i1 %or_ln22_139" [pool.cc:22]   --->   Operation 598 'and' 'and_ln22_138' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 599 [1/2] (2.78ns)   --->   "%tmp_296 = fcmp_ogt  i32 %max_913, i32 %max_912" [pool.cc:22]   --->   Operation 599 'fcmp' 'tmp_296' <Predicate = (icmp_ln14)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 600 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_139 = and i1 %and_ln22_138, i1 %tmp_296" [pool.cc:22]   --->   Operation 600 'and' 'and_ln22_139' <Predicate = (icmp_ln14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 601 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_69 = select i1 %and_ln22_139, i14 %add_ln22_102, i14 %add_ln18_36" [pool.cc:22]   --->   Operation 601 'select' 'select_ln22_69' <Predicate = (icmp_ln14)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 602 [1/1] (0.00ns)   --->   "%zext_ln22_760 = zext i14 %select_ln22_69" [pool.cc:22]   --->   Operation 602 'zext' 'zext_ln22_760' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 603 [1/1] (0.00ns)   --->   "%in_features_addr_616 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_760" [pool.cc:22]   --->   Operation 603 'getelementptr' 'in_features_addr_616' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 604 [2/2] (1.23ns)   --->   "%max_914 = load i14 %in_features_addr_616" [pool.cc:22]   --->   Operation 604 'load' 'max_914' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_4 : Operation 605 [1/2] (1.23ns)   --->   "%max_915 = load i14 %in_features_addr_133" [pool.cc:22]   --->   Operation 605 'load' 'max_915' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_4 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_145)   --->   "%or_ln22_144 = or i1 %icmp_ln22_289, i1 %icmp_ln22_288" [pool.cc:22]   --->   Operation 606 'or' 'or_ln22_144' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_145)   --->   "%or_ln22_145 = or i1 %icmp_ln22_291, i1 %icmp_ln22_290" [pool.cc:22]   --->   Operation 607 'or' 'or_ln22_145' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_145)   --->   "%and_ln22_144 = and i1 %or_ln22_144, i1 %or_ln22_145" [pool.cc:22]   --->   Operation 608 'and' 'and_ln22_144' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 609 [1/2] (2.78ns)   --->   "%tmp_305 = fcmp_ogt  i32 %max_920, i32 %max_919" [pool.cc:22]   --->   Operation 609 'fcmp' 'tmp_305' <Predicate = (icmp_ln14)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 610 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_145 = and i1 %and_ln22_144, i1 %tmp_305" [pool.cc:22]   --->   Operation 610 'and' 'and_ln22_145' <Predicate = (icmp_ln14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 611 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_72 = select i1 %and_ln22_145, i14 %add_ln22_104, i14 %tmp_844" [pool.cc:22]   --->   Operation 611 'select' 'select_ln22_72' <Predicate = (icmp_ln14)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 612 [1/1] (0.00ns)   --->   "%zext_ln22_763 = zext i14 %select_ln22_72" [pool.cc:22]   --->   Operation 612 'zext' 'zext_ln22_763' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 613 [1/1] (0.00ns)   --->   "%in_features_addr_619 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_763" [pool.cc:22]   --->   Operation 613 'getelementptr' 'in_features_addr_619' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 614 [2/2] (1.23ns)   --->   "%max_921 = load i14 %in_features_addr_619" [pool.cc:22]   --->   Operation 614 'load' 'max_921' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_4 : Operation 615 [1/2] (1.23ns)   --->   "%max_922 = load i14 %in_features_addr_137" [pool.cc:22]   --->   Operation 615 'load' 'max_922' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_4 : Operation 616 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_151)   --->   "%or_ln22_150 = or i1 %icmp_ln22_301, i1 %icmp_ln22_300" [pool.cc:22]   --->   Operation 616 'or' 'or_ln22_150' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_151)   --->   "%or_ln22_151 = or i1 %icmp_ln22_303, i1 %icmp_ln22_302" [pool.cc:22]   --->   Operation 617 'or' 'or_ln22_151' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_151)   --->   "%and_ln22_150 = and i1 %or_ln22_150, i1 %or_ln22_151" [pool.cc:22]   --->   Operation 618 'and' 'and_ln22_150' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 619 [1/2] (2.78ns)   --->   "%tmp_314 = fcmp_ogt  i32 %max_927, i32 %max_926" [pool.cc:22]   --->   Operation 619 'fcmp' 'tmp_314' <Predicate = (icmp_ln14)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 620 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_151 = and i1 %and_ln22_150, i1 %tmp_314" [pool.cc:22]   --->   Operation 620 'and' 'and_ln22_151' <Predicate = (icmp_ln14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 621 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_75 = select i1 %and_ln22_151, i14 %add_ln22_106, i14 %add_ln18_39" [pool.cc:22]   --->   Operation 621 'select' 'select_ln22_75' <Predicate = (icmp_ln14)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 622 [1/1] (0.00ns)   --->   "%zext_ln22_766 = zext i14 %select_ln22_75" [pool.cc:22]   --->   Operation 622 'zext' 'zext_ln22_766' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 623 [1/1] (0.00ns)   --->   "%in_features_addr_622 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_766" [pool.cc:22]   --->   Operation 623 'getelementptr' 'in_features_addr_622' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 624 [2/2] (1.23ns)   --->   "%max_928 = load i14 %in_features_addr_622" [pool.cc:22]   --->   Operation 624 'load' 'max_928' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_4 : Operation 625 [1/2] (1.23ns)   --->   "%max_929 = load i14 %in_features_addr_141" [pool.cc:22]   --->   Operation 625 'load' 'max_929' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_4 : Operation 626 [1/1] (0.00ns)   --->   "%bitcast_ln22_156 = bitcast i32 %max_934" [pool.cc:22]   --->   Operation 626 'bitcast' 'bitcast_ln22_156' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 627 [1/1] (0.00ns)   --->   "%tmp_321 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_156, i32 23, i32 30" [pool.cc:22]   --->   Operation 627 'partselect' 'tmp_321' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 628 [1/1] (0.00ns)   --->   "%trunc_ln22_804 = trunc i32 %bitcast_ln22_156" [pool.cc:22]   --->   Operation 628 'trunc' 'trunc_ln22_804' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 629 [1/1] (0.00ns)   --->   "%bitcast_ln22_157 = bitcast i32 %max_933" [pool.cc:22]   --->   Operation 629 'bitcast' 'bitcast_ln22_157' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 630 [1/1] (0.00ns)   --->   "%tmp_322 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_157, i32 23, i32 30" [pool.cc:22]   --->   Operation 630 'partselect' 'tmp_322' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 631 [1/1] (0.00ns)   --->   "%trunc_ln22_805 = trunc i32 %bitcast_ln22_157" [pool.cc:22]   --->   Operation 631 'trunc' 'trunc_ln22_805' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 632 [1/1] (0.76ns)   --->   "%icmp_ln22_312 = icmp_ne  i8 %tmp_321, i8 255" [pool.cc:22]   --->   Operation 632 'icmp' 'icmp_ln22_312' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 633 [1/1] (0.92ns)   --->   "%icmp_ln22_313 = icmp_eq  i23 %trunc_ln22_804, i23 0" [pool.cc:22]   --->   Operation 633 'icmp' 'icmp_ln22_313' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 634 [1/1] (0.76ns)   --->   "%icmp_ln22_314 = icmp_ne  i8 %tmp_322, i8 255" [pool.cc:22]   --->   Operation 634 'icmp' 'icmp_ln22_314' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 635 [1/1] (0.92ns)   --->   "%icmp_ln22_315 = icmp_eq  i23 %trunc_ln22_805, i23 0" [pool.cc:22]   --->   Operation 635 'icmp' 'icmp_ln22_315' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.60ns)   --->   Input mux for Operation 636 '%tmp_323 = fcmp_ogt  i32 %max_934, i32 %max_933'
ST_4 : Operation 636 [2/2] (1.17ns)   --->   "%tmp_323 = fcmp_ogt  i32 %max_934, i32 %max_933" [pool.cc:22]   --->   Operation 636 'fcmp' 'tmp_323' <Predicate = (icmp_ln14)> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 637 [1/2] (1.23ns)   --->   "%max_936 = load i14 %in_features_addr_145" [pool.cc:22]   --->   Operation 637 'load' 'max_936' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_4 : Operation 638 [1/1] (0.00ns)   --->   "%bitcast_ln22_162 = bitcast i32 %max_941" [pool.cc:22]   --->   Operation 638 'bitcast' 'bitcast_ln22_162' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 639 [1/1] (0.00ns)   --->   "%tmp_330 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_162, i32 23, i32 30" [pool.cc:22]   --->   Operation 639 'partselect' 'tmp_330' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 640 [1/1] (0.00ns)   --->   "%trunc_ln22_810 = trunc i32 %bitcast_ln22_162" [pool.cc:22]   --->   Operation 640 'trunc' 'trunc_ln22_810' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 641 [1/1] (0.00ns)   --->   "%bitcast_ln22_163 = bitcast i32 %max_940" [pool.cc:22]   --->   Operation 641 'bitcast' 'bitcast_ln22_163' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 642 [1/1] (0.00ns)   --->   "%tmp_331 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_163, i32 23, i32 30" [pool.cc:22]   --->   Operation 642 'partselect' 'tmp_331' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 643 [1/1] (0.00ns)   --->   "%trunc_ln22_811 = trunc i32 %bitcast_ln22_163" [pool.cc:22]   --->   Operation 643 'trunc' 'trunc_ln22_811' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 644 [1/1] (0.76ns)   --->   "%icmp_ln22_324 = icmp_ne  i8 %tmp_330, i8 255" [pool.cc:22]   --->   Operation 644 'icmp' 'icmp_ln22_324' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 645 [1/1] (0.92ns)   --->   "%icmp_ln22_325 = icmp_eq  i23 %trunc_ln22_810, i23 0" [pool.cc:22]   --->   Operation 645 'icmp' 'icmp_ln22_325' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 646 [1/1] (0.76ns)   --->   "%icmp_ln22_326 = icmp_ne  i8 %tmp_331, i8 255" [pool.cc:22]   --->   Operation 646 'icmp' 'icmp_ln22_326' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 647 [1/1] (0.92ns)   --->   "%icmp_ln22_327 = icmp_eq  i23 %trunc_ln22_811, i23 0" [pool.cc:22]   --->   Operation 647 'icmp' 'icmp_ln22_327' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.60ns)   --->   Input mux for Operation 648 '%tmp_332 = fcmp_ogt  i32 %max_941, i32 %max_940'
ST_4 : Operation 648 [2/2] (1.17ns)   --->   "%tmp_332 = fcmp_ogt  i32 %max_941, i32 %max_940" [pool.cc:22]   --->   Operation 648 'fcmp' 'tmp_332' <Predicate = (icmp_ln14)> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 649 [1/2] (1.23ns)   --->   "%max_943 = load i14 %in_features_addr_149" [pool.cc:22]   --->   Operation 649 'load' 'max_943' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>

State 5 <SV = 4> <Delay = 4.53>
ST_5 : Operation 650 [1/2] (1.23ns)   --->   "%max_851 = load i14 %in_features_addr" [pool.cc:22]   --->   Operation 650 'load' 'max_851' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_5 : Operation 651 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_118 = add i14 %trunc_ln22_730, i14 100" [pool.cc:22]   --->   Operation 651 'add' 'add_ln22_118' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 652 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_119 = add i14 %add_ln22_118, i14 %zext_ln14_1_cast" [pool.cc:22]   --->   Operation 652 'add' 'add_ln22_119' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 653 [1/1] (0.00ns)   --->   "%zext_ln22_711 = zext i14 %add_ln22_119" [pool.cc:22]   --->   Operation 653 'zext' 'zext_ln22_711' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 654 [1/1] (0.00ns)   --->   "%in_features_addr_106 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_711" [pool.cc:22]   --->   Operation 654 'getelementptr' 'in_features_addr_106' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 655 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_122 = add i14 %trunc_ln22_730, i14 140" [pool.cc:22]   --->   Operation 655 'add' 'add_ln22_122' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 656 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_123 = add i14 %add_ln22_122, i14 %zext_ln14_1_cast" [pool.cc:22]   --->   Operation 656 'add' 'add_ln22_123' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 657 [1/1] (0.00ns)   --->   "%zext_ln22_713 = zext i14 %add_ln22_123" [pool.cc:22]   --->   Operation 657 'zext' 'zext_ln22_713' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 658 [1/1] (0.00ns)   --->   "%in_features_addr_110 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_713" [pool.cc:22]   --->   Operation 658 'getelementptr' 'in_features_addr_110' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 659 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_125 = add i14 %trunc_ln22_730, i14 180" [pool.cc:22]   --->   Operation 659 'add' 'add_ln22_125' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 660 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_126 = add i14 %add_ln22_125, i14 %zext_ln14_1_cast" [pool.cc:22]   --->   Operation 660 'add' 'add_ln22_126' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 661 [1/1] (0.00ns)   --->   "%zext_ln22_715 = zext i14 %add_ln22_126" [pool.cc:22]   --->   Operation 661 'zext' 'zext_ln22_715' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 662 [1/1] (0.00ns)   --->   "%in_features_addr_114 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_715" [pool.cc:22]   --->   Operation 662 'getelementptr' 'in_features_addr_114' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 663 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_129 = add i14 %trunc_ln22_730, i14 220" [pool.cc:22]   --->   Operation 663 'add' 'add_ln22_129' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 664 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_130 = add i14 %add_ln22_129, i14 %zext_ln14_1_cast" [pool.cc:22]   --->   Operation 664 'add' 'add_ln22_130' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 665 [1/1] (0.00ns)   --->   "%zext_ln22_717 = zext i14 %add_ln22_130" [pool.cc:22]   --->   Operation 665 'zext' 'zext_ln22_717' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 666 [1/1] (0.00ns)   --->   "%in_features_addr_118 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_717" [pool.cc:22]   --->   Operation 666 'getelementptr' 'in_features_addr_118' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 667 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_132 = add i14 %trunc_ln22_730, i14 260" [pool.cc:22]   --->   Operation 667 'add' 'add_ln22_132' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 668 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_133 = add i14 %add_ln22_132, i14 %zext_ln14_1_cast" [pool.cc:22]   --->   Operation 668 'add' 'add_ln22_133' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 669 [1/1] (0.00ns)   --->   "%zext_ln22_719 = zext i14 %add_ln22_133" [pool.cc:22]   --->   Operation 669 'zext' 'zext_ln22_719' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 670 [1/1] (0.00ns)   --->   "%in_features_addr_122 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_719" [pool.cc:22]   --->   Operation 670 'getelementptr' 'in_features_addr_122' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 671 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_136 = add i14 %trunc_ln22_730, i14 300" [pool.cc:22]   --->   Operation 671 'add' 'add_ln22_136' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 672 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_137 = add i14 %add_ln22_136, i14 %zext_ln14_1_cast" [pool.cc:22]   --->   Operation 672 'add' 'add_ln22_137' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 673 [1/1] (0.00ns)   --->   "%zext_ln22_721 = zext i14 %add_ln22_137" [pool.cc:22]   --->   Operation 673 'zext' 'zext_ln22_721' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 674 [1/1] (0.00ns)   --->   "%in_features_addr_126 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_721" [pool.cc:22]   --->   Operation 674 'getelementptr' 'in_features_addr_126' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 675 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_139 = add i14 %trunc_ln22_730, i14 340" [pool.cc:22]   --->   Operation 675 'add' 'add_ln22_139' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 676 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_140 = add i14 %add_ln22_139, i14 %zext_ln14_1_cast" [pool.cc:22]   --->   Operation 676 'add' 'add_ln22_140' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 677 [1/1] (0.00ns)   --->   "%zext_ln22_723 = zext i14 %add_ln22_140" [pool.cc:22]   --->   Operation 677 'zext' 'zext_ln22_723' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 678 [1/1] (0.00ns)   --->   "%in_features_addr_130 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_723" [pool.cc:22]   --->   Operation 678 'getelementptr' 'in_features_addr_130' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 679 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_143 = add i14 %trunc_ln22_730, i14 380" [pool.cc:22]   --->   Operation 679 'add' 'add_ln22_143' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 680 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_144 = add i14 %add_ln22_143, i14 %zext_ln14_1_cast" [pool.cc:22]   --->   Operation 680 'add' 'add_ln22_144' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 681 [1/1] (0.00ns)   --->   "%zext_ln22_725 = zext i14 %add_ln22_144" [pool.cc:22]   --->   Operation 681 'zext' 'zext_ln22_725' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 682 [1/1] (0.00ns)   --->   "%in_features_addr_134 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_725" [pool.cc:22]   --->   Operation 682 'getelementptr' 'in_features_addr_134' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 683 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_146 = add i14 %trunc_ln22_730, i14 420" [pool.cc:22]   --->   Operation 683 'add' 'add_ln22_146' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 684 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_147 = add i14 %add_ln22_146, i14 %zext_ln14_1_cast" [pool.cc:22]   --->   Operation 684 'add' 'add_ln22_147' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 685 [1/1] (0.00ns)   --->   "%zext_ln22_727 = zext i14 %add_ln22_147" [pool.cc:22]   --->   Operation 685 'zext' 'zext_ln22_727' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 686 [1/1] (0.00ns)   --->   "%in_features_addr_138 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_727" [pool.cc:22]   --->   Operation 686 'getelementptr' 'in_features_addr_138' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 687 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_150 = add i14 %trunc_ln22_730, i14 460" [pool.cc:22]   --->   Operation 687 'add' 'add_ln22_150' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 688 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_151 = add i14 %add_ln22_150, i14 %zext_ln14_1_cast" [pool.cc:22]   --->   Operation 688 'add' 'add_ln22_151' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 689 [1/1] (0.00ns)   --->   "%zext_ln22_729 = zext i14 %add_ln22_151" [pool.cc:22]   --->   Operation 689 'zext' 'zext_ln22_729' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 690 [1/1] (0.00ns)   --->   "%in_features_addr_142 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_729" [pool.cc:22]   --->   Operation 690 'getelementptr' 'in_features_addr_142' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 691 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_153 = add i14 %trunc_ln22_730, i14 500" [pool.cc:22]   --->   Operation 691 'add' 'add_ln22_153' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 692 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_154 = add i14 %add_ln22_153, i14 %zext_ln14_1_cast" [pool.cc:22]   --->   Operation 692 'add' 'add_ln22_154' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 693 [1/1] (0.00ns)   --->   "%zext_ln22_731 = zext i14 %add_ln22_154" [pool.cc:22]   --->   Operation 693 'zext' 'zext_ln22_731' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 694 [1/1] (0.00ns)   --->   "%in_features_addr_146 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_731" [pool.cc:22]   --->   Operation 694 'getelementptr' 'in_features_addr_146' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 695 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_157 = add i14 %trunc_ln22_730, i14 540" [pool.cc:22]   --->   Operation 695 'add' 'add_ln22_157' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 696 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_158 = add i14 %add_ln22_157, i14 %zext_ln14_1_cast" [pool.cc:22]   --->   Operation 696 'add' 'add_ln22_158' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 697 [1/1] (0.00ns)   --->   "%zext_ln22_733 = zext i14 %add_ln22_158" [pool.cc:22]   --->   Operation 697 'zext' 'zext_ln22_733' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 698 [1/1] (0.00ns)   --->   "%in_features_addr_150 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_733" [pool.cc:22]   --->   Operation 698 'getelementptr' 'in_features_addr_150' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 699 [1/1] (0.00ns)   --->   "%bitcast_ln22_86 = bitcast i32 %max_852" [pool.cc:22]   --->   Operation 699 'bitcast' 'bitcast_ln22_86' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 700 [1/1] (0.00ns)   --->   "%tmp_216 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_86, i32 23, i32 30" [pool.cc:22]   --->   Operation 700 'partselect' 'tmp_216' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 701 [1/1] (0.00ns)   --->   "%trunc_ln22_734 = trunc i32 %bitcast_ln22_86" [pool.cc:22]   --->   Operation 701 'trunc' 'trunc_ln22_734' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 702 [1/1] (0.00ns)   --->   "%bitcast_ln22_87 = bitcast i32 %max_851" [pool.cc:22]   --->   Operation 702 'bitcast' 'bitcast_ln22_87' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 703 [1/1] (0.00ns)   --->   "%tmp_217 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_87, i32 23, i32 30" [pool.cc:22]   --->   Operation 703 'partselect' 'tmp_217' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 704 [1/1] (0.00ns)   --->   "%trunc_ln22_735 = trunc i32 %bitcast_ln22_87" [pool.cc:22]   --->   Operation 704 'trunc' 'trunc_ln22_735' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 705 [1/1] (0.76ns)   --->   "%icmp_ln22_172 = icmp_ne  i8 %tmp_216, i8 255" [pool.cc:22]   --->   Operation 705 'icmp' 'icmp_ln22_172' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 706 [1/1] (0.92ns)   --->   "%icmp_ln22_173 = icmp_eq  i23 %trunc_ln22_734, i23 0" [pool.cc:22]   --->   Operation 706 'icmp' 'icmp_ln22_173' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 707 [1/1] (0.76ns)   --->   "%icmp_ln22_174 = icmp_ne  i8 %tmp_217, i8 255" [pool.cc:22]   --->   Operation 707 'icmp' 'icmp_ln22_174' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 708 [1/1] (0.92ns)   --->   "%icmp_ln22_175 = icmp_eq  i23 %trunc_ln22_735, i23 0" [pool.cc:22]   --->   Operation 708 'icmp' 'icmp_ln22_175' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : [1/1] (1.60ns)   --->   Input mux for Operation 709 '%tmp_218 = fcmp_ogt  i32 %max_852, i32 %max_851'
ST_5 : Operation 709 [2/2] (1.17ns)   --->   "%tmp_218 = fcmp_ogt  i32 %max_852, i32 %max_851" [pool.cc:22]   --->   Operation 709 'fcmp' 'tmp_218' <Predicate = (icmp_ln14)> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 710 [1/2] (1.23ns)   --->   "%max_854 = load i14 %in_features_addr_98" [pool.cc:22]   --->   Operation 710 'load' 'max_854' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_5 : Operation 711 [1/2] (1.23ns)   --->   "%max_858 = load i14 %in_features_addr_592" [pool.cc:22]   --->   Operation 711 'load' 'max_858' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_5 : Operation 712 [1/1] (0.00ns)   --->   "%bitcast_ln22_92 = bitcast i32 %max_859" [pool.cc:22]   --->   Operation 712 'bitcast' 'bitcast_ln22_92' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 713 [1/1] (0.00ns)   --->   "%tmp_225 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_92, i32 23, i32 30" [pool.cc:22]   --->   Operation 713 'partselect' 'tmp_225' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 714 [1/1] (0.00ns)   --->   "%trunc_ln22_740 = trunc i32 %bitcast_ln22_92" [pool.cc:22]   --->   Operation 714 'trunc' 'trunc_ln22_740' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 715 [1/1] (0.00ns)   --->   "%bitcast_ln22_93 = bitcast i32 %max_858" [pool.cc:22]   --->   Operation 715 'bitcast' 'bitcast_ln22_93' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 716 [1/1] (0.00ns)   --->   "%tmp_226 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_93, i32 23, i32 30" [pool.cc:22]   --->   Operation 716 'partselect' 'tmp_226' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 717 [1/1] (0.00ns)   --->   "%trunc_ln22_741 = trunc i32 %bitcast_ln22_93" [pool.cc:22]   --->   Operation 717 'trunc' 'trunc_ln22_741' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 718 [1/1] (0.76ns)   --->   "%icmp_ln22_184 = icmp_ne  i8 %tmp_225, i8 255" [pool.cc:22]   --->   Operation 718 'icmp' 'icmp_ln22_184' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 719 [1/1] (0.92ns)   --->   "%icmp_ln22_185 = icmp_eq  i23 %trunc_ln22_740, i23 0" [pool.cc:22]   --->   Operation 719 'icmp' 'icmp_ln22_185' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 720 [1/1] (0.76ns)   --->   "%icmp_ln22_186 = icmp_ne  i8 %tmp_226, i8 255" [pool.cc:22]   --->   Operation 720 'icmp' 'icmp_ln22_186' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 721 [1/1] (0.92ns)   --->   "%icmp_ln22_187 = icmp_eq  i23 %trunc_ln22_741, i23 0" [pool.cc:22]   --->   Operation 721 'icmp' 'icmp_ln22_187' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : [1/1] (1.60ns)   --->   Input mux for Operation 722 '%tmp_227 = fcmp_ogt  i32 %max_859, i32 %max_858'
ST_5 : Operation 722 [2/2] (1.17ns)   --->   "%tmp_227 = fcmp_ogt  i32 %max_859, i32 %max_858" [pool.cc:22]   --->   Operation 722 'fcmp' 'tmp_227' <Predicate = (icmp_ln14)> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 723 [1/2] (1.23ns)   --->   "%max_861 = load i14 %in_features_addr_102" [pool.cc:22]   --->   Operation 723 'load' 'max_861' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_5 : Operation 724 [1/2] (1.23ns)   --->   "%max_865 = load i14 %in_features_addr_595" [pool.cc:22]   --->   Operation 724 'load' 'max_865' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_5 : Operation 725 [1/1] (0.00ns)   --->   "%bitcast_ln22_98 = bitcast i32 %max_866" [pool.cc:22]   --->   Operation 725 'bitcast' 'bitcast_ln22_98' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 726 [1/1] (0.00ns)   --->   "%tmp_234 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_98, i32 23, i32 30" [pool.cc:22]   --->   Operation 726 'partselect' 'tmp_234' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 727 [1/1] (0.00ns)   --->   "%trunc_ln22_746 = trunc i32 %bitcast_ln22_98" [pool.cc:22]   --->   Operation 727 'trunc' 'trunc_ln22_746' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 728 [1/1] (0.00ns)   --->   "%bitcast_ln22_99 = bitcast i32 %max_865" [pool.cc:22]   --->   Operation 728 'bitcast' 'bitcast_ln22_99' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 729 [1/1] (0.00ns)   --->   "%tmp_235 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_99, i32 23, i32 30" [pool.cc:22]   --->   Operation 729 'partselect' 'tmp_235' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 730 [1/1] (0.00ns)   --->   "%trunc_ln22_747 = trunc i32 %bitcast_ln22_99" [pool.cc:22]   --->   Operation 730 'trunc' 'trunc_ln22_747' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 731 [1/1] (0.76ns)   --->   "%icmp_ln22_196 = icmp_ne  i8 %tmp_234, i8 255" [pool.cc:22]   --->   Operation 731 'icmp' 'icmp_ln22_196' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 732 [1/1] (0.92ns)   --->   "%icmp_ln22_197 = icmp_eq  i23 %trunc_ln22_746, i23 0" [pool.cc:22]   --->   Operation 732 'icmp' 'icmp_ln22_197' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 733 [1/1] (0.76ns)   --->   "%icmp_ln22_198 = icmp_ne  i8 %tmp_235, i8 255" [pool.cc:22]   --->   Operation 733 'icmp' 'icmp_ln22_198' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 734 [1/1] (0.92ns)   --->   "%icmp_ln22_199 = icmp_eq  i23 %trunc_ln22_747, i23 0" [pool.cc:22]   --->   Operation 734 'icmp' 'icmp_ln22_199' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : [1/1] (1.60ns)   --->   Input mux for Operation 735 '%tmp_236 = fcmp_ogt  i32 %max_866, i32 %max_865'
ST_5 : Operation 735 [2/2] (1.17ns)   --->   "%tmp_236 = fcmp_ogt  i32 %max_866, i32 %max_865" [pool.cc:22]   --->   Operation 735 'fcmp' 'tmp_236' <Predicate = (icmp_ln14)> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 736 [2/2] (1.23ns)   --->   "%max_868 = load i14 %in_features_addr_106" [pool.cc:22]   --->   Operation 736 'load' 'max_868' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_5 : Operation 737 [1/2] (1.23ns)   --->   "%max_872 = load i14 %in_features_addr_598" [pool.cc:22]   --->   Operation 737 'load' 'max_872' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_5 : Operation 738 [1/1] (0.00ns)   --->   "%bitcast_ln22_104 = bitcast i32 %max_873" [pool.cc:22]   --->   Operation 738 'bitcast' 'bitcast_ln22_104' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 739 [1/1] (0.00ns)   --->   "%tmp_243 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_104, i32 23, i32 30" [pool.cc:22]   --->   Operation 739 'partselect' 'tmp_243' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 740 [1/1] (0.00ns)   --->   "%trunc_ln22_752 = trunc i32 %bitcast_ln22_104" [pool.cc:22]   --->   Operation 740 'trunc' 'trunc_ln22_752' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 741 [1/1] (0.00ns)   --->   "%bitcast_ln22_105 = bitcast i32 %max_872" [pool.cc:22]   --->   Operation 741 'bitcast' 'bitcast_ln22_105' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 742 [1/1] (0.00ns)   --->   "%tmp_244 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_105, i32 23, i32 30" [pool.cc:22]   --->   Operation 742 'partselect' 'tmp_244' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 743 [1/1] (0.00ns)   --->   "%trunc_ln22_753 = trunc i32 %bitcast_ln22_105" [pool.cc:22]   --->   Operation 743 'trunc' 'trunc_ln22_753' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 744 [1/1] (0.76ns)   --->   "%icmp_ln22_208 = icmp_ne  i8 %tmp_243, i8 255" [pool.cc:22]   --->   Operation 744 'icmp' 'icmp_ln22_208' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 745 [1/1] (0.92ns)   --->   "%icmp_ln22_209 = icmp_eq  i23 %trunc_ln22_752, i23 0" [pool.cc:22]   --->   Operation 745 'icmp' 'icmp_ln22_209' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 746 [1/1] (0.76ns)   --->   "%icmp_ln22_210 = icmp_ne  i8 %tmp_244, i8 255" [pool.cc:22]   --->   Operation 746 'icmp' 'icmp_ln22_210' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 747 [1/1] (0.92ns)   --->   "%icmp_ln22_211 = icmp_eq  i23 %trunc_ln22_753, i23 0" [pool.cc:22]   --->   Operation 747 'icmp' 'icmp_ln22_211' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : [1/1] (1.60ns)   --->   Input mux for Operation 748 '%tmp_245 = fcmp_ogt  i32 %max_873, i32 %max_872'
ST_5 : Operation 748 [2/2] (1.17ns)   --->   "%tmp_245 = fcmp_ogt  i32 %max_873, i32 %max_872" [pool.cc:22]   --->   Operation 748 'fcmp' 'tmp_245' <Predicate = (icmp_ln14)> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 749 [2/2] (1.23ns)   --->   "%max_875 = load i14 %in_features_addr_110" [pool.cc:22]   --->   Operation 749 'load' 'max_875' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_5 : Operation 750 [1/2] (1.23ns)   --->   "%max_879 = load i14 %in_features_addr_601" [pool.cc:22]   --->   Operation 750 'load' 'max_879' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_5 : Operation 751 [1/1] (0.00ns)   --->   "%bitcast_ln22_110 = bitcast i32 %max_880" [pool.cc:22]   --->   Operation 751 'bitcast' 'bitcast_ln22_110' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 752 [1/1] (0.00ns)   --->   "%tmp_252 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_110, i32 23, i32 30" [pool.cc:22]   --->   Operation 752 'partselect' 'tmp_252' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 753 [1/1] (0.00ns)   --->   "%trunc_ln22_758 = trunc i32 %bitcast_ln22_110" [pool.cc:22]   --->   Operation 753 'trunc' 'trunc_ln22_758' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 754 [1/1] (0.00ns)   --->   "%bitcast_ln22_111 = bitcast i32 %max_879" [pool.cc:22]   --->   Operation 754 'bitcast' 'bitcast_ln22_111' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 755 [1/1] (0.00ns)   --->   "%tmp_253 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_111, i32 23, i32 30" [pool.cc:22]   --->   Operation 755 'partselect' 'tmp_253' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 756 [1/1] (0.00ns)   --->   "%trunc_ln22_759 = trunc i32 %bitcast_ln22_111" [pool.cc:22]   --->   Operation 756 'trunc' 'trunc_ln22_759' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 757 [1/1] (0.76ns)   --->   "%icmp_ln22_220 = icmp_ne  i8 %tmp_252, i8 255" [pool.cc:22]   --->   Operation 757 'icmp' 'icmp_ln22_220' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 758 [1/1] (0.92ns)   --->   "%icmp_ln22_221 = icmp_eq  i23 %trunc_ln22_758, i23 0" [pool.cc:22]   --->   Operation 758 'icmp' 'icmp_ln22_221' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 759 [1/1] (0.76ns)   --->   "%icmp_ln22_222 = icmp_ne  i8 %tmp_253, i8 255" [pool.cc:22]   --->   Operation 759 'icmp' 'icmp_ln22_222' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 760 [1/1] (0.92ns)   --->   "%icmp_ln22_223 = icmp_eq  i23 %trunc_ln22_759, i23 0" [pool.cc:22]   --->   Operation 760 'icmp' 'icmp_ln22_223' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : [1/1] (1.60ns)   --->   Input mux for Operation 761 '%tmp_254 = fcmp_ogt  i32 %max_880, i32 %max_879'
ST_5 : Operation 761 [2/2] (1.17ns)   --->   "%tmp_254 = fcmp_ogt  i32 %max_880, i32 %max_879" [pool.cc:22]   --->   Operation 761 'fcmp' 'tmp_254' <Predicate = (icmp_ln14)> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 762 [2/2] (1.23ns)   --->   "%max_882 = load i14 %in_features_addr_114" [pool.cc:22]   --->   Operation 762 'load' 'max_882' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_5 : Operation 763 [1/2] (1.23ns)   --->   "%max_886 = load i14 %in_features_addr_604" [pool.cc:22]   --->   Operation 763 'load' 'max_886' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_5 : Operation 764 [1/1] (0.00ns)   --->   "%bitcast_ln22_116 = bitcast i32 %max_887" [pool.cc:22]   --->   Operation 764 'bitcast' 'bitcast_ln22_116' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 765 [1/1] (0.00ns)   --->   "%tmp_261 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_116, i32 23, i32 30" [pool.cc:22]   --->   Operation 765 'partselect' 'tmp_261' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 766 [1/1] (0.00ns)   --->   "%trunc_ln22_764 = trunc i32 %bitcast_ln22_116" [pool.cc:22]   --->   Operation 766 'trunc' 'trunc_ln22_764' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 767 [1/1] (0.00ns)   --->   "%bitcast_ln22_117 = bitcast i32 %max_886" [pool.cc:22]   --->   Operation 767 'bitcast' 'bitcast_ln22_117' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 768 [1/1] (0.00ns)   --->   "%tmp_262 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_117, i32 23, i32 30" [pool.cc:22]   --->   Operation 768 'partselect' 'tmp_262' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 769 [1/1] (0.00ns)   --->   "%trunc_ln22_765 = trunc i32 %bitcast_ln22_117" [pool.cc:22]   --->   Operation 769 'trunc' 'trunc_ln22_765' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 770 [1/1] (0.76ns)   --->   "%icmp_ln22_232 = icmp_ne  i8 %tmp_261, i8 255" [pool.cc:22]   --->   Operation 770 'icmp' 'icmp_ln22_232' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 771 [1/1] (0.92ns)   --->   "%icmp_ln22_233 = icmp_eq  i23 %trunc_ln22_764, i23 0" [pool.cc:22]   --->   Operation 771 'icmp' 'icmp_ln22_233' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 772 [1/1] (0.76ns)   --->   "%icmp_ln22_234 = icmp_ne  i8 %tmp_262, i8 255" [pool.cc:22]   --->   Operation 772 'icmp' 'icmp_ln22_234' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 773 [1/1] (0.92ns)   --->   "%icmp_ln22_235 = icmp_eq  i23 %trunc_ln22_765, i23 0" [pool.cc:22]   --->   Operation 773 'icmp' 'icmp_ln22_235' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : [1/1] (1.60ns)   --->   Input mux for Operation 774 '%tmp_263 = fcmp_ogt  i32 %max_887, i32 %max_886'
ST_5 : Operation 774 [2/2] (1.17ns)   --->   "%tmp_263 = fcmp_ogt  i32 %max_887, i32 %max_886" [pool.cc:22]   --->   Operation 774 'fcmp' 'tmp_263' <Predicate = (icmp_ln14)> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 775 [2/2] (1.23ns)   --->   "%max_889 = load i14 %in_features_addr_118" [pool.cc:22]   --->   Operation 775 'load' 'max_889' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_5 : Operation 776 [1/2] (1.23ns)   --->   "%max_893 = load i14 %in_features_addr_607" [pool.cc:22]   --->   Operation 776 'load' 'max_893' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_5 : Operation 777 [2/2] (1.23ns)   --->   "%max_896 = load i14 %in_features_addr_122" [pool.cc:22]   --->   Operation 777 'load' 'max_896' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_5 : Operation 778 [1/2] (1.23ns)   --->   "%max_900 = load i14 %in_features_addr_610" [pool.cc:22]   --->   Operation 778 'load' 'max_900' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_5 : Operation 779 [2/2] (1.23ns)   --->   "%max_903 = load i14 %in_features_addr_126" [pool.cc:22]   --->   Operation 779 'load' 'max_903' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_5 : Operation 780 [1/2] (1.23ns)   --->   "%max_907 = load i14 %in_features_addr_613" [pool.cc:22]   --->   Operation 780 'load' 'max_907' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_5 : Operation 781 [2/2] (1.23ns)   --->   "%max_910 = load i14 %in_features_addr_130" [pool.cc:22]   --->   Operation 781 'load' 'max_910' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_5 : Operation 782 [1/2] (1.23ns)   --->   "%max_914 = load i14 %in_features_addr_616" [pool.cc:22]   --->   Operation 782 'load' 'max_914' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_5 : Operation 783 [2/2] (1.23ns)   --->   "%max_917 = load i14 %in_features_addr_134" [pool.cc:22]   --->   Operation 783 'load' 'max_917' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_5 : Operation 784 [1/2] (1.23ns)   --->   "%max_921 = load i14 %in_features_addr_619" [pool.cc:22]   --->   Operation 784 'load' 'max_921' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_5 : Operation 785 [2/2] (1.23ns)   --->   "%max_924 = load i14 %in_features_addr_138" [pool.cc:22]   --->   Operation 785 'load' 'max_924' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_5 : Operation 786 [1/2] (1.23ns)   --->   "%max_928 = load i14 %in_features_addr_622" [pool.cc:22]   --->   Operation 786 'load' 'max_928' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_5 : Operation 787 [2/2] (1.23ns)   --->   "%max_931 = load i14 %in_features_addr_142" [pool.cc:22]   --->   Operation 787 'load' 'max_931' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_5 : Operation 788 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_157)   --->   "%or_ln22_156 = or i1 %icmp_ln22_313, i1 %icmp_ln22_312" [pool.cc:22]   --->   Operation 788 'or' 'or_ln22_156' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 789 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_157)   --->   "%or_ln22_157 = or i1 %icmp_ln22_315, i1 %icmp_ln22_314" [pool.cc:22]   --->   Operation 789 'or' 'or_ln22_157' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 790 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_157)   --->   "%and_ln22_156 = and i1 %or_ln22_156, i1 %or_ln22_157" [pool.cc:22]   --->   Operation 790 'and' 'and_ln22_156' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 791 [1/2] (2.78ns)   --->   "%tmp_323 = fcmp_ogt  i32 %max_934, i32 %max_933" [pool.cc:22]   --->   Operation 791 'fcmp' 'tmp_323' <Predicate = (icmp_ln14)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 792 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_157 = and i1 %and_ln22_156, i1 %tmp_323" [pool.cc:22]   --->   Operation 792 'and' 'and_ln22_157' <Predicate = (icmp_ln14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 793 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_78 = select i1 %and_ln22_157, i14 %add_ln22_108, i14 %tmp_845" [pool.cc:22]   --->   Operation 793 'select' 'select_ln22_78' <Predicate = (icmp_ln14)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 794 [1/1] (0.00ns)   --->   "%zext_ln22_769 = zext i14 %select_ln22_78" [pool.cc:22]   --->   Operation 794 'zext' 'zext_ln22_769' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 795 [1/1] (0.00ns)   --->   "%in_features_addr_625 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_769" [pool.cc:22]   --->   Operation 795 'getelementptr' 'in_features_addr_625' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 796 [2/2] (1.23ns)   --->   "%max_935 = load i14 %in_features_addr_625" [pool.cc:22]   --->   Operation 796 'load' 'max_935' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_5 : Operation 797 [2/2] (1.23ns)   --->   "%max_938 = load i14 %in_features_addr_146" [pool.cc:22]   --->   Operation 797 'load' 'max_938' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_5 : Operation 798 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_163)   --->   "%or_ln22_162 = or i1 %icmp_ln22_325, i1 %icmp_ln22_324" [pool.cc:22]   --->   Operation 798 'or' 'or_ln22_162' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 799 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_163)   --->   "%or_ln22_163 = or i1 %icmp_ln22_327, i1 %icmp_ln22_326" [pool.cc:22]   --->   Operation 799 'or' 'or_ln22_163' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 800 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_163)   --->   "%and_ln22_162 = and i1 %or_ln22_162, i1 %or_ln22_163" [pool.cc:22]   --->   Operation 800 'and' 'and_ln22_162' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 801 [1/2] (2.78ns)   --->   "%tmp_332 = fcmp_ogt  i32 %max_941, i32 %max_940" [pool.cc:22]   --->   Operation 801 'fcmp' 'tmp_332' <Predicate = (icmp_ln14)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 802 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_163 = and i1 %and_ln22_162, i1 %tmp_332" [pool.cc:22]   --->   Operation 802 'and' 'and_ln22_163' <Predicate = (icmp_ln14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 803 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_81 = select i1 %and_ln22_163, i14 %add_ln22_110, i14 %add_ln18_42" [pool.cc:22]   --->   Operation 803 'select' 'select_ln22_81' <Predicate = (icmp_ln14)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 804 [1/1] (0.00ns)   --->   "%zext_ln22_772 = zext i14 %select_ln22_81" [pool.cc:22]   --->   Operation 804 'zext' 'zext_ln22_772' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 805 [1/1] (0.00ns)   --->   "%in_features_addr_628 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_772" [pool.cc:22]   --->   Operation 805 'getelementptr' 'in_features_addr_628' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 806 [2/2] (1.23ns)   --->   "%max_942 = load i14 %in_features_addr_628" [pool.cc:22]   --->   Operation 806 'load' 'max_942' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_5 : Operation 807 [2/2] (1.23ns)   --->   "%max_945 = load i14 %in_features_addr_150" [pool.cc:22]   --->   Operation 807 'load' 'max_945' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>

State 6 <SV = 5> <Delay = 4.53>
ST_6 : Operation 808 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_87)   --->   "%or_ln22_86 = or i1 %icmp_ln22_173, i1 %icmp_ln22_172" [pool.cc:22]   --->   Operation 808 'or' 'or_ln22_86' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 809 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_87)   --->   "%or_ln22_87 = or i1 %icmp_ln22_175, i1 %icmp_ln22_174" [pool.cc:22]   --->   Operation 809 'or' 'or_ln22_87' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 810 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_87)   --->   "%and_ln22_86 = and i1 %or_ln22_86, i1 %or_ln22_87" [pool.cc:22]   --->   Operation 810 'and' 'and_ln22_86' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 811 [1/2] (2.78ns)   --->   "%tmp_218 = fcmp_ogt  i32 %max_852, i32 %max_851" [pool.cc:22]   --->   Operation 811 'fcmp' 'tmp_218' <Predicate = (icmp_ln14)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 812 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_87 = and i1 %and_ln22_86, i1 %tmp_218" [pool.cc:22]   --->   Operation 812 'and' 'and_ln22_87' <Predicate = (icmp_ln14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 813 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_43 = select i1 %and_ln22_87, i14 %tmp_851, i14 %select_ln22_42" [pool.cc:22]   --->   Operation 813 'select' 'select_ln22_43' <Predicate = (icmp_ln14)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 814 [1/1] (0.00ns)   --->   "%zext_ln22_734 = zext i14 %select_ln22_43" [pool.cc:22]   --->   Operation 814 'zext' 'zext_ln22_734' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 815 [1/1] (0.00ns)   --->   "%in_features_addr_590 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_734" [pool.cc:22]   --->   Operation 815 'getelementptr' 'in_features_addr_590' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 816 [2/2] (1.23ns)   --->   "%max_853 = load i14 %in_features_addr_590" [pool.cc:22]   --->   Operation 816 'load' 'max_853' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_6 : Operation 817 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_93)   --->   "%or_ln22_92 = or i1 %icmp_ln22_185, i1 %icmp_ln22_184" [pool.cc:22]   --->   Operation 817 'or' 'or_ln22_92' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 818 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_93)   --->   "%or_ln22_93 = or i1 %icmp_ln22_187, i1 %icmp_ln22_186" [pool.cc:22]   --->   Operation 818 'or' 'or_ln22_93' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 819 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_93)   --->   "%and_ln22_92 = and i1 %or_ln22_92, i1 %or_ln22_93" [pool.cc:22]   --->   Operation 819 'and' 'and_ln22_92' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 820 [1/2] (2.78ns)   --->   "%tmp_227 = fcmp_ogt  i32 %max_859, i32 %max_858" [pool.cc:22]   --->   Operation 820 'fcmp' 'tmp_227' <Predicate = (icmp_ln14)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 821 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_93 = and i1 %and_ln22_92, i1 %tmp_227" [pool.cc:22]   --->   Operation 821 'and' 'and_ln22_93' <Predicate = (icmp_ln14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 822 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_46 = select i1 %and_ln22_93, i14 %add_ln22_114, i14 %select_ln22_45" [pool.cc:22]   --->   Operation 822 'select' 'select_ln22_46' <Predicate = (icmp_ln14)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 823 [1/1] (0.00ns)   --->   "%zext_ln22_737 = zext i14 %select_ln22_46" [pool.cc:22]   --->   Operation 823 'zext' 'zext_ln22_737' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 824 [1/1] (0.00ns)   --->   "%in_features_addr_593 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_737" [pool.cc:22]   --->   Operation 824 'getelementptr' 'in_features_addr_593' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 825 [2/2] (1.23ns)   --->   "%max_860 = load i14 %in_features_addr_593" [pool.cc:22]   --->   Operation 825 'load' 'max_860' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_6 : Operation 826 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_99)   --->   "%or_ln22_98 = or i1 %icmp_ln22_197, i1 %icmp_ln22_196" [pool.cc:22]   --->   Operation 826 'or' 'or_ln22_98' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 827 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_99)   --->   "%or_ln22_99 = or i1 %icmp_ln22_199, i1 %icmp_ln22_198" [pool.cc:22]   --->   Operation 827 'or' 'or_ln22_99' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 828 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_99)   --->   "%and_ln22_98 = and i1 %or_ln22_98, i1 %or_ln22_99" [pool.cc:22]   --->   Operation 828 'and' 'and_ln22_98' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 829 [1/2] (2.78ns)   --->   "%tmp_236 = fcmp_ogt  i32 %max_866, i32 %max_865" [pool.cc:22]   --->   Operation 829 'fcmp' 'tmp_236' <Predicate = (icmp_ln14)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 830 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_99 = and i1 %and_ln22_98, i1 %tmp_236" [pool.cc:22]   --->   Operation 830 'and' 'and_ln22_99' <Predicate = (icmp_ln14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 831 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_49 = select i1 %and_ln22_99, i14 %tmp_852, i14 %select_ln22_48" [pool.cc:22]   --->   Operation 831 'select' 'select_ln22_49' <Predicate = (icmp_ln14)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 832 [1/1] (0.00ns)   --->   "%zext_ln22_740 = zext i14 %select_ln22_49" [pool.cc:22]   --->   Operation 832 'zext' 'zext_ln22_740' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 833 [1/1] (0.00ns)   --->   "%in_features_addr_596 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_740" [pool.cc:22]   --->   Operation 833 'getelementptr' 'in_features_addr_596' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 834 [2/2] (1.23ns)   --->   "%max_867 = load i14 %in_features_addr_596" [pool.cc:22]   --->   Operation 834 'load' 'max_867' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_6 : Operation 835 [1/2] (1.23ns)   --->   "%max_868 = load i14 %in_features_addr_106" [pool.cc:22]   --->   Operation 835 'load' 'max_868' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_6 : Operation 836 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_105)   --->   "%or_ln22_104 = or i1 %icmp_ln22_209, i1 %icmp_ln22_208" [pool.cc:22]   --->   Operation 836 'or' 'or_ln22_104' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 837 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_105)   --->   "%or_ln22_105 = or i1 %icmp_ln22_211, i1 %icmp_ln22_210" [pool.cc:22]   --->   Operation 837 'or' 'or_ln22_105' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 838 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_105)   --->   "%and_ln22_104 = and i1 %or_ln22_104, i1 %or_ln22_105" [pool.cc:22]   --->   Operation 838 'and' 'and_ln22_104' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 839 [1/2] (2.78ns)   --->   "%tmp_245 = fcmp_ogt  i32 %max_873, i32 %max_872" [pool.cc:22]   --->   Operation 839 'fcmp' 'tmp_245' <Predicate = (icmp_ln14)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 840 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_105 = and i1 %and_ln22_104, i1 %tmp_245" [pool.cc:22]   --->   Operation 840 'and' 'and_ln22_105' <Predicate = (icmp_ln14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 841 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_52 = select i1 %and_ln22_105, i14 %add_ln22_121, i14 %select_ln22_51" [pool.cc:22]   --->   Operation 841 'select' 'select_ln22_52' <Predicate = (icmp_ln14)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 842 [1/1] (0.00ns)   --->   "%zext_ln22_743 = zext i14 %select_ln22_52" [pool.cc:22]   --->   Operation 842 'zext' 'zext_ln22_743' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 843 [1/1] (0.00ns)   --->   "%in_features_addr_599 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_743" [pool.cc:22]   --->   Operation 843 'getelementptr' 'in_features_addr_599' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 844 [2/2] (1.23ns)   --->   "%max_874 = load i14 %in_features_addr_599" [pool.cc:22]   --->   Operation 844 'load' 'max_874' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_6 : Operation 845 [1/2] (1.23ns)   --->   "%max_875 = load i14 %in_features_addr_110" [pool.cc:22]   --->   Operation 845 'load' 'max_875' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_6 : Operation 846 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_111)   --->   "%or_ln22_110 = or i1 %icmp_ln22_221, i1 %icmp_ln22_220" [pool.cc:22]   --->   Operation 846 'or' 'or_ln22_110' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 847 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_111)   --->   "%or_ln22_111 = or i1 %icmp_ln22_223, i1 %icmp_ln22_222" [pool.cc:22]   --->   Operation 847 'or' 'or_ln22_111' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 848 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_111)   --->   "%and_ln22_110 = and i1 %or_ln22_110, i1 %or_ln22_111" [pool.cc:22]   --->   Operation 848 'and' 'and_ln22_110' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 849 [1/2] (2.78ns)   --->   "%tmp_254 = fcmp_ogt  i32 %max_880, i32 %max_879" [pool.cc:22]   --->   Operation 849 'fcmp' 'tmp_254' <Predicate = (icmp_ln14)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 850 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_111 = and i1 %and_ln22_110, i1 %tmp_254" [pool.cc:22]   --->   Operation 850 'and' 'and_ln22_111' <Predicate = (icmp_ln14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 851 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_55 = select i1 %and_ln22_111, i14 %tmp_853, i14 %select_ln22_54" [pool.cc:22]   --->   Operation 851 'select' 'select_ln22_55' <Predicate = (icmp_ln14)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 852 [1/1] (0.00ns)   --->   "%zext_ln22_746 = zext i14 %select_ln22_55" [pool.cc:22]   --->   Operation 852 'zext' 'zext_ln22_746' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 853 [1/1] (0.00ns)   --->   "%in_features_addr_602 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_746" [pool.cc:22]   --->   Operation 853 'getelementptr' 'in_features_addr_602' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 854 [2/2] (1.23ns)   --->   "%max_881 = load i14 %in_features_addr_602" [pool.cc:22]   --->   Operation 854 'load' 'max_881' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_6 : Operation 855 [1/2] (1.23ns)   --->   "%max_882 = load i14 %in_features_addr_114" [pool.cc:22]   --->   Operation 855 'load' 'max_882' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_6 : Operation 856 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_117)   --->   "%or_ln22_116 = or i1 %icmp_ln22_233, i1 %icmp_ln22_232" [pool.cc:22]   --->   Operation 856 'or' 'or_ln22_116' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 857 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_117)   --->   "%or_ln22_117 = or i1 %icmp_ln22_235, i1 %icmp_ln22_234" [pool.cc:22]   --->   Operation 857 'or' 'or_ln22_117' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 858 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_117)   --->   "%and_ln22_116 = and i1 %or_ln22_116, i1 %or_ln22_117" [pool.cc:22]   --->   Operation 858 'and' 'and_ln22_116' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 859 [1/2] (2.78ns)   --->   "%tmp_263 = fcmp_ogt  i32 %max_887, i32 %max_886" [pool.cc:22]   --->   Operation 859 'fcmp' 'tmp_263' <Predicate = (icmp_ln14)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 860 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_117 = and i1 %and_ln22_116, i1 %tmp_263" [pool.cc:22]   --->   Operation 860 'and' 'and_ln22_117' <Predicate = (icmp_ln14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 861 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_58 = select i1 %and_ln22_117, i14 %add_ln22_128, i14 %select_ln22_57" [pool.cc:22]   --->   Operation 861 'select' 'select_ln22_58' <Predicate = (icmp_ln14)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 862 [1/1] (0.00ns)   --->   "%zext_ln22_749 = zext i14 %select_ln22_58" [pool.cc:22]   --->   Operation 862 'zext' 'zext_ln22_749' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 863 [1/1] (0.00ns)   --->   "%in_features_addr_605 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_749" [pool.cc:22]   --->   Operation 863 'getelementptr' 'in_features_addr_605' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 864 [2/2] (1.23ns)   --->   "%max_888 = load i14 %in_features_addr_605" [pool.cc:22]   --->   Operation 864 'load' 'max_888' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_6 : Operation 865 [1/2] (1.23ns)   --->   "%max_889 = load i14 %in_features_addr_118" [pool.cc:22]   --->   Operation 865 'load' 'max_889' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_6 : Operation 866 [1/1] (0.00ns)   --->   "%bitcast_ln22_122 = bitcast i32 %max_894" [pool.cc:22]   --->   Operation 866 'bitcast' 'bitcast_ln22_122' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 867 [1/1] (0.00ns)   --->   "%tmp_270 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_122, i32 23, i32 30" [pool.cc:22]   --->   Operation 867 'partselect' 'tmp_270' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 868 [1/1] (0.00ns)   --->   "%trunc_ln22_770 = trunc i32 %bitcast_ln22_122" [pool.cc:22]   --->   Operation 868 'trunc' 'trunc_ln22_770' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 869 [1/1] (0.00ns)   --->   "%bitcast_ln22_123 = bitcast i32 %max_893" [pool.cc:22]   --->   Operation 869 'bitcast' 'bitcast_ln22_123' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 870 [1/1] (0.00ns)   --->   "%tmp_271 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_123, i32 23, i32 30" [pool.cc:22]   --->   Operation 870 'partselect' 'tmp_271' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 871 [1/1] (0.00ns)   --->   "%trunc_ln22_771 = trunc i32 %bitcast_ln22_123" [pool.cc:22]   --->   Operation 871 'trunc' 'trunc_ln22_771' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 872 [1/1] (0.76ns)   --->   "%icmp_ln22_244 = icmp_ne  i8 %tmp_270, i8 255" [pool.cc:22]   --->   Operation 872 'icmp' 'icmp_ln22_244' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 873 [1/1] (0.92ns)   --->   "%icmp_ln22_245 = icmp_eq  i23 %trunc_ln22_770, i23 0" [pool.cc:22]   --->   Operation 873 'icmp' 'icmp_ln22_245' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 874 [1/1] (0.76ns)   --->   "%icmp_ln22_246 = icmp_ne  i8 %tmp_271, i8 255" [pool.cc:22]   --->   Operation 874 'icmp' 'icmp_ln22_246' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 875 [1/1] (0.92ns)   --->   "%icmp_ln22_247 = icmp_eq  i23 %trunc_ln22_771, i23 0" [pool.cc:22]   --->   Operation 875 'icmp' 'icmp_ln22_247' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : [1/1] (1.60ns)   --->   Input mux for Operation 876 '%tmp_272 = fcmp_ogt  i32 %max_894, i32 %max_893'
ST_6 : Operation 876 [2/2] (1.17ns)   --->   "%tmp_272 = fcmp_ogt  i32 %max_894, i32 %max_893" [pool.cc:22]   --->   Operation 876 'fcmp' 'tmp_272' <Predicate = (icmp_ln14)> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 877 [1/2] (1.23ns)   --->   "%max_896 = load i14 %in_features_addr_122" [pool.cc:22]   --->   Operation 877 'load' 'max_896' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_6 : Operation 878 [1/1] (0.00ns)   --->   "%bitcast_ln22_128 = bitcast i32 %max_901" [pool.cc:22]   --->   Operation 878 'bitcast' 'bitcast_ln22_128' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 879 [1/1] (0.00ns)   --->   "%tmp_279 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_128, i32 23, i32 30" [pool.cc:22]   --->   Operation 879 'partselect' 'tmp_279' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 880 [1/1] (0.00ns)   --->   "%trunc_ln22_776 = trunc i32 %bitcast_ln22_128" [pool.cc:22]   --->   Operation 880 'trunc' 'trunc_ln22_776' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 881 [1/1] (0.00ns)   --->   "%bitcast_ln22_129 = bitcast i32 %max_900" [pool.cc:22]   --->   Operation 881 'bitcast' 'bitcast_ln22_129' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 882 [1/1] (0.00ns)   --->   "%tmp_280 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_129, i32 23, i32 30" [pool.cc:22]   --->   Operation 882 'partselect' 'tmp_280' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 883 [1/1] (0.00ns)   --->   "%trunc_ln22_777 = trunc i32 %bitcast_ln22_129" [pool.cc:22]   --->   Operation 883 'trunc' 'trunc_ln22_777' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 884 [1/1] (0.76ns)   --->   "%icmp_ln22_256 = icmp_ne  i8 %tmp_279, i8 255" [pool.cc:22]   --->   Operation 884 'icmp' 'icmp_ln22_256' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 885 [1/1] (0.92ns)   --->   "%icmp_ln22_257 = icmp_eq  i23 %trunc_ln22_776, i23 0" [pool.cc:22]   --->   Operation 885 'icmp' 'icmp_ln22_257' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 886 [1/1] (0.76ns)   --->   "%icmp_ln22_258 = icmp_ne  i8 %tmp_280, i8 255" [pool.cc:22]   --->   Operation 886 'icmp' 'icmp_ln22_258' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 887 [1/1] (0.92ns)   --->   "%icmp_ln22_259 = icmp_eq  i23 %trunc_ln22_777, i23 0" [pool.cc:22]   --->   Operation 887 'icmp' 'icmp_ln22_259' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : [1/1] (1.60ns)   --->   Input mux for Operation 888 '%tmp_281 = fcmp_ogt  i32 %max_901, i32 %max_900'
ST_6 : Operation 888 [2/2] (1.17ns)   --->   "%tmp_281 = fcmp_ogt  i32 %max_901, i32 %max_900" [pool.cc:22]   --->   Operation 888 'fcmp' 'tmp_281' <Predicate = (icmp_ln14)> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 889 [1/2] (1.23ns)   --->   "%max_903 = load i14 %in_features_addr_126" [pool.cc:22]   --->   Operation 889 'load' 'max_903' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_6 : Operation 890 [1/1] (0.00ns)   --->   "%bitcast_ln22_134 = bitcast i32 %max_908" [pool.cc:22]   --->   Operation 890 'bitcast' 'bitcast_ln22_134' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 891 [1/1] (0.00ns)   --->   "%tmp_288 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_134, i32 23, i32 30" [pool.cc:22]   --->   Operation 891 'partselect' 'tmp_288' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 892 [1/1] (0.00ns)   --->   "%trunc_ln22_782 = trunc i32 %bitcast_ln22_134" [pool.cc:22]   --->   Operation 892 'trunc' 'trunc_ln22_782' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 893 [1/1] (0.00ns)   --->   "%bitcast_ln22_135 = bitcast i32 %max_907" [pool.cc:22]   --->   Operation 893 'bitcast' 'bitcast_ln22_135' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 894 [1/1] (0.00ns)   --->   "%tmp_289 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_135, i32 23, i32 30" [pool.cc:22]   --->   Operation 894 'partselect' 'tmp_289' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 895 [1/1] (0.00ns)   --->   "%trunc_ln22_783 = trunc i32 %bitcast_ln22_135" [pool.cc:22]   --->   Operation 895 'trunc' 'trunc_ln22_783' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 896 [1/1] (0.76ns)   --->   "%icmp_ln22_268 = icmp_ne  i8 %tmp_288, i8 255" [pool.cc:22]   --->   Operation 896 'icmp' 'icmp_ln22_268' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 897 [1/1] (0.92ns)   --->   "%icmp_ln22_269 = icmp_eq  i23 %trunc_ln22_782, i23 0" [pool.cc:22]   --->   Operation 897 'icmp' 'icmp_ln22_269' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 898 [1/1] (0.76ns)   --->   "%icmp_ln22_270 = icmp_ne  i8 %tmp_289, i8 255" [pool.cc:22]   --->   Operation 898 'icmp' 'icmp_ln22_270' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 899 [1/1] (0.92ns)   --->   "%icmp_ln22_271 = icmp_eq  i23 %trunc_ln22_783, i23 0" [pool.cc:22]   --->   Operation 899 'icmp' 'icmp_ln22_271' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : [1/1] (1.60ns)   --->   Input mux for Operation 900 '%tmp_290 = fcmp_ogt  i32 %max_908, i32 %max_907'
ST_6 : Operation 900 [2/2] (1.17ns)   --->   "%tmp_290 = fcmp_ogt  i32 %max_908, i32 %max_907" [pool.cc:22]   --->   Operation 900 'fcmp' 'tmp_290' <Predicate = (icmp_ln14)> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 901 [1/2] (1.23ns)   --->   "%max_910 = load i14 %in_features_addr_130" [pool.cc:22]   --->   Operation 901 'load' 'max_910' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_6 : Operation 902 [1/1] (0.00ns)   --->   "%bitcast_ln22_140 = bitcast i32 %max_915" [pool.cc:22]   --->   Operation 902 'bitcast' 'bitcast_ln22_140' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 903 [1/1] (0.00ns)   --->   "%tmp_297 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_140, i32 23, i32 30" [pool.cc:22]   --->   Operation 903 'partselect' 'tmp_297' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 904 [1/1] (0.00ns)   --->   "%trunc_ln22_788 = trunc i32 %bitcast_ln22_140" [pool.cc:22]   --->   Operation 904 'trunc' 'trunc_ln22_788' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 905 [1/1] (0.00ns)   --->   "%bitcast_ln22_141 = bitcast i32 %max_914" [pool.cc:22]   --->   Operation 905 'bitcast' 'bitcast_ln22_141' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 906 [1/1] (0.00ns)   --->   "%tmp_298 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_141, i32 23, i32 30" [pool.cc:22]   --->   Operation 906 'partselect' 'tmp_298' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 907 [1/1] (0.00ns)   --->   "%trunc_ln22_789 = trunc i32 %bitcast_ln22_141" [pool.cc:22]   --->   Operation 907 'trunc' 'trunc_ln22_789' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 908 [1/1] (0.76ns)   --->   "%icmp_ln22_280 = icmp_ne  i8 %tmp_297, i8 255" [pool.cc:22]   --->   Operation 908 'icmp' 'icmp_ln22_280' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 909 [1/1] (0.92ns)   --->   "%icmp_ln22_281 = icmp_eq  i23 %trunc_ln22_788, i23 0" [pool.cc:22]   --->   Operation 909 'icmp' 'icmp_ln22_281' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 910 [1/1] (0.76ns)   --->   "%icmp_ln22_282 = icmp_ne  i8 %tmp_298, i8 255" [pool.cc:22]   --->   Operation 910 'icmp' 'icmp_ln22_282' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 911 [1/1] (0.92ns)   --->   "%icmp_ln22_283 = icmp_eq  i23 %trunc_ln22_789, i23 0" [pool.cc:22]   --->   Operation 911 'icmp' 'icmp_ln22_283' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : [1/1] (1.60ns)   --->   Input mux for Operation 912 '%tmp_299 = fcmp_ogt  i32 %max_915, i32 %max_914'
ST_6 : Operation 912 [2/2] (1.17ns)   --->   "%tmp_299 = fcmp_ogt  i32 %max_915, i32 %max_914" [pool.cc:22]   --->   Operation 912 'fcmp' 'tmp_299' <Predicate = (icmp_ln14)> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 913 [1/2] (1.23ns)   --->   "%max_917 = load i14 %in_features_addr_134" [pool.cc:22]   --->   Operation 913 'load' 'max_917' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_6 : Operation 914 [1/1] (0.00ns)   --->   "%bitcast_ln22_146 = bitcast i32 %max_922" [pool.cc:22]   --->   Operation 914 'bitcast' 'bitcast_ln22_146' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 915 [1/1] (0.00ns)   --->   "%tmp_306 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_146, i32 23, i32 30" [pool.cc:22]   --->   Operation 915 'partselect' 'tmp_306' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 916 [1/1] (0.00ns)   --->   "%trunc_ln22_794 = trunc i32 %bitcast_ln22_146" [pool.cc:22]   --->   Operation 916 'trunc' 'trunc_ln22_794' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 917 [1/1] (0.00ns)   --->   "%bitcast_ln22_147 = bitcast i32 %max_921" [pool.cc:22]   --->   Operation 917 'bitcast' 'bitcast_ln22_147' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 918 [1/1] (0.00ns)   --->   "%tmp_307 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_147, i32 23, i32 30" [pool.cc:22]   --->   Operation 918 'partselect' 'tmp_307' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 919 [1/1] (0.00ns)   --->   "%trunc_ln22_795 = trunc i32 %bitcast_ln22_147" [pool.cc:22]   --->   Operation 919 'trunc' 'trunc_ln22_795' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 920 [1/1] (0.76ns)   --->   "%icmp_ln22_292 = icmp_ne  i8 %tmp_306, i8 255" [pool.cc:22]   --->   Operation 920 'icmp' 'icmp_ln22_292' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 921 [1/1] (0.92ns)   --->   "%icmp_ln22_293 = icmp_eq  i23 %trunc_ln22_794, i23 0" [pool.cc:22]   --->   Operation 921 'icmp' 'icmp_ln22_293' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 922 [1/1] (0.76ns)   --->   "%icmp_ln22_294 = icmp_ne  i8 %tmp_307, i8 255" [pool.cc:22]   --->   Operation 922 'icmp' 'icmp_ln22_294' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 923 [1/1] (0.92ns)   --->   "%icmp_ln22_295 = icmp_eq  i23 %trunc_ln22_795, i23 0" [pool.cc:22]   --->   Operation 923 'icmp' 'icmp_ln22_295' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : [1/1] (1.60ns)   --->   Input mux for Operation 924 '%tmp_308 = fcmp_ogt  i32 %max_922, i32 %max_921'
ST_6 : Operation 924 [2/2] (1.17ns)   --->   "%tmp_308 = fcmp_ogt  i32 %max_922, i32 %max_921" [pool.cc:22]   --->   Operation 924 'fcmp' 'tmp_308' <Predicate = (icmp_ln14)> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 925 [1/2] (1.23ns)   --->   "%max_924 = load i14 %in_features_addr_138" [pool.cc:22]   --->   Operation 925 'load' 'max_924' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_6 : Operation 926 [1/1] (0.00ns)   --->   "%bitcast_ln22_152 = bitcast i32 %max_929" [pool.cc:22]   --->   Operation 926 'bitcast' 'bitcast_ln22_152' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 927 [1/1] (0.00ns)   --->   "%tmp_315 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_152, i32 23, i32 30" [pool.cc:22]   --->   Operation 927 'partselect' 'tmp_315' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 928 [1/1] (0.00ns)   --->   "%trunc_ln22_800 = trunc i32 %bitcast_ln22_152" [pool.cc:22]   --->   Operation 928 'trunc' 'trunc_ln22_800' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 929 [1/1] (0.00ns)   --->   "%bitcast_ln22_153 = bitcast i32 %max_928" [pool.cc:22]   --->   Operation 929 'bitcast' 'bitcast_ln22_153' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 930 [1/1] (0.00ns)   --->   "%tmp_316 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_153, i32 23, i32 30" [pool.cc:22]   --->   Operation 930 'partselect' 'tmp_316' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 931 [1/1] (0.00ns)   --->   "%trunc_ln22_801 = trunc i32 %bitcast_ln22_153" [pool.cc:22]   --->   Operation 931 'trunc' 'trunc_ln22_801' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 932 [1/1] (0.76ns)   --->   "%icmp_ln22_304 = icmp_ne  i8 %tmp_315, i8 255" [pool.cc:22]   --->   Operation 932 'icmp' 'icmp_ln22_304' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 933 [1/1] (0.92ns)   --->   "%icmp_ln22_305 = icmp_eq  i23 %trunc_ln22_800, i23 0" [pool.cc:22]   --->   Operation 933 'icmp' 'icmp_ln22_305' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 934 [1/1] (0.76ns)   --->   "%icmp_ln22_306 = icmp_ne  i8 %tmp_316, i8 255" [pool.cc:22]   --->   Operation 934 'icmp' 'icmp_ln22_306' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 935 [1/1] (0.92ns)   --->   "%icmp_ln22_307 = icmp_eq  i23 %trunc_ln22_801, i23 0" [pool.cc:22]   --->   Operation 935 'icmp' 'icmp_ln22_307' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : [1/1] (1.60ns)   --->   Input mux for Operation 936 '%tmp_317 = fcmp_ogt  i32 %max_929, i32 %max_928'
ST_6 : Operation 936 [2/2] (1.17ns)   --->   "%tmp_317 = fcmp_ogt  i32 %max_929, i32 %max_928" [pool.cc:22]   --->   Operation 936 'fcmp' 'tmp_317' <Predicate = (icmp_ln14)> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 937 [1/2] (1.23ns)   --->   "%max_931 = load i14 %in_features_addr_142" [pool.cc:22]   --->   Operation 937 'load' 'max_931' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_6 : Operation 938 [1/2] (1.23ns)   --->   "%max_935 = load i14 %in_features_addr_625" [pool.cc:22]   --->   Operation 938 'load' 'max_935' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_6 : Operation 939 [1/2] (1.23ns)   --->   "%max_938 = load i14 %in_features_addr_146" [pool.cc:22]   --->   Operation 939 'load' 'max_938' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_6 : Operation 940 [1/2] (1.23ns)   --->   "%max_942 = load i14 %in_features_addr_628" [pool.cc:22]   --->   Operation 940 'load' 'max_942' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_6 : Operation 941 [1/2] (1.23ns)   --->   "%max_945 = load i14 %in_features_addr_150" [pool.cc:22]   --->   Operation 941 'load' 'max_945' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>

State 7 <SV = 6> <Delay = 4.53>
ST_7 : Operation 942 [1/2] (1.23ns)   --->   "%max_853 = load i14 %in_features_addr_590" [pool.cc:22]   --->   Operation 942 'load' 'max_853' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_7 : Operation 943 [1/1] (0.00ns)   --->   "%bitcast_ln22_88 = bitcast i32 %max_854" [pool.cc:22]   --->   Operation 943 'bitcast' 'bitcast_ln22_88' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 944 [1/1] (0.00ns)   --->   "%tmp_219 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_88, i32 23, i32 30" [pool.cc:22]   --->   Operation 944 'partselect' 'tmp_219' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 945 [1/1] (0.00ns)   --->   "%trunc_ln22_736 = trunc i32 %bitcast_ln22_88" [pool.cc:22]   --->   Operation 945 'trunc' 'trunc_ln22_736' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 946 [1/1] (0.00ns)   --->   "%bitcast_ln22_89 = bitcast i32 %max_853" [pool.cc:22]   --->   Operation 946 'bitcast' 'bitcast_ln22_89' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 947 [1/1] (0.00ns)   --->   "%tmp_220 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_89, i32 23, i32 30" [pool.cc:22]   --->   Operation 947 'partselect' 'tmp_220' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 948 [1/1] (0.00ns)   --->   "%trunc_ln22_737 = trunc i32 %bitcast_ln22_89" [pool.cc:22]   --->   Operation 948 'trunc' 'trunc_ln22_737' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 949 [1/1] (0.76ns)   --->   "%icmp_ln22_176 = icmp_ne  i8 %tmp_219, i8 255" [pool.cc:22]   --->   Operation 949 'icmp' 'icmp_ln22_176' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 950 [1/1] (0.92ns)   --->   "%icmp_ln22_177 = icmp_eq  i23 %trunc_ln22_736, i23 0" [pool.cc:22]   --->   Operation 950 'icmp' 'icmp_ln22_177' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 951 [1/1] (0.76ns)   --->   "%icmp_ln22_178 = icmp_ne  i8 %tmp_220, i8 255" [pool.cc:22]   --->   Operation 951 'icmp' 'icmp_ln22_178' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 952 [1/1] (0.92ns)   --->   "%icmp_ln22_179 = icmp_eq  i23 %trunc_ln22_737, i23 0" [pool.cc:22]   --->   Operation 952 'icmp' 'icmp_ln22_179' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : [1/1] (1.60ns)   --->   Input mux for Operation 953 '%tmp_221 = fcmp_ogt  i32 %max_854, i32 %max_853'
ST_7 : Operation 953 [2/2] (1.17ns)   --->   "%tmp_221 = fcmp_ogt  i32 %max_854, i32 %max_853" [pool.cc:22]   --->   Operation 953 'fcmp' 'tmp_221' <Predicate = (icmp_ln14)> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 954 [1/2] (1.23ns)   --->   "%max_860 = load i14 %in_features_addr_593" [pool.cc:22]   --->   Operation 954 'load' 'max_860' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_7 : Operation 955 [1/1] (0.00ns)   --->   "%bitcast_ln22_94 = bitcast i32 %max_861" [pool.cc:22]   --->   Operation 955 'bitcast' 'bitcast_ln22_94' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 956 [1/1] (0.00ns)   --->   "%tmp_228 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_94, i32 23, i32 30" [pool.cc:22]   --->   Operation 956 'partselect' 'tmp_228' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 957 [1/1] (0.00ns)   --->   "%trunc_ln22_742 = trunc i32 %bitcast_ln22_94" [pool.cc:22]   --->   Operation 957 'trunc' 'trunc_ln22_742' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 958 [1/1] (0.00ns)   --->   "%bitcast_ln22_95 = bitcast i32 %max_860" [pool.cc:22]   --->   Operation 958 'bitcast' 'bitcast_ln22_95' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 959 [1/1] (0.00ns)   --->   "%tmp_229 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_95, i32 23, i32 30" [pool.cc:22]   --->   Operation 959 'partselect' 'tmp_229' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 960 [1/1] (0.00ns)   --->   "%trunc_ln22_743 = trunc i32 %bitcast_ln22_95" [pool.cc:22]   --->   Operation 960 'trunc' 'trunc_ln22_743' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 961 [1/1] (0.76ns)   --->   "%icmp_ln22_188 = icmp_ne  i8 %tmp_228, i8 255" [pool.cc:22]   --->   Operation 961 'icmp' 'icmp_ln22_188' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 962 [1/1] (0.92ns)   --->   "%icmp_ln22_189 = icmp_eq  i23 %trunc_ln22_742, i23 0" [pool.cc:22]   --->   Operation 962 'icmp' 'icmp_ln22_189' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 963 [1/1] (0.76ns)   --->   "%icmp_ln22_190 = icmp_ne  i8 %tmp_229, i8 255" [pool.cc:22]   --->   Operation 963 'icmp' 'icmp_ln22_190' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 964 [1/1] (0.92ns)   --->   "%icmp_ln22_191 = icmp_eq  i23 %trunc_ln22_743, i23 0" [pool.cc:22]   --->   Operation 964 'icmp' 'icmp_ln22_191' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : [1/1] (1.60ns)   --->   Input mux for Operation 965 '%tmp_230 = fcmp_ogt  i32 %max_861, i32 %max_860'
ST_7 : Operation 965 [2/2] (1.17ns)   --->   "%tmp_230 = fcmp_ogt  i32 %max_861, i32 %max_860" [pool.cc:22]   --->   Operation 965 'fcmp' 'tmp_230' <Predicate = (icmp_ln14)> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 966 [1/2] (1.23ns)   --->   "%max_867 = load i14 %in_features_addr_596" [pool.cc:22]   --->   Operation 966 'load' 'max_867' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_7 : Operation 967 [1/1] (0.00ns)   --->   "%bitcast_ln22_100 = bitcast i32 %max_868" [pool.cc:22]   --->   Operation 967 'bitcast' 'bitcast_ln22_100' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 968 [1/1] (0.00ns)   --->   "%tmp_237 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_100, i32 23, i32 30" [pool.cc:22]   --->   Operation 968 'partselect' 'tmp_237' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 969 [1/1] (0.00ns)   --->   "%trunc_ln22_748 = trunc i32 %bitcast_ln22_100" [pool.cc:22]   --->   Operation 969 'trunc' 'trunc_ln22_748' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 970 [1/1] (0.00ns)   --->   "%bitcast_ln22_101 = bitcast i32 %max_867" [pool.cc:22]   --->   Operation 970 'bitcast' 'bitcast_ln22_101' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 971 [1/1] (0.00ns)   --->   "%tmp_238 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_101, i32 23, i32 30" [pool.cc:22]   --->   Operation 971 'partselect' 'tmp_238' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 972 [1/1] (0.00ns)   --->   "%trunc_ln22_749 = trunc i32 %bitcast_ln22_101" [pool.cc:22]   --->   Operation 972 'trunc' 'trunc_ln22_749' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 973 [1/1] (0.76ns)   --->   "%icmp_ln22_200 = icmp_ne  i8 %tmp_237, i8 255" [pool.cc:22]   --->   Operation 973 'icmp' 'icmp_ln22_200' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 974 [1/1] (0.92ns)   --->   "%icmp_ln22_201 = icmp_eq  i23 %trunc_ln22_748, i23 0" [pool.cc:22]   --->   Operation 974 'icmp' 'icmp_ln22_201' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 975 [1/1] (0.76ns)   --->   "%icmp_ln22_202 = icmp_ne  i8 %tmp_238, i8 255" [pool.cc:22]   --->   Operation 975 'icmp' 'icmp_ln22_202' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 976 [1/1] (0.92ns)   --->   "%icmp_ln22_203 = icmp_eq  i23 %trunc_ln22_749, i23 0" [pool.cc:22]   --->   Operation 976 'icmp' 'icmp_ln22_203' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : [1/1] (1.60ns)   --->   Input mux for Operation 977 '%tmp_239 = fcmp_ogt  i32 %max_868, i32 %max_867'
ST_7 : Operation 977 [2/2] (1.17ns)   --->   "%tmp_239 = fcmp_ogt  i32 %max_868, i32 %max_867" [pool.cc:22]   --->   Operation 977 'fcmp' 'tmp_239' <Predicate = (icmp_ln14)> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 978 [1/2] (1.23ns)   --->   "%max_874 = load i14 %in_features_addr_599" [pool.cc:22]   --->   Operation 978 'load' 'max_874' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_7 : Operation 979 [1/1] (0.00ns)   --->   "%bitcast_ln22_106 = bitcast i32 %max_875" [pool.cc:22]   --->   Operation 979 'bitcast' 'bitcast_ln22_106' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 980 [1/1] (0.00ns)   --->   "%tmp_246 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_106, i32 23, i32 30" [pool.cc:22]   --->   Operation 980 'partselect' 'tmp_246' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 981 [1/1] (0.00ns)   --->   "%trunc_ln22_754 = trunc i32 %bitcast_ln22_106" [pool.cc:22]   --->   Operation 981 'trunc' 'trunc_ln22_754' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 982 [1/1] (0.00ns)   --->   "%bitcast_ln22_107 = bitcast i32 %max_874" [pool.cc:22]   --->   Operation 982 'bitcast' 'bitcast_ln22_107' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 983 [1/1] (0.00ns)   --->   "%tmp_247 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_107, i32 23, i32 30" [pool.cc:22]   --->   Operation 983 'partselect' 'tmp_247' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 984 [1/1] (0.00ns)   --->   "%trunc_ln22_755 = trunc i32 %bitcast_ln22_107" [pool.cc:22]   --->   Operation 984 'trunc' 'trunc_ln22_755' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 985 [1/1] (0.76ns)   --->   "%icmp_ln22_212 = icmp_ne  i8 %tmp_246, i8 255" [pool.cc:22]   --->   Operation 985 'icmp' 'icmp_ln22_212' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 986 [1/1] (0.92ns)   --->   "%icmp_ln22_213 = icmp_eq  i23 %trunc_ln22_754, i23 0" [pool.cc:22]   --->   Operation 986 'icmp' 'icmp_ln22_213' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 987 [1/1] (0.76ns)   --->   "%icmp_ln22_214 = icmp_ne  i8 %tmp_247, i8 255" [pool.cc:22]   --->   Operation 987 'icmp' 'icmp_ln22_214' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 988 [1/1] (0.92ns)   --->   "%icmp_ln22_215 = icmp_eq  i23 %trunc_ln22_755, i23 0" [pool.cc:22]   --->   Operation 988 'icmp' 'icmp_ln22_215' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : [1/1] (1.60ns)   --->   Input mux for Operation 989 '%tmp_248 = fcmp_ogt  i32 %max_875, i32 %max_874'
ST_7 : Operation 989 [2/2] (1.17ns)   --->   "%tmp_248 = fcmp_ogt  i32 %max_875, i32 %max_874" [pool.cc:22]   --->   Operation 989 'fcmp' 'tmp_248' <Predicate = (icmp_ln14)> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 990 [1/2] (1.23ns)   --->   "%max_881 = load i14 %in_features_addr_602" [pool.cc:22]   --->   Operation 990 'load' 'max_881' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_7 : Operation 991 [1/2] (1.23ns)   --->   "%max_888 = load i14 %in_features_addr_605" [pool.cc:22]   --->   Operation 991 'load' 'max_888' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_7 : Operation 992 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_123)   --->   "%or_ln22_122 = or i1 %icmp_ln22_245, i1 %icmp_ln22_244" [pool.cc:22]   --->   Operation 992 'or' 'or_ln22_122' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 993 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_123)   --->   "%or_ln22_123 = or i1 %icmp_ln22_247, i1 %icmp_ln22_246" [pool.cc:22]   --->   Operation 993 'or' 'or_ln22_123' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 994 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_123)   --->   "%and_ln22_122 = and i1 %or_ln22_122, i1 %or_ln22_123" [pool.cc:22]   --->   Operation 994 'and' 'and_ln22_122' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 995 [1/2] (2.78ns)   --->   "%tmp_272 = fcmp_ogt  i32 %max_894, i32 %max_893" [pool.cc:22]   --->   Operation 995 'fcmp' 'tmp_272' <Predicate = (icmp_ln14)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 996 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_123 = and i1 %and_ln22_122, i1 %tmp_272" [pool.cc:22]   --->   Operation 996 'and' 'and_ln22_123' <Predicate = (icmp_ln14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 997 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_61 = select i1 %and_ln22_123, i14 %tmp_854, i14 %select_ln22_60" [pool.cc:22]   --->   Operation 997 'select' 'select_ln22_61' <Predicate = (icmp_ln14)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 998 [1/1] (0.00ns)   --->   "%zext_ln22_752 = zext i14 %select_ln22_61" [pool.cc:22]   --->   Operation 998 'zext' 'zext_ln22_752' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 999 [1/1] (0.00ns)   --->   "%in_features_addr_608 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_752" [pool.cc:22]   --->   Operation 999 'getelementptr' 'in_features_addr_608' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 1000 [2/2] (1.23ns)   --->   "%max_895 = load i14 %in_features_addr_608" [pool.cc:22]   --->   Operation 1000 'load' 'max_895' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_7 : Operation 1001 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_129)   --->   "%or_ln22_128 = or i1 %icmp_ln22_257, i1 %icmp_ln22_256" [pool.cc:22]   --->   Operation 1001 'or' 'or_ln22_128' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1002 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_129)   --->   "%or_ln22_129 = or i1 %icmp_ln22_259, i1 %icmp_ln22_258" [pool.cc:22]   --->   Operation 1002 'or' 'or_ln22_129' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1003 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_129)   --->   "%and_ln22_128 = and i1 %or_ln22_128, i1 %or_ln22_129" [pool.cc:22]   --->   Operation 1003 'and' 'and_ln22_128' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1004 [1/2] (2.78ns)   --->   "%tmp_281 = fcmp_ogt  i32 %max_901, i32 %max_900" [pool.cc:22]   --->   Operation 1004 'fcmp' 'tmp_281' <Predicate = (icmp_ln14)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1005 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_129 = and i1 %and_ln22_128, i1 %tmp_281" [pool.cc:22]   --->   Operation 1005 'and' 'and_ln22_129' <Predicate = (icmp_ln14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1006 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_64 = select i1 %and_ln22_129, i14 %add_ln22_135, i14 %select_ln22_63" [pool.cc:22]   --->   Operation 1006 'select' 'select_ln22_64' <Predicate = (icmp_ln14)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1007 [1/1] (0.00ns)   --->   "%zext_ln22_755 = zext i14 %select_ln22_64" [pool.cc:22]   --->   Operation 1007 'zext' 'zext_ln22_755' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 1008 [1/1] (0.00ns)   --->   "%in_features_addr_611 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_755" [pool.cc:22]   --->   Operation 1008 'getelementptr' 'in_features_addr_611' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 1009 [2/2] (1.23ns)   --->   "%max_902 = load i14 %in_features_addr_611" [pool.cc:22]   --->   Operation 1009 'load' 'max_902' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_7 : Operation 1010 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_135)   --->   "%or_ln22_134 = or i1 %icmp_ln22_269, i1 %icmp_ln22_268" [pool.cc:22]   --->   Operation 1010 'or' 'or_ln22_134' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1011 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_135)   --->   "%or_ln22_135 = or i1 %icmp_ln22_271, i1 %icmp_ln22_270" [pool.cc:22]   --->   Operation 1011 'or' 'or_ln22_135' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1012 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_135)   --->   "%and_ln22_134 = and i1 %or_ln22_134, i1 %or_ln22_135" [pool.cc:22]   --->   Operation 1012 'and' 'and_ln22_134' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1013 [1/2] (2.78ns)   --->   "%tmp_290 = fcmp_ogt  i32 %max_908, i32 %max_907" [pool.cc:22]   --->   Operation 1013 'fcmp' 'tmp_290' <Predicate = (icmp_ln14)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1014 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_135 = and i1 %and_ln22_134, i1 %tmp_290" [pool.cc:22]   --->   Operation 1014 'and' 'and_ln22_135' <Predicate = (icmp_ln14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1015 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_67 = select i1 %and_ln22_135, i14 %tmp_855, i14 %select_ln22_66" [pool.cc:22]   --->   Operation 1015 'select' 'select_ln22_67' <Predicate = (icmp_ln14)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1016 [1/1] (0.00ns)   --->   "%zext_ln22_758 = zext i14 %select_ln22_67" [pool.cc:22]   --->   Operation 1016 'zext' 'zext_ln22_758' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 1017 [1/1] (0.00ns)   --->   "%in_features_addr_614 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_758" [pool.cc:22]   --->   Operation 1017 'getelementptr' 'in_features_addr_614' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 1018 [2/2] (1.23ns)   --->   "%max_909 = load i14 %in_features_addr_614" [pool.cc:22]   --->   Operation 1018 'load' 'max_909' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_7 : Operation 1019 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_141)   --->   "%or_ln22_140 = or i1 %icmp_ln22_281, i1 %icmp_ln22_280" [pool.cc:22]   --->   Operation 1019 'or' 'or_ln22_140' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1020 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_141)   --->   "%or_ln22_141 = or i1 %icmp_ln22_283, i1 %icmp_ln22_282" [pool.cc:22]   --->   Operation 1020 'or' 'or_ln22_141' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1021 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_141)   --->   "%and_ln22_140 = and i1 %or_ln22_140, i1 %or_ln22_141" [pool.cc:22]   --->   Operation 1021 'and' 'and_ln22_140' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1022 [1/2] (2.78ns)   --->   "%tmp_299 = fcmp_ogt  i32 %max_915, i32 %max_914" [pool.cc:22]   --->   Operation 1022 'fcmp' 'tmp_299' <Predicate = (icmp_ln14)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1023 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_141 = and i1 %and_ln22_140, i1 %tmp_299" [pool.cc:22]   --->   Operation 1023 'and' 'and_ln22_141' <Predicate = (icmp_ln14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1024 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_70 = select i1 %and_ln22_141, i14 %add_ln22_142, i14 %select_ln22_69" [pool.cc:22]   --->   Operation 1024 'select' 'select_ln22_70' <Predicate = (icmp_ln14)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1025 [1/1] (0.00ns)   --->   "%zext_ln22_761 = zext i14 %select_ln22_70" [pool.cc:22]   --->   Operation 1025 'zext' 'zext_ln22_761' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 1026 [1/1] (0.00ns)   --->   "%in_features_addr_617 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_761" [pool.cc:22]   --->   Operation 1026 'getelementptr' 'in_features_addr_617' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 1027 [2/2] (1.23ns)   --->   "%max_916 = load i14 %in_features_addr_617" [pool.cc:22]   --->   Operation 1027 'load' 'max_916' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_7 : Operation 1028 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_147)   --->   "%or_ln22_146 = or i1 %icmp_ln22_293, i1 %icmp_ln22_292" [pool.cc:22]   --->   Operation 1028 'or' 'or_ln22_146' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1029 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_147)   --->   "%or_ln22_147 = or i1 %icmp_ln22_295, i1 %icmp_ln22_294" [pool.cc:22]   --->   Operation 1029 'or' 'or_ln22_147' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1030 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_147)   --->   "%and_ln22_146 = and i1 %or_ln22_146, i1 %or_ln22_147" [pool.cc:22]   --->   Operation 1030 'and' 'and_ln22_146' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1031 [1/2] (2.78ns)   --->   "%tmp_308 = fcmp_ogt  i32 %max_922, i32 %max_921" [pool.cc:22]   --->   Operation 1031 'fcmp' 'tmp_308' <Predicate = (icmp_ln14)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1032 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_147 = and i1 %and_ln22_146, i1 %tmp_308" [pool.cc:22]   --->   Operation 1032 'and' 'and_ln22_147' <Predicate = (icmp_ln14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1033 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_73 = select i1 %and_ln22_147, i14 %tmp_856, i14 %select_ln22_72" [pool.cc:22]   --->   Operation 1033 'select' 'select_ln22_73' <Predicate = (icmp_ln14)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1034 [1/1] (0.00ns)   --->   "%zext_ln22_764 = zext i14 %select_ln22_73" [pool.cc:22]   --->   Operation 1034 'zext' 'zext_ln22_764' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 1035 [1/1] (0.00ns)   --->   "%in_features_addr_620 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_764" [pool.cc:22]   --->   Operation 1035 'getelementptr' 'in_features_addr_620' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 1036 [2/2] (1.23ns)   --->   "%max_923 = load i14 %in_features_addr_620" [pool.cc:22]   --->   Operation 1036 'load' 'max_923' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_7 : Operation 1037 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_153)   --->   "%or_ln22_152 = or i1 %icmp_ln22_305, i1 %icmp_ln22_304" [pool.cc:22]   --->   Operation 1037 'or' 'or_ln22_152' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1038 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_153)   --->   "%or_ln22_153 = or i1 %icmp_ln22_307, i1 %icmp_ln22_306" [pool.cc:22]   --->   Operation 1038 'or' 'or_ln22_153' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1039 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_153)   --->   "%and_ln22_152 = and i1 %or_ln22_152, i1 %or_ln22_153" [pool.cc:22]   --->   Operation 1039 'and' 'and_ln22_152' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1040 [1/2] (2.78ns)   --->   "%tmp_317 = fcmp_ogt  i32 %max_929, i32 %max_928" [pool.cc:22]   --->   Operation 1040 'fcmp' 'tmp_317' <Predicate = (icmp_ln14)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1041 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_153 = and i1 %and_ln22_152, i1 %tmp_317" [pool.cc:22]   --->   Operation 1041 'and' 'and_ln22_153' <Predicate = (icmp_ln14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1042 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_76 = select i1 %and_ln22_153, i14 %add_ln22_149, i14 %select_ln22_75" [pool.cc:22]   --->   Operation 1042 'select' 'select_ln22_76' <Predicate = (icmp_ln14)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1043 [1/1] (0.00ns)   --->   "%zext_ln22_767 = zext i14 %select_ln22_76" [pool.cc:22]   --->   Operation 1043 'zext' 'zext_ln22_767' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 1044 [1/1] (0.00ns)   --->   "%in_features_addr_623 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_767" [pool.cc:22]   --->   Operation 1044 'getelementptr' 'in_features_addr_623' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 1045 [2/2] (1.23ns)   --->   "%max_930 = load i14 %in_features_addr_623" [pool.cc:22]   --->   Operation 1045 'load' 'max_930' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_7 : Operation 1046 [1/1] (0.00ns)   --->   "%bitcast_ln22_158 = bitcast i32 %max_936" [pool.cc:22]   --->   Operation 1046 'bitcast' 'bitcast_ln22_158' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 1047 [1/1] (0.00ns)   --->   "%tmp_324 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_158, i32 23, i32 30" [pool.cc:22]   --->   Operation 1047 'partselect' 'tmp_324' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 1048 [1/1] (0.00ns)   --->   "%trunc_ln22_806 = trunc i32 %bitcast_ln22_158" [pool.cc:22]   --->   Operation 1048 'trunc' 'trunc_ln22_806' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 1049 [1/1] (0.00ns)   --->   "%bitcast_ln22_159 = bitcast i32 %max_935" [pool.cc:22]   --->   Operation 1049 'bitcast' 'bitcast_ln22_159' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 1050 [1/1] (0.00ns)   --->   "%tmp_325 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_159, i32 23, i32 30" [pool.cc:22]   --->   Operation 1050 'partselect' 'tmp_325' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 1051 [1/1] (0.00ns)   --->   "%trunc_ln22_807 = trunc i32 %bitcast_ln22_159" [pool.cc:22]   --->   Operation 1051 'trunc' 'trunc_ln22_807' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 1052 [1/1] (0.76ns)   --->   "%icmp_ln22_316 = icmp_ne  i8 %tmp_324, i8 255" [pool.cc:22]   --->   Operation 1052 'icmp' 'icmp_ln22_316' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1053 [1/1] (0.92ns)   --->   "%icmp_ln22_317 = icmp_eq  i23 %trunc_ln22_806, i23 0" [pool.cc:22]   --->   Operation 1053 'icmp' 'icmp_ln22_317' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1054 [1/1] (0.76ns)   --->   "%icmp_ln22_318 = icmp_ne  i8 %tmp_325, i8 255" [pool.cc:22]   --->   Operation 1054 'icmp' 'icmp_ln22_318' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1055 [1/1] (0.92ns)   --->   "%icmp_ln22_319 = icmp_eq  i23 %trunc_ln22_807, i23 0" [pool.cc:22]   --->   Operation 1055 'icmp' 'icmp_ln22_319' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : [1/1] (1.60ns)   --->   Input mux for Operation 1056 '%tmp_326 = fcmp_ogt  i32 %max_936, i32 %max_935'
ST_7 : Operation 1056 [2/2] (1.17ns)   --->   "%tmp_326 = fcmp_ogt  i32 %max_936, i32 %max_935" [pool.cc:22]   --->   Operation 1056 'fcmp' 'tmp_326' <Predicate = (icmp_ln14)> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1057 [1/1] (0.00ns)   --->   "%bitcast_ln22_164 = bitcast i32 %max_943" [pool.cc:22]   --->   Operation 1057 'bitcast' 'bitcast_ln22_164' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 1058 [1/1] (0.00ns)   --->   "%tmp_333 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_164, i32 23, i32 30" [pool.cc:22]   --->   Operation 1058 'partselect' 'tmp_333' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 1059 [1/1] (0.00ns)   --->   "%trunc_ln22_812 = trunc i32 %bitcast_ln22_164" [pool.cc:22]   --->   Operation 1059 'trunc' 'trunc_ln22_812' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 1060 [1/1] (0.00ns)   --->   "%bitcast_ln22_165 = bitcast i32 %max_942" [pool.cc:22]   --->   Operation 1060 'bitcast' 'bitcast_ln22_165' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 1061 [1/1] (0.00ns)   --->   "%tmp_334 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_165, i32 23, i32 30" [pool.cc:22]   --->   Operation 1061 'partselect' 'tmp_334' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 1062 [1/1] (0.00ns)   --->   "%trunc_ln22_813 = trunc i32 %bitcast_ln22_165" [pool.cc:22]   --->   Operation 1062 'trunc' 'trunc_ln22_813' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 1063 [1/1] (0.76ns)   --->   "%icmp_ln22_328 = icmp_ne  i8 %tmp_333, i8 255" [pool.cc:22]   --->   Operation 1063 'icmp' 'icmp_ln22_328' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1064 [1/1] (0.92ns)   --->   "%icmp_ln22_329 = icmp_eq  i23 %trunc_ln22_812, i23 0" [pool.cc:22]   --->   Operation 1064 'icmp' 'icmp_ln22_329' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1065 [1/1] (0.76ns)   --->   "%icmp_ln22_330 = icmp_ne  i8 %tmp_334, i8 255" [pool.cc:22]   --->   Operation 1065 'icmp' 'icmp_ln22_330' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1066 [1/1] (0.92ns)   --->   "%icmp_ln22_331 = icmp_eq  i23 %trunc_ln22_813, i23 0" [pool.cc:22]   --->   Operation 1066 'icmp' 'icmp_ln22_331' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : [1/1] (1.60ns)   --->   Input mux for Operation 1067 '%tmp_335 = fcmp_ogt  i32 %max_943, i32 %max_942'
ST_7 : Operation 1067 [2/2] (1.17ns)   --->   "%tmp_335 = fcmp_ogt  i32 %max_943, i32 %max_942" [pool.cc:22]   --->   Operation 1067 'fcmp' 'tmp_335' <Predicate = (icmp_ln14)> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.01>
ST_8 : Operation 1068 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_89)   --->   "%or_ln22_88 = or i1 %icmp_ln22_177, i1 %icmp_ln22_176" [pool.cc:22]   --->   Operation 1068 'or' 'or_ln22_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1069 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_89)   --->   "%or_ln22_89 = or i1 %icmp_ln22_179, i1 %icmp_ln22_178" [pool.cc:22]   --->   Operation 1069 'or' 'or_ln22_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1070 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_89)   --->   "%and_ln22_88 = and i1 %or_ln22_88, i1 %or_ln22_89" [pool.cc:22]   --->   Operation 1070 'and' 'and_ln22_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1071 [1/2] (2.78ns)   --->   "%tmp_221 = fcmp_ogt  i32 %max_854, i32 %max_853" [pool.cc:22]   --->   Operation 1071 'fcmp' 'tmp_221' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1072 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_89 = and i1 %and_ln22_88, i1 %tmp_221" [pool.cc:22]   --->   Operation 1072 'and' 'and_ln22_89' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1073 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_44 = select i1 %and_ln22_89, i14 %add_ln22_112, i14 %select_ln22_43" [pool.cc:22]   --->   Operation 1073 'select' 'select_ln22_44' <Predicate = true> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1074 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_95)   --->   "%or_ln22_94 = or i1 %icmp_ln22_189, i1 %icmp_ln22_188" [pool.cc:22]   --->   Operation 1074 'or' 'or_ln22_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1075 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_95)   --->   "%or_ln22_95 = or i1 %icmp_ln22_191, i1 %icmp_ln22_190" [pool.cc:22]   --->   Operation 1075 'or' 'or_ln22_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1076 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_95)   --->   "%and_ln22_94 = and i1 %or_ln22_94, i1 %or_ln22_95" [pool.cc:22]   --->   Operation 1076 'and' 'and_ln22_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1077 [1/2] (2.78ns)   --->   "%tmp_230 = fcmp_ogt  i32 %max_861, i32 %max_860" [pool.cc:22]   --->   Operation 1077 'fcmp' 'tmp_230' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1078 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_95 = and i1 %and_ln22_94, i1 %tmp_230" [pool.cc:22]   --->   Operation 1078 'and' 'and_ln22_95' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1079 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_47 = select i1 %and_ln22_95, i14 %add_ln22_116, i14 %select_ln22_46" [pool.cc:22]   --->   Operation 1079 'select' 'select_ln22_47' <Predicate = true> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1080 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_101)   --->   "%or_ln22_100 = or i1 %icmp_ln22_201, i1 %icmp_ln22_200" [pool.cc:22]   --->   Operation 1080 'or' 'or_ln22_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1081 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_101)   --->   "%or_ln22_101 = or i1 %icmp_ln22_203, i1 %icmp_ln22_202" [pool.cc:22]   --->   Operation 1081 'or' 'or_ln22_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1082 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_101)   --->   "%and_ln22_100 = and i1 %or_ln22_100, i1 %or_ln22_101" [pool.cc:22]   --->   Operation 1082 'and' 'and_ln22_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1083 [1/2] (2.78ns)   --->   "%tmp_239 = fcmp_ogt  i32 %max_868, i32 %max_867" [pool.cc:22]   --->   Operation 1083 'fcmp' 'tmp_239' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1084 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_101 = and i1 %and_ln22_100, i1 %tmp_239" [pool.cc:22]   --->   Operation 1084 'and' 'and_ln22_101' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1085 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_50 = select i1 %and_ln22_101, i14 %add_ln22_119, i14 %select_ln22_49" [pool.cc:22]   --->   Operation 1085 'select' 'select_ln22_50' <Predicate = true> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1086 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_107)   --->   "%or_ln22_106 = or i1 %icmp_ln22_213, i1 %icmp_ln22_212" [pool.cc:22]   --->   Operation 1086 'or' 'or_ln22_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1087 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_107)   --->   "%or_ln22_107 = or i1 %icmp_ln22_215, i1 %icmp_ln22_214" [pool.cc:22]   --->   Operation 1087 'or' 'or_ln22_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1088 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_107)   --->   "%and_ln22_106 = and i1 %or_ln22_106, i1 %or_ln22_107" [pool.cc:22]   --->   Operation 1088 'and' 'and_ln22_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1089 [1/2] (2.78ns)   --->   "%tmp_248 = fcmp_ogt  i32 %max_875, i32 %max_874" [pool.cc:22]   --->   Operation 1089 'fcmp' 'tmp_248' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1090 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_107 = and i1 %and_ln22_106, i1 %tmp_248" [pool.cc:22]   --->   Operation 1090 'and' 'and_ln22_107' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1091 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_53 = select i1 %and_ln22_107, i14 %add_ln22_123, i14 %select_ln22_52" [pool.cc:22]   --->   Operation 1091 'select' 'select_ln22_53' <Predicate = true> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1092 [1/1] (0.00ns)   --->   "%bitcast_ln22_112 = bitcast i32 %max_882" [pool.cc:22]   --->   Operation 1092 'bitcast' 'bitcast_ln22_112' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1093 [1/1] (0.00ns)   --->   "%tmp_255 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_112, i32 23, i32 30" [pool.cc:22]   --->   Operation 1093 'partselect' 'tmp_255' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1094 [1/1] (0.00ns)   --->   "%trunc_ln22_760 = trunc i32 %bitcast_ln22_112" [pool.cc:22]   --->   Operation 1094 'trunc' 'trunc_ln22_760' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1095 [1/1] (0.00ns)   --->   "%bitcast_ln22_113 = bitcast i32 %max_881" [pool.cc:22]   --->   Operation 1095 'bitcast' 'bitcast_ln22_113' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1096 [1/1] (0.00ns)   --->   "%tmp_256 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_113, i32 23, i32 30" [pool.cc:22]   --->   Operation 1096 'partselect' 'tmp_256' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1097 [1/1] (0.00ns)   --->   "%trunc_ln22_761 = trunc i32 %bitcast_ln22_113" [pool.cc:22]   --->   Operation 1097 'trunc' 'trunc_ln22_761' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1098 [1/1] (0.76ns)   --->   "%icmp_ln22_224 = icmp_ne  i8 %tmp_255, i8 255" [pool.cc:22]   --->   Operation 1098 'icmp' 'icmp_ln22_224' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1099 [1/1] (0.92ns)   --->   "%icmp_ln22_225 = icmp_eq  i23 %trunc_ln22_760, i23 0" [pool.cc:22]   --->   Operation 1099 'icmp' 'icmp_ln22_225' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1100 [1/1] (0.76ns)   --->   "%icmp_ln22_226 = icmp_ne  i8 %tmp_256, i8 255" [pool.cc:22]   --->   Operation 1100 'icmp' 'icmp_ln22_226' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1101 [1/1] (0.92ns)   --->   "%icmp_ln22_227 = icmp_eq  i23 %trunc_ln22_761, i23 0" [pool.cc:22]   --->   Operation 1101 'icmp' 'icmp_ln22_227' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : [1/1] (1.60ns)   --->   Input mux for Operation 1102 '%tmp_257 = fcmp_ogt  i32 %max_882, i32 %max_881'
ST_8 : Operation 1102 [2/2] (1.17ns)   --->   "%tmp_257 = fcmp_ogt  i32 %max_882, i32 %max_881" [pool.cc:22]   --->   Operation 1102 'fcmp' 'tmp_257' <Predicate = true> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1103 [1/1] (0.00ns)   --->   "%bitcast_ln22_118 = bitcast i32 %max_889" [pool.cc:22]   --->   Operation 1103 'bitcast' 'bitcast_ln22_118' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1104 [1/1] (0.00ns)   --->   "%tmp_264 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_118, i32 23, i32 30" [pool.cc:22]   --->   Operation 1104 'partselect' 'tmp_264' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1105 [1/1] (0.00ns)   --->   "%trunc_ln22_766 = trunc i32 %bitcast_ln22_118" [pool.cc:22]   --->   Operation 1105 'trunc' 'trunc_ln22_766' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1106 [1/1] (0.00ns)   --->   "%bitcast_ln22_119 = bitcast i32 %max_888" [pool.cc:22]   --->   Operation 1106 'bitcast' 'bitcast_ln22_119' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1107 [1/1] (0.00ns)   --->   "%tmp_265 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_119, i32 23, i32 30" [pool.cc:22]   --->   Operation 1107 'partselect' 'tmp_265' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1108 [1/1] (0.00ns)   --->   "%trunc_ln22_767 = trunc i32 %bitcast_ln22_119" [pool.cc:22]   --->   Operation 1108 'trunc' 'trunc_ln22_767' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1109 [1/1] (0.76ns)   --->   "%icmp_ln22_236 = icmp_ne  i8 %tmp_264, i8 255" [pool.cc:22]   --->   Operation 1109 'icmp' 'icmp_ln22_236' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1110 [1/1] (0.92ns)   --->   "%icmp_ln22_237 = icmp_eq  i23 %trunc_ln22_766, i23 0" [pool.cc:22]   --->   Operation 1110 'icmp' 'icmp_ln22_237' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1111 [1/1] (0.76ns)   --->   "%icmp_ln22_238 = icmp_ne  i8 %tmp_265, i8 255" [pool.cc:22]   --->   Operation 1111 'icmp' 'icmp_ln22_238' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1112 [1/1] (0.92ns)   --->   "%icmp_ln22_239 = icmp_eq  i23 %trunc_ln22_767, i23 0" [pool.cc:22]   --->   Operation 1112 'icmp' 'icmp_ln22_239' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : [1/1] (1.60ns)   --->   Input mux for Operation 1113 '%tmp_266 = fcmp_ogt  i32 %max_889, i32 %max_888'
ST_8 : Operation 1113 [2/2] (1.17ns)   --->   "%tmp_266 = fcmp_ogt  i32 %max_889, i32 %max_888" [pool.cc:22]   --->   Operation 1113 'fcmp' 'tmp_266' <Predicate = true> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1114 [1/2] (1.23ns)   --->   "%max_895 = load i14 %in_features_addr_608" [pool.cc:22]   --->   Operation 1114 'load' 'max_895' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_8 : Operation 1115 [1/1] (0.00ns)   --->   "%bitcast_ln22_124 = bitcast i32 %max_896" [pool.cc:22]   --->   Operation 1115 'bitcast' 'bitcast_ln22_124' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1116 [1/1] (0.00ns)   --->   "%tmp_273 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_124, i32 23, i32 30" [pool.cc:22]   --->   Operation 1116 'partselect' 'tmp_273' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1117 [1/1] (0.00ns)   --->   "%trunc_ln22_772 = trunc i32 %bitcast_ln22_124" [pool.cc:22]   --->   Operation 1117 'trunc' 'trunc_ln22_772' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1118 [1/1] (0.00ns)   --->   "%bitcast_ln22_125 = bitcast i32 %max_895" [pool.cc:22]   --->   Operation 1118 'bitcast' 'bitcast_ln22_125' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1119 [1/1] (0.00ns)   --->   "%tmp_274 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_125, i32 23, i32 30" [pool.cc:22]   --->   Operation 1119 'partselect' 'tmp_274' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1120 [1/1] (0.00ns)   --->   "%trunc_ln22_773 = trunc i32 %bitcast_ln22_125" [pool.cc:22]   --->   Operation 1120 'trunc' 'trunc_ln22_773' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1121 [1/1] (0.76ns)   --->   "%icmp_ln22_248 = icmp_ne  i8 %tmp_273, i8 255" [pool.cc:22]   --->   Operation 1121 'icmp' 'icmp_ln22_248' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1122 [1/1] (0.92ns)   --->   "%icmp_ln22_249 = icmp_eq  i23 %trunc_ln22_772, i23 0" [pool.cc:22]   --->   Operation 1122 'icmp' 'icmp_ln22_249' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1123 [1/1] (0.76ns)   --->   "%icmp_ln22_250 = icmp_ne  i8 %tmp_274, i8 255" [pool.cc:22]   --->   Operation 1123 'icmp' 'icmp_ln22_250' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1124 [1/1] (0.92ns)   --->   "%icmp_ln22_251 = icmp_eq  i23 %trunc_ln22_773, i23 0" [pool.cc:22]   --->   Operation 1124 'icmp' 'icmp_ln22_251' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : [1/1] (1.60ns)   --->   Input mux for Operation 1125 '%tmp_275 = fcmp_ogt  i32 %max_896, i32 %max_895'
ST_8 : Operation 1125 [2/2] (1.17ns)   --->   "%tmp_275 = fcmp_ogt  i32 %max_896, i32 %max_895" [pool.cc:22]   --->   Operation 1125 'fcmp' 'tmp_275' <Predicate = true> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1126 [1/2] (1.23ns)   --->   "%max_902 = load i14 %in_features_addr_611" [pool.cc:22]   --->   Operation 1126 'load' 'max_902' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_8 : Operation 1127 [1/1] (0.00ns)   --->   "%bitcast_ln22_130 = bitcast i32 %max_903" [pool.cc:22]   --->   Operation 1127 'bitcast' 'bitcast_ln22_130' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1128 [1/1] (0.00ns)   --->   "%tmp_282 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_130, i32 23, i32 30" [pool.cc:22]   --->   Operation 1128 'partselect' 'tmp_282' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1129 [1/1] (0.00ns)   --->   "%trunc_ln22_778 = trunc i32 %bitcast_ln22_130" [pool.cc:22]   --->   Operation 1129 'trunc' 'trunc_ln22_778' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1130 [1/1] (0.00ns)   --->   "%bitcast_ln22_131 = bitcast i32 %max_902" [pool.cc:22]   --->   Operation 1130 'bitcast' 'bitcast_ln22_131' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1131 [1/1] (0.00ns)   --->   "%tmp_283 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_131, i32 23, i32 30" [pool.cc:22]   --->   Operation 1131 'partselect' 'tmp_283' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1132 [1/1] (0.00ns)   --->   "%trunc_ln22_779 = trunc i32 %bitcast_ln22_131" [pool.cc:22]   --->   Operation 1132 'trunc' 'trunc_ln22_779' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1133 [1/1] (0.76ns)   --->   "%icmp_ln22_260 = icmp_ne  i8 %tmp_282, i8 255" [pool.cc:22]   --->   Operation 1133 'icmp' 'icmp_ln22_260' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1134 [1/1] (0.92ns)   --->   "%icmp_ln22_261 = icmp_eq  i23 %trunc_ln22_778, i23 0" [pool.cc:22]   --->   Operation 1134 'icmp' 'icmp_ln22_261' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1135 [1/1] (0.76ns)   --->   "%icmp_ln22_262 = icmp_ne  i8 %tmp_283, i8 255" [pool.cc:22]   --->   Operation 1135 'icmp' 'icmp_ln22_262' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1136 [1/1] (0.92ns)   --->   "%icmp_ln22_263 = icmp_eq  i23 %trunc_ln22_779, i23 0" [pool.cc:22]   --->   Operation 1136 'icmp' 'icmp_ln22_263' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : [1/1] (1.60ns)   --->   Input mux for Operation 1137 '%tmp_284 = fcmp_ogt  i32 %max_903, i32 %max_902'
ST_8 : Operation 1137 [2/2] (1.17ns)   --->   "%tmp_284 = fcmp_ogt  i32 %max_903, i32 %max_902" [pool.cc:22]   --->   Operation 1137 'fcmp' 'tmp_284' <Predicate = true> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1138 [1/2] (1.23ns)   --->   "%max_909 = load i14 %in_features_addr_614" [pool.cc:22]   --->   Operation 1138 'load' 'max_909' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_8 : Operation 1139 [1/1] (0.00ns)   --->   "%bitcast_ln22_136 = bitcast i32 %max_910" [pool.cc:22]   --->   Operation 1139 'bitcast' 'bitcast_ln22_136' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1140 [1/1] (0.00ns)   --->   "%tmp_291 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_136, i32 23, i32 30" [pool.cc:22]   --->   Operation 1140 'partselect' 'tmp_291' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1141 [1/1] (0.00ns)   --->   "%trunc_ln22_784 = trunc i32 %bitcast_ln22_136" [pool.cc:22]   --->   Operation 1141 'trunc' 'trunc_ln22_784' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1142 [1/1] (0.00ns)   --->   "%bitcast_ln22_137 = bitcast i32 %max_909" [pool.cc:22]   --->   Operation 1142 'bitcast' 'bitcast_ln22_137' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1143 [1/1] (0.00ns)   --->   "%tmp_292 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_137, i32 23, i32 30" [pool.cc:22]   --->   Operation 1143 'partselect' 'tmp_292' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1144 [1/1] (0.00ns)   --->   "%trunc_ln22_785 = trunc i32 %bitcast_ln22_137" [pool.cc:22]   --->   Operation 1144 'trunc' 'trunc_ln22_785' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1145 [1/1] (0.76ns)   --->   "%icmp_ln22_272 = icmp_ne  i8 %tmp_291, i8 255" [pool.cc:22]   --->   Operation 1145 'icmp' 'icmp_ln22_272' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1146 [1/1] (0.92ns)   --->   "%icmp_ln22_273 = icmp_eq  i23 %trunc_ln22_784, i23 0" [pool.cc:22]   --->   Operation 1146 'icmp' 'icmp_ln22_273' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1147 [1/1] (0.76ns)   --->   "%icmp_ln22_274 = icmp_ne  i8 %tmp_292, i8 255" [pool.cc:22]   --->   Operation 1147 'icmp' 'icmp_ln22_274' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1148 [1/1] (0.92ns)   --->   "%icmp_ln22_275 = icmp_eq  i23 %trunc_ln22_785, i23 0" [pool.cc:22]   --->   Operation 1148 'icmp' 'icmp_ln22_275' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : [1/1] (1.60ns)   --->   Input mux for Operation 1149 '%tmp_293 = fcmp_ogt  i32 %max_910, i32 %max_909'
ST_8 : Operation 1149 [2/2] (1.17ns)   --->   "%tmp_293 = fcmp_ogt  i32 %max_910, i32 %max_909" [pool.cc:22]   --->   Operation 1149 'fcmp' 'tmp_293' <Predicate = true> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1150 [1/2] (1.23ns)   --->   "%max_916 = load i14 %in_features_addr_617" [pool.cc:22]   --->   Operation 1150 'load' 'max_916' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_8 : Operation 1151 [1/1] (0.00ns)   --->   "%bitcast_ln22_142 = bitcast i32 %max_917" [pool.cc:22]   --->   Operation 1151 'bitcast' 'bitcast_ln22_142' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1152 [1/1] (0.00ns)   --->   "%tmp_300 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_142, i32 23, i32 30" [pool.cc:22]   --->   Operation 1152 'partselect' 'tmp_300' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1153 [1/1] (0.00ns)   --->   "%trunc_ln22_790 = trunc i32 %bitcast_ln22_142" [pool.cc:22]   --->   Operation 1153 'trunc' 'trunc_ln22_790' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1154 [1/1] (0.00ns)   --->   "%bitcast_ln22_143 = bitcast i32 %max_916" [pool.cc:22]   --->   Operation 1154 'bitcast' 'bitcast_ln22_143' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1155 [1/1] (0.00ns)   --->   "%tmp_301 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_143, i32 23, i32 30" [pool.cc:22]   --->   Operation 1155 'partselect' 'tmp_301' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1156 [1/1] (0.00ns)   --->   "%trunc_ln22_791 = trunc i32 %bitcast_ln22_143" [pool.cc:22]   --->   Operation 1156 'trunc' 'trunc_ln22_791' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1157 [1/1] (0.76ns)   --->   "%icmp_ln22_284 = icmp_ne  i8 %tmp_300, i8 255" [pool.cc:22]   --->   Operation 1157 'icmp' 'icmp_ln22_284' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1158 [1/1] (0.92ns)   --->   "%icmp_ln22_285 = icmp_eq  i23 %trunc_ln22_790, i23 0" [pool.cc:22]   --->   Operation 1158 'icmp' 'icmp_ln22_285' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1159 [1/1] (0.76ns)   --->   "%icmp_ln22_286 = icmp_ne  i8 %tmp_301, i8 255" [pool.cc:22]   --->   Operation 1159 'icmp' 'icmp_ln22_286' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1160 [1/1] (0.92ns)   --->   "%icmp_ln22_287 = icmp_eq  i23 %trunc_ln22_791, i23 0" [pool.cc:22]   --->   Operation 1160 'icmp' 'icmp_ln22_287' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : [1/1] (1.60ns)   --->   Input mux for Operation 1161 '%tmp_302 = fcmp_ogt  i32 %max_917, i32 %max_916'
ST_8 : Operation 1161 [2/2] (1.17ns)   --->   "%tmp_302 = fcmp_ogt  i32 %max_917, i32 %max_916" [pool.cc:22]   --->   Operation 1161 'fcmp' 'tmp_302' <Predicate = true> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1162 [1/2] (1.23ns)   --->   "%max_923 = load i14 %in_features_addr_620" [pool.cc:22]   --->   Operation 1162 'load' 'max_923' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_8 : Operation 1163 [1/2] (1.23ns)   --->   "%max_930 = load i14 %in_features_addr_623" [pool.cc:22]   --->   Operation 1163 'load' 'max_930' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_8 : Operation 1164 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_159)   --->   "%or_ln22_158 = or i1 %icmp_ln22_317, i1 %icmp_ln22_316" [pool.cc:22]   --->   Operation 1164 'or' 'or_ln22_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1165 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_159)   --->   "%or_ln22_159 = or i1 %icmp_ln22_319, i1 %icmp_ln22_318" [pool.cc:22]   --->   Operation 1165 'or' 'or_ln22_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1166 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_159)   --->   "%and_ln22_158 = and i1 %or_ln22_158, i1 %or_ln22_159" [pool.cc:22]   --->   Operation 1166 'and' 'and_ln22_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1167 [1/2] (2.78ns)   --->   "%tmp_326 = fcmp_ogt  i32 %max_936, i32 %max_935" [pool.cc:22]   --->   Operation 1167 'fcmp' 'tmp_326' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1168 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_159 = and i1 %and_ln22_158, i1 %tmp_326" [pool.cc:22]   --->   Operation 1168 'and' 'and_ln22_159' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1169 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_79 = select i1 %and_ln22_159, i14 %tmp_857, i14 %select_ln22_78" [pool.cc:22]   --->   Operation 1169 'select' 'select_ln22_79' <Predicate = true> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1170 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_165)   --->   "%or_ln22_164 = or i1 %icmp_ln22_329, i1 %icmp_ln22_328" [pool.cc:22]   --->   Operation 1170 'or' 'or_ln22_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1171 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_165)   --->   "%or_ln22_165 = or i1 %icmp_ln22_331, i1 %icmp_ln22_330" [pool.cc:22]   --->   Operation 1171 'or' 'or_ln22_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1172 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_165)   --->   "%and_ln22_164 = and i1 %or_ln22_164, i1 %or_ln22_165" [pool.cc:22]   --->   Operation 1172 'and' 'and_ln22_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1173 [1/2] (2.78ns)   --->   "%tmp_335 = fcmp_ogt  i32 %max_943, i32 %max_942" [pool.cc:22]   --->   Operation 1173 'fcmp' 'tmp_335' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1174 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_165 = and i1 %and_ln22_164, i1 %tmp_335" [pool.cc:22]   --->   Operation 1174 'and' 'and_ln22_165' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1175 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_82 = select i1 %and_ln22_165, i14 %add_ln22_156, i14 %select_ln22_81" [pool.cc:22]   --->   Operation 1175 'select' 'select_ln22_82' <Predicate = true> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.30>
ST_9 : Operation 1176 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_113)   --->   "%or_ln22_112 = or i1 %icmp_ln22_225, i1 %icmp_ln22_224" [pool.cc:22]   --->   Operation 1176 'or' 'or_ln22_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1177 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_113)   --->   "%or_ln22_113 = or i1 %icmp_ln22_227, i1 %icmp_ln22_226" [pool.cc:22]   --->   Operation 1177 'or' 'or_ln22_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1178 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_113)   --->   "%and_ln22_112 = and i1 %or_ln22_112, i1 %or_ln22_113" [pool.cc:22]   --->   Operation 1178 'and' 'and_ln22_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1179 [1/2] (2.78ns)   --->   "%tmp_257 = fcmp_ogt  i32 %max_882, i32 %max_881" [pool.cc:22]   --->   Operation 1179 'fcmp' 'tmp_257' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1180 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_113 = and i1 %and_ln22_112, i1 %tmp_257" [pool.cc:22]   --->   Operation 1180 'and' 'and_ln22_113' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1181 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_56 = select i1 %and_ln22_113, i14 %add_ln22_126, i14 %select_ln22_55" [pool.cc:22]   --->   Operation 1181 'select' 'select_ln22_56' <Predicate = true> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1182 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_119)   --->   "%or_ln22_118 = or i1 %icmp_ln22_237, i1 %icmp_ln22_236" [pool.cc:22]   --->   Operation 1182 'or' 'or_ln22_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1183 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_119)   --->   "%or_ln22_119 = or i1 %icmp_ln22_239, i1 %icmp_ln22_238" [pool.cc:22]   --->   Operation 1183 'or' 'or_ln22_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1184 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_119)   --->   "%and_ln22_118 = and i1 %or_ln22_118, i1 %or_ln22_119" [pool.cc:22]   --->   Operation 1184 'and' 'and_ln22_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1185 [1/2] (2.78ns)   --->   "%tmp_266 = fcmp_ogt  i32 %max_889, i32 %max_888" [pool.cc:22]   --->   Operation 1185 'fcmp' 'tmp_266' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1186 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_119 = and i1 %and_ln22_118, i1 %tmp_266" [pool.cc:22]   --->   Operation 1186 'and' 'and_ln22_119' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1187 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_59 = select i1 %and_ln22_119, i14 %add_ln22_130, i14 %select_ln22_58" [pool.cc:22]   --->   Operation 1187 'select' 'select_ln22_59' <Predicate = true> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1188 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_125)   --->   "%or_ln22_124 = or i1 %icmp_ln22_249, i1 %icmp_ln22_248" [pool.cc:22]   --->   Operation 1188 'or' 'or_ln22_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1189 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_125)   --->   "%or_ln22_125 = or i1 %icmp_ln22_251, i1 %icmp_ln22_250" [pool.cc:22]   --->   Operation 1189 'or' 'or_ln22_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1190 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_125)   --->   "%and_ln22_124 = and i1 %or_ln22_124, i1 %or_ln22_125" [pool.cc:22]   --->   Operation 1190 'and' 'and_ln22_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1191 [1/2] (2.78ns)   --->   "%tmp_275 = fcmp_ogt  i32 %max_896, i32 %max_895" [pool.cc:22]   --->   Operation 1191 'fcmp' 'tmp_275' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1192 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_125 = and i1 %and_ln22_124, i1 %tmp_275" [pool.cc:22]   --->   Operation 1192 'and' 'and_ln22_125' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1193 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_62 = select i1 %and_ln22_125, i14 %add_ln22_133, i14 %select_ln22_61" [pool.cc:22]   --->   Operation 1193 'select' 'select_ln22_62' <Predicate = true> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1194 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_131)   --->   "%or_ln22_130 = or i1 %icmp_ln22_261, i1 %icmp_ln22_260" [pool.cc:22]   --->   Operation 1194 'or' 'or_ln22_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1195 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_131)   --->   "%or_ln22_131 = or i1 %icmp_ln22_263, i1 %icmp_ln22_262" [pool.cc:22]   --->   Operation 1195 'or' 'or_ln22_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1196 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_131)   --->   "%and_ln22_130 = and i1 %or_ln22_130, i1 %or_ln22_131" [pool.cc:22]   --->   Operation 1196 'and' 'and_ln22_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1197 [1/2] (2.78ns)   --->   "%tmp_284 = fcmp_ogt  i32 %max_903, i32 %max_902" [pool.cc:22]   --->   Operation 1197 'fcmp' 'tmp_284' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1198 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_131 = and i1 %and_ln22_130, i1 %tmp_284" [pool.cc:22]   --->   Operation 1198 'and' 'and_ln22_131' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1199 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_65 = select i1 %and_ln22_131, i14 %add_ln22_137, i14 %select_ln22_64" [pool.cc:22]   --->   Operation 1199 'select' 'select_ln22_65' <Predicate = true> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1200 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_137)   --->   "%or_ln22_136 = or i1 %icmp_ln22_273, i1 %icmp_ln22_272" [pool.cc:22]   --->   Operation 1200 'or' 'or_ln22_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1201 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_137)   --->   "%or_ln22_137 = or i1 %icmp_ln22_275, i1 %icmp_ln22_274" [pool.cc:22]   --->   Operation 1201 'or' 'or_ln22_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1202 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_137)   --->   "%and_ln22_136 = and i1 %or_ln22_136, i1 %or_ln22_137" [pool.cc:22]   --->   Operation 1202 'and' 'and_ln22_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1203 [1/2] (2.78ns)   --->   "%tmp_293 = fcmp_ogt  i32 %max_910, i32 %max_909" [pool.cc:22]   --->   Operation 1203 'fcmp' 'tmp_293' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1204 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_137 = and i1 %and_ln22_136, i1 %tmp_293" [pool.cc:22]   --->   Operation 1204 'and' 'and_ln22_137' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1205 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_68 = select i1 %and_ln22_137, i14 %add_ln22_140, i14 %select_ln22_67" [pool.cc:22]   --->   Operation 1205 'select' 'select_ln22_68' <Predicate = true> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1206 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_143)   --->   "%or_ln22_142 = or i1 %icmp_ln22_285, i1 %icmp_ln22_284" [pool.cc:22]   --->   Operation 1206 'or' 'or_ln22_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1207 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_143)   --->   "%or_ln22_143 = or i1 %icmp_ln22_287, i1 %icmp_ln22_286" [pool.cc:22]   --->   Operation 1207 'or' 'or_ln22_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1208 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_143)   --->   "%and_ln22_142 = and i1 %or_ln22_142, i1 %or_ln22_143" [pool.cc:22]   --->   Operation 1208 'and' 'and_ln22_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1209 [1/2] (2.78ns)   --->   "%tmp_302 = fcmp_ogt  i32 %max_917, i32 %max_916" [pool.cc:22]   --->   Operation 1209 'fcmp' 'tmp_302' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1210 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_143 = and i1 %and_ln22_142, i1 %tmp_302" [pool.cc:22]   --->   Operation 1210 'and' 'and_ln22_143' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1211 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_71 = select i1 %and_ln22_143, i14 %add_ln22_144, i14 %select_ln22_70" [pool.cc:22]   --->   Operation 1211 'select' 'select_ln22_71' <Predicate = true> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.11>
ST_10 : Operation 1212 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i4 %tmp_846" [pool.cc:27]   --->   Operation 1212 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1213 [1/1] (2.11ns)   --->   "%mul_ln27 = mul i12 %zext_ln27, i12 280" [pool.cc:27]   --->   Operation 1213 'mul' 'mul_ln27' <Predicate = true> <Delay = 2.11> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.78>
ST_11 : Operation 1214 [1/1] (0.00ns)   --->   "%bitcast_ln22_148 = bitcast i32 %max_924" [pool.cc:22]   --->   Operation 1214 'bitcast' 'bitcast_ln22_148' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1215 [1/1] (0.00ns)   --->   "%tmp_309 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_148, i32 23, i32 30" [pool.cc:22]   --->   Operation 1215 'partselect' 'tmp_309' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1216 [1/1] (0.00ns)   --->   "%trunc_ln22_796 = trunc i32 %bitcast_ln22_148" [pool.cc:22]   --->   Operation 1216 'trunc' 'trunc_ln22_796' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1217 [1/1] (0.00ns)   --->   "%bitcast_ln22_149 = bitcast i32 %max_923" [pool.cc:22]   --->   Operation 1217 'bitcast' 'bitcast_ln22_149' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1218 [1/1] (0.00ns)   --->   "%tmp_310 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_149, i32 23, i32 30" [pool.cc:22]   --->   Operation 1218 'partselect' 'tmp_310' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1219 [1/1] (0.00ns)   --->   "%trunc_ln22_797 = trunc i32 %bitcast_ln22_149" [pool.cc:22]   --->   Operation 1219 'trunc' 'trunc_ln22_797' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1220 [1/1] (0.76ns)   --->   "%icmp_ln22_296 = icmp_ne  i8 %tmp_309, i8 255" [pool.cc:22]   --->   Operation 1220 'icmp' 'icmp_ln22_296' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1221 [1/1] (0.92ns)   --->   "%icmp_ln22_297 = icmp_eq  i23 %trunc_ln22_796, i23 0" [pool.cc:22]   --->   Operation 1221 'icmp' 'icmp_ln22_297' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1222 [1/1] (0.76ns)   --->   "%icmp_ln22_298 = icmp_ne  i8 %tmp_310, i8 255" [pool.cc:22]   --->   Operation 1222 'icmp' 'icmp_ln22_298' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1223 [1/1] (0.92ns)   --->   "%icmp_ln22_299 = icmp_eq  i23 %trunc_ln22_797, i23 0" [pool.cc:22]   --->   Operation 1223 'icmp' 'icmp_ln22_299' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : [1/1] (1.60ns)   --->   Input mux for Operation 1224 '%tmp_311 = fcmp_ogt  i32 %max_924, i32 %max_923'
ST_11 : Operation 1224 [2/2] (1.17ns)   --->   "%tmp_311 = fcmp_ogt  i32 %max_924, i32 %max_923" [pool.cc:22]   --->   Operation 1224 'fcmp' 'tmp_311' <Predicate = true> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1225 [1/1] (0.00ns)   --->   "%bitcast_ln22_154 = bitcast i32 %max_931" [pool.cc:22]   --->   Operation 1225 'bitcast' 'bitcast_ln22_154' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1226 [1/1] (0.00ns)   --->   "%tmp_318 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_154, i32 23, i32 30" [pool.cc:22]   --->   Operation 1226 'partselect' 'tmp_318' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1227 [1/1] (0.00ns)   --->   "%trunc_ln22_802 = trunc i32 %bitcast_ln22_154" [pool.cc:22]   --->   Operation 1227 'trunc' 'trunc_ln22_802' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1228 [1/1] (0.00ns)   --->   "%bitcast_ln22_155 = bitcast i32 %max_930" [pool.cc:22]   --->   Operation 1228 'bitcast' 'bitcast_ln22_155' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1229 [1/1] (0.00ns)   --->   "%tmp_319 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_155, i32 23, i32 30" [pool.cc:22]   --->   Operation 1229 'partselect' 'tmp_319' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1230 [1/1] (0.00ns)   --->   "%trunc_ln22_803 = trunc i32 %bitcast_ln22_155" [pool.cc:22]   --->   Operation 1230 'trunc' 'trunc_ln22_803' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1231 [1/1] (0.76ns)   --->   "%icmp_ln22_308 = icmp_ne  i8 %tmp_318, i8 255" [pool.cc:22]   --->   Operation 1231 'icmp' 'icmp_ln22_308' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1232 [1/1] (0.92ns)   --->   "%icmp_ln22_309 = icmp_eq  i23 %trunc_ln22_802, i23 0" [pool.cc:22]   --->   Operation 1232 'icmp' 'icmp_ln22_309' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1233 [1/1] (0.76ns)   --->   "%icmp_ln22_310 = icmp_ne  i8 %tmp_319, i8 255" [pool.cc:22]   --->   Operation 1233 'icmp' 'icmp_ln22_310' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1234 [1/1] (0.92ns)   --->   "%icmp_ln22_311 = icmp_eq  i23 %trunc_ln22_803, i23 0" [pool.cc:22]   --->   Operation 1234 'icmp' 'icmp_ln22_311' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : [1/1] (1.60ns)   --->   Input mux for Operation 1235 '%tmp_320 = fcmp_ogt  i32 %max_931, i32 %max_930'
ST_11 : Operation 1235 [2/2] (1.17ns)   --->   "%tmp_320 = fcmp_ogt  i32 %max_931, i32 %max_930" [pool.cc:22]   --->   Operation 1235 'fcmp' 'tmp_320' <Predicate = true> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.30>
ST_12 : Operation 1236 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_149)   --->   "%or_ln22_148 = or i1 %icmp_ln22_297, i1 %icmp_ln22_296" [pool.cc:22]   --->   Operation 1236 'or' 'or_ln22_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1237 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_149)   --->   "%or_ln22_149 = or i1 %icmp_ln22_299, i1 %icmp_ln22_298" [pool.cc:22]   --->   Operation 1237 'or' 'or_ln22_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1238 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_149)   --->   "%and_ln22_148 = and i1 %or_ln22_148, i1 %or_ln22_149" [pool.cc:22]   --->   Operation 1238 'and' 'and_ln22_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1239 [1/2] (2.78ns)   --->   "%tmp_311 = fcmp_ogt  i32 %max_924, i32 %max_923" [pool.cc:22]   --->   Operation 1239 'fcmp' 'tmp_311' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1240 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_149 = and i1 %and_ln22_148, i1 %tmp_311" [pool.cc:22]   --->   Operation 1240 'and' 'and_ln22_149' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1241 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_74 = select i1 %and_ln22_149, i14 %add_ln22_147, i14 %select_ln22_73" [pool.cc:22]   --->   Operation 1241 'select' 'select_ln22_74' <Predicate = true> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1242 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_155)   --->   "%or_ln22_154 = or i1 %icmp_ln22_309, i1 %icmp_ln22_308" [pool.cc:22]   --->   Operation 1242 'or' 'or_ln22_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1243 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_155)   --->   "%or_ln22_155 = or i1 %icmp_ln22_311, i1 %icmp_ln22_310" [pool.cc:22]   --->   Operation 1243 'or' 'or_ln22_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1244 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_155)   --->   "%and_ln22_154 = and i1 %or_ln22_154, i1 %or_ln22_155" [pool.cc:22]   --->   Operation 1244 'and' 'and_ln22_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1245 [1/2] (2.78ns)   --->   "%tmp_320 = fcmp_ogt  i32 %max_931, i32 %max_930" [pool.cc:22]   --->   Operation 1245 'fcmp' 'tmp_320' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1246 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_155 = and i1 %and_ln22_154, i1 %tmp_320" [pool.cc:22]   --->   Operation 1246 'and' 'and_ln22_155' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1247 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_77 = select i1 %and_ln22_155, i14 %add_ln22_151, i14 %select_ln22_76" [pool.cc:22]   --->   Operation 1247 'select' 'select_ln22_77' <Predicate = true> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.23>
ST_13 : Operation 1248 [1/1] (0.00ns)   --->   "%zext_ln22_735 = zext i14 %select_ln22_44" [pool.cc:22]   --->   Operation 1248 'zext' 'zext_ln22_735' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1249 [1/1] (0.00ns)   --->   "%in_features_addr_591 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_735" [pool.cc:22]   --->   Operation 1249 'getelementptr' 'in_features_addr_591' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1250 [2/2] (1.23ns)   --->   "%max_855 = load i14 %in_features_addr_591" [pool.cc:22]   --->   Operation 1250 'load' 'max_855' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_13 : Operation 1251 [1/1] (0.00ns)   --->   "%zext_ln22_738 = zext i14 %select_ln22_47" [pool.cc:22]   --->   Operation 1251 'zext' 'zext_ln22_738' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1252 [1/1] (0.00ns)   --->   "%in_features_addr_594 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_738" [pool.cc:22]   --->   Operation 1252 'getelementptr' 'in_features_addr_594' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1253 [2/2] (1.23ns)   --->   "%max_862 = load i14 %in_features_addr_594" [pool.cc:22]   --->   Operation 1253 'load' 'max_862' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_13 : Operation 1254 [1/1] (0.00ns)   --->   "%zext_ln22_741 = zext i14 %select_ln22_50" [pool.cc:22]   --->   Operation 1254 'zext' 'zext_ln22_741' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1255 [1/1] (0.00ns)   --->   "%in_features_addr_597 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_741" [pool.cc:22]   --->   Operation 1255 'getelementptr' 'in_features_addr_597' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1256 [2/2] (1.23ns)   --->   "%max_869 = load i14 %in_features_addr_597" [pool.cc:22]   --->   Operation 1256 'load' 'max_869' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_13 : Operation 1257 [1/1] (0.00ns)   --->   "%zext_ln22_744 = zext i14 %select_ln22_53" [pool.cc:22]   --->   Operation 1257 'zext' 'zext_ln22_744' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1258 [1/1] (0.00ns)   --->   "%in_features_addr_600 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_744" [pool.cc:22]   --->   Operation 1258 'getelementptr' 'in_features_addr_600' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1259 [2/2] (1.23ns)   --->   "%max_876 = load i14 %in_features_addr_600" [pool.cc:22]   --->   Operation 1259 'load' 'max_876' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_13 : Operation 1260 [1/1] (0.00ns)   --->   "%zext_ln22_747 = zext i14 %select_ln22_56" [pool.cc:22]   --->   Operation 1260 'zext' 'zext_ln22_747' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1261 [1/1] (0.00ns)   --->   "%in_features_addr_603 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_747" [pool.cc:22]   --->   Operation 1261 'getelementptr' 'in_features_addr_603' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1262 [2/2] (1.23ns)   --->   "%max_883 = load i14 %in_features_addr_603" [pool.cc:22]   --->   Operation 1262 'load' 'max_883' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_13 : Operation 1263 [1/1] (0.00ns)   --->   "%zext_ln22_750 = zext i14 %select_ln22_59" [pool.cc:22]   --->   Operation 1263 'zext' 'zext_ln22_750' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1264 [1/1] (0.00ns)   --->   "%in_features_addr_606 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_750" [pool.cc:22]   --->   Operation 1264 'getelementptr' 'in_features_addr_606' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1265 [2/2] (1.23ns)   --->   "%max_890 = load i14 %in_features_addr_606" [pool.cc:22]   --->   Operation 1265 'load' 'max_890' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_13 : Operation 1266 [1/1] (0.00ns)   --->   "%zext_ln22_770 = zext i14 %select_ln22_79" [pool.cc:22]   --->   Operation 1266 'zext' 'zext_ln22_770' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1267 [1/1] (0.00ns)   --->   "%in_features_addr_626 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_770" [pool.cc:22]   --->   Operation 1267 'getelementptr' 'in_features_addr_626' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1268 [2/2] (1.23ns)   --->   "%max_937 = load i14 %in_features_addr_626" [pool.cc:22]   --->   Operation 1268 'load' 'max_937' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_13 : Operation 1269 [1/1] (0.00ns)   --->   "%zext_ln22_773 = zext i14 %select_ln22_82" [pool.cc:22]   --->   Operation 1269 'zext' 'zext_ln22_773' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1270 [1/1] (0.00ns)   --->   "%in_features_addr_629 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_773" [pool.cc:22]   --->   Operation 1270 'getelementptr' 'in_features_addr_629' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1271 [2/2] (1.23ns)   --->   "%max_944 = load i14 %in_features_addr_629" [pool.cc:22]   --->   Operation 1271 'load' 'max_944' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>

State 14 <SV = 13> <Delay = 2.87>
ST_14 : Operation 1272 [1/1] (0.00ns)   --->   "%tmp_847 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tmp_846, i4 0" [pool.cc:27]   --->   Operation 1272 'bitconcatenate' 'tmp_847' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1273 [1/1] (0.00ns)   --->   "%zext_ln27_129 = zext i8 %tmp_847" [pool.cc:27]   --->   Operation 1273 'zext' 'zext_ln27_129' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1274 [1/1] (0.00ns)   --->   "%tmp_848 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %tmp_846, i1 0" [pool.cc:27]   --->   Operation 1274 'bitconcatenate' 'tmp_848' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1275 [1/1] (0.00ns)   --->   "%zext_ln27_130 = zext i5 %tmp_848" [pool.cc:27]   --->   Operation 1275 'zext' 'zext_ln27_130' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1276 [1/1] (0.76ns)   --->   "%sub_ln27 = sub i9 %zext_ln27_129, i9 %zext_ln27_130" [pool.cc:27]   --->   Operation 1276 'sub' 'sub_ln27' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1277 [1/1] (0.80ns)   --->   "%add_ln27_27 = add i12 %mul_ln27, i12 %zext_ln14_1_cast1" [pool.cc:27]   --->   Operation 1277 'add' 'add_ln27_27' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1278 [1/1] (0.00ns)   --->   "%zext_ln27_131 = zext i12 %add_ln27_27" [pool.cc:27]   --->   Operation 1278 'zext' 'zext_ln27_131' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1279 [1/1] (0.00ns)   --->   "%out_features_addr_23 = getelementptr i32 %out_features, i64 0, i64 %zext_ln27_131" [pool.cc:27]   --->   Operation 1279 'getelementptr' 'out_features_addr_23' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1280 [1/1] (0.00ns)   --->   "%or_ln27 = or i9 %sub_ln27, i9 1" [pool.cc:27]   --->   Operation 1280 'or' 'or_ln27' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1281 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i9 %or_ln27" [pool.cc:27]   --->   Operation 1281 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1282 [1/1] (0.00ns)   --->   "%p_shl40 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln27, i4 0" [pool.cc:27]   --->   Operation 1282 'bitconcatenate' 'p_shl40' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1283 [1/1] (0.00ns)   --->   "%tmp_92 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %or_ln27, i2 0" [pool.cc:27]   --->   Operation 1283 'bitconcatenate' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1284 [1/1] (0.00ns)   --->   "%sext_ln27 = sext i11 %tmp_92" [pool.cc:27]   --->   Operation 1284 'sext' 'sext_ln27' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1285 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln27_28 = add i12 %p_shl40, i12 %sext_ln27" [pool.cc:27]   --->   Operation 1285 'add' 'add_ln27_28' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1286 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln27_29 = add i12 %add_ln27_28, i12 %zext_ln14_1_cast1" [pool.cc:27]   --->   Operation 1286 'add' 'add_ln27_29' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1287 [1/1] (0.00ns)   --->   "%zext_ln27_132 = zext i12 %add_ln27_29" [pool.cc:27]   --->   Operation 1287 'zext' 'zext_ln27_132' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1288 [1/1] (0.00ns)   --->   "%out_features_addr_24 = getelementptr i32 %out_features, i64 0, i64 %zext_ln27_132" [pool.cc:27]   --->   Operation 1288 'getelementptr' 'out_features_addr_24' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1289 [1/2] (1.23ns)   --->   "%max_855 = load i14 %in_features_addr_591" [pool.cc:22]   --->   Operation 1289 'load' 'max_855' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_14 : Operation 1290 [1/1] (1.23ns)   --->   "%store_ln27 = store i32 %max_855, i12 %out_features_addr_23" [pool.cc:27]   --->   Operation 1290 'store' 'store_ln27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3920> <RAM>
ST_14 : Operation 1291 [1/2] (1.23ns)   --->   "%max_862 = load i14 %in_features_addr_594" [pool.cc:22]   --->   Operation 1291 'load' 'max_862' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_14 : Operation 1292 [1/1] (1.23ns)   --->   "%store_ln27 = store i32 %max_862, i12 %out_features_addr_24" [pool.cc:27]   --->   Operation 1292 'store' 'store_ln27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3920> <RAM>
ST_14 : Operation 1293 [1/2] (1.23ns)   --->   "%max_869 = load i14 %in_features_addr_597" [pool.cc:22]   --->   Operation 1293 'load' 'max_869' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_14 : Operation 1294 [1/2] (1.23ns)   --->   "%max_876 = load i14 %in_features_addr_600" [pool.cc:22]   --->   Operation 1294 'load' 'max_876' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_14 : Operation 1295 [1/2] (1.23ns)   --->   "%max_883 = load i14 %in_features_addr_603" [pool.cc:22]   --->   Operation 1295 'load' 'max_883' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_14 : Operation 1296 [1/2] (1.23ns)   --->   "%max_890 = load i14 %in_features_addr_606" [pool.cc:22]   --->   Operation 1296 'load' 'max_890' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_14 : Operation 1297 [1/1] (0.00ns)   --->   "%zext_ln22_753 = zext i14 %select_ln22_62" [pool.cc:22]   --->   Operation 1297 'zext' 'zext_ln22_753' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1298 [1/1] (0.00ns)   --->   "%in_features_addr_609 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_753" [pool.cc:22]   --->   Operation 1298 'getelementptr' 'in_features_addr_609' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1299 [2/2] (1.23ns)   --->   "%max_897 = load i14 %in_features_addr_609" [pool.cc:22]   --->   Operation 1299 'load' 'max_897' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_14 : Operation 1300 [1/1] (0.00ns)   --->   "%zext_ln22_756 = zext i14 %select_ln22_65" [pool.cc:22]   --->   Operation 1300 'zext' 'zext_ln22_756' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1301 [1/1] (0.00ns)   --->   "%in_features_addr_612 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_756" [pool.cc:22]   --->   Operation 1301 'getelementptr' 'in_features_addr_612' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1302 [2/2] (1.23ns)   --->   "%max_904 = load i14 %in_features_addr_612" [pool.cc:22]   --->   Operation 1302 'load' 'max_904' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_14 : Operation 1303 [1/1] (0.00ns)   --->   "%zext_ln22_759 = zext i14 %select_ln22_68" [pool.cc:22]   --->   Operation 1303 'zext' 'zext_ln22_759' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1304 [1/1] (0.00ns)   --->   "%in_features_addr_615 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_759" [pool.cc:22]   --->   Operation 1304 'getelementptr' 'in_features_addr_615' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1305 [2/2] (1.23ns)   --->   "%max_911 = load i14 %in_features_addr_615" [pool.cc:22]   --->   Operation 1305 'load' 'max_911' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_14 : Operation 1306 [1/1] (0.00ns)   --->   "%zext_ln22_762 = zext i14 %select_ln22_71" [pool.cc:22]   --->   Operation 1306 'zext' 'zext_ln22_762' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1307 [1/1] (0.00ns)   --->   "%in_features_addr_618 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_762" [pool.cc:22]   --->   Operation 1307 'getelementptr' 'in_features_addr_618' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1308 [2/2] (1.23ns)   --->   "%max_918 = load i14 %in_features_addr_618" [pool.cc:22]   --->   Operation 1308 'load' 'max_918' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_14 : Operation 1309 [1/1] (0.00ns)   --->   "%zext_ln22_765 = zext i14 %select_ln22_74" [pool.cc:22]   --->   Operation 1309 'zext' 'zext_ln22_765' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1310 [1/1] (0.00ns)   --->   "%in_features_addr_621 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_765" [pool.cc:22]   --->   Operation 1310 'getelementptr' 'in_features_addr_621' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1311 [2/2] (1.23ns)   --->   "%max_925 = load i14 %in_features_addr_621" [pool.cc:22]   --->   Operation 1311 'load' 'max_925' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_14 : Operation 1312 [1/1] (0.00ns)   --->   "%zext_ln22_768 = zext i14 %select_ln22_77" [pool.cc:22]   --->   Operation 1312 'zext' 'zext_ln22_768' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1313 [1/1] (0.00ns)   --->   "%in_features_addr_624 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_768" [pool.cc:22]   --->   Operation 1313 'getelementptr' 'in_features_addr_624' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1314 [2/2] (1.23ns)   --->   "%max_932 = load i14 %in_features_addr_624" [pool.cc:22]   --->   Operation 1314 'load' 'max_932' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_14 : Operation 1315 [1/2] (1.23ns)   --->   "%max_937 = load i14 %in_features_addr_626" [pool.cc:22]   --->   Operation 1315 'load' 'max_937' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_14 : Operation 1316 [1/2] (1.23ns)   --->   "%max_944 = load i14 %in_features_addr_629" [pool.cc:22]   --->   Operation 1316 'load' 'max_944' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>

State 15 <SV = 14> <Delay = 2.10>
ST_15 : Operation 1317 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln27_30 = add i12 %mul_ln27, i12 40" [pool.cc:27]   --->   Operation 1317 'add' 'add_ln27_30' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1318 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln27_31 = add i12 %add_ln27_30, i12 %zext_ln14_1_cast1" [pool.cc:27]   --->   Operation 1318 'add' 'add_ln27_31' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1319 [1/1] (0.00ns)   --->   "%zext_ln27_133 = zext i12 %add_ln27_31" [pool.cc:27]   --->   Operation 1319 'zext' 'zext_ln27_133' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1320 [1/1] (0.00ns)   --->   "%out_features_addr_25 = getelementptr i32 %out_features, i64 0, i64 %zext_ln27_133" [pool.cc:27]   --->   Operation 1320 'getelementptr' 'out_features_addr_25' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1321 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln27_32 = add i12 %mul_ln27, i12 60" [pool.cc:27]   --->   Operation 1321 'add' 'add_ln27_32' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1322 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln27_33 = add i12 %add_ln27_32, i12 %zext_ln14_1_cast1" [pool.cc:27]   --->   Operation 1322 'add' 'add_ln27_33' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1323 [1/1] (0.00ns)   --->   "%zext_ln27_134 = zext i12 %add_ln27_33" [pool.cc:27]   --->   Operation 1323 'zext' 'zext_ln27_134' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1324 [1/1] (0.00ns)   --->   "%out_features_addr_26 = getelementptr i32 %out_features, i64 0, i64 %zext_ln27_134" [pool.cc:27]   --->   Operation 1324 'getelementptr' 'out_features_addr_26' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1325 [1/1] (1.23ns)   --->   "%store_ln27 = store i32 %max_869, i12 %out_features_addr_25" [pool.cc:27]   --->   Operation 1325 'store' 'store_ln27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3920> <RAM>
ST_15 : Operation 1326 [1/1] (1.23ns)   --->   "%store_ln27 = store i32 %max_876, i12 %out_features_addr_26" [pool.cc:27]   --->   Operation 1326 'store' 'store_ln27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3920> <RAM>
ST_15 : Operation 1327 [1/2] (1.23ns)   --->   "%max_897 = load i14 %in_features_addr_609" [pool.cc:22]   --->   Operation 1327 'load' 'max_897' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_15 : Operation 1328 [1/2] (1.23ns)   --->   "%max_904 = load i14 %in_features_addr_612" [pool.cc:22]   --->   Operation 1328 'load' 'max_904' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_15 : Operation 1329 [1/2] (1.23ns)   --->   "%max_911 = load i14 %in_features_addr_615" [pool.cc:22]   --->   Operation 1329 'load' 'max_911' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_15 : Operation 1330 [1/2] (1.23ns)   --->   "%max_918 = load i14 %in_features_addr_618" [pool.cc:22]   --->   Operation 1330 'load' 'max_918' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_15 : Operation 1331 [1/2] (1.23ns)   --->   "%max_925 = load i14 %in_features_addr_621" [pool.cc:22]   --->   Operation 1331 'load' 'max_925' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_15 : Operation 1332 [1/2] (1.23ns)   --->   "%max_932 = load i14 %in_features_addr_624" [pool.cc:22]   --->   Operation 1332 'load' 'max_932' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>

State 16 <SV = 15> <Delay = 2.10>
ST_16 : Operation 1333 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln27_34 = add i12 %mul_ln27, i12 80" [pool.cc:27]   --->   Operation 1333 'add' 'add_ln27_34' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1334 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln27_35 = add i12 %add_ln27_34, i12 %zext_ln14_1_cast1" [pool.cc:27]   --->   Operation 1334 'add' 'add_ln27_35' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1335 [1/1] (0.00ns)   --->   "%zext_ln27_135 = zext i12 %add_ln27_35" [pool.cc:27]   --->   Operation 1335 'zext' 'zext_ln27_135' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1336 [1/1] (0.00ns)   --->   "%out_features_addr_27 = getelementptr i32 %out_features, i64 0, i64 %zext_ln27_135" [pool.cc:27]   --->   Operation 1336 'getelementptr' 'out_features_addr_27' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1337 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln27_36 = add i12 %mul_ln27, i12 100" [pool.cc:27]   --->   Operation 1337 'add' 'add_ln27_36' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1338 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln27_37 = add i12 %add_ln27_36, i12 %zext_ln14_1_cast1" [pool.cc:27]   --->   Operation 1338 'add' 'add_ln27_37' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1339 [1/1] (0.00ns)   --->   "%zext_ln27_136 = zext i12 %add_ln27_37" [pool.cc:27]   --->   Operation 1339 'zext' 'zext_ln27_136' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1340 [1/1] (0.00ns)   --->   "%out_features_addr_28 = getelementptr i32 %out_features, i64 0, i64 %zext_ln27_136" [pool.cc:27]   --->   Operation 1340 'getelementptr' 'out_features_addr_28' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1341 [1/1] (1.23ns)   --->   "%store_ln27 = store i32 %max_883, i12 %out_features_addr_27" [pool.cc:27]   --->   Operation 1341 'store' 'store_ln27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3920> <RAM>
ST_16 : Operation 1342 [1/1] (1.23ns)   --->   "%store_ln27 = store i32 %max_890, i12 %out_features_addr_28" [pool.cc:27]   --->   Operation 1342 'store' 'store_ln27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3920> <RAM>

State 17 <SV = 16> <Delay = 2.10>
ST_17 : Operation 1343 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln27_38 = add i12 %mul_ln27, i12 120" [pool.cc:27]   --->   Operation 1343 'add' 'add_ln27_38' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1344 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln27_39 = add i12 %add_ln27_38, i12 %zext_ln14_1_cast1" [pool.cc:27]   --->   Operation 1344 'add' 'add_ln27_39' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1345 [1/1] (0.00ns)   --->   "%zext_ln27_137 = zext i12 %add_ln27_39" [pool.cc:27]   --->   Operation 1345 'zext' 'zext_ln27_137' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1346 [1/1] (0.00ns)   --->   "%out_features_addr_29 = getelementptr i32 %out_features, i64 0, i64 %zext_ln27_137" [pool.cc:27]   --->   Operation 1346 'getelementptr' 'out_features_addr_29' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1347 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln27_40 = add i12 %mul_ln27, i12 140" [pool.cc:27]   --->   Operation 1347 'add' 'add_ln27_40' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1348 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln27_41 = add i12 %add_ln27_40, i12 %zext_ln14_1_cast1" [pool.cc:27]   --->   Operation 1348 'add' 'add_ln27_41' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1349 [1/1] (0.00ns)   --->   "%zext_ln27_138 = zext i12 %add_ln27_41" [pool.cc:27]   --->   Operation 1349 'zext' 'zext_ln27_138' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1350 [1/1] (0.00ns)   --->   "%out_features_addr_30 = getelementptr i32 %out_features, i64 0, i64 %zext_ln27_138" [pool.cc:27]   --->   Operation 1350 'getelementptr' 'out_features_addr_30' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1351 [1/1] (1.23ns)   --->   "%store_ln27 = store i32 %max_897, i12 %out_features_addr_29" [pool.cc:27]   --->   Operation 1351 'store' 'store_ln27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3920> <RAM>
ST_17 : Operation 1352 [1/1] (1.23ns)   --->   "%store_ln27 = store i32 %max_904, i12 %out_features_addr_30" [pool.cc:27]   --->   Operation 1352 'store' 'store_ln27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3920> <RAM>

State 18 <SV = 17> <Delay = 2.78>
ST_18 : Operation 1353 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln27_42 = add i12 %mul_ln27, i12 160" [pool.cc:27]   --->   Operation 1353 'add' 'add_ln27_42' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1354 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln27_43 = add i12 %add_ln27_42, i12 %zext_ln14_1_cast1" [pool.cc:27]   --->   Operation 1354 'add' 'add_ln27_43' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1355 [1/1] (0.00ns)   --->   "%zext_ln27_139 = zext i12 %add_ln27_43" [pool.cc:27]   --->   Operation 1355 'zext' 'zext_ln27_139' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1356 [1/1] (0.00ns)   --->   "%out_features_addr_31 = getelementptr i32 %out_features, i64 0, i64 %zext_ln27_139" [pool.cc:27]   --->   Operation 1356 'getelementptr' 'out_features_addr_31' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1357 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln27_44 = add i12 %mul_ln27, i12 180" [pool.cc:27]   --->   Operation 1357 'add' 'add_ln27_44' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1358 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln27_45 = add i12 %add_ln27_44, i12 %zext_ln14_1_cast1" [pool.cc:27]   --->   Operation 1358 'add' 'add_ln27_45' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1359 [1/1] (0.00ns)   --->   "%zext_ln27_140 = zext i12 %add_ln27_45" [pool.cc:27]   --->   Operation 1359 'zext' 'zext_ln27_140' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1360 [1/1] (0.00ns)   --->   "%out_features_addr_32 = getelementptr i32 %out_features, i64 0, i64 %zext_ln27_140" [pool.cc:27]   --->   Operation 1360 'getelementptr' 'out_features_addr_32' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1361 [1/1] (1.23ns)   --->   "%store_ln27 = store i32 %max_911, i12 %out_features_addr_31" [pool.cc:27]   --->   Operation 1361 'store' 'store_ln27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3920> <RAM>
ST_18 : Operation 1362 [1/1] (1.23ns)   --->   "%store_ln27 = store i32 %max_918, i12 %out_features_addr_32" [pool.cc:27]   --->   Operation 1362 'store' 'store_ln27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3920> <RAM>
ST_18 : Operation 1363 [1/1] (0.00ns)   --->   "%bitcast_ln22_160 = bitcast i32 %max_938" [pool.cc:22]   --->   Operation 1363 'bitcast' 'bitcast_ln22_160' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1364 [1/1] (0.00ns)   --->   "%tmp_327 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_160, i32 23, i32 30" [pool.cc:22]   --->   Operation 1364 'partselect' 'tmp_327' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1365 [1/1] (0.00ns)   --->   "%trunc_ln22_808 = trunc i32 %bitcast_ln22_160" [pool.cc:22]   --->   Operation 1365 'trunc' 'trunc_ln22_808' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1366 [1/1] (0.00ns)   --->   "%bitcast_ln22_161 = bitcast i32 %max_937" [pool.cc:22]   --->   Operation 1366 'bitcast' 'bitcast_ln22_161' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1367 [1/1] (0.00ns)   --->   "%tmp_328 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_161, i32 23, i32 30" [pool.cc:22]   --->   Operation 1367 'partselect' 'tmp_328' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1368 [1/1] (0.00ns)   --->   "%trunc_ln22_809 = trunc i32 %bitcast_ln22_161" [pool.cc:22]   --->   Operation 1368 'trunc' 'trunc_ln22_809' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1369 [1/1] (0.76ns)   --->   "%icmp_ln22_320 = icmp_ne  i8 %tmp_327, i8 255" [pool.cc:22]   --->   Operation 1369 'icmp' 'icmp_ln22_320' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1370 [1/1] (0.92ns)   --->   "%icmp_ln22_321 = icmp_eq  i23 %trunc_ln22_808, i23 0" [pool.cc:22]   --->   Operation 1370 'icmp' 'icmp_ln22_321' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1371 [1/1] (0.76ns)   --->   "%icmp_ln22_322 = icmp_ne  i8 %tmp_328, i8 255" [pool.cc:22]   --->   Operation 1371 'icmp' 'icmp_ln22_322' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1372 [1/1] (0.92ns)   --->   "%icmp_ln22_323 = icmp_eq  i23 %trunc_ln22_809, i23 0" [pool.cc:22]   --->   Operation 1372 'icmp' 'icmp_ln22_323' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (1.60ns)   --->   Input mux for Operation 1373 '%tmp_329 = fcmp_ogt  i32 %max_938, i32 %max_937'
ST_18 : Operation 1373 [2/2] (1.17ns)   --->   "%tmp_329 = fcmp_ogt  i32 %max_938, i32 %max_937" [pool.cc:22]   --->   Operation 1373 'fcmp' 'tmp_329' <Predicate = true> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1374 [1/1] (0.00ns)   --->   "%bitcast_ln22_166 = bitcast i32 %max_945" [pool.cc:22]   --->   Operation 1374 'bitcast' 'bitcast_ln22_166' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1375 [1/1] (0.00ns)   --->   "%tmp_336 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_166, i32 23, i32 30" [pool.cc:22]   --->   Operation 1375 'partselect' 'tmp_336' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1376 [1/1] (0.00ns)   --->   "%trunc_ln22_814 = trunc i32 %bitcast_ln22_166" [pool.cc:22]   --->   Operation 1376 'trunc' 'trunc_ln22_814' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1377 [1/1] (0.00ns)   --->   "%bitcast_ln22_167 = bitcast i32 %max_944" [pool.cc:22]   --->   Operation 1377 'bitcast' 'bitcast_ln22_167' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1378 [1/1] (0.00ns)   --->   "%tmp_337 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_167, i32 23, i32 30" [pool.cc:22]   --->   Operation 1378 'partselect' 'tmp_337' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1379 [1/1] (0.00ns)   --->   "%trunc_ln22_815 = trunc i32 %bitcast_ln22_167" [pool.cc:22]   --->   Operation 1379 'trunc' 'trunc_ln22_815' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1380 [1/1] (0.76ns)   --->   "%icmp_ln22_332 = icmp_ne  i8 %tmp_336, i8 255" [pool.cc:22]   --->   Operation 1380 'icmp' 'icmp_ln22_332' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1381 [1/1] (0.92ns)   --->   "%icmp_ln22_333 = icmp_eq  i23 %trunc_ln22_814, i23 0" [pool.cc:22]   --->   Operation 1381 'icmp' 'icmp_ln22_333' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1382 [1/1] (0.76ns)   --->   "%icmp_ln22_334 = icmp_ne  i8 %tmp_337, i8 255" [pool.cc:22]   --->   Operation 1382 'icmp' 'icmp_ln22_334' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1383 [1/1] (0.92ns)   --->   "%icmp_ln22_335 = icmp_eq  i23 %trunc_ln22_815, i23 0" [pool.cc:22]   --->   Operation 1383 'icmp' 'icmp_ln22_335' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (1.60ns)   --->   Input mux for Operation 1384 '%tmp_338 = fcmp_ogt  i32 %max_945, i32 %max_944'
ST_18 : Operation 1384 [2/2] (1.17ns)   --->   "%tmp_338 = fcmp_ogt  i32 %max_945, i32 %max_944" [pool.cc:22]   --->   Operation 1384 'fcmp' 'tmp_338' <Predicate = true> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.30>
ST_19 : Operation 1385 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln27_46 = add i12 %mul_ln27, i12 200" [pool.cc:27]   --->   Operation 1385 'add' 'add_ln27_46' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1386 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln27_47 = add i12 %add_ln27_46, i12 %zext_ln14_1_cast1" [pool.cc:27]   --->   Operation 1386 'add' 'add_ln27_47' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1387 [1/1] (0.00ns)   --->   "%zext_ln27_141 = zext i12 %add_ln27_47" [pool.cc:27]   --->   Operation 1387 'zext' 'zext_ln27_141' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1388 [1/1] (0.00ns)   --->   "%out_features_addr_33 = getelementptr i32 %out_features, i64 0, i64 %zext_ln27_141" [pool.cc:27]   --->   Operation 1388 'getelementptr' 'out_features_addr_33' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1389 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln27_48 = add i12 %mul_ln27, i12 220" [pool.cc:27]   --->   Operation 1389 'add' 'add_ln27_48' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1390 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln27_49 = add i12 %add_ln27_48, i12 %zext_ln14_1_cast1" [pool.cc:27]   --->   Operation 1390 'add' 'add_ln27_49' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1391 [1/1] (0.00ns)   --->   "%zext_ln27_142 = zext i12 %add_ln27_49" [pool.cc:27]   --->   Operation 1391 'zext' 'zext_ln27_142' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1392 [1/1] (0.00ns)   --->   "%out_features_addr_34 = getelementptr i32 %out_features, i64 0, i64 %zext_ln27_142" [pool.cc:27]   --->   Operation 1392 'getelementptr' 'out_features_addr_34' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1393 [1/1] (1.23ns)   --->   "%store_ln27 = store i32 %max_925, i12 %out_features_addr_33" [pool.cc:27]   --->   Operation 1393 'store' 'store_ln27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3920> <RAM>
ST_19 : Operation 1394 [1/1] (1.23ns)   --->   "%store_ln27 = store i32 %max_932, i12 %out_features_addr_34" [pool.cc:27]   --->   Operation 1394 'store' 'store_ln27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3920> <RAM>
ST_19 : Operation 1395 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_161)   --->   "%or_ln22_160 = or i1 %icmp_ln22_321, i1 %icmp_ln22_320" [pool.cc:22]   --->   Operation 1395 'or' 'or_ln22_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1396 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_161)   --->   "%or_ln22_161 = or i1 %icmp_ln22_323, i1 %icmp_ln22_322" [pool.cc:22]   --->   Operation 1396 'or' 'or_ln22_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1397 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_161)   --->   "%and_ln22_160 = and i1 %or_ln22_160, i1 %or_ln22_161" [pool.cc:22]   --->   Operation 1397 'and' 'and_ln22_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1398 [1/2] (2.78ns)   --->   "%tmp_329 = fcmp_ogt  i32 %max_938, i32 %max_937" [pool.cc:22]   --->   Operation 1398 'fcmp' 'tmp_329' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1399 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_161 = and i1 %and_ln22_160, i1 %tmp_329" [pool.cc:22]   --->   Operation 1399 'and' 'and_ln22_161' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1400 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_80 = select i1 %and_ln22_161, i14 %add_ln22_154, i14 %select_ln22_79" [pool.cc:22]   --->   Operation 1400 'select' 'select_ln22_80' <Predicate = true> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1401 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_167)   --->   "%or_ln22_166 = or i1 %icmp_ln22_333, i1 %icmp_ln22_332" [pool.cc:22]   --->   Operation 1401 'or' 'or_ln22_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1402 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_167)   --->   "%or_ln22_167 = or i1 %icmp_ln22_335, i1 %icmp_ln22_334" [pool.cc:22]   --->   Operation 1402 'or' 'or_ln22_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1403 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_167)   --->   "%and_ln22_166 = and i1 %or_ln22_166, i1 %or_ln22_167" [pool.cc:22]   --->   Operation 1403 'and' 'and_ln22_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1404 [1/2] (2.78ns)   --->   "%tmp_338 = fcmp_ogt  i32 %max_945, i32 %max_944" [pool.cc:22]   --->   Operation 1404 'fcmp' 'tmp_338' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1405 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_167 = and i1 %and_ln22_166, i1 %tmp_338" [pool.cc:22]   --->   Operation 1405 'and' 'and_ln22_167' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1406 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_83 = select i1 %and_ln22_167, i14 %add_ln22_158, i14 %select_ln22_82" [pool.cc:22]   --->   Operation 1406 'select' 'select_ln22_83' <Predicate = true> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 1429 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 1429 'ret' 'ret_ln0' <Predicate = (!icmp_ln14)> <Delay = 0.00>

State 21 <SV = 20> <Delay = 1.23>
ST_21 : Operation 1407 [1/1] (0.00ns)   --->   "%zext_ln22_771 = zext i14 %select_ln22_80" [pool.cc:22]   --->   Operation 1407 'zext' 'zext_ln22_771' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1408 [1/1] (0.00ns)   --->   "%in_features_addr_627 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_771" [pool.cc:22]   --->   Operation 1408 'getelementptr' 'in_features_addr_627' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1409 [2/2] (1.23ns)   --->   "%max_939 = load i14 %in_features_addr_627" [pool.cc:22]   --->   Operation 1409 'load' 'max_939' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_21 : Operation 1410 [1/1] (0.00ns)   --->   "%zext_ln22_774 = zext i14 %select_ln22_83" [pool.cc:22]   --->   Operation 1410 'zext' 'zext_ln22_774' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1411 [1/1] (0.00ns)   --->   "%in_features_addr_630 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_774" [pool.cc:22]   --->   Operation 1411 'getelementptr' 'in_features_addr_630' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1412 [2/2] (1.23ns)   --->   "%max_946 = load i14 %in_features_addr_630" [pool.cc:22]   --->   Operation 1412 'load' 'max_946' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>

State 22 <SV = 21> <Delay = 1.23>
ST_22 : Operation 1413 [1/2] (1.23ns)   --->   "%max_939 = load i14 %in_features_addr_627" [pool.cc:22]   --->   Operation 1413 'load' 'max_939' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_22 : Operation 1414 [1/2] (1.23ns)   --->   "%max_946 = load i14 %in_features_addr_630" [pool.cc:22]   --->   Operation 1414 'load' 'max_946' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>

State 23 <SV = 22> <Delay = 0.00>

State 24 <SV = 23> <Delay = 0.00>

State 25 <SV = 24> <Delay = 0.00>

State 26 <SV = 25> <Delay = 0.00>

State 27 <SV = 26> <Delay = 2.10>
ST_27 : Operation 1415 [1/1] (0.00ns)   --->   "%specpipeline_ln15 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_26" [pool.cc:15]   --->   Operation 1415 'specpipeline' 'specpipeline_ln15' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1416 [1/1] (0.00ns)   --->   "%speclooptripcount_ln14 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 14, i64 14, i64 14" [pool.cc:14]   --->   Operation 1416 'speclooptripcount' 'speclooptripcount_ln14' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1417 [1/1] (0.00ns)   --->   "%specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [pool.cc:14]   --->   Operation 1417 'specloopname' 'specloopname_ln14' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1418 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln27_50 = add i12 %mul_ln27, i12 240" [pool.cc:27]   --->   Operation 1418 'add' 'add_ln27_50' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1419 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln27_51 = add i12 %add_ln27_50, i12 %zext_ln14_1_cast1" [pool.cc:27]   --->   Operation 1419 'add' 'add_ln27_51' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1420 [1/1] (0.00ns)   --->   "%zext_ln27_143 = zext i12 %add_ln27_51" [pool.cc:27]   --->   Operation 1420 'zext' 'zext_ln27_143' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1421 [1/1] (0.00ns)   --->   "%out_features_addr_35 = getelementptr i32 %out_features, i64 0, i64 %zext_ln27_143" [pool.cc:27]   --->   Operation 1421 'getelementptr' 'out_features_addr_35' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1422 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln27_52 = add i12 %mul_ln27, i12 260" [pool.cc:27]   --->   Operation 1422 'add' 'add_ln27_52' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1423 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln27_53 = add i12 %add_ln27_52, i12 %zext_ln14_1_cast1" [pool.cc:27]   --->   Operation 1423 'add' 'add_ln27_53' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1424 [1/1] (0.00ns)   --->   "%zext_ln27_144 = zext i12 %add_ln27_53" [pool.cc:27]   --->   Operation 1424 'zext' 'zext_ln27_144' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1425 [1/1] (0.00ns)   --->   "%out_features_addr_36 = getelementptr i32 %out_features, i64 0, i64 %zext_ln27_144" [pool.cc:27]   --->   Operation 1425 'getelementptr' 'out_features_addr_36' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1426 [1/1] (1.23ns)   --->   "%store_ln27 = store i32 %max_939, i12 %out_features_addr_35" [pool.cc:27]   --->   Operation 1426 'store' 'store_ln27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3920> <RAM>
ST_27 : Operation 1427 [1/1] (1.23ns)   --->   "%store_ln27 = store i32 %max_946, i12 %out_features_addr_36" [pool.cc:27]   --->   Operation 1427 'store' 'store_ln27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3920> <RAM>
ST_27 : Operation 1428 [1/1] (0.00ns)   --->   "%br_ln14 = br void %for.body19.1" [pool.cc:14]   --->   Operation 1428 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.208ns
The critical path consists of the following:
	'alloca' operation ('r') [5]  (0.000 ns)
	'load' operation ('r', pool.cc:14) on local variable 'r' [15]  (0.000 ns)
	'mul' operation ('mul_ln18', pool.cc:18) [25]  (2.140 ns)
	'add' operation ('add_ln18_28', pool.cc:18) [97]  (0.831 ns)
	'getelementptr' operation ('in_features_addr_111', pool.cc:18) [101]  (0.000 ns)
	'load' operation ('max', pool.cc:18) on array 'in_features' [643]  (1.237 ns)

 <State 2>: 4.019ns
The critical path consists of the following:
	'load' operation ('max', pool.cc:18) on array 'in_features' [253]  (1.237 ns)
	multiplexor before operation 'fcmp' with delay (1.602 ns)
'fcmp' operation ('tmp_215', pool.cc:22) [268]  (1.180 ns)

 <State 3>: 4.019ns
The critical path consists of the following:
	'load' operation ('max', pool.cc:18) on array 'in_features' [829]  (1.237 ns)
	multiplexor before operation 'fcmp' with delay (1.602 ns)
'fcmp' operation ('tmp_278', pool.cc:22) [844]  (1.180 ns)

 <State 4>: 4.538ns
The critical path consists of the following:
	'fcmp' operation ('tmp_269', pool.cc:22) [782]  (2.782 ns)
	'and' operation ('and_ln22_121', pool.cc:22) [783]  (0.287 ns)
	'select' operation ('select_ln22_60', pool.cc:22) [784]  (0.232 ns)
	'getelementptr' operation ('in_features_addr_607', pool.cc:22) [786]  (0.000 ns)
	'load' operation ('max', pool.cc:22) on array 'in_features' [787]  (1.237 ns)

 <State 5>: 4.538ns
The critical path consists of the following:
	'fcmp' operation ('tmp_323', pool.cc:22) [1154]  (2.782 ns)
	'and' operation ('and_ln22_157', pool.cc:22) [1155]  (0.287 ns)
	'select' operation ('select_ln22_78', pool.cc:22) [1156]  (0.232 ns)
	'getelementptr' operation ('in_features_addr_625', pool.cc:22) [1158]  (0.000 ns)
	'load' operation ('max', pool.cc:22) on array 'in_features' [1159]  (1.237 ns)

 <State 6>: 4.538ns
The critical path consists of the following:
	'fcmp' operation ('tmp_218', pool.cc:22) [430]  (2.782 ns)
	'and' operation ('and_ln22_87', pool.cc:22) [431]  (0.287 ns)
	'select' operation ('select_ln22_43', pool.cc:22) [432]  (0.232 ns)
	'getelementptr' operation ('in_features_addr_590', pool.cc:22) [434]  (0.000 ns)
	'load' operation ('max', pool.cc:22) on array 'in_features' [435]  (1.237 ns)

 <State 7>: 4.538ns
The critical path consists of the following:
	'fcmp' operation ('tmp_272', pool.cc:22) [802]  (2.782 ns)
	'and' operation ('and_ln22_123', pool.cc:22) [803]  (0.287 ns)
	'select' operation ('select_ln22_61', pool.cc:22) [804]  (0.232 ns)
	'getelementptr' operation ('in_features_addr_608', pool.cc:22) [806]  (0.000 ns)
	'load' operation ('max', pool.cc:22) on array 'in_features' [807]  (1.237 ns)

 <State 8>: 4.019ns
The critical path consists of the following:
	'load' operation ('max', pool.cc:22) on array 'in_features' [807]  (1.237 ns)
	multiplexor before operation 'fcmp' with delay (1.602 ns)
'fcmp' operation ('tmp_275', pool.cc:22) [822]  (1.180 ns)

 <State 9>: 3.301ns
The critical path consists of the following:
	'fcmp' operation ('tmp_257', pool.cc:22) [698]  (2.782 ns)
	'and' operation ('and_ln22_113', pool.cc:22) [699]  (0.287 ns)
	'select' operation ('select_ln22_56', pool.cc:22) [700]  (0.232 ns)

 <State 10>: 2.110ns
The critical path consists of the following:
	'mul' operation ('mul_ln27', pool.cc:27) [192]  (2.110 ns)

 <State 11>: 2.782ns
The critical path consists of the following:
	multiplexor before operation 'fcmp' with delay (1.602 ns)
'fcmp' operation ('tmp_311', pool.cc:22) [1070]  (1.180 ns)

 <State 12>: 3.301ns
The critical path consists of the following:
	'fcmp' operation ('tmp_311', pool.cc:22) [1070]  (2.782 ns)
	'and' operation ('and_ln22_149', pool.cc:22) [1071]  (0.287 ns)
	'select' operation ('select_ln22_74', pool.cc:22) [1072]  (0.232 ns)

 <State 13>: 1.237ns
The critical path consists of the following:
	'getelementptr' operation ('in_features_addr_591', pool.cc:22) [454]  (0.000 ns)
	'load' operation ('max', pool.cc:22) on array 'in_features' [455]  (1.237 ns)

 <State 14>: 2.871ns
The critical path consists of the following:
	'sub' operation ('sub_ln27', pool.cc:27) [191]  (0.765 ns)
	'or' operation ('or_ln27', pool.cc:27) [196]  (0.000 ns)
	'add' operation ('add_ln27_28', pool.cc:27) [201]  (0.000 ns)
	'add' operation ('add_ln27_29', pool.cc:27) [202]  (0.869 ns)
	'getelementptr' operation ('out_features_addr_24', pool.cc:27) [204]  (0.000 ns)
	'store' operation ('store_ln27', pool.cc:27) of variable 'max', pool.cc:22 on array 'out_features' [518]  (1.237 ns)

 <State 15>: 2.106ns
The critical path consists of the following:
	'add' operation ('add_ln27_30', pool.cc:27) [205]  (0.000 ns)
	'add' operation ('add_ln27_31', pool.cc:27) [206]  (0.869 ns)
	'getelementptr' operation ('out_features_addr_25', pool.cc:27) [208]  (0.000 ns)
	'store' operation ('store_ln27', pool.cc:27) of variable 'max', pool.cc:22 on array 'out_features' [580]  (1.237 ns)

 <State 16>: 2.106ns
The critical path consists of the following:
	'add' operation ('add_ln27_34', pool.cc:27) [213]  (0.000 ns)
	'add' operation ('add_ln27_35', pool.cc:27) [214]  (0.869 ns)
	'getelementptr' operation ('out_features_addr_27', pool.cc:27) [216]  (0.000 ns)
	'store' operation ('store_ln27', pool.cc:27) of variable 'max', pool.cc:22 on array 'out_features' [704]  (1.237 ns)

 <State 17>: 2.106ns
The critical path consists of the following:
	'add' operation ('add_ln27_38', pool.cc:27) [221]  (0.000 ns)
	'add' operation ('add_ln27_39', pool.cc:27) [222]  (0.869 ns)
	'getelementptr' operation ('out_features_addr_29', pool.cc:27) [224]  (0.000 ns)
	'store' operation ('store_ln27', pool.cc:27) of variable 'max', pool.cc:22 on array 'out_features' [828]  (1.237 ns)

 <State 18>: 2.782ns
The critical path consists of the following:
	multiplexor before operation 'fcmp' with delay (1.602 ns)
'fcmp' operation ('tmp_329', pool.cc:22) [1194]  (1.180 ns)

 <State 19>: 3.301ns
The critical path consists of the following:
	'fcmp' operation ('tmp_329', pool.cc:22) [1194]  (2.782 ns)
	'and' operation ('and_ln22_161', pool.cc:22) [1195]  (0.287 ns)
	'select' operation ('select_ln22_80', pool.cc:22) [1196]  (0.232 ns)

 <State 20>: 0.000ns
The critical path consists of the following:

 <State 21>: 1.237ns
The critical path consists of the following:
	'getelementptr' operation ('in_features_addr_627', pool.cc:22) [1198]  (0.000 ns)
	'load' operation ('max', pool.cc:22) on array 'in_features' [1199]  (1.237 ns)

 <State 22>: 1.237ns
The critical path consists of the following:
	'load' operation ('max', pool.cc:22) on array 'in_features' [1199]  (1.237 ns)

 <State 23>: 0.000ns
The critical path consists of the following:

 <State 24>: 0.000ns
The critical path consists of the following:

 <State 25>: 0.000ns
The critical path consists of the following:

 <State 26>: 0.000ns
The critical path consists of the following:

 <State 27>: 2.106ns
The critical path consists of the following:
	'add' operation ('add_ln27_50', pool.cc:27) [245]  (0.000 ns)
	'add' operation ('add_ln27_51', pool.cc:27) [246]  (0.869 ns)
	'getelementptr' operation ('out_features_addr_35', pool.cc:27) [248]  (0.000 ns)
	'store' operation ('store_ln27', pool.cc:27) of variable 'max', pool.cc:22 on array 'out_features' [1200]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
