// Seed: 1033343585
module module_0 (
    output wor id_0,
    input tri id_1,
    output uwire id_2,
    output uwire id_3,
    input wire id_4,
    output tri id_5,
    input tri id_6,
    input wand id_7,
    output wor id_8,
    input tri0 id_9,
    input wor id_10,
    input tri1 id_11,
    output supply1 id_12,
    output uwire id_13,
    output wor id_14,
    output wor id_15,
    input wand id_16
);
  wire id_18;
endmodule
module module_1 (
    input uwire id_0,
    input tri1 id_1,
    output wire id_2,
    input supply1 id_3,
    input wor id_4,
    output wor id_5,
    input supply1 id_6,
    output supply1 id_7
);
  reg
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36;
  assign id_17 = 1'b0 ? 1 : 1;
  always @(1 or id_34 or 1 or posedge id_19 or posedge id_14) begin : LABEL_0
    id_32 <= ("");
  end
  module_0 modCall_1 (
      id_7,
      id_4,
      id_7,
      id_5,
      id_6,
      id_7,
      id_1,
      id_4,
      id_2,
      id_6,
      id_6,
      id_0,
      id_2,
      id_7,
      id_7,
      id_7,
      id_3
  );
  assign modCall_1.type_20 = 0;
  assign id_23 = 1;
endmodule
