// Seed: 2701939805
module module_0 #(
    parameter id_4 = 32'd44,
    parameter id_5 = 32'd69
) ();
  assign id_1 = id_1;
  id_2(
      .id_0(1), .id_1(1), .id_2(1), .id_3(id_1), .id_4(1)
  );
  wire id_3;
  defparam id_4.id_5 = 1;
endmodule
module module_1 (
    input tri id_0,
    output tri0 id_1,
    output supply1 id_2,
    input tri id_3,
    input supply0 id_4,
    output uwire id_5
);
  logic [7:0] id_7;
  module_0 modCall_1 ();
  assign id_7[1] = id_4;
  assign id_2 = id_3;
  wire id_8;
  wor  id_9 = id_3;
endmodule
