// Seed: 2013394390
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  uwire id_7;
  assign id_2 = id_6;
  assign id_7 = id_6;
  assign id_5 = 1 / id_1++;
  wire id_8;
  assign id_7 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1,
    output supply0 id_2,
    input tri1 id_3,
    input wand id_4,
    output uwire id_5,
    input tri0 id_6,
    input wire id_7,
    input wire id_8,
    output wire id_9,
    input tri0 id_10,
    input wor id_11,
    output tri0 id_12,
    output supply1 id_13,
    input wor id_14,
    output supply1 id_15
);
  id_17 :
  assert property (@(posedge id_6) id_6 == ~id_3)
  else $display(1'b0 ==? 1, id_7, 1);
  xor (id_13, id_3, id_17, id_10, id_7, id_18, id_1, id_6, id_4, id_14, id_11, id_0, id_8);
  wire id_18;
  assign id_5 = 1 * 0;
  assign id_9 = id_10;
  module_0(
      id_18, id_18, id_18, id_18, id_18, id_18
  );
endmodule
