# MIPS_CPU
Implement a CPU which supports a subset of MIPS operations using Verilog HDL on FPGA Xilinx Basys 3

## TODOs
1. finish construction
	* ~~`decoder.v`~~
	* ~~`BranchControl.v`~~
	* ~~`HazardControl.v`~~h
	* `RM_ctrl.v`
	* `WM_ctrl.v`
2. fully review the pipeline code
3. test