// Seed: 62722042
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign module_1.id_8 = 0;
  wire id_5;
  ;
  logic id_6;
  ;
endmodule
module module_1 (
    output wor   id_0,
    output wire  id_1,
    output uwire id_2,
    input  tri   id_3,
    input  tri   id_4
);
  parameter id_6 = 1, id_7 = -1;
  id_8 :
  assert property (@(posedge -1) id_3)
  else $clog2(56);
  ;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_6,
      id_6
  );
  wire [1 : 1  -  -1 'b0] id_9;
  assign id_9 = id_9;
endmodule
