ID,Title,Authors
1,Phism: Polyhedral High-Level Synthesis in MLIR,Ruizhe Zhao and Jianyi Cheng (Imperial College London)
3,High-Level Synthesis Tools should be Proven Correct,Yann Herklotz and John Wickerson (Imperial College London)
4,Registerless Hardware Description,Oron Port and Yoav Etsion (Technion - Israel Institute of Technology)
5,ScaleHLS: Achieving Scalable High-Level Synthesis through MLIR,"Hanchen Ye (University of Illinois at Urbana-Champaign); Cong Hao (Georgia Institute of Technology); Hyunmin Jeong, Jack Huang, and Deming Chen (University of Illinois at Urbana-Champaign)"
6,Hardware-Software Interface Specification for Verification in Accelerator-Rich Platforms,"Hongce Zhang, Bo-Yuan Huang, Yue Xing, Aarti Gupta, and Sharad Malik (Princeton University)"
7,Improving HLS with Shared Accelerators: A Retrospective,Parnian Mokri and Mark Hempstead (Tufts University)
8,Elastic Silicon Interconnects: Abstracting Communication in Accelerator Design,John Demme (Microsoft)
9,Compiler Infrastructure for Specializing Domain-Specific Memory Templates,Stephanie Soldavini and Christian Pilato (Politecnico di Milano)
11,"Meta-level issues in Offloading: Scoping, Composition, Development, and their Automation","Andre DeHon, Hans Giesen, Nik Sultana, and Yuanlong Xiao (University of Pennsylvania)"
12,Enabling Cross-Domain Communication: How to Bridge the Gap between AI and HW Engineers,"Michael J. Klaiber, Axel J. Acosta, Ingo Feldner, and Falk Rehm (Robert Bosch GmbH)"
15,Building Beyond HLS: Graph Analysis and Others,"Pedro Filipe Silva (Faculty of Engineering, University of Porto); João Bispo and Nuno Paulino (INESC-TEC and Faculty of Engineering, University of Porto)"
17,Compile-Time RTL Interpreters,Sahand Kashani and James R. Larus (EPFL)
18,The Enzian Coherent Interconnect (ECI): Opening a coherence protocol to research and applications,"Abishek Ramdas, David Cock, Timothy Roscoe, and Gustavo Alonso (ETH Zurich)"
19,What are the Semantics of Hardware?,Gilbert Bernstein (Berkeley); Ross Daly (Stanford); Jonathan Ragan-Kelley (MIT); Pat Hanrahan (Stanford)
20,Towards Higher-Level Synthesis and Co-design with Python,Alexandre Quenon and Vitor Ramos Gomes da Silva (University of Mons)
21,Application specific dataflow machine construction for programming FPGAs via Lucent,Nick Brown (EPCC at the University of Edinburgh)
23,A Position on Transparent Reconfigurable Systems,"Luís Sousa (Faculty of Engineering, University of Porto); Nuno Paulino and João Canas Ferreira (INESC-TEC and Faculty of Engineering, University of Porto)"
24,Single-Source Hardware-Software Codesign,"Blaise Tine, Hyesoon Kim, and Sudhakar Yalamanchili (Georgia Institute of Technology)"
28,Design Decisions in LiveHD for HDLs Compilation,Sheng-Hong Wang and Jose Renau (University of California - Santa Cruz)
30,From DSLs to Accelerator-Rich Platform Implementations: Addressing the Mapping Gap,Bo-Yuan Huang (Princeton University); Steven Lyubomirsky (University of Washington); Thierry Tambe (Harvard University); Yi Li (Princeton University); Mike He and Gus Smith (University of Washington); Gu-Yeon Wei (Harvard University); Aarti Gupta and Sharad Malik (Princeton University); Zachary Tatlock (University of Washington)
31,Faster Coverage Convergence with Automatic Test ParameterTuning in Constrained Random Verification,"Qijing Huang (Google; UC Berkeley); Hamid Shojaei, Fred Zyda, and Azade Nazi (Google); Shobha Vasudevan (Google; UIUC); Sat Chatterjee and Richard Ho (Google)"
32,Generality is the Key Dimension in Accelerator Design,"Jian Weng, Vidushi Dadu, Sihao Liu, and Tony Nowatzki (UCLA)"
33,High-Level Synthesis of Security Properties via Software-Level Abstractions,Christian Pilato (Politecnico di Milano); Francesco Regazzoni (Università della Svizzera italiana)