#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Jul  2 18:30:13 2024
# Process ID: 19596
# Current directory: C:/Users/diego/TFG/pid/pid.runs/synth_1
# Command line: vivado.exe -log neorv32_test_setup_diego.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source neorv32_test_setup_diego.tcl
# Log file: C:/Users/diego/TFG/pid/pid.runs/synth_1/neorv32_test_setup_diego.vds
# Journal file: C:/Users/diego/TFG/pid/pid.runs/synth_1\vivado.jou
# Running On: LAPTOP-VRI1VQ46, OS: Windows, CPU Frequency: 2400 MHz, CPU Physical cores: 4, Host memory: 8506 MB
#-----------------------------------------------------------
source neorv32_test_setup_diego.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 461.168 ; gain = 195.605
Command: read_checkpoint -auto_incremental -incremental C:/Users/diego/TFG/pid/pid.srcs/utils_1/imports/synth_1/pid_gen.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/diego/TFG/pid/pid.srcs/utils_1/imports/synth_1/pid_gen.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top neorv32_test_setup_diego -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26524
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1296.023 ; gain = 411.652
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'neorv32_test_setup_diego' [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/new/neorv32_test_setup_diego.vhd:67]
	Parameter CLOCK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter INT_BOOTLOADER_EN bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_C bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_M bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zicntr bound to: 1 - type: bool 
	Parameter MEM_INT_IMEM_EN bound to: 1 - type: bool 
	Parameter MEM_INT_IMEM_SIZE bound to: 16384 - type: integer 
	Parameter MEM_INT_DMEM_EN bound to: 1 - type: bool 
	Parameter MEM_INT_DMEM_SIZE bound to: 8192 - type: integer 
	Parameter IO_GPIO_NUM bound to: 40 - type: integer 
	Parameter IO_MTIME_EN bound to: 1 - type: bool 
	Parameter IO_UART0_EN bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'neorv32_top' declared at 'C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/core/neorv32_top.vhd:23' bound to instance 'neorv32_top_inst' of component 'neorv32_top' [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/new/neorv32_test_setup_diego.vhd:95]
INFO: [Synth 8-638] synthesizing module 'neorv32_top' [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/core/neorv32_top.vhd:243]
	Parameter CLOCK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter CLOCK_GATING_EN bound to: 0 - type: bool 
	Parameter HART_ID bound to: 32'b00000000000000000000000000000000 
	Parameter JEDEC_ID bound to: 11'b00000000000 
	Parameter INT_BOOTLOADER_EN bound to: 0 - type: bool 
	Parameter ON_CHIP_DEBUGGER_EN bound to: 0 - type: bool 
	Parameter DM_LEGACY_MODE bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_A bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_B bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_C bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_E bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_M bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_U bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zfinx bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zicntr bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zicond bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zihpm bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zmmul bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zxcfu bound to: 0 - type: bool 
	Parameter FAST_MUL_EN bound to: 0 - type: bool 
	Parameter FAST_SHIFT_EN bound to: 0 - type: bool 
	Parameter REGFILE_HW_RST bound to: 0 - type: bool 
	Parameter PMP_NUM_REGIONS bound to: 0 - type: integer 
	Parameter PMP_MIN_GRANULARITY bound to: 4 - type: integer 
	Parameter PMP_TOR_MODE_EN bound to: 1 - type: bool 
	Parameter PMP_NAP_MODE_EN bound to: 1 - type: bool 
	Parameter HPM_NUM_CNTS bound to: 0 - type: integer 
	Parameter HPM_CNT_WIDTH bound to: 40 - type: integer 
	Parameter AMO_RVS_GRANULARITY bound to: 4 - type: integer 
	Parameter MEM_INT_IMEM_EN bound to: 1 - type: bool 
	Parameter MEM_INT_IMEM_SIZE bound to: 16384 - type: integer 
	Parameter MEM_INT_DMEM_EN bound to: 1 - type: bool 
	Parameter MEM_INT_DMEM_SIZE bound to: 8192 - type: integer 
	Parameter ICACHE_EN bound to: 0 - type: bool 
	Parameter ICACHE_NUM_BLOCKS bound to: 4 - type: integer 
	Parameter ICACHE_BLOCK_SIZE bound to: 64 - type: integer 
	Parameter DCACHE_EN bound to: 0 - type: bool 
	Parameter DCACHE_NUM_BLOCKS bound to: 4 - type: integer 
	Parameter DCACHE_BLOCK_SIZE bound to: 64 - type: integer 
	Parameter XBUS_EN bound to: 0 - type: bool 
	Parameter XBUS_TIMEOUT bound to: 255 - type: integer 
	Parameter XBUS_PIPE_MODE bound to: 0 - type: bool 
	Parameter XBUS_ASYNC_RX bound to: 0 - type: bool 
	Parameter XBUS_ASYNC_TX bound to: 0 - type: bool 
	Parameter XBUS_CACHE_EN bound to: 0 - type: bool 
	Parameter XBUS_CACHE_NUM_BLOCKS bound to: 64 - type: integer 
	Parameter XBUS_CACHE_BLOCK_SIZE bound to: 32 - type: integer 
	Parameter XIP_EN bound to: 0 - type: bool 
	Parameter XIP_CACHE_EN bound to: 0 - type: bool 
	Parameter XIP_CACHE_NUM_BLOCKS bound to: 8 - type: integer 
	Parameter XIP_CACHE_BLOCK_SIZE bound to: 256 - type: integer 
	Parameter XIRQ_NUM_CH bound to: 0 - type: integer 
	Parameter XIRQ_TRIGGER_TYPE bound to: 32'b11111111111111111111111111111111 
	Parameter XIRQ_TRIGGER_POLARITY bound to: 32'b11111111111111111111111111111111 
	Parameter IO_GPIO_NUM bound to: 40 - type: integer 
	Parameter IO_MTIME_EN bound to: 1 - type: bool 
	Parameter IO_UART0_EN bound to: 1 - type: bool 
	Parameter IO_UART0_RX_FIFO bound to: 1 - type: integer 
	Parameter IO_UART0_TX_FIFO bound to: 1 - type: integer 
	Parameter IO_UART1_EN bound to: 0 - type: bool 
	Parameter IO_UART1_RX_FIFO bound to: 1 - type: integer 
	Parameter IO_UART1_TX_FIFO bound to: 1 - type: integer 
	Parameter IO_SPI_EN bound to: 0 - type: bool 
	Parameter IO_SPI_FIFO bound to: 1 - type: integer 
	Parameter IO_SDI_EN bound to: 0 - type: bool 
	Parameter IO_SDI_FIFO bound to: 1 - type: integer 
	Parameter IO_TWI_EN bound to: 0 - type: bool 
	Parameter IO_TWI_FIFO bound to: 1 - type: integer 
	Parameter IO_PWM_NUM_CH bound to: 0 - type: integer 
	Parameter IO_WDT_EN bound to: 0 - type: bool 
	Parameter IO_TRNG_EN bound to: 0 - type: bool 
	Parameter IO_TRNG_FIFO bound to: 1 - type: integer 
	Parameter IO_CFS_EN bound to: 0 - type: bool 
	Parameter IO_CFS_CONFIG bound to: 32'b00000000000000000000000000000000 
	Parameter IO_CFS_IN_SIZE bound to: 32 - type: integer 
	Parameter IO_CFS_OUT_SIZE bound to: 32 - type: integer 
	Parameter IO_NEOLED_EN bound to: 0 - type: bool 
	Parameter IO_NEOLED_TX_FIFO bound to: 1 - type: integer 
	Parameter IO_GPTMR_EN bound to: 0 - type: bool 
	Parameter IO_ONEWIRE_EN bound to: 0 - type: bool 
	Parameter IO_DMA_EN bound to: 0 - type: bool 
	Parameter IO_SLINK_EN bound to: 0 - type: bool 
	Parameter IO_SLINK_RX_FIFO bound to: 1 - type: integer 
	Parameter IO_SLINK_TX_FIFO bound to: 1 - type: integer 
	Parameter IO_CRC_EN bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'neorv32_cpu' [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/core/neorv32_cpu.vhd:82]
	Parameter HART_ID bound to: 32'b00000000000000000000000000000000 
	Parameter VENDOR_ID bound to: 32'b00000000000000000000000000000000 
	Parameter CPU_BOOT_ADDR bound to: 32'b00000000000000000000000000000000 
	Parameter CPU_DEBUG_PARK_ADDR bound to: 32'b11111111111111111111111100001000 
	Parameter CPU_DEBUG_EXC_ADDR bound to: 32'b11111111111111111111111100000000 
	Parameter CPU_EXTENSION_RISCV_A bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_B bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_C bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_E bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_M bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_U bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zfinx bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zicntr bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zicond bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zihpm bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zmmul bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zxcfu bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Sdext bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Sdtrig bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Smpmp bound to: 0 - type: bool 
	Parameter FAST_MUL_EN bound to: 0 - type: bool 
	Parameter FAST_SHIFT_EN bound to: 0 - type: bool 
	Parameter REGFILE_HW_RST bound to: 0 - type: bool 
	Parameter PMP_NUM_REGIONS bound to: 0 - type: integer 
	Parameter PMP_MIN_GRANULARITY bound to: 4 - type: integer 
	Parameter PMP_TOR_MODE_EN bound to: 1 - type: bool 
	Parameter PMP_NAP_MODE_EN bound to: 1 - type: bool 
	Parameter HPM_NUM_CNTS bound to: 0 - type: integer 
	Parameter HPM_CNT_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-638] synthesizing module 'neorv32_cpu_control' [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/core/neorv32_cpu_control.vhd:102]
	Parameter HART_ID bound to: 32'b00000000000000000000000000000000 
	Parameter VENDOR_ID bound to: 32'b00000000000000000000000000000000 
	Parameter CPU_BOOT_ADDR bound to: 32'b00000000000000000000000000000000 
	Parameter CPU_DEBUG_PARK_ADDR bound to: 32'b11111111111111111111111100001000 
	Parameter CPU_DEBUG_EXC_ADDR bound to: 32'b11111111111111111111111100000000 
	Parameter CPU_EXTENSION_RISCV_A bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_B bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_C bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_E bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_M bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_U bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zfinx bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zicntr bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zicond bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zihpm bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zmmul bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zxcfu bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Sdext bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Sdtrig bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Smpmp bound to: 0 - type: bool 
	Parameter FAST_MUL_EN bound to: 0 - type: bool 
	Parameter FAST_SHIFT_EN bound to: 0 - type: bool 
	Parameter REGFILE_HW_RST bound to: 0 - type: bool 
	Parameter HPM_NUM_CNTS bound to: 0 - type: integer 
	Parameter HPM_CNT_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-638] synthesizing module 'neorv32_fifo' [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/core/neorv32_fifo.vhd:43]
	Parameter FIFO_DEPTH bound to: 2 - type: integer 
	Parameter FIFO_WIDTH bound to: 17 - type: integer 
	Parameter FIFO_RSYNC bound to: 0 - type: bool 
	Parameter FIFO_SAFE bound to: 0 - type: bool 
	Parameter FULL_RESET bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'neorv32_fifo' (0#1) [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/core/neorv32_fifo.vhd:43]
INFO: [Synth 8-638] synthesizing module 'neorv32_cpu_decompressor' [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/core/neorv32_cpu_decompressor.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'neorv32_cpu_decompressor' (0#1) [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/core/neorv32_cpu_decompressor.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'neorv32_cpu_control' (0#1) [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/core/neorv32_cpu_control.vhd:102]
INFO: [Synth 8-638] synthesizing module 'neorv32_cpu_regfile' [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/core/neorv32_cpu_regfile.vhd:49]
	Parameter RST_EN bound to: 0 - type: bool 
	Parameter RVE_EN bound to: 0 - type: bool 
	Parameter RS3_EN bound to: 0 - type: bool 
	Parameter RS4_EN bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'neorv32_cpu_regfile' (0#1) [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/core/neorv32_cpu_regfile.vhd:49]
INFO: [Synth 8-638] synthesizing module 'neorv32_cpu_alu' [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/core/neorv32_cpu_alu.vhd:57]
	Parameter CPU_EXTENSION_RISCV_B bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_M bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zicond bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zmmul bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zfinx bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zxcfu bound to: 0 - type: bool 
	Parameter FAST_MUL_EN bound to: 0 - type: bool 
	Parameter FAST_SHIFT_EN bound to: 0 - type: bool 
INFO: [Synth 8-226] default block is never used [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/core/neorv32_cpu_alu.vhd:121]
INFO: [Synth 8-638] synthesizing module 'neorv32_cpu_cp_shifter' [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/core/neorv32_cpu_cp_shifter.vhd:40]
	Parameter FAST_SHIFT_EN bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'neorv32_cpu_cp_shifter' (0#1) [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/core/neorv32_cpu_cp_shifter.vhd:40]
INFO: [Synth 8-638] synthesizing module 'neorv32_cpu_cp_muldiv' [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/core/neorv32_cpu_cp_muldiv.vhd:43]
	Parameter FAST_MUL_EN bound to: 0 - type: bool 
	Parameter DIVISION_EN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'neorv32_cpu_cp_muldiv' (0#1) [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/core/neorv32_cpu_cp_muldiv.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'neorv32_cpu_alu' (0#1) [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/core/neorv32_cpu_alu.vhd:57]
INFO: [Synth 8-638] synthesizing module 'neorv32_cpu_lsu' [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/core/neorv32_cpu_lsu.vhd:44]
	Parameter AMO_LRSC_ENABLE bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'neorv32_cpu_lsu' (0#1) [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/core/neorv32_cpu_lsu.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'neorv32_cpu' (0#1) [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/core/neorv32_cpu.vhd:82]
INFO: [Synth 8-638] synthesizing module 'neorv32_bus_switch' [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/core/neorv32_intercon.vhd:38]
	Parameter PORT_A_READ_ONLY bound to: 0 - type: bool 
	Parameter PORT_B_READ_ONLY bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'neorv32_bus_switch' (0#1) [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/core/neorv32_intercon.vhd:38]
INFO: [Synth 8-638] synthesizing module 'neorv32_bus_gateway' [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/core/neorv32_intercon.vhd:227]
	Parameter TIMEOUT bound to: 15 - type: integer 
	Parameter A_ENABLE bound to: 1 - type: bool 
	Parameter A_BASE bound to: 32'b00000000000000000000000000000000 
	Parameter A_SIZE bound to: 16384 - type: integer 
	Parameter A_TMO_EN bound to: 1 - type: bool 
	Parameter B_ENABLE bound to: 1 - type: bool 
	Parameter B_BASE bound to: 32'b10000000000000000000000000000000 
	Parameter B_SIZE bound to: 8192 - type: integer 
	Parameter B_TMO_EN bound to: 1 - type: bool 
	Parameter C_ENABLE bound to: 0 - type: bool 
	Parameter C_BASE bound to: 32'b11100000000000000000000000000000 
	Parameter C_SIZE bound to: 268435456 - type: integer 
	Parameter C_TMO_EN bound to: 0 - type: bool 
	Parameter D_ENABLE bound to: 0 - type: bool 
	Parameter D_BASE bound to: 32'b11111111111111111100000000000000 
	Parameter D_SIZE bound to: 8192 - type: integer 
	Parameter D_TMO_EN bound to: 1 - type: bool 
	Parameter E_ENABLE bound to: 1 - type: bool 
	Parameter E_BASE bound to: 32'b11111111111111111110000000000000 
	Parameter E_SIZE bound to: 8192 - type: integer 
	Parameter E_TMO_EN bound to: 1 - type: bool 
	Parameter X_ENABLE bound to: 0 - type: bool 
	Parameter X_TMO_EN bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'neorv32_bus_gateway' (0#1) [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/core/neorv32_intercon.vhd:227]
INFO: [Synth 8-638] synthesizing module 'neorv32_imem' [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/mem/neorv32_imem.default.vhd:22]
	Parameter IMEM_SIZE bound to: 16384 - type: integer 
	Parameter IMEM_AS_IROM bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'neorv32_imem' (0#1) [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/mem/neorv32_imem.default.vhd:22]
INFO: [Synth 8-638] synthesizing module 'neorv32_dmem' [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/mem/neorv32_dmem.default.vhd:20]
	Parameter DMEM_SIZE bound to: 8192 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'neorv32_dmem' (0#1) [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/mem/neorv32_dmem.default.vhd:20]
INFO: [Synth 8-638] synthesizing module 'neorv32_bus_io_switch' [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/core/neorv32_intercon.vhd:429]
	Parameter DEV_SIZE bound to: 256 - type: integer 
	Parameter DEV_00_EN bound to: 0 - type: bool 
	Parameter DEV_00_BASE bound to: 32'b11111111111111111111111100000000 
	Parameter DEV_01_EN bound to: 1 - type: bool 
	Parameter DEV_01_BASE bound to: 32'b11111111111111111111111000000000 
	Parameter DEV_02_EN bound to: 0 - type: bool 
	Parameter DEV_02_BASE bound to: 32'b11111111111111111111110100000000 
	Parameter DEV_03_EN bound to: 1 - type: bool 
	Parameter DEV_03_BASE bound to: 32'b11111111111111111111110000000000 
	Parameter DEV_04_EN bound to: 0 - type: bool 
	Parameter DEV_04_BASE bound to: 32'b11111111111111111111101100000000 
	Parameter DEV_05_EN bound to: 0 - type: bool 
	Parameter DEV_05_BASE bound to: 32'b11111111111111111111101000000000 
	Parameter DEV_06_EN bound to: 0 - type: bool 
	Parameter DEV_06_BASE bound to: 32'b11111111111111111111100100000000 
	Parameter DEV_07_EN bound to: 0 - type: bool 
	Parameter DEV_07_BASE bound to: 32'b11111111111111111111100000000000 
	Parameter DEV_08_EN bound to: 0 - type: bool 
	Parameter DEV_08_BASE bound to: 32'b11111111111111111111011100000000 
	Parameter DEV_09_EN bound to: 0 - type: bool 
	Parameter DEV_09_BASE bound to: 32'b11111111111111111111011000000000 
	Parameter DEV_10_EN bound to: 1 - type: bool 
	Parameter DEV_10_BASE bound to: 32'b11111111111111111111010100000000 
	Parameter DEV_11_EN bound to: 1 - type: bool 
	Parameter DEV_11_BASE bound to: 32'b11111111111111111111010000000000 
	Parameter DEV_12_EN bound to: 0 - type: bool 
	Parameter DEV_12_BASE bound to: 32'b11111111111111111111001100000000 
	Parameter DEV_13_EN bound to: 0 - type: bool 
	Parameter DEV_13_BASE bound to: 32'b11111111111111111111001000000000 
	Parameter DEV_14_EN bound to: 0 - type: bool 
	Parameter DEV_14_BASE bound to: 32'b11111111111111111111000100000000 
	Parameter DEV_15_EN bound to: 0 - type: bool 
	Parameter DEV_15_BASE bound to: 32'b11111111111111111111000000000000 
	Parameter DEV_16_EN bound to: 0 - type: bool 
	Parameter DEV_16_BASE bound to: 32'b11111111111111111110111100000000 
	Parameter DEV_17_EN bound to: 0 - type: bool 
	Parameter DEV_17_BASE bound to: 32'b11111111111111111110111000000000 
	Parameter DEV_18_EN bound to: 0 - type: bool 
	Parameter DEV_18_BASE bound to: 32'b11111111111111111110110100000000 
	Parameter DEV_19_EN bound to: 0 - type: bool 
	Parameter DEV_19_BASE bound to: 32'b11111111111111111110110000000000 
	Parameter DEV_20_EN bound to: 0 - type: bool 
	Parameter DEV_20_BASE bound to: 32'b11111111111111111110101100000000 
INFO: [Synth 8-256] done synthesizing module 'neorv32_bus_io_switch' (0#1) [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/core/neorv32_intercon.vhd:429]
INFO: [Synth 8-638] synthesizing module 'neorv32_gpio' [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/core/neorv32_gpio.vhd:32]
	Parameter GPIO_NUM bound to: 40 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'neorv32_gpio' (0#1) [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/core/neorv32_gpio.vhd:32]
INFO: [Synth 8-638] synthesizing module 'neorv32_mtime' [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/core/neorv32_mtime.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'neorv32_mtime' (0#1) [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/core/neorv32_mtime.vhd:29]
INFO: [Synth 8-638] synthesizing module 'neorv32_uart' [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/core/neorv32_uart.vhd:41]
	Parameter SIM_LOG_FILE bound to: neorv32.uart0.sim_mode.text.out - type: string 
	Parameter UART_RX_FIFO bound to: 1 - type: integer 
	Parameter UART_TX_FIFO bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'neorv32_fifo__parameterized0' [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/core/neorv32_fifo.vhd:43]
	Parameter FIFO_DEPTH bound to: 1 - type: integer 
	Parameter FIFO_WIDTH bound to: 8 - type: integer 
	Parameter FIFO_RSYNC bound to: 1 - type: bool 
	Parameter FIFO_SAFE bound to: 1 - type: bool 
	Parameter FULL_RESET bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'neorv32_fifo__parameterized0' (0#1) [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/core/neorv32_fifo.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'neorv32_uart' (0#1) [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/core/neorv32_uart.vhd:41]
INFO: [Synth 8-638] synthesizing module 'neorv32_sysinfo' [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/core/neorv32_sysinfo.vhd:70]
	Parameter CLOCK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter CLOCK_GATING_EN bound to: 0 - type: bool 
	Parameter INT_BOOTLOADER_EN bound to: 0 - type: bool 
	Parameter MEM_INT_IMEM_EN bound to: 1 - type: bool 
	Parameter MEM_INT_IMEM_SIZE bound to: 16384 - type: integer 
	Parameter MEM_INT_DMEM_EN bound to: 1 - type: bool 
	Parameter MEM_INT_DMEM_SIZE bound to: 8192 - type: integer 
	Parameter AMO_RVS_GRANULARITY bound to: 4 - type: integer 
	Parameter ICACHE_EN bound to: 0 - type: bool 
	Parameter ICACHE_NUM_BLOCKS bound to: 4 - type: integer 
	Parameter ICACHE_BLOCK_SIZE bound to: 64 - type: integer 
	Parameter DCACHE_EN bound to: 0 - type: bool 
	Parameter DCACHE_NUM_BLOCKS bound to: 4 - type: integer 
	Parameter DCACHE_BLOCK_SIZE bound to: 64 - type: integer 
	Parameter XBUS_EN bound to: 0 - type: bool 
	Parameter XBUS_CACHE_EN bound to: 0 - type: bool 
	Parameter XBUS_CACHE_NUM_BLOCKS bound to: 64 - type: integer 
	Parameter XBUS_CACHE_BLOCK_SIZE bound to: 32 - type: integer 
	Parameter XIP_EN bound to: 0 - type: bool 
	Parameter XIP_CACHE_EN bound to: 0 - type: bool 
	Parameter XIP_CACHE_NUM_BLOCKS bound to: 8 - type: integer 
	Parameter XIP_CACHE_BLOCK_SIZE bound to: 256 - type: integer 
	Parameter ON_CHIP_DEBUGGER_EN bound to: 0 - type: bool 
	Parameter IO_GPIO_EN bound to: 1 - type: bool 
	Parameter IO_MTIME_EN bound to: 1 - type: bool 
	Parameter IO_UART0_EN bound to: 1 - type: bool 
	Parameter IO_UART1_EN bound to: 0 - type: bool 
	Parameter IO_SPI_EN bound to: 0 - type: bool 
	Parameter IO_SDI_EN bound to: 0 - type: bool 
	Parameter IO_TWI_EN bound to: 0 - type: bool 
	Parameter IO_PWM_EN bound to: 0 - type: bool 
	Parameter IO_WDT_EN bound to: 0 - type: bool 
	Parameter IO_TRNG_EN bound to: 0 - type: bool 
	Parameter IO_CFS_EN bound to: 0 - type: bool 
	Parameter IO_NEOLED_EN bound to: 0 - type: bool 
	Parameter IO_XIRQ_EN bound to: 0 - type: bool 
	Parameter IO_GPTMR_EN bound to: 0 - type: bool 
	Parameter IO_ONEWIRE_EN bound to: 0 - type: bool 
	Parameter IO_DMA_EN bound to: 0 - type: bool 
	Parameter IO_SLINK_EN bound to: 0 - type: bool 
	Parameter IO_CRC_EN bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'neorv32_sysinfo' (0#1) [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/core/neorv32_sysinfo.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'neorv32_top' (0#1) [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/core/neorv32_top.vhd:243]
	Parameter Frecuencies bound to: 2000 - type: integer 
	Parameter SIZE bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'top_gpio' declared at 'C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/new/top_gpio.vhd:35' bound to instance 'UUT' of component 'top_gpio' [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/new/neorv32_test_setup_diego.vhd:129]
INFO: [Synth 8-638] synthesizing module 'top_gpio' [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/new/top_gpio.vhd:54]
	Parameter Frecuencies bound to: 2000 - type: integer 
	Parameter SIZE bound to: 40 - type: integer 
	Parameter Frecuencies bound to: 2000 - type: integer 
INFO: [Synth 8-3491] module 'control_top' declared at 'C:/Users/diego/TFG/pid/pid.srcs/sources_1/new/control_top.vhd:35' bound to instance 'inst_cont' of component 'control_top' [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/new/top_gpio.vhd:95]
INFO: [Synth 8-638] synthesizing module 'control_top' [C:/Users/diego/TFG/pid/pid.srcs/sources_1/new/control_top.vhd:61]
	Parameter Frecuencies bound to: 2000 - type: integer 
	Parameter FREC bound to: 100000000 - type: integer 
	Parameter SIZE_PWM bound to: 16 - type: integer 
	Parameter SIZE_HALL bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'ralent' declared at 'C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/new/ralent.vhd:37' bound to instance 'uut' of component 'ralent' [C:/Users/diego/TFG/pid/pid.srcs/sources_1/new/control_top.vhd:170]
INFO: [Synth 8-638] synthesizing module 'ralent' [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/new/ralent.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'ralent' (0#1) [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/new/ralent.vhd:46]
INFO: [Synth 8-3491] module 'Filter_HALL' declared at 'C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/new/Filter_HALL.vhd:35' bound to instance 'uut1_Filter' of component 'Filter_HALL' [C:/Users/diego/TFG/pid/pid.srcs/sources_1/new/control_top.vhd:177]
INFO: [Synth 8-638] synthesizing module 'Filter_HALL' [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/new/Filter_HALL.vhd:46]
	Parameter Delay bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'SYNCHRNZR' declared at 'C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/new/SYNCHRNZR.vhd:13' bound to instance 'uut' of component 'SYNCHRNZR' [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/new/Filter_HALL.vhd:60]
INFO: [Synth 8-638] synthesizing module 'SYNCHRNZR' [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/new/SYNCHRNZR.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'SYNCHRNZR' (0#1) [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/new/SYNCHRNZR.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'Filter_HALL' (0#1) [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/new/Filter_HALL.vhd:46]
INFO: [Synth 8-3491] module 'Filter_HALL' declared at 'C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/new/Filter_HALL.vhd:35' bound to instance 'uut2_Filter' of component 'Filter_HALL' [C:/Users/diego/TFG/pid/pid.srcs/sources_1/new/control_top.vhd:182]
INFO: [Synth 8-3491] module 'Filter_HALL' declared at 'C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/new/Filter_HALL.vhd:35' bound to instance 'uut3_Filter' of component 'Filter_HALL' [C:/Users/diego/TFG/pid/pid.srcs/sources_1/new/control_top.vhd:187]
INFO: [Synth 8-3491] module 'PID_TOPSENSOR' declared at 'C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/new/PID_TOPSENSOR.vhd:5' bound to instance 'HALL_INST' of component 'PID_TOPSENSOR' [C:/Users/diego/TFG/pid/pid.srcs/sources_1/new/control_top.vhd:197]
INFO: [Synth 8-638] synthesizing module 'PID_TOPSENSOR' [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/new/PID_TOPSENSOR.vhd:17]
INFO: [Synth 8-3491] module 'PID_HALLFSM' declared at 'C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/new/PID_HALLFSM.vhd:6' bound to instance 'uut_PIDFSM' of component 'PID_HALLFSM' [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/new/PID_TOPSENSOR.vhd:47]
INFO: [Synth 8-638] synthesizing module 'PID_HALLFSM' [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/new/PID_HALLFSM.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'PID_HALLFSM' (0#1) [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/new/PID_HALLFSM.vhd:18]
	Parameter SAMPLES bound to: 1 - type: integer 
	Parameter FREC bound to: 100000000 - type: integer 
INFO: [Synth 8-3491] module 'pulse_counter' declared at 'C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/new/pulse_counter.vhd:5' bound to instance 'uut_PID_TIME' of component 'pulse_counter' [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/new/PID_TOPSENSOR.vhd:58]
INFO: [Synth 8-638] synthesizing module 'pulse_counter' [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/new/pulse_counter.vhd:19]
	Parameter SAMPLES bound to: 1 - type: integer 
	Parameter FREC bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pulse_counter' (0#1) [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/new/pulse_counter.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'PID_TOPSENSOR' (0#1) [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/new/PID_TOPSENSOR.vhd:17]
	Parameter Frecuencies bound to: 2000 - type: integer 
	Parameter SIZE bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'pwm_top' declared at 'C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/new/pwm_top.vhd:34' bound to instance 'PWM_INST' of component 'pwm_top' [C:/Users/diego/TFG/pid/pid.srcs/sources_1/new/control_top.vhd:209]
INFO: [Synth 8-638] synthesizing module 'pwm_top' [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/new/pwm_top.vhd:56]
	Parameter Frecuencies bound to: 2000 - type: integer 
	Parameter SIZE bound to: 16 - type: integer 
	Parameter FREC bound to: 2000 - type: integer 
	Parameter SIZE bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'pwm_gen' declared at 'C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/new/pwm_gen.vhd:36' bound to instance 'uut_PWM_Generator' of component 'pwm_gen' [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/new/pwm_top.vhd:95]
INFO: [Synth 8-638] synthesizing module 'pwm_gen' [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/new/pwm_gen.vhd:50]
	Parameter FREC bound to: 2000 - type: integer 
	Parameter SIZE bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm_gen' (0#1) [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/new/pwm_gen.vhd:50]
INFO: [Synth 8-3491] module 'pwm_decod' declared at 'C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/new/pwm_decod.vhd:35' bound to instance 'uut_pwm_decod' of component 'pwm_decod' [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/new/pwm_top.vhd:109]
INFO: [Synth 8-638] synthesizing module 'pwm_decod' [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/new/pwm_decod.vhd:53]
	Parameter DELAY bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'abc' is read in the process but is not in the sensitivity list [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/new/pwm_decod.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'pwm_decod' (0#1) [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/new/pwm_decod.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'pwm_top' (0#1) [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/new/pwm_top.vhd:56]
INFO: [Synth 8-3491] module 'GEN_FREC' declared at 'C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/new/gen_frec.vhd:37' bound to instance 'gen' of component 'GEN_FREC' [C:/Users/diego/TFG/pid/pid.srcs/sources_1/new/control_top.vhd:231]
INFO: [Synth 8-638] synthesizing module 'GEN_FREC' [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/new/gen_frec.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'GEN_FREC' (0#1) [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/new/gen_frec.vhd:48]
	Parameter valSat bound to: 2000 - type: integer 
INFO: [Synth 8-3491] module 'pid_top' declared at 'C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/new/pid_top.vhd:5' bound to instance 'pid_top_inst' of component 'pid_top' [C:/Users/diego/TFG/pid/pid.srcs/sources_1/new/control_top.vhd:240]
INFO: [Synth 8-638] synthesizing module 'pid_top' [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/new/pid_top.vhd:22]
	Parameter valSat bound to: 2000 - type: integer 
WARNING: [Synth 8-3819] Generic 'frec' not present in instantiated entity will be ignored [C:/Users/diego/TFG/pid/pid.srcs/sources_1/new/control_top.vhd:240]
INFO: [Synth 8-3491] module 'RampGenerator' declared at 'C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/new/RampGenerator.vhd:5' bound to instance 'RampGen_inst' of component 'RampGenerator' [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/new/pid_top.vhd:55]
INFO: [Synth 8-638] synthesizing module 'RampGenerator' [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/new/RampGenerator.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'RampGenerator' (0#1) [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/new/RampGenerator.vhd:14]
	Parameter valSat bound to: 2000 - type: integer 
INFO: [Synth 8-3491] module 'pid_gen' declared at 'C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/new/pid_gen.vhd:25' bound to instance 'PIDGen_inst' of component 'pid_gen' [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/new/pid_top.vhd:64]
INFO: [Synth 8-638] synthesizing module 'pid_gen' [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/new/pid_gen.vhd:42]
	Parameter T bound to: 100 - type: integer 
	Parameter valSat bound to: 2000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pid_gen' (0#1) [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/new/pid_gen.vhd:42]
WARNING: [Synth 8-7043] port width mismatch for port 'PID_OUT': port width = 32, actual width = 11 (integer) [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/new/pid_top.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'pid_top' (0#1) [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/new/pid_top.vhd:22]
WARNING: [Synth 8-7043] port width mismatch for port 'PID_OUTPUT': port width = 11, actual width = 32 (integer) [C:/Users/diego/TFG/pid/pid.srcs/sources_1/new/control_top.vhd:252]
	Parameter SIZE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'top_display' declared at 'C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/new/top_display.vhd:14' bound to instance 'DISPLAY_INST' of component 'top_display' [C:/Users/diego/TFG/pid/pid.srcs/sources_1/new/control_top.vhd:258]
INFO: [Synth 8-638] synthesizing module 'top_display' [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/new/top_display.vhd:24]
	Parameter SIZE bound to: 20 - type: integer 
	Parameter SIZE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'separator' declared at 'C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/new/separator.vhd:35' bound to instance 'separador_de_cifras1' of component 'separator' [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/new/top_display.vhd:73]
INFO: [Synth 8-638] synthesizing module 'separator' [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/new/separator.vhd:44]
	Parameter SIZE bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'separator' (0#1) [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/new/separator.vhd:44]
INFO: [Synth 8-3491] module 'decoder' declared at 'C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/new/decoder.vhd:5' bound to instance 'display_unidades' of component 'decoder' [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/new/top_display.vhd:88]
INFO: [Synth 8-638] synthesizing module 'decoder' [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/new/decoder.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'decoder' (0#1) [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/new/decoder.vhd:11]
INFO: [Synth 8-3491] module 'decoder' declared at 'C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/new/decoder.vhd:5' bound to instance 'display_decenas' of component 'decoder' [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/new/top_display.vhd:93]
INFO: [Synth 8-3491] module 'decoder' declared at 'C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/new/decoder.vhd:5' bound to instance 'display_centenas' of component 'decoder' [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/new/top_display.vhd:98]
INFO: [Synth 8-3491] module 'decoder' declared at 'C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/new/decoder.vhd:5' bound to instance 'display_millares' of component 'decoder' [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/new/top_display.vhd:103]
INFO: [Synth 8-3491] module 'decoder' declared at 'C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/new/decoder.vhd:5' bound to instance 'display_unidades2' of component 'decoder' [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/new/top_display.vhd:108]
INFO: [Synth 8-3491] module 'decoder' declared at 'C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/new/decoder.vhd:5' bound to instance 'display_decenas2' of component 'decoder' [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/new/top_display.vhd:113]
INFO: [Synth 8-3491] module 'decoder' declared at 'C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/new/decoder.vhd:5' bound to instance 'display_centenas2' of component 'decoder' [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/new/top_display.vhd:118]
INFO: [Synth 8-3491] module 'decoder' declared at 'C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/new/decoder.vhd:5' bound to instance 'display_millares2' of component 'decoder' [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/new/top_display.vhd:123]
INFO: [Synth 8-3491] module 'cambio_digsel' declared at 'C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/new/cambio_digsel.vhd:24' bound to instance 'gestion_digsel' of component 'cambio_digsel' [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/new/top_display.vhd:128]
INFO: [Synth 8-638] synthesizing module 'cambio_digsel' [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/new/cambio_digsel.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'cambio_digsel' (0#1) [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/new/cambio_digsel.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'top_display' (0#1) [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/new/top_display.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'control_top' (0#1) [C:/Users/diego/TFG/pid/pid.srcs/sources_1/new/control_top.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'top_gpio' (0#1) [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/new/top_gpio.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'neorv32_test_setup_diego' (0#1) [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/new/neorv32_test_setup_diego.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'fifo_read_async.fifo_read_async_large.r_pnt_ff_reg' and it is trimmed from '2' to '1' bits. [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/core/neorv32_fifo.vhd:203]
WARNING: [Synth 8-6014] Unused sequential element ctrl_reg[rf_rs1] was removed.  [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/core/neorv32_cpu_control.vhd:398]
WARNING: [Synth 8-6014] Unused sequential element ctrl_reg[rf_rs2] was removed.  [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/core/neorv32_cpu_control.vhd:398]
WARNING: [Synth 8-6014] Unused sequential element ctrl_reg[rf_rd] was removed.  [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/core/neorv32_cpu_control.vhd:398]
WARNING: [Synth 8-6014] Unused sequential element ctrl_reg[lsu_mo_we] was removed.  [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/core/neorv32_cpu_control.vhd:398]
WARNING: [Synth 8-6014] Unused sequential element ctrl_reg[lsu_priv] was removed.  [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/core/neorv32_cpu_control.vhd:398]
WARNING: [Synth 8-6014] Unused sequential element ctrl_reg[ir_funct3] was removed.  [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/core/neorv32_cpu_control.vhd:398]
WARNING: [Synth 8-6014] Unused sequential element ctrl_reg[ir_funct12] was removed.  [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/core/neorv32_cpu_control.vhd:398]
WARNING: [Synth 8-6014] Unused sequential element ctrl_reg[ir_opcode] was removed.  [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/core/neorv32_cpu_control.vhd:398]
WARNING: [Synth 8-6014] Unused sequential element ctrl_reg[cpu_priv] was removed.  [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/core/neorv32_cpu_control.vhd:398]
WARNING: [Synth 8-6014] Unused sequential element ctrl_reg[cpu_sleep] was removed.  [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/core/neorv32_cpu_control.vhd:398]
WARNING: [Synth 8-6014] Unused sequential element ctrl_reg[cpu_trap] was removed.  [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/core/neorv32_cpu_control.vhd:398]
WARNING: [Synth 8-6014] Unused sequential element ctrl_reg[cpu_debug] was removed.  [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/core/neorv32_cpu_control.vhd:398]
WARNING: [Synth 8-6014] Unused sequential element csr_reg[mcounteren] was removed.  [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/core/neorv32_cpu_control.vhd:1623]
WARNING: [Synth 8-6014] Unused sequential element csr_reg[dcsr_ebreaku] was removed.  [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/core/neorv32_cpu_control.vhd:1623]
WARNING: [Synth 8-6014] Unused sequential element csr_reg[dpc] was removed.  [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/core/neorv32_cpu_control.vhd:1623]
WARNING: [Synth 8-6014] Unused sequential element csr_reg[dscratch0] was removed.  [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/core/neorv32_cpu_control.vhd:1623]
WARNING: [Synth 8-6014] Unused sequential element csr_reg[tdata2] was removed.  [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/core/neorv32_cpu_control.vhd:1623]
WARNING: [Synth 8-6014] Unused sequential element cpu_counter_gen[1].cnt_reg[lo][1] was removed.  [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/core/neorv32_cpu_control.vhd:2136]
WARNING: [Synth 8-6014] Unused sequential element cpu_counter_gen[1].cnt_reg[hi][1] was removed.  [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/core/neorv32_cpu_control.vhd:2136]
WARNING: [Synth 8-6014] Unused sequential element cpu_counter_gen[1].cnt_reg[ovf][1] was removed.  [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/core/neorv32_cpu_control.vhd:2136]
WARNING: [Synth 8-6014] Unused sequential element csr_reg[tdata1_execute] was removed.  [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/core/neorv32_cpu_control.vhd:1623]
WARNING: [Synth 8-6014] Unused sequential element csr_reg[tdata1_action] was removed.  [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/core/neorv32_cpu_control.vhd:1623]
WARNING: [Synth 8-6014] Unused sequential element csr_reg[tdata1_dmode] was removed.  [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/core/neorv32_cpu_control.vhd:1623]
WARNING: [Synth 8-6014] Unused sequential element tx_engine_reg[done] was removed.  [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/core/neorv32_uart.vhd:312]
WARNING: [Synth 8-6014] Unused sequential element generators.rstn_ext_sreg_reg was removed.  [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/core/neorv32_top.vhd:404]
WARNING: [Synth 8-6014] Unused sequential element generators.rstn_ext_reg was removed.  [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/core/neorv32_top.vhd:405]
WARNING: [Synth 8-6014] Unused sequential element generators.rst_cause_reg was removed.  [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/core/neorv32_top.vhd:428]
WARNING: [Synth 8-6014] Unused sequential element p_count_reg was removed.  [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/new/pulse_counter.vhd:51]
WARNING: [Synth 8-3848] Net EN1 in module/entity pwm_top does not have driver. [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/new/pwm_top.vhd:49]
WARNING: [Synth 8-3848] Net EN2 in module/entity pwm_top does not have driver. [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/new/pwm_top.vhd:49]
WARNING: [Synth 8-3848] Net EN3 in module/entity pwm_top does not have driver. [C:/Users/diego/TFG/pid/pid.srcs/sources_1/imports/sources_1/imports/new/pwm_top.vhd:49]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/Users/diego/TFG/pid/pid.srcs/sources_1/new/control_top.vhd-35.0, C:/Users/diego/TFG/pid/pid.srcs/sources_1/new/control_top.vhd-61.0 with 1st driver pin 'control_top:/PWM_INST/EN1' [C:/Users/diego/TFG/pid/pid.srcs/sources_1/new/control_top.vhd:35]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/Users/diego/TFG/pid/pid.srcs/sources_1/new/control_top.vhd-35.0, C:/Users/diego/TFG/pid/pid.srcs/sources_1/new/control_top.vhd-61.0 with 2nd driver pin 'VCC' [C:/Users/diego/TFG/pid/pid.srcs/sources_1/new/control_top.vhd:35]
CRITICAL WARNING: [Synth 8-6858] multi-driven net C:/Users/diego/TFG/pid/pid.srcs/sources_1/new/control_top.vhd-35.0, C:/Users/diego/TFG/pid/pid.srcs/sources_1/new/control_top.vhd-61.0 is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/diego/TFG/pid/pid.srcs/sources_1/new/control_top.vhd:35]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/Users/diego/TFG/pid/pid.srcs/sources_1/new/control_top.vhd-35.0, C:/Users/diego/TFG/pid/pid.srcs/sources_1/new/control_top.vhd-61.0 with 1st driver pin 'control_top:/PWM_INST/EN2' [C:/Users/diego/TFG/pid/pid.srcs/sources_1/new/control_top.vhd:35]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/Users/diego/TFG/pid/pid.srcs/sources_1/new/control_top.vhd-35.0, C:/Users/diego/TFG/pid/pid.srcs/sources_1/new/control_top.vhd-61.0 with 2nd driver pin 'VCC' [C:/Users/diego/TFG/pid/pid.srcs/sources_1/new/control_top.vhd:35]
CRITICAL WARNING: [Synth 8-6858] multi-driven net C:/Users/diego/TFG/pid/pid.srcs/sources_1/new/control_top.vhd-35.0, C:/Users/diego/TFG/pid/pid.srcs/sources_1/new/control_top.vhd-61.0 is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/diego/TFG/pid/pid.srcs/sources_1/new/control_top.vhd:35]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/Users/diego/TFG/pid/pid.srcs/sources_1/new/control_top.vhd-35.0, C:/Users/diego/TFG/pid/pid.srcs/sources_1/new/control_top.vhd-61.0 with 1st driver pin 'control_top:/PWM_INST/EN3' [C:/Users/diego/TFG/pid/pid.srcs/sources_1/new/control_top.vhd:35]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/Users/diego/TFG/pid/pid.srcs/sources_1/new/control_top.vhd-35.0, C:/Users/diego/TFG/pid/pid.srcs/sources_1/new/control_top.vhd-61.0 with 2nd driver pin 'VCC' [C:/Users/diego/TFG/pid/pid.srcs/sources_1/new/control_top.vhd:35]
CRITICAL WARNING: [Synth 8-6858] multi-driven net C:/Users/diego/TFG/pid/pid.srcs/sources_1/new/control_top.vhd-35.0, C:/Users/diego/TFG/pid/pid.srcs/sources_1/new/control_top.vhd-61.0 is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/diego/TFG/pid/pid.srcs/sources_1/new/control_top.vhd:35]
WARNING: [Synth 8-7129] Port reset_disp in module top_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port EN1 in module pwm_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port EN2 in module pwm_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port EN3 in module pwm_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port entrada[39] in module top_gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port entrada[38] in module top_gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port entrada[37] in module top_gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port entrada[36] in module top_gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port entrada[35] in module top_gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port entrada[34] in module top_gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port entrada[33] in module top_gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port entrada[32] in module top_gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port entrada[31] in module top_gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][31] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][30] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][29] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][28] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][27] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][26] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][25] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][24] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][23] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][22] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][21] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][20] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][19] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][18] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][17] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][16] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][15] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][14] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][13] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][12] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][11] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][10] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][9] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][8] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][7] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][6] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][5] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][4] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][1] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][0] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][31] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][30] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][29] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][28] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][27] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][26] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][25] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][24] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][23] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][22] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][21] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][20] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][19] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][18] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][17] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][16] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][15] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][14] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][13] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][12] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][11] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][10] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][9] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][8] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][7] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][6] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][5] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][4] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][3] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][2] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][1] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][0] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[ben][3] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[ben][2] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[ben][1] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[ben][0] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[src] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[priv] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[rvso] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[fence] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][31] in module neorv32_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][30] in module neorv32_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][29] in module neorv32_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][28] in module neorv32_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][27] in module neorv32_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][26] in module neorv32_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][25] in module neorv32_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][24] in module neorv32_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][23] in module neorv32_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][22] in module neorv32_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][21] in module neorv32_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][20] in module neorv32_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][19] in module neorv32_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][18] in module neorv32_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][17] in module neorv32_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][16] in module neorv32_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][15] in module neorv32_uart is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1455.082 ; gain = 570.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1455.082 ; gain = 570.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1455.082 ; gain = 570.711
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.116 . Memory (MB): peak = 1455.082 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/diego/TFG/pid/pid.srcs/constrs_1/imports/Downloads/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [C:/Users/diego/TFG/pid/pid.srcs/constrs_1/imports/Downloads/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/diego/TFG/pid/pid.srcs/constrs_1/imports/Downloads/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/neorv32_test_setup_diego_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/neorv32_test_setup_diego_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1560.578 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1560.578 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1560.578 ; gain = 676.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1560.578 ; gain = 676.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1560.578 ; gain = 676.207
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'fetch_engine_reg[state]' in module 'neorv32_cpu_control'
INFO: [Synth 8-802] inferred FSM for state register 'execute_engine_reg[state]' in module 'neorv32_cpu_control'
INFO: [Synth 8-802] inferred FSM for state register 'ctrl_reg[state]' in module 'neorv32_cpu_cp_muldiv'
INFO: [Synth 8-802] inferred FSM for state register 'arbiter_reg[state]' in module 'neorv32_bus_switch'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pulse_counter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
              if_request |                               01 |                               01
              if_pending |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fetch_engine_reg[state]' using encoding 'sequential' in module 'neorv32_cpu_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 restart |                             0001 |                             0011
                branched |                             0010 |                             1001
                dispatch |                             0000 |                             0000
              trap_enter |                             1000 |                             0001
                 execute |                             1001 |                             0110
                alu_wait |                             1010 |                             0111
                 mem_req |                             0111 |                             1011
                mem_wait |                             0110 |                             1100
                  branch |                             1011 |                             1000
                   fence |                             0011 |                             0100
                  iSTATE |                             1100 |                             1010
*
               trap_exit |                             0100 |                             0010
                   sleep |                             0101 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'execute_engine_reg[state]' using encoding 'sequential' in module 'neorv32_cpu_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                              001 |                               00
                  s_busy |                              100 |                               01
                  s_done |                              010 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ctrl_reg[state]' using encoding 'one-hot' in module 'neorv32_cpu_cp_muldiv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
                  busy_a |                              010 |                               01
                  busy_b |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'arbiter_reg[state]' using encoding 'one-hot' in module 'neorv32_bus_switch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    stop |                              000 |                              000
            calculate_s0 |                              001 |                              001
            calculate_s1 |                              010 |                              010
            calculate_s2 |                              011 |                              011
            calculate_s3 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pulse_counter'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 1560.578 ; gain = 676.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   33 Bit       Adders := 3     
	   3 Input   33 Bit       Adders := 3     
	   2 Input   32 Bit       Adders := 9     
	   3 Input   32 Bit       Adders := 1     
	   4 Input   32 Bit       Adders := 2     
	   2 Input   31 Bit       Adders := 4     
	   2 Input   28 Bit       Adders := 1     
	   2 Input   25 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 3     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 5     
	   2 Input    2 Bit       Adders := 4     
	   3 Input    1 Bit       Adders := 2     
	   2 Input    1 Bit       Adders := 4     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 49    
	               29 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               21 Bit    Registers := 2     
	               20 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 9     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 94    
+---Multipliers : 
	               6x32  Multipliers := 1     
	               7x32  Multipliers := 1     
	              32x32  Multipliers := 3     
	               8x32  Multipliers := 1     
	              12x32  Multipliers := 1     
+---RAMs : 
	              16K Bit	(2048 X 8 bit)          RAMs := 4     
	             1024 Bit	(32 X 32 bit)          RAMs := 1     
	               34 Bit	(2 X 17 bit)          RAMs := 2     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 3     
	   2 Input   34 Bit        Muxes := 3     
	   2 Input   33 Bit        Muxes := 3     
	   2 Input   32 Bit        Muxes := 59    
	   3 Input   32 Bit        Muxes := 3     
	   4 Input   32 Bit        Muxes := 6     
	  19 Input   32 Bit        Muxes := 1     
	   5 Input   32 Bit        Muxes := 4     
	   6 Input   32 Bit        Muxes := 1     
	  13 Input   32 Bit        Muxes := 6     
	   2 Input   31 Bit        Muxes := 4     
	   2 Input   29 Bit        Muxes := 1     
	   2 Input   28 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 1     
	  15 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 6     
	   4 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   4 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   9 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   7 Input    6 Bit        Muxes := 1     
	  67 Input    5 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 1     
	  13 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 3     
	   3 Input    5 Bit        Muxes := 1     
	  13 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 9     
	   8 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 18    
	   5 Input    3 Bit        Muxes := 3     
	   8 Input    3 Bit        Muxes := 1     
	  13 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 21    
	   7 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 13    
	   3 Input    2 Bit        Muxes := 1     
	   8 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 95    
	   7 Input    1 Bit        Muxes := 2     
	   6 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 12    
	  15 Input    1 Bit        Muxes := 3     
	   8 Input    1 Bit        Muxes := 8     
	  13 Input    1 Bit        Muxes := 28    
	   5 Input    1 Bit        Muxes := 5     
	  10 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP uk_aux3, operation Mode is: A*B.
DSP Report: operator uk_aux3 is absorbed into DSP uk_aux3.
DSP Report: operator uk_aux3 is absorbed into DSP uk_aux3.
DSP Report: Generating DSP uk_aux3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator uk_aux3 is absorbed into DSP uk_aux3.
DSP Report: operator uk_aux3 is absorbed into DSP uk_aux3.
DSP Report: Generating DSP uk_aux3, operation Mode is: A*B.
DSP Report: operator uk_aux3 is absorbed into DSP uk_aux3.
DSP Report: operator uk_aux3 is absorbed into DSP uk_aux3.
DSP Report: Generating DSP uk_aux3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator uk_aux3 is absorbed into DSP uk_aux3.
DSP Report: operator uk_aux3 is absorbed into DSP uk_aux3.
DSP Report: Generating DSP q22, operation Mode is: A*(B:0x64).
DSP Report: operator q22 is absorbed into DSP q22.
DSP Report: operator q22 is absorbed into DSP q22.
DSP Report: Generating DSP q22, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator q22 is absorbed into DSP q22.
DSP Report: operator q22 is absorbed into DSP q22.
DSP Report: Generating DSP uk_aux2, operation Mode is: A*B.
DSP Report: operator uk_aux2 is absorbed into DSP uk_aux2.
DSP Report: operator uk_aux2 is absorbed into DSP uk_aux2.
DSP Report: Generating DSP uk_aux2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator uk_aux2 is absorbed into DSP uk_aux2.
DSP Report: operator uk_aux2 is absorbed into DSP uk_aux2.
DSP Report: Generating DSP uk_aux2, operation Mode is: A*B.
DSP Report: operator uk_aux2 is absorbed into DSP uk_aux2.
DSP Report: operator uk_aux2 is absorbed into DSP uk_aux2.
DSP Report: Generating DSP uk_aux2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator uk_aux2 is absorbed into DSP uk_aux2.
DSP Report: operator uk_aux2 is absorbed into DSP uk_aux2.
DSP Report: Generating DSP uk_aux1, operation Mode is: A*B.
DSP Report: operator uk_aux1 is absorbed into DSP uk_aux1.
DSP Report: operator uk_aux1 is absorbed into DSP uk_aux1.
DSP Report: Generating DSP uk_aux1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator uk_aux1 is absorbed into DSP uk_aux1.
DSP Report: operator uk_aux1 is absorbed into DSP uk_aux1.
DSP Report: Generating DSP uk_aux1, operation Mode is: A*B.
DSP Report: operator uk_aux1 is absorbed into DSP uk_aux1.
DSP Report: operator uk_aux1 is absorbed into DSP uk_aux1.
DSP Report: Generating DSP uk_aux1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator uk_aux1 is absorbed into DSP uk_aux1.
DSP Report: operator uk_aux1 is absorbed into DSP uk_aux1.
WARNING: [Synth 8-3917] design neorv32_test_setup_diego has port EN1 driven by constant 1
WARNING: [Synth 8-3917] design neorv32_test_setup_diego has port EN2 driven by constant 1
WARNING: [Synth 8-3917] design neorv32_test_setup_diego has port EN3 driven by constant 1
WARNING: [Synth 8-3332] Sequential element (core_complex.neorv32_core_bus_switch_inst/FSM_onehot_arbiter_reg[state][0]) is unused and will be removed from module neorv32_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:01:04 . Memory (MB): peak = 1596.461 ; gain = 712.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+-------------------------------------------------+-------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                      | RTL Object                                                                    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------------------------+-------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|neorv32_top_inst/\core_complex.neorv32_cpu_inst  | neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg                      | 32 x 32(READ_FIRST)    | W | R | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|neorv32_top_inst                                 | memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg | 2 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|neorv32_top_inst                                 | memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b1_reg | 2 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|neorv32_top_inst                                 | memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b2_reg | 2 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|neorv32_top_inst                                 | memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b3_reg | 2 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
+-------------------------------------------------+-------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+--------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------+----------------------+-------------+
|Module Name                                                               | RTL Object                                                                                    | Inference | Size (Depth x Width) | Primitives  | 
+--------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------+----------------------+-------------+
|neorv32_top_inst/\core_complex.neorv32_cpu_inst /neorv32_cpu_control_inst | prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg | Implied   | 2 x 17               | RAM32M x 3  | 
|neorv32_top_inst/\core_complex.neorv32_cpu_inst /neorv32_cpu_control_inst | prefetch_buffer[1].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg | Implied   | 2 x 17               | RAM32M x 3  | 
+--------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|pid_gen     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pid_gen     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pid_gen     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pid_gen     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pid_gen     | A*(B:0x64)     | 9      | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pid_gen     | (PCIN>>17)+A*B | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pid_gen     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pid_gen     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pid_gen     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pid_gen     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pid_gen     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pid_gen     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pid_gen     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pid_gen     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:01:14 . Memory (MB): peak = 1596.461 ; gain = 712.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:01:15 . Memory (MB): peak = 1596.461 ; gain = 712.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-------------------------------------------------+-------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                      | RTL Object                                                                    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------------------------+-------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|neorv32_top_inst/\core_complex.neorv32_cpu_inst  | neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg                      | 32 x 32(READ_FIRST)    | W | R | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|neorv32_top_inst                                 | memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg | 2 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|neorv32_top_inst                                 | memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b1_reg | 2 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|neorv32_top_inst                                 | memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b2_reg | 2 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|neorv32_top_inst                                 | memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b3_reg | 2 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
+-------------------------------------------------+-------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+--------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------+----------------------+-------------+
|Module Name                                                               | RTL Object                                                                                    | Inference | Size (Depth x Width) | Primitives  | 
+--------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------+----------------------+-------------+
|neorv32_top_inst/\core_complex.neorv32_cpu_inst /neorv32_cpu_control_inst | prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg | Implied   | 2 x 17               | RAM32M x 3  | 
|neorv32_top_inst/\core_complex.neorv32_cpu_inst /neorv32_cpu_control_inst | prefetch_buffer[1].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg | Implied   | 2 x 17               | RAM32M x 3  | 
+--------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:01:20 . Memory (MB): peak = 1639.664 ; gain = 755.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:01:29 . Memory (MB): peak = 1654.500 ; gain = 770.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:01:29 . Memory (MB): peak = 1654.500 ; gain = 770.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:01:30 . Memory (MB): peak = 1654.500 ; gain = 770.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:01:30 . Memory (MB): peak = 1654.500 ; gain = 770.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:01:30 . Memory (MB): peak = 1654.617 ; gain = 770.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:01:30 . Memory (MB): peak = 1654.617 ; gain = 770.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|pid_gen     | A'*B          | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|pid_gen     | A'*B'         | 5      | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pid_gen     | PCIN>>17+A'*B | 5      | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|pid_gen     | A*B           | 5      | 7      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pid_gen     | PCIN>>17+A*B  | 0      | 5      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pid_gen     | A'*B          | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|pid_gen     | A'*B'         | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pid_gen     | PCIN>>17+A*B  | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pid_gen     | A'*B          | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|pid_gen     | A*B'          | 0      | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|pid_gen     | PCIN>>17+A*B  | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |   990|
|3     |DSP48E1  |    11|
|7     |LUT1     |   268|
|8     |LUT2     |   928|
|9     |LUT3     |   919|
|10    |LUT4     |   859|
|11    |LUT5     |  2310|
|12    |LUT6     |  1244|
|13    |MUXF7    |     8|
|14    |RAM32M   |     6|
|15    |RAMB18E1 |     4|
|16    |RAMB36E1 |     1|
|17    |FDCE     |  1602|
|18    |FDPE     |    23|
|19    |FDRE     |   393|
|20    |FDSE     |     6|
|21    |LDC      |     3|
|22    |IBUF     |     6|
|23    |OBUF     |    29|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:01:30 . Memory (MB): peak = 1654.617 ; gain = 770.246
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1372 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:01:27 . Memory (MB): peak = 1654.617 ; gain = 664.750
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:01:31 . Memory (MB): peak = 1654.617 ; gain = 770.246
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.264 . Memory (MB): peak = 1669.309 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1023 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1674.262 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  LDC => LDCE: 3 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances

Synth Design complete | Checksum: 8bff8e71
INFO: [Common 17-83] Releasing license: Synthesis
148 Infos, 141 Warnings, 9 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:01:40 . Memory (MB): peak = 1674.262 ; gain = 1188.199
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/diego/TFG/pid/pid.runs/synth_1/neorv32_test_setup_diego.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file neorv32_test_setup_diego_utilization_synth.rpt -pb neorv32_test_setup_diego_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jul  2 18:32:09 2024...
