[
    {
        "name": "move",
        "pattern": [
            {"bits": 2, "valid": [0]},
            {"bits": 2, "name": "Size", "valid": [1, 2, 3], "mapping": {"1": "uint8_t", "2": "uint32_t", "3": "uint16_t"}, "template": true},
            {"bits": 6, "name": "Destination", "modes": [0, 2, 3, 4, 5, 6, 7, 8], "swapped": true},
            {"bits": 6, "name": "Source", "modes": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11]}]
    },
    {
        "name": "move_from_sr",
        "pattern": [
            {"bits": 10, "valid": [259]},
            {"bits": 6, "modes": [0, 2, 3, 4, 5, 6, 7, 8]}]
    },
    {
        "name": "move_to_ccr",
        "pattern": [
            {"bits": 10, "valid": [275]},
            {"bits": 6, "modes": [0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11]}]
    },
    {
        "name": "move_to_sr",
        "pattern": [
            {"bits": 10, "valid": [283]},
            {"bits": 6, "modes": [0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11], "template": true}]
    },
    {
        "name": "move_usp",
        "pattern": [
            {"bits": 12, "valid": [1254]},
            {"bits": 1, "name": "Direction", "template": true},
            {"bits": 3, "name": "Source (A)"}]
    },
    {
        "name": "moveq",
        "pattern": [
            {"bits": 4, "valid": [7]},
            {"bits": 3, "name": "Destination (D)"},
            {"bits": 1, "valid": [0]},
            {"bits": 8, "name": "Data"}]
    },
    {
        "name": "movea",
        "pattern": [
            {"bits": 2, "valid": [0]},
            {"bits": 2, "name": "Size", "valid": [2, 3], "mapping": {"2" :"uint32_t", "3": "uint16_t"}, "template": true},
            {"bits": 3, "name": "Destination (A)"},
            {"bits": 3, "valid": [1]},
            {"bits": 6, "name": "Source", "modes": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11]}]
    },
    {
        "name": "movem",
        "pattern": [
            {"bits": 5, "valid": [9]},
            {"bits": 1, "name": "Direction", "template": true},
            {"bits": 3, "valid": [1]},
            {"bits": 1, "name": "Size", "mapping": {"0": "uint16_t", "1": "uint32_t"}, "template": true},
            {"bits": 6, "name": "Source", "modes": [2, 3, 5, 6, 7, 8, 9, 10]}]
    },
    {
        "name": "movep",
        "pattern": [
            {"bits": 4, "valid": [0]},
            {"bits": 3, "name": "Source (D)"},
            {"bits": 1, "valid": [1]},
            {"bits": 1, "name": "Direction", "template": true},
            {"bits": 1, "name": "Size", "mapping": {"0": "uint16_t", "1": "uint32_t"}, "template": true},
            {"bits": 3, "valid": [1]},
            {"bits": 3, "name": "Destination (A)"}]
    },
    {
        "name": "clr",
        "pattern": [
            {"bits": 8, "valid": [66]},
            {"bits": 2, "name": "Size", "valid": [0, 1, 2], "mapping": {"0": "uint8_t", "1": "uint16_t", "2": "uint32_t"}, "template": true},
            {"bits": 6, "modes": [0, 2, 3, 4, 5, 6, 7, 8]}]
    },
    {
        "name": "add",
        "pattern": [
            {"bits": 4, "valid": [13]},
            {"bits": 3, "name": "Register (D)"},
            {"bits": 1, "name": "Mode", "valid": [0], "template": true},
            {"bits": 2, "name": "Size", "valid": [0, 1, 2], "mapping": {"0": "uint8_t", "1": "uint16_t", "2": "uint32_t"}, "template": true},
            {"bits": 6, "name": "Effective Address", "modes": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11]}]
    },
    {
        "name": "add",
        "pattern": [
            {"bits": 4, "valid": [13]},
            {"bits": 3, "name": "Register (D)"},
            {"bits": 1, "name": "Mode", "valid": [1], "template": true},
            {"bits": 2, "name": "Size", "valid": [0, 1, 2], "mapping": {"0": "uint8_t", "1": "uint16_t", "2": "uint32_t"}, "template": true},
            {"bits": 6, "name": "Effective Address", "modes": [2, 3, 4, 5, 6, 7, 8]}]
    },
    {
        "name": "sub",
        "pattern": [
            {"bits": 4, "valid": [9]},
            {"bits": 3, "name": "Register (D)"},
            {"bits": 1, "name": "Mode", "valid": [0], "template": true},
            {"bits": 2, "name": "Size", "valid": [0, 1, 2], "mapping": {"0": "uint8_t", "1": "uint16_t", "2": "uint32_t"}, "template": true},
            {"bits": 6, "name": "Effective Address", "modes": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11]}]
    },
    {
        "name": "sub",
        "pattern": [
            {"bits": 4, "valid": [9]},
            {"bits": 3, "name": "Register (D)"},
            {"bits": 1, "name": "Mode", "valid": [1], "template": true},
            {"bits": 2, "name": "Size", "valid": [0, 1, 2], "mapping": {"0": "uint8_t", "1": "uint16_t", "2": "uint32_t"}, "template": true},
            {"bits": 6, "name": "Effective Address", "modes": [2, 3, 4, 5, 6, 7, 8]}]
    },
    {
        "name": "addi",
        "pattern": [
            {"bits": 8, "valid": [6]},
            {"bits": 2, "name": "Size", "valid": [0, 1, 2], "mapping": {"0": "uint8_t", "1": "uint16_t", "2": "uint32_t"}, "template": true},
            {"bits": 6, "name": "Effective Address", "modes": [0, 2, 3, 4, 5, 6, 7, 8]}]
    },
    {
        "name": "subi",
        "pattern": [
            {"bits": 8, "valid": [4]},
            {"bits": 2, "name": "Size", "valid": [0, 1, 2], "mapping": {"0": "uint8_t", "1": "uint16_t", "2": "uint32_t"}, "template": true},
            {"bits": 6, "name": "Effective Address", "modes": [0, 2, 3, 4, 5, 6, 7, 8]}]
    },
    {
        "name": "addq",
        "pattern": [
            {"bits": 4, "valid": [5]},
            {"bits": 3, "name": "Data"},
            {"bits": 1, "valid": [0]},
            {"bits": 2, "name": "Size", "valid": [0, 1, 2], "mapping": {"0": "uint8_t", "1": "uint16_t", "2": "uint32_t"}, "template": true},
            {"bits": 6, "name": "Effective Address", "modes": [0, 1, 2, 3, 4, 5, 6, 7, 8]}]
    },
    {
        "name": "subq",
        "pattern": [
            {"bits": 4, "valid": [5]},
            {"bits": 3, "name": "Data"},
            {"bits": 1, "valid": [1]},
            {"bits": 2, "name": "Size", "valid": [0, 1, 2], "mapping": {"0": "uint8_t", "1": "uint16_t", "2": "uint32_t"}, "template": true},
            {"bits": 6, "name": "Effective Address", "modes": [0, 1, 2, 3, 4, 5, 6, 7, 8]}]
    },
    {
        "name": "adda",
        "pattern": [
            {"bits": 4, "valid": [13]},
            {"bits": 3, "name": "Destination Register (A)"},
            {"bits": 1, "name": "Size", "valid": [0, 1], "mapping": {"0": "uint16_t", "1": "uint32_t"}, "template": true},
            {"bits": 2, "valid": [3]},
            {"bits": 6, "name": "Source Effective Address", "modes": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11]}]
    },
    {
        "name": "suba",
        "pattern": [
            {"bits": 4, "valid": [9]},
            {"bits": 3, "name": "Destination Register (A)"},
            {"bits": 1, "name": "Size", "valid": [0, 1], "mapping": {"0": "uint16_t", "1": "uint32_t"}, "template": true},
            {"bits": 2, "valid": [3]},
            {"bits": 6, "name": "Source Effective Address", "modes": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11]}]
    },
    {
        "name": "addx",
        "pattern": [
            {"bits": 4, "valid": [13]},
            {"bits": 3, "name": "Destination Register"},
            {"bits": 1, "valid": [1]},
            {"bits": 2, "name": "Size", "valid": [0, 1, 2], "mapping": {"0": "uint8_t", "1": "uint16_t", "2": "uint32_t"}, "template": true},
            {"bits": 2, "valid": [0]},
            {"bits": 1, "name": "Mode", "template": true},
            {"bits": 3, "name": "Source Register"}]
    },
    {
        "name": "subx",
        "pattern": [
            {"bits": 4, "valid": [9]},
            {"bits": 3, "name": "Destination Register"},
            {"bits": 1, "valid": [1]},
            {"bits": 2, "name": "Size", "valid": [0, 1, 2], "mapping": {"0": "uint8_t", "1": "uint16_t", "2": "uint32_t"}, "template": true},
            {"bits": 2, "valid": [0]},
            {"bits": 1, "name": "Mode", "template": true},
            {"bits": 3, "name": "Source Register"}]
    },
    {
        "name": "ori_to_ccr",
        "pattern": [{"bits": 16, "valid": [60]}]
    },
    {
        "name": "ori_to_sr",
        "pattern": [{"bits": 16, "valid": [124]}]
    },
    {
        "name": "ori",
        "pattern": [
            {"bits": 8, "valid": [0]},
            {"bits": 2, "name": "Size", "valid": [0, 1, 2], "mapping": {"0": "uint8_t", "1": "uint16_t", "2": "uint32_t"}, "template": true},
            {"bits": 6, "name": "Destination Effective Address", "modes": [0, 2, 3, 4, 5, 6, 7, 8]}]
    },
    {
        "name": "andi_to_ccr",
        "pattern": [{"bits": 16, "valid": [572]}]
    },
    {
        "name": "andi_to_sr",
        "pattern": [{"bits": 16, "valid": [636]}]
    },
    {
        "name": "andi",
        "pattern": [
            {"bits": 8, "valid": [2]},
            {"bits": 2, "name": "Size", "valid": [0, 1, 2], "mapping": {"0": "uint8_t", "1": "uint16_t", "2": "uint32_t"}, "template": true},
            {"bits": 6, "name": "Destination Effective Address", "modes": [0, 2, 3, 4, 5, 6, 7, 8]}]
    },
{
        "name": "eori_to_ccr",
        "pattern": [{"bits": 16, "valid": [2620]}]
    },
    {
        "name": "eori_to_sr",
        "pattern": [{"bits": 16, "valid": [2684]}]
    },
    {
        "name": "eori",
        "pattern": [
            {"bits": 8, "valid": [10]},
            {"bits": 2, "name": "Size", "valid": [0, 1, 2], "mapping": {"0": "uint8_t", "1": "uint16_t", "2": "uint32_t"}, "template": true},
            {"bits": 6, "name": "Destination Effective Address", "modes": [0, 2, 3, 4, 5, 6, 7, 8]}]
    },
    {
        "name": "_or",
        "pattern": [
            {"bits": 4, "valid": [8]},
            {"bits": 3, "name": "Register (D)"},
            {"bits": 1, "name": "Direction", "valid": [0], "template": true},
            {"bits": 2, "name": "Size", "valid": [0, 1, 2], "mapping": {"0": "uint8_t", "1": "uint16_t", "2": "uint32_t"}, "template": true},
            {"bits": 6, "name": "Effective Address", "modes": [0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11]}]
    },
    {
        "name": "_or",
        "pattern": [
            {"bits": 4, "valid": [8]},
            {"bits": 3, "name": "Register (D)"},
            {"bits": 1, "name": "Direction", "valid": [1], "template": true},
            {"bits": 2, "name": "Size", "valid": [0, 1, 2], "mapping": {"0": "uint8_t", "1": "uint16_t", "2": "uint32_t"}, "template": true},
            {"bits": 6, "name": "Effective Address", "modes": [2, 3, 4, 5, 6, 7, 8]}]
    },
    {
        "name": "_and",
        "pattern": [
            {"bits": 4, "valid": [12]},
            {"bits": 3, "name": "Register (D)"},
            {"bits": 1, "name": "Direction", "valid": [0], "template": true},
            {"bits": 2, "name": "Size", "valid": [0, 1, 2], "mapping": {"0": "uint8_t", "1": "uint16_t", "2": "uint32_t"}, "template": true},
            {"bits": 6, "name": "Effective Address", "modes": [0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11]}]
    },
    {
        "name": "_and",
        "pattern": [
            {"bits": 4, "valid": [12]},
            {"bits": 3, "name": "Register (D)"},
            {"bits": 1, "name": "Direction", "valid": [1], "template": true},
            {"bits": 2, "name": "Size", "valid": [0, 1, 2], "mapping": {"0": "uint8_t", "1": "uint16_t", "2": "uint32_t"}, "template": true},
            {"bits": 6, "name": "Effective Address", "modes": [2, 3, 4, 5, 6, 7, 8]}]
    },
    {
        "name": "eor",
        "pattern": [
            {"bits": 4, "valid": [11]},
            {"bits": 3, "name": "Register (D)"},
            {"bits": 1, "valid": [1]},
            {"bits": 2, "name": "Size", "valid": [0, 1, 2], "mapping": {"0": "uint8_t", "1": "uint16_t", "2": "uint32_t"}, "template": true},
            {"bits": 6, "name": "Effective Address", "modes": [0, 2, 3, 4, 5, 6, 7, 8]}]
    },
    {
        "name": "neg",
        "pattern": [
            {"bits": 8, "valid": [68]},
            {"bits": 2, "name": "Size", "valid": [0, 1, 2], "mapping": {"0": "uint8_t", "1": "uint16_t", "2": "uint32_t"}, "template": true},
            {"bits": 6, "name": "Effective Address", "modes": [0, 2, 3, 4, 5, 6, 7, 8]}]
    },
    {
        "name": "negx",
        "pattern": [
            {"bits": 8, "valid": [64]},
            {"bits": 2, "name": "Size", "valid": [0, 1, 2], "mapping": {"0": "uint8_t", "1": "uint16_t", "2": "uint32_t"}, "template": true},
            {"bits": 6, "name": "Effective Address", "modes": [0, 2, 3, 4, 5, 6, 7, 8]}]
    },
    {
        "name": "divu",
        "pattern": [
            {"bits": 4, "valid": [8]},
            {"bits": 3, "name": "Register (D), Numerator"},
            {"bits": 3, "valid": [3]},
            {"bits": 6, "name": "Effective Address", "modes": [0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11]}]
    },
    {
        "name": "divs",
        "pattern": [
            {"bits": 4, "valid": [8]},
            {"bits": 3, "name": "Register (D), Numerator"},
            {"bits": 3, "valid": [7]},
            {"bits": 6, "name": "Effective Address", "modes": [0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11]}]
    },
    {
        "name": "jmp",
        "pattern": [
            {"bits": 10, "valid": [315]},
            {"bits": 6, "modes": [2, 5, 6, 7, 8, 9, 10]}]
    },
    {
        "name": "jsr",
        "pattern": [
            {"bits": 10, "valid": [314]},
            {"bits": 6, "modes": [2, 5, 6, 7, 8, 9, 10]}]
    },
    {
        "name": "rts",
        "pattern": [
            {"bits": 16, "valid": [20085]}]
    },
    {
        "name": "rtr",
        "pattern": [
            {"bits": 16, "valid": [20087]}]
    },
    {
        "name": "rte",
        "pattern": [
            {"bits": 16, "valid": [20083]}]
    },
    {
        "name": "link",
        "pattern": [
            {"bits": 13, "valid": [2506]},
            {"bits": 3, "name": "Register (A)"}]
    },
    {
        "name": "unlk",
        "pattern": [
            {"bits": 13, "valid": [2507]},
            {"bits": 3, "name": "Register (A)"}]
    },
    {
        "name": "bra",
        "pattern": [
            {"bits": 8, "valid": [96]},
            {"bits": 8, "name": "Displacement"}]
    },
    {
        "name": "bsr",
        "pattern": [
            {"bits": 8, "valid": [97]},
            {"bits": 8, "name": "Displacement"}]
    },
    {
        "name": "trap",
        "pattern": [
            {"bits": 12, "valid": [1252]},
            {"bits": 4, "name": "Vector"}]
    },
    {
        "name": "trapv",
        "pattern": [
            {"bits": 16, "valid": [20086]}]
    },
    {
        "name": "illegal",
        "pattern": [
            {"bits": 16, "valid": [19196]}]
    },
    {
        "name": "btst",
        "pattern": [
            {"bits": 7, "valid": [4]},
            {"bits": 1, "name": "mode", "valid": [0], "template": true},
            {"bits": 2, "valid": [0]},
            {"bits": 6, "name": "Effective Address", "modes": [0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11]}]
    },
    {
        "name": "btst",
        "pattern": [
            {"bits": 4, "valid": [0]},
            {"bits": 3, "name": "Register (D)"},
            {"bits": 1, "name": "mode", "valid": [1], "template": true},
            {"bits": 2, "valid": [0]},
            {"bits": 6, "name": "Effective Address", "modes": [0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11]}]
    },
    {
        "name": "bchg",
        "pattern": [
            {"bits": 7, "valid": [4]},
            {"bits": 1, "name": "mode", "valid": [0], "template": true},
            {"bits": 2, "valid": [1]},
            {"bits": 6, "name": "Effective Address", "modes": [0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11]}]
    },
    {
        "name": "bchg",
        "pattern": [
            {"bits": 4, "valid": [0]},
            {"bits": 3, "name": "Register (D)"},
            {"bits": 1, "name": "mode", "valid": [1], "template": true},
            {"bits": 2, "valid": [1]},
            {"bits": 6, "name": "Effective Address", "modes": [0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11]}]
    },
    {
        "name": "bclr",
        "pattern": [
            {"bits": 7, "valid": [4]},
            {"bits": 1, "name": "mode", "valid": [0], "template": true},
            {"bits": 2, "valid": [2]},
            {"bits": 6, "name": "Effective Address", "modes": [0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11]}]
    },
    {
        "name": "bclr",
        "pattern": [
            {"bits": 4, "valid": [0]},
            {"bits": 3, "name": "Register (D)"},
            {"bits": 1, "name": "mode", "valid": [1], "template": true},
            {"bits": 2, "valid": [2]},
            {"bits": 6, "name": "Effective Address", "modes": [0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11]}]
    },
    {
        "name": "bset",
        "pattern": [
            {"bits": 7, "valid": [4]},
            {"bits": 1, "name": "mode", "valid": [0], "template": true},
            {"bits": 2, "valid": [3]},
            {"bits": 6, "name": "Effective Address", "modes": [0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11]}]
    },
    {
        "name": "bset",
        "pattern": [
            {"bits": 4, "valid": [0]},
            {"bits": 3, "name": "Register (D)"},
            {"bits": 1, "name": "mode", "valid": [1], "template": true},
            {"bits": 2, "valid": [3]},
            {"bits": 6, "name": "Effective Address", "modes": [0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11]}]
    },
    {
        "name": "_not",
        "pattern": [
            {"bits": 8, "valid": [70]},
            {"bits": 2, "name": "Size", "valid": [0, 1, 2], "mapping": {"0": "uint8_t", "1": "uint16_t", "2": "uint32_t"}, "template": true},
            {"bits": 6, "name": "Effective Address", "modes": [0, 2, 3, 4, 5, 6, 7, 8]}]
    },
    {
        "name": "lea",
        "pattern": [
            {"bits": 4, "valid": [4]},
            {"bits": 3, "name": "Register (A)"},
            {"bits": 3, "valid": [7]},
            {"bits": 6, "name": "Effective Address", "modes": [2, 5, 6, 7, 8, 9, 10]}]
    },
    {
        "name": "pea",
        "pattern": [
            {"bits": 10, "valid": [289]},
            {"bits": 6, "name": "Effective Address", "modes": [2, 5, 6, 7, 8, 9, 10]}]
    },
    {
        "name": "chk",
        "pattern": [
            {"bits": 4, "valid": [4]},
            {"bits": 3, "name": "Register (D)"},
            {"bits": 3, "valid": [6]},
            {"bits": 6, "modes": [0, 2, 3, 4, 5, 6, 7, 8]}]
    },
    {
        "name": "cmpi",
        "pattern": [
            {"bits": 8, "valid": [12]},
            {"bits": 2, "name": "Size", "valid": [0, 1, 2], "mapping": {"0": "uint8_t", "1": "uint16_t", "2": "uint32_t"}, "template": true},
            {"bits": 6, "name": "Effective Address", "modes": [0, 2, 3, 4, 5, 6, 7, 8, 9, 10]}]
    },
    {
        "name": "cmpm",
        "pattern": [
            {"bits": 4, "valid": [11]},
            {"bits": 3, "name": "Destination Register (A)"},
            {"bits": 1, "valid": [1]},
            {"bits": 2, "name": "Size", "valid": [0, 1, 2], "mapping": {"0": "uint8_t", "1": "uint16_t", "2": "uint32_t"}, "template": true},
            {"bits": 3 ,"valid": [1]},
            {"bits": 3, "name": "Source Register (A)"}]
    },
    {
        "name": "cmpa",
        "pattern": [
            {"bits": 4, "valid": [11]},
            {"bits": 3, "name": "Destination Register (A)"},
            {"bits": 1, "name": "Size", "mapping": {"0": "uint16_t", "1": "uint32_t"}, "template": true},
            {"bits": 2, "valid": [3]},
            {"bits": 6, "name": "Source Effective Address", "modes": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11]}]
    },
    {
        "name": "cmp",
        "pattern": [
            {"bits": 4, "valid": [11]},
            {"bits": 3, "name": "Destination Register (D)"},
            {"bits": 1, "valid": [0]},
            {"bits": 2, "name": "Size", "valid": [0, 1, 2], "mapping": {"0": "uint8_t", "1": "uint16_t", "2": "uint32_t"}, "template": true},
            {"bits": 6, "name": "Source Effective Address", "modes": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11]}]
    },
    {
        "name": "ext",
        "pattern": [
            {"bits": 9, "valid": [145]},
            {"bits": 1, "name": "Size", "mapping": {"0": "uint16_t", "1": "uint32_t"}, "template": true},
            {"bits": 3, "valid": [0]},
            {"bits": 3, "name": "Register (D)"}]
    },
    {
        "name": "swap",
        "pattern": [
            {"bits": 13, "valid": [2312]},
            {"bits": 3, "name": "Register (D)"}]
    },
    {
        "name": "tas",
        "pattern": [
            {"bits": 10, "valid": [299]},
            {"bits": 6, "name": "Effective Address", "modes": [0, 2, 3, 4, 5, 6, 7, 8]}]
    },
    {
        "name": "tst",
        "pattern": [
            {"bits": 8, "valid": [74]},
            {"bits": 2, "name": "Size", "valid": [0, 1, 2], "mapping": {"0": "uint8_t", "1": "uint16_t", "2": "uint32_t"}, "template": true},
            {"bits": 6, "name": "Source Effective Address", "modes": [0, 2, 3, 4, 5, 6, 7, 8, 9, 10]}]
    },
    {
        "name": "reset",
        "pattern": [
            {"bits": 16, "valid": [20080]}]
    },
    {
        "name": "nop",
        "pattern": [
            {"bits": 16, "valid": [20081]}]
    },
    {
        "name": "exg",
        "pattern": [
            {"bits": 4, "valid": [12]},
            {"bits": 3, "name": "Register"},
            {"bits": 1, "valid": [1]},
            {"bits": 5, "name": "Operation", "valid": [8, 9, 17], "template": true},
            {"bits": 3, "name": "Register"}]
    },
    {
        "name": "stop",
        "pattern": [
            {"bits": 16, "valid": [20082]}]
    }
]




