#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Apr  5 14:29:07 2018
# Process ID: 6308
# Current directory: S:/echo/echo/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12964 S:\echo\echo\project\echo.xpr
# Log file: S:/echo/echo/project/vivado.log
# Journal file: S:/echo/echo/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project S:/echo/echo/project/echo.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 's:/echo/echo/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {S:/echo/echo/src/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- craftdrones:user:blink:1.0 - blink_0
Adding cell -- rit.edu:user:ultrasonic_sensor_axi:1.1 - ultrasonic_sensor_axi_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <S:/echo/echo/src/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 900.254 ; gain = 42.688
ipx::infer_core -vendor rit.edu -library user -taxonomy /UserIP S:/echo/echo/ip/sensor_reader
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'S:/echo/echo/ip/sensor_reader/trigger_pulse_generator.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'S:/echo/echo/ip/sensor_reader/sensor_reader_top.vhd'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 's:/echo/echo/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'reset_n_i' as interface 'reset_n_i'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clock_i' as interface 'clock_i'.
INFO: [IP_Flow 19-4728] Bus Interface 'clock_i': Added interface parameter 'ASSOCIATED_RESET' with value 'reset_n_i'.
ipx::infer_core: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 940.184 ; gain = 0.363
ipx::edit_ip_in_project -upgrade true -name sensor_reader_proj -directory S:/echo/echo/project/echo.tmp s:/echo/echo/ip/sensor_reader/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 's:/echo/echo/ip'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
ipx::current_core s:/echo/echo/ip/sensor_reader/component.xml
update_compile_order -fileset sources_1
add_files -norecurse -copy_to s:/echo/echo/ip/sensor_reader/src {S:/echo/echo/ip/sensor_reader/trigger_pulse_generator.vhd S:/echo/echo/ip/sensor_reader/sensor_reader_top.vhd}
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 's:/echo/echo/ip/sensor_reader/src/trigger_pulse_generator.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 's:/echo/echo/ip/sensor_reader/src/sensor_reader_top.vhd'.
set_property USED_IN {synthesis simulation} [get_files s:/echo/echo/ip/sensor_reader/src/sensor_reader_top.vhd]
set_property top sensor_reader_top [current_fileset]
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
INFO: [Ipptcl 7-560] Setting top module name 'sensor_reader_top' for file group 'xilinx_anylanguagebehavioralsimulation'.
INFO: [Ipptcl 7-560] Setting top module name 'sensor_reader_top' for file group 'xilinx_anylanguagesynthesis'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
launch_runs synth_1 -jobs 4
[Thu Apr  5 15:29:36 2018] Launched synth_1...
Run output will be captured here: s:/echo/echo/project/echo.tmp/sensor_reader_proj.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Apr  5 15:37:24 2018] Launched synth_1...
Run output will be captured here: s:/echo/echo/project/echo.tmp/sensor_reader_proj.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Apr  5 15:37:50 2018] Launched impl_1...
Run output will be captured here: s:/echo/echo/project/echo.tmp/sensor_reader_proj.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1348.137 ; gain = 3.008
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1348.137 ; gain = 3.008
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1483.078 ; gain = 287.555
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
ipx::merge_project_changes files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path s:/echo/echo/ip
INFO: [IP_Flow 19-725] Reloaded user IP repository 's:/echo/echo/ip'
startgroup
create_bd_cell -type ip -vlnv rit.edu:user:echo_pulse_measurer:1.0 echo_pulse_measurer_0
endgroup
startgroup
create_bd_cell -type ip -vlnv rit.edu:user:echo_pulse_measurer:1.0 echo_pulse_measurer_1
endgroup
startgroup
create_bd_cell -type ip -vlnv rit.edu:user:echo_pulse_measurer:1.0 echo_pulse_measurer_2
endgroup
set_property location {3 837 -83} [get_bd_cells echo_pulse_measurer_0]
set_property location {5.5 1879 -324} [get_bd_cells echo_pulse_measurer_0]
set_property location {5 1873 -87} [get_bd_cells echo_pulse_measurer_2]
set_property location {5 1896 65} [get_bd_cells echo_pulse_measurer_1]
connect_bd_net [get_bd_pins ultrasonic_sensor_axi_0/enable_a] [get_bd_pins echo_pulse_measurer_0/enable_i]
connect_bd_net [get_bd_pins ultrasonic_sensor_axi_0/enable_b] [get_bd_pins echo_pulse_measurer_2/enable_i]
connect_bd_net [get_bd_pins ultrasonic_sensor_axi_0/enable_c] [get_bd_pins echo_pulse_measurer_1/enable_i]
connect_bd_net [get_bd_pins ultrasonic_sensor_axi_0/pulse_len_a] [get_bd_pins echo_pulse_measurer_0/echo_pulse_length_o]
connect_bd_net [get_bd_pins ultrasonic_sensor_axi_0/pulse_len_b] [get_bd_pins echo_pulse_measurer_2/echo_pulse_length_o]
connect_bd_net [get_bd_pins ultrasonic_sensor_axi_0/pulse_len_c] [get_bd_pins echo_pulse_measurer_1/echo_pulse_length_o]
connect_bd_net [get_bd_pins ultrasonic_sensor_axi_0/pulse_ready_a] [get_bd_pins echo_pulse_measurer_0/echo_pulse_length_ready_o]
connect_bd_net [get_bd_pins ultrasonic_sensor_axi_0/pulse_ready_b] [get_bd_pins echo_pulse_measurer_2/echo_pulse_length_ready_o]
connect_bd_net [get_bd_pins ultrasonic_sensor_axi_0/pulse_ready_c] [get_bd_pins echo_pulse_measurer_1/echo_pulse_length_ready_o]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_RESET0_N] [get_bd_pins echo_pulse_measurer_1/reset_n_i]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_RESET0_N] [get_bd_pins echo_pulse_measurer_2/reset_n_i]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_RESET0_N] [get_bd_pins echo_pulse_measurer_0/reset_n_i]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins echo_pulse_measurer_0/clock_i]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins echo_pulse_measurer_2/clock_i]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins echo_pulse_measurer_1/clock_i]
create_bd_port -dir I trigger_pulse_a
set_property name echo_pulse_a [get_bd_ports trigger_pulse_a]
create_bd_port -dir O trigger_pulse_a
create_bd_port -dir O trigger_pulse_b
create_bd_port -dir O trigger_pulse_c
set_property location {2299 41} [get_bd_ports trigger_pulse_c]
set_property location {2182 -129} [get_bd_ports trigger_pulse_b]
set_property location {2175 -341} [get_bd_ports trigger_pulse_a]
startgroup
connect_bd_net [get_bd_ports trigger_pulse_a] [get_bd_pins echo_pulse_measurer_0/trigger_pulse_o]
connect_bd_net [get_bd_ports trigger_pulse_b] [get_bd_pins echo_pulse_measurer_0/trigger_pulse_o]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports trigger_pulse_b] [get_bd_pins echo_pulse_measurer_0/trigger_pulse_o]'
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports trigger_pulse_a] [get_bd_pins echo_pulse_measurer_0/trigger_pulse_o]'
INFO: [Common 17-17] undo 'startgroup'
connect_bd_net [get_bd_ports trigger_pulse_a] [get_bd_pins echo_pulse_measurer_0/trigger_pulse_o]
connect_bd_net [get_bd_ports trigger_pulse_b] [get_bd_pins echo_pulse_measurer_2/trigger_pulse_o]
connect_bd_net [get_bd_ports trigger_pulse_c] [get_bd_pins echo_pulse_measurer_1/trigger_pulse_o]
create_bd_port -dir I echo_pulse_b
create_bd_port -dir I echo_pulse_c
set_property location {1603 -287} [get_bd_ports echo_pulse_a]
undo
INFO: [Common 17-17] undo 'set_property location {1603 -287} [get_bd_ports echo_pulse_a]'
set_property location {-71 -106} [get_bd_ports echo_pulse_a]
set_property location {-199 -80} [get_bd_ports echo_pulse_c]
set_property location {-96 -347} [get_bd_ports echo_pulse_a]
connect_bd_net [get_bd_ports echo_pulse_a] [get_bd_pins echo_pulse_measurer_0/echo_pulse_i]
set_property location {-76 -331} [get_bd_ports echo_pulse_a]
set_property location {-89 -297} [get_bd_ports echo_pulse_a]
set_property location {-89 -285} [get_bd_ports echo_pulse_a]
set_property location {-118 -217} [get_bd_ports echo_pulse_b]
connect_bd_net [get_bd_ports echo_pulse_b] [get_bd_pins echo_pulse_measurer_2/echo_pulse_i]
set_property location {-68 -118} [get_bd_ports echo_pulse_b]
set_property location {-106 -18} [get_bd_ports echo_pulse_c]
set_property location {-88 -88} [get_bd_ports echo_pulse_b]
set_property location {-103 -71} [get_bd_ports echo_pulse_b]
connect_bd_net [get_bd_ports echo_pulse_c] [get_bd_pins echo_pulse_measurer_1/echo_pulse_i]
save_bd_design
Wrote  : <S:/echo/echo/src/design_1.bd> 
Wrote  : <S:/echo/echo/src/ui/bd_1f5defd0.ui> 
launch_runs synth_1 -jobs 4
CRITICAL WARNING: [BD 41-1347] Reset pin /echo_pulse_measurer_0/reset_n_i (associated clock /echo_pulse_measurer_0/clock_i) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /echo_pulse_measurer_1/reset_n_i (associated clock /echo_pulse_measurer_1/clock_i) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /echo_pulse_measurer_2/reset_n_i (associated clock /echo_pulse_measurer_2/clock_i) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/echo_pulse_measurer_0/calc_finished_i
/echo_pulse_measurer_1/calc_finished_i
/echo_pulse_measurer_2/calc_finished_i

Wrote  : <S:/echo/echo/src/design_1.bd> 
VHDL Output written to : S:/echo/echo/src/hdl/design_1.vhd
VHDL Output written to : S:/echo/echo/src/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blink_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ultrasonic_sensor_axi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block echo_pulse_measurer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block echo_pulse_measurer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block echo_pulse_measurer_2 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 's:/echo/echo/src/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file S:/echo/echo/src/hw_handoff/design_1.hwh
Generated Block Design Tcl file S:/echo/echo/src/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File S:/echo/echo/src/hdl/design_1.hwdef
[Thu Apr  5 17:06:16 2018] Launched design_1_processing_system7_0_0_synth_1, design_1_blink_0_0_synth_1, design_1_ultrasonic_sensor_axi_0_0_synth_1, design_1_rst_ps7_0_50M_0_synth_1, design_1_echo_pulse_measurer_0_0_synth_1, design_1_echo_pulse_measurer_1_0_synth_1, design_1_echo_pulse_measurer_2_0_synth_1, design_1_auto_pc_0_synth_1...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: S:/echo/echo/project/echo.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_blink_0_0_synth_1: S:/echo/echo/project/echo.runs/design_1_blink_0_0_synth_1/runme.log
design_1_ultrasonic_sensor_axi_0_0_synth_1: S:/echo/echo/project/echo.runs/design_1_ultrasonic_sensor_axi_0_0_synth_1/runme.log
design_1_rst_ps7_0_50M_0_synth_1: S:/echo/echo/project/echo.runs/design_1_rst_ps7_0_50M_0_synth_1/runme.log
design_1_echo_pulse_measurer_0_0_synth_1: S:/echo/echo/project/echo.runs/design_1_echo_pulse_measurer_0_0_synth_1/runme.log
design_1_echo_pulse_measurer_1_0_synth_1: S:/echo/echo/project/echo.runs/design_1_echo_pulse_measurer_1_0_synth_1/runme.log
design_1_echo_pulse_measurer_2_0_synth_1: S:/echo/echo/project/echo.runs/design_1_echo_pulse_measurer_2_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: S:/echo/echo/project/echo.runs/design_1_auto_pc_0_synth_1/runme.log
[Thu Apr  5 17:06:16 2018] Launched synth_1...
Run output will be captured here: S:/echo/echo/project/echo.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 1904.355 ; gain = 0.000
reset_run design_1_auto_pc_0_synth_1
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {rst_polarity "ACTIVE_LOW" }  [get_bd_pins rst_ps7_0_50M/ext_reset_in]
INFO: [board_rule 100-100] create_bd_port -dir I reset_rtl -type rst
INFO: [board_rule 100-100] set_property CONFIG.POLARITY  /reset_rtl
INFO: [board_rule 100-100] connect_bd_net /reset_rtl /rst_ps7_0_50M/ext_reset_in
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_LOW /reset_rtl
WARNING: [board_rule 100-100] Board automation did not generate location constraint for /rst_ps7_0_50M/ext_reset_in. Users may need to specify the location constraint manually.
connect_bd_net [get_bd_pins blink_0/reset_n] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
connect_bd_net [get_bd_pins rst_ps7_0_50M/peripheral_reset] [get_bd_pins echo_pulse_measurer_0/reset_n_i]
connect_bd_net [get_bd_pins rst_ps7_0_50M/peripheral_reset] [get_bd_pins echo_pulse_measurer_1/reset_n_i]
connect_bd_net [get_bd_pins rst_ps7_0_50M/peripheral_reset] [get_bd_pins echo_pulse_measurer_2/reset_n_i]
save_bd_design
Wrote  : <S:/echo/echo/src/design_1.bd> 
Wrote  : <S:/echo/echo/src/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs synth_1 -jobs 4
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/echo_pulse_measurer_0/calc_finished_i
/echo_pulse_measurer_1/calc_finished_i
/echo_pulse_measurer_2/calc_finished_i

Wrote  : <S:/echo/echo/src/design_1.bd> 
VHDL Output written to : S:/echo/echo/src/hdl/design_1.vhd
VHDL Output written to : S:/echo/echo/src/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blink_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ultrasonic_sensor_axi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block echo_pulse_measurer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block echo_pulse_measurer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block echo_pulse_measurer_2 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 's:/echo/echo/src/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file S:/echo/echo/src/hw_handoff/design_1.hwh
Generated Block Design Tcl file S:/echo/echo/src/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File S:/echo/echo/src/hdl/design_1.hwdef
[Thu Apr  5 17:12:00 2018] Launched design_1_auto_pc_0_synth_1...
Run output will be captured here: S:/echo/echo/project/echo.runs/design_1_auto_pc_0_synth_1/runme.log
[Thu Apr  5 17:12:00 2018] Launched synth_1...
Run output will be captured here: S:/echo/echo/project/echo.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1946.648 ; gain = 13.957
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Apr  5 17:18:34 2018] Launched synth_1...
Run output will be captured here: S:/echo/echo/project/echo.runs/synth_1/runme.log
open_bd_design {S:/echo/echo/src/design_1.bd}
launch_runs impl_1 -jobs 4
[Thu Apr  5 17:33:10 2018] Launched impl_1...
Run output will be captured here: S:/echo/echo/project/echo.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [S:/echo/echo/project/.Xil/Vivado-6308-ECTET-1360-04/dcp41/design_1_wrapper_board.xdc]
Finished Parsing XDC File [S:/echo/echo/project/.Xil/Vivado-6308-ECTET-1360-04/dcp41/design_1_wrapper_board.xdc]
Parsing XDC File [S:/echo/echo/project/.Xil/Vivado-6308-ECTET-1360-04/dcp41/design_1_wrapper_early.xdc]
Finished Parsing XDC File [S:/echo/echo/project/.Xil/Vivado-6308-ECTET-1360-04/dcp41/design_1_wrapper_early.xdc]
Parsing XDC File [S:/echo/echo/project/.Xil/Vivado-6308-ECTET-1360-04/dcp41/design_1_wrapper.xdc]
Finished Parsing XDC File [S:/echo/echo/project/.Xil/Vivado-6308-ECTET-1360-04/dcp41/design_1_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.316 . Memory (MB): peak = 2017.016 ; gain = 0.578
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.317 . Memory (MB): peak = 2017.016 ; gain = 0.578
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr  5 19:03:12 2018...
