
*** Running vivado
    with args -log ila_2048_1024.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ila_2048_1024.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ila_2048_1024.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/yanyebin/risc/puf_risc/e203_hbirdv2-master/fpga/xc7a35/obj/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program/xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/yanyebin/risc/puf_risc/e203_hbirdv2-master/fpga/xc7a35/obj/e203_fpga_proj.cache/ip 
Command: synth_design -top ila_2048_1024 -part xc7a200tfbg484-2L -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3592 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 477.414 ; gain = 129.508
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ila_2048_1024' [d:/yanyebin/risc/puf_risc/e203_hbirdv2-master/fpga/xc7a35/obj/e203_fpga_proj.srcs/sources_1/ip/ila_2048_1024/synth/ila_2048_1024.v:84]
INFO: [Synth 8-6157] synthesizing module 'CFGLUT5' [D:/Program/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:1005]
INFO: [Synth 8-6155] done synthesizing module 'CFGLUT5' (12#1) [D:/Program/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:1005]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [D:/Program/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:968]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (13#1) [D:/Program/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:968]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [D:/Program/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51849]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (23#1) [D:/Program/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51849]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [D:/Program/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (25#1) [D:/Program/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699]
INFO: [Synth 8-6157] synthesizing module 'SRLC16E' [D:/Program/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51788]
INFO: [Synth 8-6155] done synthesizing module 'SRLC16E' (27#1) [D:/Program/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51788]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [D:/Program/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (32#1) [D:/Program/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971]
WARNING: [Synth 8-350] instance 'inst' of module 'ila_v6_2_8_ila' requires 1033 connections, but only 1027 given [d:/yanyebin/risc/puf_risc/e203_hbirdv2-master/fpga/xc7a35/obj/e203_fpga_proj.srcs/sources_1/ip/ila_2048_1024/synth/ila_2048_1024.v:3209]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity ila_2048_1024 does not have driver. [d:/yanyebin/risc/puf_risc/e203_hbirdv2-master/fpga/xc7a35/obj/e203_fpga_proj.srcs/sources_1/ip/ila_2048_1024/synth/ila_2048_1024.v:98]
INFO: [Synth 8-6155] done synthesizing module 'ila_2048_1024' (50#1) [d:/yanyebin/risc/puf_risc/e203_hbirdv2-master/fpga/xc7a35/obj/e203_fpga_proj.srcs/sources_1/ip/ila_2048_1024/synth/ila_2048_1024.v:84]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DINB[35]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DINB[34]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DINB[33]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DINB[32]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DINB[31]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DINB[30]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DINB[29]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DINB[28]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DINB[27]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DINB[26]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DINB[25]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DINB[24]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DINB[23]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DINB[22]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DINB[21]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DINB[20]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DINB[19]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DINB[18]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DINB[17]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DINB[16]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DINB[15]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DINB[14]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DINB[13]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DINB[12]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DINB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DINB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DINB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized12 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized12 has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized12 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized12 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized12 has unconnected port DINB[35]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized12 has unconnected port DINB[34]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized12 has unconnected port DINB[33]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized12 has unconnected port DINB[32]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized12 has unconnected port DINB[31]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized12 has unconnected port DINB[30]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized12 has unconnected port DINB[29]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized12 has unconnected port DINB[28]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized12 has unconnected port DINB[27]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized12 has unconnected port DINB[26]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized12 has unconnected port DINB[25]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized12 has unconnected port DINB[24]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized12 has unconnected port DINB[23]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized12 has unconnected port DINB[22]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized12 has unconnected port DINB[21]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized12 has unconnected port DINB[20]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized12 has unconnected port DINB[19]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized12 has unconnected port DINB[18]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized12 has unconnected port DINB[17]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized12 has unconnected port DINB[16]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized12 has unconnected port DINB[15]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized12 has unconnected port DINB[14]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized12 has unconnected port DINB[13]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized12 has unconnected port DINB[12]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized12 has unconnected port DINB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized12 has unconnected port DINB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized12 has unconnected port DINB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized12 has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized12 has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized12 has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized12 has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized12 has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized12 has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized12 has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized12 has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized12 has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized12 has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized12 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized12 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized12 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized11 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized11 has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized11 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized11 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized11 has unconnected port DINB[35]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized11 has unconnected port DINB[34]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized11 has unconnected port DINB[33]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized11 has unconnected port DINB[32]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized11 has unconnected port DINB[31]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized11 has unconnected port DINB[30]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized11 has unconnected port DINB[29]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized11 has unconnected port DINB[28]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:43 ; elapsed = 00:01:47 . Memory (MB): peak = 902.625 ; gain = 554.719
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0 [d:/yanyebin/risc/puf_risc/e203_hbirdv2-master/fpga/xc7a35/obj/e203_fpga_proj.srcs/sources_1/ip/ila_2048_1024/synth/ila_2048_1024.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0 [d:/yanyebin/risc/puf_risc/e203_hbirdv2-master/fpga/xc7a35/obj/e203_fpga_proj.srcs/sources_1/ip/ila_2048_1024/synth/ila_2048_1024.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0 [d:/yanyebin/risc/puf_risc/e203_hbirdv2-master/fpga/xc7a35/obj/e203_fpga_proj.srcs/sources_1/ip/ila_2048_1024/synth/ila_2048_1024.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0 [d:/yanyebin/risc/puf_risc/e203_hbirdv2-master/fpga/xc7a35/obj/e203_fpga_proj.srcs/sources_1/ip/ila_2048_1024/synth/ila_2048_1024.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0 [d:/yanyebin/risc/puf_risc/e203_hbirdv2-master/fpga/xc7a35/obj/e203_fpga_proj.srcs/sources_1/ip/ila_2048_1024/synth/ila_2048_1024.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0 [d:/yanyebin/risc/puf_risc/e203_hbirdv2-master/fpga/xc7a35/obj/e203_fpga_proj.srcs/sources_1/ip/ila_2048_1024/synth/ila_2048_1024.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0 [d:/yanyebin/risc/puf_risc/e203_hbirdv2-master/fpga/xc7a35/obj/e203_fpga_proj.srcs/sources_1/ip/ila_2048_1024/synth/ila_2048_1024.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0 [d:/yanyebin/risc/puf_risc/e203_hbirdv2-master/fpga/xc7a35/obj/e203_fpga_proj.srcs/sources_1/ip/ila_2048_1024/synth/ila_2048_1024.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0 [d:/yanyebin/risc/puf_risc/e203_hbirdv2-master/fpga/xc7a35/obj/e203_fpga_proj.srcs/sources_1/ip/ila_2048_1024/synth/ila_2048_1024.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0 [d:/yanyebin/risc/puf_risc/e203_hbirdv2-master/fpga/xc7a35/obj/e203_fpga_proj.srcs/sources_1/ip/ila_2048_1024/synth/ila_2048_1024.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0 [d:/yanyebin/risc/puf_risc/e203_hbirdv2-master/fpga/xc7a35/obj/e203_fpga_proj.srcs/sources_1/ip/ila_2048_1024/synth/ila_2048_1024.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0 [d:/yanyebin/risc/puf_risc/e203_hbirdv2-master/fpga/xc7a35/obj/e203_fpga_proj.srcs/sources_1/ip/ila_2048_1024/synth/ila_2048_1024.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0 [d:/yanyebin/risc/puf_risc/e203_hbirdv2-master/fpga/xc7a35/obj/e203_fpga_proj.srcs/sources_1/ip/ila_2048_1024/synth/ila_2048_1024.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0 [d:/yanyebin/risc/puf_risc/e203_hbirdv2-master/fpga/xc7a35/obj/e203_fpga_proj.srcs/sources_1/ip/ila_2048_1024/synth/ila_2048_1024.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0 [d:/yanyebin/risc/puf_risc/e203_hbirdv2-master/fpga/xc7a35/obj/e203_fpga_proj.srcs/sources_1/ip/ila_2048_1024/synth/ila_2048_1024.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0 [d:/yanyebin/risc/puf_risc/e203_hbirdv2-master/fpga/xc7a35/obj/e203_fpga_proj.srcs/sources_1/ip/ila_2048_1024/synth/ila_2048_1024.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0 [d:/yanyebin/risc/puf_risc/e203_hbirdv2-master/fpga/xc7a35/obj/e203_fpga_proj.srcs/sources_1/ip/ila_2048_1024/synth/ila_2048_1024.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0 [d:/yanyebin/risc/puf_risc/e203_hbirdv2-master/fpga/xc7a35/obj/e203_fpga_proj.srcs/sources_1/ip/ila_2048_1024/synth/ila_2048_1024.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0 [d:/yanyebin/risc/puf_risc/e203_hbirdv2-master/fpga/xc7a35/obj/e203_fpga_proj.srcs/sources_1/ip/ila_2048_1024/synth/ila_2048_1024.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0 [d:/yanyebin/risc/puf_risc/e203_hbirdv2-master/fpga/xc7a35/obj/e203_fpga_proj.srcs/sources_1/ip/ila_2048_1024/synth/ila_2048_1024.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0 [d:/yanyebin/risc/puf_risc/e203_hbirdv2-master/fpga/xc7a35/obj/e203_fpga_proj.srcs/sources_1/ip/ila_2048_1024/synth/ila_2048_1024.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0 [d:/yanyebin/risc/puf_risc/e203_hbirdv2-master/fpga/xc7a35/obj/e203_fpga_proj.srcs/sources_1/ip/ila_2048_1024/synth/ila_2048_1024.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0 [d:/yanyebin/risc/puf_risc/e203_hbirdv2-master/fpga/xc7a35/obj/e203_fpga_proj.srcs/sources_1/ip/ila_2048_1024/synth/ila_2048_1024.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0 [d:/yanyebin/risc/puf_risc/e203_hbirdv2-master/fpga/xc7a35/obj/e203_fpga_proj.srcs/sources_1/ip/ila_2048_1024/synth/ila_2048_1024.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0 [d:/yanyebin/risc/puf_risc/e203_hbirdv2-master/fpga/xc7a35/obj/e203_fpga_proj.srcs/sources_1/ip/ila_2048_1024/synth/ila_2048_1024.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0 [d:/yanyebin/risc/puf_risc/e203_hbirdv2-master/fpga/xc7a35/obj/e203_fpga_proj.srcs/sources_1/ip/ila_2048_1024/synth/ila_2048_1024.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0 [d:/yanyebin/risc/puf_risc/e203_hbirdv2-master/fpga/xc7a35/obj/e203_fpga_proj.srcs/sources_1/ip/ila_2048_1024/synth/ila_2048_1024.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0 [d:/yanyebin/risc/puf_risc/e203_hbirdv2-master/fpga/xc7a35/obj/e203_fpga_proj.srcs/sources_1/ip/ila_2048_1024/synth/ila_2048_1024.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0 [d:/yanyebin/risc/puf_risc/e203_hbirdv2-master/fpga/xc7a35/obj/e203_fpga_proj.srcs/sources_1/ip/ila_2048_1024/synth/ila_2048_1024.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0 [d:/yanyebin/risc/puf_risc/e203_hbirdv2-master/fpga/xc7a35/obj/e203_fpga_proj.srcs/sources_1/ip/ila_2048_1024/synth/ila_2048_1024.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0 [d:/yanyebin/risc/puf_risc/e203_hbirdv2-master/fpga/xc7a35/obj/e203_fpga_proj.srcs/sources_1/ip/ila_2048_1024/synth/ila_2048_1024.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0 [d:/yanyebin/risc/puf_risc/e203_hbirdv2-master/fpga/xc7a35/obj/e203_fpga_proj.srcs/sources_1/ip/ila_2048_1024/synth/ila_2048_1024.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0 [d:/yanyebin/risc/puf_risc/e203_hbirdv2-master/fpga/xc7a35/obj/e203_fpga_proj.srcs/sources_1/ip/ila_2048_1024/synth/ila_2048_1024.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0 [d:/yanyebin/risc/puf_risc/e203_hbirdv2-master/fpga/xc7a35/obj/e203_fpga_proj.srcs/sources_1/ip/ila_2048_1024/synth/ila_2048_1024.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0 [d:/yanyebin/risc/puf_risc/e203_hbirdv2-master/fpga/xc7a35/obj/e203_fpga_proj.srcs/sources_1/ip/ila_2048_1024/synth/ila_2048_1024.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0 [d:/yanyebin/risc/puf_risc/e203_hbirdv2-master/fpga/xc7a35/obj/e203_fpga_proj.srcs/sources_1/ip/ila_2048_1024/synth/ila_2048_1024.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0 [d:/yanyebin/risc/puf_risc/e203_hbirdv2-master/fpga/xc7a35/obj/e203_fpga_proj.srcs/sources_1/ip/ila_2048_1024/synth/ila_2048_1024.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:trig_in to constant 0 [d:/yanyebin/risc/puf_risc/e203_hbirdv2-master/fpga/xc7a35/obj/e203_fpga_proj.srcs/sources_1/ip/ila_2048_1024/synth/ila_2048_1024.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:trig_out_ack to constant 0 [d:/yanyebin/risc/puf_risc/e203_hbirdv2-master/fpga/xc7a35/obj/e203_fpga_proj.srcs/sources_1/ip/ila_2048_1024/synth/ila_2048_1024.v:3209]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:43 ; elapsed = 00:01:48 . Memory (MB): peak = 902.625 ; gain = 554.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:43 ; elapsed = 00:01:48 . Memory (MB): peak = 902.625 ; gain = 554.719
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2892 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a200tfbg484-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/yanyebin/risc/puf_risc/e203_hbirdv2-master/fpga/xc7a35/obj/e203_fpga_proj.srcs/sources_1/ip/ila_2048_1024/ila_2048_1024_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/yanyebin/risc/puf_risc/e203_hbirdv2-master/fpga/xc7a35/obj/e203_fpga_proj.srcs/sources_1/ip/ila_2048_1024/ila_2048_1024_ooc.xdc] for cell 'inst'
Parsing XDC File [d:/yanyebin/risc/puf_risc/e203_hbirdv2-master/fpga/xc7a35/obj/e203_fpga_proj.srcs/sources_1/ip/ila_2048_1024/ila_v6_2/constraints/ila.xdc] for cell 'inst'
Finished Parsing XDC File [d:/yanyebin/risc/puf_risc/e203_hbirdv2-master/fpga/xc7a35/obj/e203_fpga_proj.srcs/sources_1/ip/ila_2048_1024/ila_v6_2/constraints/ila.xdc] for cell 'inst'
Parsing XDC File [D:/yanyebin/risc/puf_risc/e203_hbirdv2-master/fpga/xc7a35/obj/e203_fpga_proj.runs/ila_2048_1024_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/yanyebin/risc/puf_risc/e203_hbirdv2-master/fpga/xc7a35/obj/e203_fpga_proj.runs/ila_2048_1024_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1158.090 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2242 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 2204 instances
  CFGLUT5 => SRLC32E: 38 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1167.398 ; gain = 0.215
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.538 . Memory (MB): peak = 1170.051 ; gain = 11.961
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:09 ; elapsed = 00:02:14 . Memory (MB): peak = 1170.051 ; gain = 822.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg484-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:09 ; elapsed = 00:02:14 . Memory (MB): peak = 1170.051 ; gain = 822.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  D:/yanyebin/risc/puf_risc/e203_hbirdv2-master/fpga/xc7a35/obj/e203_fpga_proj.runs/ila_2048_1024_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:09 ; elapsed = 00:02:15 . Memory (MB): peak = 1170.051 ; gain = 822.145
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized37'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized38'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized2'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized3'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized4'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized5'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized6'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized7'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized8'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized9'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized10'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized11'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized12'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized13'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized14'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized15'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized16'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized17'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized18'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized19'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized20'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized21'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized22'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized23'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized24'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized25'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized26'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized27'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized28'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized29'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized30'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized31'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized32'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized33'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized34'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized35'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized36'
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adv_drdy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_en" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized37'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized38'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized9'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized10'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized11'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized12'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized13'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized14'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized15'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized16'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized17'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized18'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized19'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized20'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized21'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized22'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized23'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized24'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized25'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized26'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized27'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized28'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized29'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized30'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized31'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized32'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized33'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized34'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized35'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized36'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:15 ; elapsed = 00:02:21 . Memory (MB): peak = 1170.051 ; gain = 822.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |ila_v6_2_8_ila_core__GB0 |           1|     34065|
|2     |ila_v6_2_8_ila_core__GB1 |           1|     20500|
|3     |ila_v6_2_8_ila__GC0      |           1|         6|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 40    
+---XORs : 
	   2 Input     13 Bit         XORs := 54    
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	             2064 Bit    Registers := 1     
	             2048 Bit    Registers := 9     
	             1024 Bit    Registers := 2     
	              128 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 9     
	               24 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 153   
	               10 Bit    Registers := 9     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 43    
	                2 Bit    Registers := 39    
	                1 Bit    Registers := 287   
+---Muxes : 
	   2 Input   2048 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 12    
	   2 Input     16 Bit        Muxes := 55    
	   4 Input     16 Bit        Muxes := 3     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 40    
	   3 Input     15 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 122   
	   5 Input      4 Bit        Muxes := 40    
	   2 Input      3 Bit        Muxes := 40    
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 254   
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 40    
	   9 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ltlib_v1_0_0_all_typeA_slice__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ltlib_v1_0_0_match__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_match__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_match__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ltlib_v1_0_0_match__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ltlib_v1_0_0_match__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ltlib_v1_0_0_match__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ltlib_v1_0_0_match__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ltlib_v1_0_0_match__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ltlib_v1_0_0_match__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ltlib_v1_0_0_match__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ltlib_v1_0_0_match__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ltlib_v1_0_0_match__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ltlib_v1_0_0_match__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ltlib_v1_0_0_match__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ltlib_v1_0_0_match__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__14 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ltlib_v1_0_0_match__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__15 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ltlib_v1_0_0_match__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__16 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ltlib_v1_0_0_match__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__17 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ltlib_v1_0_0_match__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__18 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ltlib_v1_0_0_match__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__19 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ltlib_v1_0_0_match__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__20 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ltlib_v1_0_0_match__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__21 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ltlib_v1_0_0_match__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__22 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ltlib_v1_0_0_match__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__23 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ltlib_v1_0_0_match__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__24 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ltlib_v1_0_0_match__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__25 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ltlib_v1_0_0_match__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__26 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ltlib_v1_0_0_match__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__27 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ltlib_v1_0_0_match__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__28 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ltlib_v1_0_0_match__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__29 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ltlib_v1_0_0_match__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__30 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ltlib_v1_0_0_match__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__31 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ltlib_v1_0_0_match__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__32 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ltlib_v1_0_0_match__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ltlib_v1_0_0_match 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ila_v6_2_8_ila_trigger 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_generic_memrd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	             2064 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   8 Input     10 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 5     
Module ltlib_v1_0_0_cfglut7__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ltlib_v1_0_0_cfglut7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ltlib_v1_0_0_cfglut6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_cfglut6__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_8_ila_cap_sample_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay__1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay__2 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_8_ila_cap_window_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_8_ila_cap_addrgen 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module ltlib_v1_0_0_cfglut6__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ila_v6_2_8_ila_cap_ctrl_legacy 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_async_edge_xfer__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_rising_edge_detection__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ltlib_v1_0_0_rising_edge_detection 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ila_v6_2_8_ila_reset_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module xsdbs_v1_0_2_reg_p2s__parameterized37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stream 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_ctl 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stream__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_xsdbs 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat__34 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__33 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__32 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__31 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__30 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__29 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_ctl__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_stat__28 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__27 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__26 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__25 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__24 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__23 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__21 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_ctl__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized31 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized33 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized34 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized35 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized36 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized37 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized38 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_stat__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_ctl__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stream__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stream__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_p2s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module ila_v6_2_8_ila_register 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 31    
+---Muxes : 
	   4 Input     16 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 11    
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   9 Input      1 Bit        Muxes := 1     
Module ila_v6_2_8_ila_fsm_memory_read 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module ila_v6_2_8_ila_adv_trigger_sequencer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 1     
Module ila_v6_2_8_generic_counter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module ila_v6_2_8_generic_counter__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module ila_v6_2_8_generic_counter__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module ila_v6_2_8_generic_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module ila_v6_2_8_ila_core 
Detailed RTL Component Info : 
+---Registers : 
	             2048 Bit    Registers := 9     
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   2048 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module ila_v6_2_8_ila 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "xsdb_memory_read_inst/curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "xsdb_memory_read_inst/read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "xsdb_memory_read_inst/read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[887]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[887]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[886]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[886]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[887]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[887]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[886]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[886]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[885]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[885]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[884]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[884]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[885]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[885]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[884]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[884]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[883]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[883]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[882]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[882]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[883]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[883]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[882]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[882]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[889]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[889]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[888]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[888]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[891]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[891]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[890]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[890]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[893]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[893]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[892]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[892]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[895]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[895]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[894]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[894]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[889]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[889]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[888]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[888]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[891]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[891]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[890]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[890]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[893]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[893]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[892]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[892]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[895]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[895]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[894]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[894]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[881]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[881]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[880]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[880]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[881]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[881]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[880]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[880]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[879]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[879]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[878]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[878]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[879]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[879]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[878]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[878]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[877]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[877]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[876]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[876]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[877]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[877]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[876]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[876]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[897]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[897]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[896]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[896]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[899]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[899]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[898]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[898]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[901]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[901]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[900]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[900]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[903]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[903]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[902]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[902]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[897]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[897]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[896]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[896]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[899]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[899]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[898]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[898]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[901]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[901]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[900]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[900]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[903]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[903]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[902]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[902]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[875]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[875]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[874]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[874]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[875]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[875]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[874]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[874]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[873]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[873]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[872]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[872]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[873]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[873]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[872]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[872]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[871]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[871]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[870]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[870]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[871]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[871]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[870]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[870]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[905]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[905]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[904]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[904]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[907]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[907]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[906]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[906]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[909]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[909]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[908]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[908]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[911]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[911]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[910]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[910]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[905]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[905]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[904]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[904]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[907]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[907]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[906]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[906]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[909]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[909]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[908]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[908]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[911]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[911]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[910]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[910]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[869]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[869]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[868]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[868]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[869]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[869]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[868]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[868]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[867]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[867]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[866]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[866]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[867]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[867]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[866]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[866]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[865]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[865]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[864]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[864]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[865]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[865]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[864]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[864]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[913]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[913]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[912]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[912]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[915]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[915]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[914]' (FD) to 'inst/ila_core_insti_1/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[914]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_core_insti_2/u_ila_regs/\shift_reg1_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_core_insti_2/u_ila_regs/\shift_reg0_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_core_insti_2/u_ila_regs/\shift_reg1_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_core_insti_2/u_ila_regs/\shift_reg0_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_core_insti_2/u_ila_regs/\shift_reg1_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_core_insti_2/u_ila_regs/\shift_reg0_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_core_insti_2/u_ila_regs/\shift_reg1_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_core_insti_2/u_ila_regs/\shift_reg0_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_core_insti_2/u_ila_regs/\shift_reg1_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_core_insti_2/u_ila_regs/\shift_reg0_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_core_insti_2/u_ila_regs/\shift_reg1_reg[1013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_core_insti_2/u_ila_regs/\shift_reg0_reg[1013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_core_insti_2/u_ila_regs/\shift_reg1_reg[1014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_core_insti_2/u_ila_regs/\shift_reg0_reg[1014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_core_insti_2/u_ila_regs/\shift_reg1_reg[1015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_core_insti_2/u_ila_regs/\shift_reg0_reg[1015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_core_insti_2/u_ila_regs/\shift_reg1_reg[1016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_core_insti_2/u_ila_regs/\shift_reg0_reg[1016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_core_insti_2/u_ila_regs/\shift_reg1_reg[1017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_core_insti_2/u_ila_regs/\shift_reg0_reg[1017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_core_insti_2/u_ila_regs/\shift_reg1_reg[1018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_core_insti_2/u_ila_regs/\shift_reg0_reg[1018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_core_insti_2/u_ila_regs/\shift_reg1_reg[1019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_core_insti_2/u_ila_regs/\shift_reg0_reg[1019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_core_insti_2/u_ila_regs/\shift_reg1_reg[1020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_core_insti_2/u_ila_regs/\shift_reg0_reg[1020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_core_insti_2/u_ila_regs/\shift_reg1_reg[1021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_core_insti_2/u_ila_regs/\shift_reg0_reg[1021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_core_insti_2/u_ila_regs/\shift_reg1_reg[1022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_core_insti_2/u_ila_regs/\shift_reg0_reg[1022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_core_insti_2/u_ila_regs/\shift_reg1_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_core_insti_2/u_ila_regs/\shift_reg0_reg[1023] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/ila_core_insti_2/u_ila_regs/\slaveRegDo_ff7_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_core_insti_2/u_ila_regs/\slaveRegDo_ff7_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_core_insti_2/u_ila_regs/\slaveRegDo_ff7_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_core_insti_2/u_ila_regs/\slaveRegDo_ff7_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_core_insti_2/u_ila_regs/\slaveRegDo_ff7_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_core_insti_2/u_ila_regs/\slaveRegDo_ff7_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_core_insti_2/u_ila_regs/\slaveRegDo_ff7_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_core_insti_2/u_ila_regs/\slaveRegDo_ff7_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_core_insti_2/u_ila_regs/\slaveRegDo_ff7_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_core_insti_2/u_ila_regs/\slaveRegDo_ff7_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_core_insti_2/u_ila_regs/\slaveRegDo_ff7_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_core_insti_2/u_ila_regs/\slaveRegDo_ff7_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/ila_core_insti_2/u_ila_regs/\reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_core_insti_2/u_ila_regs/\slaveRegDo_ff7_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_core_insti_2/u_ila_regs/\slaveRegDo_ff7_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_core_insti_2/u_ila_regs/\slaveRegDo_ff8_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_core_insti_2/u_ila_regs/\slaveRegDo_ff7_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_core_insti_2/u_ila_regs/\slaveRegDo_ff7_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_core_insti_2/u_ila_regs/\reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_core_insti_2/u_ila_regs/\slaveRegDo_mux_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_core_insti_2/u_ila_regs/\slaveRegDo_mux_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_core_insti_2/u_ila_regs/\slaveRegDo_mux_1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_core_insti_2/u_ila_regs/\slaveRegDo_mux_1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_core_insti_2/u_ila_regs/\slaveRegDo_mux_1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_core_insti_2/u_ila_regs/\slaveRegDo_mux_1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_core_insti_2/u_ila_regs/\slaveRegDo_mux_1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_core_insti_2/u_ila_regs/\slaveRegDo_mux_1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_core_insti_2/u_ila_regs/\slaveRegDo_mux_1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_core_insti_2/u_ila_regs/\slaveRegDo_mux_1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_core_insti_2/u_ila_regs/\slaveRegDo_mux_1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_core_insti_2/u_ila_regs/\slaveRegDo_mux_1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_core_insti_2/u_ila_regs/\slaveRegDo_mux_1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_core_insti_2/u_ila_regs/\slaveRegDo_mux_1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_core_insti_2/u_ila_regs/\slaveRegDo_mux_1_reg[15] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:36 ; elapsed = 00:02:43 . Memory (MB): peak = 1170.051 ; gain = 822.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+--------------------------------------+----------------+----------------------+---------------+
|Module Name | RTL Object                           | Inference      | Size (Depth x Width) | Primitives    | 
+------------+--------------------------------------+----------------+----------------------+---------------+
|inst        | ADV_TRIG.u_adv_trig/fsm_mem_data_reg | User Attribute | 128 x 24             | RAM64M x 32   | 
+------------+--------------------------------------+----------------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |ila_v6_2_8_ila_core__GB0 |           1|     29772|
|2     |ila_v6_2_8_ila_core__GB1 |           1|     12059|
|3     |ila_v6_2_8_ila__GC0      |           1|         6|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:29 ; elapsed = 00:05:40 . Memory (MB): peak = 1170.051 ; gain = 822.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:33 ; elapsed = 00:05:44 . Memory (MB): peak = 1170.051 ; gain = 822.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+--------------------------------------+----------------+----------------------+---------------+
|Module Name | RTL Object                           | Inference      | Size (Depth x Width) | Primitives    | 
+------------+--------------------------------------+----------------+----------------------+---------------+
|inst        | ADV_TRIG.u_adv_trig/fsm_mem_data_reg | User Attribute | 128 x 24             | RAM64M x 32   | 
+------------+--------------------------------------+----------------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |ila_v6_2_8_ila_core__GB0 |           1|     29772|
|2     |ila_v6_2_8_ila_core__GB1 |           1|     12059|
|3     |ila_v6_2_8_ila__GC0      |           1|         6|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:42 ; elapsed = 00:05:53 . Memory (MB): peak = 1172.484 ; gain = 824.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin dummy_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:trig_in to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:trig_out_ack to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:44 ; elapsed = 00:05:55 . Memory (MB): peak = 1172.484 ; gain = 824.578
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:44 ; elapsed = 00:05:55 . Memory (MB): peak = 1172.484 ; gain = 824.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:47 ; elapsed = 00:05:58 . Memory (MB): peak = 1172.484 ; gain = 824.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:47 ; elapsed = 00:05:58 . Memory (MB): peak = 1172.484 ; gain = 824.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:49 ; elapsed = 00:06:00 . Memory (MB): peak = 1172.484 ; gain = 824.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:49 ; elapsed = 00:06:00 . Memory (MB): peak = 1172.484 ; gain = 824.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------------------+----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                | RTL Name                                                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------------------+----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|ila_v6_2_8_generic_counter | counter_load_i_reg[16]                                                           | 16     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|ila_v6_2_8_ila             | ila_core_inst/shifted_data_in_reg[8][2047]                                       | 9      | 2048  | NO           | NO                 | YES               | 2048   | 0       | 
|ila_v6_2_8_ila             | ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ila_v6_2_8_ila             | ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ila_v6_2_8_ila             | ila_core_inst/u_ila_regs/adv_rb_drdy4_reg                                        | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+---------------------------+----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   605|
|2     |CFGLUT5  |  2242|
|3     |LUT1     |    77|
|4     |LUT2     |  2129|
|5     |LUT3     |   240|
|6     |LUT4     |   494|
|7     |LUT5     |   192|
|8     |LUT6     |  1706|
|9     |MUXF7    |   344|
|10    |MUXF8    |   130|
|11    |RAM64M   |    32|
|12    |RAMB18E1 |     5|
|13    |RAMB36E1 |    56|
|14    |SRL16E   |  2056|
|15    |SRLC16E  |     2|
|16    |SRLC32E  |    17|
|17    |FDRE     | 11321|
|18    |FDSE     |     9|
+------+---------+------+

Report Instance Areas: 
+------+------------------------------------------------------------------------+-------------------------------------------------+------+
|      |Instance                                                                |Module                                           |Cells |
+------+------------------------------------------------------------------------+-------------------------------------------------+------+
|1     |top                                                                     |                                                 | 21657|
|2     |  inst                                                                  |ila_v6_2_8_ila                                   | 21657|
|3     |    ila_core_inst                                                       |ila_v6_2_8_ila_core                              | 21650|
|4     |      \ADV_TRIG_MEM_READ.u_fsm_memory_read_inst                         |ila_v6_2_8_ila_fsm_memory_read                   |    52|
|5     |      \ADV_TRIG.u_adv_trig                                              |ila_v6_2_8_ila_adv_trigger_sequencer             |   185|
|6     |      \COUNTER.u_count                                                  |ila_v6_2_8_ila_counter                           |   232|
|7     |        \G_COUNTER[0].U_COUNTER                                         |ila_v6_2_8_generic_counter__1                    |    58|
|8     |        \G_COUNTER[1].U_COUNTER                                         |ila_v6_2_8_generic_counter__2                    |    58|
|9     |        \G_COUNTER[2].U_COUNTER                                         |ila_v6_2_8_generic_counter__3                    |    58|
|10    |        \G_COUNTER[3].U_COUNTER                                         |ila_v6_2_8_generic_counter                       |    58|
|11    |      ila_trace_memory_inst                                             |ila_v6_2_8_ila_trace_memory                      |    61|
|12    |        \SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory                  |blk_mem_gen_v8_3_6                               |    15|
|13    |          inst_blk_mem_gen                                              |blk_mem_gen_v8_3_6_synth_750                     |    15|
|14    |            \gnbram.gnativebmg.native_blk_mem_gen                       |blk_mem_gen_top_751                              |    15|
|15    |              \valid.cstr                                               |blk_mem_gen_generic_cstr_752                     |    15|
|16    |                \ramloop[0].ram.r                                       |blk_mem_gen_prim_width_753                       |     1|
|17    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper_782                     |     1|
|18    |                \ramloop[10].ram.r                                      |blk_mem_gen_prim_width__parameterized9_754       |     1|
|19    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized9_781     |     1|
|20    |                \ramloop[11].ram.r                                      |blk_mem_gen_prim_width__parameterized10_755      |     1|
|21    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized10_780    |     1|
|22    |                \ramloop[12].ram.r                                      |blk_mem_gen_prim_width__parameterized11_756      |     1|
|23    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized11_779    |     1|
|24    |                \ramloop[13].ram.r                                      |blk_mem_gen_prim_width__parameterized12_757      |     1|
|25    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized12_778    |     1|
|26    |                \ramloop[14].ram.r                                      |blk_mem_gen_prim_width__parameterized13_758      |     1|
|27    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized13_777    |     1|
|28    |                \ramloop[1].ram.r                                       |blk_mem_gen_prim_width__parameterized0_759       |     1|
|29    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized0_776     |     1|
|30    |                \ramloop[2].ram.r                                       |blk_mem_gen_prim_width__parameterized1_760       |     1|
|31    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized1_775     |     1|
|32    |                \ramloop[3].ram.r                                       |blk_mem_gen_prim_width__parameterized2_761       |     1|
|33    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized2_774     |     1|
|34    |                \ramloop[4].ram.r                                       |blk_mem_gen_prim_width__parameterized3_762       |     1|
|35    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized3_773     |     1|
|36    |                \ramloop[5].ram.r                                       |blk_mem_gen_prim_width__parameterized4_763       |     1|
|37    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized4_772     |     1|
|38    |                \ramloop[6].ram.r                                       |blk_mem_gen_prim_width__parameterized5_764       |     1|
|39    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized5_771     |     1|
|40    |                \ramloop[7].ram.r                                       |blk_mem_gen_prim_width__parameterized6_765       |     1|
|41    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized6_770     |     1|
|42    |                \ramloop[8].ram.r                                       |blk_mem_gen_prim_width__parameterized7_766       |     1|
|43    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized7_769     |     1|
|44    |                \ramloop[9].ram.r                                       |blk_mem_gen_prim_width__parameterized8_767       |     1|
|45    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized8_768     |     1|
|46    |        \SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory                  |blk_mem_gen_v8_3_6_681                           |    15|
|47    |          inst_blk_mem_gen                                              |blk_mem_gen_v8_3_6_synth_717                     |    15|
|48    |            \gnbram.gnativebmg.native_blk_mem_gen                       |blk_mem_gen_top_718                              |    15|
|49    |              \valid.cstr                                               |blk_mem_gen_generic_cstr_719                     |    15|
|50    |                \ramloop[0].ram.r                                       |blk_mem_gen_prim_width_720                       |     1|
|51    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper_749                     |     1|
|52    |                \ramloop[10].ram.r                                      |blk_mem_gen_prim_width__parameterized9_721       |     1|
|53    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized9_748     |     1|
|54    |                \ramloop[11].ram.r                                      |blk_mem_gen_prim_width__parameterized10_722      |     1|
|55    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized10_747    |     1|
|56    |                \ramloop[12].ram.r                                      |blk_mem_gen_prim_width__parameterized11_723      |     1|
|57    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized11_746    |     1|
|58    |                \ramloop[13].ram.r                                      |blk_mem_gen_prim_width__parameterized12_724      |     1|
|59    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized12_745    |     1|
|60    |                \ramloop[14].ram.r                                      |blk_mem_gen_prim_width__parameterized13_725      |     1|
|61    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized13_744    |     1|
|62    |                \ramloop[1].ram.r                                       |blk_mem_gen_prim_width__parameterized0_726       |     1|
|63    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized0_743     |     1|
|64    |                \ramloop[2].ram.r                                       |blk_mem_gen_prim_width__parameterized1_727       |     1|
|65    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized1_742     |     1|
|66    |                \ramloop[3].ram.r                                       |blk_mem_gen_prim_width__parameterized2_728       |     1|
|67    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized2_741     |     1|
|68    |                \ramloop[4].ram.r                                       |blk_mem_gen_prim_width__parameterized3_729       |     1|
|69    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized3_740     |     1|
|70    |                \ramloop[5].ram.r                                       |blk_mem_gen_prim_width__parameterized4_730       |     1|
|71    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized4_739     |     1|
|72    |                \ramloop[6].ram.r                                       |blk_mem_gen_prim_width__parameterized5_731       |     1|
|73    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized5_738     |     1|
|74    |                \ramloop[7].ram.r                                       |blk_mem_gen_prim_width__parameterized6_732       |     1|
|75    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized6_737     |     1|
|76    |                \ramloop[8].ram.r                                       |blk_mem_gen_prim_width__parameterized7_733       |     1|
|77    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized7_736     |     1|
|78    |                \ramloop[9].ram.r                                       |blk_mem_gen_prim_width__parameterized8_734       |     1|
|79    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized8_735     |     1|
|80    |        \SUBCORE_RAM.BLK_MEM_GEN[2].trace_block_memory                  |blk_mem_gen_v8_3_6_682                           |    15|
|81    |          inst_blk_mem_gen                                              |blk_mem_gen_v8_3_6_synth_684                     |    15|
|82    |            \gnbram.gnativebmg.native_blk_mem_gen                       |blk_mem_gen_top_685                              |    15|
|83    |              \valid.cstr                                               |blk_mem_gen_generic_cstr_686                     |    15|
|84    |                \ramloop[0].ram.r                                       |blk_mem_gen_prim_width_687                       |     1|
|85    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper_716                     |     1|
|86    |                \ramloop[10].ram.r                                      |blk_mem_gen_prim_width__parameterized9_688       |     1|
|87    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized9_715     |     1|
|88    |                \ramloop[11].ram.r                                      |blk_mem_gen_prim_width__parameterized10_689      |     1|
|89    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized10_714    |     1|
|90    |                \ramloop[12].ram.r                                      |blk_mem_gen_prim_width__parameterized11_690      |     1|
|91    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized11_713    |     1|
|92    |                \ramloop[13].ram.r                                      |blk_mem_gen_prim_width__parameterized12_691      |     1|
|93    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized12_712    |     1|
|94    |                \ramloop[14].ram.r                                      |blk_mem_gen_prim_width__parameterized13_692      |     1|
|95    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized13_711    |     1|
|96    |                \ramloop[1].ram.r                                       |blk_mem_gen_prim_width__parameterized0_693       |     1|
|97    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized0_710     |     1|
|98    |                \ramloop[2].ram.r                                       |blk_mem_gen_prim_width__parameterized1_694       |     1|
|99    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized1_709     |     1|
|100   |                \ramloop[3].ram.r                                       |blk_mem_gen_prim_width__parameterized2_695       |     1|
|101   |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized2_708     |     1|
|102   |                \ramloop[4].ram.r                                       |blk_mem_gen_prim_width__parameterized3_696       |     1|
|103   |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized3_707     |     1|
|104   |                \ramloop[5].ram.r                                       |blk_mem_gen_prim_width__parameterized4_697       |     1|
|105   |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized4_706     |     1|
|106   |                \ramloop[6].ram.r                                       |blk_mem_gen_prim_width__parameterized5_698       |     1|
|107   |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized5_705     |     1|
|108   |                \ramloop[7].ram.r                                       |blk_mem_gen_prim_width__parameterized6_699       |     1|
|109   |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized6_704     |     1|
|110   |                \ramloop[8].ram.r                                       |blk_mem_gen_prim_width__parameterized7_700       |     1|
|111   |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized7_703     |     1|
|112   |                \ramloop[9].ram.r                                       |blk_mem_gen_prim_width__parameterized8_701       |     1|
|113   |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized8_702     |     1|
|114   |        \SUBCORE_RAM.BLK_MEM_GEN[3].trace_block_memory                  |blk_mem_gen_v8_3_6_683                           |    15|
|115   |          inst_blk_mem_gen                                              |blk_mem_gen_v8_3_6_synth                         |    15|
|116   |            \gnbram.gnativebmg.native_blk_mem_gen                       |blk_mem_gen_top                                  |    15|
|117   |              \valid.cstr                                               |blk_mem_gen_generic_cstr                         |    15|
|118   |                \ramloop[0].ram.r                                       |blk_mem_gen_prim_width                           |     1|
|119   |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper                         |     1|
|120   |                \ramloop[10].ram.r                                      |blk_mem_gen_prim_width__parameterized9           |     1|
|121   |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized9         |     1|
|122   |                \ramloop[11].ram.r                                      |blk_mem_gen_prim_width__parameterized10          |     1|
|123   |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized10        |     1|
|124   |                \ramloop[12].ram.r                                      |blk_mem_gen_prim_width__parameterized11          |     1|
|125   |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized11        |     1|
|126   |                \ramloop[13].ram.r                                      |blk_mem_gen_prim_width__parameterized12          |     1|
|127   |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized12        |     1|
|128   |                \ramloop[14].ram.r                                      |blk_mem_gen_prim_width__parameterized13          |     1|
|129   |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized13        |     1|
|130   |                \ramloop[1].ram.r                                       |blk_mem_gen_prim_width__parameterized0           |     1|
|131   |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized0         |     1|
|132   |                \ramloop[2].ram.r                                       |blk_mem_gen_prim_width__parameterized1           |     1|
|133   |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized1         |     1|
|134   |                \ramloop[3].ram.r                                       |blk_mem_gen_prim_width__parameterized2           |     1|
|135   |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized2         |     1|
|136   |                \ramloop[4].ram.r                                       |blk_mem_gen_prim_width__parameterized3           |     1|
|137   |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized3         |     1|
|138   |                \ramloop[5].ram.r                                       |blk_mem_gen_prim_width__parameterized4           |     1|
|139   |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized4         |     1|
|140   |                \ramloop[6].ram.r                                       |blk_mem_gen_prim_width__parameterized5           |     1|
|141   |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized5         |     1|
|142   |                \ramloop[7].ram.r                                       |blk_mem_gen_prim_width__parameterized6           |     1|
|143   |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized6         |     1|
|144   |                \ramloop[8].ram.r                                       |blk_mem_gen_prim_width__parameterized7           |     1|
|145   |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized7         |     1|
|146   |                \ramloop[9].ram.r                                       |blk_mem_gen_prim_width__parameterized8           |     1|
|147   |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized8         |     1|
|148   |        \SUBCORE_RAM.trace_block_memory                                 |blk_mem_gen_v8_3_6__parameterized0               |     1|
|149   |          inst_blk_mem_gen                                              |blk_mem_gen_v8_3_6_synth__parameterized0         |     1|
|150   |            \gnbram.gnativebmg.native_blk_mem_gen                       |blk_mem_gen_top__parameterized0                  |     1|
|151   |              \valid.cstr                                               |blk_mem_gen_generic_cstr__parameterized0         |     1|
|152   |                \ramloop[0].ram.r                                       |blk_mem_gen_prim_width__parameterized14          |     1|
|153   |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized14        |     1|
|154   |      u_ila_cap_ctrl                                                    |ila_v6_2_8_ila_cap_ctrl_legacy                   |   281|
|155   |        U_CDONE                                                         |ltlib_v1_0_0_cfglut6__parameterized0             |     5|
|156   |        U_NS0                                                           |ltlib_v1_0_0_cfglut7                             |     8|
|157   |        U_NS1                                                           |ltlib_v1_0_0_cfglut7_666                         |    10|
|158   |        u_cap_addrgen                                                   |ila_v6_2_8_ila_cap_addrgen                       |   253|
|159   |          U_CMPRESET                                                    |ltlib_v1_0_0_cfglut6                             |     3|
|160   |          u_cap_sample_counter                                          |ila_v6_2_8_ila_cap_sample_counter                |    59|
|161   |            U_SCE                                                       |ltlib_v1_0_0_cfglut4_673                         |     1|
|162   |            U_SCMPCE                                                    |ltlib_v1_0_0_cfglut5_674                         |     1|
|163   |            U_SCRST                                                     |ltlib_v1_0_0_cfglut6_675                         |     3|
|164   |            u_scnt_cmp                                                  |ltlib_v1_0_0_match_nodelay_676                   |    22|
|165   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst  |ltlib_v1_0_0_allx_typeA_nodelay_677              |    22|
|166   |                DUT                                                     |ltlib_v1_0_0_all_typeA__parameterized1_678       |    12|
|167   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized1_679 |     5|
|168   |                  \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized2_680 |     5|
|169   |          u_cap_window_counter                                          |ila_v6_2_8_ila_cap_window_counter                |    60|
|170   |            U_WCE                                                       |ltlib_v1_0_0_cfglut4                             |     1|
|171   |            U_WHCMPCE                                                   |ltlib_v1_0_0_cfglut5                             |     1|
|172   |            U_WLCMPCE                                                   |ltlib_v1_0_0_cfglut5_667                         |     1|
|173   |            u_wcnt_hcmp                                                 |ltlib_v1_0_0_match_nodelay                       |    12|
|174   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst  |ltlib_v1_0_0_allx_typeA_nodelay_669              |    12|
|175   |                DUT                                                     |ltlib_v1_0_0_all_typeA__parameterized1_670       |    12|
|176   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized1_671 |     5|
|177   |                  \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized2_672 |     5|
|178   |            u_wcnt_lcmp                                                 |ltlib_v1_0_0_match_nodelay_668                   |    22|
|179   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst  |ltlib_v1_0_0_allx_typeA_nodelay                  |    22|
|180   |                DUT                                                     |ltlib_v1_0_0_all_typeA__parameterized1           |    12|
|181   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized1     |     5|
|182   |                  \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized2     |     5|
|183   |      u_ila_regs                                                        |ila_v6_2_8_ila_register                          |  4440|
|184   |        U_XSDB_SLAVE                                                    |xsdbs_v1_0_2_xsdbs                               |   302|
|185   |        reg_890                                                         |xsdbs_v1_0_2_reg__parameterized45                |    16|
|186   |          \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_665                        |    16|
|187   |        \ADV_TRIG_STREAM.reg_stream_ffc                                 |xsdbs_v1_0_2_reg_stream__parameterized0          |    23|
|188   |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_664                         |    19|
|189   |        \ADV_TRIG_STREAM_READBACK.reg_stream_ffb                        |xsdbs_v1_0_2_reg_stream                          |    29|
|190   |          \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_663                        |    29|
|191   |        \CNT.CNT_SRL[0].cnt_srl_reg                                     |xsdbs_v1_0_2_reg_p2s__parameterized33            |    75|
|192   |        \CNT.CNT_SRL[1].cnt_srl_reg                                     |xsdbs_v1_0_2_reg_p2s__parameterized34            |    75|
|193   |        \CNT.CNT_SRL[2].cnt_srl_reg                                     |xsdbs_v1_0_2_reg_p2s__parameterized35            |   107|
|194   |        \CNT.CNT_SRL[3].cnt_srl_reg                                     |xsdbs_v1_0_2_reg_p2s__parameterized36            |    76|
|195   |        \MU_SRL[0].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s                             |    76|
|196   |        \MU_SRL[1].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized0             |    91|
|197   |        \STRG_QUAL.qual_strg_srl_reg                                    |xsdbs_v1_0_2_reg_p2s__parameterized37            |    74|
|198   |        \TC_SRL[0].tc_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized1             |    75|
|199   |        \TC_SRL[10].tc_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized11            |    74|
|200   |        \TC_SRL[11].tc_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized12            |   106|
|201   |        \TC_SRL[12].tc_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized13            |    74|
|202   |        \TC_SRL[13].tc_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized14            |    74|
|203   |        \TC_SRL[14].tc_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized15            |    74|
|204   |        \TC_SRL[15].tc_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized16            |    90|
|205   |        \TC_SRL[16].tc_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized17            |    74|
|206   |        \TC_SRL[17].tc_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized18            |    74|
|207   |        \TC_SRL[18].tc_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized19            |    74|
|208   |        \TC_SRL[19].tc_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized20            |   106|
|209   |        \TC_SRL[1].tc_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized2             |    75|
|210   |        \TC_SRL[20].tc_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized21            |    74|
|211   |        \TC_SRL[21].tc_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized22            |    74|
|212   |        \TC_SRL[22].tc_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized23            |    74|
|213   |        \TC_SRL[23].tc_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized24            |    90|
|214   |        \TC_SRL[24].tc_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized25            |    74|
|215   |        \TC_SRL[25].tc_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized26            |    74|
|216   |        \TC_SRL[26].tc_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized27            |    74|
|217   |        \TC_SRL[27].tc_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized28            |   122|
|218   |        \TC_SRL[28].tc_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized29            |    74|
|219   |        \TC_SRL[29].tc_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized30            |    74|
|220   |        \TC_SRL[2].tc_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized3             |    75|
|221   |        \TC_SRL[30].tc_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized31            |    74|
|222   |        \TC_SRL[31].tc_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized32            |    90|
|223   |        \TC_SRL[3].tc_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized4             |   107|
|224   |        \TC_SRL[4].tc_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized5             |    74|
|225   |        \TC_SRL[5].tc_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized6             |    74|
|226   |        \TC_SRL[6].tc_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized7             |    74|
|227   |        \TC_SRL[7].tc_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized8             |    90|
|228   |        \TC_SRL[8].tc_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized9             |    74|
|229   |        \TC_SRL[9].tc_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized10            |    74|
|230   |        reg_15                                                          |xsdbs_v1_0_2_reg__parameterized27                |    32|
|231   |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_662                         |    32|
|232   |        reg_16                                                          |xsdbs_v1_0_2_reg__parameterized28                |    21|
|233   |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_661                         |    21|
|234   |        reg_17                                                          |xsdbs_v1_0_2_reg__parameterized29                |    27|
|235   |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_660                         |    27|
|236   |        reg_18                                                          |xsdbs_v1_0_2_reg__parameterized30                |    28|
|237   |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_659                         |    28|
|238   |        reg_19                                                          |xsdbs_v1_0_2_reg__parameterized31                |    18|
|239   |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_658                         |    18|
|240   |        reg_1a                                                          |xsdbs_v1_0_2_reg__parameterized32                |    24|
|241   |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized1             |    24|
|242   |        reg_6                                                           |xsdbs_v1_0_2_reg__parameterized12                |    35|
|243   |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_657                         |    35|
|244   |        reg_7                                                           |xsdbs_v1_0_2_reg__parameterized13                |    29|
|245   |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized0             |    29|
|246   |        reg_8                                                           |xsdbs_v1_0_2_reg__parameterized14                |     5|
|247   |          \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_656                        |     5|
|248   |        reg_80                                                          |xsdbs_v1_0_2_reg__parameterized33                |    18|
|249   |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized2_655         |    18|
|250   |        reg_81                                                          |xsdbs_v1_0_2_reg__parameterized34                |    17|
|251   |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_654                         |    17|
|252   |        reg_82                                                          |xsdbs_v1_0_2_reg__parameterized35                |    17|
|253   |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized2             |    17|
|254   |        reg_83                                                          |xsdbs_v1_0_2_reg__parameterized36                |    48|
|255   |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_653                         |    48|
|256   |        reg_84                                                          |xsdbs_v1_0_2_reg__parameterized37                |    42|
|257   |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_652                         |    42|
|258   |        reg_85                                                          |xsdbs_v1_0_2_reg__parameterized38                |    18|
|259   |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_651                         |    18|
|260   |        reg_887                                                         |xsdbs_v1_0_2_reg__parameterized40                |     1|
|261   |          \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_650                        |     1|
|262   |        reg_88d                                                         |xsdbs_v1_0_2_reg__parameterized42                |     4|
|263   |          \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_649                        |     4|
|264   |        reg_88f                                                         |xsdbs_v1_0_2_reg__parameterized44                |    34|
|265   |          \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_648                        |    34|
|266   |        reg_892                                                         |xsdbs_v1_0_2_reg__parameterized43                |     6|
|267   |          \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_647                        |     6|
|268   |        reg_9                                                           |xsdbs_v1_0_2_reg__parameterized15                |    12|
|269   |          \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_646                        |    12|
|270   |        reg_srl_fff                                                     |xsdbs_v1_0_2_reg_p2s__parameterized38            |    97|
|271   |        reg_stream_ffd                                                  |xsdbs_v1_0_2_reg_stream__parameterized1          |    20|
|272   |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl                             |    20|
|273   |        reg_stream_ffe                                                  |xsdbs_v1_0_2_reg_stream__parameterized2          |    16|
|274   |          \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat                            |    16|
|275   |      u_ila_reset_ctrl                                                  |ila_v6_2_8_ila_reset_ctrl                        |    47|
|276   |        arm_detection_inst                                              |ltlib_v1_0_0_rising_edge_detection               |     5|
|277   |        \asyncrounous_transfer.arm_in_transfer_inst                     |ltlib_v1_0_0_async_edge_xfer                     |     7|
|278   |        \asyncrounous_transfer.arm_out_transfer_inst                    |ltlib_v1_0_0_async_edge_xfer_642                 |     7|
|279   |        \asyncrounous_transfer.halt_in_transfer_inst                    |ltlib_v1_0_0_async_edge_xfer_643                 |     7|
|280   |        \asyncrounous_transfer.halt_out_transfer_inst                   |ltlib_v1_0_0_async_edge_xfer_644                 |     6|
|281   |        halt_detection_inst                                             |ltlib_v1_0_0_rising_edge_detection_645           |     6|
|282   |      u_trig                                                            |ila_v6_2_8_ila_trigger                           |  9059|
|283   |        \N_DDR_TC.N_DDR_TC_INST[0].U_TC                                 |ltlib_v1_0_0_match                               |     9|
|284   |          \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA_639                      |     8|
|285   |            DUT                                                         |ltlib_v1_0_0_all_typeA_640                       |     8|
|286   |              \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_641                 |     6|
|287   |        \N_DDR_TC.N_DDR_TC_INST[10].U_TC                                |ltlib_v1_0_0_match_0                             |     9|
|288   |          \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA_636                      |     8|
|289   |            DUT                                                         |ltlib_v1_0_0_all_typeA_637                       |     8|
|290   |              \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_638                 |     6|
|291   |        \N_DDR_TC.N_DDR_TC_INST[11].U_TC                                |ltlib_v1_0_0_match_1                             |     9|
|292   |          \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA_633                      |     8|
|293   |            DUT                                                         |ltlib_v1_0_0_all_typeA_634                       |     8|
|294   |              \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_635                 |     6|
|295   |        \N_DDR_TC.N_DDR_TC_INST[12].U_TC                                |ltlib_v1_0_0_match_2                             |     9|
|296   |          \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA_630                      |     8|
|297   |            DUT                                                         |ltlib_v1_0_0_all_typeA_631                       |     8|
|298   |              \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_632                 |     6|
|299   |        \N_DDR_TC.N_DDR_TC_INST[13].U_TC                                |ltlib_v1_0_0_match_3                             |     9|
|300   |          \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA_627                      |     8|
|301   |            DUT                                                         |ltlib_v1_0_0_all_typeA_628                       |     8|
|302   |              \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_629                 |     6|
|303   |        \N_DDR_TC.N_DDR_TC_INST[14].U_TC                                |ltlib_v1_0_0_match_4                             |     9|
|304   |          \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA_624                      |     8|
|305   |            DUT                                                         |ltlib_v1_0_0_all_typeA_625                       |     8|
|306   |              \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_626                 |     6|
|307   |        \N_DDR_TC.N_DDR_TC_INST[15].U_TC                                |ltlib_v1_0_0_match_5                             |     9|
|308   |          \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA_621                      |     8|
|309   |            DUT                                                         |ltlib_v1_0_0_all_typeA_622                       |     8|
|310   |              \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_623                 |     6|
|311   |        \N_DDR_TC.N_DDR_TC_INST[16].U_TC                                |ltlib_v1_0_0_match_6                             |     9|
|312   |          \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA_618                      |     8|
|313   |            DUT                                                         |ltlib_v1_0_0_all_typeA_619                       |     8|
|314   |              \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_620                 |     6|
|315   |        \N_DDR_TC.N_DDR_TC_INST[17].U_TC                                |ltlib_v1_0_0_match_7                             |     9|
|316   |          \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA_615                      |     8|
|317   |            DUT                                                         |ltlib_v1_0_0_all_typeA_616                       |     8|
|318   |              \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_617                 |     6|
|319   |        \N_DDR_TC.N_DDR_TC_INST[18].U_TC                                |ltlib_v1_0_0_match_8                             |     9|
|320   |          \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA_612                      |     8|
|321   |            DUT                                                         |ltlib_v1_0_0_all_typeA_613                       |     8|
|322   |              \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_614                 |     6|
|323   |        \N_DDR_TC.N_DDR_TC_INST[19].U_TC                                |ltlib_v1_0_0_match_9                             |     9|
|324   |          \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA_609                      |     8|
|325   |            DUT                                                         |ltlib_v1_0_0_all_typeA_610                       |     8|
|326   |              \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_611                 |     6|
|327   |        \N_DDR_TC.N_DDR_TC_INST[1].U_TC                                 |ltlib_v1_0_0_match_10                            |     9|
|328   |          \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA_606                      |     8|
|329   |            DUT                                                         |ltlib_v1_0_0_all_typeA_607                       |     8|
|330   |              \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_608                 |     6|
|331   |        \N_DDR_TC.N_DDR_TC_INST[20].U_TC                                |ltlib_v1_0_0_match_11                            |     9|
|332   |          \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA_603                      |     8|
|333   |            DUT                                                         |ltlib_v1_0_0_all_typeA_604                       |     8|
|334   |              \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_605                 |     6|
|335   |        \N_DDR_TC.N_DDR_TC_INST[21].U_TC                                |ltlib_v1_0_0_match_12                            |     9|
|336   |          \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA_600                      |     8|
|337   |            DUT                                                         |ltlib_v1_0_0_all_typeA_601                       |     8|
|338   |              \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_602                 |     6|
|339   |        \N_DDR_TC.N_DDR_TC_INST[22].U_TC                                |ltlib_v1_0_0_match_13                            |     9|
|340   |          \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA_597                      |     8|
|341   |            DUT                                                         |ltlib_v1_0_0_all_typeA_598                       |     8|
|342   |              \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_599                 |     6|
|343   |        \N_DDR_TC.N_DDR_TC_INST[23].U_TC                                |ltlib_v1_0_0_match_14                            |     9|
|344   |          \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA_594                      |     8|
|345   |            DUT                                                         |ltlib_v1_0_0_all_typeA_595                       |     8|
|346   |              \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_596                 |     6|
|347   |        \N_DDR_TC.N_DDR_TC_INST[24].U_TC                                |ltlib_v1_0_0_match_15                            |     9|
|348   |          \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA_591                      |     8|
|349   |            DUT                                                         |ltlib_v1_0_0_all_typeA_592                       |     8|
|350   |              \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_593                 |     6|
|351   |        \N_DDR_TC.N_DDR_TC_INST[25].U_TC                                |ltlib_v1_0_0_match_16                            |     9|
|352   |          \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA_588                      |     8|
|353   |            DUT                                                         |ltlib_v1_0_0_all_typeA_589                       |     8|
|354   |              \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_590                 |     6|
|355   |        \N_DDR_TC.N_DDR_TC_INST[26].U_TC                                |ltlib_v1_0_0_match_17                            |     9|
|356   |          \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA_585                      |     8|
|357   |            DUT                                                         |ltlib_v1_0_0_all_typeA_586                       |     8|
|358   |              \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_587                 |     6|
|359   |        \N_DDR_TC.N_DDR_TC_INST[27].U_TC                                |ltlib_v1_0_0_match_18                            |     9|
|360   |          \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA_582                      |     8|
|361   |            DUT                                                         |ltlib_v1_0_0_all_typeA_583                       |     8|
|362   |              \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_584                 |     6|
|363   |        \N_DDR_TC.N_DDR_TC_INST[28].U_TC                                |ltlib_v1_0_0_match_19                            |     9|
|364   |          \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA_579                      |     8|
|365   |            DUT                                                         |ltlib_v1_0_0_all_typeA_580                       |     8|
|366   |              \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_581                 |     6|
|367   |        \N_DDR_TC.N_DDR_TC_INST[29].U_TC                                |ltlib_v1_0_0_match_20                            |     9|
|368   |          \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA_576                      |     8|
|369   |            DUT                                                         |ltlib_v1_0_0_all_typeA_577                       |     8|
|370   |              \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_578                 |     6|
|371   |        \N_DDR_TC.N_DDR_TC_INST[2].U_TC                                 |ltlib_v1_0_0_match_21                            |     9|
|372   |          \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA_573                      |     8|
|373   |            DUT                                                         |ltlib_v1_0_0_all_typeA_574                       |     8|
|374   |              \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_575                 |     6|
|375   |        \N_DDR_TC.N_DDR_TC_INST[30].U_TC                                |ltlib_v1_0_0_match_22                            |     9|
|376   |          \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA_570                      |     8|
|377   |            DUT                                                         |ltlib_v1_0_0_all_typeA_571                       |     8|
|378   |              \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_572                 |     6|
|379   |        \N_DDR_TC.N_DDR_TC_INST[31].U_TC                                |ltlib_v1_0_0_match_23                            |     9|
|380   |          \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA_567                      |     8|
|381   |            DUT                                                         |ltlib_v1_0_0_all_typeA_568                       |     8|
|382   |              \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_569                 |     6|
|383   |        \N_DDR_TC.N_DDR_TC_INST[3].U_TC                                 |ltlib_v1_0_0_match_24                            |     9|
|384   |          \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA_564                      |     8|
|385   |            DUT                                                         |ltlib_v1_0_0_all_typeA_565                       |     8|
|386   |              \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_566                 |     6|
|387   |        \N_DDR_TC.N_DDR_TC_INST[4].U_TC                                 |ltlib_v1_0_0_match_25                            |     9|
|388   |          \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA_561                      |     8|
|389   |            DUT                                                         |ltlib_v1_0_0_all_typeA_562                       |     8|
|390   |              \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_563                 |     6|
|391   |        \N_DDR_TC.N_DDR_TC_INST[5].U_TC                                 |ltlib_v1_0_0_match_26                            |     9|
|392   |          \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA_558                      |     8|
|393   |            DUT                                                         |ltlib_v1_0_0_all_typeA_559                       |     8|
|394   |              \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_560                 |     6|
|395   |        \N_DDR_TC.N_DDR_TC_INST[6].U_TC                                 |ltlib_v1_0_0_match_27                            |     9|
|396   |          \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA_555                      |     8|
|397   |            DUT                                                         |ltlib_v1_0_0_all_typeA_556                       |     8|
|398   |              \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_557                 |     6|
|399   |        \N_DDR_TC.N_DDR_TC_INST[7].U_TC                                 |ltlib_v1_0_0_match_28                            |     9|
|400   |          \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA_552                      |     8|
|401   |            DUT                                                         |ltlib_v1_0_0_all_typeA_553                       |     8|
|402   |              \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_554                 |     6|
|403   |        \N_DDR_TC.N_DDR_TC_INST[8].U_TC                                 |ltlib_v1_0_0_match_29                            |     9|
|404   |          \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA_549                      |     8|
|405   |            DUT                                                         |ltlib_v1_0_0_all_typeA_550                       |     8|
|406   |              \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_551                 |     6|
|407   |        \N_DDR_TC.N_DDR_TC_INST[9].U_TC                                 |ltlib_v1_0_0_match_30                            |     9|
|408   |          \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA_546                      |     8|
|409   |            DUT                                                         |ltlib_v1_0_0_all_typeA_547                       |     8|
|410   |              \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_548                 |     6|
|411   |        \STRG_QUAL.U_STRG_QUAL                                          |ltlib_v1_0_0_match_31                            |    11|
|412   |          \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA                          |    10|
|413   |            DUT                                                         |ltlib_v1_0_0_all_typeA                           |     8|
|414   |              \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_545                 |     6|
|415   |        U_TM                                                            |ila_v6_2_8_ila_trig_match                        |  8712|
|416   |          \N_DDR_MODE.G_NMU[0].U_M                                      |ltlib_v1_0_0_match__parameterized0               |  4492|
|417   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_287      |  4491|
|418   |              DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_288       |  1283|
|419   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_289 |     5|
|420   |                \I_WHOLE_SLICE.G_SLICE_IDX[100].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_290 |     5|
|421   |                \I_WHOLE_SLICE.G_SLICE_IDX[101].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_291 |     5|
|422   |                \I_WHOLE_SLICE.G_SLICE_IDX[102].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_292 |     5|
|423   |                \I_WHOLE_SLICE.G_SLICE_IDX[103].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_293 |     5|
|424   |                \I_WHOLE_SLICE.G_SLICE_IDX[104].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_294 |     5|
|425   |                \I_WHOLE_SLICE.G_SLICE_IDX[105].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_295 |     5|
|426   |                \I_WHOLE_SLICE.G_SLICE_IDX[106].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_296 |     5|
|427   |                \I_WHOLE_SLICE.G_SLICE_IDX[107].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_297 |     5|
|428   |                \I_WHOLE_SLICE.G_SLICE_IDX[108].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_298 |     5|
|429   |                \I_WHOLE_SLICE.G_SLICE_IDX[109].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_299 |     5|
|430   |                \I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_300 |     5|
|431   |                \I_WHOLE_SLICE.G_SLICE_IDX[110].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_301 |     5|
|432   |                \I_WHOLE_SLICE.G_SLICE_IDX[111].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_302 |     5|
|433   |                \I_WHOLE_SLICE.G_SLICE_IDX[112].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_303 |     5|
|434   |                \I_WHOLE_SLICE.G_SLICE_IDX[113].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_304 |     5|
|435   |                \I_WHOLE_SLICE.G_SLICE_IDX[114].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_305 |     5|
|436   |                \I_WHOLE_SLICE.G_SLICE_IDX[115].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_306 |     5|
|437   |                \I_WHOLE_SLICE.G_SLICE_IDX[116].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_307 |     5|
|438   |                \I_WHOLE_SLICE.G_SLICE_IDX[117].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_308 |     5|
|439   |                \I_WHOLE_SLICE.G_SLICE_IDX[118].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_309 |     5|
|440   |                \I_WHOLE_SLICE.G_SLICE_IDX[119].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_310 |     5|
|441   |                \I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_311 |     5|
|442   |                \I_WHOLE_SLICE.G_SLICE_IDX[120].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_312 |     5|
|443   |                \I_WHOLE_SLICE.G_SLICE_IDX[121].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_313 |     5|
|444   |                \I_WHOLE_SLICE.G_SLICE_IDX[122].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_314 |     5|
|445   |                \I_WHOLE_SLICE.G_SLICE_IDX[123].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_315 |     5|
|446   |                \I_WHOLE_SLICE.G_SLICE_IDX[124].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_316 |     5|
|447   |                \I_WHOLE_SLICE.G_SLICE_IDX[125].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_317 |     5|
|448   |                \I_WHOLE_SLICE.G_SLICE_IDX[126].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_318 |     5|
|449   |                \I_WHOLE_SLICE.G_SLICE_IDX[127].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_319 |     5|
|450   |                \I_WHOLE_SLICE.G_SLICE_IDX[128].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_320 |     5|
|451   |                \I_WHOLE_SLICE.G_SLICE_IDX[129].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_321 |     5|
|452   |                \I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_322 |     5|
|453   |                \I_WHOLE_SLICE.G_SLICE_IDX[130].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_323 |     5|
|454   |                \I_WHOLE_SLICE.G_SLICE_IDX[131].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_324 |     5|
|455   |                \I_WHOLE_SLICE.G_SLICE_IDX[132].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_325 |     5|
|456   |                \I_WHOLE_SLICE.G_SLICE_IDX[133].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_326 |     5|
|457   |                \I_WHOLE_SLICE.G_SLICE_IDX[134].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_327 |     5|
|458   |                \I_WHOLE_SLICE.G_SLICE_IDX[135].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_328 |     5|
|459   |                \I_WHOLE_SLICE.G_SLICE_IDX[136].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_329 |     5|
|460   |                \I_WHOLE_SLICE.G_SLICE_IDX[137].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_330 |     5|
|461   |                \I_WHOLE_SLICE.G_SLICE_IDX[138].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_331 |     5|
|462   |                \I_WHOLE_SLICE.G_SLICE_IDX[139].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_332 |     5|
|463   |                \I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_333 |     5|
|464   |                \I_WHOLE_SLICE.G_SLICE_IDX[140].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_334 |     5|
|465   |                \I_WHOLE_SLICE.G_SLICE_IDX[141].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_335 |     5|
|466   |                \I_WHOLE_SLICE.G_SLICE_IDX[142].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_336 |     5|
|467   |                \I_WHOLE_SLICE.G_SLICE_IDX[143].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_337 |     5|
|468   |                \I_WHOLE_SLICE.G_SLICE_IDX[144].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_338 |     5|
|469   |                \I_WHOLE_SLICE.G_SLICE_IDX[145].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_339 |     5|
|470   |                \I_WHOLE_SLICE.G_SLICE_IDX[146].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_340 |     5|
|471   |                \I_WHOLE_SLICE.G_SLICE_IDX[147].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_341 |     5|
|472   |                \I_WHOLE_SLICE.G_SLICE_IDX[148].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_342 |     5|
|473   |                \I_WHOLE_SLICE.G_SLICE_IDX[149].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_343 |     5|
|474   |                \I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_344 |     5|
|475   |                \I_WHOLE_SLICE.G_SLICE_IDX[150].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_345 |     5|
|476   |                \I_WHOLE_SLICE.G_SLICE_IDX[151].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_346 |     5|
|477   |                \I_WHOLE_SLICE.G_SLICE_IDX[152].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_347 |     5|
|478   |                \I_WHOLE_SLICE.G_SLICE_IDX[153].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_348 |     5|
|479   |                \I_WHOLE_SLICE.G_SLICE_IDX[154].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_349 |     5|
|480   |                \I_WHOLE_SLICE.G_SLICE_IDX[155].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_350 |     5|
|481   |                \I_WHOLE_SLICE.G_SLICE_IDX[156].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_351 |     5|
|482   |                \I_WHOLE_SLICE.G_SLICE_IDX[157].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_352 |     5|
|483   |                \I_WHOLE_SLICE.G_SLICE_IDX[158].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_353 |     5|
|484   |                \I_WHOLE_SLICE.G_SLICE_IDX[159].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_354 |     5|
|485   |                \I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_355 |     5|
|486   |                \I_WHOLE_SLICE.G_SLICE_IDX[160].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_356 |     5|
|487   |                \I_WHOLE_SLICE.G_SLICE_IDX[161].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_357 |     5|
|488   |                \I_WHOLE_SLICE.G_SLICE_IDX[162].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_358 |     5|
|489   |                \I_WHOLE_SLICE.G_SLICE_IDX[163].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_359 |     5|
|490   |                \I_WHOLE_SLICE.G_SLICE_IDX[164].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_360 |     5|
|491   |                \I_WHOLE_SLICE.G_SLICE_IDX[165].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_361 |     5|
|492   |                \I_WHOLE_SLICE.G_SLICE_IDX[166].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_362 |     5|
|493   |                \I_WHOLE_SLICE.G_SLICE_IDX[167].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_363 |     5|
|494   |                \I_WHOLE_SLICE.G_SLICE_IDX[168].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_364 |     5|
|495   |                \I_WHOLE_SLICE.G_SLICE_IDX[169].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_365 |     5|
|496   |                \I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_366 |     5|
|497   |                \I_WHOLE_SLICE.G_SLICE_IDX[170].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_367 |     5|
|498   |                \I_WHOLE_SLICE.G_SLICE_IDX[171].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_368 |     5|
|499   |                \I_WHOLE_SLICE.G_SLICE_IDX[172].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_369 |     5|
|500   |                \I_WHOLE_SLICE.G_SLICE_IDX[173].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_370 |     5|
|501   |                \I_WHOLE_SLICE.G_SLICE_IDX[174].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_371 |     5|
|502   |                \I_WHOLE_SLICE.G_SLICE_IDX[175].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_372 |     5|
|503   |                \I_WHOLE_SLICE.G_SLICE_IDX[176].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_373 |     5|
|504   |                \I_WHOLE_SLICE.G_SLICE_IDX[177].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_374 |     5|
|505   |                \I_WHOLE_SLICE.G_SLICE_IDX[178].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_375 |     5|
|506   |                \I_WHOLE_SLICE.G_SLICE_IDX[179].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_376 |     5|
|507   |                \I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_377 |     5|
|508   |                \I_WHOLE_SLICE.G_SLICE_IDX[180].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_378 |     5|
|509   |                \I_WHOLE_SLICE.G_SLICE_IDX[181].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_379 |     5|
|510   |                \I_WHOLE_SLICE.G_SLICE_IDX[182].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_380 |     5|
|511   |                \I_WHOLE_SLICE.G_SLICE_IDX[183].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_381 |     5|
|512   |                \I_WHOLE_SLICE.G_SLICE_IDX[184].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_382 |     5|
|513   |                \I_WHOLE_SLICE.G_SLICE_IDX[185].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_383 |     5|
|514   |                \I_WHOLE_SLICE.G_SLICE_IDX[186].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_384 |     5|
|515   |                \I_WHOLE_SLICE.G_SLICE_IDX[187].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_385 |     5|
|516   |                \I_WHOLE_SLICE.G_SLICE_IDX[188].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_386 |     5|
|517   |                \I_WHOLE_SLICE.G_SLICE_IDX[189].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_387 |     5|
|518   |                \I_WHOLE_SLICE.G_SLICE_IDX[18].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_388 |     5|
|519   |                \I_WHOLE_SLICE.G_SLICE_IDX[190].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_389 |     5|
|520   |                \I_WHOLE_SLICE.G_SLICE_IDX[191].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_390 |     5|
|521   |                \I_WHOLE_SLICE.G_SLICE_IDX[192].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_391 |     5|
|522   |                \I_WHOLE_SLICE.G_SLICE_IDX[193].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_392 |     5|
|523   |                \I_WHOLE_SLICE.G_SLICE_IDX[194].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_393 |     5|
|524   |                \I_WHOLE_SLICE.G_SLICE_IDX[195].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_394 |     5|
|525   |                \I_WHOLE_SLICE.G_SLICE_IDX[196].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_395 |     5|
|526   |                \I_WHOLE_SLICE.G_SLICE_IDX[197].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_396 |     5|
|527   |                \I_WHOLE_SLICE.G_SLICE_IDX[198].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_397 |     5|
|528   |                \I_WHOLE_SLICE.G_SLICE_IDX[199].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_398 |     5|
|529   |                \I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_399 |     5|
|530   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_400 |     5|
|531   |                \I_WHOLE_SLICE.G_SLICE_IDX[200].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_401 |     5|
|532   |                \I_WHOLE_SLICE.G_SLICE_IDX[201].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_402 |     5|
|533   |                \I_WHOLE_SLICE.G_SLICE_IDX[202].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_403 |     5|
|534   |                \I_WHOLE_SLICE.G_SLICE_IDX[203].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_404 |     5|
|535   |                \I_WHOLE_SLICE.G_SLICE_IDX[204].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_405 |     5|
|536   |                \I_WHOLE_SLICE.G_SLICE_IDX[205].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_406 |     5|
|537   |                \I_WHOLE_SLICE.G_SLICE_IDX[206].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_407 |     5|
|538   |                \I_WHOLE_SLICE.G_SLICE_IDX[207].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_408 |     5|
|539   |                \I_WHOLE_SLICE.G_SLICE_IDX[208].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_409 |     5|
|540   |                \I_WHOLE_SLICE.G_SLICE_IDX[209].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_410 |     5|
|541   |                \I_WHOLE_SLICE.G_SLICE_IDX[20].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_411 |     5|
|542   |                \I_WHOLE_SLICE.G_SLICE_IDX[210].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_412 |     5|
|543   |                \I_WHOLE_SLICE.G_SLICE_IDX[211].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_413 |     5|
|544   |                \I_WHOLE_SLICE.G_SLICE_IDX[212].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_414 |     5|
|545   |                \I_WHOLE_SLICE.G_SLICE_IDX[213].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_415 |     5|
|546   |                \I_WHOLE_SLICE.G_SLICE_IDX[214].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_416 |     5|
|547   |                \I_WHOLE_SLICE.G_SLICE_IDX[215].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_417 |     5|
|548   |                \I_WHOLE_SLICE.G_SLICE_IDX[216].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_418 |     5|
|549   |                \I_WHOLE_SLICE.G_SLICE_IDX[217].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_419 |     5|
|550   |                \I_WHOLE_SLICE.G_SLICE_IDX[218].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_420 |     5|
|551   |                \I_WHOLE_SLICE.G_SLICE_IDX[219].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_421 |     5|
|552   |                \I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_422 |     5|
|553   |                \I_WHOLE_SLICE.G_SLICE_IDX[220].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_423 |     5|
|554   |                \I_WHOLE_SLICE.G_SLICE_IDX[221].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_424 |     5|
|555   |                \I_WHOLE_SLICE.G_SLICE_IDX[222].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_425 |     5|
|556   |                \I_WHOLE_SLICE.G_SLICE_IDX[223].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_426 |     5|
|557   |                \I_WHOLE_SLICE.G_SLICE_IDX[224].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_427 |     5|
|558   |                \I_WHOLE_SLICE.G_SLICE_IDX[225].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_428 |     5|
|559   |                \I_WHOLE_SLICE.G_SLICE_IDX[226].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_429 |     5|
|560   |                \I_WHOLE_SLICE.G_SLICE_IDX[227].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_430 |     5|
|561   |                \I_WHOLE_SLICE.G_SLICE_IDX[228].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_431 |     5|
|562   |                \I_WHOLE_SLICE.G_SLICE_IDX[229].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_432 |     5|
|563   |                \I_WHOLE_SLICE.G_SLICE_IDX[22].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_433 |     5|
|564   |                \I_WHOLE_SLICE.G_SLICE_IDX[230].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_434 |     5|
|565   |                \I_WHOLE_SLICE.G_SLICE_IDX[231].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_435 |     5|
|566   |                \I_WHOLE_SLICE.G_SLICE_IDX[232].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_436 |     5|
|567   |                \I_WHOLE_SLICE.G_SLICE_IDX[233].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_437 |     5|
|568   |                \I_WHOLE_SLICE.G_SLICE_IDX[234].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_438 |     5|
|569   |                \I_WHOLE_SLICE.G_SLICE_IDX[235].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_439 |     5|
|570   |                \I_WHOLE_SLICE.G_SLICE_IDX[236].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_440 |     5|
|571   |                \I_WHOLE_SLICE.G_SLICE_IDX[237].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_441 |     5|
|572   |                \I_WHOLE_SLICE.G_SLICE_IDX[238].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_442 |     5|
|573   |                \I_WHOLE_SLICE.G_SLICE_IDX[239].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_443 |     5|
|574   |                \I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_444 |     5|
|575   |                \I_WHOLE_SLICE.G_SLICE_IDX[240].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_445 |     5|
|576   |                \I_WHOLE_SLICE.G_SLICE_IDX[241].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_446 |     5|
|577   |                \I_WHOLE_SLICE.G_SLICE_IDX[242].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_447 |     5|
|578   |                \I_WHOLE_SLICE.G_SLICE_IDX[243].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_448 |     5|
|579   |                \I_WHOLE_SLICE.G_SLICE_IDX[244].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_449 |     5|
|580   |                \I_WHOLE_SLICE.G_SLICE_IDX[245].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_450 |     5|
|581   |                \I_WHOLE_SLICE.G_SLICE_IDX[246].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_451 |     5|
|582   |                \I_WHOLE_SLICE.G_SLICE_IDX[247].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_452 |     5|
|583   |                \I_WHOLE_SLICE.G_SLICE_IDX[248].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_453 |     5|
|584   |                \I_WHOLE_SLICE.G_SLICE_IDX[249].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_454 |     5|
|585   |                \I_WHOLE_SLICE.G_SLICE_IDX[24].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_455 |     5|
|586   |                \I_WHOLE_SLICE.G_SLICE_IDX[250].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_456 |     5|
|587   |                \I_WHOLE_SLICE.G_SLICE_IDX[251].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_457 |     5|
|588   |                \I_WHOLE_SLICE.G_SLICE_IDX[252].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_458 |     5|
|589   |                \I_WHOLE_SLICE.G_SLICE_IDX[253].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_459 |     5|
|590   |                \I_WHOLE_SLICE.G_SLICE_IDX[254].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_460 |     5|
|591   |                \I_WHOLE_SLICE.G_SLICE_IDX[255].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice_461                 |     6|
|592   |                \I_WHOLE_SLICE.G_SLICE_IDX[25].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_462 |     5|
|593   |                \I_WHOLE_SLICE.G_SLICE_IDX[26].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_463 |     5|
|594   |                \I_WHOLE_SLICE.G_SLICE_IDX[27].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_464 |     5|
|595   |                \I_WHOLE_SLICE.G_SLICE_IDX[28].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_465 |     5|
|596   |                \I_WHOLE_SLICE.G_SLICE_IDX[29].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_466 |     5|
|597   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_467 |     5|
|598   |                \I_WHOLE_SLICE.G_SLICE_IDX[30].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_468 |     5|
|599   |                \I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_469 |     5|
|600   |                \I_WHOLE_SLICE.G_SLICE_IDX[32].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_470 |     5|
|601   |                \I_WHOLE_SLICE.G_SLICE_IDX[33].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_471 |     5|
|602   |                \I_WHOLE_SLICE.G_SLICE_IDX[34].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_472 |     5|
|603   |                \I_WHOLE_SLICE.G_SLICE_IDX[35].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_473 |     5|
|604   |                \I_WHOLE_SLICE.G_SLICE_IDX[36].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_474 |     5|
|605   |                \I_WHOLE_SLICE.G_SLICE_IDX[37].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_475 |     5|
|606   |                \I_WHOLE_SLICE.G_SLICE_IDX[38].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_476 |     5|
|607   |                \I_WHOLE_SLICE.G_SLICE_IDX[39].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_477 |     5|
|608   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_478 |     5|
|609   |                \I_WHOLE_SLICE.G_SLICE_IDX[40].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_479 |     5|
|610   |                \I_WHOLE_SLICE.G_SLICE_IDX[41].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_480 |     5|
|611   |                \I_WHOLE_SLICE.G_SLICE_IDX[42].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_481 |     5|
|612   |                \I_WHOLE_SLICE.G_SLICE_IDX[43].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_482 |     5|
|613   |                \I_WHOLE_SLICE.G_SLICE_IDX[44].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_483 |     5|
|614   |                \I_WHOLE_SLICE.G_SLICE_IDX[45].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_484 |     5|
|615   |                \I_WHOLE_SLICE.G_SLICE_IDX[46].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_485 |     5|
|616   |                \I_WHOLE_SLICE.G_SLICE_IDX[47].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_486 |     5|
|617   |                \I_WHOLE_SLICE.G_SLICE_IDX[48].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_487 |     5|
|618   |                \I_WHOLE_SLICE.G_SLICE_IDX[49].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_488 |     5|
|619   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_489 |     5|
|620   |                \I_WHOLE_SLICE.G_SLICE_IDX[50].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_490 |     5|
|621   |                \I_WHOLE_SLICE.G_SLICE_IDX[51].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_491 |     5|
|622   |                \I_WHOLE_SLICE.G_SLICE_IDX[52].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_492 |     5|
|623   |                \I_WHOLE_SLICE.G_SLICE_IDX[53].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_493 |     5|
|624   |                \I_WHOLE_SLICE.G_SLICE_IDX[54].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_494 |     5|
|625   |                \I_WHOLE_SLICE.G_SLICE_IDX[55].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_495 |     5|
|626   |                \I_WHOLE_SLICE.G_SLICE_IDX[56].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_496 |     5|
|627   |                \I_WHOLE_SLICE.G_SLICE_IDX[57].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_497 |     5|
|628   |                \I_WHOLE_SLICE.G_SLICE_IDX[58].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_498 |     5|
|629   |                \I_WHOLE_SLICE.G_SLICE_IDX[59].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_499 |     5|
|630   |                \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_500 |     5|
|631   |                \I_WHOLE_SLICE.G_SLICE_IDX[60].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_501 |     5|
|632   |                \I_WHOLE_SLICE.G_SLICE_IDX[61].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_502 |     5|
|633   |                \I_WHOLE_SLICE.G_SLICE_IDX[62].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_503 |     5|
|634   |                \I_WHOLE_SLICE.G_SLICE_IDX[63].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_504 |     5|
|635   |                \I_WHOLE_SLICE.G_SLICE_IDX[64].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_505 |     5|
|636   |                \I_WHOLE_SLICE.G_SLICE_IDX[65].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_506 |     5|
|637   |                \I_WHOLE_SLICE.G_SLICE_IDX[66].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_507 |     5|
|638   |                \I_WHOLE_SLICE.G_SLICE_IDX[67].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_508 |     5|
|639   |                \I_WHOLE_SLICE.G_SLICE_IDX[68].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_509 |     5|
|640   |                \I_WHOLE_SLICE.G_SLICE_IDX[69].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_510 |     5|
|641   |                \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_511 |     5|
|642   |                \I_WHOLE_SLICE.G_SLICE_IDX[70].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_512 |     5|
|643   |                \I_WHOLE_SLICE.G_SLICE_IDX[71].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_513 |     5|
|644   |                \I_WHOLE_SLICE.G_SLICE_IDX[72].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_514 |     5|
|645   |                \I_WHOLE_SLICE.G_SLICE_IDX[73].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_515 |     5|
|646   |                \I_WHOLE_SLICE.G_SLICE_IDX[74].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_516 |     5|
|647   |                \I_WHOLE_SLICE.G_SLICE_IDX[75].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_517 |     5|
|648   |                \I_WHOLE_SLICE.G_SLICE_IDX[76].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_518 |     5|
|649   |                \I_WHOLE_SLICE.G_SLICE_IDX[77].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_519 |     5|
|650   |                \I_WHOLE_SLICE.G_SLICE_IDX[78].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_520 |     5|
|651   |                \I_WHOLE_SLICE.G_SLICE_IDX[79].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_521 |     5|
|652   |                \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_522 |     5|
|653   |                \I_WHOLE_SLICE.G_SLICE_IDX[80].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_523 |     5|
|654   |                \I_WHOLE_SLICE.G_SLICE_IDX[81].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_524 |     5|
|655   |                \I_WHOLE_SLICE.G_SLICE_IDX[82].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_525 |     5|
|656   |                \I_WHOLE_SLICE.G_SLICE_IDX[83].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_526 |     5|
|657   |                \I_WHOLE_SLICE.G_SLICE_IDX[84].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_527 |     5|
|658   |                \I_WHOLE_SLICE.G_SLICE_IDX[85].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_528 |     5|
|659   |                \I_WHOLE_SLICE.G_SLICE_IDX[86].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_529 |     5|
|660   |                \I_WHOLE_SLICE.G_SLICE_IDX[87].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_530 |     5|
|661   |                \I_WHOLE_SLICE.G_SLICE_IDX[88].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_531 |     5|
|662   |                \I_WHOLE_SLICE.G_SLICE_IDX[89].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_532 |     5|
|663   |                \I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_533 |     5|
|664   |                \I_WHOLE_SLICE.G_SLICE_IDX[90].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_534 |     5|
|665   |                \I_WHOLE_SLICE.G_SLICE_IDX[91].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_535 |     5|
|666   |                \I_WHOLE_SLICE.G_SLICE_IDX[92].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_536 |     5|
|667   |                \I_WHOLE_SLICE.G_SLICE_IDX[93].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_537 |     5|
|668   |                \I_WHOLE_SLICE.G_SLICE_IDX[94].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_538 |     5|
|669   |                \I_WHOLE_SLICE.G_SLICE_IDX[95].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_539 |     5|
|670   |                \I_WHOLE_SLICE.G_SLICE_IDX[96].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_540 |     5|
|671   |                \I_WHOLE_SLICE.G_SLICE_IDX[97].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_541 |     5|
|672   |                \I_WHOLE_SLICE.G_SLICE_IDX[98].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_542 |     5|
|673   |                \I_WHOLE_SLICE.G_SLICE_IDX[99].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_543 |     5|
|674   |                \I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_544 |     5|
|675   |          \N_DDR_MODE.G_NMU[1].U_M                                      |ltlib_v1_0_0_match__parameterized0_32            |  4220|
|676   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0          |  4219|
|677   |              DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0           |  1283|
|678   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0     |     5|
|679   |                \I_WHOLE_SLICE.G_SLICE_IDX[100].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_33  |     5|
|680   |                \I_WHOLE_SLICE.G_SLICE_IDX[101].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_34  |     5|
|681   |                \I_WHOLE_SLICE.G_SLICE_IDX[102].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_35  |     5|
|682   |                \I_WHOLE_SLICE.G_SLICE_IDX[103].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_36  |     5|
|683   |                \I_WHOLE_SLICE.G_SLICE_IDX[104].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_37  |     5|
|684   |                \I_WHOLE_SLICE.G_SLICE_IDX[105].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_38  |     5|
|685   |                \I_WHOLE_SLICE.G_SLICE_IDX[106].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_39  |     5|
|686   |                \I_WHOLE_SLICE.G_SLICE_IDX[107].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_40  |     5|
|687   |                \I_WHOLE_SLICE.G_SLICE_IDX[108].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_41  |     5|
|688   |                \I_WHOLE_SLICE.G_SLICE_IDX[109].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_42  |     5|
|689   |                \I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_43  |     5|
|690   |                \I_WHOLE_SLICE.G_SLICE_IDX[110].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_44  |     5|
|691   |                \I_WHOLE_SLICE.G_SLICE_IDX[111].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_45  |     5|
|692   |                \I_WHOLE_SLICE.G_SLICE_IDX[112].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_46  |     5|
|693   |                \I_WHOLE_SLICE.G_SLICE_IDX[113].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_47  |     5|
|694   |                \I_WHOLE_SLICE.G_SLICE_IDX[114].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_48  |     5|
|695   |                \I_WHOLE_SLICE.G_SLICE_IDX[115].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_49  |     5|
|696   |                \I_WHOLE_SLICE.G_SLICE_IDX[116].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_50  |     5|
|697   |                \I_WHOLE_SLICE.G_SLICE_IDX[117].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_51  |     5|
|698   |                \I_WHOLE_SLICE.G_SLICE_IDX[118].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_52  |     5|
|699   |                \I_WHOLE_SLICE.G_SLICE_IDX[119].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_53  |     5|
|700   |                \I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_54  |     5|
|701   |                \I_WHOLE_SLICE.G_SLICE_IDX[120].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_55  |     5|
|702   |                \I_WHOLE_SLICE.G_SLICE_IDX[121].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_56  |     5|
|703   |                \I_WHOLE_SLICE.G_SLICE_IDX[122].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_57  |     5|
|704   |                \I_WHOLE_SLICE.G_SLICE_IDX[123].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_58  |     5|
|705   |                \I_WHOLE_SLICE.G_SLICE_IDX[124].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_59  |     5|
|706   |                \I_WHOLE_SLICE.G_SLICE_IDX[125].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_60  |     5|
|707   |                \I_WHOLE_SLICE.G_SLICE_IDX[126].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_61  |     5|
|708   |                \I_WHOLE_SLICE.G_SLICE_IDX[127].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_62  |     5|
|709   |                \I_WHOLE_SLICE.G_SLICE_IDX[128].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_63  |     5|
|710   |                \I_WHOLE_SLICE.G_SLICE_IDX[129].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_64  |     5|
|711   |                \I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_65  |     5|
|712   |                \I_WHOLE_SLICE.G_SLICE_IDX[130].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_66  |     5|
|713   |                \I_WHOLE_SLICE.G_SLICE_IDX[131].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_67  |     5|
|714   |                \I_WHOLE_SLICE.G_SLICE_IDX[132].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_68  |     5|
|715   |                \I_WHOLE_SLICE.G_SLICE_IDX[133].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_69  |     5|
|716   |                \I_WHOLE_SLICE.G_SLICE_IDX[134].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_70  |     5|
|717   |                \I_WHOLE_SLICE.G_SLICE_IDX[135].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_71  |     5|
|718   |                \I_WHOLE_SLICE.G_SLICE_IDX[136].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_72  |     5|
|719   |                \I_WHOLE_SLICE.G_SLICE_IDX[137].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_73  |     5|
|720   |                \I_WHOLE_SLICE.G_SLICE_IDX[138].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_74  |     5|
|721   |                \I_WHOLE_SLICE.G_SLICE_IDX[139].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_75  |     5|
|722   |                \I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_76  |     5|
|723   |                \I_WHOLE_SLICE.G_SLICE_IDX[140].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_77  |     5|
|724   |                \I_WHOLE_SLICE.G_SLICE_IDX[141].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_78  |     5|
|725   |                \I_WHOLE_SLICE.G_SLICE_IDX[142].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_79  |     5|
|726   |                \I_WHOLE_SLICE.G_SLICE_IDX[143].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_80  |     5|
|727   |                \I_WHOLE_SLICE.G_SLICE_IDX[144].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_81  |     5|
|728   |                \I_WHOLE_SLICE.G_SLICE_IDX[145].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_82  |     5|
|729   |                \I_WHOLE_SLICE.G_SLICE_IDX[146].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_83  |     5|
|730   |                \I_WHOLE_SLICE.G_SLICE_IDX[147].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_84  |     5|
|731   |                \I_WHOLE_SLICE.G_SLICE_IDX[148].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_85  |     5|
|732   |                \I_WHOLE_SLICE.G_SLICE_IDX[149].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_86  |     5|
|733   |                \I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_87  |     5|
|734   |                \I_WHOLE_SLICE.G_SLICE_IDX[150].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_88  |     5|
|735   |                \I_WHOLE_SLICE.G_SLICE_IDX[151].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_89  |     5|
|736   |                \I_WHOLE_SLICE.G_SLICE_IDX[152].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_90  |     5|
|737   |                \I_WHOLE_SLICE.G_SLICE_IDX[153].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_91  |     5|
|738   |                \I_WHOLE_SLICE.G_SLICE_IDX[154].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_92  |     5|
|739   |                \I_WHOLE_SLICE.G_SLICE_IDX[155].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_93  |     5|
|740   |                \I_WHOLE_SLICE.G_SLICE_IDX[156].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_94  |     5|
|741   |                \I_WHOLE_SLICE.G_SLICE_IDX[157].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_95  |     5|
|742   |                \I_WHOLE_SLICE.G_SLICE_IDX[158].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_96  |     5|
|743   |                \I_WHOLE_SLICE.G_SLICE_IDX[159].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_97  |     5|
|744   |                \I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_98  |     5|
|745   |                \I_WHOLE_SLICE.G_SLICE_IDX[160].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_99  |     5|
|746   |                \I_WHOLE_SLICE.G_SLICE_IDX[161].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_100 |     5|
|747   |                \I_WHOLE_SLICE.G_SLICE_IDX[162].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_101 |     5|
|748   |                \I_WHOLE_SLICE.G_SLICE_IDX[163].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_102 |     5|
|749   |                \I_WHOLE_SLICE.G_SLICE_IDX[164].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_103 |     5|
|750   |                \I_WHOLE_SLICE.G_SLICE_IDX[165].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_104 |     5|
|751   |                \I_WHOLE_SLICE.G_SLICE_IDX[166].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_105 |     5|
|752   |                \I_WHOLE_SLICE.G_SLICE_IDX[167].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_106 |     5|
|753   |                \I_WHOLE_SLICE.G_SLICE_IDX[168].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_107 |     5|
|754   |                \I_WHOLE_SLICE.G_SLICE_IDX[169].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_108 |     5|
|755   |                \I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_109 |     5|
|756   |                \I_WHOLE_SLICE.G_SLICE_IDX[170].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_110 |     5|
|757   |                \I_WHOLE_SLICE.G_SLICE_IDX[171].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_111 |     5|
|758   |                \I_WHOLE_SLICE.G_SLICE_IDX[172].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_112 |     5|
|759   |                \I_WHOLE_SLICE.G_SLICE_IDX[173].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_113 |     5|
|760   |                \I_WHOLE_SLICE.G_SLICE_IDX[174].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_114 |     5|
|761   |                \I_WHOLE_SLICE.G_SLICE_IDX[175].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_115 |     5|
|762   |                \I_WHOLE_SLICE.G_SLICE_IDX[176].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_116 |     5|
|763   |                \I_WHOLE_SLICE.G_SLICE_IDX[177].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_117 |     5|
|764   |                \I_WHOLE_SLICE.G_SLICE_IDX[178].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_118 |     5|
|765   |                \I_WHOLE_SLICE.G_SLICE_IDX[179].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_119 |     5|
|766   |                \I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_120 |     5|
|767   |                \I_WHOLE_SLICE.G_SLICE_IDX[180].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_121 |     5|
|768   |                \I_WHOLE_SLICE.G_SLICE_IDX[181].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_122 |     5|
|769   |                \I_WHOLE_SLICE.G_SLICE_IDX[182].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_123 |     5|
|770   |                \I_WHOLE_SLICE.G_SLICE_IDX[183].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_124 |     5|
|771   |                \I_WHOLE_SLICE.G_SLICE_IDX[184].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_125 |     5|
|772   |                \I_WHOLE_SLICE.G_SLICE_IDX[185].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_126 |     5|
|773   |                \I_WHOLE_SLICE.G_SLICE_IDX[186].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_127 |     5|
|774   |                \I_WHOLE_SLICE.G_SLICE_IDX[187].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_128 |     5|
|775   |                \I_WHOLE_SLICE.G_SLICE_IDX[188].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_129 |     5|
|776   |                \I_WHOLE_SLICE.G_SLICE_IDX[189].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_130 |     5|
|777   |                \I_WHOLE_SLICE.G_SLICE_IDX[18].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_131 |     5|
|778   |                \I_WHOLE_SLICE.G_SLICE_IDX[190].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_132 |     5|
|779   |                \I_WHOLE_SLICE.G_SLICE_IDX[191].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_133 |     5|
|780   |                \I_WHOLE_SLICE.G_SLICE_IDX[192].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_134 |     5|
|781   |                \I_WHOLE_SLICE.G_SLICE_IDX[193].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_135 |     5|
|782   |                \I_WHOLE_SLICE.G_SLICE_IDX[194].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_136 |     5|
|783   |                \I_WHOLE_SLICE.G_SLICE_IDX[195].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_137 |     5|
|784   |                \I_WHOLE_SLICE.G_SLICE_IDX[196].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_138 |     5|
|785   |                \I_WHOLE_SLICE.G_SLICE_IDX[197].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_139 |     5|
|786   |                \I_WHOLE_SLICE.G_SLICE_IDX[198].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_140 |     5|
|787   |                \I_WHOLE_SLICE.G_SLICE_IDX[199].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_141 |     5|
|788   |                \I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_142 |     5|
|789   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_143 |     5|
|790   |                \I_WHOLE_SLICE.G_SLICE_IDX[200].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_144 |     5|
|791   |                \I_WHOLE_SLICE.G_SLICE_IDX[201].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_145 |     5|
|792   |                \I_WHOLE_SLICE.G_SLICE_IDX[202].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_146 |     5|
|793   |                \I_WHOLE_SLICE.G_SLICE_IDX[203].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_147 |     5|
|794   |                \I_WHOLE_SLICE.G_SLICE_IDX[204].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_148 |     5|
|795   |                \I_WHOLE_SLICE.G_SLICE_IDX[205].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_149 |     5|
|796   |                \I_WHOLE_SLICE.G_SLICE_IDX[206].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_150 |     5|
|797   |                \I_WHOLE_SLICE.G_SLICE_IDX[207].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_151 |     5|
|798   |                \I_WHOLE_SLICE.G_SLICE_IDX[208].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_152 |     5|
|799   |                \I_WHOLE_SLICE.G_SLICE_IDX[209].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_153 |     5|
|800   |                \I_WHOLE_SLICE.G_SLICE_IDX[20].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_154 |     5|
|801   |                \I_WHOLE_SLICE.G_SLICE_IDX[210].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_155 |     5|
|802   |                \I_WHOLE_SLICE.G_SLICE_IDX[211].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_156 |     5|
|803   |                \I_WHOLE_SLICE.G_SLICE_IDX[212].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_157 |     5|
|804   |                \I_WHOLE_SLICE.G_SLICE_IDX[213].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_158 |     5|
|805   |                \I_WHOLE_SLICE.G_SLICE_IDX[214].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_159 |     5|
|806   |                \I_WHOLE_SLICE.G_SLICE_IDX[215].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_160 |     5|
|807   |                \I_WHOLE_SLICE.G_SLICE_IDX[216].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_161 |     5|
|808   |                \I_WHOLE_SLICE.G_SLICE_IDX[217].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_162 |     5|
|809   |                \I_WHOLE_SLICE.G_SLICE_IDX[218].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_163 |     5|
|810   |                \I_WHOLE_SLICE.G_SLICE_IDX[219].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_164 |     5|
|811   |                \I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_165 |     5|
|812   |                \I_WHOLE_SLICE.G_SLICE_IDX[220].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_166 |     5|
|813   |                \I_WHOLE_SLICE.G_SLICE_IDX[221].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_167 |     5|
|814   |                \I_WHOLE_SLICE.G_SLICE_IDX[222].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_168 |     5|
|815   |                \I_WHOLE_SLICE.G_SLICE_IDX[223].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_169 |     5|
|816   |                \I_WHOLE_SLICE.G_SLICE_IDX[224].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_170 |     5|
|817   |                \I_WHOLE_SLICE.G_SLICE_IDX[225].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_171 |     5|
|818   |                \I_WHOLE_SLICE.G_SLICE_IDX[226].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_172 |     5|
|819   |                \I_WHOLE_SLICE.G_SLICE_IDX[227].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_173 |     5|
|820   |                \I_WHOLE_SLICE.G_SLICE_IDX[228].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_174 |     5|
|821   |                \I_WHOLE_SLICE.G_SLICE_IDX[229].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_175 |     5|
|822   |                \I_WHOLE_SLICE.G_SLICE_IDX[22].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_176 |     5|
|823   |                \I_WHOLE_SLICE.G_SLICE_IDX[230].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_177 |     5|
|824   |                \I_WHOLE_SLICE.G_SLICE_IDX[231].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_178 |     5|
|825   |                \I_WHOLE_SLICE.G_SLICE_IDX[232].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_179 |     5|
|826   |                \I_WHOLE_SLICE.G_SLICE_IDX[233].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_180 |     5|
|827   |                \I_WHOLE_SLICE.G_SLICE_IDX[234].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_181 |     5|
|828   |                \I_WHOLE_SLICE.G_SLICE_IDX[235].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_182 |     5|
|829   |                \I_WHOLE_SLICE.G_SLICE_IDX[236].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_183 |     5|
|830   |                \I_WHOLE_SLICE.G_SLICE_IDX[237].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_184 |     5|
|831   |                \I_WHOLE_SLICE.G_SLICE_IDX[238].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_185 |     5|
|832   |                \I_WHOLE_SLICE.G_SLICE_IDX[239].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_186 |     5|
|833   |                \I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_187 |     5|
|834   |                \I_WHOLE_SLICE.G_SLICE_IDX[240].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_188 |     5|
|835   |                \I_WHOLE_SLICE.G_SLICE_IDX[241].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_189 |     5|
|836   |                \I_WHOLE_SLICE.G_SLICE_IDX[242].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_190 |     5|
|837   |                \I_WHOLE_SLICE.G_SLICE_IDX[243].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_191 |     5|
|838   |                \I_WHOLE_SLICE.G_SLICE_IDX[244].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_192 |     5|
|839   |                \I_WHOLE_SLICE.G_SLICE_IDX[245].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_193 |     5|
|840   |                \I_WHOLE_SLICE.G_SLICE_IDX[246].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_194 |     5|
|841   |                \I_WHOLE_SLICE.G_SLICE_IDX[247].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_195 |     5|
|842   |                \I_WHOLE_SLICE.G_SLICE_IDX[248].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_196 |     5|
|843   |                \I_WHOLE_SLICE.G_SLICE_IDX[249].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_197 |     5|
|844   |                \I_WHOLE_SLICE.G_SLICE_IDX[24].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_198 |     5|
|845   |                \I_WHOLE_SLICE.G_SLICE_IDX[250].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_199 |     5|
|846   |                \I_WHOLE_SLICE.G_SLICE_IDX[251].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_200 |     5|
|847   |                \I_WHOLE_SLICE.G_SLICE_IDX[252].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_201 |     5|
|848   |                \I_WHOLE_SLICE.G_SLICE_IDX[253].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_202 |     5|
|849   |                \I_WHOLE_SLICE.G_SLICE_IDX[254].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_203 |     5|
|850   |                \I_WHOLE_SLICE.G_SLICE_IDX[255].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice                     |     6|
|851   |                \I_WHOLE_SLICE.G_SLICE_IDX[25].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_204 |     5|
|852   |                \I_WHOLE_SLICE.G_SLICE_IDX[26].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_205 |     5|
|853   |                \I_WHOLE_SLICE.G_SLICE_IDX[27].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_206 |     5|
|854   |                \I_WHOLE_SLICE.G_SLICE_IDX[28].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_207 |     5|
|855   |                \I_WHOLE_SLICE.G_SLICE_IDX[29].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_208 |     5|
|856   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_209 |     5|
|857   |                \I_WHOLE_SLICE.G_SLICE_IDX[30].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_210 |     5|
|858   |                \I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_211 |     5|
|859   |                \I_WHOLE_SLICE.G_SLICE_IDX[32].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_212 |     5|
|860   |                \I_WHOLE_SLICE.G_SLICE_IDX[33].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_213 |     5|
|861   |                \I_WHOLE_SLICE.G_SLICE_IDX[34].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_214 |     5|
|862   |                \I_WHOLE_SLICE.G_SLICE_IDX[35].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_215 |     5|
|863   |                \I_WHOLE_SLICE.G_SLICE_IDX[36].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_216 |     5|
|864   |                \I_WHOLE_SLICE.G_SLICE_IDX[37].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_217 |     5|
|865   |                \I_WHOLE_SLICE.G_SLICE_IDX[38].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_218 |     5|
|866   |                \I_WHOLE_SLICE.G_SLICE_IDX[39].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_219 |     5|
|867   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_220 |     5|
|868   |                \I_WHOLE_SLICE.G_SLICE_IDX[40].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_221 |     5|
|869   |                \I_WHOLE_SLICE.G_SLICE_IDX[41].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_222 |     5|
|870   |                \I_WHOLE_SLICE.G_SLICE_IDX[42].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_223 |     5|
|871   |                \I_WHOLE_SLICE.G_SLICE_IDX[43].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_224 |     5|
|872   |                \I_WHOLE_SLICE.G_SLICE_IDX[44].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_225 |     5|
|873   |                \I_WHOLE_SLICE.G_SLICE_IDX[45].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_226 |     5|
|874   |                \I_WHOLE_SLICE.G_SLICE_IDX[46].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_227 |     5|
|875   |                \I_WHOLE_SLICE.G_SLICE_IDX[47].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_228 |     5|
|876   |                \I_WHOLE_SLICE.G_SLICE_IDX[48].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_229 |     5|
|877   |                \I_WHOLE_SLICE.G_SLICE_IDX[49].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_230 |     5|
|878   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_231 |     5|
|879   |                \I_WHOLE_SLICE.G_SLICE_IDX[50].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_232 |     5|
|880   |                \I_WHOLE_SLICE.G_SLICE_IDX[51].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_233 |     5|
|881   |                \I_WHOLE_SLICE.G_SLICE_IDX[52].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_234 |     5|
|882   |                \I_WHOLE_SLICE.G_SLICE_IDX[53].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_235 |     5|
|883   |                \I_WHOLE_SLICE.G_SLICE_IDX[54].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_236 |     5|
|884   |                \I_WHOLE_SLICE.G_SLICE_IDX[55].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_237 |     5|
|885   |                \I_WHOLE_SLICE.G_SLICE_IDX[56].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_238 |     5|
|886   |                \I_WHOLE_SLICE.G_SLICE_IDX[57].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_239 |     5|
|887   |                \I_WHOLE_SLICE.G_SLICE_IDX[58].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_240 |     5|
|888   |                \I_WHOLE_SLICE.G_SLICE_IDX[59].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_241 |     5|
|889   |                \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_242 |     5|
|890   |                \I_WHOLE_SLICE.G_SLICE_IDX[60].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_243 |     5|
|891   |                \I_WHOLE_SLICE.G_SLICE_IDX[61].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_244 |     5|
|892   |                \I_WHOLE_SLICE.G_SLICE_IDX[62].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_245 |     5|
|893   |                \I_WHOLE_SLICE.G_SLICE_IDX[63].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_246 |     5|
|894   |                \I_WHOLE_SLICE.G_SLICE_IDX[64].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_247 |     5|
|895   |                \I_WHOLE_SLICE.G_SLICE_IDX[65].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_248 |     5|
|896   |                \I_WHOLE_SLICE.G_SLICE_IDX[66].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_249 |     5|
|897   |                \I_WHOLE_SLICE.G_SLICE_IDX[67].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_250 |     5|
|898   |                \I_WHOLE_SLICE.G_SLICE_IDX[68].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_251 |     5|
|899   |                \I_WHOLE_SLICE.G_SLICE_IDX[69].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_252 |     5|
|900   |                \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_253 |     5|
|901   |                \I_WHOLE_SLICE.G_SLICE_IDX[70].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_254 |     5|
|902   |                \I_WHOLE_SLICE.G_SLICE_IDX[71].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_255 |     5|
|903   |                \I_WHOLE_SLICE.G_SLICE_IDX[72].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_256 |     5|
|904   |                \I_WHOLE_SLICE.G_SLICE_IDX[73].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_257 |     5|
|905   |                \I_WHOLE_SLICE.G_SLICE_IDX[74].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_258 |     5|
|906   |                \I_WHOLE_SLICE.G_SLICE_IDX[75].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_259 |     5|
|907   |                \I_WHOLE_SLICE.G_SLICE_IDX[76].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_260 |     5|
|908   |                \I_WHOLE_SLICE.G_SLICE_IDX[77].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_261 |     5|
|909   |                \I_WHOLE_SLICE.G_SLICE_IDX[78].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_262 |     5|
|910   |                \I_WHOLE_SLICE.G_SLICE_IDX[79].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_263 |     5|
|911   |                \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_264 |     5|
|912   |                \I_WHOLE_SLICE.G_SLICE_IDX[80].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_265 |     5|
|913   |                \I_WHOLE_SLICE.G_SLICE_IDX[81].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_266 |     5|
|914   |                \I_WHOLE_SLICE.G_SLICE_IDX[82].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_267 |     5|
|915   |                \I_WHOLE_SLICE.G_SLICE_IDX[83].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_268 |     5|
|916   |                \I_WHOLE_SLICE.G_SLICE_IDX[84].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_269 |     5|
|917   |                \I_WHOLE_SLICE.G_SLICE_IDX[85].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_270 |     5|
|918   |                \I_WHOLE_SLICE.G_SLICE_IDX[86].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_271 |     5|
|919   |                \I_WHOLE_SLICE.G_SLICE_IDX[87].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_272 |     5|
|920   |                \I_WHOLE_SLICE.G_SLICE_IDX[88].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_273 |     5|
|921   |                \I_WHOLE_SLICE.G_SLICE_IDX[89].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_274 |     5|
|922   |                \I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_275 |     5|
|923   |                \I_WHOLE_SLICE.G_SLICE_IDX[90].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_276 |     5|
|924   |                \I_WHOLE_SLICE.G_SLICE_IDX[91].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_277 |     5|
|925   |                \I_WHOLE_SLICE.G_SLICE_IDX[92].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_278 |     5|
|926   |                \I_WHOLE_SLICE.G_SLICE_IDX[93].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_279 |     5|
|927   |                \I_WHOLE_SLICE.G_SLICE_IDX[94].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_280 |     5|
|928   |                \I_WHOLE_SLICE.G_SLICE_IDX[95].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_281 |     5|
|929   |                \I_WHOLE_SLICE.G_SLICE_IDX[96].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_282 |     5|
|930   |                \I_WHOLE_SLICE.G_SLICE_IDX[97].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_283 |     5|
|931   |                \I_WHOLE_SLICE.G_SLICE_IDX[98].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_284 |     5|
|932   |                \I_WHOLE_SLICE.G_SLICE_IDX[99].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_285 |     5|
|933   |                \I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_286 |     5|
|934   |      xsdb_memory_read_inst                                             |ltlib_v1_0_0_generic_memrd                       |  3154|
+------+------------------------------------------------------------------------+-------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:49 ; elapsed = 00:06:00 . Memory (MB): peak = 1172.484 ; gain = 824.578
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1024 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:43 ; elapsed = 00:05:37 . Memory (MB): peak = 1172.484 ; gain = 557.152
Synthesis Optimization Complete : Time (s): cpu = 00:05:49 ; elapsed = 00:06:00 . Memory (MB): peak = 1172.484 ; gain = 824.578
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3414 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1534.125 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2274 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 2204 instances
  CFGLUT5 => SRLC32E: 38 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
467 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:08:39 ; elapsed = 00:08:54 . Memory (MB): peak = 1534.125 ; gain = 1187.926
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1534.125 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/yanyebin/risc/puf_risc/e203_hbirdv2-master/fpga/xc7a35/obj/e203_fpga_proj.runs/ila_2048_1024_synth_1/ila_2048_1024.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1534.125 ; gain = 0.000
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ila_2048_1024, cache-ID = 7527b0dd47995151
INFO: [Coretcl 2-1174] Renamed 933 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1534.125 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/yanyebin/risc/puf_risc/e203_hbirdv2-master/fpga/xc7a35/obj/e203_fpga_proj.runs/ila_2048_1024_synth_1/ila_2048_1024.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1534.125 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file ila_2048_1024_utilization_synth.rpt -pb ila_2048_1024_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr  2 17:36:47 2024...
