\hypertarget{group__TIM__Output__Compare__Idle__State}{}\doxysection{TIM Output Compare Idle State}
\label{group__TIM__Output__Compare__Idle__State}\index{TIM Output Compare Idle State@{TIM Output Compare Idle State}}
Collaboration diagram for TIM Output Compare Idle State\+:
% FIG 0
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__TIM__Output__Compare__Idle__State_gad251b83b0e33ddd0ed2fb35aa747ef78}{TIM\+\_\+\+OCIDLESTATE\+\_\+\+SET}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga31b26bf058f88d771c33aff85ec89358}{TIM\+\_\+\+CR2\+\_\+\+OIS1}}
\item 
\#define \mbox{\hyperlink{group__TIM__Output__Compare__Idle__State_ga56505fe4142096454f1da97683ce8bc2}{TIM\+\_\+\+OCIDLESTATE\+\_\+\+RESET}}~0x00000000U
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__TIM__Output__Compare__Idle__State_ga56505fe4142096454f1da97683ce8bc2}\label{group__TIM__Output__Compare__Idle__State_ga56505fe4142096454f1da97683ce8bc2}} 
\index{TIM Output Compare Idle State@{TIM Output Compare Idle State}!TIM\_OCIDLESTATE\_RESET@{TIM\_OCIDLESTATE\_RESET}}
\index{TIM\_OCIDLESTATE\_RESET@{TIM\_OCIDLESTATE\_RESET}!TIM Output Compare Idle State@{TIM Output Compare Idle State}}
\doxysubsubsection{\texorpdfstring{TIM\_OCIDLESTATE\_RESET}{TIM\_OCIDLESTATE\_RESET}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+OCIDLESTATE\+\_\+\+RESET~0x00000000U}

Output Idle state\+: OCx=0 when MOE=0 \mbox{\Hypertarget{group__TIM__Output__Compare__Idle__State_gad251b83b0e33ddd0ed2fb35aa747ef78}\label{group__TIM__Output__Compare__Idle__State_gad251b83b0e33ddd0ed2fb35aa747ef78}} 
\index{TIM Output Compare Idle State@{TIM Output Compare Idle State}!TIM\_OCIDLESTATE\_SET@{TIM\_OCIDLESTATE\_SET}}
\index{TIM\_OCIDLESTATE\_SET@{TIM\_OCIDLESTATE\_SET}!TIM Output Compare Idle State@{TIM Output Compare Idle State}}
\doxysubsubsection{\texorpdfstring{TIM\_OCIDLESTATE\_SET}{TIM\_OCIDLESTATE\_SET}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+OCIDLESTATE\+\_\+\+SET~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga31b26bf058f88d771c33aff85ec89358}{TIM\+\_\+\+CR2\+\_\+\+OIS1}}}

Output Idle state\+: OCx=1 when MOE=0 