Timing Analyzer report for USB-to-I2S-Converter
Sat Sep 05 19:05:35 2020
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'pll1|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Hold: 'pll1|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Metastability Summary
 16. Slow 1200mV 0C Model Fmax Summary
 17. Slow 1200mV 0C Model Setup Summary
 18. Slow 1200mV 0C Model Hold Summary
 19. Slow 1200mV 0C Model Recovery Summary
 20. Slow 1200mV 0C Model Removal Summary
 21. Slow 1200mV 0C Model Minimum Pulse Width Summary
 22. Slow 1200mV 0C Model Setup: 'pll1|altpll_component|auto_generated|pll1|clk[1]'
 23. Slow 1200mV 0C Model Hold: 'pll1|altpll_component|auto_generated|pll1|clk[1]'
 24. Slow 1200mV 0C Model Metastability Summary
 25. Fast 1200mV 0C Model Setup Summary
 26. Fast 1200mV 0C Model Hold Summary
 27. Fast 1200mV 0C Model Recovery Summary
 28. Fast 1200mV 0C Model Removal Summary
 29. Fast 1200mV 0C Model Minimum Pulse Width Summary
 30. Fast 1200mV 0C Model Setup: 'pll1|altpll_component|auto_generated|pll1|clk[1]'
 31. Fast 1200mV 0C Model Hold: 'pll1|altpll_component|auto_generated|pll1|clk[1]'
 32. Fast 1200mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv 0c Model)
 37. Signal Integrity Metrics (Slow 1200mv 85c Model)
 38. Signal Integrity Metrics (Fast 1200mv 0c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Timing Analyzer                                     ;
; Revision Name         ; USB-to-I2S-Converter                                ;
; Device Family         ; Cyclone 10 LP                                       ;
; Device Name           ; 10CL025YU256C8G                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.5%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------+
; SDC File List                                                                                     ;
+---------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                 ; Status ; Read at                  ;
+---------------------------------------------------------------+--------+--------------------------+
; nios_custom/synthesis/submodules/altera_reset_controller.sdc  ; OK     ; Sat Sep 05 19:05:34 2020 ;
; nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc ; OK     ; Sat Sep 05 19:05:34 2020 ;
+---------------------------------------------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+
; Clock Name                                       ; Type      ; Period    ; Frequency ; Rise  ; Fall      ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                             ; Targets                                              ;
+--------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+
; fpga_clk                                         ; Base      ; 83.333    ; 12.0 MHz  ; 0.000 ; 41.666    ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                    ; { fpga_clk }                                         ;
; pll1|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 20833.250 ; 0.05 MHz  ; 0.000 ; 10416.625 ; 50.00      ; 250       ; 1           ;       ;        ;           ;            ; false    ; fpga_clk ; pll1|altpll_component|auto_generated|pll1|inclk[0] ; { pll1|altpll_component|auto_generated|pll1|clk[1] } ;
+--------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                    ;
+-----------+-----------------+--------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                       ; Note ;
+-----------+-----------------+--------------------------------------------------+------+
; 153.7 MHz ; 153.7 MHz       ; pll1|altpll_component|auto_generated|pll1|clk[1] ;      ;
+-----------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                          ;
+--------------------------------------------------+-----------+---------------+
; Clock                                            ; Slack     ; End Point TNS ;
+--------------------------------------------------+-----------+---------------+
; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20826.744 ; 0.000         ;
+--------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                       ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.455 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                            ;
+--------------------------------------------------+-----------+---------------+
; Clock                                            ; Slack     ; End Point TNS ;
+--------------------------------------------------+-----------+---------------+
; fpga_clk                                         ; 41.518    ; 0.000         ;
; pll1|altpll_component|auto_generated|pll1|clk[1] ; 10416.270 ; 0.000         ;
+--------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                          ;
+-----------+--------------------------------------------------------+------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                                              ; To Node                                              ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-----------+--------------------------------------------------------+------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 20826.744 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_right_r[6] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.055     ; 6.452      ;
; 20826.744 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_right_r[0] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.055     ; 6.452      ;
; 20826.744 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_right_r[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.055     ; 6.452      ;
; 20826.744 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_right_r[2] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.055     ; 6.452      ;
; 20826.744 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_right_r[3] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.055     ; 6.452      ;
; 20826.744 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_right_r[4] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.055     ; 6.452      ;
; 20826.744 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_right_r[5] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.055     ; 6.452      ;
; 20826.937 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_right_r[2] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.056     ; 6.258      ;
; 20826.937 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_right_r[3] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.056     ; 6.258      ;
; 20826.937 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_right_r[4] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.056     ; 6.258      ;
; 20826.937 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_right_r[5] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.056     ; 6.258      ;
; 20826.937 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_right_r[0] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.056     ; 6.258      ;
; 20826.937 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_right_r[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.056     ; 6.258      ;
; 20826.937 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_right_r[6] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.056     ; 6.258      ;
; 20826.957 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_right_r[5] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.055     ; 6.239      ;
; 20826.957 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_right_r[3] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.055     ; 6.239      ;
; 20826.957 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_right_r[4] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.055     ; 6.239      ;
; 20826.957 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_right_r[2] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.055     ; 6.239      ;
; 20826.957 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_right_r[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.055     ; 6.239      ;
; 20826.957 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_right_r[0] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.055     ; 6.239      ;
; 20826.957 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_right_r[6] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.055     ; 6.239      ;
; 20827.118 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_right_r[5] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.056     ; 6.077      ;
; 20827.118 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_right_r[6] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.056     ; 6.077      ;
; 20827.118 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_right_r[3] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.056     ; 6.077      ;
; 20827.118 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_right_r[4] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.056     ; 6.077      ;
; 20827.118 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_right_r[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.056     ; 6.077      ;
; 20827.118 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_right_r[0] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.056     ; 6.077      ;
; 20827.118 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_right_r[2] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.056     ; 6.077      ;
; 20827.140 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_right_r[5] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.056     ; 6.055      ;
; 20827.140 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_right_r[4] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.056     ; 6.055      ;
; 20827.140 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_right_r[3] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.056     ; 6.055      ;
; 20827.140 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_right_r[2] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.056     ; 6.055      ;
; 20827.140 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_right_r[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.056     ; 6.055      ;
; 20827.140 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_right_r[0] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.056     ; 6.055      ;
; 20827.140 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_right_r[6] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.056     ; 6.055      ;
; 20827.149 ; shift_register:I2S_shift_register1|bit_counter_left[3] ; shift_register:I2S_shift_register1|sample_right_r[0] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.056     ; 6.046      ;
; 20827.149 ; shift_register:I2S_shift_register1|bit_counter_left[3] ; shift_register:I2S_shift_register1|sample_right_r[3] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.056     ; 6.046      ;
; 20827.149 ; shift_register:I2S_shift_register1|bit_counter_left[3] ; shift_register:I2S_shift_register1|sample_right_r[2] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.056     ; 6.046      ;
; 20827.149 ; shift_register:I2S_shift_register1|bit_counter_left[3] ; shift_register:I2S_shift_register1|sample_right_r[6] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.056     ; 6.046      ;
; 20827.149 ; shift_register:I2S_shift_register1|bit_counter_left[3] ; shift_register:I2S_shift_register1|sample_right_r[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.056     ; 6.046      ;
; 20827.149 ; shift_register:I2S_shift_register1|bit_counter_left[3] ; shift_register:I2S_shift_register1|sample_right_r[5] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.056     ; 6.046      ;
; 20827.149 ; shift_register:I2S_shift_register1|bit_counter_left[3] ; shift_register:I2S_shift_register1|sample_right_r[4] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.056     ; 6.046      ;
; 20827.272 ; shift_register:I2S_shift_register1|bit_counter_left[6] ; shift_register:I2S_shift_register1|sample_right_r[5] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.056     ; 5.923      ;
; 20827.272 ; shift_register:I2S_shift_register1|bit_counter_left[6] ; shift_register:I2S_shift_register1|sample_right_r[4] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.056     ; 5.923      ;
; 20827.272 ; shift_register:I2S_shift_register1|bit_counter_left[6] ; shift_register:I2S_shift_register1|sample_right_r[3] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.056     ; 5.923      ;
; 20827.272 ; shift_register:I2S_shift_register1|bit_counter_left[6] ; shift_register:I2S_shift_register1|sample_right_r[2] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.056     ; 5.923      ;
; 20827.272 ; shift_register:I2S_shift_register1|bit_counter_left[6] ; shift_register:I2S_shift_register1|sample_right_r[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.056     ; 5.923      ;
; 20827.272 ; shift_register:I2S_shift_register1|bit_counter_left[6] ; shift_register:I2S_shift_register1|sample_right_r[0] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.056     ; 5.923      ;
; 20827.272 ; shift_register:I2S_shift_register1|bit_counter_left[6] ; shift_register:I2S_shift_register1|sample_right_r[6] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.056     ; 5.923      ;
; 20827.451 ; shift_register:I2S_shift_register1|bit_counter_left[4] ; shift_register:I2S_shift_register1|sample_right_r[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.056     ; 5.744      ;
; 20827.451 ; shift_register:I2S_shift_register1|bit_counter_left[4] ; shift_register:I2S_shift_register1|sample_right_r[2] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.056     ; 5.744      ;
; 20827.451 ; shift_register:I2S_shift_register1|bit_counter_left[4] ; shift_register:I2S_shift_register1|sample_right_r[6] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.056     ; 5.744      ;
; 20827.451 ; shift_register:I2S_shift_register1|bit_counter_left[4] ; shift_register:I2S_shift_register1|sample_right_r[0] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.056     ; 5.744      ;
; 20827.451 ; shift_register:I2S_shift_register1|bit_counter_left[4] ; shift_register:I2S_shift_register1|sample_right_r[4] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.056     ; 5.744      ;
; 20827.451 ; shift_register:I2S_shift_register1|bit_counter_left[4] ; shift_register:I2S_shift_register1|sample_right_r[5] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.056     ; 5.744      ;
; 20827.451 ; shift_register:I2S_shift_register1|bit_counter_left[4] ; shift_register:I2S_shift_register1|sample_right_r[3] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.056     ; 5.744      ;
; 20827.563 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_left_r[5]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.058     ; 5.630      ;
; 20827.563 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_left_r[4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.058     ; 5.630      ;
; 20827.563 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_left_r[6]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.058     ; 5.630      ;
; 20827.563 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_left_r[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.058     ; 5.630      ;
; 20827.563 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_left_r[2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.058     ; 5.630      ;
; 20827.563 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_left_r[1]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.058     ; 5.630      ;
; 20827.563 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_left_r[3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.058     ; 5.630      ;
; 20827.593 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_left_r[7]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.058     ; 5.600      ;
; 20827.604 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_right_r[7] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.058     ; 5.589      ;
; 20827.756 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_left_r[2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.059     ; 5.436      ;
; 20827.756 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_left_r[1]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.059     ; 5.436      ;
; 20827.756 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_left_r[3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.059     ; 5.436      ;
; 20827.756 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_left_r[5]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.059     ; 5.436      ;
; 20827.756 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_left_r[6]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.059     ; 5.436      ;
; 20827.756 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_left_r[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.059     ; 5.436      ;
; 20827.756 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_left_r[4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.059     ; 5.436      ;
; 20827.776 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_left_r[3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.058     ; 5.417      ;
; 20827.776 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_left_r[2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.058     ; 5.417      ;
; 20827.776 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_left_r[1]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.058     ; 5.417      ;
; 20827.776 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_left_r[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.058     ; 5.417      ;
; 20827.776 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_left_r[6]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.058     ; 5.417      ;
; 20827.776 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_left_r[5]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.058     ; 5.417      ;
; 20827.776 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_left_r[4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.058     ; 5.417      ;
; 20827.796 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_left_r[7]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.059     ; 5.396      ;
; 20827.814 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_right_r[7] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.059     ; 5.378      ;
; 20827.816 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_left_r[7]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.058     ; 5.377      ;
; 20827.834 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_right_r[7] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.058     ; 5.359      ;
; 20827.937 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_left_r[6]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.059     ; 5.255      ;
; 20827.937 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_left_r[4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.059     ; 5.255      ;
; 20827.937 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_left_r[5]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.059     ; 5.255      ;
; 20827.937 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_left_r[1]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.059     ; 5.255      ;
; 20827.937 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_left_r[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.059     ; 5.255      ;
; 20827.937 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_left_r[3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.059     ; 5.255      ;
; 20827.937 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_left_r[2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.059     ; 5.255      ;
; 20827.959 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_left_r[3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.059     ; 5.233      ;
; 20827.959 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_left_r[1]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.059     ; 5.233      ;
; 20827.959 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_left_r[2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.059     ; 5.233      ;
; 20827.959 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_left_r[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.059     ; 5.233      ;
; 20827.959 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_left_r[6]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.059     ; 5.233      ;
; 20827.959 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_left_r[4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.059     ; 5.233      ;
; 20827.959 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_left_r[5]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.059     ; 5.233      ;
; 20827.968 ; shift_register:I2S_shift_register1|bit_counter_left[3] ; shift_register:I2S_shift_register1|sample_left_r[4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.059     ; 5.224      ;
; 20827.968 ; shift_register:I2S_shift_register1|bit_counter_left[3] ; shift_register:I2S_shift_register1|sample_left_r[5]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.059     ; 5.224      ;
; 20827.968 ; shift_register:I2S_shift_register1|bit_counter_left[3] ; shift_register:I2S_shift_register1|sample_left_r[6]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.059     ; 5.224      ;
+-----------+--------------------------------------------------------+------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                           ;
+-------+---------------------------------------------------------+---------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                 ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+---------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.455 ; sample_generator:sample_generator1|out[0]               ; sample_generator:sample_generator1|out[0]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; shift_register:I2S_shift_register1|data_out             ; shift_register:I2S_shift_register1|data_out             ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sample_processor:sample_processor1|current_block_n[1]   ; sample_processor:sample_processor1|current_block_n[1]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; shift_register:I2S_shift_register1|state.IDLE_s         ; shift_register:I2S_shift_register1|state.IDLE_s         ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.466 ; shift_register:I2S_shift_register1|current_out          ; shift_register:I2S_shift_register1|current_out          ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.758      ;
; 0.467 ; sample_processor:sample_processor1|data_ready           ; sample_processor:sample_processor1|data_ready           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.758      ;
; 0.467 ; sample_processor:sample_processor1|current_block_n[0]   ; sample_processor:sample_processor1|current_block_n[0]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.758      ;
; 0.491 ; shift_register:I2S_shift_register1|bit_counter_right[7] ; shift_register:I2S_shift_register1|bit_counter_right[7] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.782      ;
; 0.496 ; sample_generator:sample_generator1|out[22]              ; sample_generator:sample_generator1|out[0]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.787      ;
; 0.502 ; sample_generator:sample_generator1|out[13]              ; sample_generator:sample_generator1|out[14]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.793      ;
; 0.503 ; sample_generator:sample_generator1|out[19]              ; sample_generator:sample_generator1|out[20]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sample_generator:sample_generator1|out[18]              ; sample_generator:sample_generator1|out[19]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sample_generator:sample_generator1|out[15]              ; sample_generator:sample_generator1|out[16]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sample_generator:sample_generator1|out[25]              ; sample_generator:sample_generator1|out[26]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sample_generator:sample_generator1|out[24]              ; sample_generator:sample_generator1|out[25]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.504 ; sample_generator:sample_generator1|out[20]              ; sample_generator:sample_generator1|out[21]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; sample_generator:sample_generator1|out[16]              ; sample_generator:sample_generator1|out[17]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; sample_generator:sample_generator1|out[28]              ; sample_generator:sample_generator1|out[29]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; sample_generator:sample_generator1|out[27]              ; sample_generator:sample_generator1|out[28]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; sample_generator:sample_generator1|out[26]              ; sample_generator:sample_generator1|out[27]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; shift_register:I2S_shift_register1|sample_left_r[3]     ; shift_register:I2S_shift_register1|sample_left_r[2]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.796      ;
; 0.504 ; sample_generator:sample_generator1|out[12]              ; sample_generator:sample_generator1|out[13]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; sample_generator:sample_generator1|out[11]              ; sample_generator:sample_generator1|out[12]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.795      ;
; 0.505 ; sample_generator:sample_generator1|out[9]               ; sample_generator:sample_generator1|out[10]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.796      ;
; 0.511 ; sample_generator:sample_generator1|out[22]              ; sample_generator:sample_generator1|out[23]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.802      ;
; 0.512 ; shift_register:I2S_shift_register1|state.IDLE_s         ; shift_register:I2S_shift_register1|state.RUNNING_s      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.803      ;
; 0.527 ; sample_generator:sample_generator1|out[0]               ; sample_generator:sample_generator1|out[1]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.818      ;
; 0.528 ; sample_generator:sample_generator1|out[4]               ; sample_generator:sample_generator1|out[5]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.819      ;
; 0.530 ; sample_processor:sample_processor1|sample_blocks[0][6]  ; shift_register:I2S_shift_register1|sample_right_r[6]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.822      ;
; 0.531 ; sample_generator:sample_generator1|out[6]               ; sample_generator:sample_generator1|out[7]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.822      ;
; 0.547 ; sample_processor:sample_processor1|data_ready           ; sample_processor:sample_processor1|current_block_n[1]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.838      ;
; 0.549 ; sample_processor:sample_processor1|data_ready           ; sample_processor:sample_processor1|sample_blocks[0][7]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.840      ;
; 0.553 ; sample_processor:sample_processor1|current_block_n[1]   ; sample_processor:sample_processor1|current_block_n[3]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.844      ;
; 0.554 ; sample_processor:sample_processor1|current_block_n[1]   ; sample_processor:sample_processor1|current_block_n[0]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.845      ;
; 0.554 ; sample_generator:sample_generator1|out[1]               ; sample_generator:sample_generator1|out[2]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.845      ;
; 0.565 ; sample_processor:sample_processor1|data_ready           ; shift_register:I2S_shift_register1|state.IDLE_s         ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.856      ;
; 0.565 ; sample_processor:sample_processor1|data_ready           ; shift_register:I2S_shift_register1|state.START_s        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.856      ;
; 0.642 ; sample_generator:sample_generator1|out[14]              ; sample_generator:sample_generator1|out[15]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.933      ;
; 0.642 ; sample_generator:sample_generator1|out[23]              ; sample_generator:sample_generator1|out[24]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.933      ;
; 0.643 ; shift_register:I2S_shift_register1|sample_right_r[3]    ; shift_register:I2S_shift_register1|sample_right_r[2]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.935      ;
; 0.643 ; sample_generator:sample_generator1|out[29]              ; sample_generator:sample_generator1|out[30]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.934      ;
; 0.644 ; sample_generator:sample_generator1|out[17]              ; sample_generator:sample_generator1|out[18]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.935      ;
; 0.644 ; sample_generator:sample_generator1|out[30]              ; sample_generator:sample_generator1|out[31]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.935      ;
; 0.644 ; sample_generator:sample_generator1|out[10]              ; sample_generator:sample_generator1|out[11]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.935      ;
; 0.647 ; sample_generator:sample_generator1|out[8]               ; sample_generator:sample_generator1|out[9]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.938      ;
; 0.669 ; sample_generator:sample_generator1|out[2]               ; sample_generator:sample_generator1|out[3]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.960      ;
; 0.670 ; sample_generator:sample_generator1|out[3]               ; sample_generator:sample_generator1|out[4]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.961      ;
; 0.717 ; shift_register:I2S_shift_register1|current_out          ; shift_register:I2S_shift_register1|sample_left_r[3]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.009      ;
; 0.718 ; shift_register:I2S_shift_register1|current_out          ; shift_register:I2S_shift_register1|sample_left_r[1]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.010      ;
; 0.719 ; shift_register:I2S_shift_register1|current_out          ; shift_register:I2S_shift_register1|sample_left_r[0]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.011      ;
; 0.720 ; shift_register:I2S_shift_register1|current_out          ; shift_register:I2S_shift_register1|sample_left_r[6]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.012      ;
; 0.721 ; shift_register:I2S_shift_register1|current_out          ; shift_register:I2S_shift_register1|sample_left_r[4]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.013      ;
; 0.722 ; shift_register:I2S_shift_register1|current_out          ; shift_register:I2S_shift_register1|sample_left_r[5]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.014      ;
; 0.725 ; shift_register:I2S_shift_register1|current_out          ; shift_register:I2S_shift_register1|sample_left_r[2]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.017      ;
; 0.741 ; shift_register:I2S_shift_register1|sample_right_r[2]    ; shift_register:I2S_shift_register1|sample_right_r[1]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.033      ;
; 0.742 ; shift_register:I2S_shift_register1|sample_right_r[1]    ; shift_register:I2S_shift_register1|sample_right_r[0]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.034      ;
; 0.742 ; shift_register:I2S_shift_register1|sample_right_r[6]    ; shift_register:I2S_shift_register1|sample_right_r[5]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.034      ;
; 0.744 ; sample_generator:sample_generator1|out[31]              ; sample_generator:sample_generator1|out[0]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.035      ;
; 0.744 ; shift_register:I2S_shift_register1|sample_right_r[5]    ; shift_register:I2S_shift_register1|sample_right_r[4]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.036      ;
; 0.744 ; shift_register:I2S_shift_register1|sample_right_r[4]    ; shift_register:I2S_shift_register1|sample_right_r[3]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.036      ;
; 0.746 ; shift_register:I2S_shift_register1|bit_counter_right[6] ; shift_register:I2S_shift_register1|bit_counter_right[6] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.037      ;
; 0.746 ; shift_register:I2S_shift_register1|bit_counter_right[4] ; shift_register:I2S_shift_register1|bit_counter_right[4] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.037      ;
; 0.748 ; shift_register:I2S_shift_register1|bit_counter_right[2] ; shift_register:I2S_shift_register1|bit_counter_right[2] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.039      ;
; 0.750 ; shift_register:I2S_shift_register1|bit_counter_right[5] ; shift_register:I2S_shift_register1|bit_counter_right[5] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.041      ;
; 0.751 ; shift_register:I2S_shift_register1|bit_counter_right[1] ; shift_register:I2S_shift_register1|bit_counter_right[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.042      ;
; 0.762 ; shift_register:I2S_shift_register1|sample_left_r[1]     ; shift_register:I2S_shift_register1|sample_left_r[0]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.054      ;
; 0.764 ; shift_register:I2S_shift_register1|sample_left_r[4]     ; shift_register:I2S_shift_register1|sample_left_r[3]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.056      ;
; 0.767 ; shift_register:I2S_shift_register1|state.IDLE_s         ; shift_register:I2S_shift_register1|state.START_s        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.058      ;
; 0.767 ; sample_processor:sample_processor1|sample_blocks[0][2]  ; shift_register:I2S_shift_register1|sample_right_r[2]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.059      ;
; 0.768 ; shift_register:I2S_shift_register1|state.RUNNING_s      ; shift_register:I2S_shift_register1|data_out             ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.059      ;
; 0.768 ; shift_register:I2S_shift_register1|bit_counter_right[3] ; shift_register:I2S_shift_register1|bit_counter_right[3] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.059      ;
; 0.770 ; sample_processor:sample_processor1|sample_blocks[0][1]  ; shift_register:I2S_shift_register1|sample_right_r[1]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.062      ;
; 0.770 ; sample_processor:sample_processor1|sample_blocks[0][0]  ; shift_register:I2S_shift_register1|sample_right_r[0]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.062      ;
; 0.771 ; sample_processor:sample_processor1|sample_blocks[0][4]  ; shift_register:I2S_shift_register1|sample_right_r[4]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.063      ;
; 0.774 ; shift_register:I2S_shift_register1|bit_counter_right[0] ; shift_register:I2S_shift_register1|bit_counter_right[0] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.065      ;
; 0.787 ; shift_register:I2S_shift_register1|sample_left_r[7]     ; shift_register:I2S_shift_register1|sample_left_r[6]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.079      ;
; 0.803 ; sample_processor:sample_processor1|data_ready           ; sample_processor:sample_processor1|sample_blocks[0][2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.095      ;
; 0.804 ; sample_processor:sample_processor1|data_ready           ; sample_processor:sample_processor1|sample_blocks[0][4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.096      ;
; 0.805 ; shift_register:I2S_shift_register1|sample_left_r[2]     ; shift_register:I2S_shift_register1|sample_left_r[1]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.097      ;
; 0.805 ; sample_processor:sample_processor1|data_ready           ; sample_processor:sample_processor1|sample_blocks[0][1]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.097      ;
; 0.806 ; sample_processor:sample_processor1|data_ready           ; sample_processor:sample_processor1|sample_blocks[0][0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.098      ;
; 0.807 ; shift_register:I2S_shift_register1|sample_left_r[5]     ; shift_register:I2S_shift_register1|sample_left_r[4]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.099      ;
; 0.808 ; shift_register:I2S_shift_register1|sample_left_r[6]     ; shift_register:I2S_shift_register1|sample_left_r[5]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.100      ;
; 0.809 ; sample_processor:sample_processor1|data_ready           ; sample_processor:sample_processor1|sample_blocks[0][3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.101      ;
; 0.810 ; sample_processor:sample_processor1|current_block_n[1]   ; sample_processor:sample_processor1|data_ready           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.101      ;
; 0.810 ; sample_processor:sample_processor1|data_ready           ; sample_processor:sample_processor1|sample_blocks[0][5]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.102      ;
; 0.810 ; sample_processor:sample_processor1|data_ready           ; sample_processor:sample_processor1|sample_blocks[0][6]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.102      ;
; 0.820 ; sample_generator:sample_generator1|out[7]               ; sample_processor:sample_processor1|sample_blocks[0][7]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.111      ;
; 0.832 ; sample_processor:sample_processor1|current_block_n[0]   ; sample_processor:sample_processor1|current_block_n[1]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.123      ;
; 0.864 ; sample_processor:sample_processor1|current_block_n[1]   ; sample_processor:sample_processor1|current_block_n[2]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.155      ;
; 0.921 ; sample_generator:sample_generator1|out[5]               ; sample_generator:sample_generator1|out[6]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.211      ;
; 0.930 ; sample_processor:sample_processor1|current_block_n[3]   ; sample_processor:sample_processor1|data_ready           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.221      ;
; 0.942 ; sample_processor:sample_processor1|sample_blocks[0][6]  ; shift_register:I2S_shift_register1|sample_left_r[6]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.231      ;
; 0.946 ; sample_processor:sample_processor1|sample_blocks[0][3]  ; shift_register:I2S_shift_register1|sample_right_r[3]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.238      ;
; 0.947 ; sample_generator:sample_generator1|out[7]               ; sample_generator:sample_generator1|out[8]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.240      ;
; 0.967 ; sample_processor:sample_processor1|sample_blocks[0][5]  ; shift_register:I2S_shift_register1|sample_right_r[5]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.259      ;
; 0.967 ; sample_processor:sample_processor1|sample_blocks[0][0]  ; shift_register:I2S_shift_register1|sample_left_r[0]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.256      ;
; 0.993 ; sample_processor:sample_processor1|sample_blocks[0][3]  ; shift_register:I2S_shift_register1|sample_left_r[3]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.282      ;
; 0.997 ; sample_generator:sample_generator1|out[5]               ; sample_processor:sample_processor1|sample_blocks[0][5]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.288      ;
; 1.001 ; sample_processor:sample_processor1|sample_blocks[0][7]  ; shift_register:I2S_shift_register1|sample_left_r[7]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.290      ;
+-------+---------------------------------------------------------+---------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                     ;
+-----------+-----------------+--------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                       ; Note ;
+-----------+-----------------+--------------------------------------------------+------+
; 164.2 MHz ; 164.2 MHz       ; pll1|altpll_component|auto_generated|pll1|clk[1] ;      ;
+-----------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                           ;
+--------------------------------------------------+-----------+---------------+
; Clock                                            ; Slack     ; End Point TNS ;
+--------------------------------------------------+-----------+---------------+
; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20827.160 ; 0.000         ;
+--------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.402 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                             ;
+--------------------------------------------------+-----------+---------------+
; Clock                                            ; Slack     ; End Point TNS ;
+--------------------------------------------------+-----------+---------------+
; fpga_clk                                         ; 41.516    ; 0.000         ;
; pll1|altpll_component|auto_generated|pll1|clk[1] ; 10416.279 ; 0.000         ;
+--------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                           ;
+-----------+--------------------------------------------------------+------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                                              ; To Node                                              ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-----------+--------------------------------------------------------+------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 20827.160 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_right_r[6] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.046     ; 6.046      ;
; 20827.160 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_right_r[0] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.046     ; 6.046      ;
; 20827.160 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_right_r[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.046     ; 6.046      ;
; 20827.160 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_right_r[2] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.046     ; 6.046      ;
; 20827.160 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_right_r[3] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.046     ; 6.046      ;
; 20827.160 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_right_r[4] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.046     ; 6.046      ;
; 20827.160 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_right_r[5] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.046     ; 6.046      ;
; 20827.323 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_right_r[2] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.046     ; 5.883      ;
; 20827.323 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_right_r[3] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.046     ; 5.883      ;
; 20827.323 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_right_r[4] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.046     ; 5.883      ;
; 20827.323 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_right_r[5] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.046     ; 5.883      ;
; 20827.323 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_right_r[0] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.046     ; 5.883      ;
; 20827.323 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_right_r[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.046     ; 5.883      ;
; 20827.323 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_right_r[6] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.046     ; 5.883      ;
; 20827.348 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_right_r[5] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.046     ; 5.858      ;
; 20827.348 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_right_r[3] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.046     ; 5.858      ;
; 20827.348 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_right_r[4] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.046     ; 5.858      ;
; 20827.348 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_right_r[2] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.046     ; 5.858      ;
; 20827.348 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_right_r[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.046     ; 5.858      ;
; 20827.348 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_right_r[0] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.046     ; 5.858      ;
; 20827.348 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_right_r[6] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.046     ; 5.858      ;
; 20827.485 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_right_r[5] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.046     ; 5.721      ;
; 20827.485 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_right_r[6] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.046     ; 5.721      ;
; 20827.485 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_right_r[3] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.046     ; 5.721      ;
; 20827.485 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_right_r[4] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.046     ; 5.721      ;
; 20827.485 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_right_r[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.046     ; 5.721      ;
; 20827.485 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_right_r[0] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.046     ; 5.721      ;
; 20827.485 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_right_r[2] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.046     ; 5.721      ;
; 20827.493 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_right_r[5] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.046     ; 5.713      ;
; 20827.493 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_right_r[4] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.046     ; 5.713      ;
; 20827.493 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_right_r[3] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.046     ; 5.713      ;
; 20827.493 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_right_r[2] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.046     ; 5.713      ;
; 20827.493 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_right_r[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.046     ; 5.713      ;
; 20827.493 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_right_r[0] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.046     ; 5.713      ;
; 20827.493 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_right_r[6] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.046     ; 5.713      ;
; 20827.506 ; shift_register:I2S_shift_register1|bit_counter_left[3] ; shift_register:I2S_shift_register1|sample_right_r[0] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.046     ; 5.700      ;
; 20827.506 ; shift_register:I2S_shift_register1|bit_counter_left[3] ; shift_register:I2S_shift_register1|sample_right_r[3] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.046     ; 5.700      ;
; 20827.506 ; shift_register:I2S_shift_register1|bit_counter_left[3] ; shift_register:I2S_shift_register1|sample_right_r[2] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.046     ; 5.700      ;
; 20827.506 ; shift_register:I2S_shift_register1|bit_counter_left[3] ; shift_register:I2S_shift_register1|sample_right_r[6] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.046     ; 5.700      ;
; 20827.506 ; shift_register:I2S_shift_register1|bit_counter_left[3] ; shift_register:I2S_shift_register1|sample_right_r[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.046     ; 5.700      ;
; 20827.506 ; shift_register:I2S_shift_register1|bit_counter_left[3] ; shift_register:I2S_shift_register1|sample_right_r[5] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.046     ; 5.700      ;
; 20827.506 ; shift_register:I2S_shift_register1|bit_counter_left[3] ; shift_register:I2S_shift_register1|sample_right_r[4] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.046     ; 5.700      ;
; 20827.619 ; shift_register:I2S_shift_register1|bit_counter_left[6] ; shift_register:I2S_shift_register1|sample_right_r[5] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.046     ; 5.587      ;
; 20827.619 ; shift_register:I2S_shift_register1|bit_counter_left[6] ; shift_register:I2S_shift_register1|sample_right_r[4] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.046     ; 5.587      ;
; 20827.619 ; shift_register:I2S_shift_register1|bit_counter_left[6] ; shift_register:I2S_shift_register1|sample_right_r[3] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.046     ; 5.587      ;
; 20827.619 ; shift_register:I2S_shift_register1|bit_counter_left[6] ; shift_register:I2S_shift_register1|sample_right_r[2] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.046     ; 5.587      ;
; 20827.619 ; shift_register:I2S_shift_register1|bit_counter_left[6] ; shift_register:I2S_shift_register1|sample_right_r[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.046     ; 5.587      ;
; 20827.619 ; shift_register:I2S_shift_register1|bit_counter_left[6] ; shift_register:I2S_shift_register1|sample_right_r[0] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.046     ; 5.587      ;
; 20827.619 ; shift_register:I2S_shift_register1|bit_counter_left[6] ; shift_register:I2S_shift_register1|sample_right_r[6] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.046     ; 5.587      ;
; 20827.779 ; shift_register:I2S_shift_register1|bit_counter_left[4] ; shift_register:I2S_shift_register1|sample_right_r[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.046     ; 5.427      ;
; 20827.779 ; shift_register:I2S_shift_register1|bit_counter_left[4] ; shift_register:I2S_shift_register1|sample_right_r[2] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.046     ; 5.427      ;
; 20827.779 ; shift_register:I2S_shift_register1|bit_counter_left[4] ; shift_register:I2S_shift_register1|sample_right_r[6] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.046     ; 5.427      ;
; 20827.779 ; shift_register:I2S_shift_register1|bit_counter_left[4] ; shift_register:I2S_shift_register1|sample_right_r[0] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.046     ; 5.427      ;
; 20827.779 ; shift_register:I2S_shift_register1|bit_counter_left[4] ; shift_register:I2S_shift_register1|sample_right_r[4] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.046     ; 5.427      ;
; 20827.779 ; shift_register:I2S_shift_register1|bit_counter_left[4] ; shift_register:I2S_shift_register1|sample_right_r[5] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.046     ; 5.427      ;
; 20827.779 ; shift_register:I2S_shift_register1|bit_counter_left[4] ; shift_register:I2S_shift_register1|sample_right_r[3] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.046     ; 5.427      ;
; 20827.967 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_left_r[5]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.050     ; 5.235      ;
; 20827.967 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_left_r[4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.050     ; 5.235      ;
; 20827.967 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_left_r[6]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.050     ; 5.235      ;
; 20827.967 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_left_r[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.050     ; 5.235      ;
; 20827.967 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_left_r[2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.050     ; 5.235      ;
; 20827.967 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_left_r[1]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.050     ; 5.235      ;
; 20827.967 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_left_r[3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.050     ; 5.235      ;
; 20827.998 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_left_r[7]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.050     ; 5.204      ;
; 20828.044 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_right_r[7] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.050     ; 5.158      ;
; 20828.157 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_left_r[2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.050     ; 5.045      ;
; 20828.157 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_left_r[1]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.050     ; 5.045      ;
; 20828.157 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_left_r[3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.050     ; 5.045      ;
; 20828.157 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_left_r[5]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.050     ; 5.045      ;
; 20828.157 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_left_r[6]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.050     ; 5.045      ;
; 20828.157 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_left_r[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.050     ; 5.045      ;
; 20828.157 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_left_r[4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.050     ; 5.045      ;
; 20828.161 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_left_r[7]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.050     ; 5.041      ;
; 20828.182 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_left_r[3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.050     ; 5.020      ;
; 20828.182 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_left_r[2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.050     ; 5.020      ;
; 20828.182 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_left_r[1]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.050     ; 5.020      ;
; 20828.182 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_left_r[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.050     ; 5.020      ;
; 20828.182 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_left_r[6]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.050     ; 5.020      ;
; 20828.182 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_left_r[5]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.050     ; 5.020      ;
; 20828.182 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_left_r[4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.050     ; 5.020      ;
; 20828.186 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_left_r[7]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.050     ; 5.016      ;
; 20828.209 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_right_r[7] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.050     ; 4.993      ;
; 20828.234 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_right_r[7] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.050     ; 4.968      ;
; 20828.319 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_left_r[5]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.050     ; 4.883      ;
; 20828.319 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_left_r[4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.050     ; 4.883      ;
; 20828.319 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_left_r[2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.050     ; 4.883      ;
; 20828.319 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_left_r[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.050     ; 4.883      ;
; 20828.319 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_left_r[6]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.050     ; 4.883      ;
; 20828.319 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_left_r[1]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.050     ; 4.883      ;
; 20828.319 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_left_r[3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.050     ; 4.883      ;
; 20828.323 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_left_r[7]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.050     ; 4.879      ;
; 20828.327 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_left_r[3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.050     ; 4.875      ;
; 20828.327 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_left_r[1]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.050     ; 4.875      ;
; 20828.327 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_left_r[2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.050     ; 4.875      ;
; 20828.327 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_left_r[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.050     ; 4.875      ;
; 20828.327 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_left_r[6]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.050     ; 4.875      ;
; 20828.327 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_left_r[4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.050     ; 4.875      ;
; 20828.327 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_left_r[5]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.050     ; 4.875      ;
; 20828.331 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_left_r[7]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.050     ; 4.871      ;
; 20828.340 ; shift_register:I2S_shift_register1|bit_counter_left[3] ; shift_register:I2S_shift_register1|sample_left_r[4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.050     ; 4.862      ;
+-----------+--------------------------------------------------------+------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                            ;
+-------+---------------------------------------------------------+---------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                 ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+---------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.402 ; sample_generator:sample_generator1|out[0]               ; sample_generator:sample_generator1|out[0]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; shift_register:I2S_shift_register1|data_out             ; shift_register:I2S_shift_register1|data_out             ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sample_processor:sample_processor1|current_block_n[1]   ; sample_processor:sample_processor1|current_block_n[1]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; shift_register:I2S_shift_register1|state.IDLE_s         ; shift_register:I2S_shift_register1|state.IDLE_s         ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.417 ; sample_processor:sample_processor1|data_ready           ; sample_processor:sample_processor1|data_ready           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; sample_processor:sample_processor1|current_block_n[0]   ; sample_processor:sample_processor1|current_block_n[0]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 0.418 ; shift_register:I2S_shift_register1|current_out          ; shift_register:I2S_shift_register1|current_out          ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.684      ;
; 0.455 ; shift_register:I2S_shift_register1|bit_counter_right[7] ; shift_register:I2S_shift_register1|bit_counter_right[7] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.721      ;
; 0.457 ; sample_generator:sample_generator1|out[22]              ; sample_generator:sample_generator1|out[0]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.724      ;
; 0.470 ; sample_generator:sample_generator1|out[13]              ; sample_generator:sample_generator1|out[14]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.737      ;
; 0.471 ; sample_generator:sample_generator1|out[19]              ; sample_generator:sample_generator1|out[20]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sample_generator:sample_generator1|out[18]              ; sample_generator:sample_generator1|out[19]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sample_generator:sample_generator1|out[15]              ; sample_generator:sample_generator1|out[16]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sample_generator:sample_generator1|out[27]              ; sample_generator:sample_generator1|out[28]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sample_generator:sample_generator1|out[25]              ; sample_generator:sample_generator1|out[26]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sample_generator:sample_generator1|out[24]              ; sample_generator:sample_generator1|out[25]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; sample_generator:sample_generator1|out[11]              ; sample_generator:sample_generator1|out[12]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; sample_generator:sample_generator1|out[20]              ; sample_generator:sample_generator1|out[21]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; sample_generator:sample_generator1|out[16]              ; sample_generator:sample_generator1|out[17]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; sample_generator:sample_generator1|out[28]              ; sample_generator:sample_generator1|out[29]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; sample_generator:sample_generator1|out[26]              ; sample_generator:sample_generator1|out[27]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; sample_generator:sample_generator1|out[12]              ; sample_generator:sample_generator1|out[13]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.473 ; sample_generator:sample_generator1|out[9]               ; sample_generator:sample_generator1|out[10]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.740      ;
; 0.474 ; shift_register:I2S_shift_register1|sample_left_r[3]     ; shift_register:I2S_shift_register1|sample_left_r[2]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.740      ;
; 0.477 ; sample_generator:sample_generator1|out[22]              ; sample_generator:sample_generator1|out[23]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.744      ;
; 0.481 ; shift_register:I2S_shift_register1|state.IDLE_s         ; shift_register:I2S_shift_register1|state.RUNNING_s      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.748      ;
; 0.491 ; sample_generator:sample_generator1|out[0]               ; sample_generator:sample_generator1|out[1]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.758      ;
; 0.492 ; sample_generator:sample_generator1|out[4]               ; sample_generator:sample_generator1|out[5]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.759      ;
; 0.495 ; sample_generator:sample_generator1|out[6]               ; sample_generator:sample_generator1|out[7]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.762      ;
; 0.495 ; sample_processor:sample_processor1|sample_blocks[0][6]  ; shift_register:I2S_shift_register1|sample_right_r[6]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.761      ;
; 0.500 ; sample_processor:sample_processor1|data_ready           ; sample_processor:sample_processor1|current_block_n[1]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.767      ;
; 0.502 ; sample_processor:sample_processor1|data_ready           ; sample_processor:sample_processor1|sample_blocks[0][7]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.769      ;
; 0.511 ; sample_processor:sample_processor1|current_block_n[1]   ; sample_processor:sample_processor1|current_block_n[3]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.778      ;
; 0.512 ; sample_processor:sample_processor1|current_block_n[1]   ; sample_processor:sample_processor1|current_block_n[0]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.779      ;
; 0.517 ; sample_generator:sample_generator1|out[1]               ; sample_generator:sample_generator1|out[2]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.784      ;
; 0.523 ; sample_processor:sample_processor1|data_ready           ; shift_register:I2S_shift_register1|state.IDLE_s         ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.790      ;
; 0.523 ; sample_processor:sample_processor1|data_ready           ; shift_register:I2S_shift_register1|state.START_s        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.790      ;
; 0.598 ; sample_generator:sample_generator1|out[14]              ; sample_generator:sample_generator1|out[15]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.865      ;
; 0.598 ; sample_generator:sample_generator1|out[23]              ; sample_generator:sample_generator1|out[24]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.865      ;
; 0.599 ; sample_generator:sample_generator1|out[17]              ; sample_generator:sample_generator1|out[18]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.866      ;
; 0.599 ; sample_generator:sample_generator1|out[29]              ; sample_generator:sample_generator1|out[30]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.866      ;
; 0.599 ; sample_generator:sample_generator1|out[10]              ; sample_generator:sample_generator1|out[11]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.866      ;
; 0.599 ; sample_generator:sample_generator1|out[30]              ; sample_generator:sample_generator1|out[31]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.866      ;
; 0.601 ; shift_register:I2S_shift_register1|sample_right_r[3]    ; shift_register:I2S_shift_register1|sample_right_r[2]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.867      ;
; 0.602 ; sample_generator:sample_generator1|out[8]               ; sample_generator:sample_generator1|out[9]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.869      ;
; 0.620 ; sample_generator:sample_generator1|out[2]               ; sample_generator:sample_generator1|out[3]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.887      ;
; 0.621 ; sample_generator:sample_generator1|out[3]               ; sample_generator:sample_generator1|out[4]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.888      ;
; 0.669 ; shift_register:I2S_shift_register1|current_out          ; shift_register:I2S_shift_register1|sample_left_r[3]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.935      ;
; 0.670 ; shift_register:I2S_shift_register1|current_out          ; shift_register:I2S_shift_register1|sample_left_r[1]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.936      ;
; 0.671 ; shift_register:I2S_shift_register1|current_out          ; shift_register:I2S_shift_register1|sample_left_r[0]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.937      ;
; 0.672 ; shift_register:I2S_shift_register1|current_out          ; shift_register:I2S_shift_register1|sample_left_r[6]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.938      ;
; 0.674 ; shift_register:I2S_shift_register1|current_out          ; shift_register:I2S_shift_register1|sample_left_r[5]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.940      ;
; 0.674 ; shift_register:I2S_shift_register1|current_out          ; shift_register:I2S_shift_register1|sample_left_r[4]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.940      ;
; 0.678 ; shift_register:I2S_shift_register1|current_out          ; shift_register:I2S_shift_register1|sample_left_r[2]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.944      ;
; 0.689 ; shift_register:I2S_shift_register1|sample_right_r[2]    ; shift_register:I2S_shift_register1|sample_right_r[1]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.955      ;
; 0.690 ; shift_register:I2S_shift_register1|sample_right_r[1]    ; shift_register:I2S_shift_register1|sample_right_r[0]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.956      ;
; 0.691 ; sample_generator:sample_generator1|out[31]              ; sample_generator:sample_generator1|out[0]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.958      ;
; 0.691 ; shift_register:I2S_shift_register1|sample_right_r[6]    ; shift_register:I2S_shift_register1|sample_right_r[5]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.957      ;
; 0.693 ; shift_register:I2S_shift_register1|bit_counter_right[4] ; shift_register:I2S_shift_register1|bit_counter_right[4] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.959      ;
; 0.693 ; shift_register:I2S_shift_register1|sample_right_r[5]    ; shift_register:I2S_shift_register1|sample_right_r[4]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.959      ;
; 0.694 ; shift_register:I2S_shift_register1|bit_counter_right[6] ; shift_register:I2S_shift_register1|bit_counter_right[6] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.960      ;
; 0.694 ; shift_register:I2S_shift_register1|sample_right_r[4]    ; shift_register:I2S_shift_register1|sample_right_r[3]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.960      ;
; 0.697 ; shift_register:I2S_shift_register1|bit_counter_right[2] ; shift_register:I2S_shift_register1|bit_counter_right[2] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.963      ;
; 0.698 ; shift_register:I2S_shift_register1|bit_counter_right[5] ; shift_register:I2S_shift_register1|bit_counter_right[5] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.964      ;
; 0.699 ; shift_register:I2S_shift_register1|bit_counter_right[1] ; shift_register:I2S_shift_register1|bit_counter_right[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.965      ;
; 0.710 ; shift_register:I2S_shift_register1|state.RUNNING_s      ; shift_register:I2S_shift_register1|data_out             ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.977      ;
; 0.711 ; sample_processor:sample_processor1|sample_blocks[0][2]  ; shift_register:I2S_shift_register1|sample_right_r[2]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.977      ;
; 0.713 ; shift_register:I2S_shift_register1|sample_left_r[1]     ; shift_register:I2S_shift_register1|sample_left_r[0]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.979      ;
; 0.714 ; shift_register:I2S_shift_register1|bit_counter_right[3] ; shift_register:I2S_shift_register1|bit_counter_right[3] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.980      ;
; 0.715 ; shift_register:I2S_shift_register1|sample_left_r[4]     ; shift_register:I2S_shift_register1|sample_left_r[3]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.981      ;
; 0.715 ; sample_processor:sample_processor1|sample_blocks[0][4]  ; shift_register:I2S_shift_register1|sample_right_r[4]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.981      ;
; 0.716 ; shift_register:I2S_shift_register1|state.IDLE_s         ; shift_register:I2S_shift_register1|state.START_s        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.983      ;
; 0.716 ; sample_processor:sample_processor1|sample_blocks[0][1]  ; shift_register:I2S_shift_register1|sample_right_r[1]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.982      ;
; 0.716 ; sample_processor:sample_processor1|sample_blocks[0][0]  ; shift_register:I2S_shift_register1|sample_right_r[0]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.982      ;
; 0.724 ; shift_register:I2S_shift_register1|bit_counter_right[0] ; shift_register:I2S_shift_register1|bit_counter_right[0] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.990      ;
; 0.735 ; shift_register:I2S_shift_register1|sample_left_r[7]     ; shift_register:I2S_shift_register1|sample_left_r[6]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.001      ;
; 0.746 ; shift_register:I2S_shift_register1|sample_left_r[2]     ; shift_register:I2S_shift_register1|sample_left_r[1]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.012      ;
; 0.750 ; shift_register:I2S_shift_register1|sample_left_r[5]     ; shift_register:I2S_shift_register1|sample_left_r[4]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.016      ;
; 0.750 ; shift_register:I2S_shift_register1|sample_left_r[6]     ; shift_register:I2S_shift_register1|sample_left_r[5]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.016      ;
; 0.750 ; sample_processor:sample_processor1|current_block_n[1]   ; sample_processor:sample_processor1|data_ready           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.017      ;
; 0.755 ; sample_processor:sample_processor1|data_ready           ; sample_processor:sample_processor1|sample_blocks[0][2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.022      ;
; 0.755 ; sample_processor:sample_processor1|data_ready           ; sample_processor:sample_processor1|sample_blocks[0][4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.022      ;
; 0.757 ; sample_processor:sample_processor1|data_ready           ; sample_processor:sample_processor1|sample_blocks[0][1]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.024      ;
; 0.758 ; sample_processor:sample_processor1|data_ready           ; sample_processor:sample_processor1|sample_blocks[0][0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.025      ;
; 0.759 ; sample_generator:sample_generator1|out[7]               ; sample_processor:sample_processor1|sample_blocks[0][7]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.026      ;
; 0.761 ; sample_processor:sample_processor1|data_ready           ; sample_processor:sample_processor1|sample_blocks[0][6]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.028      ;
; 0.761 ; sample_processor:sample_processor1|data_ready           ; sample_processor:sample_processor1|sample_blocks[0][3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.028      ;
; 0.762 ; sample_processor:sample_processor1|data_ready           ; sample_processor:sample_processor1|sample_blocks[0][5]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.029      ;
; 0.774 ; sample_processor:sample_processor1|current_block_n[0]   ; sample_processor:sample_processor1|current_block_n[1]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.041      ;
; 0.782 ; sample_processor:sample_processor1|current_block_n[1]   ; sample_processor:sample_processor1|current_block_n[2]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.049      ;
; 0.818 ; sample_generator:sample_generator1|out[5]               ; sample_generator:sample_generator1|out[6]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.084      ;
; 0.838 ; sample_generator:sample_generator1|out[7]               ; sample_generator:sample_generator1|out[8]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.107      ;
; 0.839 ; sample_processor:sample_processor1|sample_blocks[0][6]  ; shift_register:I2S_shift_register1|sample_left_r[6]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 1.101      ;
; 0.844 ; sample_processor:sample_processor1|current_block_n[3]   ; sample_processor:sample_processor1|data_ready           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.111      ;
; 0.861 ; sample_processor:sample_processor1|sample_blocks[0][3]  ; shift_register:I2S_shift_register1|sample_right_r[3]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.127      ;
; 0.864 ; sample_processor:sample_processor1|sample_blocks[0][0]  ; shift_register:I2S_shift_register1|sample_left_r[0]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 1.126      ;
; 0.879 ; sample_processor:sample_processor1|sample_blocks[0][5]  ; shift_register:I2S_shift_register1|sample_right_r[5]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.145      ;
; 0.886 ; sample_processor:sample_processor1|sample_blocks[0][3]  ; shift_register:I2S_shift_register1|sample_left_r[3]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 1.148      ;
; 0.891 ; sample_processor:sample_processor1|sample_blocks[0][7]  ; shift_register:I2S_shift_register1|sample_left_r[7]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.154      ;
; 0.893 ; sample_generator:sample_generator1|out[5]               ; sample_processor:sample_processor1|sample_blocks[0][5]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.159      ;
+-------+---------------------------------------------------------+---------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                           ;
+--------------------------------------------------+-----------+---------------+
; Clock                                            ; Slack     ; End Point TNS ;
+--------------------------------------------------+-----------+---------------+
; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20830.482 ; 0.000         ;
+--------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.185 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                             ;
+--------------------------------------------------+-----------+---------------+
; Clock                                            ; Slack     ; End Point TNS ;
+--------------------------------------------------+-----------+---------------+
; fpga_clk                                         ; 41.081    ; 0.000         ;
; pll1|altpll_component|auto_generated|pll1|clk[1] ; 10416.387 ; 0.000         ;
+--------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                           ;
+-----------+--------------------------------------------------------+------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                                              ; To Node                                              ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-----------+--------------------------------------------------------+------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 20830.482 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_right_r[6] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.021     ; 2.734      ;
; 20830.482 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_right_r[0] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.021     ; 2.734      ;
; 20830.482 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_right_r[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.021     ; 2.734      ;
; 20830.482 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_right_r[2] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.021     ; 2.734      ;
; 20830.482 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_right_r[3] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.021     ; 2.734      ;
; 20830.482 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_right_r[4] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.021     ; 2.734      ;
; 20830.482 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_right_r[5] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.021     ; 2.734      ;
; 20830.568 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_right_r[2] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.022     ; 2.647      ;
; 20830.568 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_right_r[3] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.022     ; 2.647      ;
; 20830.568 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_right_r[4] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.022     ; 2.647      ;
; 20830.568 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_right_r[5] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.022     ; 2.647      ;
; 20830.568 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_right_r[0] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.022     ; 2.647      ;
; 20830.568 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_right_r[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.022     ; 2.647      ;
; 20830.568 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_right_r[6] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.022     ; 2.647      ;
; 20830.584 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_right_r[5] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.021     ; 2.632      ;
; 20830.584 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_right_r[3] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.021     ; 2.632      ;
; 20830.584 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_right_r[4] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.021     ; 2.632      ;
; 20830.584 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_right_r[2] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.021     ; 2.632      ;
; 20830.584 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_right_r[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.021     ; 2.632      ;
; 20830.584 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_right_r[0] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.021     ; 2.632      ;
; 20830.584 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_right_r[6] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.021     ; 2.632      ;
; 20830.652 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_right_r[5] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.022     ; 2.563      ;
; 20830.652 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_right_r[6] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.022     ; 2.563      ;
; 20830.652 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_right_r[3] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.022     ; 2.563      ;
; 20830.652 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_right_r[4] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.022     ; 2.563      ;
; 20830.652 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_right_r[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.022     ; 2.563      ;
; 20830.652 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_right_r[0] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.022     ; 2.563      ;
; 20830.652 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_right_r[2] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.022     ; 2.563      ;
; 20830.657 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_right_r[5] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.022     ; 2.558      ;
; 20830.657 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_right_r[4] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.022     ; 2.558      ;
; 20830.657 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_right_r[3] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.022     ; 2.558      ;
; 20830.657 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_right_r[2] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.022     ; 2.558      ;
; 20830.657 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_right_r[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.022     ; 2.558      ;
; 20830.657 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_right_r[0] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.022     ; 2.558      ;
; 20830.657 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_right_r[6] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.022     ; 2.558      ;
; 20830.661 ; shift_register:I2S_shift_register1|bit_counter_left[3] ; shift_register:I2S_shift_register1|sample_right_r[0] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.022     ; 2.554      ;
; 20830.661 ; shift_register:I2S_shift_register1|bit_counter_left[3] ; shift_register:I2S_shift_register1|sample_right_r[3] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.022     ; 2.554      ;
; 20830.661 ; shift_register:I2S_shift_register1|bit_counter_left[3] ; shift_register:I2S_shift_register1|sample_right_r[2] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.022     ; 2.554      ;
; 20830.661 ; shift_register:I2S_shift_register1|bit_counter_left[3] ; shift_register:I2S_shift_register1|sample_right_r[6] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.022     ; 2.554      ;
; 20830.661 ; shift_register:I2S_shift_register1|bit_counter_left[3] ; shift_register:I2S_shift_register1|sample_right_r[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.022     ; 2.554      ;
; 20830.661 ; shift_register:I2S_shift_register1|bit_counter_left[3] ; shift_register:I2S_shift_register1|sample_right_r[5] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.022     ; 2.554      ;
; 20830.661 ; shift_register:I2S_shift_register1|bit_counter_left[3] ; shift_register:I2S_shift_register1|sample_right_r[4] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.022     ; 2.554      ;
; 20830.713 ; shift_register:I2S_shift_register1|bit_counter_left[6] ; shift_register:I2S_shift_register1|sample_right_r[5] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.022     ; 2.502      ;
; 20830.713 ; shift_register:I2S_shift_register1|bit_counter_left[6] ; shift_register:I2S_shift_register1|sample_right_r[4] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.022     ; 2.502      ;
; 20830.713 ; shift_register:I2S_shift_register1|bit_counter_left[6] ; shift_register:I2S_shift_register1|sample_right_r[3] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.022     ; 2.502      ;
; 20830.713 ; shift_register:I2S_shift_register1|bit_counter_left[6] ; shift_register:I2S_shift_register1|sample_right_r[2] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.022     ; 2.502      ;
; 20830.713 ; shift_register:I2S_shift_register1|bit_counter_left[6] ; shift_register:I2S_shift_register1|sample_right_r[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.022     ; 2.502      ;
; 20830.713 ; shift_register:I2S_shift_register1|bit_counter_left[6] ; shift_register:I2S_shift_register1|sample_right_r[0] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.022     ; 2.502      ;
; 20830.713 ; shift_register:I2S_shift_register1|bit_counter_left[6] ; shift_register:I2S_shift_register1|sample_right_r[6] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.022     ; 2.502      ;
; 20830.796 ; shift_register:I2S_shift_register1|bit_counter_left[4] ; shift_register:I2S_shift_register1|sample_right_r[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.022     ; 2.419      ;
; 20830.796 ; shift_register:I2S_shift_register1|bit_counter_left[4] ; shift_register:I2S_shift_register1|sample_right_r[2] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.022     ; 2.419      ;
; 20830.796 ; shift_register:I2S_shift_register1|bit_counter_left[4] ; shift_register:I2S_shift_register1|sample_right_r[6] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.022     ; 2.419      ;
; 20830.796 ; shift_register:I2S_shift_register1|bit_counter_left[4] ; shift_register:I2S_shift_register1|sample_right_r[0] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.022     ; 2.419      ;
; 20830.796 ; shift_register:I2S_shift_register1|bit_counter_left[4] ; shift_register:I2S_shift_register1|sample_right_r[4] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.022     ; 2.419      ;
; 20830.796 ; shift_register:I2S_shift_register1|bit_counter_left[4] ; shift_register:I2S_shift_register1|sample_right_r[5] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.022     ; 2.419      ;
; 20830.796 ; shift_register:I2S_shift_register1|bit_counter_left[4] ; shift_register:I2S_shift_register1|sample_right_r[3] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.022     ; 2.419      ;
; 20830.804 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_left_r[7]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.026     ; 2.407      ;
; 20830.820 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_left_r[4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.026     ; 2.391      ;
; 20830.820 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_left_r[6]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.026     ; 2.391      ;
; 20830.820 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_left_r[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.026     ; 2.391      ;
; 20830.820 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_left_r[5]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.026     ; 2.391      ;
; 20830.820 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_left_r[2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.026     ; 2.391      ;
; 20830.820 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_left_r[1]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.026     ; 2.391      ;
; 20830.820 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_left_r[3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.026     ; 2.391      ;
; 20830.826 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_right_r[7] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.026     ; 2.385      ;
; 20830.890 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_left_r[7]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.027     ; 2.320      ;
; 20830.906 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_left_r[7]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.026     ; 2.305      ;
; 20830.910 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_left_r[5]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.026     ; 2.301      ;
; 20830.910 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_left_r[2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.026     ; 2.301      ;
; 20830.910 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_left_r[1]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.026     ; 2.301      ;
; 20830.910 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_left_r[3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.026     ; 2.301      ;
; 20830.910 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_left_r[6]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.026     ; 2.301      ;
; 20830.910 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_left_r[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.026     ; 2.301      ;
; 20830.910 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_left_r[4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.026     ; 2.301      ;
; 20830.912 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_right_r[7] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.027     ; 2.298      ;
; 20830.916 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_left_r[3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.027     ; 2.294      ;
; 20830.916 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_left_r[1]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.027     ; 2.294      ;
; 20830.916 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_left_r[2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.027     ; 2.294      ;
; 20830.916 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_left_r[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.027     ; 2.294      ;
; 20830.916 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_left_r[5]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.027     ; 2.294      ;
; 20830.916 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_left_r[6]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.027     ; 2.294      ;
; 20830.916 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_left_r[4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.027     ; 2.294      ;
; 20830.928 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_right_r[7] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.026     ; 2.283      ;
; 20830.974 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_left_r[7]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.027     ; 2.236      ;
; 20830.979 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_left_r[7]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.027     ; 2.231      ;
; 20830.983 ; shift_register:I2S_shift_register1|bit_counter_left[3] ; shift_register:I2S_shift_register1|sample_left_r[7]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.027     ; 2.227      ;
; 20830.992 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_left_r[6]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.027     ; 2.218      ;
; 20830.992 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_left_r[2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.027     ; 2.218      ;
; 20830.992 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_left_r[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.027     ; 2.218      ;
; 20830.992 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_left_r[4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.027     ; 2.218      ;
; 20830.992 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_left_r[5]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.027     ; 2.218      ;
; 20830.992 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_left_r[1]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.027     ; 2.218      ;
; 20830.992 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_left_r[3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.027     ; 2.218      ;
; 20830.996 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_right_r[7] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.027     ; 2.214      ;
; 20831.001 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_right_r[7] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.027     ; 2.209      ;
; 20831.005 ; shift_register:I2S_shift_register1|bit_counter_left[3] ; shift_register:I2S_shift_register1|sample_right_r[7] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.027     ; 2.205      ;
; 20831.007 ; shift_register:I2S_shift_register1|bit_counter_left[3] ; shift_register:I2S_shift_register1|sample_left_r[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.027     ; 2.203      ;
; 20831.007 ; shift_register:I2S_shift_register1|bit_counter_left[3] ; shift_register:I2S_shift_register1|sample_left_r[2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.027     ; 2.203      ;
; 20831.007 ; shift_register:I2S_shift_register1|bit_counter_left[3] ; shift_register:I2S_shift_register1|sample_left_r[1]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.027     ; 2.203      ;
; 20831.007 ; shift_register:I2S_shift_register1|bit_counter_left[3] ; shift_register:I2S_shift_register1|sample_left_r[3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.027     ; 2.203      ;
+-----------+--------------------------------------------------------+------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                            ;
+-------+---------------------------------------------------------+---------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                 ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+---------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.185 ; sample_processor:sample_processor1|current_block_n[1]   ; sample_processor:sample_processor1|current_block_n[1]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; shift_register:I2S_shift_register1|data_out             ; shift_register:I2S_shift_register1|data_out             ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; shift_register:I2S_shift_register1|state.IDLE_s         ; shift_register:I2S_shift_register1|state.IDLE_s         ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; sample_generator:sample_generator1|out[0]               ; sample_generator:sample_generator1|out[0]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.191 ; sample_generator:sample_generator1|out[13]              ; sample_generator:sample_generator1|out[14]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.313      ;
; 0.192 ; sample_generator:sample_generator1|out[19]              ; sample_generator:sample_generator1|out[20]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sample_generator:sample_generator1|out[18]              ; sample_generator:sample_generator1|out[19]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sample_generator:sample_generator1|out[16]              ; sample_generator:sample_generator1|out[17]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sample_generator:sample_generator1|out[15]              ; sample_generator:sample_generator1|out[16]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sample_processor:sample_processor1|data_ready           ; sample_processor:sample_processor1|data_ready           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sample_processor:sample_processor1|current_block_n[0]   ; sample_processor:sample_processor1|current_block_n[0]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.314      ;
; 0.193 ; shift_register:I2S_shift_register1|current_out          ; shift_register:I2S_shift_register1|current_out          ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sample_generator:sample_generator1|out[11]              ; sample_generator:sample_generator1|out[12]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; sample_generator:sample_generator1|out[20]              ; sample_generator:sample_generator1|out[21]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; sample_generator:sample_generator1|out[27]              ; sample_generator:sample_generator1|out[28]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sample_generator:sample_generator1|out[25]              ; sample_generator:sample_generator1|out[26]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sample_generator:sample_generator1|out[24]              ; sample_generator:sample_generator1|out[25]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sample_generator:sample_generator1|out[12]              ; sample_generator:sample_generator1|out[13]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.315      ;
; 0.194 ; sample_generator:sample_generator1|out[28]              ; sample_generator:sample_generator1|out[29]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sample_generator:sample_generator1|out[26]              ; sample_generator:sample_generator1|out[27]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sample_generator:sample_generator1|out[9]               ; sample_generator:sample_generator1|out[10]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.316      ;
; 0.195 ; shift_register:I2S_shift_register1|bit_counter_right[7] ; shift_register:I2S_shift_register1|bit_counter_right[7] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; shift_register:I2S_shift_register1|sample_left_r[3]     ; shift_register:I2S_shift_register1|sample_left_r[2]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; sample_generator:sample_generator1|out[22]              ; sample_generator:sample_generator1|out[23]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.317      ;
; 0.198 ; shift_register:I2S_shift_register1|state.IDLE_s         ; shift_register:I2S_shift_register1|state.RUNNING_s      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.320      ;
; 0.199 ; sample_generator:sample_generator1|out[22]              ; sample_generator:sample_generator1|out[0]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.320      ;
; 0.203 ; sample_generator:sample_generator1|out[0]               ; sample_generator:sample_generator1|out[1]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.324      ;
; 0.204 ; sample_generator:sample_generator1|out[4]               ; sample_generator:sample_generator1|out[5]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.325      ;
; 0.206 ; sample_processor:sample_processor1|sample_blocks[0][6]  ; shift_register:I2S_shift_register1|sample_right_r[6]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; sample_generator:sample_generator1|out[6]               ; sample_generator:sample_generator1|out[7]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.328      ;
; 0.218 ; sample_generator:sample_generator1|out[1]               ; sample_generator:sample_generator1|out[2]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.339      ;
; 0.222 ; sample_processor:sample_processor1|data_ready           ; shift_register:I2S_shift_register1|state.IDLE_s         ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.344      ;
; 0.222 ; sample_processor:sample_processor1|data_ready           ; shift_register:I2S_shift_register1|state.START_s        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.344      ;
; 0.225 ; sample_processor:sample_processor1|data_ready           ; sample_processor:sample_processor1|current_block_n[1]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.347      ;
; 0.226 ; sample_processor:sample_processor1|data_ready           ; sample_processor:sample_processor1|sample_blocks[0][7]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.348      ;
; 0.230 ; sample_processor:sample_processor1|current_block_n[1]   ; sample_processor:sample_processor1|current_block_n[3]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.352      ;
; 0.231 ; sample_processor:sample_processor1|current_block_n[1]   ; sample_processor:sample_processor1|current_block_n[0]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.353      ;
; 0.250 ; sample_generator:sample_generator1|out[14]              ; sample_generator:sample_generator1|out[15]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.372      ;
; 0.251 ; sample_generator:sample_generator1|out[17]              ; sample_generator:sample_generator1|out[18]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.373      ;
; 0.251 ; sample_generator:sample_generator1|out[23]              ; sample_generator:sample_generator1|out[24]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.372      ;
; 0.251 ; sample_generator:sample_generator1|out[10]              ; sample_generator:sample_generator1|out[11]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.373      ;
; 0.252 ; sample_generator:sample_generator1|out[29]              ; sample_generator:sample_generator1|out[30]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; sample_generator:sample_generator1|out[30]              ; sample_generator:sample_generator1|out[31]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.253 ; shift_register:I2S_shift_register1|sample_right_r[3]    ; shift_register:I2S_shift_register1|sample_right_r[2]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.374      ;
; 0.254 ; sample_generator:sample_generator1|out[8]               ; sample_generator:sample_generator1|out[9]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.376      ;
; 0.263 ; sample_generator:sample_generator1|out[2]               ; sample_generator:sample_generator1|out[3]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.384      ;
; 0.264 ; sample_generator:sample_generator1|out[3]               ; sample_generator:sample_generator1|out[4]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.385      ;
; 0.293 ; shift_register:I2S_shift_register1|sample_right_r[2]    ; shift_register:I2S_shift_register1|sample_right_r[1]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; shift_register:I2S_shift_register1|sample_right_r[1]    ; shift_register:I2S_shift_register1|sample_right_r[0]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; sample_generator:sample_generator1|out[31]              ; sample_generator:sample_generator1|out[0]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; shift_register:I2S_shift_register1|sample_right_r[6]    ; shift_register:I2S_shift_register1|sample_right_r[5]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.416      ;
; 0.296 ; shift_register:I2S_shift_register1|sample_right_r[5]    ; shift_register:I2S_shift_register1|sample_right_r[4]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.417      ;
; 0.297 ; shift_register:I2S_shift_register1|sample_right_r[4]    ; shift_register:I2S_shift_register1|sample_right_r[3]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; shift_register:I2S_shift_register1|bit_counter_right[6] ; shift_register:I2S_shift_register1|bit_counter_right[6] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; shift_register:I2S_shift_register1|bit_counter_right[4] ; shift_register:I2S_shift_register1|bit_counter_right[4] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; shift_register:I2S_shift_register1|bit_counter_right[2] ; shift_register:I2S_shift_register1|bit_counter_right[2] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; shift_register:I2S_shift_register1|bit_counter_right[5] ; shift_register:I2S_shift_register1|bit_counter_right[5] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; shift_register:I2S_shift_register1|bit_counter_right[1] ; shift_register:I2S_shift_register1|bit_counter_right[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; shift_register:I2S_shift_register1|current_out          ; shift_register:I2S_shift_register1|sample_left_r[3]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; shift_register:I2S_shift_register1|sample_left_r[1]     ; shift_register:I2S_shift_register1|sample_left_r[0]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.421      ;
; 0.300 ; shift_register:I2S_shift_register1|current_out          ; shift_register:I2S_shift_register1|sample_left_r[1]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.421      ;
; 0.301 ; shift_register:I2S_shift_register1|current_out          ; shift_register:I2S_shift_register1|sample_left_r[0]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.422      ;
; 0.302 ; shift_register:I2S_shift_register1|sample_left_r[4]     ; shift_register:I2S_shift_register1|sample_left_r[3]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.423      ;
; 0.302 ; shift_register:I2S_shift_register1|current_out          ; shift_register:I2S_shift_register1|sample_left_r[6]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.423      ;
; 0.304 ; shift_register:I2S_shift_register1|current_out          ; shift_register:I2S_shift_register1|sample_left_r[4]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; shift_register:I2S_shift_register1|current_out          ; shift_register:I2S_shift_register1|sample_left_r[5]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; shift_register:I2S_shift_register1|state.RUNNING_s      ; shift_register:I2S_shift_register1|data_out             ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.427      ;
; 0.305 ; shift_register:I2S_shift_register1|state.IDLE_s         ; shift_register:I2S_shift_register1|state.START_s        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.427      ;
; 0.306 ; shift_register:I2S_shift_register1|current_out          ; shift_register:I2S_shift_register1|sample_left_r[2]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; sample_processor:sample_processor1|sample_blocks[0][2]  ; shift_register:I2S_shift_register1|sample_right_r[2]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; sample_processor:sample_processor1|sample_blocks[0][1]  ; shift_register:I2S_shift_register1|sample_right_r[1]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; sample_processor:sample_processor1|sample_blocks[0][0]  ; shift_register:I2S_shift_register1|sample_right_r[0]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; shift_register:I2S_shift_register1|bit_counter_right[3] ; shift_register:I2S_shift_register1|bit_counter_right[3] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.428      ;
; 0.308 ; sample_processor:sample_processor1|sample_blocks[0][4]  ; shift_register:I2S_shift_register1|sample_right_r[4]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.429      ;
; 0.310 ; shift_register:I2S_shift_register1|bit_counter_right[0] ; shift_register:I2S_shift_register1|bit_counter_right[0] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.431      ;
; 0.312 ; shift_register:I2S_shift_register1|sample_left_r[7]     ; shift_register:I2S_shift_register1|sample_left_r[6]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.433      ;
; 0.313 ; sample_processor:sample_processor1|data_ready           ; sample_processor:sample_processor1|sample_blocks[0][2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.436      ;
; 0.314 ; sample_processor:sample_processor1|data_ready           ; sample_processor:sample_processor1|sample_blocks[0][4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.437      ;
; 0.316 ; sample_processor:sample_processor1|data_ready           ; sample_processor:sample_processor1|sample_blocks[0][1]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.439      ;
; 0.317 ; sample_processor:sample_processor1|data_ready           ; sample_processor:sample_processor1|sample_blocks[0][0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.440      ;
; 0.320 ; sample_processor:sample_processor1|data_ready           ; sample_processor:sample_processor1|sample_blocks[0][6]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.443      ;
; 0.320 ; sample_processor:sample_processor1|data_ready           ; sample_processor:sample_processor1|sample_blocks[0][3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.443      ;
; 0.321 ; sample_processor:sample_processor1|data_ready           ; sample_processor:sample_processor1|sample_blocks[0][5]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.444      ;
; 0.323 ; shift_register:I2S_shift_register1|sample_left_r[5]     ; shift_register:I2S_shift_register1|sample_left_r[4]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.444      ;
; 0.324 ; shift_register:I2S_shift_register1|sample_left_r[6]     ; shift_register:I2S_shift_register1|sample_left_r[5]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.445      ;
; 0.324 ; shift_register:I2S_shift_register1|sample_left_r[2]     ; shift_register:I2S_shift_register1|sample_left_r[1]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.445      ;
; 0.328 ; sample_generator:sample_generator1|out[7]               ; sample_processor:sample_processor1|sample_blocks[0][7]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.450      ;
; 0.329 ; sample_processor:sample_processor1|current_block_n[1]   ; sample_processor:sample_processor1|data_ready           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.451      ;
; 0.333 ; sample_processor:sample_processor1|current_block_n[1]   ; sample_processor:sample_processor1|current_block_n[2]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.455      ;
; 0.338 ; sample_processor:sample_processor1|current_block_n[0]   ; sample_processor:sample_processor1|current_block_n[1]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.460      ;
; 0.362 ; sample_generator:sample_generator1|out[5]               ; sample_generator:sample_generator1|out[6]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.482      ;
; 0.366 ; sample_processor:sample_processor1|sample_blocks[0][3]  ; shift_register:I2S_shift_register1|sample_right_r[3]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.487      ;
; 0.372 ; sample_generator:sample_generator1|out[7]               ; sample_generator:sample_generator1|out[8]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.497      ;
; 0.373 ; sample_processor:sample_processor1|sample_blocks[0][5]  ; shift_register:I2S_shift_register1|sample_right_r[5]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.494      ;
; 0.382 ; sample_processor:sample_processor1|sample_blocks[0][6]  ; shift_register:I2S_shift_register1|sample_left_r[6]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 0.498      ;
; 0.385 ; sample_generator:sample_generator1|out[5]               ; sample_processor:sample_processor1|sample_blocks[0][5]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.506      ;
; 0.390 ; sample_processor:sample_processor1|current_block_n[3]   ; sample_processor:sample_processor1|data_ready           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.512      ;
; 0.393 ; sample_generator:sample_generator1|out[3]               ; sample_processor:sample_processor1|sample_blocks[0][3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.514      ;
; 0.395 ; sample_processor:sample_processor1|sample_blocks[0][0]  ; shift_register:I2S_shift_register1|sample_left_r[0]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 0.511      ;
; 0.395 ; sample_processor:sample_processor1|sample_blocks[0][7]  ; shift_register:I2S_shift_register1|sample_left_r[7]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.513      ;
+-------+---------------------------------------------------------+---------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+---------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                             ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                                  ; 20826.744 ; 0.185 ; N/A      ; N/A     ; 41.081              ;
;  fpga_clk                                         ; N/A       ; N/A   ; N/A      ; N/A     ; 41.081              ;
;  pll1|altpll_component|auto_generated|pll1|clk[1] ; 20826.744 ; 0.185 ; N/A      ; N/A     ; 10416.270           ;
; Design-wide TNS                                   ; 0.0       ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  fpga_clk                                         ; N/A       ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------+-----------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin             ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FIFO_RD         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FIFO_WR         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FIFO_RST        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; audio_clk       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2S_word_select ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2S_data_out    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2S_clk_out     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; FIFO_IO[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FIFO_IO[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FIFO_IO[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FIFO_IO[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FIFO_IO[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FIFO_IO[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FIFO_IO[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FIFO_IO[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FIFO_RXF                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FIFO_TXE                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FIFO_PWREN              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; nrst                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; fpga_clk                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LED[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LED[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LED[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LED[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; LED[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; LED[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LED[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FIFO_RD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; FIFO_WR         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; FIFO_RST        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; audio_clk       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2S_word_select ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; I2S_data_out    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2S_clk_out     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LED[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LED[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; LED[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; LED[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; LED[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FIFO_RD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; FIFO_WR         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; FIFO_RST        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; audio_clk       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; I2S_word_select ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; I2S_data_out    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; I2S_clk_out     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FIFO_RD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; FIFO_WR         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; FIFO_RST        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; audio_clk       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; I2S_word_select ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2S_data_out    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; I2S_clk_out     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                 ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 840      ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                  ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 840      ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 82    ; 82   ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 3     ; 3    ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                          ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+
; Target                                           ; Clock                                            ; Type      ; Status      ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+
; fpga_clk                                         ; fpga_clk                                         ; Base      ; Constrained ;
; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; nrst       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                              ;
+-----------------+---------------------------------------------------------------------------------------+
; Output Port     ; Comment                                                                               ;
+-----------------+---------------------------------------------------------------------------------------+
; I2S_clk_out     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2S_data_out    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2S_word_select ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; nrst       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                              ;
+-----------------+---------------------------------------------------------------------------------------+
; Output Port     ; Comment                                                                               ;
+-----------------+---------------------------------------------------------------------------------------+
; I2S_clk_out     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2S_data_out    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2S_word_select ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Sat Sep 05 19:05:32 2020
Info: Command: quartus_sta USB-to-I2S-Converter -c USB-to-I2S-Converter
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored 23 assignments for entity "altera_avalon_sc_fifo" -- entity does not exist in design
Warning (20013): Ignored 43 assignments for entity "altera_merlin_burst_adapter" -- entity does not exist in design
Warning (20013): Ignored 64 assignments for entity "altera_merlin_master_agent" -- entity does not exist in design
Warning (20013): Ignored 55 assignments for entity "altera_merlin_master_translator" -- entity does not exist in design
Warning (20013): Ignored 53 assignments for entity "altera_merlin_slave_agent" -- entity does not exist in design
Warning (20013): Ignored 68 assignments for entity "altera_merlin_slave_translator" -- entity does not exist in design
Warning (20013): Ignored 60 assignments for entity "altera_merlin_width_adapter" -- entity does not exist in design
Warning (20013): Ignored 35 assignments for entity "altera_reset_controller" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "my_nios" -- entity does not exist in design
Warning (20013): Ignored 14 assignments for entity "my_nios_irq_mapper" -- entity does not exist in design
Warning (20013): Ignored 24 assignments for entity "my_nios_jtag_uart_0" -- entity does not exist in design
Warning (20013): Ignored 12 assignments for entity "my_nios_mm_interconnect_0" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "my_nios_mm_interconnect_0_avalon_st_adapter" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "my_nios_mm_interconnect_0_avalon_st_adapter_006" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "my_nios_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "my_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "my_nios_mm_interconnect_0_cmd_demux" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "my_nios_mm_interconnect_0_cmd_demux_001" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "my_nios_mm_interconnect_0_cmd_mux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "my_nios_mm_interconnect_0_cmd_mux_002" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "my_nios_mm_interconnect_0_router" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "my_nios_mm_interconnect_0_router_001" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "my_nios_mm_interconnect_0_router_002" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "my_nios_mm_interconnect_0_router_004" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "my_nios_mm_interconnect_0_router_008" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "my_nios_mm_interconnect_0_rsp_demux" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "my_nios_mm_interconnect_0_rsp_demux_002" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "my_nios_mm_interconnect_0_rsp_mux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "my_nios_mm_interconnect_0_rsp_mux_001" -- entity does not exist in design
Warning (20013): Ignored 34 assignments for entity "my_nios_new_sdram_controller_0" -- entity does not exist in design
Warning (20013): Ignored 149 assignments for entity "my_nios_nios2_gen2_0" -- entity does not exist in design
Warning (20013): Ignored 179 assignments for entity "my_nios_nios2_gen2_0_cpu" -- entity does not exist in design
Warning (20013): Ignored 38 assignments for entity "my_nios_onchip_memory2_0" -- entity does not exist in design
Warning (20013): Ignored 22 assignments for entity "my_nios_pio_0" -- entity does not exist in design
Warning (20013): Ignored 23 assignments for entity "my_nios_pio_1" -- entity does not exist in design
Warning (20013): Ignored 10 assignments for entity "my_nios_sysid_qsys_0" -- entity does not exist in design
Warning (20013): Ignored 26 assignments for entity "my_nios_timer_0" -- entity does not exist in design
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'nios_custom/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc'
Warning (332174): Ignored filter at my_nios_nios2_gen2_0_cpu.sdc(46): *my_nios_nios2_gen2_0_cpu:*|my_nios_nios2_gen2_0_cpu_nios2_oci:the_my_nios_nios2_gen2_0_cpu_nios2_oci|my_nios_nios2_gen2_0_cpu_nios2_oci_break:the_my_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg* could not be matched with a keeper File: C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 46
Warning (332174): Ignored filter at my_nios_nios2_gen2_0_cpu.sdc(46): *my_nios_nios2_gen2_0_cpu:*|my_nios_nios2_gen2_0_cpu_nios2_oci:the_my_nios_nios2_gen2_0_cpu_nios2_oci|my_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_my_nios_nios2_gen2_0_cpu_debug_slave_wrapper|my_nios_nios2_gen2_0_cpu_debug_slave_tck:the_my_nios_nios2_gen2_0_cpu_debug_slave_tck|*sr* could not be matched with a keeper File: C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 46
Warning (332049): Ignored set_false_path at my_nios_nios2_gen2_0_cpu.sdc(46): Argument <from> is an empty collection File: C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 46
    Info (332050): set_false_path -from [get_keepers *$my_nios_nios2_gen2_0_cpu_oci_break_path|break_readreg*] -to [get_keepers *$my_nios_nios2_gen2_0_cpu_jtag_sr*] File: C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 46
Warning (332049): Ignored set_false_path at my_nios_nios2_gen2_0_cpu.sdc(46): Argument <to> is an empty collection File: C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 46
Warning (332174): Ignored filter at my_nios_nios2_gen2_0_cpu.sdc(47): *my_nios_nios2_gen2_0_cpu:*|my_nios_nios2_gen2_0_cpu_nios2_oci:the_my_nios_nios2_gen2_0_cpu_nios2_oci|my_nios_nios2_gen2_0_cpu_nios2_oci_debug:the_my_nios_nios2_gen2_0_cpu_nios2_oci_debug|*resetlatch could not be matched with a keeper File: C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 47
Warning (332174): Ignored filter at my_nios_nios2_gen2_0_cpu.sdc(47): *my_nios_nios2_gen2_0_cpu:*|my_nios_nios2_gen2_0_cpu_nios2_oci:the_my_nios_nios2_gen2_0_cpu_nios2_oci|my_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_my_nios_nios2_gen2_0_cpu_debug_slave_wrapper|my_nios_nios2_gen2_0_cpu_debug_slave_tck:the_my_nios_nios2_gen2_0_cpu_debug_slave_tck|*sr[33] could not be matched with a keeper File: C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 47
Warning (332049): Ignored set_false_path at my_nios_nios2_gen2_0_cpu.sdc(47): Argument <from> is an empty collection File: C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 47
    Info (332050): set_false_path -from [get_keepers *$my_nios_nios2_gen2_0_cpu_oci_debug_path|*resetlatch]     -to [get_keepers *$my_nios_nios2_gen2_0_cpu_jtag_sr[33]] File: C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 47
Warning (332049): Ignored set_false_path at my_nios_nios2_gen2_0_cpu.sdc(47): Argument <to> is an empty collection File: C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 47
Warning (332174): Ignored filter at my_nios_nios2_gen2_0_cpu.sdc(48): *my_nios_nios2_gen2_0_cpu:*|my_nios_nios2_gen2_0_cpu_nios2_oci:the_my_nios_nios2_gen2_0_cpu_nios2_oci|my_nios_nios2_gen2_0_cpu_nios2_oci_debug:the_my_nios_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready could not be matched with a keeper File: C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 48
Warning (332174): Ignored filter at my_nios_nios2_gen2_0_cpu.sdc(48): *my_nios_nios2_gen2_0_cpu:*|my_nios_nios2_gen2_0_cpu_nios2_oci:the_my_nios_nios2_gen2_0_cpu_nios2_oci|my_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_my_nios_nios2_gen2_0_cpu_debug_slave_wrapper|my_nios_nios2_gen2_0_cpu_debug_slave_tck:the_my_nios_nios2_gen2_0_cpu_debug_slave_tck|*sr[0] could not be matched with a keeper File: C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 48
Warning (332049): Ignored set_false_path at my_nios_nios2_gen2_0_cpu.sdc(48): Argument <from> is an empty collection File: C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 48
    Info (332050): set_false_path -from [get_keepers *$my_nios_nios2_gen2_0_cpu_oci_debug_path|monitor_ready]  -to [get_keepers *$my_nios_nios2_gen2_0_cpu_jtag_sr[0]] File: C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 48
Warning (332049): Ignored set_false_path at my_nios_nios2_gen2_0_cpu.sdc(48): Argument <to> is an empty collection File: C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 48
Warning (332174): Ignored filter at my_nios_nios2_gen2_0_cpu.sdc(49): *my_nios_nios2_gen2_0_cpu:*|my_nios_nios2_gen2_0_cpu_nios2_oci:the_my_nios_nios2_gen2_0_cpu_nios2_oci|my_nios_nios2_gen2_0_cpu_nios2_oci_debug:the_my_nios_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error could not be matched with a keeper File: C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 49
Warning (332174): Ignored filter at my_nios_nios2_gen2_0_cpu.sdc(49): *my_nios_nios2_gen2_0_cpu:*|my_nios_nios2_gen2_0_cpu_nios2_oci:the_my_nios_nios2_gen2_0_cpu_nios2_oci|my_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_my_nios_nios2_gen2_0_cpu_debug_slave_wrapper|my_nios_nios2_gen2_0_cpu_debug_slave_tck:the_my_nios_nios2_gen2_0_cpu_debug_slave_tck|*sr[34] could not be matched with a keeper File: C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 49
Warning (332049): Ignored set_false_path at my_nios_nios2_gen2_0_cpu.sdc(49): Argument <from> is an empty collection File: C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 49
    Info (332050): set_false_path -from [get_keepers *$my_nios_nios2_gen2_0_cpu_oci_debug_path|monitor_error]  -to [get_keepers *$my_nios_nios2_gen2_0_cpu_jtag_sr[34]] File: C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 49
Warning (332049): Ignored set_false_path at my_nios_nios2_gen2_0_cpu.sdc(49): Argument <to> is an empty collection File: C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 49
Warning (332174): Ignored filter at my_nios_nios2_gen2_0_cpu.sdc(50): *my_nios_nios2_gen2_0_cpu:*|my_nios_nios2_gen2_0_cpu_nios2_oci:the_my_nios_nios2_gen2_0_cpu_nios2_oci|my_nios_nios2_gen2_0_cpu_nios2_ocimem:the_my_nios_nios2_gen2_0_cpu_nios2_ocimem|*MonDReg* could not be matched with a keeper File: C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 50
Warning (332049): Ignored set_false_path at my_nios_nios2_gen2_0_cpu.sdc(50): Argument <from> is an empty collection File: C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 50
    Info (332050): set_false_path -from [get_keepers *$my_nios_nios2_gen2_0_cpu_ocimem_path|*MonDReg*] -to [get_keepers *$my_nios_nios2_gen2_0_cpu_jtag_sr*] File: C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 50
Warning (332049): Ignored set_false_path at my_nios_nios2_gen2_0_cpu.sdc(50): Argument <to> is an empty collection File: C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 50
Warning (332174): Ignored filter at my_nios_nios2_gen2_0_cpu.sdc(51): *my_nios_nios2_gen2_0_cpu:*|my_nios_nios2_gen2_0_cpu_nios2_oci:the_my_nios_nios2_gen2_0_cpu_nios2_oci|my_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_my_nios_nios2_gen2_0_cpu_debug_slave_wrapper|my_nios_nios2_gen2_0_cpu_debug_slave_tck:the_my_nios_nios2_gen2_0_cpu_debug_slave_tck|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 51
Warning (332174): Ignored filter at my_nios_nios2_gen2_0_cpu.sdc(51): *my_nios_nios2_gen2_0_cpu:*|my_nios_nios2_gen2_0_cpu_nios2_oci:the_my_nios_nios2_gen2_0_cpu_nios2_oci|my_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_my_nios_nios2_gen2_0_cpu_debug_slave_wrapper|my_nios_nios2_gen2_0_cpu_debug_slave_sysclk:the_my_nios_nios2_gen2_0_cpu_debug_slave_sysclk|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 51
Warning (332049): Ignored set_false_path at my_nios_nios2_gen2_0_cpu.sdc(51): Argument <from> is not an object ID File: C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 51
    Info (332050): set_false_path -from *$my_nios_nios2_gen2_0_cpu_jtag_sr*    -to *$my_nios_nios2_gen2_0_cpu_jtag_sysclk_path|*jdo* File: C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 51
Warning (332049): Ignored set_false_path at my_nios_nios2_gen2_0_cpu.sdc(51): Argument <to> is not an object ID File: C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 51
Warning (332174): Ignored filter at my_nios_nios2_gen2_0_cpu.sdc(52): sld_hub:*|irf_reg* could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 52
Warning (332174): Ignored filter at my_nios_nios2_gen2_0_cpu.sdc(52): *my_nios_nios2_gen2_0_cpu:*|my_nios_nios2_gen2_0_cpu_nios2_oci:the_my_nios_nios2_gen2_0_cpu_nios2_oci|my_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_my_nios_nios2_gen2_0_cpu_debug_slave_wrapper|my_nios_nios2_gen2_0_cpu_debug_slave_sysclk:the_my_nios_nios2_gen2_0_cpu_debug_slave_sysclk|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 52
Warning (332049): Ignored set_false_path at my_nios_nios2_gen2_0_cpu.sdc(52): Argument <from> is not an object ID File: C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 52
    Info (332050): set_false_path -from sld_hub:*|irf_reg* -to *$my_nios_nios2_gen2_0_cpu_jtag_sysclk_path|ir* File: C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 52
Warning (332049): Ignored set_false_path at my_nios_nios2_gen2_0_cpu.sdc(52): Argument <to> is not an object ID File: C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 52
Warning (332174): Ignored filter at my_nios_nios2_gen2_0_cpu.sdc(53): sld_hub:*|sld_shadow_jsm:shadow_jsm|state[1] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 53
Warning (332174): Ignored filter at my_nios_nios2_gen2_0_cpu.sdc(53): *my_nios_nios2_gen2_0_cpu:*|my_nios_nios2_gen2_0_cpu_nios2_oci:the_my_nios_nios2_gen2_0_cpu_nios2_oci|my_nios_nios2_gen2_0_cpu_nios2_oci_debug:the_my_nios_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 53
Warning (332049): Ignored set_false_path at my_nios_nios2_gen2_0_cpu.sdc(53): Argument <from> is not an object ID File: C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 53
    Info (332050): set_false_path -from sld_hub:*|sld_shadow_jsm:shadow_jsm|state[1] -to *$my_nios_nios2_gen2_0_cpu_oci_debug_path|monitor_go File: C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 53
Warning (332049): Ignored set_false_path at my_nios_nios2_gen2_0_cpu.sdc(53): Argument <to> is not an object ID File: C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 53
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 83.333 -waveform {0.000 41.666} -name fpga_clk fpga_clk
    Info (332110): create_generated_clock -source {pll1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 250 -duty_cycle 50.00 -name {pll1|altpll_component|auto_generated|pll1|clk[1]} {pll1|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 20826.744
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119): 20826.744               0.000 pll1|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.455
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.455               0.000 pll1|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 41.518
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    41.518               0.000 fpga_clk 
    Info (332119): 10416.270               0.000 pll1|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 20827.160
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119): 20827.160               0.000 pll1|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 pll1|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 41.516
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    41.516               0.000 fpga_clk 
    Info (332119): 10416.279               0.000 pll1|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 20830.482
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119): 20830.482               0.000 pll1|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.185
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.185               0.000 pll1|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 41.081
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    41.081               0.000 fpga_clk 
    Info (332119): 10416.387               0.000 pll1|altpll_component|auto_generated|pll1|clk[1] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 69 warnings
    Info: Peak virtual memory: 4755 megabytes
    Info: Processing ended: Sat Sep 05 19:05:35 2020
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


