Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Apr 12 13:00:40 2024
| Host         : PTO0703 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab5_timing_summary_routed.rpt -pb lab5_timing_summary_routed.pb -rpx lab5_timing_summary_routed.rpx -warn_on_violation
| Design       : lab5
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.070        0.000                      0                  260        0.049        0.000                      0                  260        3.750        0.000                       0                   113  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
sysClk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysClk              3.070        0.000                      0                  260        0.049        0.000                      0                  260        3.750        0.000                       0                   113  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sysClk                      
(none)                      sysClk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysClk
  To Clock:  sysClk

Setup :            0  Failing Endpoints,  Worst Slack        3.070ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.070ns  (required time - arrival time)
  Source:                 transmitter/baudCnt.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/baudCnt.count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.945ns  (logic 4.073ns (58.650%)  route 2.872ns (41.350%))
  Logic Levels:           9  (CARRY4=6 LUT1=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.624     5.145    transmitter/clk_IBUF_BUFG
    SLICE_X64Y89         FDRE                                         r  transmitter/baudCnt.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.478     5.623 r  transmitter/baudCnt.count_reg[6]/Q
                         net (fo=2, routed)           0.502     6.125    transmitter/count[6]
    SLICE_X62Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.851     6.976 r  transmitter/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.976    transmitter/count1_carry__0_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.198 f  transmitter/count1_carry__1/O[0]
                         net (fo=2, routed)           0.706     7.904    transmitter/count1[9]
    SLICE_X63Y90         LUT1 (Prop_lut1_I0_O)        0.299     8.203 r  transmitter/count0_carry__1_i_3__0/O
                         net (fo=1, routed)           0.000     8.203    transmitter/count0_carry__1_i_3__0_n_0
    SLICE_X63Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.753 r  transmitter/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.753    transmitter/count0_carry__1_n_0
    SLICE_X63Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.087 f  transmitter/count0_carry__2/O[1]
                         net (fo=2, routed)           0.504     9.591    transmitter/count0_carry__2_n_6
    SLICE_X65Y90         LUT1 (Prop_lut1_I0_O)        0.303     9.894 r  transmitter/count0__33_carry__2_i_2__0/O
                         net (fo=1, routed)           0.000     9.894    transmitter/count0__33_carry__2_i_2__0_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.444 r  transmitter/count0__33_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.444    transmitter/count0__33_carry__2_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.601 r  transmitter/count0__33_carry__3/CO[1]
                         net (fo=17, routed)          1.159    11.761    transmitter/count0__33_carry__3_n_2
    SLICE_X64Y87         LUT3 (Prop_lut3_I1_O)        0.329    12.090 r  transmitter/baudCnt.count[1]_i_1__0/O
                         net (fo=1, routed)           0.000    12.090    transmitter/p_1_in[1]
    SLICE_X64Y87         FDRE                                         r  transmitter/baudCnt.count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.505    14.846    transmitter/clk_IBUF_BUFG
    SLICE_X64Y87         FDRE                                         r  transmitter/baudCnt.count_reg[1]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X64Y87         FDRE (Setup_fdre_C_D)        0.077    15.160    transmitter/baudCnt.count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -12.090    
  -------------------------------------------------------------------
                         slack                                  3.070    

Slack (MET) :             3.085ns  (required time - arrival time)
  Source:                 transmitter/baudCnt.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/baudCnt.count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.971ns  (logic 4.099ns (58.804%)  route 2.872ns (41.196%))
  Logic Levels:           9  (CARRY4=6 LUT1=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.624     5.145    transmitter/clk_IBUF_BUFG
    SLICE_X64Y89         FDRE                                         r  transmitter/baudCnt.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.478     5.623 r  transmitter/baudCnt.count_reg[6]/Q
                         net (fo=2, routed)           0.502     6.125    transmitter/count[6]
    SLICE_X62Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.851     6.976 r  transmitter/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.976    transmitter/count1_carry__0_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.198 f  transmitter/count1_carry__1/O[0]
                         net (fo=2, routed)           0.706     7.904    transmitter/count1[9]
    SLICE_X63Y90         LUT1 (Prop_lut1_I0_O)        0.299     8.203 r  transmitter/count0_carry__1_i_3__0/O
                         net (fo=1, routed)           0.000     8.203    transmitter/count0_carry__1_i_3__0_n_0
    SLICE_X63Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.753 r  transmitter/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.753    transmitter/count0_carry__1_n_0
    SLICE_X63Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.087 f  transmitter/count0_carry__2/O[1]
                         net (fo=2, routed)           0.504     9.591    transmitter/count0_carry__2_n_6
    SLICE_X65Y90         LUT1 (Prop_lut1_I0_O)        0.303     9.894 r  transmitter/count0__33_carry__2_i_2__0/O
                         net (fo=1, routed)           0.000     9.894    transmitter/count0__33_carry__2_i_2__0_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.444 r  transmitter/count0__33_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.444    transmitter/count0__33_carry__2_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.601 r  transmitter/count0__33_carry__3/CO[1]
                         net (fo=17, routed)          1.159    11.761    transmitter/count0__33_carry__3_n_2
    SLICE_X64Y87         LUT3 (Prop_lut3_I1_O)        0.355    12.116 r  transmitter/baudCnt.count[2]_i_1__0/O
                         net (fo=1, routed)           0.000    12.116    transmitter/p_1_in[2]
    SLICE_X64Y87         FDRE                                         r  transmitter/baudCnt.count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.505    14.846    transmitter/clk_IBUF_BUFG
    SLICE_X64Y87         FDRE                                         r  transmitter/baudCnt.count_reg[2]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X64Y87         FDRE (Setup_fdre_C_D)        0.118    15.201    transmitter/baudCnt.count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                         -12.116    
  -------------------------------------------------------------------
                         slack                                  3.085    

Slack (MET) :             3.089ns  (required time - arrival time)
  Source:                 receiver/baudCnt.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver/baudCnt.count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.907ns  (logic 3.883ns (56.218%)  route 3.024ns (43.782%))
  Logic Levels:           10  (CARRY4=7 LUT1=2 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.555     5.076    receiver/clk_IBUF_BUFG
    SLICE_X57Y87         FDRE                                         r  receiver/baudCnt.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y87         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  receiver/baudCnt.count_reg[0]/Q
                         net (fo=4, routed)           0.768     6.300    receiver/count[0]
    SLICE_X58Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.880 r  receiver/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.880    receiver/count1_carry_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.102 f  receiver/count1_carry__0/O[0]
                         net (fo=2, routed)           0.639     7.742    receiver/count1[5]
    SLICE_X59Y88         LUT1 (Prop_lut1_I0_O)        0.299     8.041 r  receiver/count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.041    receiver/count0_carry__0_i_3_n_0
    SLICE_X59Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.591 r  receiver/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.591    receiver/count0_carry__0_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.925 f  receiver/count0_carry__1/O[1]
                         net (fo=2, routed)           0.539     9.463    receiver/count0_carry__1_n_6
    SLICE_X56Y89         LUT1 (Prop_lut1_I0_O)        0.303     9.766 r  receiver/count0__33_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.766    receiver/count0__33_carry__1_i_2_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.299 r  receiver/count0__33_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.299    receiver/count0__33_carry__1_n_0
    SLICE_X56Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.416 r  receiver/count0__33_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.416    receiver/count0__33_carry__2_n_0
    SLICE_X56Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.573 r  receiver/count0__33_carry__3/CO[1]
                         net (fo=17, routed)          1.078    11.651    receiver/count0__33_carry__3_n_2
    SLICE_X57Y87         LUT3 (Prop_lut3_I1_O)        0.332    11.983 r  receiver/baudCnt.count[3]_i_1/O
                         net (fo=1, routed)           0.000    11.983    receiver/p_1_in[3]
    SLICE_X57Y87         FDRE                                         r  receiver/baudCnt.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.439    14.780    receiver/clk_IBUF_BUFG
    SLICE_X57Y87         FDRE                                         r  receiver/baudCnt.count_reg[3]/C
                         clock pessimism              0.296    15.076    
                         clock uncertainty           -0.035    15.041    
    SLICE_X57Y87         FDRE (Setup_fdre_C_D)        0.031    15.072    receiver/baudCnt.count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                         -11.983    
  -------------------------------------------------------------------
                         slack                                  3.089    

Slack (MET) :             3.091ns  (required time - arrival time)
  Source:                 receiver/baudCnt.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver/baudCnt.count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.903ns  (logic 3.883ns (56.250%)  route 3.020ns (43.750%))
  Logic Levels:           10  (CARRY4=7 LUT1=2 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.555     5.076    receiver/clk_IBUF_BUFG
    SLICE_X57Y87         FDRE                                         r  receiver/baudCnt.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y87         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  receiver/baudCnt.count_reg[0]/Q
                         net (fo=4, routed)           0.768     6.300    receiver/count[0]
    SLICE_X58Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.880 r  receiver/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.880    receiver/count1_carry_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.102 f  receiver/count1_carry__0/O[0]
                         net (fo=2, routed)           0.639     7.742    receiver/count1[5]
    SLICE_X59Y88         LUT1 (Prop_lut1_I0_O)        0.299     8.041 r  receiver/count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.041    receiver/count0_carry__0_i_3_n_0
    SLICE_X59Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.591 r  receiver/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.591    receiver/count0_carry__0_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.925 f  receiver/count0_carry__1/O[1]
                         net (fo=2, routed)           0.539     9.463    receiver/count0_carry__1_n_6
    SLICE_X56Y89         LUT1 (Prop_lut1_I0_O)        0.303     9.766 r  receiver/count0__33_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.766    receiver/count0__33_carry__1_i_2_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.299 r  receiver/count0__33_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.299    receiver/count0__33_carry__1_n_0
    SLICE_X56Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.416 r  receiver/count0__33_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.416    receiver/count0__33_carry__2_n_0
    SLICE_X56Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.573 r  receiver/count0__33_carry__3/CO[1]
                         net (fo=17, routed)          1.074    11.647    receiver/count0__33_carry__3_n_2
    SLICE_X57Y87         LUT3 (Prop_lut3_I1_O)        0.332    11.979 r  receiver/baudCnt.count[1]_i_1/O
                         net (fo=1, routed)           0.000    11.979    receiver/p_1_in[1]
    SLICE_X57Y87         FDRE                                         r  receiver/baudCnt.count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.439    14.780    receiver/clk_IBUF_BUFG
    SLICE_X57Y87         FDRE                                         r  receiver/baudCnt.count_reg[1]/C
                         clock pessimism              0.296    15.076    
                         clock uncertainty           -0.035    15.041    
    SLICE_X57Y87         FDRE (Setup_fdre_C_D)        0.029    15.070    receiver/baudCnt.count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -11.979    
  -------------------------------------------------------------------
                         slack                                  3.091    

Slack (MET) :             3.099ns  (required time - arrival time)
  Source:                 transmitter/baudCnt.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/baudCnt.count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.919ns  (logic 4.073ns (58.864%)  route 2.846ns (41.136%))
  Logic Levels:           9  (CARRY4=6 LUT1=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.624     5.145    transmitter/clk_IBUF_BUFG
    SLICE_X64Y89         FDRE                                         r  transmitter/baudCnt.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.478     5.623 r  transmitter/baudCnt.count_reg[6]/Q
                         net (fo=2, routed)           0.502     6.125    transmitter/count[6]
    SLICE_X62Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.851     6.976 r  transmitter/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.976    transmitter/count1_carry__0_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.198 f  transmitter/count1_carry__1/O[0]
                         net (fo=2, routed)           0.706     7.904    transmitter/count1[9]
    SLICE_X63Y90         LUT1 (Prop_lut1_I0_O)        0.299     8.203 r  transmitter/count0_carry__1_i_3__0/O
                         net (fo=1, routed)           0.000     8.203    transmitter/count0_carry__1_i_3__0_n_0
    SLICE_X63Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.753 r  transmitter/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.753    transmitter/count0_carry__1_n_0
    SLICE_X63Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.087 f  transmitter/count0_carry__2/O[1]
                         net (fo=2, routed)           0.504     9.591    transmitter/count0_carry__2_n_6
    SLICE_X65Y90         LUT1 (Prop_lut1_I0_O)        0.303     9.894 r  transmitter/count0__33_carry__2_i_2__0/O
                         net (fo=1, routed)           0.000     9.894    transmitter/count0__33_carry__2_i_2__0_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.444 r  transmitter/count0__33_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.444    transmitter/count0__33_carry__2_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.601 r  transmitter/count0__33_carry__3/CO[1]
                         net (fo=17, routed)          1.134    11.735    transmitter/count0__33_carry__3_n_2
    SLICE_X64Y87         LUT3 (Prop_lut3_I1_O)        0.329    12.064 r  transmitter/baudCnt.count[3]_i_1__0/O
                         net (fo=1, routed)           0.000    12.064    transmitter/p_1_in[3]
    SLICE_X64Y87         FDRE                                         r  transmitter/baudCnt.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.505    14.846    transmitter/clk_IBUF_BUFG
    SLICE_X64Y87         FDRE                                         r  transmitter/baudCnt.count_reg[3]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X64Y87         FDRE (Setup_fdre_C_D)        0.081    15.164    transmitter/baudCnt.count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                         -12.064    
  -------------------------------------------------------------------
                         slack                                  3.099    

Slack (MET) :             3.110ns  (required time - arrival time)
  Source:                 displayInterface/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayInterface/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.908ns  (logic 4.241ns (61.394%)  route 2.667ns (38.606%))
  Logic Levels:           10  (CARRY4=7 LUT1=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.620     5.141    displayInterface/clk_IBUF_BUFG
    SLICE_X59Y85         FDRE                                         r  displayInterface/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y85         FDRE (Prop_fdre_C_Q)         0.419     5.560 r  displayInterface/count_reg[2]/Q
                         net (fo=2, routed)           0.468     6.028    displayInterface/count[2]
    SLICE_X60Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832     6.860 r  displayInterface/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.860    displayInterface/count1_carry_n_0
    SLICE_X60Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.079 f  displayInterface/count1_carry__0/O[0]
                         net (fo=2, routed)           0.949     8.028    displayInterface/count1[5]
    SLICE_X60Y84         LUT1 (Prop_lut1_I0_O)        0.295     8.323 r  displayInterface/count0_carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     8.323    displayInterface/count0_carry__0_i_3__1_n_0
    SLICE_X60Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.856 r  displayInterface/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.856    displayInterface/count0_carry__0_n_0
    SLICE_X60Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.973 r  displayInterface/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.973    displayInterface/count0_carry__1_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.296 f  displayInterface/count0_carry__2/O[1]
                         net (fo=2, routed)           0.450     9.746    displayInterface/count0_carry__2_n_6
    SLICE_X61Y88         LUT1 (Prop_lut1_I0_O)        0.306    10.052 r  displayInterface/count0__37_carry__2_i_3/O
                         net (fo=1, routed)           0.000    10.052    displayInterface/count0__37_carry__2_i_3_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.584 r  displayInterface/count0__37_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.584    displayInterface/count0__37_carry__2_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.918 r  displayInterface/count0__37_carry__3/O[1]
                         net (fo=1, routed)           0.800    11.718    displayInterface/count0__37_carry__3_n_6
    SLICE_X61Y90         LUT3 (Prop_lut3_I0_O)        0.331    12.049 r  displayInterface/count[18]_i_1/O
                         net (fo=1, routed)           0.000    12.049    displayInterface/count[18]_i_1_n_0
    SLICE_X61Y90         FDRE                                         r  displayInterface/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.506    14.847    displayInterface/clk_IBUF_BUFG
    SLICE_X61Y90         FDRE                                         r  displayInterface/count_reg[18]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X61Y90         FDRE (Setup_fdre_C_D)        0.075    15.159    displayInterface/count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                         -12.049    
  -------------------------------------------------------------------
                         slack                                  3.110    

Slack (MET) :             3.110ns  (required time - arrival time)
  Source:                 transmitter/baudCnt.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/baudCnt.count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.945ns  (logic 4.099ns (59.018%)  route 2.846ns (40.982%))
  Logic Levels:           9  (CARRY4=6 LUT1=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.624     5.145    transmitter/clk_IBUF_BUFG
    SLICE_X64Y89         FDRE                                         r  transmitter/baudCnt.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.478     5.623 r  transmitter/baudCnt.count_reg[6]/Q
                         net (fo=2, routed)           0.502     6.125    transmitter/count[6]
    SLICE_X62Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.851     6.976 r  transmitter/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.976    transmitter/count1_carry__0_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.198 f  transmitter/count1_carry__1/O[0]
                         net (fo=2, routed)           0.706     7.904    transmitter/count1[9]
    SLICE_X63Y90         LUT1 (Prop_lut1_I0_O)        0.299     8.203 r  transmitter/count0_carry__1_i_3__0/O
                         net (fo=1, routed)           0.000     8.203    transmitter/count0_carry__1_i_3__0_n_0
    SLICE_X63Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.753 r  transmitter/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.753    transmitter/count0_carry__1_n_0
    SLICE_X63Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.087 f  transmitter/count0_carry__2/O[1]
                         net (fo=2, routed)           0.504     9.591    transmitter/count0_carry__2_n_6
    SLICE_X65Y90         LUT1 (Prop_lut1_I0_O)        0.303     9.894 r  transmitter/count0__33_carry__2_i_2__0/O
                         net (fo=1, routed)           0.000     9.894    transmitter/count0__33_carry__2_i_2__0_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.444 r  transmitter/count0__33_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.444    transmitter/count0__33_carry__2_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.601 r  transmitter/count0__33_carry__3/CO[1]
                         net (fo=17, routed)          1.134    11.735    transmitter/count0__33_carry__3_n_2
    SLICE_X64Y87         LUT3 (Prop_lut3_I1_O)        0.355    12.090 r  transmitter/baudCnt.count[4]_i_1__0/O
                         net (fo=1, routed)           0.000    12.090    transmitter/p_1_in[4]
    SLICE_X64Y87         FDRE                                         r  transmitter/baudCnt.count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.505    14.846    transmitter/clk_IBUF_BUFG
    SLICE_X64Y87         FDRE                                         r  transmitter/baudCnt.count_reg[4]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X64Y87         FDRE (Setup_fdre_C_D)        0.118    15.201    transmitter/baudCnt.count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                         -12.090    
  -------------------------------------------------------------------
                         slack                                  3.110    

Slack (MET) :             3.134ns  (required time - arrival time)
  Source:                 displayInterface/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayInterface/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.912ns  (logic 4.100ns (59.315%)  route 2.812ns (40.685%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.620     5.141    displayInterface/clk_IBUF_BUFG
    SLICE_X59Y85         FDRE                                         r  displayInterface/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y85         FDRE (Prop_fdre_C_Q)         0.419     5.560 r  displayInterface/count_reg[2]/Q
                         net (fo=2, routed)           0.468     6.028    displayInterface/count[2]
    SLICE_X60Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832     6.860 r  displayInterface/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.860    displayInterface/count1_carry_n_0
    SLICE_X60Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.079 f  displayInterface/count1_carry__0/O[0]
                         net (fo=2, routed)           0.949     8.028    displayInterface/count1[5]
    SLICE_X60Y84         LUT1 (Prop_lut1_I0_O)        0.295     8.323 r  displayInterface/count0_carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     8.323    displayInterface/count0_carry__0_i_3__1_n_0
    SLICE_X60Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.856 r  displayInterface/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.856    displayInterface/count0_carry__0_n_0
    SLICE_X60Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.179 r  displayInterface/count0_carry__1/O[1]
                         net (fo=2, routed)           0.450     9.629    displayInterface/count0_carry__1_n_6
    SLICE_X61Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.838    10.467 r  displayInterface/count0__37_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.467    displayInterface/count0__37_carry__1_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.780 r  displayInterface/count0__37_carry__2/O[3]
                         net (fo=1, routed)           0.945    11.725    displayInterface/count0__37_carry__2_n_4
    SLICE_X64Y88         LUT3 (Prop_lut3_I0_O)        0.328    12.053 r  displayInterface/count[16]_i_1/O
                         net (fo=1, routed)           0.000    12.053    displayInterface/count[16]_i_1_n_0
    SLICE_X64Y88         FDRE                                         r  displayInterface/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.506    14.847    displayInterface/clk_IBUF_BUFG
    SLICE_X64Y88         FDRE                                         r  displayInterface/count_reg[16]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X64Y88         FDRE (Setup_fdre_C_D)        0.118    15.188    displayInterface/count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                         -12.053    
  -------------------------------------------------------------------
                         slack                                  3.134    

Slack (MET) :             3.138ns  (required time - arrival time)
  Source:                 receiver/baudCnt.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver/baudCnt.count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.902ns  (logic 3.878ns (56.186%)  route 3.024ns (43.814%))
  Logic Levels:           10  (CARRY4=7 LUT1=2 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.555     5.076    receiver/clk_IBUF_BUFG
    SLICE_X57Y87         FDRE                                         r  receiver/baudCnt.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y87         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  receiver/baudCnt.count_reg[0]/Q
                         net (fo=4, routed)           0.768     6.300    receiver/count[0]
    SLICE_X58Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.880 r  receiver/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.880    receiver/count1_carry_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.102 f  receiver/count1_carry__0/O[0]
                         net (fo=2, routed)           0.639     7.742    receiver/count1[5]
    SLICE_X59Y88         LUT1 (Prop_lut1_I0_O)        0.299     8.041 r  receiver/count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.041    receiver/count0_carry__0_i_3_n_0
    SLICE_X59Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.591 r  receiver/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.591    receiver/count0_carry__0_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.925 f  receiver/count0_carry__1/O[1]
                         net (fo=2, routed)           0.539     9.463    receiver/count0_carry__1_n_6
    SLICE_X56Y89         LUT1 (Prop_lut1_I0_O)        0.303     9.766 r  receiver/count0__33_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.766    receiver/count0__33_carry__1_i_2_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.299 r  receiver/count0__33_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.299    receiver/count0__33_carry__1_n_0
    SLICE_X56Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.416 r  receiver/count0__33_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.416    receiver/count0__33_carry__2_n_0
    SLICE_X56Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.573 r  receiver/count0__33_carry__3/CO[1]
                         net (fo=17, routed)          1.078    11.651    receiver/count0__33_carry__3_n_2
    SLICE_X57Y87         LUT3 (Prop_lut3_I1_O)        0.327    11.978 r  receiver/baudCnt.count[4]_i_1/O
                         net (fo=1, routed)           0.000    11.978    receiver/p_1_in[4]
    SLICE_X57Y87         FDRE                                         r  receiver/baudCnt.count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.439    14.780    receiver/clk_IBUF_BUFG
    SLICE_X57Y87         FDRE                                         r  receiver/baudCnt.count_reg[4]/C
                         clock pessimism              0.296    15.076    
                         clock uncertainty           -0.035    15.041    
    SLICE_X57Y87         FDRE (Setup_fdre_C_D)        0.075    15.116    receiver/baudCnt.count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -11.978    
  -------------------------------------------------------------------
                         slack                                  3.138    

Slack (MET) :             3.143ns  (required time - arrival time)
  Source:                 receiver/baudCnt.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver/baudCnt.count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.897ns  (logic 3.877ns (56.212%)  route 3.020ns (43.788%))
  Logic Levels:           10  (CARRY4=7 LUT1=2 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.555     5.076    receiver/clk_IBUF_BUFG
    SLICE_X57Y87         FDRE                                         r  receiver/baudCnt.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y87         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  receiver/baudCnt.count_reg[0]/Q
                         net (fo=4, routed)           0.768     6.300    receiver/count[0]
    SLICE_X58Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.880 r  receiver/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.880    receiver/count1_carry_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.102 f  receiver/count1_carry__0/O[0]
                         net (fo=2, routed)           0.639     7.742    receiver/count1[5]
    SLICE_X59Y88         LUT1 (Prop_lut1_I0_O)        0.299     8.041 r  receiver/count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.041    receiver/count0_carry__0_i_3_n_0
    SLICE_X59Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.591 r  receiver/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.591    receiver/count0_carry__0_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.925 f  receiver/count0_carry__1/O[1]
                         net (fo=2, routed)           0.539     9.463    receiver/count0_carry__1_n_6
    SLICE_X56Y89         LUT1 (Prop_lut1_I0_O)        0.303     9.766 r  receiver/count0__33_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.766    receiver/count0__33_carry__1_i_2_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.299 r  receiver/count0__33_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.299    receiver/count0__33_carry__1_n_0
    SLICE_X56Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.416 r  receiver/count0__33_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.416    receiver/count0__33_carry__2_n_0
    SLICE_X56Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.573 r  receiver/count0__33_carry__3/CO[1]
                         net (fo=17, routed)          1.074    11.647    receiver/count0__33_carry__3_n_2
    SLICE_X57Y87         LUT3 (Prop_lut3_I1_O)        0.326    11.973 r  receiver/baudCnt.count[2]_i_1/O
                         net (fo=1, routed)           0.000    11.973    receiver/p_1_in[2]
    SLICE_X57Y87         FDRE                                         r  receiver/baudCnt.count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.439    14.780    receiver/clk_IBUF_BUFG
    SLICE_X57Y87         FDRE                                         r  receiver/baudCnt.count_reg[2]/C
                         clock pessimism              0.296    15.076    
                         clock uncertainty           -0.035    15.041    
    SLICE_X57Y87         FDRE (Setup_fdre_C_D)        0.075    15.116    receiver/baudCnt.count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -11.973    
  -------------------------------------------------------------------
                         slack                                  3.143    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 receiver/fsmd.RxDShf_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo/regFile_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.587     1.470    receiver/clk_IBUF_BUFG
    SLICE_X65Y82         FDSE                                         r  receiver/fsmd.RxDShf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDSE (Prop_fdse_C_Q)         0.141     1.611 r  receiver/fsmd.RxDShf_reg[1]/Q
                         net (fo=2, routed)           0.068     1.679    fifo/regFile_reg_0_15_0_5/DIA0
    SLICE_X64Y82         RAMD32                                       r  fifo/regFile_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.855     1.983    fifo/regFile_reg_0_15_0_5/WCLK
    SLICE_X64Y82         RAMD32                                       r  fifo/regFile_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.500     1.483    
    SLICE_X64Y82         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.630    fifo/regFile_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 receiver/fsmd.RxDShf_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo/regFile_reg_0_15_6_7/SP/I
                            (rising edge-triggered cell RAMD32 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.587%)  route 0.149ns (51.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.587     1.470    receiver/clk_IBUF_BUFG
    SLICE_X63Y82         FDSE                                         r  receiver/fsmd.RxDShf_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDSE (Prop_fdse_C_Q)         0.141     1.611 r  receiver/fsmd.RxDShf_reg[7]/Q
                         net (fo=4, routed)           0.149     1.760    fifo/regFile_reg_0_15_6_7/D
    SLICE_X60Y82         RAMD32                                       r  fifo/regFile_reg_0_15_6_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.854     1.981    fifo/regFile_reg_0_15_6_7/WCLK
    SLICE_X60Y82         RAMD32                                       r  fifo/regFile_reg_0_15_6_7/SP/CLK
                         clock pessimism             -0.478     1.503    
    SLICE_X60Y82         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.121     1.624    fifo/regFile_reg_0_15_6_7/SP
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 receiver/fsmd.RxDShf_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo/regFile_reg_0_15_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.755%)  route 0.126ns (47.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.587     1.470    receiver/clk_IBUF_BUFG
    SLICE_X63Y82         FDSE                                         r  receiver/fsmd.RxDShf_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDSE (Prop_fdse_C_Q)         0.141     1.611 r  receiver/fsmd.RxDShf_reg[6]/Q
                         net (fo=3, routed)           0.126     1.738    fifo/regFile_reg_0_15_0_5/DIC1
    SLICE_X64Y82         RAMD32                                       r  fifo/regFile_reg_0_15_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.855     1.983    fifo/regFile_reg_0_15_0_5/WCLK
    SLICE_X64Y82         RAMD32                                       r  fifo/regFile_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.499     1.484    
    SLICE_X64Y82         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     1.598    fifo/regFile_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 receiver/fsmd.RxDShf_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo/regFile_reg_0_15_6_7/DP/I
                            (rising edge-triggered cell RAMD32 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.587%)  route 0.149ns (51.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.587     1.470    receiver/clk_IBUF_BUFG
    SLICE_X63Y82         FDSE                                         r  receiver/fsmd.RxDShf_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDSE (Prop_fdse_C_Q)         0.141     1.611 r  receiver/fsmd.RxDShf_reg[7]/Q
                         net (fo=4, routed)           0.149     1.760    fifo/regFile_reg_0_15_6_7/D
    SLICE_X60Y82         RAMD32                                       r  fifo/regFile_reg_0_15_6_7/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.854     1.981    fifo/regFile_reg_0_15_6_7/WCLK
    SLICE_X60Y82         RAMD32                                       r  fifo/regFile_reg_0_15_6_7/DP/CLK
                         clock pessimism             -0.478     1.503    
    SLICE_X60Y82         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     1.617    fifo/regFile_reg_0_15_6_7/DP
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 fifo/wrPointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo/regFile_reg_0_15_6_7/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.141ns (29.290%)  route 0.340ns (70.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.586     1.469    fifo/clk_IBUF_BUFG
    SLICE_X58Y82         FDRE                                         r  fifo/wrPointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  fifo/wrPointer_reg[0]/Q
                         net (fo=33, routed)          0.340     1.951    fifo/regFile_reg_0_15_6_7/A0
    SLICE_X60Y82         RAMD32                                       r  fifo/regFile_reg_0_15_6_7/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.854     1.981    fifo/regFile_reg_0_15_6_7/WCLK
    SLICE_X60Y82         RAMD32                                       r  fifo/regFile_reg_0_15_6_7/DP/CLK
                         clock pessimism             -0.498     1.483    
    SLICE_X60Y82         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.793    fifo/regFile_reg_0_15_6_7/DP
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 fifo/wrPointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo/regFile_reg_0_15_6_7/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.141ns (29.290%)  route 0.340ns (70.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.586     1.469    fifo/clk_IBUF_BUFG
    SLICE_X58Y82         FDRE                                         r  fifo/wrPointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  fifo/wrPointer_reg[0]/Q
                         net (fo=33, routed)          0.340     1.951    fifo/regFile_reg_0_15_6_7/A0
    SLICE_X60Y82         RAMD32                                       r  fifo/regFile_reg_0_15_6_7/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.854     1.981    fifo/regFile_reg_0_15_6_7/WCLK
    SLICE_X60Y82         RAMD32                                       r  fifo/regFile_reg_0_15_6_7/SP/CLK
                         clock pessimism             -0.498     1.483    
    SLICE_X60Y82         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.793    fifo/regFile_reg_0_15_6_7/SP
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 fifo/wrPointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo/regFile_reg_0_15_6_7__0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.141ns (29.290%)  route 0.340ns (70.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.586     1.469    fifo/clk_IBUF_BUFG
    SLICE_X58Y82         FDRE                                         r  fifo/wrPointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  fifo/wrPointer_reg[0]/Q
                         net (fo=33, routed)          0.340     1.951    fifo/regFile_reg_0_15_6_7__0/A0
    SLICE_X60Y82         RAMD32                                       r  fifo/regFile_reg_0_15_6_7__0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.854     1.981    fifo/regFile_reg_0_15_6_7__0/WCLK
    SLICE_X60Y82         RAMD32                                       r  fifo/regFile_reg_0_15_6_7__0/DP/CLK
                         clock pessimism             -0.498     1.483    
    SLICE_X60Y82         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.793    fifo/regFile_reg_0_15_6_7__0/DP
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 fifo/wrPointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo/regFile_reg_0_15_6_7__0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.141ns (29.290%)  route 0.340ns (70.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.586     1.469    fifo/clk_IBUF_BUFG
    SLICE_X58Y82         FDRE                                         r  fifo/wrPointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  fifo/wrPointer_reg[0]/Q
                         net (fo=33, routed)          0.340     1.951    fifo/regFile_reg_0_15_6_7__0/A0
    SLICE_X60Y82         RAMD32                                       r  fifo/regFile_reg_0_15_6_7__0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.854     1.981    fifo/regFile_reg_0_15_6_7__0/WCLK
    SLICE_X60Y82         RAMD32                                       r  fifo/regFile_reg_0_15_6_7__0/SP/CLK
                         clock pessimism             -0.498     1.483    
    SLICE_X60Y82         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.793    fifo/regFile_reg_0_15_6_7__0/SP
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 fifo/wrPointer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo/regFile_reg_0_15_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.143%)  route 0.343ns (70.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.586     1.469    fifo/clk_IBUF_BUFG
    SLICE_X63Y81         FDRE                                         r  fifo/wrPointer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  fifo/wrPointer_reg[1]/Q
                         net (fo=24, routed)          0.343     1.953    fifo/regFile_reg_0_15_0_5/ADDRD1
    SLICE_X64Y82         RAMD32                                       r  fifo/regFile_reg_0_15_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.855     1.983    fifo/regFile_reg_0_15_0_5/WCLK
    SLICE_X64Y82         RAMD32                                       r  fifo/regFile_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.499     1.484    
    SLICE_X64Y82         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.793    fifo/regFile_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 fifo/wrPointer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo/regFile_reg_0_15_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.143%)  route 0.343ns (70.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.586     1.469    fifo/clk_IBUF_BUFG
    SLICE_X63Y81         FDRE                                         r  fifo/wrPointer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  fifo/wrPointer_reg[1]/Q
                         net (fo=24, routed)          0.343     1.953    fifo/regFile_reg_0_15_0_5/ADDRD1
    SLICE_X64Y82         RAMD32                                       r  fifo/regFile_reg_0_15_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.855     1.983    fifo/regFile_reg_0_15_0_5/WCLK
    SLICE_X64Y82         RAMD32                                       r  fifo/regFile_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.499     1.484    
    SLICE_X64Y82         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.793    fifo/regFile_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysClk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X58Y80   TxEnSynchronizer/aux_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X58Y80   TxEnSynchronizer/aux_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X60Y83   displayInterface/count_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X62Y87   displayInterface/count_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X62Y87   displayInterface/count_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X62Y87   displayInterface/count_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X61Y90   displayInterface/count_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X61Y90   displayInterface/count_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y88   displayInterface/count_reg[15]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y82   fifo/regFile_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y82   fifo/regFile_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y82   fifo/regFile_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y82   fifo/regFile_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y82   fifo/regFile_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y82   fifo/regFile_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y82   fifo/regFile_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y82   fifo/regFile_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y82   fifo/regFile_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y82   fifo/regFile_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y82   fifo/regFile_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y82   fifo/regFile_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y82   fifo/regFile_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y82   fifo/regFile_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y82   fifo/regFile_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y82   fifo/regFile_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y82   fifo/regFile_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y82   fifo/regFile_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y82   fifo/regFile_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y82   fifo/regFile_reg_0_15_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sysClk
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fifo/rdPointer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.561ns  (logic 4.572ns (33.719%)  route 8.988ns (66.281%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.614     5.135    fifo/clk_IBUF_BUFG
    SLICE_X61Y81         FDRE                                         r  fifo/rdPointer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  fifo/rdPointer_reg[1]/Q
                         net (fo=18, routed)          1.452     7.043    fifo/rdPointer_reg[1]
    SLICE_X61Y81         LUT6 (Prop_lut6_I2_O)        0.124     7.167 r  fifo/leds_OBUF[14]_inst_i_5/O
                         net (fo=1, routed)           0.667     7.834    fifo/leds_OBUF[14]_inst_i_5_n_0
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124     7.958 r  fifo/leds_OBUF[14]_inst_i_2/O
                         net (fo=15, routed)          1.130     9.087    fifo/numData[3]
    SLICE_X58Y79         LUT4 (Prop_lut4_I3_O)        0.152     9.239 r  fifo/leds_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           5.740    14.979    leds_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.716    18.696 r  leds_OBUF[5]_inst/O
                         net (fo=0)                   0.000    18.696    leds[5]
    U15                                                               r  leds[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo/rdPointer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.366ns  (logic 4.334ns (32.426%)  route 9.032ns (67.574%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.614     5.135    fifo/clk_IBUF_BUFG
    SLICE_X61Y81         FDRE                                         r  fifo/rdPointer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  fifo/rdPointer_reg[1]/Q
                         net (fo=18, routed)          1.452     7.043    fifo/rdPointer_reg[1]
    SLICE_X61Y81         LUT6 (Prop_lut6_I2_O)        0.124     7.167 r  fifo/leds_OBUF[14]_inst_i_5/O
                         net (fo=1, routed)           0.667     7.834    fifo/leds_OBUF[14]_inst_i_5_n_0
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124     7.958 r  fifo/leds_OBUF[14]_inst_i_2/O
                         net (fo=15, routed)          1.173     9.130    fifo/numData[3]
    SLICE_X59Y79         LUT6 (Prop_lut6_I5_O)        0.124     9.254 r  fifo/leds_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.741    14.995    leds_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    18.501 r  leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000    18.501    leds[6]
    U14                                                               r  leds[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo/rdPointer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.241ns  (logic 4.557ns (34.414%)  route 8.684ns (65.586%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.614     5.135    fifo/clk_IBUF_BUFG
    SLICE_X61Y81         FDRE                                         r  fifo/rdPointer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  fifo/rdPointer_reg[1]/Q
                         net (fo=18, routed)          1.452     7.043    fifo/rdPointer_reg[1]
    SLICE_X61Y81         LUT6 (Prop_lut6_I2_O)        0.124     7.167 r  fifo/leds_OBUF[14]_inst_i_5/O
                         net (fo=1, routed)           0.667     7.834    fifo/leds_OBUF[14]_inst_i_5_n_0
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124     7.958 r  fifo/leds_OBUF[14]_inst_i_2/O
                         net (fo=15, routed)          0.661     8.618    fifo/numData[3]
    SLICE_X58Y81         LUT2 (Prop_lut2_I0_O)        0.150     8.768 r  fifo/leds_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           5.905    14.673    leds_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.703    18.376 r  leds_OBUF[7]_inst/O
                         net (fo=0)                   0.000    18.376    leds[7]
    V14                                                               r  leds[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo/rdPointer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.128ns  (logic 4.332ns (32.998%)  route 8.796ns (67.002%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.614     5.135    fifo/clk_IBUF_BUFG
    SLICE_X61Y81         FDRE                                         r  fifo/rdPointer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  fifo/rdPointer_reg[1]/Q
                         net (fo=18, routed)          1.452     7.043    fifo/rdPointer_reg[1]
    SLICE_X61Y81         LUT6 (Prop_lut6_I2_O)        0.124     7.167 r  fifo/leds_OBUF[14]_inst_i_5/O
                         net (fo=1, routed)           0.667     7.834    fifo/leds_OBUF[14]_inst_i_5_n_0
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124     7.958 r  fifo/leds_OBUF[14]_inst_i_2/O
                         net (fo=15, routed)          0.728     8.685    fifo/numData[3]
    SLICE_X59Y79         LUT6 (Prop_lut6_I4_O)        0.124     8.809 r  fifo/leds_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           5.950    14.759    leds_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    18.263 r  leds_OBUF[8]_inst/O
                         net (fo=0)                   0.000    18.263    leds[8]
    V13                                                               r  leds[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo/rdPointer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.692ns  (logic 4.329ns (34.107%)  route 8.363ns (65.893%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.614     5.135    fifo/clk_IBUF_BUFG
    SLICE_X61Y81         FDRE                                         r  fifo/rdPointer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  fifo/rdPointer_reg[1]/Q
                         net (fo=18, routed)          1.452     7.043    fifo/rdPointer_reg[1]
    SLICE_X61Y81         LUT6 (Prop_lut6_I2_O)        0.124     7.167 r  fifo/leds_OBUF[14]_inst_i_5/O
                         net (fo=1, routed)           0.667     7.834    fifo/leds_OBUF[14]_inst_i_5_n_0
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124     7.958 r  fifo/leds_OBUF[14]_inst_i_2/O
                         net (fo=15, routed)          1.128     9.086    fifo/numData[3]
    SLICE_X58Y79         LUT6 (Prop_lut6_I4_O)        0.124     9.210 r  fifo/leds_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.116    14.326    leds_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    17.827 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.827    leds[2]
    U19                                                               r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo/rdPointer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.623ns  (logic 4.337ns (34.356%)  route 8.286ns (65.644%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.614     5.135    fifo/clk_IBUF_BUFG
    SLICE_X61Y81         FDRE                                         r  fifo/rdPointer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  fifo/rdPointer_reg[1]/Q
                         net (fo=18, routed)          1.452     7.043    fifo/rdPointer_reg[1]
    SLICE_X61Y81         LUT6 (Prop_lut6_I2_O)        0.124     7.167 r  fifo/leds_OBUF[14]_inst_i_5/O
                         net (fo=1, routed)           0.667     7.834    fifo/leds_OBUF[14]_inst_i_5_n_0
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124     7.958 r  fifo/leds_OBUF[14]_inst_i_2/O
                         net (fo=15, routed)          1.346     9.303    fifo/numData[3]
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.124     9.427 r  fifo/leds_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.822    14.249    leds_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    17.757 r  leds_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.757    leds[4]
    W18                                                               r  leds[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo/rdPointer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.511ns  (logic 4.333ns (34.633%)  route 8.178ns (65.367%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.614     5.135    fifo/clk_IBUF_BUFG
    SLICE_X61Y81         FDRE                                         r  fifo/rdPointer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  fifo/rdPointer_reg[1]/Q
                         net (fo=18, routed)          1.452     7.043    fifo/rdPointer_reg[1]
    SLICE_X61Y81         LUT6 (Prop_lut6_I2_O)        0.124     7.167 r  fifo/leds_OBUF[14]_inst_i_5/O
                         net (fo=1, routed)           0.667     7.834    fifo/leds_OBUF[14]_inst_i_5_n_0
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124     7.958 r  fifo/leds_OBUF[14]_inst_i_2/O
                         net (fo=15, routed)          0.906     8.864    fifo/numData[3]
    SLICE_X58Y79         LUT6 (Prop_lut6_I1_O)        0.124     8.988 r  fifo/leds_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.153    14.141    leds_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    17.645 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.645    leds[0]
    U16                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo/rdPointer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.325ns  (logic 4.337ns (35.189%)  route 7.988ns (64.811%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.614     5.135    fifo/clk_IBUF_BUFG
    SLICE_X61Y81         FDRE                                         r  fifo/rdPointer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  fifo/rdPointer_reg[1]/Q
                         net (fo=18, routed)          1.452     7.043    fifo/rdPointer_reg[1]
    SLICE_X61Y81         LUT6 (Prop_lut6_I2_O)        0.124     7.167 r  fifo/leds_OBUF[14]_inst_i_5/O
                         net (fo=1, routed)           0.667     7.834    fifo/leds_OBUF[14]_inst_i_5_n_0
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124     7.958 r  fifo/leds_OBUF[14]_inst_i_2/O
                         net (fo=15, routed)          0.907     8.864    fifo/numData[3]
    SLICE_X59Y79         LUT3 (Prop_lut3_I1_O)        0.124     8.988 r  fifo/leds_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.963    13.951    leds_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    17.460 r  leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.460    leds[3]
    V19                                                               r  leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo/rdPointer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.677ns  (logic 4.358ns (37.318%)  route 7.320ns (62.682%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.614     5.135    fifo/clk_IBUF_BUFG
    SLICE_X61Y81         FDRE                                         r  fifo/rdPointer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  fifo/rdPointer_reg[1]/Q
                         net (fo=18, routed)          1.452     7.043    fifo/rdPointer_reg[1]
    SLICE_X61Y81         LUT6 (Prop_lut6_I2_O)        0.124     7.167 r  fifo/leds_OBUF[14]_inst_i_5/O
                         net (fo=1, routed)           0.667     7.834    fifo/leds_OBUF[14]_inst_i_5_n_0
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124     7.958 r  fifo/leds_OBUF[14]_inst_i_2/O
                         net (fo=15, routed)          1.130     9.087    fifo/numData[3]
    SLICE_X58Y79         LUT4 (Prop_lut4_I1_O)        0.124     9.211 r  fifo/leds_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.071    13.283    leds_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    16.812 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.812    leds[1]
    E19                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayInterface/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.494ns  (logic 4.465ns (38.850%)  route 7.029ns (61.150%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.618     5.139    displayInterface/clk_IBUF_BUFG
    SLICE_X59Y84         FDRE                                         r  displayInterface/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  displayInterface/index_reg[1]/Q
                         net (fo=10, routed)          1.825     7.420    receiver/segs_n_OBUF[0]_inst_i_1_0
    SLICE_X64Y81         LUT4 (Prop_lut4_I1_O)        0.124     7.544 r  receiver/segs_n_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.973     8.517    receiver/displayInterface/sel0[1]
    SLICE_X62Y80         LUT5 (Prop_lut5_I2_O)        0.152     8.669 r  receiver/segs_n_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.231    12.900    segs_n_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.733    16.633 r  segs_n_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.633    segs_n[0]
    U7                                                                r  segs_n[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fifo/isFull_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.734ns  (logic 1.363ns (78.610%)  route 0.371ns (21.390%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.587     1.470    fifo/clk_IBUF_BUFG
    SLICE_X62Y82         FDRE                                         r  fifo/isFull_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  fifo/isFull_reg/Q
                         net (fo=21, routed)          0.371     1.982    leds_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         1.222     3.205 r  leds_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.205    leds[15]
    L1                                                                r  leds[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo/wrPointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.166ns  (logic 1.405ns (64.867%)  route 0.761ns (35.133%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.586     1.469    fifo/clk_IBUF_BUFG
    SLICE_X58Y82         FDRE                                         r  fifo/wrPointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  fifo/wrPointer_reg[0]/Q
                         net (fo=33, routed)          0.350     1.960    fifo/wrPointer[0]
    SLICE_X61Y79         LUT6 (Prop_lut6_I1_O)        0.045     2.005 r  fifo/leds_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.411     2.416    leds_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         1.219     3.635 r  leds_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.635    leds[12]
    P3                                                                r  leds[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo/wrPointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.378ns  (logic 1.402ns (58.968%)  route 0.976ns (41.032%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.586     1.469    fifo/clk_IBUF_BUFG
    SLICE_X58Y82         FDRE                                         r  fifo/wrPointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  fifo/wrPointer_reg[0]/Q
                         net (fo=33, routed)          0.349     1.959    fifo/wrPointer[0]
    SLICE_X61Y79         LUT6 (Prop_lut6_I4_O)        0.045     2.004 r  fifo/leds_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           0.627     2.631    leds_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         1.216     3.848 r  leds_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.848    leds[14]
    P1                                                                r  leds[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo/wrPointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.405ns  (logic 1.504ns (62.561%)  route 0.900ns (37.439%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.586     1.469    fifo/clk_IBUF_BUFG
    SLICE_X58Y82         FDRE                                         r  fifo/wrPointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  fifo/wrPointer_reg[0]/Q
                         net (fo=33, routed)          0.185     1.795    fifo/wrPointer[0]
    SLICE_X61Y81         LUT6 (Prop_lut6_I3_O)        0.045     1.840 r  fifo/leds_OBUF[14]_inst_i_4/O
                         net (fo=14, routed)          0.242     2.082    fifo/numData[2]
    SLICE_X61Y79         LUT4 (Prop_lut4_I0_O)        0.048     2.130 r  fifo/leds_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           0.473     2.604    leds_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         1.270     3.874 r  leds_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.874    leds[13]
    N3                                                                r  leds[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo/rdPointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.691ns  (logic 1.412ns (52.479%)  route 1.279ns (47.521%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.586     1.469    fifo/clk_IBUF_BUFG
    SLICE_X62Y81         FDRE                                         r  fifo/rdPointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  fifo/rdPointer_reg[0]/Q
                         net (fo=27, routed)          0.307     1.918    fifo/rdPointer_reg[0]
    SLICE_X61Y79         LUT6 (Prop_lut6_I1_O)        0.045     1.963 r  fifo/leds_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.972     2.934    leds_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.226     4.160 r  leds_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.160    leds[10]
    W3                                                                r  leds[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo/wrPointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.877ns  (logic 1.440ns (50.068%)  route 1.436ns (49.932%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.586     1.469    fifo/clk_IBUF_BUFG
    SLICE_X58Y82         FDRE                                         r  fifo/wrPointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  fifo/wrPointer_reg[0]/Q
                         net (fo=33, routed)          0.185     1.795    fifo/wrPointer[0]
    SLICE_X61Y81         LUT6 (Prop_lut6_I3_O)        0.045     1.840 r  fifo/leds_OBUF[14]_inst_i_4/O
                         net (fo=14, routed)          0.242     2.082    fifo/numData[2]
    SLICE_X61Y79         LUT4 (Prop_lut4_I3_O)        0.045     2.127 r  fifo/leds_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.009     3.137    leds_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.209     4.346 r  leds_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.346    leds[9]
    V3                                                                r  leds[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver/fsmd.RxDShf_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.878ns  (logic 1.437ns (49.921%)  route 1.441ns (50.080%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.587     1.470    receiver/clk_IBUF_BUFG
    SLICE_X63Y82         FDSE                                         r  receiver/fsmd.RxDShf_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDSE (Prop_fdse_C_Q)         0.141     1.611 r  receiver/fsmd.RxDShf_reg[7]/Q
                         net (fo=4, routed)           0.139     1.750    receiver/Q[6]
    SLICE_X60Y82         LUT4 (Prop_lut4_I3_O)        0.045     1.795 r  receiver/segs_n_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.228     2.023    receiver/displayInterface/sel0[2]
    SLICE_X62Y80         LUT5 (Prop_lut5_I4_O)        0.045     2.068 r  receiver/segs_n_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.074     3.142    segs_n_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.206     4.348 r  segs_n_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.348    segs_n[1]
    V5                                                                r  segs_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayInterface/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.877ns  (logic 1.390ns (48.321%)  route 1.487ns (51.679%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.588     1.471    displayInterface/clk_IBUF_BUFG
    SLICE_X59Y84         FDRE                                         r  displayInterface/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  displayInterface/index_reg[1]/Q
                         net (fo=10, routed)          0.362     1.974    displayInterface/index_reg[1]_0
    SLICE_X63Y81         LUT2 (Prop_lut2_I0_O)        0.045     2.019 r  displayInterface/an_n_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.125     3.144    an_n_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     4.348 r  an_n_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.348    an_n[0]
    U2                                                                r  an_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayInterface/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.912ns  (logic 1.475ns (50.644%)  route 1.437ns (49.356%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.588     1.471    displayInterface/clk_IBUF_BUFG
    SLICE_X59Y84         FDRE                                         r  displayInterface/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.141     1.612 f  displayInterface/index_reg[1]/Q
                         net (fo=10, routed)          0.300     1.913    displayInterface/index_reg[1]_0
    SLICE_X62Y81         LUT2 (Prop_lut2_I1_O)        0.048     1.961 r  displayInterface/an_n_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.137     3.098    an_n_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.286     4.384 r  an_n_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.384    an_n[2]
    V4                                                                r  an_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver/fsmd.RxDShf_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs_n[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.942ns  (logic 1.467ns (49.860%)  route 1.475ns (50.140%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.587     1.470    receiver/clk_IBUF_BUFG
    SLICE_X65Y82         FDSE                                         r  receiver/fsmd.RxDShf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDSE (Prop_fdse_C_Q)         0.141     1.611 r  receiver/fsmd.RxDShf_reg[2]/Q
                         net (fo=3, routed)           0.118     1.730    receiver/Q[1]
    SLICE_X64Y81         LUT4 (Prop_lut4_I0_O)        0.045     1.775 r  receiver/segs_n_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.161     1.936    receiver/displayInterface/sel0[1]
    SLICE_X62Y80         LUT5 (Prop_lut5_I4_O)        0.045     1.981 r  receiver/segs_n_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.196     3.176    segs_n_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.412 r  segs_n_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.412    segs_n[4]
    U8                                                                r  segs_n[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sysClk

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TxEn
                            (input port)
  Destination:            TxEnSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.785ns  (logic 1.453ns (25.115%)  route 4.332ns (74.885%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  TxEn (IN)
                         net (fo=0)                   0.000     0.000    TxEn
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  TxEn_IBUF_inst/O
                         net (fo=1, routed)           4.332     5.785    TxEnSynchronizer/D[0]
    SLICE_X58Y80         FDRE                                         r  TxEnSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.497     4.838    TxEnSynchronizer/clk_IBUF_BUFG
    SLICE_X58Y80         FDRE                                         r  TxEnSynchronizer/aux_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rstSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.749ns  (logic 1.454ns (25.288%)  route 4.295ns (74.712%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rst_IBUF_inst/O
                         net (fo=1, routed)           4.295     5.749    rstSynchronizer/D[0]
    SLICE_X56Y81         FDRE                                         r  rstSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.433     4.774    rstSynchronizer/clk_IBUF_BUFG
    SLICE_X56Y81         FDRE                                         r  rstSynchronizer/aux_reg[0]/C

Slack:                    inf
  Source:                 RxD
                            (input port)
  Destination:            receiver/RxDSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.655ns  (logic 1.456ns (31.281%)  route 3.199ns (68.719%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RxD (IN)
                         net (fo=0)                   0.000     0.000    RxD
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RxD_IBUF_inst/O
                         net (fo=1, routed)           3.199     4.655    receiver/RxDSynchronizer/aux_reg[0]_0[0]
    SLICE_X58Y94         FDRE                                         r  receiver/RxDSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.508     4.849    receiver/RxDSynchronizer/clk_IBUF_BUFG
    SLICE_X58Y94         FDRE                                         r  receiver/RxDSynchronizer/aux_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RxD
                            (input port)
  Destination:            receiver/RxDSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.676ns  (logic 0.224ns (13.380%)  route 1.452ns (86.620%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RxD (IN)
                         net (fo=0)                   0.000     0.000    RxD
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  RxD_IBUF_inst/O
                         net (fo=1, routed)           1.452     1.676    receiver/RxDSynchronizer/aux_reg[0]_0[0]
    SLICE_X58Y94         FDRE                                         r  receiver/RxDSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.861     1.989    receiver/RxDSynchronizer/clk_IBUF_BUFG
    SLICE_X58Y94         FDRE                                         r  receiver/RxDSynchronizer/aux_reg[0]/C

Slack:                    inf
  Source:                 TxEn
                            (input port)
  Destination:            TxEnSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.182ns  (logic 0.221ns (10.127%)  route 1.961ns (89.873%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  TxEn (IN)
                         net (fo=0)                   0.000     0.000    TxEn
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  TxEn_IBUF_inst/O
                         net (fo=1, routed)           1.961     2.182    TxEnSynchronizer/D[0]
    SLICE_X58Y80         FDRE                                         r  TxEnSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.851     1.979    TxEnSynchronizer/clk_IBUF_BUFG
    SLICE_X58Y80         FDRE                                         r  TxEnSynchronizer/aux_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rstSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.242ns  (logic 0.222ns (9.896%)  route 2.020ns (90.104%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rst_IBUF_inst/O
                         net (fo=1, routed)           2.020     2.242    rstSynchronizer/D[0]
    SLICE_X56Y81         FDRE                                         r  rstSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.825     1.953    rstSynchronizer/clk_IBUF_BUFG
    SLICE_X56Y81         FDRE                                         r  rstSynchronizer/aux_reg[0]/C





