
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.23+35 (git sha1 23e26ff66, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Running command `read_verilog ../../../usb_cdc/phy_tx.v; read_verilog ../../../usb_cdc/phy_rx.v; read_verilog ../../../usb_cdc/sie.v; read_verilog ../../../usb_cdc/ctrl_endp.v; read_verilog ../../../usb_cdc/in_fifo.v; read_verilog ../../../usb_cdc/out_fifo.v; read_verilog ../../../usb_cdc/bulk_endp.v; read_verilog ../../../usb_cdc/usb_cdc.v; read_verilog ../../common/hdl/prescaler.v; read_verilog ../hdl/loopback_7ch/loopback_7ch.v;' --

1. Executing Verilog-2005 frontend: ../../../usb_cdc/phy_tx.v
Parsing Verilog input from `../../../usb_cdc/phy_tx.v' to AST representation.
Generating RTLIL representation for module `\phy_tx'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_tx.v:107.4-184.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../../../usb_cdc/phy_rx.v
Parsing Verilog input from `../../../usb_cdc/phy_rx.v' to AST representation.
Generating RTLIL representation for module `\phy_rx'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:84.4-93.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:200.4-286.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../../../usb_cdc/sie.v
Parsing Verilog input from `../../../usb_cdc/sie.v' to AST representation.
Generating RTLIL representation for module `\sie'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/sie.v:343.4-595.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../../../usb_cdc/ctrl_endp.v
Parsing Verilog input from `../../../usb_cdc/ctrl_endp.v' to AST representation.
Generating RTLIL representation for module `\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/ctrl_endp.v:422.4-881.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../../../usb_cdc/in_fifo.v
Parsing Verilog input from `../../../usb_cdc/in_fifo.v' to AST representation.
Generating RTLIL representation for module `\in_fifo'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ../../../usb_cdc/out_fifo.v
Parsing Verilog input from `../../../usb_cdc/out_fifo.v' to AST representation.
Generating RTLIL representation for module `\out_fifo'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/out_fifo.v:98.4-129.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ../../../usb_cdc/bulk_endp.v
Parsing Verilog input from `../../../usb_cdc/bulk_endp.v' to AST representation.
Generating RTLIL representation for module `\bulk_endp'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: ../../../usb_cdc/usb_cdc.v
Parsing Verilog input from `../../../usb_cdc/usb_cdc.v' to AST representation.
Generating RTLIL representation for module `\usb_cdc'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/usb_cdc.v:84.4-98.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: ../../common/hdl/prescaler.v
Parsing Verilog input from `../../common/hdl/prescaler.v' to AST representation.
Generating RTLIL representation for module `\prescaler'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: ../hdl/loopback_7ch/loopback_7ch.v
Parsing Verilog input from `../hdl/loopback_7ch/loopback_7ch.v' to AST representation.
Generating RTLIL representation for module `\loopback_7ch'.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -top loopback_7ch; write_json output/loopback_7ch/loopback_7ch.json' --

11. Executing SYNTH_ICE40 pass.

11.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

11.2. Executing HIERARCHY pass (managing design hierarchy).

11.2.1. Analyzing design hierarchy..
Top module:  \loopback_7ch
Used module:     \usb_cdc
Used module:         \bulk_endp
Used module:             \out_fifo
Used module:             \in_fifo
Used module:         \ctrl_endp
Used module:         \sie
Used module:             \phy_tx
Used module:             \phy_rx
Used module:     \prescaler
Parameter \BIT_SAMPLES = 4

11.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\phy_tx'.
Parameter \BIT_SAMPLES = 4
Generating RTLIL representation for module `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_tx.v:107.4-184.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \BIT_SAMPLES = 4

11.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\phy_rx'.
Parameter \BIT_SAMPLES = 4
Generating RTLIL representation for module `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:84.4-93.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:200.4-286.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \OUT_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4

11.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\out_fifo'.
Parameter \OUT_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4
Generating RTLIL representation for module `$paramod$5792d3498c7ff821da17c396b39a7f2393d06f8d\out_fifo'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/out_fifo.v:98.4-129.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \IN_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4

11.2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\in_fifo'.
Parameter \IN_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4
Generating RTLIL representation for module `$paramod$2feeef243d6db3603f6eef0891681e20ee219b84\in_fifo'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4

11.2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\bulk_endp'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4
Generating RTLIL representation for module `$paramod$d596b195528d29703fb8c1c33e126f33b7d4dd31\bulk_endp'.
Parameter \VENDORID = 16'0000000000000000
Parameter \PRODUCTID = 16'0000000000000000
Parameter \CHANNELS = 1
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8

11.2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\ctrl_endp'.
Parameter \VENDORID = 16'0000000000000000
Parameter \PRODUCTID = 16'0000000000000000
Parameter \CHANNELS = 1
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Generating RTLIL representation for module `$paramod$8300132eb2fe5792900b9552f0cc7964d970f1e1\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/ctrl_endp.v:422.4-881.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \IN_CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4

11.2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\sie'.
Parameter \IN_CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Generating RTLIL representation for module `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/sie.v:343.4-595.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \VENDORID = 16'0001110101010000
Parameter \PRODUCTID = 16'0110000100110000
Parameter \CHANNELS = 7
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 0

11.2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\usb_cdc'.
Parameter \VENDORID = 16'0001110101010000
Parameter \PRODUCTID = 16'0110000100110000
Parameter \CHANNELS = 7
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 0
Generating RTLIL representation for module `$paramod$5ce7398d4774eb5cca563f0d271b1d7613b4c6d8\usb_cdc'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/usb_cdc.v:84.4-98.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.

11.2.10. Analyzing design hierarchy..
Top module:  \loopback_7ch
Used module:     $paramod$5ce7398d4774eb5cca563f0d271b1d7613b4c6d8\usb_cdc
Used module:         \bulk_endp
Used module:             $paramod$5792d3498c7ff821da17c396b39a7f2393d06f8d\out_fifo
Used module:             $paramod$2feeef243d6db3603f6eef0891681e20ee219b84\in_fifo
Used module:         \ctrl_endp
Used module:         \sie
Used module:             $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \prescaler
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 0

11.2.11. Executing AST frontend in derive mode using pre-parsed AST for module `\bulk_endp'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 0
Generating RTLIL representation for module `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 0
Found cached RTLIL representation for module `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 0
Found cached RTLIL representation for module `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 0
Found cached RTLIL representation for module `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 0
Found cached RTLIL representation for module `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 0
Found cached RTLIL representation for module `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 0
Found cached RTLIL representation for module `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp'.
Parameter \VENDORID = 16'0001110101010000
Parameter \PRODUCTID = 16'0110000100110000
Parameter \CHANNELS = 7
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8

11.2.12. Executing AST frontend in derive mode using pre-parsed AST for module `\ctrl_endp'.
Parameter \VENDORID = 16'0001110101010000
Parameter \PRODUCTID = 16'0110000100110000
Parameter \CHANNELS = 7
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Generating RTLIL representation for module `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/ctrl_endp.v:422.4-881.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \IN_CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Found cached RTLIL representation for module `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie'.

11.2.13. Analyzing design hierarchy..
Top module:  \loopback_7ch
Used module:     $paramod$5ce7398d4774eb5cca563f0d271b1d7613b4c6d8\usb_cdc
Used module:         $paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp
Used module:             \out_fifo
Used module:             \in_fifo
Used module:         $paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp
Used module:         $paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie
Used module:             \phy_tx
Used module:             \phy_rx
Used module:     \prescaler
Parameter \BIT_SAMPLES = 4
Found cached RTLIL representation for module `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Parameter \BIT_SAMPLES = 4
Found cached RTLIL representation for module `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Parameter \OUT_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 0

11.2.14. Executing AST frontend in derive mode using pre-parsed AST for module `\out_fifo'.
Parameter \OUT_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 0
Generating RTLIL representation for module `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/out_fifo.v:98.4-129.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \IN_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 0

11.2.15. Executing AST frontend in derive mode using pre-parsed AST for module `\in_fifo'.
Parameter \IN_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 0
Generating RTLIL representation for module `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo'.

11.2.16. Analyzing design hierarchy..
Top module:  \loopback_7ch
Used module:     $paramod$5ce7398d4774eb5cca563f0d271b1d7613b4c6d8\usb_cdc
Used module:         $paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp
Used module:             $paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo
Used module:             $paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo
Used module:         $paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp
Used module:         $paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie
Used module:             $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \prescaler

11.2.17. Analyzing design hierarchy..
Top module:  \loopback_7ch
Used module:     $paramod$5ce7398d4774eb5cca563f0d271b1d7613b4c6d8\usb_cdc
Used module:         $paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp
Used module:             $paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo
Used module:             $paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo
Used module:         $paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp
Used module:         $paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie
Used module:             $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \prescaler
Removing unused module `$paramod$8300132eb2fe5792900b9552f0cc7964d970f1e1\ctrl_endp'.
Removing unused module `$paramod$d596b195528d29703fb8c1c33e126f33b7d4dd31\bulk_endp'.
Removing unused module `$paramod$2feeef243d6db3603f6eef0891681e20ee219b84\in_fifo'.
Removing unused module `$paramod$5792d3498c7ff821da17c396b39a7f2393d06f8d\out_fifo'.
Removing unused module `\usb_cdc'.
Removing unused module `\bulk_endp'.
Removing unused module `\out_fifo'.
Removing unused module `\in_fifo'.
Removing unused module `\ctrl_endp'.
Removing unused module `\sie'.
Removing unused module `\phy_rx'.
Removing unused module `\phy_tx'.
Removed 12 unused modules.

11.3. Executing PROC pass (convert processes to netlists).

11.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:422$2652'.
Cleaned up 2 empty switches.

11.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$1340 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$1333 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$1329 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$1322 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$1319 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$1316 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$1313 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$1310 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$1302 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$1295 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$1291 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$1284 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$1281 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$1278 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$1275 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$1272 in module SB_DFFSR.
Marked 1 switch rules as full_case in process $proc$../../common/hdl/prescaler.v:14$1094 in module prescaler.
Marked 7 switch rules as full_case in process $proc$../../../usb_cdc/usb_cdc.v:84$2547 in module $paramod$5ce7398d4774eb5cca563f0d271b1d7613b4c6d8\usb_cdc.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/usb_cdc.v:60$2541 in module $paramod$5ce7398d4774eb5cca563f0d271b1d7613b4c6d8\usb_cdc.
Marked 79 switch rules as full_case in process $proc$../../../usb_cdc/sie.v:343$2061 in module $paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/sie.v:315$2057 in module $paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/sie.v:281$2037 in module $paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.
Marked 2 switch rules as full_case in process $proc$../../../usb_cdc/in_fifo.v:250$3075 in module $paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.
Marked 5 switch rules as full_case in process $proc$../../../usb_cdc/in_fifo.v:219$3031 in module $paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.
Marked 4 switch rules as full_case in process $proc$../../../usb_cdc/in_fifo.v:107$3014 in module $paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.
Marked 4 switch rules as full_case in process $proc$../../../usb_cdc/in_fifo.v:75$2996 in module $paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.
Marked 2 switch rules as full_case in process $proc$../../../usb_cdc/out_fifo.v:254$2981 in module $paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.
Marked 4 switch rules as full_case in process $proc$../../../usb_cdc/out_fifo.v:220$2960 in module $paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.
Marked 5 switch rules as full_case in process $proc$../../../usb_cdc/out_fifo.v:98$2925 in module $paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/out_fifo.v:80$2923 in module $paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.
Removed 1 dead cases from process $proc$../../../usb_cdc/ctrl_endp.v:422$2652 in module $paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.
Marked 98 switch rules as full_case in process $proc$../../../usb_cdc/ctrl_endp.v:422$2652 in module $paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/ctrl_endp.v:388$2650 in module $paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.
Marked 2 switch rules as full_case in process $proc$../../../usb_cdc/ctrl_endp.v:367$2641 in module $paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:90$2608 in module $paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.
Marked 15 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:200$1577 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 8 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:149$1561 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:97$1532 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:84$1522 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:68$1520 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Removed 1 dead cases from process $proc$../../../usb_cdc/phy_tx.v:107$1504 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 9 switch rules as full_case in process $proc$../../../usb_cdc/phy_tx.v:107$1504 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/phy_tx.v:87$1502 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/phy_tx.v:69$1492 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Removed a total of 2 dead cases.

11.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 22 redundant assignments.
Promoted 125 assignments to connections.

11.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1343'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1339'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1332'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1328'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1321'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1318'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1315'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1312'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1309'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1307'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1305'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1301'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1294'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1290'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1283'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1280'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1277'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1274'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1271'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1269'.
  Set init value: \Q = 1'0

11.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \S in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$1340'.
Found async reset \R in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$1329'.
Found async reset \S in `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$1319'.
Found async reset \R in `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$1313'.
Found async reset \S in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$1302'.
Found async reset \R in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$1291'.
Found async reset \S in `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$1281'.
Found async reset \R in `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$1275'.
Found async reset \rstn_i in `\prescaler.$proc$../../common/hdl/prescaler.v:14$1094'.
Found async reset \rstn_i in `$paramod$5ce7398d4774eb5cca563f0d271b1d7613b4c6d8\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:60$2541'.
Found async reset \rstn in `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:315$2057'.
Found async reset \rstn in `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:281$2037'.
Found async reset \app_rstn_i in `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:250$3075'.
Found async reset \rstn_i in `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:219$3031'.
Found async reset \rstn_i in `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:107$3014'.
Found async reset \rstn_i in `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:75$2996'.
Found async reset \app_rstn_i in `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:254$2981'.
Found async reset \rstn_i in `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:220$2960'.
Found async reset \rstn_i in `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$2923'.
Found async reset \rstn in `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:388$2650'.
Found async reset \rstn_i in `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:367$2641'.
Found async reset \rstn in `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:90$2608'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1561'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:97$1532'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:68$1520'.
Found async reset \rstn_i in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1502'.
Found async reset \rstn_i in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:69$1492'.

11.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~281 debug messages>

11.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1343'.
Creating decoders for process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$1340'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1339'.
Creating decoders for process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$1333'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1332'.
Creating decoders for process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$1329'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1328'.
Creating decoders for process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$1322'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1321'.
Creating decoders for process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$1319'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1318'.
Creating decoders for process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$1316'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1315'.
Creating decoders for process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$1313'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1312'.
Creating decoders for process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$1310'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1309'.
Creating decoders for process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$1308'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1307'.
Creating decoders for process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:882$1306'.
Creating decoders for process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1305'.
Creating decoders for process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$1302'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1301'.
Creating decoders for process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$1295'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1294'.
Creating decoders for process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$1291'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1290'.
Creating decoders for process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$1284'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1283'.
Creating decoders for process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$1281'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1280'.
Creating decoders for process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$1278'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1277'.
Creating decoders for process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$1275'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1274'.
Creating decoders for process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$1272'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1271'.
Creating decoders for process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$1270'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1269'.
Creating decoders for process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1268'.
Creating decoders for process `\prescaler.$proc$../../common/hdl/prescaler.v:14$1094'.
     1/1: $0\prescaler_cnt[3:0]
Creating decoders for process `$paramod$5ce7398d4774eb5cca563f0d271b1d7613b4c6d8\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:84$2547'.
     1/21: $7\out_nak[0:0]
     2/21: $7\in_valid[0:0]
     3/21: $7\in_data[7:0]
     4/21: $6\out_nak[0:0]
     5/21: $6\in_valid[0:0]
     6/21: $6\in_data[7:0]
     7/21: $5\out_nak[0:0]
     8/21: $5\in_valid[0:0]
     9/21: $5\in_data[7:0]
    10/21: $4\out_nak[0:0]
    11/21: $4\in_valid[0:0]
    12/21: $4\in_data[7:0]
    13/21: $3\out_nak[0:0]
    14/21: $3\in_valid[0:0]
    15/21: $3\in_data[7:0]
    16/21: $2\out_nak[0:0]
    17/21: $2\in_valid[0:0]
    18/21: $2\in_data[7:0]
    19/21: $1\out_nak[0:0]
    20/21: $1\in_valid[0:0]
    21/21: $1\in_data[7:0]
Creating decoders for process `$paramod$5ce7398d4774eb5cca563f0d271b1d7613b4c6d8\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:60$2541'.
     1/1: $0\rstn_sq[1:0]
Creating decoders for process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
     1/317: $2\rev8$func$../../../usb_cdc/sie.v:582$2025.$result[7:0]$2173 [7]
     2/317: $16\out_eop[0:0]
     3/317: $2\rev8$func$../../../usb_cdc/sie.v:582$2025.$result[7:0]$2173 [6]
     4/317: $2\rev8$func$../../../usb_cdc/sie.v:582$2025.$result[7:0]$2173 [5]
     5/317: $2\rev8$func$../../../usb_cdc/sie.v:582$2025.$result[7:0]$2173 [4]
     6/317: $2\rev8$func$../../../usb_cdc/sie.v:582$2025.$result[7:0]$2173 [3]
     7/317: $2\rev8$func$../../../usb_cdc/sie.v:582$2025.$result[7:0]$2173 [2]
     8/317: $2\rev8$func$../../../usb_cdc/sie.v:582$2025.$result[7:0]$2173 [1]
     9/317: $2\rev8$func$../../../usb_cdc/sie.v:582$2025.$result[7:0]$2173 [0]
    10/317: $2\rev8$func$../../../usb_cdc/sie.v:577$2024.$result[7:0]$2170 [7]
    11/317: $2\rev8$func$../../../usb_cdc/sie.v:577$2024.$result[7:0]$2170 [4]
    12/317: $2\rev8$func$../../../usb_cdc/sie.v:577$2024.$result[7:0]$2170 [3]
    13/317: $2\rev8$func$../../../usb_cdc/sie.v:577$2024.$result[7:0]$2170 [2]
    14/317: $2\rev8$func$../../../usb_cdc/sie.v:577$2024.$result[7:0]$2170 [1]
    15/317: $2\rev8$func$../../../usb_cdc/sie.v:577$2024.$result[7:0]$2170 [0]
    16/317: $3\out_toggle_d[15:0] [15:1]
    17/317: $3\out_toggle_d[15:0] [0]
    18/317: $9\crc16$func$../../../usb_cdc/sie.v:571$2023.$result[15:0]$2524
    19/317: $8\crc16$func$../../../usb_cdc/sie.v:571$2023.$result[15:0]$2520
    20/317: $7\crc16$func$../../../usb_cdc/sie.v:571$2023.$result[15:0]$2516
    21/317: $6\crc16$func$../../../usb_cdc/sie.v:571$2023.$result[15:0]$2512
    22/317: $5\crc16$func$../../../usb_cdc/sie.v:571$2023.$result[15:0]$2508
    23/317: $4\crc16$func$../../../usb_cdc/sie.v:571$2023.$result[15:0]$2504
    24/317: $3\crc16$func$../../../usb_cdc/sie.v:571$2023.$result[15:0]$2500
    25/317: $27\phy_state_d[3:0]
    26/317: $7\in_ready[0:0]
    27/317: $3\in_toggle_d[15:0] [0]
    28/317: $6\in_ready[0:0]
    29/317: $6\tx_data[7:0]
    30/317: $11\pid_d[3:0]
    31/317: $25\phy_state_d[3:0]
    32/317: $5\tx_data[7:0]
    33/317: $10\pid_d[3:0]
    34/317: $5\in_ready[0:0]
    35/317: $24\phy_state_d[3:0]
    36/317: $4\tx_data[7:0]
    37/317: $9\pid_d[3:0]
    38/317: $4\in_ready[0:0]
    39/317: $3\in_req[0:0]
    40/317: $3\tx_valid[0:0]
    41/317: $3\in_ready[0:0]
    42/317: $3\tx_data[7:0]
    43/317: $8\pid_d[3:0]
    44/317: $23\phy_state_d[3:0]
    45/317: $2\data_d[15:0] [15:8]
    46/317: $9\crc16$func$../../../usb_cdc/sie.v:514$2022.$result[15:0]$2441
    47/317: $8\crc16$func$../../../usb_cdc/sie.v:514$2022.$result[15:0]$2437
    48/317: $7\crc16$func$../../../usb_cdc/sie.v:514$2022.$result[15:0]$2433
    49/317: $6\crc16$func$../../../usb_cdc/sie.v:514$2022.$result[15:0]$2429
    50/317: $5\crc16$func$../../../usb_cdc/sie.v:514$2022.$result[15:0]$2425
    51/317: $4\crc16$func$../../../usb_cdc/sie.v:514$2022.$result[15:0]$2421
    52/317: $3\crc16$func$../../../usb_cdc/sie.v:514$2022.$result[15:0]$2417
    53/317: $7\pid_d[3:0]
    54/317: $14\out_toggle_d[15:0]
    55/317: $6$bitselwrite$data$../../../usb_cdc/sie.v:503$2020[15:0]$2402
    56/317: $6$bitselwrite$mask$../../../usb_cdc/sie.v:503$2019[15:0]$2401
    57/317: $6$bitselwrite$sel$../../../usb_cdc/sie.v:503$2021[3:0]$2403
    58/317: $6\pid_d[3:0]
    59/317: $5$bitselwrite$sel$../../../usb_cdc/sie.v:503$2021[3:0]$2399
    60/317: $5$bitselwrite$data$../../../usb_cdc/sie.v:503$2020[15:0]$2398
    61/317: $5$bitselwrite$mask$../../../usb_cdc/sie.v:503$2019[15:0]$2397
    62/317: $13\out_toggle_d[15:0]
    63/317: $22\phy_state_d[3:0]
    64/317: $15\out_eop[0:0]
    65/317: $12\out_toggle_d[15:0]
    66/317: $5$bitselwrite$data$../../../usb_cdc/sie.v:493$2017[15:0]$2379
    67/317: $5$bitselwrite$mask$../../../usb_cdc/sie.v:493$2016[15:0]$2378
    68/317: $5$bitselwrite$sel$../../../usb_cdc/sie.v:493$2018[3:0]$2380
    69/317: $5\out_err[0:0]
    70/317: $4$bitselwrite$sel$../../../usb_cdc/sie.v:503$2021[3:0]$2369
    71/317: $4$bitselwrite$data$../../../usb_cdc/sie.v:503$2020[15:0]$2368
    72/317: $4$bitselwrite$mask$../../../usb_cdc/sie.v:503$2019[15:0]$2367
    73/317: $11\out_toggle_d[15:0]
    74/317: $5\pid_d[3:0]
    75/317: $21\phy_state_d[3:0]
    76/317: $4$bitselwrite$sel$../../../usb_cdc/sie.v:493$2018[3:0]$2366
    77/317: $4$bitselwrite$data$../../../usb_cdc/sie.v:493$2017[15:0]$2365
    78/317: $4$bitselwrite$mask$../../../usb_cdc/sie.v:493$2016[15:0]$2364
    79/317: $14\out_eop[0:0]
    80/317: $4\out_err[0:0]
    81/317: $11\crc16$func$../../../usb_cdc/sie.v:490$2015.$result[15:0]$2361
    82/317: $10\crc16$func$../../../usb_cdc/sie.v:490$2015.$result[15:0]$2357
    83/317: $9\crc16$func$../../../usb_cdc/sie.v:490$2015.$result[15:0]$2353
    84/317: $8\crc16$func$../../../usb_cdc/sie.v:490$2015.$result[15:0]$2349
    85/317: $7\crc16$func$../../../usb_cdc/sie.v:490$2015.$result[15:0]$2345
    86/317: $6\crc16$func$../../../usb_cdc/sie.v:490$2015.$result[15:0]$2341
    87/317: $5\crc16$func$../../../usb_cdc/sie.v:490$2015.$result[15:0]$2337
    88/317: $4\crc16$func$../../../usb_cdc/sie.v:490$2015.$result[15:0]$2333
    89/317: $3\out_valid[0:0]
    90/317: $3$bitselwrite$sel$../../../usb_cdc/sie.v:503$2021[3:0]$2330
    91/317: $3$bitselwrite$data$../../../usb_cdc/sie.v:503$2020[15:0]$2329
    92/317: $3$bitselwrite$mask$../../../usb_cdc/sie.v:503$2019[15:0]$2328
    93/317: $3$bitselwrite$sel$../../../usb_cdc/sie.v:493$2018[3:0]$2327
    94/317: $3$bitselwrite$data$../../../usb_cdc/sie.v:493$2017[15:0]$2326
    95/317: $3$bitselwrite$mask$../../../usb_cdc/sie.v:493$2016[15:0]$2325
    96/317: $3\crc16$func$../../../usb_cdc/sie.v:490$2015.i[3:0]$2324
    97/317: $3\crc16$func$../../../usb_cdc/sie.v:490$2015.crc[15:0]$2323
    98/317: $3\crc16$func$../../../usb_cdc/sie.v:490$2015.data[7:0]$2322
    99/317: $3\crc16$func$../../../usb_cdc/sie.v:490$2015.$result[15:0]$2321
   100/317: $13\out_eop[0:0]
   101/317: $3\out_err[0:0]
   102/317: $10\out_toggle_d[15:0]
   103/317: $4\pid_d[3:0]
   104/317: $20\phy_state_d[3:0]
   105/317: $7\in_data_ack[0:0]
   106/317: $9\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2314
   107/317: $8\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2310
   108/317: $7\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2306
   109/317: $6\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2302
   110/317: $5\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2298
   111/317: $4\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2294
   112/317: $3\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2290
   113/317: $19\phy_state_d[3:0]
   114/317: $26\phy_state_d[3:0]
   115/317: $9\out_toggle_d[0:0]
   116/317: $13\in_toggle_d[0:0]
   117/317: $18\phy_state_d[3:0]
   118/317: $11\out_eop[0:0]
   119/317: $8\out_toggle_d[0:0]
   120/317: $12\in_toggle_d[0:0]
   121/317: $10\out_eop[0:0]
   122/317: $7\out_toggle_d[0:0]
   123/317: $11\in_toggle_d[0:0]
   124/317: $17\phy_state_d[3:0]
   125/317: $5\frame_d[10:0]
   126/317: $9\out_eop[0:0]
   127/317: $6\out_toggle_d[0:0]
   128/317: $10\in_toggle_d[0:0]
   129/317: $5\endp_d[3:0]
   130/317: $5\addr_d[6:0]
   131/317: $16\phy_state_d[3:0]
   132/317: $8\out_eop[0:0]
   133/317: $5\out_toggle_d[0:0]
   134/317: $9\in_toggle_d[0:0]
   135/317: $4\frame_d[10:0]
   136/317: $4\endp_d[3:0]
   137/317: $4\addr_d[6:0]
   138/317: $15\phy_state_d[3:0]
   139/317: $14\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2279
   140/317: $13\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2275
   141/317: $12\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2271
   142/317: $11\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2267
   143/317: $10\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2263
   144/317: $9\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2259
   145/317: $8\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2255
   146/317: $7\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2251
   147/317: $6\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2247
   148/317: $5\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2243
   149/317: $4\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2239
   150/317: $7\out_eop[0:0]
   151/317: $4\out_toggle_d[0:0]
   152/317: $8\in_toggle_d[0:0]
   153/317: $3\frame_d[10:0]
   154/317: $3\endp_d[3:0]
   155/317: $3\addr_d[6:0]
   156/317: $14\phy_state_d[3:0]
   157/317: $3\rev5$func$../../../usb_cdc/sie.v:456$2013.i[2:0]$2236
   158/317: $3\rev5$func$../../../usb_cdc/sie.v:456$2013.$result[4:0]$2234 [3]
   159/317: $3\rev5$func$../../../usb_cdc/sie.v:456$2013.$result[4:0]$2234 [2]
   160/317: $3\rev5$func$../../../usb_cdc/sie.v:456$2013.$result[4:0]$2234 [1]
   161/317: $3\rev5$func$../../../usb_cdc/sie.v:456$2013.$result[4:0]$2234 [0]
   162/317: $12\out_eop[0:0]
   163/317: $3\rev5$func$../../../usb_cdc/sie.v:456$2013.data[4:0]$2235
   164/317: $3\crc5$func$../../../usb_cdc/sie.v:456$2012.i[3:0]$2233
   165/317: $3\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2231
   166/317: $3\crc5$func$../../../usb_cdc/sie.v:456$2012.data[10:0]$2232
   167/317: $2\data_d[15:0] [7:0]
   168/317: $2\rev8$func$../../../usb_cdc/sie.v:577$2024.$result[7:0]$2170 [5]
   169/317: $3\rev5$func$../../../usb_cdc/sie.v:456$2013.$result[4:0]$2234 [4]
   170/317: $10\crc16$func$../../../usb_cdc/sie.v:514$2022.$result[15:0]$2445
   171/317: $13\phy_state_d[3:0]
   172/317: $11\phy_state_d[3:0]
   173/317: $6\in_data_ack[0:0]
   174/317: $6\out_eop[0:0]
   175/317: $7\in_toggle_d[15:0]
   176/317: $6$bitselwrite$data$../../../usb_cdc/sie.v:421$2010[15:0]$2211
   177/317: $6$bitselwrite$mask$../../../usb_cdc/sie.v:421$2009[15:0]$2210
   178/317: $6$bitselwrite$sel$../../../usb_cdc/sie.v:421$2011[3:0]$2212
   179/317: $5$bitselwrite$sel$../../../usb_cdc/sie.v:421$2011[3:0]$2203
   180/317: $5$bitselwrite$data$../../../usb_cdc/sie.v:421$2010[15:0]$2202
   181/317: $5$bitselwrite$mask$../../../usb_cdc/sie.v:421$2009[15:0]$2201
   182/317: $5\in_data_ack[0:0]
   183/317: $5\out_eop[0:0]
   184/317: $6\in_toggle_d[15:0]
   185/317: $10\phy_state_d[3:0]
   186/317: $9\phy_state_d[3:0]
   187/317: $8\phy_state_d[3:0]
   188/317: $7\phy_state_d[3:0]
   189/317: $6\phy_state_d[3:0]
   190/317: $4$bitselwrite$sel$../../../usb_cdc/sie.v:421$2011[3:0]$2185
   191/317: $4$bitselwrite$data$../../../usb_cdc/sie.v:421$2010[15:0]$2184
   192/317: $4$bitselwrite$mask$../../../usb_cdc/sie.v:421$2009[15:0]$2183
   193/317: $4\in_data_ack[0:0]
   194/317: $4\out_eop[0:0]
   195/317: $5\in_toggle_d[15:0]
   196/317: $3$bitselwrite$sel$../../../usb_cdc/sie.v:421$2011[3:0]$2182
   197/317: $3$bitselwrite$data$../../../usb_cdc/sie.v:421$2010[15:0]$2181
   198/317: $3$bitselwrite$mask$../../../usb_cdc/sie.v:421$2009[15:0]$2180
   199/317: $3\in_data_ack[0:0]
   200/317: $3\out_eop[0:0]
   201/317: $4\in_toggle_d[15:0]
   202/317: $5\phy_state_d[3:0]
   203/317: $3\pid_d[3:0]
   204/317: $4\phy_state_d[3:0]
   205/317: $3\phy_state_d[3:0]
   206/317: $2\phy_state_d[3:0]
   207/317: $2\rev8$func$../../../usb_cdc/sie.v:582$2025.i[3:0]$2175
   208/317: $2\rev8$func$../../../usb_cdc/sie.v:582$2025.data[7:0]$2174
   209/317: $2\rev8$func$../../../usb_cdc/sie.v:577$2024.$result[7:0]$2170 [6]
   210/317: $2\rev8$func$../../../usb_cdc/sie.v:577$2024.i[3:0]$2172
   211/317: $2\rev8$func$../../../usb_cdc/sie.v:577$2024.data[7:0]$2171
   212/317: $3\in_toggle_d[15:0] [15:1]
   213/317: $2\crc16$func$../../../usb_cdc/sie.v:571$2023.i[3:0]$2169
   214/317: $2\crc16$func$../../../usb_cdc/sie.v:571$2023.crc[15:0]$2168
   215/317: $2\crc16$func$../../../usb_cdc/sie.v:571$2023.data[7:0]$2167
   216/317: $2\crc16$func$../../../usb_cdc/sie.v:571$2023.$result[15:0]$2166
   217/317: $2\crc16$func$../../../usb_cdc/sie.v:514$2022.i[3:0]$2165
   218/317: $2\crc16$func$../../../usb_cdc/sie.v:514$2022.crc[15:0]$2164
   219/317: $2\crc16$func$../../../usb_cdc/sie.v:514$2022.data[7:0]$2163
   220/317: $2\crc16$func$../../../usb_cdc/sie.v:514$2022.$result[15:0]$2162
   221/317: $2$bitselwrite$sel$../../../usb_cdc/sie.v:503$2021[3:0]$2161
   222/317: $2$bitselwrite$data$../../../usb_cdc/sie.v:503$2020[15:0]$2160
   223/317: $2$bitselwrite$mask$../../../usb_cdc/sie.v:503$2019[15:0]$2159
   224/317: $2$bitselwrite$sel$../../../usb_cdc/sie.v:493$2018[3:0]$2158
   225/317: $2$bitselwrite$data$../../../usb_cdc/sie.v:493$2017[15:0]$2157
   226/317: $2$bitselwrite$mask$../../../usb_cdc/sie.v:493$2016[15:0]$2156
   227/317: $2\crc16$func$../../../usb_cdc/sie.v:490$2015.i[3:0]$2155
   228/317: $2\crc16$func$../../../usb_cdc/sie.v:490$2015.crc[15:0]$2154
   229/317: $2\crc16$func$../../../usb_cdc/sie.v:490$2015.data[7:0]$2153
   230/317: $2\crc16$func$../../../usb_cdc/sie.v:490$2015.$result[15:0]$2152
   231/317: $2\crc16$func$../../../usb_cdc/sie.v:484$2014.i[3:0]$2151
   232/317: $2\crc16$func$../../../usb_cdc/sie.v:484$2014.crc[15:0]$2150
   233/317: $2\crc16$func$../../../usb_cdc/sie.v:484$2014.data[7:0]$2149
   234/317: $2\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2148
   235/317: $2\rev5$func$../../../usb_cdc/sie.v:456$2013.i[2:0]$2147
   236/317: $2\rev5$func$../../../usb_cdc/sie.v:456$2013.data[4:0]$2146
   237/317: $2\rev5$func$../../../usb_cdc/sie.v:456$2013.$result[4:0]$2145
   238/317: $2\crc5$func$../../../usb_cdc/sie.v:456$2012.i[3:0]$2144
   239/317: $2\crc5$func$../../../usb_cdc/sie.v:456$2012.data[10:0]$2143
   240/317: $2\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2142
   241/317: $2$bitselwrite$sel$../../../usb_cdc/sie.v:421$2011[3:0]$2141
   242/317: $2$bitselwrite$data$../../../usb_cdc/sie.v:421$2010[15:0]$2140
   243/317: $2$bitselwrite$mask$../../../usb_cdc/sie.v:421$2009[15:0]$2139
   244/317: $2\in_req[0:0]
   245/317: $2\in_ready[0:0]
   246/317: $2\tx_valid[0:0]
   247/317: $2\tx_data[7:0]
   248/317: $2\in_data_ack[0:0]
   249/317: $2\out_eop[0:0]
   250/317: $2\out_err[0:0]
   251/317: $2\out_valid[0:0]
   252/317: $2\in_byte_d[3:0]
   253/317: $10\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2318
   254/317: $10\crc16$func$../../../usb_cdc/sie.v:571$2023.$result[15:0]$2528
   255/317: $2\crc16_d[15:0]
   256/317: $2\frame_d[10:0]
   257/317: $2\endp_d[3:0]
   258/317: $2\addr_d[6:0]
   259/317: $2\pid_d[3:0]
   260/317: $12\phy_state_d[3:0]
   261/317: $1\out_err[0:0]
   262/317: $1\phy_state_d[3:0]
   263/317: $1\rev8$func$../../../usb_cdc/sie.v:582$2025.i[3:0]$2138
   264/317: $1\rev8$func$../../../usb_cdc/sie.v:582$2025.data[7:0]$2137
   265/317: $1\rev8$func$../../../usb_cdc/sie.v:582$2025.$result[7:0]$2136
   266/317: $1\rev8$func$../../../usb_cdc/sie.v:577$2024.i[3:0]$2135
   267/317: $1\rev8$func$../../../usb_cdc/sie.v:577$2024.data[7:0]$2134
   268/317: $1\rev8$func$../../../usb_cdc/sie.v:577$2024.$result[7:0]$2133
   269/317: $1\crc16$func$../../../usb_cdc/sie.v:571$2023.i[3:0]$2132
   270/317: $1\crc16$func$../../../usb_cdc/sie.v:571$2023.crc[15:0]$2131
   271/317: $1\crc16$func$../../../usb_cdc/sie.v:571$2023.data[7:0]$2130
   272/317: $1\crc16$func$../../../usb_cdc/sie.v:571$2023.$result[15:0]$2129
   273/317: $1\crc16$func$../../../usb_cdc/sie.v:514$2022.i[3:0]$2128
   274/317: $1\crc16$func$../../../usb_cdc/sie.v:514$2022.crc[15:0]$2127
   275/317: $1\crc16$func$../../../usb_cdc/sie.v:514$2022.data[7:0]$2126
   276/317: $1\crc16$func$../../../usb_cdc/sie.v:514$2022.$result[15:0]$2125
   277/317: $1$bitselwrite$sel$../../../usb_cdc/sie.v:503$2021[3:0]$2124
   278/317: $1$bitselwrite$data$../../../usb_cdc/sie.v:503$2020[15:0]$2123
   279/317: $1$bitselwrite$mask$../../../usb_cdc/sie.v:503$2019[15:0]$2122
   280/317: $1$bitselwrite$sel$../../../usb_cdc/sie.v:493$2018[3:0]$2121
   281/317: $1$bitselwrite$data$../../../usb_cdc/sie.v:493$2017[15:0]$2120
   282/317: $1$bitselwrite$mask$../../../usb_cdc/sie.v:493$2016[15:0]$2119
   283/317: $1\crc16$func$../../../usb_cdc/sie.v:490$2015.i[3:0]$2118
   284/317: $1\crc16$func$../../../usb_cdc/sie.v:490$2015.crc[15:0]$2117
   285/317: $1\crc16$func$../../../usb_cdc/sie.v:490$2015.data[7:0]$2116
   286/317: $1\crc16$func$../../../usb_cdc/sie.v:490$2015.$result[15:0]$2115
   287/317: $1\crc16$func$../../../usb_cdc/sie.v:484$2014.i[3:0]$2114
   288/317: $1\crc16$func$../../../usb_cdc/sie.v:484$2014.crc[15:0]$2113
   289/317: $1\crc16$func$../../../usb_cdc/sie.v:484$2014.data[7:0]$2112
   290/317: $1\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2111
   291/317: $1\rev5$func$../../../usb_cdc/sie.v:456$2013.i[2:0]$2110
   292/317: $1\rev5$func$../../../usb_cdc/sie.v:456$2013.data[4:0]$2109
   293/317: $1\rev5$func$../../../usb_cdc/sie.v:456$2013.$result[4:0]$2108
   294/317: $1\crc5$func$../../../usb_cdc/sie.v:456$2012.i[3:0]$2107
   295/317: $1\crc5$func$../../../usb_cdc/sie.v:456$2012.data[10:0]$2106
   296/317: $1\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2105
   297/317: $1$bitselwrite$sel$../../../usb_cdc/sie.v:421$2011[3:0]$2104
   298/317: $1$bitselwrite$data$../../../usb_cdc/sie.v:421$2010[15:0]$2103
   299/317: $1$bitselwrite$mask$../../../usb_cdc/sie.v:421$2009[15:0]$2102
   300/317: $1\in_req[0:0]
   301/317: $1\in_ready[0:0]
   302/317: $1\tx_valid[0:0]
   303/317: $1\tx_data[7:0]
   304/317: $1\in_data_ack[0:0]
   305/317: $1\out_eop[0:0]
   306/317: $1\out_valid[0:0]
   307/317: $1\in_byte_d[3:0]
   308/317: $2\out_toggle_d[15:0]
   309/317: $2\in_toggle_d[15:0]
   310/317: $1\crc16_d[15:0]
   311/317: $1\frame_d[10:0]
   312/317: $1\endp_d[3:0]
   313/317: $1\addr_d[6:0]
   314/317: $1\pid_d[3:0]
   315/317: $1\data_d[15:0]
   316/317: $1\out_toggle_d[15:1]
   317/317: $1\in_toggle_d[15:1]
Creating decoders for process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:315$2057'.
     1/10: $0\in_byte_q[3:0]
     2/10: $0\out_toggle_q[15:0]
     3/10: $0\in_toggle_q[15:0]
     4/10: $0\crc16_q[15:0]
     5/10: $0\frame_q[10:0]
     6/10: $0\endp_q[3:0]
     7/10: $0\addr_q[6:0]
     8/10: $0\pid_q[3:0]
     9/10: $0\phy_state_q[3:0]
    10/10: $0\data_q[15:0]
Creating decoders for process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:281$2037'.
     1/4: $0\in_data_ack_q[0:0]
     2/4: $0\out_eop_q[0:0]
     3/4: $0\out_err_q[0:0]
     4/4: $0\delay_cnt_q[4:0]
Creating decoders for process `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:250$3075'.
     1/3: $0\genblk1.u_ltx4_async_data.in_iready_sq[1:0]
     2/3: $0\genblk1.u_ltx4_async_data.in_data_q[7:0]
     3/3: $0\genblk1.u_ltx4_async_data.in_iready_mask_q[0:0]
Creating decoders for process `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:219$3031'.
     1/20: $4$lookahead\in_fifo_q$3030[71:0]$3058
     2/20: $4$bitselwrite$data$../../../usb_cdc/in_fifo.v:235$2991[71:0]$3056
     3/20: $4$bitselwrite$mask$../../../usb_cdc/in_fifo.v:235$2990[71:0]$3055
     4/20: $4$bitselwrite$sel$../../../usb_cdc/in_fifo.v:235$2992[31:0]$3057
     5/20: $3$lookahead\in_fifo_q$3030[71:0]$3051
     6/20: $3$bitselwrite$sel$../../../usb_cdc/in_fifo.v:235$2992[31:0]$3050
     7/20: $3$bitselwrite$data$../../../usb_cdc/in_fifo.v:235$2991[71:0]$3049
     8/20: $3$bitselwrite$mask$../../../usb_cdc/in_fifo.v:235$2990[71:0]$3048
     9/20: $2$lookahead\in_fifo_q$3030[71:0]$3045
    10/20: $2$bitselwrite$sel$../../../usb_cdc/in_fifo.v:235$2992[31:0]$3044
    11/20: $2$bitselwrite$data$../../../usb_cdc/in_fifo.v:235$2991[71:0]$3043
    12/20: $2$bitselwrite$mask$../../../usb_cdc/in_fifo.v:235$2990[71:0]$3042
    13/20: $1$lookahead\in_fifo_q$3030[71:0]$3040
    14/20: $1$bitselwrite$sel$../../../usb_cdc/in_fifo.v:235$2992[31:0]$3039
    15/20: $1$bitselwrite$data$../../../usb_cdc/in_fifo.v:235$2991[71:0]$3038
    16/20: $1$bitselwrite$mask$../../../usb_cdc/in_fifo.v:235$2990[71:0]$3037
    17/20: $0\genblk1.u_ltx4_async_data.in_ovalid_sq[1:0]
    18/20: $0\genblk1.u_ltx4_async_data.in_ovalid_mask_q[0:0]
    19/20: $0\delay_in_cnt_q[1:0]
    20/20: $0\in_last_q[3:0]
Creating decoders for process `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:107$3014'.
     1/2: $0\in_first_qq[3:0]
     2/2: $0\in_first_q[3:0]
Creating decoders for process `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:75$2996'.
     1/3: $0\in_req_q[0:0]
     2/3: $0\in_valid_q[0:0]
     3/3: $0\in_state_q[0:0]
Creating decoders for process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:254$2981'.
     1/2: $0\genblk1.u_ltx4_async_data.out_ovalid_sq[1:0]
     2/2: $0\genblk1.u_ltx4_async_data.out_ovalid_mask_q[0:0]
Creating decoders for process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:220$2960'.
     1/6: $0\genblk1.u_ltx4_async_data.out_iready_sq[1:0]
     2/6: $0\genblk1.u_ltx4_async_data.out_data_q[7:0]
     3/6: $0\genblk1.u_ltx4_async_data.out_iready_mask_q[0:0]
     4/6: $0\delay_out_cnt_q[1:0]
     5/6: $0\out_full_q[0:0]
     6/6: $0\out_first_q[3:0]
Creating decoders for process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2925'.
     1/26: $5\out_last_dd[3:0]
     2/26: $3\out_nak_d[0:0]
     3/26: $3\out_state_d[1:0]
     4/26: $3$bitselwrite$sel$../../../usb_cdc/out_fifo.v:122$2922[31:0]$2943
     5/26: $3$bitselwrite$data$../../../usb_cdc/out_fifo.v:122$2921[71:0]$2942
     6/26: $3$bitselwrite$mask$../../../usb_cdc/out_fifo.v:122$2920[71:0]$2941
     7/26: $4\out_last_dd[3:0]
     8/26: $3\out_fifo_d[71:0]
     9/26: $3\out_last_dd[3:0]
    10/26: $3\out_last_d[3:0]
    11/26: $2\out_last_dd[3:0]
    12/26: $2\out_last_d[3:0]
    13/26: $2\out_state_d[1:0]
    14/26: $2$bitselwrite$sel$../../../usb_cdc/out_fifo.v:122$2922[31:0]$2936
    15/26: $2$bitselwrite$data$../../../usb_cdc/out_fifo.v:122$2921[71:0]$2935
    16/26: $2$bitselwrite$mask$../../../usb_cdc/out_fifo.v:122$2920[71:0]$2934
    17/26: $2\out_nak_d[0:0]
    18/26: $2\out_fifo_d[71:0]
    19/26: $1\out_nak_d[0:0]
    20/26: $1\out_last_dd[3:0]
    21/26: $1\out_state_d[1:0]
    22/26: $1$bitselwrite$sel$../../../usb_cdc/out_fifo.v:122$2922[31:0]$2932
    23/26: $1$bitselwrite$data$../../../usb_cdc/out_fifo.v:122$2921[71:0]$2931
    24/26: $1$bitselwrite$mask$../../../usb_cdc/out_fifo.v:122$2920[71:0]$2930
    25/26: $1\out_last_d[3:0]
    26/26: $1\out_fifo_d[71:0]
Creating decoders for process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$2923'.
     1/5: $0\out_nak_q[0:0]
     2/5: $0\out_last_qq[3:0]
     3/5: $0\out_last_q[3:0]
     4/5: $0\out_fifo_q[71:0]
     5/5: $0\out_state_q[1:0]
Creating decoders for process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:422$2652'.
     1/244: $18\state_d[1:0]
     2/244: $17\state_d[1:0]
     3/244: $16\state_d[1:0]
     4/244: $18\in_data[7:0]
     5/244: $17\in_data[7:0]
     6/244: $16\in_data[7:0]
     7/244: $15\in_data[7:0]
     8/244: $14\in_data[7:0]
     9/244: $13\in_data[7:0]
    10/244: $12\in_data[7:0]
    11/244: $16\in_valid[0:0]
    12/244: $11\in_data[7:0]
    13/244: $9\i[31:0]
    14/244: $8\i[31:0]
    15/244: $15\in_valid[0:0]
    16/244: $10\in_data[7:0]
    17/244: $14\in_valid[0:0]
    18/244: $9\in_data[7:0]
    19/244: $13\in_valid[0:0]
    20/244: $8\in_data[7:0]
    21/244: $12\in_valid[0:0]
    22/244: $7\in_data[7:0]
    23/244: $7\i[31:0]
    24/244: $12\byte_cnt_d[8:0]
    25/244: $15\state_d[1:0]
    26/244: $14\state_d[1:0]
    27/244: $13\state_d[1:0]
    28/244: $6\i[31:0]
    29/244: $11\in_valid[0:0]
    30/244: $6\in_data[7:0]
    31/244: $11\byte_cnt_d[8:0]
    32/244: $12\state_d[1:0]
    33/244: $5\i[31:0]
    34/244: $10\in_valid[0:0]
    35/244: $5\in_data[7:0]
    36/244: $10\byte_cnt_d[8:0]
    37/244: $4\i[31:0]
    38/244: $9\in_valid[0:0]
    39/244: $4\in_data[7:0]
    40/244: $9\byte_cnt_d[8:0]
    41/244: $11\state_d[1:0]
    42/244: $9\in_zlp[0:0]
    43/244: $11\in_toggle_reset[0:0]
    44/244: $11\out_toggle_reset[0:0]
    45/244: $11\dev_state_dd[1:0]
    46/244: $10\dev_state_dd[1:0]
    47/244: $10\addr_dd[6:0]
    48/244: $10\out_toggle_reset[0:0]
    49/244: $10\in_toggle_reset[0:0]
    50/244: $9\out_toggle_reset[0:0]
    51/244: $9\in_toggle_reset[0:0]
    52/244: $9\addr_dd[6:0]
    53/244: $9\dev_state_dd[1:0]
    54/244: $10\state_d[1:0]
    55/244: $8\out_toggle_reset[0:0]
    56/244: $8\in_toggle_reset[0:0]
    57/244: $8\addr_dd[6:0]
    58/244: $8\dev_state_dd[1:0]
    59/244: $9\state_d[1:0]
    60/244: $8\in_valid[0:0]
    61/244: $8\in_zlp[0:0]
    62/244: $8\byte_cnt_d[8:0]
    63/244: $8\state_d[1:0]
    64/244: $7\out_toggle_reset[0:0]
    65/244: $7\in_toggle_reset[0:0]
    66/244: $7\in_valid[0:0]
    67/244: $7\in_zlp[0:0]
    68/244: $7\addr_dd[6:0]
    69/244: $7\dev_state_dd[1:0]
    70/244: $7\byte_cnt_d[8:0]
    71/244: $7\state_d[1:0]
    72/244: $6\out_toggle_reset[0:0]
    73/244: $6\in_toggle_reset[0:0]
    74/244: $6\in_valid[0:0]
    75/244: $6\in_zlp[0:0]
    76/244: $6\addr_dd[6:0]
    77/244: $6\dev_state_dd[1:0]
    78/244: $6\byte_cnt_d[8:0]
    79/244: $5\out_toggle_reset[0:0]
    80/244: $5\in_toggle_reset[0:0]
    81/244: $5\in_valid[0:0]
    82/244: $5\in_zlp[0:0]
    83/244: $5\addr_dd[6:0]
    84/244: $5\dev_state_dd[1:0]
    85/244: $5\byte_cnt_d[8:0]
    86/244: $6\state_d[1:0]
    87/244: $67\req_d[3:0]
    88/244: $66\req_d[3:0]
    89/244: $65\req_d[3:0]
    90/244: $64\req_d[3:0]
    91/244: $10\max_length_d[8:0]
    92/244: $63\req_d[3:0]
    93/244: $62\req_d[3:0]
    94/244: $61\req_d[3:0]
    95/244: $9\max_length_d[8:0]
    96/244: $8\max_length_d[8:8]
    97/244: $60\req_d[3:0]
    98/244: $59\req_d[3:0]
    99/244: $58\req_d[3:0]
   100/244: $57\req_d[3:0]
   101/244: $7\max_length_d[8:0]
   102/244: $56\req_d[3:0]
   103/244: $55\req_d[3:0]
   104/244: $54\req_d[3:0]
   105/244: $6\max_length_d[8:0]
   106/244: $53\req_d[3:0]
   107/244: $52\req_d[3:0]
   108/244: $51\req_d[3:0]
   109/244: $50\req_d[3:0]
   110/244: $49\req_d[3:0]
   111/244: $48\req_d[3:0]
   112/244: $47\req_d[3:0]
   113/244: $46\req_d[3:0]
   114/244: $45\req_d[3:0]
   115/244: $44\req_d[3:0]
   116/244: $43\req_d[3:0]
   117/244: $42\req_d[3:0]
   118/244: $41\req_d[3:0]
   119/244: $40\req_d[3:0]
   120/244: $39\req_d[3:0]
   121/244: $38\req_d[3:0]
   122/244: $37\req_d[3:0]
   123/244: $36\req_d[3:0]
   124/244: $35\req_d[3:0]
   125/244: $34\req_d[3:0]
   126/244: $33\req_d[3:0]
   127/244: $32\req_d[3:0]
   128/244: $31\req_d[3:0]
   129/244: $30\req_d[3:0]
   130/244: $29\req_d[3:0]
   131/244: $28\req_d[3:0]
   132/244: $8\dev_state_d[1:0]
   133/244: $27\req_d[3:0]
   134/244: $7\dev_state_d[1:0]
   135/244: $26\req_d[3:0]
   136/244: $7\addr_d[6:0]
   137/244: $25\req_d[3:0]
   138/244: $24\req_d[3:0]
   139/244: $23\req_d[3:0]
   140/244: $22\req_d[3:0]
   141/244: $7\string_index_d[7:0]
   142/244: $21\req_d[3:0]
   143/244: $20\req_d[3:0]
   144/244: $19\req_d[3:0]
   145/244: $18\req_d[3:0]
   146/244: $6\dev_state_d[1:0]
   147/244: $6\string_index_d[7:0]
   148/244: $6\addr_d[6:0]
   149/244: $17\req_d[3:0]
   150/244: $16\req_d[3:0]
   151/244: $15\req_d[3:0]
   152/244: $14\req_d[3:0]
   153/244: $13\req_d[3:0]
   154/244: $12\req_d[3:0]
   155/244: $11\req_d[3:0]
   156/244: $10\req_d[3:0]
   157/244: $9\req_d[3:0]
   158/244: $8\req_d[3:0]
   159/244: $7\req_d[3:0]
   160/244: $6\req_d[3:0]
   161/244: $5\req_d[3:0]
   162/244: $5\rec_d[1:0]
   163/244: $5\class_d[0:0]
   164/244: $5\in_dir_d[0:0]
   165/244: $5\in_endp_d[0:0]
   166/244: $5\dev_state_d[1:0]
   167/244: $5\string_index_d[7:0]
   168/244: $5\max_length_d[8:0]
   169/244: $5\addr_d[6:0]
   170/244: $4\in_endp_d[0:0]
   171/244: $4\dev_state_d[1:0]
   172/244: $4\string_index_d[7:0]
   173/244: $4\req_d[3:0]
   174/244: $4\rec_d[1:0]
   175/244: $4\class_d[0:0]
   176/244: $4\in_dir_d[0:0]
   177/244: $4\max_length_d[8:0]
   178/244: $4\addr_d[6:0]
   179/244: $4\byte_cnt_d[8:0]
   180/244: $4\out_toggle_reset[0:0]
   181/244: $4\in_toggle_reset[0:0]
   182/244: $4\in_valid[0:0]
   183/244: $4\in_zlp[0:0]
   184/244: $4\addr_dd[6:0]
   185/244: $4\dev_state_dd[1:0]
   186/244: $5\state_d[1:0]
   187/244: $3\i[31:0]
   188/244: $3\out_toggle_reset[0:0]
   189/244: $3\in_toggle_reset[0:0]
   190/244: $3\in_valid[0:0]
   191/244: $3\in_zlp[0:0]
   192/244: $3\in_data[7:0]
   193/244: $3\in_endp_d[0:0]
   194/244: $3\addr_dd[6:0]
   195/244: $3\dev_state_dd[1:0]
   196/244: $3\dev_state_d[1:0]
   197/244: $3\string_index_d[7:0]
   198/244: $3\req_d[3:0]
   199/244: $3\rec_d[1:0]
   200/244: $3\class_d[0:0]
   201/244: $3\in_dir_d[0:0]
   202/244: $3\max_length_d[8:0]
   203/244: $3\byte_cnt_d[8:0]
   204/244: $4\state_d[1:0]
   205/244: $3\addr_d[6:0]
   206/244: $3\state_d[1:0]
   207/244: $2\i[31:0]
   208/244: $2\out_toggle_reset[0:0]
   209/244: $2\in_toggle_reset[0:0]
   210/244: $2\in_valid[0:0]
   211/244: $2\in_zlp[0:0]
   212/244: $2\in_data[7:0]
   213/244: $2\in_endp_d[0:0]
   214/244: $2\addr_dd[6:0]
   215/244: $2\dev_state_dd[1:0]
   216/244: $2\dev_state_d[1:0]
   217/244: $2\string_index_d[7:0]
   218/244: $2\req_d[3:0]
   219/244: $2\rec_d[1:0]
   220/244: $2\class_d[0:0]
   221/244: $2\in_dir_d[0:0]
   222/244: $2\max_length_d[8:0]
   223/244: $2\byte_cnt_d[8:0]
   224/244: $2\addr_d[6:0]
   225/244: $2\state_d[1:0]
   226/244: $1\state_d[1:0]
   227/244: $1\i[31:0]
   228/244: $1\out_toggle_reset[0:0]
   229/244: $1\in_toggle_reset[0:0]
   230/244: $1\in_valid[0:0]
   231/244: $1\in_zlp[0:0]
   232/244: $1\in_data[7:0]
   233/244: $1\in_endp_d[0:0]
   234/244: $1\addr_dd[6:0]
   235/244: $1\dev_state_dd[1:0]
   236/244: $1\dev_state_d[1:0]
   237/244: $1\string_index_d[7:0]
   238/244: $1\req_d[3:0]
   239/244: $1\rec_d[1:0]
   240/244: $1\class_d[0:0]
   241/244: $1\in_dir_d[0:0]
   242/244: $1\max_length_d[8:0]
   243/244: $1\byte_cnt_d[8:0]
   244/244: $1\addr_d[6:0]
Creating decoders for process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:388$2650'.
     1/12: $0\in_endp_q[0:0]
     2/12: $0\addr_qq[6:0]
     3/12: $0\dev_state_q[1:0]
     4/12: $0\string_index_q[7:0]
     5/12: $0\req_q[3:0]
     6/12: $0\rec_q[1:0]
     7/12: $0\class_q[0:0]
     8/12: $0\in_dir_q[0:0]
     9/12: $0\max_length_q[8:0]
    10/12: $0\byte_cnt_q[8:0]
    11/12: $0\state_q[1:0]
    12/12: $0\addr_q[6:0]
Creating decoders for process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:367$2641'.
     1/3: $0\usb_reset_q[0:0]
     2/3: $0\in_req_q[0:0]
     3/3: $0\dev_state_qq[1:0]
Creating decoders for process `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:90$2608'.
     1/1: $0\u_async_app_rstn.app_rstn_sq[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$1577'.
     1/48: $13\rx_state_d[2:0]
     2/48: $9\rx_valid_fd[0:0]
     3/48: $12\data_d[7:0]
     4/48: $9\stuffing_cnt_d[2:0]
     5/48: $11\data_d[8:8]
     6/48: $9\data_d[8:0] [8]
     7/48: $9\data_d[8:0] [7:0]
     8/48: $12\rx_state_d[2:0]
     9/48: $10\data_d[8:0]
    10/48: $7\rx_valid_fd[0:0]
    11/48: $11\rx_state_d[2:0]
    12/48: $8\rx_valid_fd[0:0]
    13/48: $8\stuffing_cnt_d[2:0]
    14/48: $6\rx_valid_fd[0:0]
    15/48: $10\rx_state_d[2:0]
    16/48: $7\stuffing_cnt_d[2:0]
    17/48: $8\data_d[8:0]
    18/48: $7\data_d[8:0]
    19/48: $5\rx_valid_fd[0:0]
    20/48: $9\rx_state_d[2:0]
    21/48: $8\rx_state_d[2:0]
    22/48: $4\rx_valid_fd[0:0]
    23/48: $6\data_d[8:0]
    24/48: $3\rx_valid_fd[0:0]
    25/48: $7\rx_state_d[2:0]
    26/48: $5\data_d[8:0]
    27/48: $6\stuffing_cnt_d[2:0]
    28/48: $2\rx_valid_fd[0:0]
    29/48: $6\rx_state_d[2:0]
    30/48: $5\stuffing_cnt_d[2:0]
    31/48: $4\data_d[8:0]
    32/48: $4\stuffing_cnt_d[2:0]
    33/48: $4\rx_valid_rd[0:0]
    34/48: $5\rx_state_d[2:0]
    35/48: $3\rx_valid_rd[0:0]
    36/48: $4\rx_state_d[2:0]
    37/48: $3\stuffing_cnt_d[2:0]
    38/48: $3\data_d[8:0]
    39/48: $3\rx_state_d[2:0]
    40/48: $2\rx_valid_rd[0:0]
    41/48: $2\stuffing_cnt_d[2:0]
    42/48: $2\data_d[8:0]
    43/48: $2\rx_state_d[2:0]
    44/48: $1\rx_state_d[2:0]
    45/48: $1\rx_valid_fd[0:0]
    46/48: $1\rx_valid_rd[0:0]
    47/48: $1\stuffing_cnt_d[2:0]
    48/48: $1\data_d[8:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1561'.
     1/9: $0\rx_en_q[0:0]
     2/9: $0\dp_pu_q[0:0]
     3/9: $0\cnt_q[17:0]
     4/9: $0\rx_valid_fq[0:0]
     5/9: $0\rx_valid_rq[0:0]
     6/9: $0\rx_state_q[2:0]
     7/9: $0\nrzi_q[3:0]
     8/9: $0\stuffing_cnt_q[2:0]
     9/9: $0\data_q[8:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:97$1532'.
     1/1: $0\clk_cnt_q[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:84$1522'.
     1/3: $3\nrzi[1:0]
     2/3: $2\nrzi[1:0]
     3/3: $1\nrzi[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:68$1520'.
     1/2: $0\dn_q[2:0]
     2/2: $0\dp_q[2:0]
Creating decoders for process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1504'.
     1/41: $8\data_d[7:0]
     2/41: $8\bit_cnt_d[2:0]
     3/41: $8\tx_state_d[1:0]
     4/41: $6\tx_ready[0:0]
     5/41: $7\data_d[7:0]
     6/41: $7\bit_cnt_d[2:0]
     7/41: $7\tx_state_d[1:0]
     8/41: $5\tx_ready[0:0]
     9/41: $6\data_d[7:0]
    10/41: $6\bit_cnt_d[2:0]
    11/41: $6\tx_state_d[1:0]
    12/41: $4\tx_ready[0:0]
    13/41: $5\data_d[7:0]
    14/41: $5\bit_cnt_d[2:0]
    15/41: $5\tx_state_d[1:0]
    16/41: $6\nrzi_d[0:0]
    17/41: $5\stuffing_cnt_d[2:0]
    18/41: $3\tx_ready[0:0]
    19/41: $5\nrzi_d[0:0]
    20/41: $4\stuffing_cnt_d[2:0]
    21/41: $4\data_d[7:0]
    22/41: $4\bit_cnt_d[2:0]
    23/41: $4\tx_state_d[1:0]
    24/41: $3\tx_state_d[1:0]
    25/41: $4\nrzi_d[0:0]
    26/41: $3\data_d[7:0]
    27/41: $3\bit_cnt_d[2:0]
    28/41: $3\stuffing_cnt_d[2:0]
    29/41: $3\nrzi_d[0:0]
    30/41: $2\data_d[7:0]
    31/41: $2\bit_cnt_d[2:0]
    32/41: $2\tx_state_d[1:0]
    33/41: $2\tx_ready[0:0]
    34/41: $2\stuffing_cnt_d[2:0]
    35/41: $2\nrzi_d[0:0]
    36/41: $1\nrzi_d[0:0]
    37/41: $1\stuffing_cnt_d[2:0]
    38/41: $1\tx_ready[0:0]
    39/41: $1\data_d[7:0]
    40/41: $1\bit_cnt_d[2:0]
    41/41: $1\tx_state_d[1:0]
Creating decoders for process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1502'.
     1/6: $0\tx_valid_q[0:0]
     2/6: $0\nrzi_q[0:0]
     3/6: $0\stuffing_cnt_q[2:0]
     4/6: $0\data_q[7:0]
     5/6: $0\bit_cnt_q[2:0]
     6/6: $0\tx_state_q[1:0]
Creating decoders for process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:69$1492'.
     1/1: $0\clk_cnt_q[1:0]

11.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$5ce7398d4774eb5cca563f0d271b1d7613b4c6d8\usb_cdc.\in_data' from process `$paramod$5ce7398d4774eb5cca563f0d271b1d7613b4c6d8\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:84$2547'.
No latch inferred for signal `$paramod$5ce7398d4774eb5cca563f0d271b1d7613b4c6d8\usb_cdc.\in_valid' from process `$paramod$5ce7398d4774eb5cca563f0d271b1d7613b4c6d8\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:84$2547'.
No latch inferred for signal `$paramod$5ce7398d4774eb5cca563f0d271b1d7613b4c6d8\usb_cdc.\out_nak' from process `$paramod$5ce7398d4774eb5cca563f0d271b1d7613b4c6d8\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:84$2547'.
No latch inferred for signal `$paramod$5ce7398d4774eb5cca563f0d271b1d7613b4c6d8\usb_cdc.\u_mux.j' from process `$paramod$5ce7398d4774eb5cca563f0d271b1d7613b4c6d8\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:84$2547'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\data_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\phy_state_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\pid_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\addr_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\endp_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\frame_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_toggle_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\out_toggle_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_byte_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\out_valid' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\out_err' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\out_eop' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_data_ack' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\tx_data' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\tx_valid' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_ready' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_req' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:421$2009' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$data$../../../usb_cdc/sie.v:421$2010' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$sel$../../../usb_cdc/sie.v:421$2011' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc5$func$../../../usb_cdc/sie.v:456$2012.$result' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc5$func$../../../usb_cdc/sie.v:456$2012.data' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc5$func$../../../usb_cdc/sie.v:456$2012.i' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\rev5$func$../../../usb_cdc/sie.v:456$2013.$result' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\rev5$func$../../../usb_cdc/sie.v:456$2013.data' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\rev5$func$../../../usb_cdc/sie.v:456$2013.i' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:484$2014.$result' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:484$2014.data' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:484$2014.crc' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:484$2014.i' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:490$2015.$result' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:490$2015.data' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:490$2015.crc' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:490$2015.i' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:493$2016' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$data$../../../usb_cdc/sie.v:493$2017' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$sel$../../../usb_cdc/sie.v:493$2018' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:503$2019' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$data$../../../usb_cdc/sie.v:503$2020' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$sel$../../../usb_cdc/sie.v:503$2021' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:514$2022.$result' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:514$2022.data' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:514$2022.crc' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:514$2022.i' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:571$2023.$result' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:571$2023.data' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:571$2023.crc' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:571$2023.i' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\rev8$func$../../../usb_cdc/sie.v:577$2024.$result' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\rev8$func$../../../usb_cdc/sie.v:577$2024.data' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\rev8$func$../../../usb_cdc/sie.v:577$2024.i' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\rev8$func$../../../usb_cdc/sie.v:582$2025.$result' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\rev8$func$../../../usb_cdc/sie.v:582$2025.data' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\rev8$func$../../../usb_cdc/sie.v:582$2025.i' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
No latch inferred for signal `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.\out_state_d' from process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2925'.
No latch inferred for signal `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.\out_fifo_d' from process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2925'.
No latch inferred for signal `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.\out_last_d' from process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2925'.
No latch inferred for signal `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.\out_last_dd' from process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2925'.
No latch inferred for signal `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.\out_nak_d' from process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2925'.
No latch inferred for signal `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$bitselwrite$mask$../../../usb_cdc/out_fifo.v:122$2920' from process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2925'.
No latch inferred for signal `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$bitselwrite$data$../../../usb_cdc/out_fifo.v:122$2921' from process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2925'.
No latch inferred for signal `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$bitselwrite$sel$../../../usb_cdc/out_fifo.v:122$2922' from process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2925'.
No latch inferred for signal `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.\addr_d' from process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:422$2652'.
No latch inferred for signal `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.\state_d' from process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:422$2652'.
No latch inferred for signal `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.\byte_cnt_d' from process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:422$2652'.
No latch inferred for signal `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.\max_length_d' from process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:422$2652'.
No latch inferred for signal `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.\in_dir_d' from process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:422$2652'.
No latch inferred for signal `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.\class_d' from process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:422$2652'.
No latch inferred for signal `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.\rec_d' from process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:422$2652'.
No latch inferred for signal `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.\req_d' from process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:422$2652'.
No latch inferred for signal `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.\string_index_d' from process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:422$2652'.
No latch inferred for signal `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.\dev_state_d' from process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:422$2652'.
No latch inferred for signal `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.\dev_state_dd' from process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:422$2652'.
No latch inferred for signal `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.\addr_dd' from process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:422$2652'.
No latch inferred for signal `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.\in_endp_d' from process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:422$2652'.
No latch inferred for signal `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.\in_data' from process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:422$2652'.
No latch inferred for signal `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.\in_zlp' from process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:422$2652'.
No latch inferred for signal `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.\in_valid' from process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:422$2652'.
No latch inferred for signal `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.\in_toggle_reset' from process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:422$2652'.
No latch inferred for signal `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.\out_toggle_reset' from process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:422$2652'.
Latch inferred for signal `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.\i' from process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:422$2652': $auto$proc_dlatch.cc:427:proc_dlatch$13693
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$1577'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$1577'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_state_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$1577'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_rd' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$1577'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_fd' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$1577'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:84$1522'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_state_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1504'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\bit_cnt_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1504'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1504'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1504'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1504'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_ready' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1504'.

11.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$1340'.
  created $adff cell `$procdff$14042' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$1333'.
  created $dff cell `$procdff$14043' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$1329'.
  created $adff cell `$procdff$14044' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$1322'.
  created $dff cell `$procdff$14045' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$1319'.
  created $adff cell `$procdff$14046' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$1316'.
  created $dff cell `$procdff$14047' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$1313'.
  created $adff cell `$procdff$14048' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$1310'.
  created $dff cell `$procdff$14049' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$1308'.
  created $dff cell `$procdff$14050' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:882$1306'.
  created $dff cell `$procdff$14051' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$1302'.
  created $adff cell `$procdff$14052' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$1295'.
  created $dff cell `$procdff$14053' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$1291'.
  created $adff cell `$procdff$14054' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$1284'.
  created $dff cell `$procdff$14055' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$1281'.
  created $adff cell `$procdff$14056' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$1278'.
  created $dff cell `$procdff$14057' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$1275'.
  created $adff cell `$procdff$14058' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$1272'.
  created $dff cell `$procdff$14059' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$1270'.
  created $dff cell `$procdff$14060' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1268'.
  created $dff cell `$procdff$14061' with positive edge clock.
Creating register for signal `\prescaler.\prescaler_cnt' using process `\prescaler.$proc$../../common/hdl/prescaler.v:14$1094'.
  created $adff cell `$procdff$14062' with positive edge clock and negative level reset.
Creating register for signal `$paramod$5ce7398d4774eb5cca563f0d271b1d7613b4c6d8\usb_cdc.\rstn_sq' using process `$paramod$5ce7398d4774eb5cca563f0d271b1d7613b4c6d8\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:60$2541'.
  created $adff cell `$procdff$14063' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\data_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:315$2057'.
  created $adff cell `$procdff$14064' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\phy_state_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:315$2057'.
  created $adff cell `$procdff$14065' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\pid_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:315$2057'.
  created $adff cell `$procdff$14066' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\addr_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:315$2057'.
  created $adff cell `$procdff$14067' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\endp_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:315$2057'.
  created $adff cell `$procdff$14068' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\frame_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:315$2057'.
  created $adff cell `$procdff$14069' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:315$2057'.
  created $adff cell `$procdff$14070' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_toggle_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:315$2057'.
  created $adff cell `$procdff$14071' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\out_toggle_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:315$2057'.
  created $adff cell `$procdff$14072' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_byte_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:315$2057'.
  created $adff cell `$procdff$14073' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\delay_cnt_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:281$2037'.
  created $adff cell `$procdff$14074' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\out_err_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:281$2037'.
  created $adff cell `$procdff$14075' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\out_eop_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:281$2037'.
  created $adff cell `$procdff$14076' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_data_ack_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:281$2037'.
  created $adff cell `$procdff$14077' with positive edge clock and negative level reset.
Creating register for signal `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.\genblk1.u_ltx4_async_data.in_iready_mask_q' using process `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:250$3075'.
  created $adff cell `$procdff$14078' with positive edge clock and negative level reset.
Creating register for signal `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.\genblk1.u_ltx4_async_data.in_data_q' using process `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:250$3075'.
  created $adff cell `$procdff$14079' with positive edge clock and negative level reset.
Creating register for signal `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.\genblk1.u_ltx4_async_data.in_iready_sq' using process `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:250$3075'.
  created $adff cell `$procdff$14080' with positive edge clock and negative level reset.
Creating register for signal `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.\in_fifo_q' using process `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:219$3031'.
  created $adff cell `$procdff$14081' with positive edge clock and negative level reset.
Creating register for signal `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.\in_last_q' using process `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:219$3031'.
  created $adff cell `$procdff$14082' with positive edge clock and negative level reset.
Creating register for signal `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.\delay_in_cnt_q' using process `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:219$3031'.
  created $adff cell `$procdff$14083' with positive edge clock and negative level reset.
Creating register for signal `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.\genblk1.u_ltx4_async_data.in_ovalid_sq' using process `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:219$3031'.
  created $adff cell `$procdff$14084' with positive edge clock and negative level reset.
Creating register for signal `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.\genblk1.u_ltx4_async_data.in_ovalid_mask_q' using process `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:219$3031'.
  created $adff cell `$procdff$14085' with positive edge clock and negative level reset.
Creating register for signal `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$bitselwrite$mask$../../../usb_cdc/in_fifo.v:235$2990' using process `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:219$3031'.
  created $adff cell `$procdff$14086' with positive edge clock and negative level reset.
Creating register for signal `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$bitselwrite$data$../../../usb_cdc/in_fifo.v:235$2991' using process `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:219$3031'.
  created $adff cell `$procdff$14087' with positive edge clock and negative level reset.
Creating register for signal `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$bitselwrite$sel$../../../usb_cdc/in_fifo.v:235$2992' using process `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:219$3031'.
  created $adff cell `$procdff$14088' with positive edge clock and negative level reset.
Creating register for signal `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$lookahead\in_fifo_q$3030' using process `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:219$3031'.
  created $adff cell `$procdff$14089' with positive edge clock and negative level reset.
Creating register for signal `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.\in_first_q' using process `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:107$3014'.
  created $adff cell `$procdff$14090' with positive edge clock and negative level reset.
Creating register for signal `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.\in_first_qq' using process `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:107$3014'.
  created $adff cell `$procdff$14091' with positive edge clock and negative level reset.
Creating register for signal `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.\in_req_q' using process `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:75$2996'.
  created $adff cell `$procdff$14092' with positive edge clock and negative level reset.
Creating register for signal `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.\in_state_q' using process `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:75$2996'.
  created $adff cell `$procdff$14093' with positive edge clock and negative level reset.
Creating register for signal `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.\in_valid_q' using process `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:75$2996'.
  created $adff cell `$procdff$14094' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.\genblk1.u_ltx4_async_data.out_ovalid_mask_q' using process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:254$2981'.
  created $adff cell `$procdff$14095' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.\genblk1.u_ltx4_async_data.out_ovalid_sq' using process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:254$2981'.
  created $adff cell `$procdff$14096' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.\out_first_q' using process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:220$2960'.
  created $adff cell `$procdff$14097' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.\out_full_q' using process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:220$2960'.
  created $adff cell `$procdff$14098' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.\delay_out_cnt_q' using process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:220$2960'.
  created $adff cell `$procdff$14099' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.\genblk1.u_ltx4_async_data.out_iready_sq' using process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:220$2960'.
  created $adff cell `$procdff$14100' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.\genblk1.u_ltx4_async_data.out_iready_mask_q' using process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:220$2960'.
  created $adff cell `$procdff$14101' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.\genblk1.u_ltx4_async_data.out_data_q' using process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:220$2960'.
  created $adff cell `$procdff$14102' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.\out_state_q' using process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$2923'.
  created $adff cell `$procdff$14103' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.\out_fifo_q' using process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$2923'.
  created $adff cell `$procdff$14104' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.\out_last_q' using process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$2923'.
  created $adff cell `$procdff$14105' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.\out_last_qq' using process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$2923'.
  created $adff cell `$procdff$14106' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.\out_nak_q' using process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$2923'.
  created $adff cell `$procdff$14107' with positive edge clock and negative level reset.
Creating register for signal `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.\addr_q' using process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:388$2650'.
  created $adff cell `$procdff$14108' with positive edge clock and negative level reset.
Creating register for signal `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.\state_q' using process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:388$2650'.
  created $adff cell `$procdff$14109' with positive edge clock and negative level reset.
Creating register for signal `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.\byte_cnt_q' using process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:388$2650'.
  created $adff cell `$procdff$14110' with positive edge clock and negative level reset.
Creating register for signal `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.\max_length_q' using process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:388$2650'.
  created $adff cell `$procdff$14111' with positive edge clock and negative level reset.
Creating register for signal `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.\in_dir_q' using process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:388$2650'.
  created $adff cell `$procdff$14112' with positive edge clock and negative level reset.
Creating register for signal `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.\class_q' using process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:388$2650'.
  created $adff cell `$procdff$14113' with positive edge clock and negative level reset.
Creating register for signal `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.\rec_q' using process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:388$2650'.
  created $adff cell `$procdff$14114' with positive edge clock and negative level reset.
Creating register for signal `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.\req_q' using process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:388$2650'.
  created $adff cell `$procdff$14115' with positive edge clock and negative level reset.
Creating register for signal `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.\string_index_q' using process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:388$2650'.
  created $adff cell `$procdff$14116' with positive edge clock and negative level reset.
Creating register for signal `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.\dev_state_q' using process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:388$2650'.
  created $adff cell `$procdff$14117' with positive edge clock and negative level reset.
Creating register for signal `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.\addr_qq' using process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:388$2650'.
  created $adff cell `$procdff$14118' with positive edge clock and negative level reset.
Creating register for signal `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.\in_endp_q' using process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:388$2650'.
  created $adff cell `$procdff$14119' with positive edge clock and negative level reset.
Creating register for signal `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.\dev_state_qq' using process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:367$2641'.
  created $adff cell `$procdff$14120' with positive edge clock and negative level reset.
Creating register for signal `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.\in_req_q' using process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:367$2641'.
  created $adff cell `$procdff$14121' with positive edge clock and negative level reset.
Creating register for signal `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.\usb_reset_q' using process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:367$2641'.
  created $adff cell `$procdff$14122' with positive edge clock and negative level reset.
Creating register for signal `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.\u_async_app_rstn.app_rstn_sq' using process `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:90$2608'.
  created $adff cell `$procdff$14123' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1561'.
  created $adff cell `$procdff$14124' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1561'.
  created $adff cell `$procdff$14125' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1561'.
  created $adff cell `$procdff$14126' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_state_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1561'.
  created $adff cell `$procdff$14127' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_rq' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1561'.
  created $adff cell `$procdff$14128' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_fq' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1561'.
  created $adff cell `$procdff$14129' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1561'.
  created $adff cell `$procdff$14130' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dp_pu_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1561'.
  created $adff cell `$procdff$14131' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_en_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1561'.
  created $adff cell `$procdff$14132' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\clk_cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:97$1532'.
  created $adff cell `$procdff$14133' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dp_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:68$1520'.
  created $adff cell `$procdff$14134' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dn_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:68$1520'.
  created $adff cell `$procdff$14135' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_state_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1502'.
  created $adff cell `$procdff$14136' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\bit_cnt_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1502'.
  created $adff cell `$procdff$14137' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1502'.
  created $adff cell `$procdff$14138' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1502'.
  created $adff cell `$procdff$14139' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1502'.
  created $adff cell `$procdff$14140' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_valid_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1502'.
  created $adff cell `$procdff$14141' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\clk_cnt_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:69$1492'.
  created $adff cell `$procdff$14142' with positive edge clock and negative level reset.

11.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

11.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1343'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$1340'.
Removing empty process `SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$1340'.
Removing empty process `SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1339'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$1333'.
Removing empty process `SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$1333'.
Removing empty process `SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1332'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$1329'.
Removing empty process `SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$1329'.
Removing empty process `SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1328'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$1322'.
Removing empty process `SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$1322'.
Removing empty process `SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1321'.
Removing empty process `SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$1319'.
Removing empty process `SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1318'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$1316'.
Removing empty process `SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$1316'.
Removing empty process `SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1315'.
Removing empty process `SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$1313'.
Removing empty process `SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1312'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$1310'.
Removing empty process `SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$1310'.
Removing empty process `SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1309'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$1308'.
Removing empty process `SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$1308'.
Removing empty process `SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1307'.
Removing empty process `SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:882$1306'.
Removing empty process `SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1305'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$1302'.
Removing empty process `SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$1302'.
Removing empty process `SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1301'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$1295'.
Removing empty process `SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$1295'.
Removing empty process `SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1294'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$1291'.
Removing empty process `SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$1291'.
Removing empty process `SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1290'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$1284'.
Removing empty process `SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$1284'.
Removing empty process `SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1283'.
Removing empty process `SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$1281'.
Removing empty process `SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1280'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$1278'.
Removing empty process `SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$1278'.
Removing empty process `SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1277'.
Removing empty process `SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$1275'.
Removing empty process `SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1274'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$1272'.
Removing empty process `SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$1272'.
Removing empty process `SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1271'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$1270'.
Removing empty process `SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$1270'.
Removing empty process `SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1269'.
Removing empty process `SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1268'.
Removing empty process `prescaler.$proc$../../common/hdl/prescaler.v:14$1094'.
Found and cleaned up 7 empty switches in `$paramod$5ce7398d4774eb5cca563f0d271b1d7613b4c6d8\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:84$2547'.
Removing empty process `$paramod$5ce7398d4774eb5cca563f0d271b1d7613b4c6d8\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:84$2547'.
Removing empty process `$paramod$5ce7398d4774eb5cca563f0d271b1d7613b4c6d8\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:60$2541'.
Found and cleaned up 79 empty switches in `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
Removing empty process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:343$2061'.
Found and cleaned up 1 empty switch in `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:315$2057'.
Removing empty process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:315$2057'.
Found and cleaned up 3 empty switches in `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:281$2037'.
Removing empty process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:281$2037'.
Found and cleaned up 2 empty switches in `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:250$3075'.
Removing empty process `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:250$3075'.
Found and cleaned up 4 empty switches in `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:219$3031'.
Removing empty process `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:219$3031'.
Found and cleaned up 5 empty switches in `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:107$3014'.
Removing empty process `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:107$3014'.
Found and cleaned up 6 empty switches in `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:75$2996'.
Removing empty process `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:75$2996'.
Found and cleaned up 2 empty switches in `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:254$2981'.
Removing empty process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:254$2981'.
Found and cleaned up 4 empty switches in `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:220$2960'.
Removing empty process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:220$2960'.
Found and cleaned up 5 empty switches in `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2925'.
Removing empty process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2925'.
Found and cleaned up 1 empty switch in `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$2923'.
Removing empty process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$2923'.
Found and cleaned up 98 empty switches in `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:422$2652'.
Removing empty process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:422$2652'.
Found and cleaned up 1 empty switch in `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:388$2650'.
Removing empty process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:388$2650'.
Found and cleaned up 2 empty switches in `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:367$2641'.
Removing empty process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:367$2641'.
Removing empty process `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:90$2608'.
Found and cleaned up 15 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$1577'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$1577'.
Found and cleaned up 11 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1561'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1561'.
Found and cleaned up 2 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:97$1532'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:97$1532'.
Found and cleaned up 3 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:84$1522'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:84$1522'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:68$1520'.
Found and cleaned up 9 empty switches in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1504'.
Removing empty process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1504'.
Found and cleaned up 1 empty switch in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1502'.
Removing empty process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1502'.
Found and cleaned up 2 empty switches in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:69$1492'.
Removing empty process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:69$1492'.
Cleaned up 281 empty switches.

11.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback_7ch.
Optimizing module prescaler.
Optimizing module $paramod$5ce7398d4774eb5cca563f0d271b1d7613b4c6d8\usb_cdc.
<suppressed ~6 debug messages>
Optimizing module $paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.
<suppressed ~181 debug messages>
Optimizing module $paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.
<suppressed ~30 debug messages>
Optimizing module $paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.
<suppressed ~28 debug messages>
Optimizing module $paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.
<suppressed ~277 debug messages>
Optimizing module $paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.
Optimizing module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
<suppressed ~24 debug messages>
Optimizing module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
<suppressed ~23 debug messages>

11.4. Executing FLATTEN pass (flatten design).
Deleting now unused module prescaler.
Deleting now unused module $paramod$5ce7398d4774eb5cca563f0d271b1d7613b4c6d8\usb_cdc.
Deleting now unused module $paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.
Deleting now unused module $paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.
Deleting now unused module $paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.
Deleting now unused module $paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.
Deleting now unused module $paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.
Deleting now unused module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Deleting now unused module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
<suppressed ~15 debug messages>

11.5. Executing TRIBUF pass.

11.6. Executing DEMINOUT pass (demote inout ports to input or output).

11.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback_7ch.
<suppressed ~162 debug messages>

11.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback_7ch..
Removed 963 unused cells and 5891 unused wires.
<suppressed ~1047 debug messages>

11.9. Executing CHECK pass (checking for obvious problems).
Checking module loopback_7ch...
Found and reported 0 problems.

11.10. Executing OPT pass (performing simple optimizations).

11.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback_7ch.

11.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback_7ch'.
<suppressed ~3111 debug messages>
Removed a total of 1037 cells.

11.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback_7ch..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$procmux$7713: \u_usb_cdc.u_bulk_endps[5].u_bulk_endp.u_in_fifo.in_state_q -> 1'1
      Replacing known input bits on port A of cell $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$procmux$7716: \u_usb_cdc.u_bulk_endps[5].u_bulk_endp.u_in_fifo.in_state_q -> 1'0
      Replacing known input bits on port A of cell $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$procmux$7713: \u_usb_cdc.u_bulk_endps[6].u_bulk_endp.u_in_fifo.in_state_q -> 1'1
      Replacing known input bits on port A of cell $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$procmux$7716: \u_usb_cdc.u_bulk_endps[6].u_bulk_endp.u_in_fifo.in_state_q -> 1'0
      Replacing known input bits on port A of cell $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procmux$7713: \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.in_state_q -> 1'1
      Replacing known input bits on port A of cell $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procmux$7716: \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.in_state_q -> 1'0
      Replacing known input bits on port A of cell $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$procmux$7713: \u_usb_cdc.u_bulk_endps[1].u_bulk_endp.u_in_fifo.in_state_q -> 1'1
      Replacing known input bits on port A of cell $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$procmux$7716: \u_usb_cdc.u_bulk_endps[1].u_bulk_endp.u_in_fifo.in_state_q -> 1'0
      Replacing known input bits on port A of cell $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$procmux$7713: \u_usb_cdc.u_bulk_endps[2].u_bulk_endp.u_in_fifo.in_state_q -> 1'1
      Replacing known input bits on port A of cell $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$procmux$7716: \u_usb_cdc.u_bulk_endps[2].u_bulk_endp.u_in_fifo.in_state_q -> 1'0
      Replacing known input bits on port A of cell $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$procmux$7713: \u_usb_cdc.u_bulk_endps[3].u_bulk_endp.u_in_fifo.in_state_q -> 1'1
      Replacing known input bits on port A of cell $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$procmux$7716: \u_usb_cdc.u_bulk_endps[3].u_bulk_endp.u_in_fifo.in_state_q -> 1'0
      Replacing known input bits on port A of cell $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$procmux$7713: \u_usb_cdc.u_bulk_endps[4].u_bulk_endp.u_in_fifo.in_state_q -> 1'1
      Replacing known input bits on port A of cell $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$procmux$7716: \u_usb_cdc.u_bulk_endps[4].u_bulk_endp.u_in_fifo.in_state_q -> 1'0
      Replacing known input bits on port A of cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13251: \u_usb_cdc.u_sie.u_phy_rx.cnt_q -> { \u_usb_cdc.u_sie.u_phy_rx.cnt_q [17:6] 1'1 \u_usb_cdc.u_sie.u_phy_rx.cnt_q [4:3] 1'1 \u_usb_cdc.u_sie.u_phy_rx.cnt_q [1:0] }
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$procmux$7586.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$procmux$7589.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$procmux$7622.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$procmux$7767.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$procmux$7770.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$procmux$7773.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$procmux$7779.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$procmux$7782.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$procmux$7788.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$procmux$7791.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$procmux$7824.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$procmux$7827.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$procmux$7833.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$procmux$7836.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$procmux$7842.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$procmux$7845.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$procmux$7851.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$procmux$7854.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$procmux$7860.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$procmux$7866.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$procmux$7872.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$procmux$7896.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$procmux$7902.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$procmux$7788.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$procmux$7586.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$procmux$7589.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$procmux$7622.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$procmux$7767.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$procmux$7770.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$procmux$7773.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$procmux$7779.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$procmux$7782.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$procmux$7788.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$procmux$7791.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$procmux$7824.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$procmux$7827.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$procmux$7833.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$procmux$7836.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$procmux$7842.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$procmux$7845.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$procmux$7851.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$procmux$7854.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$procmux$7860.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$procmux$7866.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$procmux$7872.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$procmux$7896.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$procmux$7902.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$procmux$7791.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$procmux$7824.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$procmux$7827.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10000.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10002.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10004.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10007.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10010.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10020.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10022.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10024.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10026.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10029.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10032.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10043.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10045.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10047.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10049.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10052.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10055.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10067.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10069.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10071.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10073.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10076.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10079.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10092.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10094.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10096.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10098.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10101.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10104.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10118.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10120.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10122.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10124.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10127.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10130.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10145.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10147.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10149.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10151.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10154.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10157.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10173.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10175.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10177.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10179.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10182.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10185.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10199.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10201.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10203.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procmux$7586.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10206.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10209.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$procmux$7833.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procmux$7589.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procmux$7622.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10222.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10224.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10226.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10229.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10232.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10243.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10245.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10247.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10249.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10252.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10255.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10267.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10269.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10271.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10273.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10276.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10279.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10292.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10294.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10296.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10298.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10301.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10304.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10318.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10320.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10322.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10324.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10327.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10330.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10346.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10348.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10350.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10352.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10355.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10358.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10375.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10377.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10379.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10381.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10384.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10387.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10405.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10407.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10409.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10411.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10414.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10417.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$procmux$7836.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10433.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10435.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10437.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10440.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10443.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10455.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10457.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10459.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10461.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10464.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10467.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10480.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10482.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10484.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10486.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10489.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10492.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10506.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10508.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10510.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10512.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10515.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10518.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10533.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10535.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10537.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10539.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10542.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10545.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10562.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10564.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10566.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10568.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10571.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10574.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10592.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10594.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10596.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10598.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10601.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10604.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10623.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10625.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10627.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10629.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10632.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10635.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$procmux$7842.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10652.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10654.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10656.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10659.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10662.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10675.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10677.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10679.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10681.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10684.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10687.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10701.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10703.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10705.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10707.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10710.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10713.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10728.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10730.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10732.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10734.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10737.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10740.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10756.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10758.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10760.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10762.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10765.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10768.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10786.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10789.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10791.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10793.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10795.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10797.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10800.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10803.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10821.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10823.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10825.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10827.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10829.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10832.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10835.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10852.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10854.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10856.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10858.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10861.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10864.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10882.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10884.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10886.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10888.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10891.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10894.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10913.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$7767.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10915.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$7770.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10917.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10919.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$7773.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10922.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10925.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$7779.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$7782.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$7788.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$7791.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10943.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$7824.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10945.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10947.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$7827.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10950.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10953.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10968.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10970.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10972.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10974.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10976.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$7833.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10979.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10982.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10997.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10999.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$7836.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11001.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11003.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11005.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$7842.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11008.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11011.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11025.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$7845.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11027.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11029.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11031.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$7851.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11034.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11037.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11051.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$7854.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11053.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11055.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11057.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$7860.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11060.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11063.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11078.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11080.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$7866.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11082.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11084.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11087.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11090.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11105.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$7872.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11107.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11109.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11111.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$7896.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11114.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11117.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11133.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11135.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$7902.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11137.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11139.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11142.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11145.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11162.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11164.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11166.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11168.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11171.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11174.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11193.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11195.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11197.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11199.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11201.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11204.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11207.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11225.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11227.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11229.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11231.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11234.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11237.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11255.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11257.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11259.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11261.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11264.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11267.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11286.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11288.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11290.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11292.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11295.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11298.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11318.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11320.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$procmux$7845.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11322.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11324.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11327.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11330.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11349.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11351.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11353.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11356.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11359.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11372.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11374.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11376.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11379.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11382.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11399.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11401.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11403.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11406.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11409.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11423.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11425.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11427.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11430.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11433.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11449.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11451.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11453.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11455.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11457.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11460.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11463.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11480.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11482.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11484.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11486.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11488.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11490.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11493.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11496.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11514.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11516.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11518.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11520.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11522.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11524.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11527.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11530.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11549.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11551.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11553.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11555.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11557.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11559.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11562.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11565.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11585.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11587.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11589.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11591.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11593.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11595.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11598.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11601.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11622.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11624.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11626.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11628.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11630.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11632.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11635.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11638.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11660.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11662.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11664.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11666.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11668.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11670.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11673.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11676.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11699.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11701.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11703.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11705.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11707.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11709.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11712.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11715.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11737.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11739.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11741.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11743.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11745.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11748.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11751.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11766.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11768.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11770.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11772.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11775.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11778.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11792.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11794.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11796.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11799.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11802.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11817.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11819.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11821.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11824.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11827.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$procmux$7586.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$procmux$7589.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$procmux$7622.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11841.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11843.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11846.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11849.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11863.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11865.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11868.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11871.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11885.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11887.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11890.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11893.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11907.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11909.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11912.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11915.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11925.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11927.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11930.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11933.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11945.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11947.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11950.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11953.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11965.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11967.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11970.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11973.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11981.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11983.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11986.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11989.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12001.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12003.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12006.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12009.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12015.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12018.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12021.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12027.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12030.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12033.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12039.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12042.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12045.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12051.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12054.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12057.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12063.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12066.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12069.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12075.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12078.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12081.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12087.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12090.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12093.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12099.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12102.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12105.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12111.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12114.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12117.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12123.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12126.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12129.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12135.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12138.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12141.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12147.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12150.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12153.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12159.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12162.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12165.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12171.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12174.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12177.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12183.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12186.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12189.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12195.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12198.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12201.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12207.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12210.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12213.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12230.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12233.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12240.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12243.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$procmux$7851.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12250.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12253.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$procmux$7854.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12260.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12263.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12270.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12273.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$procmux$7860.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12280.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12283.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12290.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12293.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$procmux$7866.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12300.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12303.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12310.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12313.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$procmux$7872.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12320.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12323.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12330.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12333.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$procmux$7896.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12340.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12343.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$procmux$7767.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12350.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12353.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$procmux$7770.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$procmux$7773.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$procmux$7902.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$procmux$7779.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12360.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12363.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$procmux$7782.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$procmux$7788.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$procmux$7791.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12370.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12373.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$procmux$7824.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$procmux$7827.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12380.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12383.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$procmux$7833.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$procmux$7836.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$procmux$7842.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12390.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12393.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$procmux$7845.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$procmux$7851.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$procmux$7854.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12400.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12403.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12409.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12421.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12427.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12433.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12439.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12445.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12451.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12457.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12463.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12469.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12475.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12481.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12487.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12493.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12499.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12505.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12511.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12517.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12523.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7942.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7945.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7948.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7950.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7953.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7956.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7962.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7965.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7967.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$procmux$7860.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7970.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7973.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7979.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7981.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7984.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7987.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7997.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$procmux$7866.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7999.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8002.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8005.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8007.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8009.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$procmux$7872.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8012.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8015.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8025.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8027.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$procmux$7896.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8030.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8033.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8035.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8037.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8040.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8043.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8053.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$procmux$7902.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8055.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8058.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8061.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8063.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8065.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8068.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8071.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8081.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8083.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8086.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8089.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8091.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8093.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8096.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8099.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8109.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8111.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8114.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8117.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8119.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8121.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8124.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8127.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8137.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8139.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8142.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8145.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8147.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8149.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8152.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8155.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8165.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8167.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8170.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8173.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8175.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8177.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8180.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8183.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8191.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8194.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8197.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8199.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8201.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8204.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8207.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8216.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8219.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8222.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8224.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8226.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8229.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8232.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8285.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8288.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8291.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8293.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8295.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8298.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8301.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8307.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8310.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8313.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8315.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8317.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8320.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8323.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8336.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8338.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8341.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8344.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8346.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8348.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8351.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8354.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8367.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8369.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8372.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8375.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8377.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8379.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8382.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8385.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8397.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8400.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8403.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8405.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8407.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8410.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8413.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8425.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8428.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8431.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8433.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8435.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8438.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8441.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8451.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8454.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8456.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8458.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8461.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8464.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8476.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8479.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8481.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8483.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8486.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8489.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8518.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8521.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8523.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8525.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8528.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8531.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8539.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8541.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8544.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8546.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8548.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8551.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8554.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8561.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8564.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8566.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8568.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8571.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8574.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8581.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8583.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8585.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8588.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8591.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8615.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8617.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8619.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8622.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8625.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8632.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8634.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8636.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8639.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8642.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8649.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8651.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8653.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8656.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8659.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8665.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8667.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8670.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8673.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8693.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8695.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8698.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8701.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8707.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8709.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8712.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8715.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8721.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8723.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8726.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8729.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8745.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8748.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8751.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8756.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8759.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8762.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8767.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8770.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8773.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8778.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8781.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8784.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8789.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8792.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8795.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8806.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8808.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8810.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8813.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8816.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8818.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8821.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8823.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8826.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8829.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8840.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8842.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8844.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8847.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8850.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8852.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8855.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8857.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8860.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8863.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8875.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8877.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8879.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8882.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8885.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8887.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8890.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8892.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8895.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8898.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8908.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8910.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8913.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8916.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8918.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8921.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8923.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8926.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8929.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8940.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8942.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8945.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8948.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8950.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8953.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8955.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8958.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8961.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8971.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8973.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8976.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8979.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8981.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8984.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8986.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8989.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8992.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$procmux$7586.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$procmux$7589.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9002.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9004.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9007.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9010.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9012.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9015.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9017.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9020.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9023.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9031.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9034.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9037.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9039.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9042.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9044.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$procmux$7622.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9047.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9050.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9058.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9061.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9064.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9066.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9069.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9071.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9074.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9077.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9085.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9088.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9091.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9093.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9096.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9098.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9101.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9104.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9112.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9115.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9118.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9120.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9123.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9125.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9128.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9131.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9139.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9142.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9145.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9147.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9150.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9152.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9155.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9158.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9166.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9169.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9171.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9174.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9176.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9179.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9182.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9190.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9193.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9195.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9198.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9200.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9203.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9206.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9214.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9217.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9219.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9222.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9224.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9227.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9230.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9238.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9241.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9243.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9246.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9248.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9251.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9254.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9262.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9265.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9267.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9270.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9272.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9275.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9278.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9286.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9289.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9291.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9294.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9296.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9299.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9302.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9310.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9313.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9315.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9318.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9320.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9323.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9326.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9334.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9337.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9339.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9342.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9344.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9347.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9350.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9358.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9360.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9363.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9365.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9368.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9371.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9379.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9381.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9384.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9386.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9389.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9392.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9400.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9402.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9405.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9407.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9410.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9413.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9421.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9423.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9426.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9428.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9431.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9434.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9442.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9444.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9447.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9449.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9452.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9455.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9463.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9465.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9468.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9470.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9473.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9476.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9484.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9486.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9489.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9491.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9494.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9497.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9505.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9507.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9510.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9512.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9515.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9518.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9525.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9528.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9530.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9533.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9536.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9543.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9546.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9548.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9551.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9554.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9561.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9564.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9566.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9569.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9572.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9579.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9582.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9584.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9587.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9590.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9597.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9600.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9602.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9605.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9608.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9615.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9618.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9620.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9623.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9626.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9633.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9636.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9638.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9641.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9644.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9651.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9654.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9656.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9659.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9662.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9669.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9671.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9674.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9677.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9684.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9686.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9689.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9692.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9699.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9701.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9704.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9707.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9714.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9716.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9719.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9722.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9729.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9731.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9734.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9737.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9744.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9746.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9749.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9752.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9759.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9761.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9764.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9767.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9774.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9776.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9779.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9782.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9791.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9793.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9795.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9797.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9800.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9803.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9813.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9815.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9817.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9819.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9822.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9825.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9836.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9838.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9840.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9842.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9845.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9848.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9860.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9862.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9864.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9866.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9869.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9872.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9885.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9887.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9889.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9891.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9894.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9897.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9911.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9913.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9915.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9917.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9920.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9923.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9938.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9940.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9942.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9944.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9947.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9950.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9963.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9965.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9967.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9970.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9973.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9985.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9987.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9989.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9992.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9995.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$procmux$7767.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$procmux$7770.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$procmux$7773.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$procmux$7779.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$procmux$7782.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$procmux$7788.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$procmux$7791.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$procmux$7824.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$procmux$7827.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$procmux$7833.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$procmux$7836.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$procmux$7842.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$procmux$7845.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$procmux$7851.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$procmux$7854.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$procmux$7860.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$procmux$7866.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$procmux$7872.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$procmux$7896.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$procmux$7902.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3198.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3201.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3296.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3308.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3393.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3396.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3404.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3407.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3421.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3431.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3434.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3437.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3439.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3442.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3452.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3455.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3458.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3460.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3463.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3473.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3476.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3479.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3481.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3484.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3494.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3497.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3499.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3502.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3512.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3515.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3517.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3520.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3530.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3533.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3535.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3538.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3548.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3551.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3553.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3556.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3566.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3568.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3571.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3581.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3583.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3586.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3596.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3598.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3601.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3611.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3613.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3616.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3625.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3628.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3637.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3640.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3649.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3652.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3661.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3664.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3673.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3676.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3685.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3688.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3701.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3812.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3814.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3817.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3819.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3822.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3835.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3837.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3840.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3842.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3845.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3926.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3929.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3931.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3934.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4006.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4009.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4011.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4014.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4026.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4029.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4031.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4034.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4046.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4049.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4051.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4054.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4146.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4149.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4151.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4154.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4217.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4219.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4222.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4234.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4236.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4239.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4251.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4253.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4256.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4319.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4321.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4324.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4336.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4338.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4341.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4488.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4491.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4642.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4645.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4656.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4659.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4670.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$procmux$7586.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4673.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4684.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$procmux$7589.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4687.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4698.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4701.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4707.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$procmux$7622.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4710.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4827.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4830.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4840.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4843.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4846.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4848.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4851.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4868.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4870.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4873.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4875.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4877.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4879.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4882.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4899.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4901.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4904.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4906.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4908.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4910.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4913.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4929.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4932.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4934.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4936.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4938.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4941.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4957.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4960.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4962.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4964.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4966.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4969.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4985.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4988.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4990.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4992.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4994.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4997.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5013.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5016.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5018.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5020.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5022.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5025.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5041.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5043.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5045.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5047.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5050.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5066.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5068.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5070.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5072.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5075.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5091.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5093.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5095.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5097.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5100.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5116.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5118.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5120.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5122.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5125.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5140.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5142.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5144.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5147.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5162.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5164.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5166.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5169.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5184.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5186.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5188.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5191.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5206.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5208.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5210.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5213.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5228.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5230.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5232.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5235.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5250.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5252.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5254.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5257.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5272.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5274.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5276.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5279.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5293.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5295.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5298.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5312.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5314.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5317.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5331.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5333.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5336.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5350.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5352.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5355.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5369.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5371.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5374.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5388.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5390.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5393.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5407.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5409.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5412.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5634.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5637.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5650.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5653.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5666.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5669.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5682.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5685.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5698.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5701.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5714.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5717.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5730.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5733.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5830.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5832.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5835.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5837.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5839.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5841.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5844.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5917.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5951.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5954.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5968.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5971.
    dead port 1/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$5988.
    dead port 2/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$5988.
    dead port 3/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$5988.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5992.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5994.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5997.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6015.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6017.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6019.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6021.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6024.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6042.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6044.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6046.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6048.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6051.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6069.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6071.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6073.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6075.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6078.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6248.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6250.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6252.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6255.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6272.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6274.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6276.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6279.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6296.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6298.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6300.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6303.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6320.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6322.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6324.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6327.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6346.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6348.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6350.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6352.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6355.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6373.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6375.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6377.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6380.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6399.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6401.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6403.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6406.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6424.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6426.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6429.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6508.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6510.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6513.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6529.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6531.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6534.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6550.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6552.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6555.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6624.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$procmux$7767.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6627.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6642.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$procmux$7770.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6645.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6660.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$procmux$7773.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6663.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6678.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6681.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6696.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$procmux$7779.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6699.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6715.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6718.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6735.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6738.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$procmux$7782.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$procmux$7788.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$procmux$7791.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$procmux$7824.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$procmux$7827.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$procmux$7833.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6754.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$procmux$7836.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6802.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$procmux$7842.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7168.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$procmux$7845.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7177.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$procmux$7851.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$procmux$7854.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$procmux$7860.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7187.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$procmux$7866.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$procmux$7872.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7197.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$procmux$7896.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7204.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$procmux$7902.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7213.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7224.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7235.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7244.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7256.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7259.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7267.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7270.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7282.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7295.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7308.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7321.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7332.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7348.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7350.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7353.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12621.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12628.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12637.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12640.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12643.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12646.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12648.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12657.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12660.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12663.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12666.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12668.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12677.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12680.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12683.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12686.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12688.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12697.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12700.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12703.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12705.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12714.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12717.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12720.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12722.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12731.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12734.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12737.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12740.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12742.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12751.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12754.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12757.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12760.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12762.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12771.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12774.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12777.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12779.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12788.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12791.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12794.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12796.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12805.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12808.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12811.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12814.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12816.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12825.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12828.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12831.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12833.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12842.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12845.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12847.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12856.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12859.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12861.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12870.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12873.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12875.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12884.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12887.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12889.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$procmux$7586.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12899.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12901.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12904.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12906.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$procmux$7589.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12916.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12918.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12921.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12923.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12933.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12935.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12938.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12940.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$procmux$7622.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12949.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12952.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12954.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12963.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12966.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12968.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12977.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12980.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12982.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12991.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12993.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13002.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13004.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13013.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13015.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13024.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13026.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13034.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13042.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13050.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13058.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13068.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13071.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13073.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13083.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13086.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13088.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13098.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13101.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13103.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13113.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13115.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13125.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13127.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13137.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13139.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13149.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13151.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13160.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13169.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13178.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13187.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13197.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13294.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13297.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13303.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13311.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13314.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13319.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13322.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13327.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13330.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13337.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13339.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13342.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13349.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13351.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13354.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13361.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13363.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13366.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13373.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13375.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13378.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13384.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13387.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13393.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13396.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13402.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13405.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13411.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13414.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13422.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13424.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13427.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13435.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13437.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13440.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13447.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13449.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13452.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13460.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13462.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13465.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13473.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13475.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13478.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13486.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13488.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13491.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13498.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13501.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13508.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13511.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13518.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13521.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13528.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13531.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13538.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13541.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13548.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13551.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13559.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13562.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13570.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13573.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13581.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13584.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13592.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13595.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13603.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13611.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13619.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13627.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$procmux$7767.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$procmux$7770.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$procmux$7773.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13635.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$procmux$7779.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$procmux$7782.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13643.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13649.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13655.
Removed 1805 multiplexer ports.
<suppressed ~333 debug messages>

11.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback_7ch.
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$3696: $auto$opt_reduce.cc:134:opt_pmux$14146
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12225: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10005_CMP $auto$opt_reduce.cc:134:opt_pmux$14148 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12235: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10005_CMP $auto$opt_reduce.cc:134:opt_pmux$14150 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12265: { $auto$opt_reduce.cc:134:opt_pmux$14152 $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12226_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12275: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10005_CMP $auto$opt_reduce.cc:134:opt_pmux$14154 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12285: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10005_CMP $auto$opt_reduce.cc:134:opt_pmux$14156 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12295: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10005_CMP $auto$opt_reduce.cc:134:opt_pmux$14158 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12305: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10005_CMP $auto$opt_reduce.cc:134:opt_pmux$14160 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12315: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10005_CMP $auto$opt_reduce.cc:134:opt_pmux$14162 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$5913: $auto$opt_reduce.cc:134:opt_pmux$14164
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12325: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10005_CMP $auto$opt_reduce.cc:134:opt_pmux$14166 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12335: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10005_CMP $auto$opt_reduce.cc:134:opt_pmux$14168 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12345: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10005_CMP $auto$opt_reduce.cc:134:opt_pmux$14170 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12355: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10005_CMP $auto$opt_reduce.cc:134:opt_pmux$14172 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12365: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10005_CMP $auto$opt_reduce.cc:134:opt_pmux$14174 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12395: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10005_CMP $auto$opt_reduce.cc:134:opt_pmux$14176 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$7180: { $flatten\u_usb_cdc.\u_sie.$procmux$3440_CMP $auto$opt_reduce.cc:134:opt_pmux$14178 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$7275: { $flatten\u_usb_cdc.\u_sie.$procmux$3698_CMP $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:289$2042_Y $auto$opt_reduce.cc:134:opt_pmux$14180 $flatten\u_usb_cdc.\u_sie.$procmux$3317_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13207: { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12649_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1547_Y $auto$opt_reduce.cc:134:opt_pmux$14182 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13597: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13425_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13340_CMP $auto$opt_reduce.cc:134:opt_pmux$14184 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13637: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13425_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13340_CMP $auto$opt_reduce.cc:134:opt_pmux$14186 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8447: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10146_CMP
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$14175: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12228_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12226_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:358$2636_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$14147: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12228_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12226_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:358$2636_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$14149: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12228_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12226_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:358$2636_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$14151: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12228_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10005_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:358$2636_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$14153: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12228_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12226_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:358$2636_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$14155: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12228_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12226_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:358$2636_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$14157: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12228_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12226_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:358$2636_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$14159: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12228_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12226_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:358$2636_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$14161: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12228_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12226_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:358$2636_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$14165: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12228_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12226_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:358$2636_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$14167: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12228_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12226_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:358$2636_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$14169: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12228_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12226_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:358$2636_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$14171: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12228_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12226_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:358$2636_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$14173: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12228_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12226_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:358$2636_Y }
  Optimizing cells in module \loopback_7ch.
Performed a total of 37 changes.

11.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback_7ch'.
<suppressed ~219 debug messages>
Removed a total of 73 cells.

11.10.6. Executing OPT_DFF pass (perform DFF optimizations).

11.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback_7ch..
Removed 0 unused cells and 2876 unused wires.
<suppressed ~1 debug messages>

11.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback_7ch.

11.10.9. Rerunning OPT passes. (Maybe there is more to do..)

11.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback_7ch..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~348 debug messages>

11.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback_7ch.
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10192: { $auto$opt_reduce.cc:134:opt_pmux$14190 $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10068_CMP $auto$opt_reduce.cc:134:opt_pmux$14188 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10425: $auto$opt_reduce.cc:134:opt_pmux$14192
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10644: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10174_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10093_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10068_CMP $auto$opt_reduce.cc:134:opt_pmux$14194 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10935: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10792_CMP $auto$opt_reduce.cc:134:opt_pmux$14196 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11341: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10174_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10792_CMP $auto$opt_reduce.cc:134:opt_pmux$14198 $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10044_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10021_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9956: $auto$opt_reduce.cc:134:opt_pmux$14200
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$6420: { $flatten\u_usb_cdc.\u_sie.$procmux$5991_CMP $flatten\u_usb_cdc.\u_sie.$procmux$5990_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13621: { $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:601$2535_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13340_CMP $auto$opt_reduce.cc:134:opt_pmux$14202 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13637: { $auto$opt_reduce.cc:134:opt_pmux$14204 $auto$opt_reduce.cc:134:opt_pmux$14184 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$14191: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10174_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10146_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10093_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10068_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10044_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10021_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:802$2843_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:801$2839_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$14193: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10146_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10044_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10021_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:802$2843_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:801$2839_Y }
  Optimizing cells in module \loopback_7ch.
Performed a total of 11 changes.

11.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback_7ch'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

11.10.13. Executing OPT_DFF pass (perform DFF optimizations).

11.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback_7ch..
Removed 1 unused cells and 2 unused wires.
<suppressed ~2 debug messages>

11.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback_7ch.

11.10.16. Rerunning OPT passes. (Maybe there is more to do..)

11.10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback_7ch..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~348 debug messages>

11.10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback_7ch.
Performed a total of 0 changes.

11.10.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback_7ch'.
Removed a total of 0 cells.

11.10.20. Executing OPT_DFF pass (perform DFF optimizations).

11.10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback_7ch..

11.10.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback_7ch.

11.10.23. Finished OPT passes. (There is nothing left to do.)

11.11. Executing FSM pass (extract and optimize FSM).

11.11.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register loopback_7ch.u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_state_q.
Found FSM state register loopback_7ch.u_usb_cdc.u_bulk_endps[1].u_bulk_endp.u_out_fifo.out_state_q.
Found FSM state register loopback_7ch.u_usb_cdc.u_bulk_endps[2].u_bulk_endp.u_out_fifo.out_state_q.
Found FSM state register loopback_7ch.u_usb_cdc.u_bulk_endps[3].u_bulk_endp.u_out_fifo.out_state_q.
Found FSM state register loopback_7ch.u_usb_cdc.u_bulk_endps[4].u_bulk_endp.u_out_fifo.out_state_q.
Found FSM state register loopback_7ch.u_usb_cdc.u_bulk_endps[5].u_bulk_endp.u_out_fifo.out_state_q.
Found FSM state register loopback_7ch.u_usb_cdc.u_bulk_endps[6].u_bulk_endp.u_out_fifo.out_state_q.
Not marking loopback_7ch.u_usb_cdc.u_ctrl_endp.dev_state_q as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register loopback_7ch.u_usb_cdc.u_ctrl_endp.req_q.
Found FSM state register loopback_7ch.u_usb_cdc.u_ctrl_endp.state_q.
Found FSM state register loopback_7ch.u_usb_cdc.u_sie.phy_state_q.
Found FSM state register loopback_7ch.u_usb_cdc.u_sie.u_phy_rx.rx_state_q.
Found FSM state register loopback_7ch.u_usb_cdc.u_sie.u_phy_tx.tx_state_q.

11.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_state_q' from module `\loopback_7ch'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procdff$14103
  root of input selection tree: $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$0\out_state_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.out_ready_i
  found ctrl input: \u_usb_cdc.u_sie.out_err_q
  found ctrl input: \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_valid_i
  found ctrl input: $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$logic_or$../../../usb_cdc/out_fifo.v:117$2940_Y
  found state code: 2'01
  found state code: 2'10
  found ctrl output: $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$eq$../../../usb_cdc/out_fifo.v:117$2939_Y
  ctrl inputs: { \u_usb_cdc.u_sie.out_err_q \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_valid_i $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$logic_or$../../../usb_cdc/out_fifo.v:117$2940_Y \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.out_ready_i }
  ctrl outputs: { $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$0\out_state_q[1:0] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$eq$../../../usb_cdc/out_fifo.v:117$2939_Y }
  transition:       2'00 4'---0 ->       2'00 3'000
  transition:       2'00 4'00-1 ->       2'00 3'000
  transition:       2'00 4'0101 ->       2'01 3'010
  transition:       2'00 4'0111 ->       2'10 3'100
  transition:       2'00 4'1--1 ->       2'00 3'000
  transition:       2'10 4'---0 ->       2'10 3'101
  transition:       2'10 4'00-1 ->       2'00 3'001
  transition:       2'10 4'0101 ->       2'01 3'011
  transition:       2'10 4'0111 ->       2'10 3'101
  transition:       2'10 4'1--1 ->       2'00 3'001
  transition:       2'01 4'---0 ->       2'01 3'010
  transition:       2'01 4'00-1 ->       2'00 3'000
  transition:       2'01 4'0101 ->       2'01 3'010
  transition:       2'01 4'0111 ->       2'10 3'100
  transition:       2'01 4'1--1 ->       2'00 3'000
Extracting FSM `\u_usb_cdc.u_bulk_endps[1].u_bulk_endp.u_out_fifo.out_state_q' from module `\loopback_7ch'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$procdff$14103
  root of input selection tree: $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$0\out_state_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: \u_usb_cdc.u_bulk_endps[1].u_bulk_endp.u_in_fifo.out_ready_i
  found ctrl input: \u_usb_cdc.u_sie.out_err_q
  found ctrl input: \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_valid_i
  found ctrl input: $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$logic_or$../../../usb_cdc/out_fifo.v:117$2940_Y
  found state code: 2'01
  found state code: 2'10
  found ctrl output: $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$eq$../../../usb_cdc/out_fifo.v:117$2939_Y
  ctrl inputs: { \u_usb_cdc.u_sie.out_err_q \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_valid_i $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$logic_or$../../../usb_cdc/out_fifo.v:117$2940_Y \u_usb_cdc.u_bulk_endps[1].u_bulk_endp.u_in_fifo.out_ready_i }
  ctrl outputs: { $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$0\out_state_q[1:0] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$eq$../../../usb_cdc/out_fifo.v:117$2939_Y }
  transition:       2'00 4'---0 ->       2'00 3'000
  transition:       2'00 4'00-1 ->       2'00 3'000
  transition:       2'00 4'0101 ->       2'01 3'010
  transition:       2'00 4'0111 ->       2'10 3'100
  transition:       2'00 4'1--1 ->       2'00 3'000
  transition:       2'10 4'---0 ->       2'10 3'101
  transition:       2'10 4'00-1 ->       2'00 3'001
  transition:       2'10 4'0101 ->       2'01 3'011
  transition:       2'10 4'0111 ->       2'10 3'101
  transition:       2'10 4'1--1 ->       2'00 3'001
  transition:       2'01 4'---0 ->       2'01 3'010
  transition:       2'01 4'00-1 ->       2'00 3'000
  transition:       2'01 4'0101 ->       2'01 3'010
  transition:       2'01 4'0111 ->       2'10 3'100
  transition:       2'01 4'1--1 ->       2'00 3'000
Extracting FSM `\u_usb_cdc.u_bulk_endps[2].u_bulk_endp.u_out_fifo.out_state_q' from module `\loopback_7ch'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$procdff$14103
  root of input selection tree: $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$0\out_state_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: \u_usb_cdc.u_bulk_endps[2].u_bulk_endp.u_in_fifo.out_ready_i
  found ctrl input: \u_usb_cdc.u_sie.out_err_q
  found ctrl input: \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_valid_i
  found ctrl input: $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$logic_or$../../../usb_cdc/out_fifo.v:117$2940_Y
  found state code: 2'01
  found state code: 2'10
  found ctrl output: $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$eq$../../../usb_cdc/out_fifo.v:117$2939_Y
  ctrl inputs: { \u_usb_cdc.u_sie.out_err_q \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_valid_i $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$logic_or$../../../usb_cdc/out_fifo.v:117$2940_Y \u_usb_cdc.u_bulk_endps[2].u_bulk_endp.u_in_fifo.out_ready_i }
  ctrl outputs: { $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$0\out_state_q[1:0] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$eq$../../../usb_cdc/out_fifo.v:117$2939_Y }
  transition:       2'00 4'---0 ->       2'00 3'000
  transition:       2'00 4'00-1 ->       2'00 3'000
  transition:       2'00 4'0101 ->       2'01 3'010
  transition:       2'00 4'0111 ->       2'10 3'100
  transition:       2'00 4'1--1 ->       2'00 3'000
  transition:       2'10 4'---0 ->       2'10 3'101
  transition:       2'10 4'00-1 ->       2'00 3'001
  transition:       2'10 4'0101 ->       2'01 3'011
  transition:       2'10 4'0111 ->       2'10 3'101
  transition:       2'10 4'1--1 ->       2'00 3'001
  transition:       2'01 4'---0 ->       2'01 3'010
  transition:       2'01 4'00-1 ->       2'00 3'000
  transition:       2'01 4'0101 ->       2'01 3'010
  transition:       2'01 4'0111 ->       2'10 3'100
  transition:       2'01 4'1--1 ->       2'00 3'000
Extracting FSM `\u_usb_cdc.u_bulk_endps[3].u_bulk_endp.u_out_fifo.out_state_q' from module `\loopback_7ch'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$procdff$14103
  root of input selection tree: $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$0\out_state_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: \u_usb_cdc.u_bulk_endps[3].u_bulk_endp.u_in_fifo.out_ready_i
  found ctrl input: \u_usb_cdc.u_sie.out_err_q
  found ctrl input: \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_valid_i
  found ctrl input: $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$logic_or$../../../usb_cdc/out_fifo.v:117$2940_Y
  found state code: 2'01
  found state code: 2'10
  found ctrl output: $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$eq$../../../usb_cdc/out_fifo.v:117$2939_Y
  ctrl inputs: { \u_usb_cdc.u_sie.out_err_q \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_valid_i $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$logic_or$../../../usb_cdc/out_fifo.v:117$2940_Y \u_usb_cdc.u_bulk_endps[3].u_bulk_endp.u_in_fifo.out_ready_i }
  ctrl outputs: { $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$0\out_state_q[1:0] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$eq$../../../usb_cdc/out_fifo.v:117$2939_Y }
  transition:       2'00 4'---0 ->       2'00 3'000
  transition:       2'00 4'00-1 ->       2'00 3'000
  transition:       2'00 4'0101 ->       2'01 3'010
  transition:       2'00 4'0111 ->       2'10 3'100
  transition:       2'00 4'1--1 ->       2'00 3'000
  transition:       2'10 4'---0 ->       2'10 3'101
  transition:       2'10 4'00-1 ->       2'00 3'001
  transition:       2'10 4'0101 ->       2'01 3'011
  transition:       2'10 4'0111 ->       2'10 3'101
  transition:       2'10 4'1--1 ->       2'00 3'001
  transition:       2'01 4'---0 ->       2'01 3'010
  transition:       2'01 4'00-1 ->       2'00 3'000
  transition:       2'01 4'0101 ->       2'01 3'010
  transition:       2'01 4'0111 ->       2'10 3'100
  transition:       2'01 4'1--1 ->       2'00 3'000
Extracting FSM `\u_usb_cdc.u_bulk_endps[4].u_bulk_endp.u_out_fifo.out_state_q' from module `\loopback_7ch'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$procdff$14103
  root of input selection tree: $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$0\out_state_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: \u_usb_cdc.u_bulk_endps[4].u_bulk_endp.u_in_fifo.out_ready_i
  found ctrl input: \u_usb_cdc.u_sie.out_err_q
  found ctrl input: \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_valid_i
  found ctrl input: $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$logic_or$../../../usb_cdc/out_fifo.v:117$2940_Y
  found state code: 2'01
  found state code: 2'10
  found ctrl output: $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$eq$../../../usb_cdc/out_fifo.v:117$2939_Y
  ctrl inputs: { \u_usb_cdc.u_sie.out_err_q \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_valid_i $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$logic_or$../../../usb_cdc/out_fifo.v:117$2940_Y \u_usb_cdc.u_bulk_endps[4].u_bulk_endp.u_in_fifo.out_ready_i }
  ctrl outputs: { $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$0\out_state_q[1:0] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$eq$../../../usb_cdc/out_fifo.v:117$2939_Y }
  transition:       2'00 4'---0 ->       2'00 3'000
  transition:       2'00 4'00-1 ->       2'00 3'000
  transition:       2'00 4'0101 ->       2'01 3'010
  transition:       2'00 4'0111 ->       2'10 3'100
  transition:       2'00 4'1--1 ->       2'00 3'000
  transition:       2'10 4'---0 ->       2'10 3'101
  transition:       2'10 4'00-1 ->       2'00 3'001
  transition:       2'10 4'0101 ->       2'01 3'011
  transition:       2'10 4'0111 ->       2'10 3'101
  transition:       2'10 4'1--1 ->       2'00 3'001
  transition:       2'01 4'---0 ->       2'01 3'010
  transition:       2'01 4'00-1 ->       2'00 3'000
  transition:       2'01 4'0101 ->       2'01 3'010
  transition:       2'01 4'0111 ->       2'10 3'100
  transition:       2'01 4'1--1 ->       2'00 3'000
Extracting FSM `\u_usb_cdc.u_bulk_endps[5].u_bulk_endp.u_out_fifo.out_state_q' from module `\loopback_7ch'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$procdff$14103
  root of input selection tree: $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$0\out_state_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: \u_usb_cdc.u_bulk_endps[5].u_bulk_endp.u_in_fifo.out_ready_i
  found ctrl input: \u_usb_cdc.u_sie.out_err_q
  found ctrl input: \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_valid_i
  found ctrl input: $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$logic_or$../../../usb_cdc/out_fifo.v:117$2940_Y
  found state code: 2'01
  found state code: 2'10
  found ctrl output: $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$eq$../../../usb_cdc/out_fifo.v:117$2939_Y
  ctrl inputs: { \u_usb_cdc.u_sie.out_err_q \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_valid_i $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$logic_or$../../../usb_cdc/out_fifo.v:117$2940_Y \u_usb_cdc.u_bulk_endps[5].u_bulk_endp.u_in_fifo.out_ready_i }
  ctrl outputs: { $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$0\out_state_q[1:0] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$eq$../../../usb_cdc/out_fifo.v:117$2939_Y }
  transition:       2'00 4'---0 ->       2'00 3'000
  transition:       2'00 4'00-1 ->       2'00 3'000
  transition:       2'00 4'0101 ->       2'01 3'010
  transition:       2'00 4'0111 ->       2'10 3'100
  transition:       2'00 4'1--1 ->       2'00 3'000
  transition:       2'10 4'---0 ->       2'10 3'101
  transition:       2'10 4'00-1 ->       2'00 3'001
  transition:       2'10 4'0101 ->       2'01 3'011
  transition:       2'10 4'0111 ->       2'10 3'101
  transition:       2'10 4'1--1 ->       2'00 3'001
  transition:       2'01 4'---0 ->       2'01 3'010
  transition:       2'01 4'00-1 ->       2'00 3'000
  transition:       2'01 4'0101 ->       2'01 3'010
  transition:       2'01 4'0111 ->       2'10 3'100
  transition:       2'01 4'1--1 ->       2'00 3'000
Extracting FSM `\u_usb_cdc.u_bulk_endps[6].u_bulk_endp.u_out_fifo.out_state_q' from module `\loopback_7ch'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$procdff$14103
  root of input selection tree: $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$0\out_state_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: \u_usb_cdc.u_bulk_endps[6].u_bulk_endp.u_in_fifo.out_ready_i
  found ctrl input: \u_usb_cdc.u_sie.out_err_q
  found ctrl input: \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_valid_i
  found ctrl input: $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$logic_or$../../../usb_cdc/out_fifo.v:117$2940_Y
  found state code: 2'01
  found state code: 2'10
  found ctrl output: $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$eq$../../../usb_cdc/out_fifo.v:117$2939_Y
  ctrl inputs: { \u_usb_cdc.u_sie.out_err_q \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_valid_i $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$logic_or$../../../usb_cdc/out_fifo.v:117$2940_Y \u_usb_cdc.u_bulk_endps[6].u_bulk_endp.u_in_fifo.out_ready_i }
  ctrl outputs: { $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$0\out_state_q[1:0] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$eq$../../../usb_cdc/out_fifo.v:117$2939_Y }
  transition:       2'00 4'---0 ->       2'00 3'000
  transition:       2'00 4'00-1 ->       2'00 3'000
  transition:       2'00 4'0101 ->       2'01 3'010
  transition:       2'00 4'0111 ->       2'10 3'100
  transition:       2'00 4'1--1 ->       2'00 3'000
  transition:       2'10 4'---0 ->       2'10 3'101
  transition:       2'10 4'00-1 ->       2'00 3'001
  transition:       2'10 4'0101 ->       2'01 3'011
  transition:       2'10 4'0111 ->       2'10 3'101
  transition:       2'10 4'1--1 ->       2'00 3'001
  transition:       2'01 4'---0 ->       2'01 3'010
  transition:       2'01 4'00-1 ->       2'00 3'000
  transition:       2'01 4'0101 ->       2'01 3'010
  transition:       2'01 4'0111 ->       2'10 3'100
  transition:       2'01 4'1--1 ->       2'00 3'000
Extracting FSM `\u_usb_cdc.u_ctrl_endp.req_q' from module `\loopback_7ch'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$14115
  root of input selection tree: $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0]
  found reset state: 4'0000 (from async reset)
  found ctrl input: \u_usb_cdc.u_ctrl_endp.clk_gate
  found ctrl input: \u_usb_cdc.u_sie.out_err_q
  found ctrl input: \u_usb_cdc.setup
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$14148
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10005_CMP
  found ctrl input: \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_valid_i
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10001_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10023_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10246_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:803$2846_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10678_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10973_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11454_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11818_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$14196
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:521$2708_Y
  found state code: 4'1100
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$14188
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10068_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$14190
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:697$2809_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:685$2804_Y
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$14192
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$14194
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10093_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10174_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:621$2782_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:617$2760_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:600$2752_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10792_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:567$2727_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:569$2731_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:571$2732_Y
  found state code: 4'0110
  found state code: 4'0101
  found state code: 4'0100
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10021_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10044_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$14198
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:545$2718_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:547$2719_Y
  found ctrl input: \u_usb_cdc.u_sie.data_q [15]
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$le$../../../usb_cdc/ctrl_endp.v:525$2709_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:517$2705_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:470$2664_Y
  found ctrl input: \u_usb_cdc.u_ctrl_endp.class_q
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11481_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11515_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11586_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11623_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11661_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:498$2692_Y
  found state code: 4'1010
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:494$2687_Y
  found state code: 4'1001
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:490$2684_Y
  found state code: 4'1000
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:486$2681_Y
  found state code: 4'0111
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:478$2671_Y
  found state code: 4'0011
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:478$2673_Y
  found state code: 4'0010
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:474$2668_Y
  found state code: 4'0001
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:505$2701_Y
  found state code: 4'1011
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:463$2663_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:470$2664_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:753$2830_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:801$2839_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:802$2843_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:803$2847_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10021_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10044_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10068_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10093_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10146_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10174_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10792_CMP
  ctrl inputs: { $auto$opt_reduce.cc:134:opt_pmux$14188 $auto$opt_reduce.cc:134:opt_pmux$14190 $auto$opt_reduce.cc:134:opt_pmux$14192 $auto$opt_reduce.cc:134:opt_pmux$14194 $auto$opt_reduce.cc:134:opt_pmux$14196 $auto$opt_reduce.cc:134:opt_pmux$14198 $auto$opt_reduce.cc:134:opt_pmux$14148 \u_usb_cdc.setup \u_usb_cdc.u_sie.out_err_q \u_usb_cdc.u_sie.data_q [15] $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11818_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11661_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11623_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11586_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11515_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11481_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11454_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10973_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10678_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10246_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10023_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10005_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10001_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:803$2846_Y $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:697$2809_Y $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:685$2804_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:621$2782_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:617$2760_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:600$2752_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:571$2732_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:569$2731_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:567$2727_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:547$2719_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:545$2718_Y $flatten\u_usb_cdc.\u_ctrl_endp.$le$../../../usb_cdc/ctrl_endp.v:525$2709_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:521$2708_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:517$2705_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:505$2701_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:498$2692_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:494$2687_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:490$2684_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:486$2681_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:478$2673_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:478$2671_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:474$2668_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:463$2663_Y \u_usb_cdc.u_ctrl_endp.clk_gate \u_usb_cdc.u_ctrl_endp.class_q \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_valid_i }
  ctrl outputs: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10792_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10174_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10146_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10093_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10068_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10044_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10021_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:803$2847_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:802$2843_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:801$2839_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:753$2830_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:470$2664_Y $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] }
  transition:     4'0000 49'----------------------------------------------0-- ->     4'0000 16'0000000000010000
  transition:     4'0000 49'------000------------0------------------------1-- -> INVALID_STATE(4'x) 16'000000000001xxxx  <ignored invalid transition!>
  transition:     4'0000 49'-------00------------1------------------------1-0 ->     4'0000 16'0000000000010000
  transition:     4'0000 49'-------00-0-----00000100----------------------1-1 ->     4'0000 16'0000000000010000
  transition:     4'0000 49'-------00-1----------1-----------------------01-1 ->     4'0000 16'0000000000010000
  transition:     4'0000 49'-------00-1----------1-----------------------11-1 ->     4'1100 16'0000000000011100
  transition:     4'0000 49'-------00--000001----1----------00------------101 ->     4'1100 16'0000000000011100
  transition:     4'0000 49'-------00-------1----1----------1-----------0-101 ->     4'1100 16'0000000000011100
  transition:     4'0000 49'-------00-------1----1----------1-----------1-101 ->     4'0001 16'0000000000010001
  transition:     4'0000 49'-------00--1----1----1--------------------0---101 ->     4'1100 16'0000000000011100
  transition:     4'0000 49'-------00--1----1----1--------------------1---101 ->     4'0010 16'0000000000010010
  transition:     4'0000 49'-------00---1---1----1---------------------0--101 ->     4'1100 16'0000000000011100
  transition:     4'0000 49'-------00---1---1----1---------------------1--101 ->     4'0011 16'0000000000010011
  transition:     4'0000 49'-------00----1--1----1-------------------0----101 ->     4'1100 16'0000000000011100
  transition:     4'0000 49'-------00----1--1----1-------------------1----101 ->     4'0111 16'0000000000010111
  transition:     4'0000 49'-------00-------1----1-----------1------0-----101 ->     4'1100 16'0000000000011100
  transition:     4'0000 49'-------00-------1----1-----------1------1-----101 ->     4'1000 16'0000000000011000
  transition:     4'0000 49'-------00-----1-1----1-----------------0------101 ->     4'1100 16'0000000000011100
  transition:     4'0000 49'-------00-----1-1----1-----------------1------101 ->     4'1001 16'0000000000011001
  transition:     4'0000 49'-------00------11----1----------------0-------101 ->     4'1100 16'0000000000011100
  transition:     4'0000 49'-------00------11----1----------------1-------101 ->     4'1010 16'0000000000011010
  transition:     4'0000 49'-------00-------1----1---------------0--------111 ->     4'1100 16'0000000000011100
  transition:     4'0000 49'-------00-------1----1---------------1--------111 ->     4'1011 16'0000000000011011
  transition:     4'0000 49'-------00--------1---1------------------------1-1 ->     4'0000 16'0000000000010000
  transition:     4'0000 49'-------00---------1--1------------------------1-1 ->     4'0000 16'0000000000010000
  transition:     4'0000 49'-------00------------1-1----------------------1-1 ->     4'0000 16'0000000000010000
  transition:     4'0000 49'-------00----------1-1------------------------1-1 ->     4'0000 16'0000000000010000
  transition:     4'0000 49'-------00-----------11------------------------1-1 ->     4'0000 16'0000000000010000
  transition:     4'0000 49'-------00------------11-----------------------1-1 ->     4'0000 16'0000000000010000
  transition:     4'0000 49'------100-------------------------------------1-- ->     4'0000 16'0000000000010000
  transition:     4'0000 49'-------10-------------------------------------1-- ->     4'0000 16'0000000000010000
  transition:     4'0000 49'--------1-------------------------------------1-- ->     4'0000 16'0000000000010000
  transition:     4'1000 49'----------------------------------------------0-- ->     4'1000 16'0000100000001000
  transition:     4'1000 49'------000------------0------------------------1-- -> INVALID_STATE(4'x) 16'000010000000xxxx  <ignored invalid transition!>
  transition:     4'1000 49'-------00------------1------------------------1-0 ->     4'1000 16'0000100000001000
  transition:     4'1000 49'-------00-0-----00000100----------------------1-1 ->     4'1000 16'0000100000001000
  transition:     4'1000 49'-------00-1----------1-----------------------01-1 ->     4'0000 16'0000100000000000
  transition:     4'1000 49'-------00-1----------1-----------------------11-1 ->     4'1100 16'0000100000001100
  transition:     4'1000 49'-------00-------1----1------------------------1-1 ->     4'1100 16'0000100000001100
  transition:     4'1000 49'-------00--------1---1-------------0----------1-1 ->     4'1000 16'0000100000001000
  transition:     4'1000 49'-------00--------1---1-------------1----------1-1 ->     4'1100 16'0000100000001100
  transition:     4'1000 49'-------00---------1--1-------------0----------1-1 ->     4'1000 16'0000100000001000
  transition:     4'1000 49'-------00---------1--1-------------1----------1-1 ->     4'1100 16'0000100000001100
  transition:     4'1000 49'-------00------------1-1--0-------------------1-1 ->     4'1100 16'0000100000001100
  transition:     4'1000 49'-------00------------1-1--1-------------------1-1 ->     4'1000 16'0000100000001000
  transition:     4'1000 49'-------00----------1-1-------------0----------1-1 ->     4'1000 16'0000100000001000
  transition:     4'1000 49'-------00----------1-1-------------1----------1-1 ->     4'1100 16'0000100000001100
  transition:     4'1000 49'-------00-----------11--0---------------------1-1 ->     4'1000 16'0000100000001000
  transition:     4'1000 49'-------00-----------11--1---------------------1-1 ->     4'1100 16'0000100000001100
  transition:     4'1000 49'-------00------------11------------0----------1-1 ->     4'1000 16'0000100000001000
  transition:     4'1000 49'-------00------------11------------1----------1-1 ->     4'1100 16'0000100000001100
  transition:     4'1000 49'------100-------------------------------------1-- ->     4'1000 16'0000100000001000
  transition:     4'1000 49'-------10-------------------------------------1-- ->     4'1000 16'0000100000001000
  transition:     4'1000 49'--------1-------------------------------------1-- ->     4'1000 16'0000100000001000
  transition:     4'0100 49'----------------------------------------------0-- ->     4'0100 16'0000000001000100
  transition:     4'0100 49'------000------------0------------------------1-- -> INVALID_STATE(4'x) 16'000000000100xxxx  <ignored invalid transition!>
  transition:     4'0100 49'-------00------------1------------------------1-0 ->     4'0100 16'0000000001000100
  transition:     4'0100 49'-------00-0-----00000100----------------------1-1 ->     4'0100 16'0000000001000100
  transition:     4'0100 49'-------00-1----------1-----------------------01-1 ->     4'0000 16'0000000001000000
  transition:     4'0100 49'-------00-1----------1-----------------------11-1 ->     4'1100 16'0000000001001100
  transition:     4'0100 49'-------00-------1----1------------------------1-1 ->     4'1100 16'0000000001001100
  transition:     4'0100 49'-------00--------1---1------------------------1-1 ->     4'0100 16'0000000001000100
  transition:     4'0100 49'-------00---------1--1------------------------1-1 ->     4'0100 16'0000000001000100
  transition:     4'0100 49'-------00------------1-1-----------0----------1-1 ->     4'0100 16'0000000001000100
  transition:     4'0100 49'-------00------------1-1-----------1----------1-1 ->     4'1100 16'0000000001001100
  transition:     4'0100 49'-------00----------1-1-------------0----------1-1 ->     4'0100 16'0000000001000100
  transition:     4'0100 49'-------00----------1-1-------------1----------1-1 ->     4'1100 16'0000000001001100
  transition:     4'0100 49'-------00-----------11------------------------1-1 ->     4'0100 16'0000000001000100
  transition:     4'0100 49'-------00------------11-----------------------1-1 ->     4'0100 16'0000000001000100
  transition:     4'0100 49'------100-------------------------------------1-- ->     4'0100 16'0000000001000100
  transition:     4'0100 49'-------10-------------------------------------1-- ->     4'0100 16'0000000001000100
  transition:     4'0100 49'--------1-------------------------------------1-- ->     4'0100 16'0000000001000100
  transition:     4'1100 49'----------------------------------------------0-- ->     4'1100 16'0000000000101100
  transition:     4'1100 49'------000------------0------------------------1-- -> INVALID_STATE(4'x) 16'000000000010xxxx  <ignored invalid transition!>
  transition:     4'1100 49'-------00------------1------------------------1-0 ->     4'1100 16'0000000000101100
  transition:     4'1100 49'-------00-0-----00000100----------------------1-1 ->     4'1100 16'0000000000101100
  transition:     4'1100 49'-------00-1----------1-----------------------01-1 ->     4'0000 16'0000000000100000
  transition:     4'1100 49'-------00-1----------1-----------------------11-1 ->     4'1100 16'0000000000101100
  transition:     4'1100 49'-------00-------1----1------------------------1-1 ->     4'1100 16'0000000000101100
  transition:     4'1100 49'-------00--------1---1------------------------1-1 ->     4'1100 16'0000000000101100
  transition:     4'1100 49'-------00---------1--1------------------------1-1 ->     4'1100 16'0000000000101100
  transition:     4'1100 49'-------00------------1-1----------------------1-1 ->     4'1100 16'0000000000101100
  transition:     4'1100 49'-------00----------1-1------------------------1-1 ->     4'1100 16'0000000000101100
  transition:     4'1100 49'-------00-----------11------------------------1-1 ->     4'1100 16'0000000000101100
  transition:     4'1100 49'-------00------------11-----------------------1-1 ->     4'1100 16'0000000000101100
  transition:     4'1100 49'------100-------------------------------------1-- ->     4'1100 16'0000000000101100
  transition:     4'1100 49'-------10-------------------------------------1-- ->     4'1100 16'0000000000101100
  transition:     4'1100 49'--------1-------------------------------------1-- ->     4'1100 16'0000000000101100
  transition:     4'0010 49'----------------------------------------------0-- ->     4'0010 16'0010000000000010
  transition:     4'0010 49'------000------------0------------------------1-- -> INVALID_STATE(4'x) 16'001000000000xxxx  <ignored invalid transition!>
  transition:     4'0010 49'-------00------------1------------------------1-0 ->     4'0010 16'0010000000000010
  transition:     4'0010 49'-------00-0-----00000100----------------------1-1 ->     4'0010 16'0010000000000010
  transition:     4'0010 49'-------00-1----------1-----------------------01-1 ->     4'0000 16'0010000000000000
  transition:     4'0010 49'-------00-1----------1-----------------------11-1 ->     4'1100 16'0010000000001100
  transition:     4'0010 49'-------00-------1----1------------------------1-1 ->     4'1100 16'0010000000001100
  transition:     4'0010 49'-------00--------1---1-------------0----------1-1 ->     4'0010 16'0010000000000010
  transition:     4'0010 49'-------00--------1---1-------------1----------1-1 ->     4'1100 16'0010000000001100
  transition:     4'0010 49'-------00---------1--1-------------0----------1-1 ->     4'0010 16'0010000000000010
  transition:     4'0010 49'-------00---------1--1-------------1----------1-1 ->     4'1100 16'0010000000001100
  transition:     4'0010 49'-------00------------1-1-----------0----------1-1 ->     4'0010 16'0010000000000010
  transition:     4'0010 49'-------00------------1-1-----------1----------1-1 ->     4'1100 16'0010000000001100
  transition:     4'0010 49'-------00----------1-1-------------0----------1-1 ->     4'0010 16'0010000000000010
  transition:     4'0010 49'-------00----------1-1-------------1----------1-1 ->     4'1100 16'0010000000001100
  transition:     4'0010 49'-------00-----------11---0--------------------1-1 ->     4'0010 16'0010000000000010
  transition:     4'0010 49'-------00-----------11---1--------------------1-1 ->     4'1100 16'0010000000001100
  transition:     4'0010 49'-------00------------11------------0----------1-1 ->     4'0010 16'0010000000000010
  transition:     4'0010 49'-------00------------11------------1----------1-1 ->     4'1100 16'0010000000001100
  transition:     4'0010 49'------100-------------------------------------1-- ->     4'0010 16'0010000000000010
  transition:     4'0010 49'-------10-------------------------------------1-- ->     4'0010 16'0010000000000010
  transition:     4'0010 49'--------1-------------------------------------1-- ->     4'0010 16'0010000000000010
  transition:     4'1010 49'----------------------------------------------0-- ->     4'1010 16'0000001000001010
  transition:     4'1010 49'------000------------0------------------------1-- -> INVALID_STATE(4'x) 16'000000100000xxxx  <ignored invalid transition!>
  transition:     4'1010 49'-------00------------1------------------------1-0 ->     4'1010 16'0000001000001010
  transition:     4'1010 49'-------00-0-----00000100----------------------1-1 ->     4'1010 16'0000001000001010
  transition:     4'1010 49'-------00-1----------1-----------------------01-1 ->     4'0000 16'0000001000000000
  transition:     4'1010 49'-------00-1----------1-----------------------11-1 ->     4'1100 16'0000001000001100
  transition:     4'1010 49'-------00-------1----1------------------------1-1 ->     4'1100 16'0000001000001100
  transition:     4'1010 49'-------00--------1---1----------00------------1-1 ->     4'1100 16'0000001000001100
  transition:     4'1010 49'-------00--------1---1----------1-------------1-1 ->     4'1010 16'0000001000001010
  transition:     4'1010 49'-------00--------1---1-----------1------------1-1 ->     4'1010 16'0000001000001010
  transition:     4'1010 49'-------00---------1--1-------------0----------1-1 ->     4'1010 16'0000001000001010
  transition:     4'1010 49'-------00---------1--1-------------1----------1-1 ->     4'1100 16'0000001000001100
  transition:     4'1010 49'-------00------------1-1-----------0----------1-1 ->     4'1010 16'0000001000001010
  transition:     4'1010 49'-------00------------1-1-----------1----------1-1 ->     4'1100 16'0000001000001100
  transition:     4'1010 49'-------00----------1-1-------------0----------1-1 ->     4'1010 16'0000001000001010
  transition:     4'1010 49'-------00----------1-1-------------1----------1-1 ->     4'1100 16'0000001000001100
  transition:     4'1010 49'-0-----00-----------11-------------0----------1-1 ->     4'1010 16'0000001000001010
  transition:     4'1010 49'-0-----00-----------11-------------1----------1-1 ->     4'1100 16'0000001000001100
  transition:     4'1010 49'-------00------------11------------0----------1-1 ->     4'1010 16'0000001000001010
  transition:     4'1010 49'-------00------------11------------1----------1-1 ->     4'1100 16'0000001000001100
  transition:     4'1010 49'------100-------------------------------------1-- ->     4'1010 16'0000001000001010
  transition:     4'1010 49'-------10-------------------------------------1-- ->     4'1010 16'0000001000001010
  transition:     4'1010 49'--------1-------------------------------------1-- ->     4'1010 16'0000001000001010
  transition:     4'0110 49'----------------------------------------------0-- ->     4'0110 16'0000000100000110
  transition:     4'0110 49'------000------------0------------------------1-- -> INVALID_STATE(4'x) 16'000000010000xxxx  <ignored invalid transition!>
  transition:     4'0110 49'-------00------------1------------------------1-0 ->     4'0110 16'0000000100000110
  transition:     4'0110 49'-------00-0-----00000100----------------------1-1 ->     4'0110 16'0000000100000110
  transition:     4'0110 49'-------00-1----------1-----------------------01-1 ->     4'0000 16'0000000100000000
  transition:     4'0110 49'-------00-1----------1-----------------------11-1 ->     4'1100 16'0000000100001100
  transition:     4'0110 49'-------00-------1----1------------------------1-1 ->     4'1100 16'0000000100001100
  transition:     4'0110 49'-------00--------1---1------------------------1-1 ->     4'0110 16'0000000100000110
  transition:     4'0110 49'-------00---------1--1------------------------1-1 ->     4'0110 16'0000000100000110
  transition:     4'0110 49'-------00------------1-1----------------------1-1 ->     4'0110 16'0000000100000110
  transition:     4'0110 49'-------00----------1-1------------------------1-1 ->     4'0110 16'0000000100000110
  transition:     4'0110 49'-------00-----------11------------------------1-1 ->     4'0110 16'0000000100000110
  transition:     4'0110 49'-------00------------11-----------------------1-1 ->     4'0110 16'0000000100000110
  transition:     4'0110 49'------100-------------------------------------1-- ->     4'0110 16'0000000100000110
  transition:     4'0110 49'-------10-------------------------------------1-- ->     4'0110 16'0000000100000110
  transition:     4'0110 49'--------1-------------------------------------1-- ->     4'0110 16'0000000100000110
  transition:     4'0001 49'----------------------------------------------0-- ->     4'0001 16'0100000000000001
  transition:     4'0001 49'------000------------0------------------------1-- -> INVALID_STATE(4'x) 16'010000000000xxxx  <ignored invalid transition!>
  transition:     4'0001 49'-------00------------1------------------------1-0 ->     4'0001 16'0100000000000001
  transition:     4'0001 49'-------00-0-----00000100----------------------1-1 ->     4'0001 16'0100000000000001
  transition:     4'0001 49'-------00-1----------1-----------------------01-1 ->     4'0000 16'0100000000000000
  transition:     4'0001 49'-------00-1----------1-----------------------11-1 ->     4'1100 16'0100000000001100
  transition:     4'0001 49'-------00-------1----1------------------------1-1 ->     4'1100 16'0100000000001100
  transition:     4'0001 49'-------00--------1---1--------------0---------1-1 ->     4'1100 16'0100000000001100
  transition:     4'0001 49'-------00--------1---1--------------1---------1-1 ->     4'0001 16'0100000000000001
  transition:     4'0001 49'-------00---------1--1-------------0----------1-1 ->     4'0001 16'0100000000000001
  transition:     4'0001 49'-------00---------1--1-------------1----------1-1 ->     4'1100 16'0100000000001100
  transition:     4'0001 49'-------00------------1-1----0-----------------1-1 ->     4'1100 16'0100000000001100
  transition:     4'0001 49'-------00------------1-1----1-----------------1-1 ->     4'0001 16'0100000000000001
  transition:     4'0001 49'-------00----------1-1-------------0----------1-1 ->     4'0001 16'0100000000000001
  transition:     4'0001 49'-------00----------1-1-------------1----------1-1 ->     4'1100 16'0100000000001100
  transition:     4'0001 49'-0-----00-----------11-------------0----------1-1 ->     4'0001 16'0100000000000001
  transition:     4'0001 49'-0-----00-----------11-------------1----------1-1 ->     4'1100 16'0100000000001100
  transition:     4'0001 49'-------00------------11------------0----------1-1 ->     4'0001 16'0100000000000001
  transition:     4'0001 49'-------00------------11------------1----------1-1 ->     4'1100 16'0100000000001100
  transition:     4'0001 49'------100-------------------------------------1-- ->     4'0001 16'0100000000000001
  transition:     4'0001 49'-------10-------------------------------------1-- ->     4'0001 16'0100000000000001
  transition:     4'0001 49'--------1-------------------------------------1-- ->     4'0001 16'0100000000000001
  transition:     4'1001 49'----------------------------------------------0-- ->     4'1001 16'0000010000001001
  transition:     4'1001 49'------000------------0------------------------1-- -> INVALID_STATE(4'x) 16'000001000000xxxx  <ignored invalid transition!>
  transition:     4'1001 49'-------00------------1------------------------1-0 ->     4'1001 16'0000010000001001
  transition:     4'1001 49'-------00-0-----00000100----------------------1-1 ->     4'1001 16'0000010000001001
  transition:     4'1001 49'-------00-1----------1-----------------------01-1 ->     4'0000 16'0000010000000000
  transition:     4'1001 49'-------00-1----------1-----------------------11-1 ->     4'1100 16'0000010000001100
  transition:     4'1001 49'-------00-------1----1------------------------1-1 ->     4'1100 16'0000010000001100
  transition:     4'1001 49'-------000-------1---1------------------------1-1 ->     4'1001 16'0000010000001001
  transition:     4'1001 49'-------001-------1---1------------------------1-1 ->     4'1100 16'0000010000001100
  transition:     4'1001 49'-------00---------1--1-------------0----------1-1 ->     4'1001 16'0000010000001001
  transition:     4'1001 49'-------00---------1--1-------------1----------1-1 ->     4'1100 16'0000010000001100
  transition:     4'1001 49'-------00------------1-1-----------0----------1-1 ->     4'1001 16'0000010000001001
  transition:     4'1001 49'-------00------------1-1-----------1----------1-1 ->     4'1100 16'0000010000001100
  transition:     4'1001 49'-------00----------1-1-------------0----------1-1 ->     4'1001 16'0000010000001001
  transition:     4'1001 49'-------00----------1-1-------------1----------1-1 ->     4'1100 16'0000010000001100
  transition:     4'1001 49'-0-----00-----------11-------------0----------1-1 ->     4'1001 16'0000010000001001
  transition:     4'1001 49'-0-----00-----------11-------------1----------1-1 ->     4'1100 16'0000010000001100
  transition:     4'1001 49'-------00------------11------------0----------1-1 ->     4'1001 16'0000010000001001
  transition:     4'1001 49'-------00------------11------------1----------1-1 ->     4'1100 16'0000010000001100
  transition:     4'1001 49'------100-------------------------------------1-- ->     4'1001 16'0000010000001001
  transition:     4'1001 49'-------10-------------------------------------1-- ->     4'1001 16'0000010000001001
  transition:     4'1001 49'--------1-------------------------------------1-- ->     4'1001 16'0000010000001001
  transition:     4'0101 49'----------------------------------------------0-- ->     4'0101 16'0000000010000101
  transition:     4'0101 49'------000------------0------------------------1-- -> INVALID_STATE(4'x) 16'000000001000xxxx  <ignored invalid transition!>
  transition:     4'0101 49'-------00------------1------------------------1-0 ->     4'0101 16'0000000010000101
  transition:     4'0101 49'-------00-0-----00000100----------------------1-1 ->     4'0101 16'0000000010000101
  transition:     4'0101 49'-------00-1----------1-----------------------01-1 ->     4'0000 16'0000000010000000
  transition:     4'0101 49'-------00-1----------1-----------------------11-1 ->     4'1100 16'0000000010001100
  transition:     4'0101 49'-------00-------1----1------------------------1-1 ->     4'1100 16'0000000010001100
  transition:     4'0101 49'-------00--------1---1------------------------1-1 ->     4'0101 16'0000000010000101
  transition:     4'0101 49'-------00---------1--1------------------------1-1 ->     4'0101 16'0000000010000101
  transition:     4'0101 49'-------00------------1-1-----------0----------1-1 ->     4'0101 16'0000000010000101
  transition:     4'0101 49'-------00------------1-1-----------1----------1-1 ->     4'1100 16'0000000010001100
  transition:     4'0101 49'-------00----------1-1-------------0----------1-1 ->     4'0101 16'0000000010000101
  transition:     4'0101 49'-------00----------1-1-------------1----------1-1 ->     4'1100 16'0000000010001100
  transition:     4'0101 49'-------00-----------11------------------------1-1 ->     4'0101 16'0000000010000101
  transition:     4'0101 49'-------00------------11-----------------------1-1 ->     4'0101 16'0000000010000101
  transition:     4'0101 49'------100-------------------------------------1-- ->     4'0101 16'0000000010000101
  transition:     4'0101 49'-------10-------------------------------------1-- ->     4'0101 16'0000000010000101
  transition:     4'0101 49'--------1-------------------------------------1-- ->     4'0101 16'0000000010000101
  transition:     4'0011 49'----------------------------------------------0-- ->     4'0011 16'1000000000000011
  transition:     4'0011 49'------000------------0------------------------1-- -> INVALID_STATE(4'x) 16'100000000000xxxx  <ignored invalid transition!>
  transition:     4'0011 49'-------00------------1------------------------1-0 ->     4'0011 16'1000000000000011
  transition:     4'0011 49'-------00-0-----00000100----------------------1-1 ->     4'0011 16'1000000000000011
  transition:     4'0011 49'-------00-1----------1-----------------------01-1 ->     4'0000 16'1000000000000000
  transition:     4'0011 49'-------00-1----------1-----------------------11-1 ->     4'1100 16'1000000000001100
  transition:     4'0011 49'-------00-------1----1------------------------1-1 ->     4'1100 16'1000000000001100
  transition:     4'0011 49'-------00--------1---1------------00----------1-1 ->     4'0011 16'1000000000000011
  transition:     4'0011 49'-------00--------1---1------------01----------1-1 ->     4'1100 16'1000000000001100
  transition:     4'0011 49'-------00--------1---1------------1-----------1-1 ->     4'0011 16'1000000000000011
  transition:     4'0011 49'-------00---------1--1-------000--------------1-1 ->     4'1100 16'1000000000001100
  transition:     4'0011 49'-------00---------1--1-------100--------------1-1 ->     4'0110 16'1000000000000110
  transition:     4'0011 49'-------00---------1--1--------10--------------1-1 ->     4'0101 16'1000000000000101
  transition:     4'0011 49'-------00---------1--1---------1--------------1-1 ->     4'0100 16'1000000000000100
  transition:     4'0011 49'-------00------------1-1----------------------1-1 ->     4'0011 16'1000000000000011
  transition:     4'0011 49'-------00----------1-1------------------------1-1 ->     4'0011 16'1000000000000011
  transition:     4'0011 49'-------00-----------11------------------------1-1 ->     4'0011 16'1000000000000011
  transition:     4'0011 49'-------00------------11-----------------------1-1 ->     4'0011 16'1000000000000011
  transition:     4'0011 49'------100-------------------------------------1-- ->     4'0011 16'1000000000000011
  transition:     4'0011 49'-------10-------------------------------------1-- ->     4'0011 16'1000000000000011
  transition:     4'0011 49'--------1-------------------------------------1-- ->     4'0011 16'1000000000000011
  transition:     4'1011 49'----------------------------------------------0-- ->     4'1011 16'0000000000001011
  transition:     4'1011 49'------000------------0------------------------1-- -> INVALID_STATE(4'x) 16'000000000000xxxx  <ignored invalid transition!>
  transition:     4'1011 49'-------00------------1------------------------1-0 ->     4'1011 16'0000000000001011
  transition:     4'1011 49'-------00-0-----00000100----------------------1-1 ->     4'1011 16'0000000000001011
  transition:     4'1011 49'-------00-1----------1-----------------------01-1 ->     4'0000 16'0000000000000000
  transition:     4'1011 49'-------00-1----------1-----------------------11-1 ->     4'1100 16'0000000000001100
  transition:     4'1011 49'-------00-------1----1------------------------1-1 ->     4'1100 16'0000000000001100
  transition:     4'1011 49'-------00--------1---1------------------------1-1 ->     4'1011 16'0000000000001011
  transition:     4'1011 49'-------00---------1--1------------------------1-1 ->     4'1011 16'0000000000001011
  transition:     4'1011 49'-------00------------1-1----------------------1-1 ->     4'1011 16'0000000000001011
  transition:     4'1011 49'-------00----------1-1------------------------1-1 ->     4'1011 16'0000000000001011
  transition:     4'1011 49'-------00-----------11------------------------1-1 ->     4'1011 16'0000000000001011
  transition:     4'1011 49'-------00------------11-----------------------1-1 ->     4'1011 16'0000000000001011
  transition:     4'1011 49'------100-------------------------------------1-- ->     4'1011 16'0000000000001011
  transition:     4'1011 49'-------10-------------------------------------1-- ->     4'1011 16'0000000000001011
  transition:     4'1011 49'--------1-------------------------------------1-- ->     4'1011 16'0000000000001011
  transition:     4'0111 49'----------------------------------------------0-- ->     4'0111 16'0001000000000111
  transition:     4'0111 49'------000------------0------------------------1-- -> INVALID_STATE(4'x) 16'000100000000xxxx  <ignored invalid transition!>
  transition:     4'0111 49'-------00------------1------------------------1-0 ->     4'0111 16'0001000000000111
  transition:     4'0111 49'-------00-0-----00000100----------------------1-1 ->     4'0111 16'0001000000000111
  transition:     4'0111 49'-------00-1----------1-----------------------01-1 ->     4'0000 16'0001000000000000
  transition:     4'0111 49'-------00-1----------1-----------------------11-1 ->     4'1100 16'0001000000001100
  transition:     4'0111 49'-------00-------1----1------------------------1-1 ->     4'1100 16'0001000000001100
  transition:     4'0111 49'-------00--------1---1-------------0----------1-1 ->     4'0111 16'0001000000000111
  transition:     4'0111 49'-------00--------1---1-------------1----------1-1 ->     4'1100 16'0001000000001100
  transition:     4'0111 49'-------00---------1--1-------------0----------1-1 ->     4'0111 16'0001000000000111
  transition:     4'0111 49'-------00---------1--1-------------1----------1-1 ->     4'1100 16'0001000000001100
  transition:     4'0111 49'-------00------------1-1---0------------------1-1 ->     4'1100 16'0001000000001100
  transition:     4'0111 49'-------00------------1-1---1------------------1-1 ->     4'0111 16'0001000000000111
  transition:     4'0111 49'-------00----------1-1-------------0----------1-1 ->     4'0111 16'0001000000000111
  transition:     4'0111 49'-------00----------1-1-------------1----------1-1 ->     4'1100 16'0001000000001100
  transition:     4'0111 49'-------00-----------11---0--------------------1-1 ->     4'0111 16'0001000000000111
  transition:     4'0111 49'-------00-----------11---1--------------------1-1 ->     4'1100 16'0001000000001100
  transition:     4'0111 49'-------00------------11------------0----------1-1 ->     4'0111 16'0001000000000111
  transition:     4'0111 49'-------00------------11------------1----------1-1 ->     4'1100 16'0001000000001100
  transition:     4'0111 49'------100-------------------------------------1-- ->     4'0111 16'0001000000000111
  transition:     4'0111 49'-------10-------------------------------------1-- ->     4'0111 16'0001000000000111
  transition:     4'0111 49'--------1-------------------------------------1-- ->     4'0111 16'0001000000000111
Extracting FSM `\u_usb_cdc.u_ctrl_endp.state_q' from module `\loopback_7ch'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$14109
  root of input selection tree: $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: \u_usb_cdc.u_ctrl_endp.clk_gate
  found ctrl input: \u_usb_cdc.u_sie.out_err_q
  found ctrl input: \u_usb_cdc.setup
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12226_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10005_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12228_CTRL
  found ctrl input: \u_usb_cdc.u_ctrl_endp.in_dir_q
  found ctrl input: \u_usb_cdc.u_ctrl_endp.in_req_q
  found ctrl input: \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_valid_i
  found ctrl input: \u_usb_cdc.u_sie.in_data_ack_q
  found state code: 2'01
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$auto$rtlil.cc:2401:And$13898
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:752$2829_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:753$2830_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:758$2832_Y
  found state code: 2'11
  found state code: 2'10
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:447$2654_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:358$2636_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:447$2654_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10005_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12226_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12228_CMP [0]
  ctrl inputs: { \u_usb_cdc.setup \u_usb_cdc.u_sie.in_data_ack_q \u_usb_cdc.u_sie.out_err_q $flatten\u_usb_cdc.\u_ctrl_endp.$auto$rtlil.cc:2401:And$13898 $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12228_CTRL $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:758$2832_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:753$2830_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:752$2829_Y \u_usb_cdc.u_ctrl_endp.clk_gate \u_usb_cdc.u_ctrl_endp.in_req_q \u_usb_cdc.u_ctrl_endp.in_dir_q \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_valid_i }
  ctrl outputs: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12228_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12226_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10005_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:447$2654_Y $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[1:0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:358$2636_Y }
  transition:       2'00 12'--------0--- ->       2'00 7'1001000
  transition:       2'00 12'0-0-----1--- ->       2'00 7'1001000
  transition:       2'00 12'1-0-----1--- ->       2'10 7'1001100
  transition:       2'00 12'--1-----1--- ->       2'00 7'1001000
  transition:       2'10 12'--------0--- ->       2'10 7'0011100
  transition:       2'10 12'0-0----01--0 ->       2'01 7'0011010
  transition:       2'10 12'0-0--0011-00 ->       2'11 7'0011110
  transition:       2'10 12'000--1011-00 ->       2'10 7'0011100
  transition:       2'10 12'010--1011-00 ->       2'00 7'0011000
  transition:       2'10 12'0-0---011-10 ->       2'11 7'0011110
  transition:       2'10 12'0-0---111--0 ->       2'01 7'0011010
  transition:       2'10 12'0-0-----1--1 ->       2'10 7'0011100
  transition:       2'10 12'1-0-----1--- ->       2'10 7'0011100
  transition:       2'10 12'--1-----1--- ->       2'00 7'0011000
  transition:       2'01 12'--------0--- ->       2'01 7'0000011
  transition:       2'01 12'0-0-----1--- ->       2'01 7'0000011
  transition:       2'01 12'1-0-----1--- ->       2'10 7'0000101
  transition:       2'01 12'--1-----1--- ->       2'01 7'0000011
  transition:       2'11 12'--------0--- ->       2'11 7'0101110
  transition:       2'11 12'000-----1000 ->       2'11 7'0101110
  transition:       2'11 12'010-----1000 ->       2'00 7'0101000
  transition:       2'11 12'0-0-----1001 ->       2'11 7'0101110
  transition:       2'11 12'0-0-----110- ->       2'01 7'0101010
  transition:       2'11 12'0-00----1-10 ->       2'11 7'0101110
  transition:       2'11 12'0001----1010 ->       2'00 7'0101000
  transition:       2'11 12'0101----1010 ->       2'11 7'0101110
  transition:       2'11 12'0-01----1110 ->       2'01 7'0101010
  transition:       2'11 12'0-0-----1-11 ->       2'01 7'0101010
  transition:       2'11 12'1-0-----1--- ->       2'10 7'0101100
  transition:       2'11 12'--1-----1--- ->       2'00 7'0101000
Extracting FSM `\u_usb_cdc.u_sie.phy_state_q' from module `\loopback_7ch'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.$procdff$14065
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0]
  found reset state: 4'0000 (from async reset)
  found ctrl input: \u_usb_cdc.u_sie.clk_gate
  found ctrl input: \u_usb_cdc.u_sie.u_phy_rx.rx_err
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$6743_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$3317_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$3440_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:289$2042_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$3698_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:288$2040_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$3699_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:288$2039_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$6716_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$6736_CMP
  found state code: 4'1011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:561$2497_Y
  found state code: 4'1010
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:420$2208_Y
  found ctrl input: \u_usb_cdc.stall
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:531$2472_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:548$2477_Y
  found state code: 4'1001
  found ctrl input: \u_usb_cdc.u_sie.rx_valid
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:490$2363_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:407$2198_Y
  found state code: 4'0111
  found state code: 4'0101
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:456$2282_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:457$2283_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:462$2284_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:463$2285_Y
  found state code: 4'1000
  found state code: 4'0110
  found state code: 4'0011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:393$2179_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$5990_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$5991_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:405$2199_Y
  found state code: 4'0100
  found state code: 4'0010
  found state code: 4'0001
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:288$2039_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:288$2040_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:289$2042_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$3199_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$3317_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$3440_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$3698_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$3699_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$6716_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$6736_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$6743_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$7185_CMP
  ctrl inputs: { \u_usb_cdc.stall \u_usb_cdc.u_sie.u_phy_rx.rx_err $flatten\u_usb_cdc.\u_sie.$procmux$5991_CMP $flatten\u_usb_cdc.\u_sie.$procmux$5990_CMP $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:561$2497_Y $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:548$2477_Y $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:531$2472_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:490$2363_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:463$2285_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:462$2284_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:457$2283_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:456$2282_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:420$2208_Y $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:405$2199_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:407$2198_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:393$2179_Y \u_usb_cdc.u_sie.clk_gate \u_usb_cdc.u_sie.rx_valid }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.$procmux$7185_CMP $flatten\u_usb_cdc.\u_sie.$procmux$6743_CMP $flatten\u_usb_cdc.\u_sie.$procmux$6736_CMP $flatten\u_usb_cdc.\u_sie.$procmux$6716_CMP $flatten\u_usb_cdc.\u_sie.$procmux$3699_CMP $flatten\u_usb_cdc.\u_sie.$procmux$3698_CMP $flatten\u_usb_cdc.\u_sie.$procmux$3440_CMP $flatten\u_usb_cdc.\u_sie.$procmux$3317_CMP $flatten\u_usb_cdc.\u_sie.$procmux$3199_CMP $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:289$2042_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:288$2040_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:288$2039_Y }
  transition:     4'0000 18'----------------0- ->     4'0000 16'0001000000000000
  transition:     4'0000 18'-0--------------10 ->     4'0000 16'0001000000000000
  transition:     4'0000 18'-0--------------11 ->     4'0001 16'0001000000001000
  transition:     4'0000 18'-1--------------1- ->     4'0000 16'0001000000000000
  transition:     4'1000 18'----------------0- ->     4'1000 16'0000001001000000
  transition:     4'1000 18'-0----------0---1- ->     4'1000 16'0000001001000000
  transition:     4'1000 18'00---00-----1---1- ->     4'1001 16'0000001001001000
  transition:     4'1000 18'00---10-----1---1- ->     4'1010 16'0000001001010000
  transition:     4'1000 18'00----1-----1---1- ->     4'0000 16'0000001000000000
  transition:     4'1000 18'10----------1---1- ->     4'0000 16'0000001000000000
  transition:     4'1000 18'-1--------------1- ->     4'0000 16'0000001000000000
  transition:     4'0100 18'----------------0- ->     4'0100 16'0000010000100000
  transition:     4'0100 18'-0--------------10 ->     4'0000 16'0000010000000000
  transition:     4'0100 18'-0--------------11 ->     4'0101 16'0000010000101000
  transition:     4'0100 18'-1--------------1- ->     4'0000 16'0000010000000000
  transition:     4'0010 18'----------------0- ->     4'0010 16'0000100000010000
  transition:     4'0010 18'-0--------------10 ->     4'0000 16'0000100000000000
  transition:     4'0010 18'-0--------------11 ->     4'0011 16'0000100000011000
  transition:     4'0010 18'-1--------------1- ->     4'0000 16'0000100000000000
  transition:     4'1010 18'----------------0- ->     4'1010 16'0100000001010000
  transition:     4'1010 18'-0--------------1- ->     4'1011 16'0100000001011000
  transition:     4'1010 18'-1--------------1- ->     4'0000 16'0100000000000000
  transition:     4'0110 18'----------------0- ->     4'0110 16'0010000000110000
  transition:     4'0110 18'-0--------------10 ->     4'0000 16'0010000000000000
  transition:     4'0110 18'-0--------------11 ->     4'0110 16'0010000000110000
  transition:     4'0110 18'-1--------------1- ->     4'0000 16'0010000000000000
  transition:     4'0001 18'----------------0- ->     4'0001 16'0000000000001001
  transition:     4'0001 18'-0-------------010 ->     4'0000 16'0000000000000001
  transition:     4'0001 18'-0-------------011 ->     4'0110 16'0000000000110001
  transition:     4'0001 18'-000-----------110 ->     4'0000 16'0000000000000001
  transition:     4'0001 18'-000-----------111 ->     4'0110 16'0000000000110001
  transition:     4'0001 18'-01------------110 ->     4'0000 16'0000000000000001
  transition:     4'0001 18'-01------------111 ->     4'0010 16'0000000000010001
  transition:     4'0001 18'-0-1-----------110 ->     4'0000 16'0000000000000001
  transition:     4'0001 18'-0-1---------0-111 ->     4'0110 16'0000000000110001
  transition:     4'0001 18'-0-1---------1-111 ->     4'0100 16'0000000000100001
  transition:     4'0001 18'-1--------------1- ->     4'0000 16'0000000000000001
  transition:     4'1001 18'----------------0- ->     4'1001 16'0000000101001000
  transition:     4'1001 18'-0--0-----------1- ->     4'1001 16'0000000101001000
  transition:     4'1001 18'-0--1-----------1- ->     4'1010 16'0000000101010000
  transition:     4'1001 18'-1--------------1- ->     4'0000 16'0000000100000000
  transition:     4'0101 18'----------------0- ->     4'0101 16'0000000000101100
  transition:     4'0101 18'-0-----0--------10 ->     4'0000 16'0000000000000100
  transition:     4'0101 18'-0-----1------0-10 ->     4'0101 16'0000000000101100
  transition:     4'0101 18'-0-----1------1-10 ->     4'0111 16'0000000000111100
  transition:     4'0101 18'-0--------------11 ->     4'0101 16'0000000000101100
  transition:     4'0101 18'-1--------------1- ->     4'0000 16'0000000000000100
  transition:     4'0011 18'----------------0- ->     4'0011 16'0000000000011010
  transition:     4'0011 18'-0---------0----10 ->     4'0000 16'0000000000000010
  transition:     4'0011 18'-0-------001----10 ->     4'0000 16'0000000000000010
  transition:     4'0011 18'-0------0101----10 ->     4'0000 16'0000000000000010
  transition:     4'0011 18'-0------1101----10 ->     4'1000 16'0000000001000010
  transition:     4'0011 18'-0--------11----10 ->     4'0000 16'0000000000000010
  transition:     4'0011 18'-0--------------11 ->     4'0110 16'0000000000110010
  transition:     4'0011 18'-1--------------1- ->     4'0000 16'0000000000000010
  transition:     4'1011 18'----------------0- ->     4'1011 16'0000000011011000
  transition:     4'1011 18'-0--------------1- ->     4'0000 16'0000000010000000
  transition:     4'1011 18'-1--------------1- ->     4'0000 16'0000000010000000
  transition:     4'0111 18'----------------0- ->     4'0111 16'1000000000111000
  transition:     4'0111 18'-0--------------1- ->     4'0000 16'1000000000000000
  transition:     4'0111 18'-1--------------1- ->     4'0000 16'1000000000000000
Extracting FSM `\u_usb_cdc.u_sie.u_phy_rx.rx_state_q' from module `\loopback_7ch'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$14127
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: \u_usb_cdc.u_sie.u_phy_rx.clk_gate
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$and$../../../usb_cdc/phy_rx.v:163$1563_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:138$1545_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1547_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12649_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13074_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13198_CMP
  found state code: 3'100
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1548_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:215$1581_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:191$1575_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:246$1596_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:249$1597_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:218$1584_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:238$1592_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:137$1543_Y
  found state code: 3'011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../../usb_cdc/phy_rx.v:215$1583_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:219$1587_Y
  found state code: 3'010
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:210$1580_Y
  found state code: 3'001
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13198_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13074_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12649_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1547_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:138$1545_Y
  ctrl inputs: { \u_usb_cdc.u_sie.u_phy_rx.clk_gate $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:137$1543_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1548_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$and$../../../usb_cdc/phy_rx.v:163$1563_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:191$1575_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:210$1580_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:215$1581_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../../usb_cdc/phy_rx.v:215$1583_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:218$1584_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:219$1587_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:238$1592_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:246$1596_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:249$1597_Y }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:138$1545_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1547_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12649_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13074_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13198_CMP }
  transition:      3'000 13'0------------ ->      3'000 8'00000001
  transition:      3'000 13'1--0--------- ->      3'000 8'00000001
  transition:      3'000 13'1--1-0------- ->      3'000 8'00000001
  transition:      3'000 13'1--1-1------- ->      3'001 8'00001001
  transition:      3'100 13'0------------ ->      3'100 8'10100000
  transition:      3'100 13'1--0--------- ->      3'000 8'10000000
  transition:      3'100 13'1--1--------- ->      3'000 8'10000000
  transition:      3'010 13'0------------ ->      3'010 8'00010100
  transition:      3'010 13'1--0--------- ->      3'000 8'00000100
  transition:      3'010 13'1--10-0----00 ->      3'010 8'00010100
  transition:      3'010 13'1--10-0-0--01 ->      3'010 8'00010100
  transition:      3'010 13'1--10-0-1--01 ->      3'100 8'00100100
  transition:      3'010 13'1--10-0----1- ->      3'100 8'00100100
  transition:      3'010 13'10-11-0---0-- ->      3'100 8'00100100
  transition:      3'010 13'11-11-0---0-- ->      3'010 8'00010100
  transition:      3'010 13'1--11-0---1-- ->      3'011 8'00011100
  transition:      3'010 13'1--1--1------ ->      3'100 8'00100100
  transition:      3'001 13'0------------ ->      3'001 8'00001010
  transition:      3'001 13'1--0--------- ->      3'000 8'00000010
  transition:      3'001 13'1--1---00---- ->      3'001 8'00001010
  transition:      3'001 13'1--1---010--- ->      3'000 8'00000010
  transition:      3'001 13'1--1---011--- ->      3'010 8'00010010
  transition:      3'001 13'1--1---1----- ->      3'000 8'00000010
  transition:      3'011 13'0------------ ->      3'011 8'01011000
  transition:      3'011 13'1--0--------- ->      3'000 8'01000000
  transition:      3'011 13'1-01--------- ->      3'100 8'01100000
  transition:      3'011 13'1-11--------- ->      3'000 8'01000000
Extracting FSM `\u_usb_cdc.u_sie.u_phy_tx.tx_state_q' from module `\loopback_7ch'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$14136
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: \u_usb_cdc.u_sie.u_phy_tx.clk_gate
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:116$1505_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:66$1483_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13340_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13425_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:601$2535_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:140$1513_Y
  found ctrl input: \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q
  found state code: 2'11
  found state code: 2'10
  found state code: 2'01
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:601$2535_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13425_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13340_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:66$1483_Y
  ctrl inputs: { \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q \u_usb_cdc.u_sie.u_phy_tx.clk_gate $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:116$1505_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:140$1513_Y }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:66$1483_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13340_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13425_CMP $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:601$2535_Y }
  transition:       2'00 4'-0-- ->       2'00 6'000001
  transition:       2'00 4'010- ->       2'00 6'000001
  transition:       2'00 4'110- ->       2'01 6'001001
  transition:       2'00 4'-11- ->       2'00 6'000001
  transition:       2'10 4'-0-- ->       2'10 6'010100
  transition:       2'10 4'-100 ->       2'10 6'010100
  transition:       2'10 4'0101 ->       2'11 6'011100
  transition:       2'10 4'1101 ->       2'10 6'010100
  transition:       2'10 4'-11- ->       2'10 6'010100
  transition:       2'01 4'-0-- ->       2'01 6'001010
  transition:       2'01 4'-100 ->       2'01 6'001010
  transition:       2'01 4'0101 ->       2'00 6'000010
  transition:       2'01 4'1101 ->       2'10 6'010010
  transition:       2'01 4'-11- ->       2'01 6'001010
  transition:       2'11 4'-0-- ->       2'11 6'111000
  transition:       2'11 4'-100 ->       2'11 6'111000
  transition:       2'11 4'-101 ->       2'00 6'100000
  transition:       2'11 4'-11- ->       2'11 6'111000

11.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$14268' from module `\loopback_7ch'.
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$14261' from module `\loopback_7ch'.
  Merging pattern 13'1--0--------- and 13'1--1--------- from group (1 0 8'10000000).
  Merging pattern 13'1--1--------- and 13'1--0--------- from group (1 0 8'10000000).
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$14247' from module `\loopback_7ch'.
  Merging pattern 18'-0--------------1- and 18'-1--------------1- from group (10 0 16'0000000010000000).
  Merging pattern 18'-1--------------1- and 18'-0--------------1- from group (10 0 16'0000000010000000).
  Merging pattern 18'-0--------------1- and 18'-1--------------1- from group (11 0 16'1000000000000000).
  Merging pattern 18'-1--------------1- and 18'-0--------------1- from group (11 0 16'1000000000000000).
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$14240' from module `\loopback_7ch'.
  Removing unused input signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12228_CTRL.
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$14226' from module `\loopback_7ch'.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$14188.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$14192.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$14194.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$14196.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$14198.
Optimizing FSM `$fsm$\u_usb_cdc.u_bulk_endps[6].u_bulk_endp.u_out_fifo.out_state_q$14223' from module `\loopback_7ch'.
Optimizing FSM `$fsm$\u_usb_cdc.u_bulk_endps[5].u_bulk_endp.u_out_fifo.out_state_q$14220' from module `\loopback_7ch'.
Optimizing FSM `$fsm$\u_usb_cdc.u_bulk_endps[4].u_bulk_endp.u_out_fifo.out_state_q$14217' from module `\loopback_7ch'.
Optimizing FSM `$fsm$\u_usb_cdc.u_bulk_endps[3].u_bulk_endp.u_out_fifo.out_state_q$14214' from module `\loopback_7ch'.
Optimizing FSM `$fsm$\u_usb_cdc.u_bulk_endps[2].u_bulk_endp.u_out_fifo.out_state_q$14211' from module `\loopback_7ch'.
Optimizing FSM `$fsm$\u_usb_cdc.u_bulk_endps[1].u_bulk_endp.u_out_fifo.out_state_q$14208' from module `\loopback_7ch'.
Optimizing FSM `$fsm$\u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_state_q$14205' from module `\loopback_7ch'.

11.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback_7ch..
Removed 196 unused cells and 196 unused wires.
<suppressed ~209 debug messages>

11.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_state_q$14205' from module `\loopback_7ch'.
  Removing unused output signal $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$0\out_state_q[1:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$0\out_state_q[1:0] [1].
Optimizing FSM `$fsm$\u_usb_cdc.u_bulk_endps[1].u_bulk_endp.u_out_fifo.out_state_q$14208' from module `\loopback_7ch'.
  Removing unused output signal $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$0\out_state_q[1:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$0\out_state_q[1:0] [1].
Optimizing FSM `$fsm$\u_usb_cdc.u_bulk_endps[2].u_bulk_endp.u_out_fifo.out_state_q$14211' from module `\loopback_7ch'.
  Removing unused output signal $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$0\out_state_q[1:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$0\out_state_q[1:0] [1].
Optimizing FSM `$fsm$\u_usb_cdc.u_bulk_endps[3].u_bulk_endp.u_out_fifo.out_state_q$14214' from module `\loopback_7ch'.
  Removing unused output signal $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$0\out_state_q[1:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$0\out_state_q[1:0] [1].
Optimizing FSM `$fsm$\u_usb_cdc.u_bulk_endps[4].u_bulk_endp.u_out_fifo.out_state_q$14217' from module `\loopback_7ch'.
  Removing unused output signal $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$0\out_state_q[1:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$0\out_state_q[1:0] [1].
Optimizing FSM `$fsm$\u_usb_cdc.u_bulk_endps[5].u_bulk_endp.u_out_fifo.out_state_q$14220' from module `\loopback_7ch'.
  Removing unused output signal $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$0\out_state_q[1:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$0\out_state_q[1:0] [1].
Optimizing FSM `$fsm$\u_usb_cdc.u_bulk_endps[6].u_bulk_endp.u_out_fifo.out_state_q$14223' from module `\loopback_7ch'.
  Removing unused output signal $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$0\out_state_q[1:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$0\out_state_q[1:0] [1].
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$14226' from module `\loopback_7ch'.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [2].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [3].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:470$2664_Y.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10068_CMP.
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$14240' from module `\loopback_7ch'.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[1:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[1:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:447$2654_Y.
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$14247' from module `\loopback_7ch'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [2].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [3].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$procmux$6716_CMP.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$procmux$6736_CMP.
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$14261' from module `\loopback_7ch'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [2].
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$14268' from module `\loopback_7ch'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] [1].

11.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_state_q$14205' from module `\loopback_7ch' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--
Recoding FSM `$fsm$\u_usb_cdc.u_bulk_endps[1].u_bulk_endp.u_out_fifo.out_state_q$14208' from module `\loopback_7ch' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--
Recoding FSM `$fsm$\u_usb_cdc.u_bulk_endps[2].u_bulk_endp.u_out_fifo.out_state_q$14211' from module `\loopback_7ch' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--
Recoding FSM `$fsm$\u_usb_cdc.u_bulk_endps[3].u_bulk_endp.u_out_fifo.out_state_q$14214' from module `\loopback_7ch' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--
Recoding FSM `$fsm$\u_usb_cdc.u_bulk_endps[4].u_bulk_endp.u_out_fifo.out_state_q$14217' from module `\loopback_7ch' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--
Recoding FSM `$fsm$\u_usb_cdc.u_bulk_endps[5].u_bulk_endp.u_out_fifo.out_state_q$14220' from module `\loopback_7ch' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--
Recoding FSM `$fsm$\u_usb_cdc.u_bulk_endps[6].u_bulk_endp.u_out_fifo.out_state_q$14223' from module `\loopback_7ch' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--
Recoding FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$14226' from module `\loopback_7ch' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> ------------1
  1000 -> -----------1-
  0100 -> ----------1--
  1100 -> ---------1---
  0010 -> --------1----
  1010 -> -------1-----
  0110 -> ------1------
  0001 -> -----1-------
  1001 -> ----1--------
  0101 -> ---1---------
  0011 -> --1----------
  1011 -> -1-----------
  0111 -> 1------------
Recoding FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$14240' from module `\loopback_7ch' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---
Recoding FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$14247' from module `\loopback_7ch' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> -----------1
  1000 -> ----------1-
  0100 -> ---------1--
  0010 -> --------1---
  1010 -> -------1----
  0110 -> ------1-----
  0001 -> -----1------
  1001 -> ----1-------
  0101 -> ---1--------
  0011 -> --1---------
  1011 -> -1----------
  0111 -> 1-----------
Recoding FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$14261' from module `\loopback_7ch' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ----1
  100 -> ---1-
  010 -> --1--
  001 -> -1---
  011 -> 1----
Recoding FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$14268' from module `\loopback_7ch' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---

11.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_state_q$14205' from module `loopback_7ch':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_state_q$14205 (\u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_state_q):

  Number of input signals:    4
  Number of output signals:   1
  Number of state bits:       3

  Input signals:
    0: \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.out_ready_i
    1: $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$logic_or$../../../usb_cdc/out_fifo.v:117$2940_Y
    2: \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_valid_i
    3: \u_usb_cdc.u_sie.out_err_q

  Output signals:
    0: $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$eq$../../../usb_cdc/out_fifo.v:117$2939_Y

  State encoding:
    0:      3'--1  <RESET STATE>
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'---0   ->     0 1'0
      1:     0 4'00-1   ->     0 1'0
      2:     0 4'1--1   ->     0 1'0
      3:     0 4'0111   ->     1 1'0
      4:     0 4'0101   ->     2 1'0
      5:     1 4'00-1   ->     0 1'1
      6:     1 4'1--1   ->     0 1'1
      7:     1 4'---0   ->     1 1'1
      8:     1 4'0111   ->     1 1'1
      9:     1 4'0101   ->     2 1'1
     10:     2 4'00-1   ->     0 1'0
     11:     2 4'1--1   ->     0 1'0
     12:     2 4'0111   ->     1 1'0
     13:     2 4'---0   ->     2 1'0
     14:     2 4'0101   ->     2 1'0

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_bulk_endps[1].u_bulk_endp.u_out_fifo.out_state_q$14208' from module `loopback_7ch':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_bulk_endps[1].u_bulk_endp.u_out_fifo.out_state_q$14208 (\u_usb_cdc.u_bulk_endps[1].u_bulk_endp.u_out_fifo.out_state_q):

  Number of input signals:    4
  Number of output signals:   1
  Number of state bits:       3

  Input signals:
    0: \u_usb_cdc.u_bulk_endps[1].u_bulk_endp.u_in_fifo.out_ready_i
    1: $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$logic_or$../../../usb_cdc/out_fifo.v:117$2940_Y
    2: \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_valid_i
    3: \u_usb_cdc.u_sie.out_err_q

  Output signals:
    0: $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$eq$../../../usb_cdc/out_fifo.v:117$2939_Y

  State encoding:
    0:      3'--1  <RESET STATE>
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'---0   ->     0 1'0
      1:     0 4'00-1   ->     0 1'0
      2:     0 4'1--1   ->     0 1'0
      3:     0 4'0111   ->     1 1'0
      4:     0 4'0101   ->     2 1'0
      5:     1 4'00-1   ->     0 1'1
      6:     1 4'1--1   ->     0 1'1
      7:     1 4'---0   ->     1 1'1
      8:     1 4'0111   ->     1 1'1
      9:     1 4'0101   ->     2 1'1
     10:     2 4'00-1   ->     0 1'0
     11:     2 4'1--1   ->     0 1'0
     12:     2 4'0111   ->     1 1'0
     13:     2 4'---0   ->     2 1'0
     14:     2 4'0101   ->     2 1'0

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_bulk_endps[2].u_bulk_endp.u_out_fifo.out_state_q$14211' from module `loopback_7ch':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_bulk_endps[2].u_bulk_endp.u_out_fifo.out_state_q$14211 (\u_usb_cdc.u_bulk_endps[2].u_bulk_endp.u_out_fifo.out_state_q):

  Number of input signals:    4
  Number of output signals:   1
  Number of state bits:       3

  Input signals:
    0: \u_usb_cdc.u_bulk_endps[2].u_bulk_endp.u_in_fifo.out_ready_i
    1: $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$logic_or$../../../usb_cdc/out_fifo.v:117$2940_Y
    2: \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_valid_i
    3: \u_usb_cdc.u_sie.out_err_q

  Output signals:
    0: $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$eq$../../../usb_cdc/out_fifo.v:117$2939_Y

  State encoding:
    0:      3'--1  <RESET STATE>
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'---0   ->     0 1'0
      1:     0 4'00-1   ->     0 1'0
      2:     0 4'1--1   ->     0 1'0
      3:     0 4'0111   ->     1 1'0
      4:     0 4'0101   ->     2 1'0
      5:     1 4'00-1   ->     0 1'1
      6:     1 4'1--1   ->     0 1'1
      7:     1 4'---0   ->     1 1'1
      8:     1 4'0111   ->     1 1'1
      9:     1 4'0101   ->     2 1'1
     10:     2 4'00-1   ->     0 1'0
     11:     2 4'1--1   ->     0 1'0
     12:     2 4'0111   ->     1 1'0
     13:     2 4'---0   ->     2 1'0
     14:     2 4'0101   ->     2 1'0

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_bulk_endps[3].u_bulk_endp.u_out_fifo.out_state_q$14214' from module `loopback_7ch':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_bulk_endps[3].u_bulk_endp.u_out_fifo.out_state_q$14214 (\u_usb_cdc.u_bulk_endps[3].u_bulk_endp.u_out_fifo.out_state_q):

  Number of input signals:    4
  Number of output signals:   1
  Number of state bits:       3

  Input signals:
    0: \u_usb_cdc.u_bulk_endps[3].u_bulk_endp.u_in_fifo.out_ready_i
    1: $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$logic_or$../../../usb_cdc/out_fifo.v:117$2940_Y
    2: \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_valid_i
    3: \u_usb_cdc.u_sie.out_err_q

  Output signals:
    0: $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$eq$../../../usb_cdc/out_fifo.v:117$2939_Y

  State encoding:
    0:      3'--1  <RESET STATE>
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'---0   ->     0 1'0
      1:     0 4'00-1   ->     0 1'0
      2:     0 4'1--1   ->     0 1'0
      3:     0 4'0111   ->     1 1'0
      4:     0 4'0101   ->     2 1'0
      5:     1 4'00-1   ->     0 1'1
      6:     1 4'1--1   ->     0 1'1
      7:     1 4'---0   ->     1 1'1
      8:     1 4'0111   ->     1 1'1
      9:     1 4'0101   ->     2 1'1
     10:     2 4'00-1   ->     0 1'0
     11:     2 4'1--1   ->     0 1'0
     12:     2 4'0111   ->     1 1'0
     13:     2 4'---0   ->     2 1'0
     14:     2 4'0101   ->     2 1'0

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_bulk_endps[4].u_bulk_endp.u_out_fifo.out_state_q$14217' from module `loopback_7ch':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_bulk_endps[4].u_bulk_endp.u_out_fifo.out_state_q$14217 (\u_usb_cdc.u_bulk_endps[4].u_bulk_endp.u_out_fifo.out_state_q):

  Number of input signals:    4
  Number of output signals:   1
  Number of state bits:       3

  Input signals:
    0: \u_usb_cdc.u_bulk_endps[4].u_bulk_endp.u_in_fifo.out_ready_i
    1: $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$logic_or$../../../usb_cdc/out_fifo.v:117$2940_Y
    2: \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_valid_i
    3: \u_usb_cdc.u_sie.out_err_q

  Output signals:
    0: $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$eq$../../../usb_cdc/out_fifo.v:117$2939_Y

  State encoding:
    0:      3'--1  <RESET STATE>
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'---0   ->     0 1'0
      1:     0 4'00-1   ->     0 1'0
      2:     0 4'1--1   ->     0 1'0
      3:     0 4'0111   ->     1 1'0
      4:     0 4'0101   ->     2 1'0
      5:     1 4'00-1   ->     0 1'1
      6:     1 4'1--1   ->     0 1'1
      7:     1 4'---0   ->     1 1'1
      8:     1 4'0111   ->     1 1'1
      9:     1 4'0101   ->     2 1'1
     10:     2 4'00-1   ->     0 1'0
     11:     2 4'1--1   ->     0 1'0
     12:     2 4'0111   ->     1 1'0
     13:     2 4'---0   ->     2 1'0
     14:     2 4'0101   ->     2 1'0

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_bulk_endps[5].u_bulk_endp.u_out_fifo.out_state_q$14220' from module `loopback_7ch':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_bulk_endps[5].u_bulk_endp.u_out_fifo.out_state_q$14220 (\u_usb_cdc.u_bulk_endps[5].u_bulk_endp.u_out_fifo.out_state_q):

  Number of input signals:    4
  Number of output signals:   1
  Number of state bits:       3

  Input signals:
    0: \u_usb_cdc.u_bulk_endps[5].u_bulk_endp.u_in_fifo.out_ready_i
    1: $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$logic_or$../../../usb_cdc/out_fifo.v:117$2940_Y
    2: \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_valid_i
    3: \u_usb_cdc.u_sie.out_err_q

  Output signals:
    0: $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$eq$../../../usb_cdc/out_fifo.v:117$2939_Y

  State encoding:
    0:      3'--1  <RESET STATE>
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'---0   ->     0 1'0
      1:     0 4'00-1   ->     0 1'0
      2:     0 4'1--1   ->     0 1'0
      3:     0 4'0111   ->     1 1'0
      4:     0 4'0101   ->     2 1'0
      5:     1 4'00-1   ->     0 1'1
      6:     1 4'1--1   ->     0 1'1
      7:     1 4'---0   ->     1 1'1
      8:     1 4'0111   ->     1 1'1
      9:     1 4'0101   ->     2 1'1
     10:     2 4'00-1   ->     0 1'0
     11:     2 4'1--1   ->     0 1'0
     12:     2 4'0111   ->     1 1'0
     13:     2 4'---0   ->     2 1'0
     14:     2 4'0101   ->     2 1'0

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_bulk_endps[6].u_bulk_endp.u_out_fifo.out_state_q$14223' from module `loopback_7ch':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_bulk_endps[6].u_bulk_endp.u_out_fifo.out_state_q$14223 (\u_usb_cdc.u_bulk_endps[6].u_bulk_endp.u_out_fifo.out_state_q):

  Number of input signals:    4
  Number of output signals:   1
  Number of state bits:       3

  Input signals:
    0: \u_usb_cdc.u_bulk_endps[6].u_bulk_endp.u_in_fifo.out_ready_i
    1: $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$logic_or$../../../usb_cdc/out_fifo.v:117$2940_Y
    2: \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_valid_i
    3: \u_usb_cdc.u_sie.out_err_q

  Output signals:
    0: $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$eq$../../../usb_cdc/out_fifo.v:117$2939_Y

  State encoding:
    0:      3'--1  <RESET STATE>
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'---0   ->     0 1'0
      1:     0 4'00-1   ->     0 1'0
      2:     0 4'1--1   ->     0 1'0
      3:     0 4'0111   ->     1 1'0
      4:     0 4'0101   ->     2 1'0
      5:     1 4'00-1   ->     0 1'1
      6:     1 4'1--1   ->     0 1'1
      7:     1 4'---0   ->     1 1'1
      8:     1 4'0111   ->     1 1'1
      9:     1 4'0101   ->     2 1'1
     10:     2 4'00-1   ->     0 1'0
     11:     2 4'1--1   ->     0 1'0
     12:     2 4'0111   ->     1 1'0
     13:     2 4'---0   ->     2 1'0
     14:     2 4'0101   ->     2 1'0

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$14226' from module `loopback_7ch':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_ctrl_endp.req_q$14226 (\u_usb_cdc.u_ctrl_endp.req_q):

  Number of input signals:   44
  Number of output signals:  10
  Number of state bits:      13

  Input signals:
    0: \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_valid_i
    1: \u_usb_cdc.u_ctrl_endp.class_q
    2: \u_usb_cdc.u_ctrl_endp.clk_gate
    3: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:463$2663_Y
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:474$2668_Y
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:478$2671_Y
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:478$2673_Y
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:486$2681_Y
    8: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:490$2684_Y
    9: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:494$2687_Y
   10: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:498$2692_Y
   11: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:505$2701_Y
   12: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:517$2705_Y
   13: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:521$2708_Y
   14: $flatten\u_usb_cdc.\u_ctrl_endp.$le$../../../usb_cdc/ctrl_endp.v:525$2709_Y
   15: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:545$2718_Y
   16: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:547$2719_Y
   17: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:567$2727_Y
   18: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:569$2731_Y
   19: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:571$2732_Y
   20: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:600$2752_Y
   21: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:617$2760_Y
   22: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:621$2782_Y
   23: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:685$2804_Y
   24: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:697$2809_Y
   25: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:803$2846_Y
   26: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10001_CMP
   27: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10005_CMP
   28: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10023_CMP
   29: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10246_CMP
   30: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10678_CMP
   31: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10973_CMP
   32: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11454_CMP
   33: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11481_CMP
   34: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11515_CMP
   35: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11586_CMP
   36: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11623_CMP
   37: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11661_CMP
   38: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11818_CMP
   39: \u_usb_cdc.u_sie.data_q [15]
   40: \u_usb_cdc.u_sie.out_err_q
   41: \u_usb_cdc.setup
   42: $auto$opt_reduce.cc:134:opt_pmux$14148
   43: $auto$opt_reduce.cc:134:opt_pmux$14190

  Output signals:
    0: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:753$2830_Y
    1: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:801$2839_Y
    2: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:802$2843_Y
    3: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:803$2847_Y
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10021_CMP
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10044_CMP
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10093_CMP
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10146_CMP
    8: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10174_CMP
    9: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10792_CMP

  State encoding:
    0: 13'------------1  <RESET STATE>
    1: 13'-----------1-
    2: 13'----------1--
    3: 13'---------1---
    4: 13'--------1----
    5: 13'-------1-----
    6: 13'------1------
    7: 13'-----1-------
    8: 13'----1--------
    9: 13'---1---------
   10: 13'--1----------
   11: 13'-1-----------
   12: 13'1------------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 44'--00------------1------------------------1-0   ->     0 10'0000000000
      1:     0 44'--00-1----------1-----------------------01-1   ->     0 10'0000000000
      2:     0 44'--00-0-----00000100----------------------1-1   ->     0 10'0000000000
      3:     0 44'--00------------1-1----------------------1-1   ->     0 10'0000000000
      4:     0 44'--00------------11-----------------------1-1   ->     0 10'0000000000
      5:     0 44'--00-----------11------------------------1-1   ->     0 10'0000000000
      6:     0 44'--00----------1-1------------------------1-1   ->     0 10'0000000000
      7:     0 44'--00---------1--1------------------------1-1   ->     0 10'0000000000
      8:     0 44'--00--------1---1------------------------1-1   ->     0 10'0000000000
      9:     0 44'-----------------------------------------0--   ->     0 10'0000000000
     10:     0 44'-100-------------------------------------1--   ->     0 10'0000000000
     11:     0 44'--10-------------------------------------1--   ->     0 10'0000000000
     12:     0 44'---1-------------------------------------1--   ->     0 10'0000000000
     13:     0 44'--00-------1----1-----------1------1-----101   ->     1 10'0000000000
     14:     0 44'--00-------1----1----------1-----------0-101   ->     3 10'0000000000
     15:     0 44'--00---1---1----1---------------------0--101   ->     3 10'0000000000
     16:     0 44'--00--1----1----1--------------------0---101   ->     3 10'0000000000
     17:     0 44'--00----1--1----1-------------------0----101   ->     3 10'0000000000
     18:     0 44'--00-------1----1-----------1------0-----101   ->     3 10'0000000000
     19:     0 44'--00-----1-1----1-----------------0------101   ->     3 10'0000000000
     20:     0 44'--00------11----1----------------0-------101   ->     3 10'0000000000
     21:     0 44'--00--000001----1----------00------------101   ->     3 10'0000000000
     22:     0 44'--00-------1----1---------------0--------111   ->     3 10'0000000000
     23:     0 44'--00-1----------1-----------------------11-1   ->     3 10'0000000000
     24:     0 44'--00--1----1----1--------------------1---101   ->     4 10'0000000000
     25:     0 44'--00------11----1----------------1-------101   ->     5 10'0000000000
     26:     0 44'--00-------1----1----------1-----------1-101   ->     7 10'0000000000
     27:     0 44'--00-----1-1----1-----------------1------101   ->     8 10'0000000000
     28:     0 44'--00---1---1----1---------------------1--101   ->    10 10'0000000000
     29:     0 44'--00-------1----1---------------1--------111   ->    11 10'0000000000
     30:     0 44'--00----1--1----1-------------------1----101   ->    12 10'0000000000
     31:     1 44'--00-1----------1-----------------------01-1   ->     0 10'0000000000
     32:     1 44'--00------------1------------------------1-0   ->     1 10'0000000000
     33:     1 44'--00------------11------------0----------1-1   ->     1 10'0000000000
     34:     1 44'--00----------1-1-------------0----------1-1   ->     1 10'0000000000
     35:     1 44'--00---------1--1-------------0----------1-1   ->     1 10'0000000000
     36:     1 44'--00--------1---1-------------0----------1-1   ->     1 10'0000000000
     37:     1 44'--00------------1-1--1-------------------1-1   ->     1 10'0000000000
     38:     1 44'--00-----------11--0---------------------1-1   ->     1 10'0000000000
     39:     1 44'--00-0-----00000100----------------------1-1   ->     1 10'0000000000
     40:     1 44'-----------------------------------------0--   ->     1 10'0000000000
     41:     1 44'-100-------------------------------------1--   ->     1 10'0000000000
     42:     1 44'--10-------------------------------------1--   ->     1 10'0000000000
     43:     1 44'---1-------------------------------------1--   ->     1 10'0000000000
     44:     1 44'--00-1----------1-----------------------11-1   ->     3 10'0000000000
     45:     1 44'--00------------11------------1----------1-1   ->     3 10'0000000000
     46:     1 44'--00----------1-1-------------1----------1-1   ->     3 10'0000000000
     47:     1 44'--00---------1--1-------------1----------1-1   ->     3 10'0000000000
     48:     1 44'--00--------1---1-------------1----------1-1   ->     3 10'0000000000
     49:     1 44'--00------------1-1--0-------------------1-1   ->     3 10'0000000000
     50:     1 44'--00-----------11--1---------------------1-1   ->     3 10'0000000000
     51:     1 44'--00-------1----1------------------------1-1   ->     3 10'0000000000
     52:     2 44'--00-1----------1-----------------------01-1   ->     0 10'0000000010
     53:     2 44'--00------------1------------------------1-0   ->     2 10'0000000010
     54:     2 44'--00------------1-1-----------0----------1-1   ->     2 10'0000000010
     55:     2 44'--00----------1-1-------------0----------1-1   ->     2 10'0000000010
     56:     2 44'--00-0-----00000100----------------------1-1   ->     2 10'0000000010
     57:     2 44'--00------------11-----------------------1-1   ->     2 10'0000000010
     58:     2 44'--00-----------11------------------------1-1   ->     2 10'0000000010
     59:     2 44'--00---------1--1------------------------1-1   ->     2 10'0000000010
     60:     2 44'--00--------1---1------------------------1-1   ->     2 10'0000000010
     61:     2 44'-----------------------------------------0--   ->     2 10'0000000010
     62:     2 44'-100-------------------------------------1--   ->     2 10'0000000010
     63:     2 44'--10-------------------------------------1--   ->     2 10'0000000010
     64:     2 44'---1-------------------------------------1--   ->     2 10'0000000010
     65:     2 44'--00-1----------1-----------------------11-1   ->     3 10'0000000010
     66:     2 44'--00------------1-1-----------1----------1-1   ->     3 10'0000000010
     67:     2 44'--00----------1-1-------------1----------1-1   ->     3 10'0000000010
     68:     2 44'--00-------1----1------------------------1-1   ->     3 10'0000000010
     69:     3 44'--00-1----------1-----------------------01-1   ->     0 10'0000000001
     70:     3 44'--00------------1------------------------1-0   ->     3 10'0000000001
     71:     3 44'--00-1----------1-----------------------11-1   ->     3 10'0000000001
     72:     3 44'--00-0-----00000100----------------------1-1   ->     3 10'0000000001
     73:     3 44'--00------------1-1----------------------1-1   ->     3 10'0000000001
     74:     3 44'--00------------11-----------------------1-1   ->     3 10'0000000001
     75:     3 44'--00-----------11------------------------1-1   ->     3 10'0000000001
     76:     3 44'--00----------1-1------------------------1-1   ->     3 10'0000000001
     77:     3 44'--00---------1--1------------------------1-1   ->     3 10'0000000001
     78:     3 44'--00--------1---1------------------------1-1   ->     3 10'0000000001
     79:     3 44'--00-------1----1------------------------1-1   ->     3 10'0000000001
     80:     3 44'-----------------------------------------0--   ->     3 10'0000000001
     81:     3 44'-100-------------------------------------1--   ->     3 10'0000000001
     82:     3 44'--10-------------------------------------1--   ->     3 10'0000000001
     83:     3 44'---1-------------------------------------1--   ->     3 10'0000000001
     84:     4 44'--00-1----------1-----------------------01-1   ->     0 10'0010000000
     85:     4 44'--00-1----------1-----------------------11-1   ->     3 10'0010000000
     86:     4 44'--00------------1-1-----------1----------1-1   ->     3 10'0010000000
     87:     4 44'--00------------11------------1----------1-1   ->     3 10'0010000000
     88:     4 44'--00----------1-1-------------1----------1-1   ->     3 10'0010000000
     89:     4 44'--00---------1--1-------------1----------1-1   ->     3 10'0010000000
     90:     4 44'--00--------1---1-------------1----------1-1   ->     3 10'0010000000
     91:     4 44'--00-----------11---1--------------------1-1   ->     3 10'0010000000
     92:     4 44'--00-------1----1------------------------1-1   ->     3 10'0010000000
     93:     4 44'--00------------1------------------------1-0   ->     4 10'0010000000
     94:     4 44'--00------------1-1-----------0----------1-1   ->     4 10'0010000000
     95:     4 44'--00------------11------------0----------1-1   ->     4 10'0010000000
     96:     4 44'--00----------1-1-------------0----------1-1   ->     4 10'0010000000
     97:     4 44'--00---------1--1-------------0----------1-1   ->     4 10'0010000000
     98:     4 44'--00--------1---1-------------0----------1-1   ->     4 10'0010000000
     99:     4 44'--00-----------11---0--------------------1-1   ->     4 10'0010000000
    100:     4 44'--00-0-----00000100----------------------1-1   ->     4 10'0010000000
    101:     4 44'-----------------------------------------0--   ->     4 10'0010000000
    102:     4 44'-100-------------------------------------1--   ->     4 10'0010000000
    103:     4 44'--10-------------------------------------1--   ->     4 10'0010000000
    104:     4 44'---1-------------------------------------1--   ->     4 10'0010000000
    105:     5 44'--00-1----------1-----------------------01-1   ->     0 10'0000010000
    106:     5 44'--00-1----------1-----------------------11-1   ->     3 10'0000010000
    107:     5 44'--00------------1-1-----------1----------1-1   ->     3 10'0000010000
    108:     5 44'--00------------11------------1----------1-1   ->     3 10'0000010000
    109:     5 44'0-00-----------11-------------1----------1-1   ->     3 10'0000010000
    110:     5 44'--00----------1-1-------------1----------1-1   ->     3 10'0000010000
    111:     5 44'--00---------1--1-------------1----------1-1   ->     3 10'0000010000
    112:     5 44'--00--------1---1----------00------------1-1   ->     3 10'0000010000
    113:     5 44'--00-------1----1------------------------1-1   ->     3 10'0000010000
    114:     5 44'--00------------1------------------------1-0   ->     5 10'0000010000
    115:     5 44'--00------------1-1-----------0----------1-1   ->     5 10'0000010000
    116:     5 44'--00------------11------------0----------1-1   ->     5 10'0000010000
    117:     5 44'0-00-----------11-------------0----------1-1   ->     5 10'0000010000
    118:     5 44'--00----------1-1-------------0----------1-1   ->     5 10'0000010000
    119:     5 44'--00---------1--1-------------0----------1-1   ->     5 10'0000010000
    120:     5 44'--00--------1---1-----------1------------1-1   ->     5 10'0000010000
    121:     5 44'--00--------1---1----------1-------------1-1   ->     5 10'0000010000
    122:     5 44'--00-0-----00000100----------------------1-1   ->     5 10'0000010000
    123:     5 44'-----------------------------------------0--   ->     5 10'0000010000
    124:     5 44'-100-------------------------------------1--   ->     5 10'0000010000
    125:     5 44'--10-------------------------------------1--   ->     5 10'0000010000
    126:     5 44'---1-------------------------------------1--   ->     5 10'0000010000
    127:     6 44'--00-1----------1-----------------------01-1   ->     0 10'0000001000
    128:     6 44'--00-1----------1-----------------------11-1   ->     3 10'0000001000
    129:     6 44'--00-------1----1------------------------1-1   ->     3 10'0000001000
    130:     6 44'--00------------1------------------------1-0   ->     6 10'0000001000
    131:     6 44'--00-0-----00000100----------------------1-1   ->     6 10'0000001000
    132:     6 44'--00------------1-1----------------------1-1   ->     6 10'0000001000
    133:     6 44'--00------------11-----------------------1-1   ->     6 10'0000001000
    134:     6 44'--00-----------11------------------------1-1   ->     6 10'0000001000
    135:     6 44'--00----------1-1------------------------1-1   ->     6 10'0000001000
    136:     6 44'--00---------1--1------------------------1-1   ->     6 10'0000001000
    137:     6 44'--00--------1---1------------------------1-1   ->     6 10'0000001000
    138:     6 44'-----------------------------------------0--   ->     6 10'0000001000
    139:     6 44'-100-------------------------------------1--   ->     6 10'0000001000
    140:     6 44'--10-------------------------------------1--   ->     6 10'0000001000
    141:     6 44'---1-------------------------------------1--   ->     6 10'0000001000
    142:     7 44'--00-1----------1-----------------------01-1   ->     0 10'0100000000
    143:     7 44'--00-1----------1-----------------------11-1   ->     3 10'0100000000
    144:     7 44'--00--------1---1--------------0---------1-1   ->     3 10'0100000000
    145:     7 44'--00------------11------------1----------1-1   ->     3 10'0100000000
    146:     7 44'0-00-----------11-------------1----------1-1   ->     3 10'0100000000
    147:     7 44'--00----------1-1-------------1----------1-1   ->     3 10'0100000000
    148:     7 44'--00---------1--1-------------1----------1-1   ->     3 10'0100000000
    149:     7 44'--00------------1-1----0-----------------1-1   ->     3 10'0100000000
    150:     7 44'--00-------1----1------------------------1-1   ->     3 10'0100000000
    151:     7 44'--00------------1------------------------1-0   ->     7 10'0100000000
    152:     7 44'--00--------1---1--------------1---------1-1   ->     7 10'0100000000
    153:     7 44'--00------------11------------0----------1-1   ->     7 10'0100000000
    154:     7 44'0-00-----------11-------------0----------1-1   ->     7 10'0100000000
    155:     7 44'--00----------1-1-------------0----------1-1   ->     7 10'0100000000
    156:     7 44'--00---------1--1-------------0----------1-1   ->     7 10'0100000000
    157:     7 44'--00------------1-1----1-----------------1-1   ->     7 10'0100000000
    158:     7 44'--00-0-----00000100----------------------1-1   ->     7 10'0100000000
    159:     7 44'-----------------------------------------0--   ->     7 10'0100000000
    160:     7 44'-100-------------------------------------1--   ->     7 10'0100000000
    161:     7 44'--10-------------------------------------1--   ->     7 10'0100000000
    162:     7 44'---1-------------------------------------1--   ->     7 10'0100000000
    163:     8 44'--00-1----------1-----------------------01-1   ->     0 10'0000100000
    164:     8 44'--00-1----------1-----------------------11-1   ->     3 10'0000100000
    165:     8 44'--00------------1-1-----------1----------1-1   ->     3 10'0000100000
    166:     8 44'--00------------11------------1----------1-1   ->     3 10'0000100000
    167:     8 44'0-00-----------11-------------1----------1-1   ->     3 10'0000100000
    168:     8 44'--00----------1-1-------------1----------1-1   ->     3 10'0000100000
    169:     8 44'--00---------1--1-------------1----------1-1   ->     3 10'0000100000
    170:     8 44'--001-------1---1------------------------1-1   ->     3 10'0000100000
    171:     8 44'--00-------1----1------------------------1-1   ->     3 10'0000100000
    172:     8 44'--00------------1------------------------1-0   ->     8 10'0000100000
    173:     8 44'--00------------1-1-----------0----------1-1   ->     8 10'0000100000
    174:     8 44'--00------------11------------0----------1-1   ->     8 10'0000100000
    175:     8 44'0-00-----------11-------------0----------1-1   ->     8 10'0000100000
    176:     8 44'--00----------1-1-------------0----------1-1   ->     8 10'0000100000
    177:     8 44'--00---------1--1-------------0----------1-1   ->     8 10'0000100000
    178:     8 44'--00-0-----00000100----------------------1-1   ->     8 10'0000100000
    179:     8 44'--000-------1---1------------------------1-1   ->     8 10'0000100000
    180:     8 44'-----------------------------------------0--   ->     8 10'0000100000
    181:     8 44'-100-------------------------------------1--   ->     8 10'0000100000
    182:     8 44'--10-------------------------------------1--   ->     8 10'0000100000
    183:     8 44'---1-------------------------------------1--   ->     8 10'0000100000
    184:     9 44'--00-1----------1-----------------------01-1   ->     0 10'0000000100
    185:     9 44'--00-1----------1-----------------------11-1   ->     3 10'0000000100
    186:     9 44'--00------------1-1-----------1----------1-1   ->     3 10'0000000100
    187:     9 44'--00----------1-1-------------1----------1-1   ->     3 10'0000000100
    188:     9 44'--00-------1----1------------------------1-1   ->     3 10'0000000100
    189:     9 44'--00------------1------------------------1-0   ->     9 10'0000000100
    190:     9 44'--00------------1-1-----------0----------1-1   ->     9 10'0000000100
    191:     9 44'--00----------1-1-------------0----------1-1   ->     9 10'0000000100
    192:     9 44'--00-0-----00000100----------------------1-1   ->     9 10'0000000100
    193:     9 44'--00------------11-----------------------1-1   ->     9 10'0000000100
    194:     9 44'--00-----------11------------------------1-1   ->     9 10'0000000100
    195:     9 44'--00---------1--1------------------------1-1   ->     9 10'0000000100
    196:     9 44'--00--------1---1------------------------1-1   ->     9 10'0000000100
    197:     9 44'-----------------------------------------0--   ->     9 10'0000000100
    198:     9 44'-100-------------------------------------1--   ->     9 10'0000000100
    199:     9 44'--10-------------------------------------1--   ->     9 10'0000000100
    200:     9 44'---1-------------------------------------1--   ->     9 10'0000000100
    201:    10 44'--00-1----------1-----------------------01-1   ->     0 10'1000000000
    202:    10 44'--00---------1--1---------1--------------1-1   ->     2 10'1000000000
    203:    10 44'--00-1----------1-----------------------11-1   ->     3 10'1000000000
    204:    10 44'--00--------1---1------------01----------1-1   ->     3 10'1000000000
    205:    10 44'--00---------1--1-------000--------------1-1   ->     3 10'1000000000
    206:    10 44'--00-------1----1------------------------1-1   ->     3 10'1000000000
    207:    10 44'--00---------1--1-------100--------------1-1   ->     6 10'1000000000
    208:    10 44'--00---------1--1--------10--------------1-1   ->     9 10'1000000000
    209:    10 44'--00------------1------------------------1-0   ->    10 10'1000000000
    210:    10 44'--00--------1---1------------00----------1-1   ->    10 10'1000000000
    211:    10 44'--00--------1---1------------1-----------1-1   ->    10 10'1000000000
    212:    10 44'--00-0-----00000100----------------------1-1   ->    10 10'1000000000
    213:    10 44'--00------------1-1----------------------1-1   ->    10 10'1000000000
    214:    10 44'--00------------11-----------------------1-1   ->    10 10'1000000000
    215:    10 44'--00-----------11------------------------1-1   ->    10 10'1000000000
    216:    10 44'--00----------1-1------------------------1-1   ->    10 10'1000000000
    217:    10 44'-----------------------------------------0--   ->    10 10'1000000000
    218:    10 44'-100-------------------------------------1--   ->    10 10'1000000000
    219:    10 44'--10-------------------------------------1--   ->    10 10'1000000000
    220:    10 44'---1-------------------------------------1--   ->    10 10'1000000000
    221:    11 44'--00-1----------1-----------------------01-1   ->     0 10'0000000000
    222:    11 44'--00-1----------1-----------------------11-1   ->     3 10'0000000000
    223:    11 44'--00-------1----1------------------------1-1   ->     3 10'0000000000
    224:    11 44'--00------------1------------------------1-0   ->    11 10'0000000000
    225:    11 44'--00-0-----00000100----------------------1-1   ->    11 10'0000000000
    226:    11 44'--00------------1-1----------------------1-1   ->    11 10'0000000000
    227:    11 44'--00------------11-----------------------1-1   ->    11 10'0000000000
    228:    11 44'--00-----------11------------------------1-1   ->    11 10'0000000000
    229:    11 44'--00----------1-1------------------------1-1   ->    11 10'0000000000
    230:    11 44'--00---------1--1------------------------1-1   ->    11 10'0000000000
    231:    11 44'--00--------1---1------------------------1-1   ->    11 10'0000000000
    232:    11 44'-----------------------------------------0--   ->    11 10'0000000000
    233:    11 44'-100-------------------------------------1--   ->    11 10'0000000000
    234:    11 44'--10-------------------------------------1--   ->    11 10'0000000000
    235:    11 44'---1-------------------------------------1--   ->    11 10'0000000000
    236:    12 44'--00-1----------1-----------------------01-1   ->     0 10'0001000000
    237:    12 44'--00-1----------1-----------------------11-1   ->     3 10'0001000000
    238:    12 44'--00------------11------------1----------1-1   ->     3 10'0001000000
    239:    12 44'--00----------1-1-------------1----------1-1   ->     3 10'0001000000
    240:    12 44'--00---------1--1-------------1----------1-1   ->     3 10'0001000000
    241:    12 44'--00--------1---1-------------1----------1-1   ->     3 10'0001000000
    242:    12 44'--00------------1-1---0------------------1-1   ->     3 10'0001000000
    243:    12 44'--00-----------11---1--------------------1-1   ->     3 10'0001000000
    244:    12 44'--00-------1----1------------------------1-1   ->     3 10'0001000000
    245:    12 44'--00------------1------------------------1-0   ->    12 10'0001000000
    246:    12 44'--00------------11------------0----------1-1   ->    12 10'0001000000
    247:    12 44'--00----------1-1-------------0----------1-1   ->    12 10'0001000000
    248:    12 44'--00---------1--1-------------0----------1-1   ->    12 10'0001000000
    249:    12 44'--00--------1---1-------------0----------1-1   ->    12 10'0001000000
    250:    12 44'--00------------1-1---1------------------1-1   ->    12 10'0001000000
    251:    12 44'--00-----------11---0--------------------1-1   ->    12 10'0001000000
    252:    12 44'--00-0-----00000100----------------------1-1   ->    12 10'0001000000
    253:    12 44'-----------------------------------------0--   ->    12 10'0001000000
    254:    12 44'-100-------------------------------------1--   ->    12 10'0001000000
    255:    12 44'--10-------------------------------------1--   ->    12 10'0001000000
    256:    12 44'---1-------------------------------------1--   ->    12 10'0001000000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$14240' from module `loopback_7ch':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_ctrl_endp.state_q$14240 (\u_usb_cdc.u_ctrl_endp.state_q):

  Number of input signals:   11
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_valid_i
    1: \u_usb_cdc.u_ctrl_endp.in_dir_q
    2: \u_usb_cdc.u_ctrl_endp.in_req_q
    3: \u_usb_cdc.u_ctrl_endp.clk_gate
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:752$2829_Y
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:753$2830_Y
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:758$2832_Y
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$auto$rtlil.cc:2401:And$13898
    8: \u_usb_cdc.u_sie.out_err_q
    9: \u_usb_cdc.u_sie.in_data_ack_q
   10: \u_usb_cdc.setup

  Output signals:
    0: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:358$2636_Y
    1: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10005_CMP
    2: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12226_CMP
    3: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12228_CMP [0]

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 11'-------0---   ->     0 4'1000
      1:     0 11'0-0----1---   ->     0 4'1000
      2:     0 11'--1----1---   ->     0 4'1000
      3:     0 11'1-0----1---   ->     1 4'1000
      4:     1 11'010-1011-00   ->     0 4'0010
      5:     1 11'--1----1---   ->     0 4'0010
      6:     1 11'000-1011-00   ->     1 4'0010
      7:     1 11'0-0----1--1   ->     1 4'0010
      8:     1 11'-------0---   ->     1 4'0010
      9:     1 11'1-0----1---   ->     1 4'0010
     10:     1 11'0-0---01--0   ->     2 4'0010
     11:     1 11'0-0--111--0   ->     2 4'0010
     12:     1 11'0-0-0011-00   ->     3 4'0010
     13:     1 11'0-0--011-10   ->     3 4'0010
     14:     2 11'1-0----1---   ->     1 4'0001
     15:     2 11'-------0---   ->     2 4'0001
     16:     2 11'0-0----1---   ->     2 4'0001
     17:     2 11'--1----1---   ->     2 4'0001
     18:     3 11'010----1000   ->     0 4'0100
     19:     3 11'0001---1010   ->     0 4'0100
     20:     3 11'--1----1---   ->     0 4'0100
     21:     3 11'1-0----1---   ->     1 4'0100
     22:     3 11'0-01---1110   ->     2 4'0100
     23:     3 11'0-0----1-11   ->     2 4'0100
     24:     3 11'0-0----110-   ->     2 4'0100
     25:     3 11'000----1000   ->     3 4'0100
     26:     3 11'0101---1010   ->     3 4'0100
     27:     3 11'0-00---1-10   ->     3 4'0100
     28:     3 11'0-0----1001   ->     3 4'0100
     29:     3 11'-------0---   ->     3 4'0100

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$14247' from module `loopback_7ch':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.phy_state_q$14247 (\u_usb_cdc.u_sie.phy_state_q):

  Number of input signals:   18
  Number of output signals:  10
  Number of state bits:      12

  Input signals:
    0: \u_usb_cdc.u_sie.rx_valid
    1: \u_usb_cdc.u_sie.clk_gate
    2: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:393$2179_Y
    3: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:407$2198_Y
    4: $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:405$2199_Y
    5: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:420$2208_Y
    6: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:456$2282_Y
    7: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:457$2283_Y
    8: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:462$2284_Y
    9: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:463$2285_Y
   10: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:490$2363_Y
   11: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:531$2472_Y
   12: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:548$2477_Y
   13: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:561$2497_Y
   14: $flatten\u_usb_cdc.\u_sie.$procmux$5990_CMP
   15: $flatten\u_usb_cdc.\u_sie.$procmux$5991_CMP
   16: \u_usb_cdc.u_sie.u_phy_rx.rx_err
   17: \u_usb_cdc.stall

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:288$2039_Y
    1: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:288$2040_Y
    2: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:289$2042_Y
    3: $flatten\u_usb_cdc.\u_sie.$procmux$3199_CMP
    4: $flatten\u_usb_cdc.\u_sie.$procmux$3317_CMP
    5: $flatten\u_usb_cdc.\u_sie.$procmux$3440_CMP
    6: $flatten\u_usb_cdc.\u_sie.$procmux$3698_CMP
    7: $flatten\u_usb_cdc.\u_sie.$procmux$3699_CMP
    8: $flatten\u_usb_cdc.\u_sie.$procmux$6743_CMP
    9: $flatten\u_usb_cdc.\u_sie.$procmux$7185_CMP

  State encoding:
    0: 12'-----------1  <RESET STATE>
    1: 12'----------1-
    2: 12'---------1--
    3: 12'--------1---
    4: 12'-------1----
    5: 12'------1-----
    6: 12'-----1------
    7: 12'----1-------
    8: 12'---1--------
    9: 12'--1---------
   10: 12'-1----------
   11: 12'1-----------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 18'-0--------------10   ->     0 10'0000000000
      1:     0 18'----------------0-   ->     0 10'0000000000
      2:     0 18'-1--------------1-   ->     0 10'0000000000
      3:     0 18'-0--------------11   ->     6 10'0000000000
      4:     1 18'00----1-----1---1-   ->     0 10'0000100000
      5:     1 18'10----------1---1-   ->     0 10'0000100000
      6:     1 18'-1--------------1-   ->     0 10'0000100000
      7:     1 18'----------------0-   ->     1 10'0000100000
      8:     1 18'-0----------0---1-   ->     1 10'0000100000
      9:     1 18'00---10-----1---1-   ->     4 10'0000100000
     10:     1 18'00---00-----1---1-   ->     7 10'0000100000
     11:     2 18'-0--------------10   ->     0 10'0001000000
     12:     2 18'-1--------------1-   ->     0 10'0001000000
     13:     2 18'----------------0-   ->     2 10'0001000000
     14:     2 18'-0--------------11   ->     8 10'0001000000
     15:     3 18'-0--------------10   ->     0 10'0010000000
     16:     3 18'-1--------------1-   ->     0 10'0010000000
     17:     3 18'----------------0-   ->     3 10'0010000000
     18:     3 18'-0--------------11   ->     9 10'0010000000
     19:     4 18'-1--------------1-   ->     0 10'0100000000
     20:     4 18'----------------0-   ->     4 10'0100000000
     21:     4 18'-0--------------1-   ->    10 10'0100000000
     22:     5 18'-0--------------10   ->     0 10'0000000000
     23:     5 18'-1--------------1-   ->     0 10'0000000000
     24:     5 18'-0--------------11   ->     5 10'0000000000
     25:     5 18'----------------0-   ->     5 10'0000000000
     26:     6 18'-0-------------010   ->     0 10'0000000001
     27:     6 18'-000-----------110   ->     0 10'0000000001
     28:     6 18'-0-1-----------110   ->     0 10'0000000001
     29:     6 18'-01------------110   ->     0 10'0000000001
     30:     6 18'-1--------------1-   ->     0 10'0000000001
     31:     6 18'-0-1---------1-111   ->     2 10'0000000001
     32:     6 18'-01------------111   ->     3 10'0000000001
     33:     6 18'-0-------------011   ->     5 10'0000000001
     34:     6 18'-0-1---------0-111   ->     5 10'0000000001
     35:     6 18'-000-----------111   ->     5 10'0000000001
     36:     6 18'----------------0-   ->     6 10'0000000001
     37:     7 18'-1--------------1-   ->     0 10'0000010000
     38:     7 18'-0--1-----------1-   ->     4 10'0000010000
     39:     7 18'----------------0-   ->     7 10'0000010000
     40:     7 18'-0--0-----------1-   ->     7 10'0000010000
     41:     8 18'-0-----0--------10   ->     0 10'0000000100
     42:     8 18'-1--------------1-   ->     0 10'0000000100
     43:     8 18'-0-----1------0-10   ->     8 10'0000000100
     44:     8 18'-0--------------11   ->     8 10'0000000100
     45:     8 18'----------------0-   ->     8 10'0000000100
     46:     8 18'-0-----1------1-10   ->    11 10'0000000100
     47:     9 18'-0---------0----10   ->     0 10'0000000010
     48:     9 18'-0-------001----10   ->     0 10'0000000010
     49:     9 18'-0------0101----10   ->     0 10'0000000010
     50:     9 18'-0--------11----10   ->     0 10'0000000010
     51:     9 18'-1--------------1-   ->     0 10'0000000010
     52:     9 18'-0------1101----10   ->     1 10'0000000010
     53:     9 18'-0--------------11   ->     5 10'0000000010
     54:     9 18'----------------0-   ->     9 10'0000000010
     55:    10 18'----------------1-   ->     0 10'0000001000
     56:    10 18'----------------0-   ->    10 10'0000001000
     57:    11 18'----------------1-   ->     0 10'1000000000
     58:    11 18'----------------0-   ->    11 10'1000000000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$14261' from module `loopback_7ch':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$14261 (\u_usb_cdc.u_sie.u_phy_rx.rx_state_q):

  Number of input signals:   13
  Number of output signals:   5
  Number of state bits:       5

  Input signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:249$1597_Y
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:246$1596_Y
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:238$1592_Y
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:219$1587_Y
    4: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:218$1584_Y
    5: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../../usb_cdc/phy_rx.v:215$1583_Y
    6: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:215$1581_Y
    7: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:210$1580_Y
    8: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:191$1575_Y
    9: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$and$../../../usb_cdc/phy_rx.v:163$1563_Y
   10: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1548_Y
   11: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:137$1543_Y
   12: \u_usb_cdc.u_sie.u_phy_rx.clk_gate

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13198_CMP
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13074_CMP
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12649_CMP
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1547_Y
    4: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:138$1545_Y

  State encoding:
    0:    5'----1  <RESET STATE>
    1:    5'---1-
    2:    5'--1--
    3:    5'-1---
    4:    5'1----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 13'1--1-0-------   ->     0 5'00001
      1:     0 13'1--0---------   ->     0 5'00001
      2:     0 13'0------------   ->     0 5'00001
      3:     0 13'1--1-1-------   ->     3 5'00001
      4:     1 13'1------------   ->     0 5'10000
      5:     1 13'0------------   ->     1 5'10000
      6:     2 13'1--0---------   ->     0 5'00100
      7:     2 13'1--10-0-1--01   ->     1 5'00100
      8:     2 13'1--10-0----1-   ->     1 5'00100
      9:     2 13'10-11-0---0--   ->     1 5'00100
     10:     2 13'1--1--1------   ->     1 5'00100
     11:     2 13'1--10-0----00   ->     2 5'00100
     12:     2 13'1--10-0-0--01   ->     2 5'00100
     13:     2 13'11-11-0---0--   ->     2 5'00100
     14:     2 13'0------------   ->     2 5'00100
     15:     2 13'1--11-0---1--   ->     4 5'00100
     16:     3 13'1--1---010---   ->     0 5'00010
     17:     3 13'1--1---1-----   ->     0 5'00010
     18:     3 13'1--0---------   ->     0 5'00010
     19:     3 13'1--1---011---   ->     2 5'00010
     20:     3 13'1--1---00----   ->     3 5'00010
     21:     3 13'0------------   ->     3 5'00010
     22:     4 13'1--0---------   ->     0 5'01000
     23:     4 13'1-11---------   ->     0 5'01000
     24:     4 13'1-01---------   ->     1 5'01000
     25:     4 13'0------------   ->     4 5'01000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$14268' from module `loopback_7ch':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$14268 (\u_usb_cdc.u_sie.u_phy_tx.tx_state_q):

  Number of input signals:    4
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:140$1513_Y
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:116$1505_Y
    2: \u_usb_cdc.u_sie.u_phy_tx.clk_gate
    3: \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:601$2535_Y
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13425_CMP
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13340_CMP
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:66$1483_Y

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'010-   ->     0 4'0001
      1:     0 4'-11-   ->     0 4'0001
      2:     0 4'-0--   ->     0 4'0001
      3:     0 4'110-   ->     2 4'0001
      4:     1 4'-100   ->     1 4'0100
      5:     1 4'1101   ->     1 4'0100
      6:     1 4'-11-   ->     1 4'0100
      7:     1 4'-0--   ->     1 4'0100
      8:     1 4'0101   ->     3 4'0100
      9:     2 4'0101   ->     0 4'0010
     10:     2 4'1101   ->     1 4'0010
     11:     2 4'-100   ->     2 4'0010
     12:     2 4'-11-   ->     2 4'0010
     13:     2 4'-0--   ->     2 4'0010
     14:     3 4'-101   ->     0 4'1000
     15:     3 4'-100   ->     3 4'1000
     16:     3 4'-11-   ->     3 4'1000
     17:     3 4'-0--   ->     3 4'1000

-------------------------------------

11.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_state_q$14205' from module `\loopback_7ch'.
Mapping FSM `$fsm$\u_usb_cdc.u_bulk_endps[1].u_bulk_endp.u_out_fifo.out_state_q$14208' from module `\loopback_7ch'.
Mapping FSM `$fsm$\u_usb_cdc.u_bulk_endps[2].u_bulk_endp.u_out_fifo.out_state_q$14211' from module `\loopback_7ch'.
Mapping FSM `$fsm$\u_usb_cdc.u_bulk_endps[3].u_bulk_endp.u_out_fifo.out_state_q$14214' from module `\loopback_7ch'.
Mapping FSM `$fsm$\u_usb_cdc.u_bulk_endps[4].u_bulk_endp.u_out_fifo.out_state_q$14217' from module `\loopback_7ch'.
Mapping FSM `$fsm$\u_usb_cdc.u_bulk_endps[5].u_bulk_endp.u_out_fifo.out_state_q$14220' from module `\loopback_7ch'.
Mapping FSM `$fsm$\u_usb_cdc.u_bulk_endps[6].u_bulk_endp.u_out_fifo.out_state_q$14223' from module `\loopback_7ch'.
Mapping FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$14226' from module `\loopback_7ch'.
Mapping FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$14240' from module `\loopback_7ch'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$14247' from module `\loopback_7ch'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$14261' from module `\loopback_7ch'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$14268' from module `\loopback_7ch'.

11.12. Executing OPT pass (performing simple optimizations).

11.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback_7ch.
<suppressed ~61 debug messages>

11.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback_7ch'.
<suppressed ~540 debug messages>
Removed a total of 180 cells.

11.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback_7ch..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~333 debug messages>

11.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback_7ch.
Performed a total of 0 changes.

11.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback_7ch'.
Removed a total of 0 cells.

11.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$14141 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_sie.u_phy_tx.tx_valid_i, Q = \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$14140 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_sie.u_phy_tx.nrzi_d, Q = \u_usb_cdc.u_sie.u_phy_tx.nrzi_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$14139 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_d, Q = \u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$14138 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$2\data_d[7:0], Q = \u_usb_cdc.u_sie.u_phy_tx.data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$14137 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$2\bit_cnt_d[2:0], Q = \u_usb_cdc.u_sie.u_phy_tx.bit_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$14132 ($adff) from module loopback_7ch (D = 1'1, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_en_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$14131 ($adff) from module loopback_7ch (D = 1'1, Q = \u_usb_cdc.u_sie.u_phy_rx.dp_pu_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$14130 ($adff) from module loopback_7ch (D = { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13259_Y [5] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13259_Y [2] }, Q = { \u_usb_cdc.u_sie.u_phy_rx.cnt_q [5] \u_usb_cdc.u_sie.u_phy_rx.cnt_q [2] }).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$14130 ($adff) from module loopback_7ch (D = { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13259_Y [17:6] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13259_Y [4:3] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13259_Y [1:0] }, Q = { \u_usb_cdc.u_sie.u_phy_rx.cnt_q [17:6] \u_usb_cdc.u_sie.u_phy_rx.cnt_q [4:3] \u_usb_cdc.u_sie.u_phy_rx.cnt_q [1:0] }).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$14129 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13267_Y, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_valid_fq).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$14128 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$not$../../../usb_cdc/phy_rx.v:221$1588_Y, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_valid_rq).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$14126 ($adff) from module loopback_7ch (D = { \u_usb_cdc.u_sie.u_phy_rx.nrzi \u_usb_cdc.u_sie.u_phy_rx.nrzi_q [3:2] }, Q = \u_usb_cdc.u_sie.u_phy_rx.nrzi_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$14125 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_d, Q = \u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$14124 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_sie.u_phy_rx.data_d, Q = \u_usb_cdc.u_sie.u_phy_rx.data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$14077 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.$0\in_data_ack_q[0:0], Q = \u_usb_cdc.u_sie.in_data_ack_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$14076 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.$0\out_eop_q[0:0], Q = \u_usb_cdc.u_sie.out_eop_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$14075 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.$0\out_err_q[0:0], Q = \u_usb_cdc.u_sie.out_err_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$14074 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.$0\delay_cnt_q[4:0], Q = \u_usb_cdc.u_sie.delay_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$14073 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.$2\in_byte_d[3:0], Q = \u_usb_cdc.u_sie.in_byte_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$14072 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:337$2060_Y, Q = \u_usb_cdc.u_sie.out_toggle_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$14071 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:336$2059_Y, Q = \u_usb_cdc.u_sie.in_toggle_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$14070 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.$2\crc16_d[15:0], Q = \u_usb_cdc.u_sie.crc16_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$14069 ($adff) from module loopback_7ch (D = { \u_usb_cdc.u_sie.data_q [2:0] \u_usb_cdc.u_sie.data_q [15:8] }, Q = \u_usb_cdc.u_sie.frame_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$14068 ($adff) from module loopback_7ch (D = { \u_usb_cdc.u_sie.data_q [2:0] \u_usb_cdc.u_sie.data_q [15] }, Q = \u_usb_cdc.u_sie.endp_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$14067 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_sie.data_q [14:9], Q = \u_usb_cdc.u_sie.addr_q [6:1]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$14067 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.$3\addr_d[6:0] [0], Q = \u_usb_cdc.u_sie.addr_q [0]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$14066 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.$2\pid_d[3:0], Q = \u_usb_cdc.u_sie.pid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$14064 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_sie.data_d, Q = \u_usb_cdc.u_sie.data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$14120 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12612_Y, Q = \u_usb_cdc.u_ctrl_endp.dev_state_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$14119 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_ctrl_endp.$3\in_endp_d[0:0], Q = \u_usb_cdc.u_ctrl_endp.in_endp_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$14118 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_ctrl_endp.$3\addr_dd[6:0], Q = \u_usb_cdc.u_ctrl_endp.addr_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$14117 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_ctrl_endp.$3\dev_state_d[1:0], Q = \u_usb_cdc.u_ctrl_endp.dev_state_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$14116 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_ctrl_endp.$3\string_index_d[7:0], Q = \u_usb_cdc.u_ctrl_endp.string_index_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$14114 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_ctrl_endp.$3\rec_d[1:0], Q = \u_usb_cdc.u_ctrl_endp.rec_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$14113 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_ctrl_endp.$3\class_d[0:0], Q = \u_usb_cdc.u_ctrl_endp.class_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$14112 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_ctrl_endp.$3\in_dir_d[0:0], Q = \u_usb_cdc.u_ctrl_endp.in_dir_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$14111 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_ctrl_endp.$3\max_length_d[8:0] [7:0], Q = \u_usb_cdc.u_ctrl_endp.max_length_q [7:0]).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$14111 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_ctrl_endp.$3\max_length_d[8:0] [8], Q = \u_usb_cdc.u_ctrl_endp.max_length_q [8]).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$14110 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_ctrl_endp.byte_cnt_d, Q = \u_usb_cdc.u_ctrl_endp.byte_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$14108 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_ctrl_endp.$3\addr_d[6:0], Q = \u_usb_cdc.u_ctrl_endp.addr_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$procdff$14107 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_bulk_endps[6].u_bulk_endp.u_out_fifo.out_nak_d, Q = \u_usb_cdc.u_bulk_endps[6].u_bulk_endp.u_out_fifo.out_nak_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$procdff$14106 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_bulk_endps[6].u_bulk_endp.u_out_fifo.out_last_dd, Q = \u_usb_cdc.u_bulk_endps[6].u_bulk_endp.u_out_fifo.out_last_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$procdff$14105 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$3\out_last_d[3:0], Q = \u_usb_cdc.u_bulk_endps[6].u_bulk_endp.u_out_fifo.out_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$procdff$14104 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$or$../../../usb_cdc/out_fifo.v:0$2955_Y, Q = \u_usb_cdc.u_bulk_endps[6].u_bulk_endp.u_out_fifo.out_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$procdff$14102 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$shiftx$../../../usb_cdc/out_fifo.v:0$2976_Y, Q = \u_usb_cdc.u_bulk_endps[6].u_bulk_endp.u_out_fifo.genblk1.u_ltx4_async_data.out_data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$procdff$14101 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$procmux$7736_Y, Q = \u_usb_cdc.u_bulk_endps[6].u_bulk_endp.u_out_fifo.genblk1.u_ltx4_async_data.out_iready_mask_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$procdff$14099 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$0\delay_out_cnt_q[1:0], Q = \u_usb_cdc.u_bulk_endps[6].u_bulk_endp.u_out_fifo.delay_out_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$procdff$14098 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2969_Y, Q = \u_usb_cdc.u_bulk_endps[6].u_bulk_endp.u_out_fifo.out_full_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$procdff$14097 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$procmux$7753_Y, Q = \u_usb_cdc.u_bulk_endps[6].u_bulk_endp.u_out_fifo.out_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$procdff$14095 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$0\genblk1.u_ltx4_async_data.out_ovalid_mask_q[0:0], Q = \u_usb_cdc.u_bulk_endps[6].u_bulk_endp.u_out_fifo.genblk1.u_ltx4_async_data.out_ovalid_mask_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$procdff$14094 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$0\in_valid_q[0:0], Q = \u_usb_cdc.u_bulk_endps[6].u_bulk_endp.u_in_fifo.in_valid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$procdff$14091 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$procmux$7691_Y, Q = \u_usb_cdc.u_bulk_endps[6].u_bulk_endp.u_in_fifo.in_first_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$procdff$14090 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_bulk_endps[6].u_bulk_endp.u_in_fifo.in_first_qq, Q = \u_usb_cdc.u_bulk_endps[6].u_bulk_endp.u_in_fifo.in_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$procdff$14085 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$procmux$7658_Y, Q = \u_usb_cdc.u_bulk_endps[6].u_bulk_endp.u_in_fifo.genblk1.u_ltx4_async_data.in_ovalid_mask_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$procdff$14083 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$0\delay_in_cnt_q[1:0], Q = \u_usb_cdc.u_bulk_endps[6].u_bulk_endp.u_in_fifo.delay_in_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$procdff$14082 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$procmux$7674_Y, Q = \u_usb_cdc.u_bulk_endps[6].u_bulk_endp.u_in_fifo.in_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$procdff$14081 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$or$../../../usb_cdc/in_fifo.v:0$3070_Y, Q = \u_usb_cdc.u_bulk_endps[6].u_bulk_endp.u_in_fifo.in_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$procdff$14079 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_bulk_endps[6].u_bulk_endp.u_out_fifo.genblk1.u_ltx4_async_data.out_data_q, Q = \u_usb_cdc.u_bulk_endps[6].u_bulk_endp.u_in_fifo.genblk1.u_ltx4_async_data.in_data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$procdff$14078 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$0\genblk1.u_ltx4_async_data.in_iready_mask_q[0:0], Q = \u_usb_cdc.u_bulk_endps[6].u_bulk_endp.u_in_fifo.genblk1.u_ltx4_async_data.in_iready_mask_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$procdff$14107 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_bulk_endps[5].u_bulk_endp.u_out_fifo.out_nak_d, Q = \u_usb_cdc.u_bulk_endps[5].u_bulk_endp.u_out_fifo.out_nak_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$procdff$14106 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_bulk_endps[5].u_bulk_endp.u_out_fifo.out_last_dd, Q = \u_usb_cdc.u_bulk_endps[5].u_bulk_endp.u_out_fifo.out_last_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$procdff$14105 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$3\out_last_d[3:0], Q = \u_usb_cdc.u_bulk_endps[5].u_bulk_endp.u_out_fifo.out_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$procdff$14104 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$or$../../../usb_cdc/out_fifo.v:0$2955_Y, Q = \u_usb_cdc.u_bulk_endps[5].u_bulk_endp.u_out_fifo.out_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$procdff$14102 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$shiftx$../../../usb_cdc/out_fifo.v:0$2976_Y, Q = \u_usb_cdc.u_bulk_endps[5].u_bulk_endp.u_out_fifo.genblk1.u_ltx4_async_data.out_data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$procdff$14101 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$procmux$7736_Y, Q = \u_usb_cdc.u_bulk_endps[5].u_bulk_endp.u_out_fifo.genblk1.u_ltx4_async_data.out_iready_mask_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$procdff$14099 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$0\delay_out_cnt_q[1:0], Q = \u_usb_cdc.u_bulk_endps[5].u_bulk_endp.u_out_fifo.delay_out_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$procdff$14098 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2969_Y, Q = \u_usb_cdc.u_bulk_endps[5].u_bulk_endp.u_out_fifo.out_full_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$procdff$14097 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$procmux$7753_Y, Q = \u_usb_cdc.u_bulk_endps[5].u_bulk_endp.u_out_fifo.out_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$procdff$14095 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$0\genblk1.u_ltx4_async_data.out_ovalid_mask_q[0:0], Q = \u_usb_cdc.u_bulk_endps[5].u_bulk_endp.u_out_fifo.genblk1.u_ltx4_async_data.out_ovalid_mask_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$procdff$14094 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$0\in_valid_q[0:0], Q = \u_usb_cdc.u_bulk_endps[5].u_bulk_endp.u_in_fifo.in_valid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$procdff$14091 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$procmux$7691_Y, Q = \u_usb_cdc.u_bulk_endps[5].u_bulk_endp.u_in_fifo.in_first_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$procdff$14090 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_bulk_endps[5].u_bulk_endp.u_in_fifo.in_first_qq, Q = \u_usb_cdc.u_bulk_endps[5].u_bulk_endp.u_in_fifo.in_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$procdff$14085 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$procmux$7658_Y, Q = \u_usb_cdc.u_bulk_endps[5].u_bulk_endp.u_in_fifo.genblk1.u_ltx4_async_data.in_ovalid_mask_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$procdff$14083 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$0\delay_in_cnt_q[1:0], Q = \u_usb_cdc.u_bulk_endps[5].u_bulk_endp.u_in_fifo.delay_in_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$procdff$14082 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$procmux$7674_Y, Q = \u_usb_cdc.u_bulk_endps[5].u_bulk_endp.u_in_fifo.in_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$procdff$14081 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$or$../../../usb_cdc/in_fifo.v:0$3070_Y, Q = \u_usb_cdc.u_bulk_endps[5].u_bulk_endp.u_in_fifo.in_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$procdff$14079 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_bulk_endps[5].u_bulk_endp.u_out_fifo.genblk1.u_ltx4_async_data.out_data_q, Q = \u_usb_cdc.u_bulk_endps[5].u_bulk_endp.u_in_fifo.genblk1.u_ltx4_async_data.in_data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$procdff$14078 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$0\genblk1.u_ltx4_async_data.in_iready_mask_q[0:0], Q = \u_usb_cdc.u_bulk_endps[5].u_bulk_endp.u_in_fifo.genblk1.u_ltx4_async_data.in_iready_mask_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$procdff$14107 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_bulk_endps[4].u_bulk_endp.u_out_fifo.out_nak_d, Q = \u_usb_cdc.u_bulk_endps[4].u_bulk_endp.u_out_fifo.out_nak_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$procdff$14106 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_bulk_endps[4].u_bulk_endp.u_out_fifo.out_last_dd, Q = \u_usb_cdc.u_bulk_endps[4].u_bulk_endp.u_out_fifo.out_last_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$procdff$14105 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$3\out_last_d[3:0], Q = \u_usb_cdc.u_bulk_endps[4].u_bulk_endp.u_out_fifo.out_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$procdff$14104 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$or$../../../usb_cdc/out_fifo.v:0$2955_Y, Q = \u_usb_cdc.u_bulk_endps[4].u_bulk_endp.u_out_fifo.out_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$procdff$14102 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$shiftx$../../../usb_cdc/out_fifo.v:0$2976_Y, Q = \u_usb_cdc.u_bulk_endps[4].u_bulk_endp.u_out_fifo.genblk1.u_ltx4_async_data.out_data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$procdff$14101 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$procmux$7736_Y, Q = \u_usb_cdc.u_bulk_endps[4].u_bulk_endp.u_out_fifo.genblk1.u_ltx4_async_data.out_iready_mask_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$procdff$14099 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$0\delay_out_cnt_q[1:0], Q = \u_usb_cdc.u_bulk_endps[4].u_bulk_endp.u_out_fifo.delay_out_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$procdff$14098 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2969_Y, Q = \u_usb_cdc.u_bulk_endps[4].u_bulk_endp.u_out_fifo.out_full_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$procdff$14097 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$procmux$7753_Y, Q = \u_usb_cdc.u_bulk_endps[4].u_bulk_endp.u_out_fifo.out_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$procdff$14095 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$0\genblk1.u_ltx4_async_data.out_ovalid_mask_q[0:0], Q = \u_usb_cdc.u_bulk_endps[4].u_bulk_endp.u_out_fifo.genblk1.u_ltx4_async_data.out_ovalid_mask_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$procdff$14094 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$0\in_valid_q[0:0], Q = \u_usb_cdc.u_bulk_endps[4].u_bulk_endp.u_in_fifo.in_valid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$procdff$14091 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$procmux$7691_Y, Q = \u_usb_cdc.u_bulk_endps[4].u_bulk_endp.u_in_fifo.in_first_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$procdff$14090 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_bulk_endps[4].u_bulk_endp.u_in_fifo.in_first_qq, Q = \u_usb_cdc.u_bulk_endps[4].u_bulk_endp.u_in_fifo.in_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$procdff$14085 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$procmux$7658_Y, Q = \u_usb_cdc.u_bulk_endps[4].u_bulk_endp.u_in_fifo.genblk1.u_ltx4_async_data.in_ovalid_mask_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$procdff$14083 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$0\delay_in_cnt_q[1:0], Q = \u_usb_cdc.u_bulk_endps[4].u_bulk_endp.u_in_fifo.delay_in_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$procdff$14082 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$procmux$7674_Y, Q = \u_usb_cdc.u_bulk_endps[4].u_bulk_endp.u_in_fifo.in_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$procdff$14081 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$or$../../../usb_cdc/in_fifo.v:0$3070_Y, Q = \u_usb_cdc.u_bulk_endps[4].u_bulk_endp.u_in_fifo.in_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$procdff$14079 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_bulk_endps[4].u_bulk_endp.u_out_fifo.genblk1.u_ltx4_async_data.out_data_q, Q = \u_usb_cdc.u_bulk_endps[4].u_bulk_endp.u_in_fifo.genblk1.u_ltx4_async_data.in_data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$procdff$14078 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$0\genblk1.u_ltx4_async_data.in_iready_mask_q[0:0], Q = \u_usb_cdc.u_bulk_endps[4].u_bulk_endp.u_in_fifo.genblk1.u_ltx4_async_data.in_iready_mask_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$procdff$14107 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_bulk_endps[3].u_bulk_endp.u_out_fifo.out_nak_d, Q = \u_usb_cdc.u_bulk_endps[3].u_bulk_endp.u_out_fifo.out_nak_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$procdff$14106 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_bulk_endps[3].u_bulk_endp.u_out_fifo.out_last_dd, Q = \u_usb_cdc.u_bulk_endps[3].u_bulk_endp.u_out_fifo.out_last_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$procdff$14105 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$3\out_last_d[3:0], Q = \u_usb_cdc.u_bulk_endps[3].u_bulk_endp.u_out_fifo.out_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$procdff$14104 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$or$../../../usb_cdc/out_fifo.v:0$2955_Y, Q = \u_usb_cdc.u_bulk_endps[3].u_bulk_endp.u_out_fifo.out_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$procdff$14102 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$shiftx$../../../usb_cdc/out_fifo.v:0$2976_Y, Q = \u_usb_cdc.u_bulk_endps[3].u_bulk_endp.u_out_fifo.genblk1.u_ltx4_async_data.out_data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$procdff$14101 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$procmux$7736_Y, Q = \u_usb_cdc.u_bulk_endps[3].u_bulk_endp.u_out_fifo.genblk1.u_ltx4_async_data.out_iready_mask_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$procdff$14099 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$0\delay_out_cnt_q[1:0], Q = \u_usb_cdc.u_bulk_endps[3].u_bulk_endp.u_out_fifo.delay_out_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$procdff$14098 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2969_Y, Q = \u_usb_cdc.u_bulk_endps[3].u_bulk_endp.u_out_fifo.out_full_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$procdff$14097 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$procmux$7753_Y, Q = \u_usb_cdc.u_bulk_endps[3].u_bulk_endp.u_out_fifo.out_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$procdff$14095 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$0\genblk1.u_ltx4_async_data.out_ovalid_mask_q[0:0], Q = \u_usb_cdc.u_bulk_endps[3].u_bulk_endp.u_out_fifo.genblk1.u_ltx4_async_data.out_ovalid_mask_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$procdff$14094 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$0\in_valid_q[0:0], Q = \u_usb_cdc.u_bulk_endps[3].u_bulk_endp.u_in_fifo.in_valid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$procdff$14091 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$procmux$7691_Y, Q = \u_usb_cdc.u_bulk_endps[3].u_bulk_endp.u_in_fifo.in_first_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$procdff$14090 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_bulk_endps[3].u_bulk_endp.u_in_fifo.in_first_qq, Q = \u_usb_cdc.u_bulk_endps[3].u_bulk_endp.u_in_fifo.in_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$procdff$14085 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$procmux$7658_Y, Q = \u_usb_cdc.u_bulk_endps[3].u_bulk_endp.u_in_fifo.genblk1.u_ltx4_async_data.in_ovalid_mask_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$procdff$14083 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$0\delay_in_cnt_q[1:0], Q = \u_usb_cdc.u_bulk_endps[3].u_bulk_endp.u_in_fifo.delay_in_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$procdff$14082 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$procmux$7674_Y, Q = \u_usb_cdc.u_bulk_endps[3].u_bulk_endp.u_in_fifo.in_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$procdff$14081 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$or$../../../usb_cdc/in_fifo.v:0$3070_Y, Q = \u_usb_cdc.u_bulk_endps[3].u_bulk_endp.u_in_fifo.in_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$procdff$14079 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_bulk_endps[3].u_bulk_endp.u_out_fifo.genblk1.u_ltx4_async_data.out_data_q, Q = \u_usb_cdc.u_bulk_endps[3].u_bulk_endp.u_in_fifo.genblk1.u_ltx4_async_data.in_data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$procdff$14078 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$0\genblk1.u_ltx4_async_data.in_iready_mask_q[0:0], Q = \u_usb_cdc.u_bulk_endps[3].u_bulk_endp.u_in_fifo.genblk1.u_ltx4_async_data.in_iready_mask_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$procdff$14107 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_bulk_endps[2].u_bulk_endp.u_out_fifo.out_nak_d, Q = \u_usb_cdc.u_bulk_endps[2].u_bulk_endp.u_out_fifo.out_nak_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$procdff$14106 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_bulk_endps[2].u_bulk_endp.u_out_fifo.out_last_dd, Q = \u_usb_cdc.u_bulk_endps[2].u_bulk_endp.u_out_fifo.out_last_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$procdff$14105 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$3\out_last_d[3:0], Q = \u_usb_cdc.u_bulk_endps[2].u_bulk_endp.u_out_fifo.out_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$procdff$14104 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$or$../../../usb_cdc/out_fifo.v:0$2955_Y, Q = \u_usb_cdc.u_bulk_endps[2].u_bulk_endp.u_out_fifo.out_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$procdff$14102 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$shiftx$../../../usb_cdc/out_fifo.v:0$2976_Y, Q = \u_usb_cdc.u_bulk_endps[2].u_bulk_endp.u_out_fifo.genblk1.u_ltx4_async_data.out_data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$procdff$14101 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$procmux$7736_Y, Q = \u_usb_cdc.u_bulk_endps[2].u_bulk_endp.u_out_fifo.genblk1.u_ltx4_async_data.out_iready_mask_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$procdff$14099 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$0\delay_out_cnt_q[1:0], Q = \u_usb_cdc.u_bulk_endps[2].u_bulk_endp.u_out_fifo.delay_out_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$procdff$14098 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2969_Y, Q = \u_usb_cdc.u_bulk_endps[2].u_bulk_endp.u_out_fifo.out_full_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$procdff$14097 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$procmux$7753_Y, Q = \u_usb_cdc.u_bulk_endps[2].u_bulk_endp.u_out_fifo.out_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$procdff$14095 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$0\genblk1.u_ltx4_async_data.out_ovalid_mask_q[0:0], Q = \u_usb_cdc.u_bulk_endps[2].u_bulk_endp.u_out_fifo.genblk1.u_ltx4_async_data.out_ovalid_mask_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$procdff$14094 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$0\in_valid_q[0:0], Q = \u_usb_cdc.u_bulk_endps[2].u_bulk_endp.u_in_fifo.in_valid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$procdff$14091 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$procmux$7691_Y, Q = \u_usb_cdc.u_bulk_endps[2].u_bulk_endp.u_in_fifo.in_first_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$procdff$14090 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_bulk_endps[2].u_bulk_endp.u_in_fifo.in_first_qq, Q = \u_usb_cdc.u_bulk_endps[2].u_bulk_endp.u_in_fifo.in_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$procdff$14085 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$procmux$7658_Y, Q = \u_usb_cdc.u_bulk_endps[2].u_bulk_endp.u_in_fifo.genblk1.u_ltx4_async_data.in_ovalid_mask_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$procdff$14083 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$0\delay_in_cnt_q[1:0], Q = \u_usb_cdc.u_bulk_endps[2].u_bulk_endp.u_in_fifo.delay_in_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$procdff$14082 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$procmux$7674_Y, Q = \u_usb_cdc.u_bulk_endps[2].u_bulk_endp.u_in_fifo.in_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$procdff$14081 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$or$../../../usb_cdc/in_fifo.v:0$3070_Y, Q = \u_usb_cdc.u_bulk_endps[2].u_bulk_endp.u_in_fifo.in_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$procdff$14079 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_bulk_endps[2].u_bulk_endp.u_out_fifo.genblk1.u_ltx4_async_data.out_data_q, Q = \u_usb_cdc.u_bulk_endps[2].u_bulk_endp.u_in_fifo.genblk1.u_ltx4_async_data.in_data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$procdff$14078 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$0\genblk1.u_ltx4_async_data.in_iready_mask_q[0:0], Q = \u_usb_cdc.u_bulk_endps[2].u_bulk_endp.u_in_fifo.genblk1.u_ltx4_async_data.in_iready_mask_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$procdff$14107 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_bulk_endps[1].u_bulk_endp.u_out_fifo.out_nak_d, Q = \u_usb_cdc.u_bulk_endps[1].u_bulk_endp.u_out_fifo.out_nak_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$procdff$14106 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_bulk_endps[1].u_bulk_endp.u_out_fifo.out_last_dd, Q = \u_usb_cdc.u_bulk_endps[1].u_bulk_endp.u_out_fifo.out_last_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$procdff$14105 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$3\out_last_d[3:0], Q = \u_usb_cdc.u_bulk_endps[1].u_bulk_endp.u_out_fifo.out_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$procdff$14104 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$or$../../../usb_cdc/out_fifo.v:0$2955_Y, Q = \u_usb_cdc.u_bulk_endps[1].u_bulk_endp.u_out_fifo.out_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$procdff$14102 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$shiftx$../../../usb_cdc/out_fifo.v:0$2976_Y, Q = \u_usb_cdc.u_bulk_endps[1].u_bulk_endp.u_out_fifo.genblk1.u_ltx4_async_data.out_data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$procdff$14101 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$procmux$7736_Y, Q = \u_usb_cdc.u_bulk_endps[1].u_bulk_endp.u_out_fifo.genblk1.u_ltx4_async_data.out_iready_mask_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$procdff$14099 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$0\delay_out_cnt_q[1:0], Q = \u_usb_cdc.u_bulk_endps[1].u_bulk_endp.u_out_fifo.delay_out_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$procdff$14098 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2969_Y, Q = \u_usb_cdc.u_bulk_endps[1].u_bulk_endp.u_out_fifo.out_full_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$procdff$14097 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$procmux$7753_Y, Q = \u_usb_cdc.u_bulk_endps[1].u_bulk_endp.u_out_fifo.out_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$procdff$14095 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$0\genblk1.u_ltx4_async_data.out_ovalid_mask_q[0:0], Q = \u_usb_cdc.u_bulk_endps[1].u_bulk_endp.u_out_fifo.genblk1.u_ltx4_async_data.out_ovalid_mask_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$procdff$14094 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$0\in_valid_q[0:0], Q = \u_usb_cdc.u_bulk_endps[1].u_bulk_endp.u_in_fifo.in_valid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$procdff$14091 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$procmux$7691_Y, Q = \u_usb_cdc.u_bulk_endps[1].u_bulk_endp.u_in_fifo.in_first_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$procdff$14090 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_bulk_endps[1].u_bulk_endp.u_in_fifo.in_first_qq, Q = \u_usb_cdc.u_bulk_endps[1].u_bulk_endp.u_in_fifo.in_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$procdff$14085 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$procmux$7658_Y, Q = \u_usb_cdc.u_bulk_endps[1].u_bulk_endp.u_in_fifo.genblk1.u_ltx4_async_data.in_ovalid_mask_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$procdff$14083 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$0\delay_in_cnt_q[1:0], Q = \u_usb_cdc.u_bulk_endps[1].u_bulk_endp.u_in_fifo.delay_in_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$procdff$14082 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$procmux$7674_Y, Q = \u_usb_cdc.u_bulk_endps[1].u_bulk_endp.u_in_fifo.in_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$procdff$14081 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$or$../../../usb_cdc/in_fifo.v:0$3070_Y, Q = \u_usb_cdc.u_bulk_endps[1].u_bulk_endp.u_in_fifo.in_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$procdff$14079 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_bulk_endps[1].u_bulk_endp.u_out_fifo.genblk1.u_ltx4_async_data.out_data_q, Q = \u_usb_cdc.u_bulk_endps[1].u_bulk_endp.u_in_fifo.genblk1.u_ltx4_async_data.in_data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$procdff$14078 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$0\genblk1.u_ltx4_async_data.in_iready_mask_q[0:0], Q = \u_usb_cdc.u_bulk_endps[1].u_bulk_endp.u_in_fifo.genblk1.u_ltx4_async_data.in_iready_mask_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procdff$14107 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_nak_d, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_nak_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procdff$14106 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_last_dd, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_last_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procdff$14105 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$3\out_last_d[3:0], Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procdff$14104 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$or$../../../usb_cdc/out_fifo.v:0$2955_Y, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procdff$14102 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$shiftx$../../../usb_cdc/out_fifo.v:0$2976_Y, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.genblk1.u_ltx4_async_data.out_data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procdff$14101 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$7736_Y, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.genblk1.u_ltx4_async_data.out_iready_mask_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procdff$14099 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$0\delay_out_cnt_q[1:0], Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.delay_out_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procdff$14098 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2969_Y, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_full_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procdff$14097 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$7753_Y, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procdff$14095 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$0\genblk1.u_ltx4_async_data.out_ovalid_mask_q[0:0], Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.genblk1.u_ltx4_async_data.out_ovalid_mask_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$14094 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$0\in_valid_q[0:0], Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.in_valid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$14091 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procmux$7691_Y, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.in_first_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$14090 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.in_first_qq, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.in_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$14085 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procmux$7658_Y, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.genblk1.u_ltx4_async_data.in_ovalid_mask_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$14083 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$0\delay_in_cnt_q[1:0], Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.delay_in_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$14082 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procmux$7674_Y, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.in_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$14081 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$or$../../../usb_cdc/in_fifo.v:0$3070_Y, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.in_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$14079 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.genblk1.u_ltx4_async_data.out_data_q, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.genblk1.u_ltx4_async_data.in_data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$14078 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$0\genblk1.u_ltx4_async_data.in_iready_mask_q[0:0], Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.genblk1.u_ltx4_async_data.in_iready_mask_q).

11.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback_7ch..
Removed 292 unused cells and 555 unused wires.
<suppressed ~325 debug messages>

11.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback_7ch.
<suppressed ~44 debug messages>

11.12.9. Rerunning OPT passes. (Maybe there is more to do..)

11.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback_7ch..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~282 debug messages>

11.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback_7ch.
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12275: \u_usb_cdc.u_ctrl_endp.state_q [1]
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12285: \u_usb_cdc.u_ctrl_endp.state_q [1]
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12295: \u_usb_cdc.u_ctrl_endp.state_q [1]
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12305: \u_usb_cdc.u_ctrl_endp.state_q [1]
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12315: \u_usb_cdc.u_ctrl_endp.state_q [1]
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12335: \u_usb_cdc.u_ctrl_endp.state_q [1]
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12345: \u_usb_cdc.u_ctrl_endp.state_q [1]
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12355: \u_usb_cdc.u_ctrl_endp.state_q [1]
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12365: \u_usb_cdc.u_ctrl_endp.state_q [1]
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12395: \u_usb_cdc.u_ctrl_endp.state_q [1]
  Optimizing cells in module \loopback_7ch.
Performed a total of 10 changes.

11.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback_7ch'.
<suppressed ~399 debug messages>
Removed a total of 133 cells.

11.12.13. Executing OPT_DFF pass (perform DFF optimizations).

11.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback_7ch..
Removed 0 unused cells and 133 unused wires.
<suppressed ~1 debug messages>

11.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback_7ch.

11.12.16. Rerunning OPT passes. (Maybe there is more to do..)

11.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback_7ch..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~283 debug messages>

11.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback_7ch.
Performed a total of 0 changes.

11.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback_7ch'.
Removed a total of 0 cells.

11.12.20. Executing OPT_DFF pass (perform DFF optimizations).

11.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback_7ch..

11.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback_7ch.

11.12.23. Finished OPT passes. (There is nothing left to do.)

11.13. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$1096 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$1096 ($add).
Removed top 2 bits (of 9) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$14835 ($eq).
Removed top 2 bits (of 9) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$14782 ($eq).
Removed top 1 bits (of 4) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$14346 ($eq).
Removed top 1 bits (of 4) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$14319 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$14747 ($eq).
Removed top 2 bits (of 6) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$14755 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$14719 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$14687 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$14713 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$14709 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$14705 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$14701 ($eq).
Removed top 2 bits (of 9) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$14697 ($eq).
Removed top 2 bits (of 8) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$14693 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$14681 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$14675 ($eq).
Removed top 3 bits (of 8) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$14669 ($eq).
Removed top 1 bits (of 2) from port B of cell loopback_7ch.$auto$opt_dff.cc:195:make_patterns_logic$15808 ($ne).
Removed top 1 bits (of 4) from port B of cell loopback_7ch.$auto$opt_dff.cc:195:make_patterns_logic$15953 ($ne).
Removed top 2 bits (of 3) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$14310 ($eq).
Removed top 1 bits (of 4) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$14292 ($eq).
Removed top 1 bits (of 4) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$14299 ($eq).
Removed top 2 bits (of 3) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$14337 ($eq).
Removed top 1 bits (of 4) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$14461 ($eq).
Removed top 2 bits (of 3) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$14391 ($eq).
Removed top 1 bits (of 4) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$14400 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$14949 ($eq).
Removed top 2 bits (of 9) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$14892 ($eq).
Removed top 2 bits (of 3) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$14364 ($eq).
Removed top 1 bits (of 4) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$14373 ($eq).
Removed top 1 bits (of 4) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$14380 ($eq).
Removed top 2 bits (of 9) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$14945 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$14859 ($eq).
Removed top 1 bits (of 2) from port B of cell loopback_7ch.$auto$opt_dff.cc:195:make_patterns_logic$15859 ($ne).
Removed top 2 bits (of 7) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$14863 ($eq).
Removed top 2 bits (of 3) from port B of cell loopback_7ch.$auto$opt_dff.cc:195:make_patterns_logic$15861 ($ne).
Removed top 1 bits (of 4) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$14353 ($eq).
Removed top 2 bits (of 8) from port B of cell loopback_7ch.$auto$opt_dff.cc:195:make_patterns_logic$16035 ($ne).
Removed top 1 bits (of 7) from port B of cell loopback_7ch.$auto$opt_dff.cc:195:make_patterns_logic$16037 ($ne).
Removed top 1 bits (of 6) from port B of cell loopback_7ch.$auto$opt_dff.cc:195:make_patterns_logic$16039 ($ne).
Removed top 1 bits (of 5) from port B of cell loopback_7ch.$auto$opt_dff.cc:195:make_patterns_logic$16041 ($ne).
Removed top 1 bits (of 4) from port B of cell loopback_7ch.$auto$opt_dff.cc:195:make_patterns_logic$16043 ($ne).
Removed top 1 bits (of 4) from port B of cell loopback_7ch.$auto$opt_dff.cc:195:make_patterns_logic$16054 ($ne).
Removed top 1 bits (of 3) from port B of cell loopback_7ch.$auto$opt_dff.cc:195:make_patterns_logic$16070 ($ne).
Removed top 1 bits (of 3) from port B of cell loopback_7ch.$auto$opt_dff.cc:195:make_patterns_logic$16167 ($ne).
Removed top 1 bits (of 3) from port B of cell loopback_7ch.$auto$opt_dff.cc:195:make_patterns_logic$16264 ($ne).
Removed top 1 bits (of 3) from port B of cell loopback_7ch.$auto$opt_dff.cc:195:make_patterns_logic$16361 ($ne).
Removed top 1 bits (of 3) from port B of cell loopback_7ch.$auto$opt_dff.cc:195:make_patterns_logic$16458 ($ne).
Removed top 1 bits (of 3) from port B of cell loopback_7ch.$auto$opt_dff.cc:195:make_patterns_logic$16555 ($ne).
Removed top 1 bits (of 3) from port B of cell loopback_7ch.$auto$opt_dff.cc:195:make_patterns_logic$16652 ($ne).
Removed top 2 bits (of 7) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$14969 ($eq).
Removed top 2 bits (of 9) from port B of cell loopback_7ch.$auto$opt_dff.cc:195:make_patterns_logic$15871 ($ne).
Removed top 2 bits (of 10) from port B of cell loopback_7ch.$auto$opt_dff.cc:195:make_patterns_logic$15873 ($ne).
Removed top 4 bits (of 12) from port B of cell loopback_7ch.$auto$opt_dff.cc:195:make_patterns_logic$15875 ($ne).
Removed top 2 bits (of 9) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$14998 ($eq).
Removed top 2 bits (of 8) from port B of cell loopback_7ch.$auto$opt_dff.cc:195:make_patterns_logic$15877 ($ne).
Removed top 3 bits (of 8) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$15010 ($eq).
Removed top 1 bits (of 6) from port B of cell loopback_7ch.$auto$opt_dff.cc:195:make_patterns_logic$15879 ($ne).
Removed top 3 bits (of 7) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$15026 ($eq).
Removed top 1 bits (of 7) from port B of cell loopback_7ch.$auto$opt_dff.cc:195:make_patterns_logic$15881 ($ne).
Removed top 1 bits (of 5) from port B of cell loopback_7ch.$auto$opt_dff.cc:195:make_patterns_logic$15883 ($ne).
Removed top 2 bits (of 7) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$15051 ($eq).
Removed top 2 bits (of 8) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$15059 ($eq).
Removed top 2 bits (of 9) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$15104 ($eq).
Removed top 2 bits (of 8) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$15108 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$15112 ($eq).
Removed top 1 bits (of 6) from port B of cell loopback_7ch.$auto$opt_dff.cc:195:make_patterns_logic$15907 ($ne).
Removed top 2 bits (of 8) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$15157 ($eq).
Removed top 1 bits (of 7) from port B of cell loopback_7ch.$auto$opt_dff.cc:195:make_patterns_logic$15909 ($ne).
Removed top 2 bits (of 6) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$15165 ($eq).
Removed top 2 bits (of 6) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$15169 ($eq).
Removed top 2 bits (of 6) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$15173 ($eq).
Removed top 2 bits (of 6) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$15177 ($eq).
Removed top 2 bits (of 6) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$15181 ($eq).
Removed top 2 bits (of 6) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$15185 ($eq).
Removed top 2 bits (of 8) from port B of cell loopback_7ch.$auto$opt_dff.cc:195:make_patterns_logic$15911 ($ne).
Removed top 1 bits (of 5) from port B of cell loopback_7ch.$auto$opt_dff.cc:195:make_patterns_logic$15913 ($ne).
Removed top 2 bits (of 5) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$15206 ($eq).
Removed top 2 bits (of 9) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$15210 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$15214 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$15218 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$15222 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$15226 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$15230 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$15234 ($eq).
Removed top 8 bits (of 13) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$15238 ($eq).
Removed top 1 bits (of 7) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$15263 ($eq).
Removed top 1 bits (of 9) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$15267 ($eq).
Removed top 3 bits (of 8) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$15271 ($eq).
Removed top 3 bits (of 9) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$15290 ($eq).
Removed top 2 bits (of 4) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$15294 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$15305 ($eq).
Removed top 3 bits (of 5) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$15309 ($eq).
Removed top 2 bits (of 6) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$15313 ($eq).
Removed top 2 bits (of 5) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$15317 ($eq).
Removed top 2 bits (of 5) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$15321 ($eq).
Removed top 2 bits (of 3) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$15329 ($eq).
Removed top 3 bits (of 7) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$15338 ($eq).
Removed top 4 bits (of 8) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$15342 ($eq).
Removed top 1 bits (of 8) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$15346 ($eq).
Removed top 3 bits (of 7) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$15350 ($eq).
Removed top 3 bits (of 6) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$15354 ($eq).
Removed top 2 bits (of 6) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$15358 ($eq).
Removed top 2 bits (of 4) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$15371 ($eq).
Removed top 3 bits (of 6) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$15375 ($eq).
Removed top 1 bits (of 5) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$15379 ($eq).
Removed top 1 bits (of 5) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$15383 ($eq).
Removed top 2 bits (of 4) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$15387 ($eq).
Removed top 3 bits (of 6) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$15391 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$15395 ($eq).
Removed top 1 bits (of 5) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$15399 ($eq).
Removed top 2 bits (of 4) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$15403 ($eq).
Removed top 1 bits (of 3) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$15407 ($eq).
Removed top 2 bits (of 5) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$15417 ($eq).
Removed top 1 bits (of 7) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$15434 ($eq).
Removed top 2 bits (of 3) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$15442 ($eq).
Removed top 1 bits (of 6) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$15447 ($eq).
Removed top 1 bits (of 5) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$15456 ($eq).
Removed top 2 bits (of 6) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$15469 ($eq).
Removed top 1 bits (of 3) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$15473 ($eq).
Removed top 2 bits (of 4) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$15478 ($eq).
Removed top 1 bits (of 6) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$15482 ($eq).
Removed top 3 bits (of 6) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$15486 ($eq).
Removed top 4 bits (of 6) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$15514 ($eq).
Removed top 2 bits (of 3) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$15518 ($eq).
Removed top 1 bits (of 5) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$15523 ($eq).
Removed top 1 bits (of 3) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$15538 ($eq).
Removed top 1 bits (of 4) from port B of cell loopback_7ch.$auto$opt_dff.cc:195:make_patterns_logic$15936 ($ne).
Removed top 1 bits (of 2) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$15551 ($eq).
Removed top 1 bits (of 5) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$15556 ($eq).
Removed top 1 bits (of 3) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$15676 ($eq).
Removed top 1 bits (of 4) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$15729 ($eq).
Removed top 2 bits (of 3) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$14418 ($eq).
Removed top 1 bits (of 4) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$14407 ($eq).
Removed top 1 bits (of 4) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$14427 ($eq).
Removed top 1 bits (of 4) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$14434 ($eq).
Removed top 2 bits (of 3) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$14283 ($eq).
Removed top 2 bits (of 3) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$14445 ($eq).
Removed top 1 bits (of 4) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$14326 ($eq).
Removed top 1 bits (of 4) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$14454 ($eq).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:240$3072 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:240$3072 ($add).
Removed top 64 bits (of 72) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$and$../../../usb_cdc/in_fifo.v:0$3064 ($and).
Removed top 25 bits (of 33) from port A of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3062 ($neg).
Converting cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3062 ($neg) from signed to unsigned.
Removed top 1 bits (of 8) from port A of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3062 ($neg).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:229$3046 ($add).
Removed top 30 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:229$3046 ($add).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026 ($sub).
Removed top 27 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026 ($sub).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$3022 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$3022 ($add).
Removed top 24 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$shiftx$../../../usb_cdc/in_fifo.v:0$2995 ($shiftx).
Removed top 2 bits (of 7) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$14663 ($eq).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:243$2978 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:243$2978 ($add).
Removed top 24 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$shiftx$../../../usb_cdc/out_fifo.v:0$2976 ($shiftx).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966 ($sub).
Removed top 27 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966 ($sub).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:231$2964 ($add).
Removed top 30 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:231$2964 ($add).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2957 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2957 ($add).
Removed top 25 bits (of 33) from port A of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$2947 ($neg).
Converting cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$2947 ($neg) from signed to unsigned.
Removed top 1 bits (of 8) from port A of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$2947 ($neg).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:240$3072 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:240$3072 ($add).
Removed top 64 bits (of 72) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$and$../../../usb_cdc/in_fifo.v:0$3064 ($and).
Removed top 25 bits (of 33) from port A of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3062 ($neg).
Converting cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3062 ($neg) from signed to unsigned.
Removed top 1 bits (of 8) from port A of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3062 ($neg).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:229$3046 ($add).
Removed top 30 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:229$3046 ($add).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026 ($sub).
Removed top 27 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026 ($sub).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$3022 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$3022 ($add).
Removed top 24 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$shiftx$../../../usb_cdc/in_fifo.v:0$2995 ($shiftx).
Removed top 2 bits (of 7) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$14657 ($eq).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:243$2978 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:243$2978 ($add).
Removed top 24 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$shiftx$../../../usb_cdc/out_fifo.v:0$2976 ($shiftx).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966 ($sub).
Removed top 27 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966 ($sub).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:231$2964 ($add).
Removed top 30 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:231$2964 ($add).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2957 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2957 ($add).
Removed top 25 bits (of 33) from port A of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$2947 ($neg).
Converting cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$2947 ($neg) from signed to unsigned.
Removed top 1 bits (of 8) from port A of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$2947 ($neg).
Removed top 2 bits (of 8) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$14653 ($eq).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:240$3072 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:240$3072 ($add).
Removed top 64 bits (of 72) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$and$../../../usb_cdc/in_fifo.v:0$3064 ($and).
Removed top 25 bits (of 33) from port A of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3062 ($neg).
Converting cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3062 ($neg) from signed to unsigned.
Removed top 1 bits (of 8) from port A of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3062 ($neg).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:229$3046 ($add).
Removed top 30 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:229$3046 ($add).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026 ($sub).
Removed top 27 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026 ($sub).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$3022 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$3022 ($add).
Removed top 24 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$shiftx$../../../usb_cdc/in_fifo.v:0$2995 ($shiftx).
Removed top 2 bits (of 7) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$14649 ($eq).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:243$2978 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:243$2978 ($add).
Removed top 24 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$shiftx$../../../usb_cdc/out_fifo.v:0$2976 ($shiftx).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966 ($sub).
Removed top 27 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966 ($sub).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:231$2964 ($add).
Removed top 30 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:231$2964 ($add).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2957 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2957 ($add).
Removed top 25 bits (of 33) from port A of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$2947 ($neg).
Converting cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$2947 ($neg) from signed to unsigned.
Removed top 1 bits (of 8) from port A of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$2947 ($neg).
Removed top 2 bits (of 7) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$14647 ($eq).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:240$3072 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:240$3072 ($add).
Removed top 64 bits (of 72) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$and$../../../usb_cdc/in_fifo.v:0$3064 ($and).
Removed top 25 bits (of 33) from port A of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3062 ($neg).
Converting cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3062 ($neg) from signed to unsigned.
Removed top 1 bits (of 8) from port A of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3062 ($neg).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:229$3046 ($add).
Removed top 30 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:229$3046 ($add).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026 ($sub).
Removed top 27 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026 ($sub).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$3022 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$3022 ($add).
Removed top 24 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$shiftx$../../../usb_cdc/in_fifo.v:0$2995 ($shiftx).
Removed top 2 bits (of 8) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$14645 ($eq).
Removed top 7 bits (of 14) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$14643 ($eq).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:243$2978 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:243$2978 ($add).
Removed top 24 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$shiftx$../../../usb_cdc/out_fifo.v:0$2976 ($shiftx).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966 ($sub).
Removed top 27 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966 ($sub).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:231$2964 ($add).
Removed top 30 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:231$2964 ($add).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2957 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2957 ($add).
Removed top 25 bits (of 33) from port A of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$2947 ($neg).
Converting cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$2947 ($neg) from signed to unsigned.
Removed top 1 bits (of 8) from port A of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$2947 ($neg).
Removed top 2 bits (of 9) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$14641 ($eq).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:240$3072 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:240$3072 ($add).
Removed top 64 bits (of 72) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$and$../../../usb_cdc/in_fifo.v:0$3064 ($and).
Removed top 25 bits (of 33) from port A of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3062 ($neg).
Converting cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3062 ($neg) from signed to unsigned.
Removed top 1 bits (of 8) from port A of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3062 ($neg).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:229$3046 ($add).
Removed top 30 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:229$3046 ($add).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026 ($sub).
Removed top 27 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026 ($sub).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$3022 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$3022 ($add).
Removed top 24 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$shiftx$../../../usb_cdc/in_fifo.v:0$2995 ($shiftx).
Removed top 2 bits (of 9) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$14639 ($eq).
Removed top 2 bits (of 9) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$14637 ($eq).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:243$2978 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:243$2978 ($add).
Removed top 24 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$shiftx$../../../usb_cdc/out_fifo.v:0$2976 ($shiftx).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966 ($sub).
Removed top 27 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966 ($sub).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:231$2964 ($add).
Removed top 30 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:231$2964 ($add).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2957 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2957 ($add).
Removed top 25 bits (of 33) from port A of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$2947 ($neg).
Converting cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$2947 ($neg) from signed to unsigned.
Removed top 1 bits (of 8) from port A of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$2947 ($neg).
Removed top 2 bits (of 9) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$14635 ($eq).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:240$3072 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:240$3072 ($add).
Removed top 64 bits (of 72) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$and$../../../usb_cdc/in_fifo.v:0$3064 ($and).
Removed top 25 bits (of 33) from port A of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3062 ($neg).
Converting cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3062 ($neg) from signed to unsigned.
Removed top 1 bits (of 8) from port A of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3062 ($neg).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:229$3046 ($add).
Removed top 30 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:229$3046 ($add).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026 ($sub).
Removed top 27 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026 ($sub).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$3022 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$3022 ($add).
Removed top 24 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$shiftx$../../../usb_cdc/in_fifo.v:0$2995 ($shiftx).
Removed top 2 bits (of 9) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$14633 ($eq).
Removed top 2 bits (of 9) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$14631 ($eq).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:243$2978 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:243$2978 ($add).
Removed top 24 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$shiftx$../../../usb_cdc/out_fifo.v:0$2976 ($shiftx).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966 ($sub).
Removed top 27 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966 ($sub).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:231$2964 ($add).
Removed top 30 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:231$2964 ($add).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2957 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2957 ($add).
Removed top 25 bits (of 33) from port A of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$2947 ($neg).
Converting cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$2947 ($neg) from signed to unsigned.
Removed top 1 bits (of 8) from port A of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$2947 ($neg).
Removed top 2 bits (of 9) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$14629 ($eq).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:240$3072 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:240$3072 ($add).
Removed top 64 bits (of 72) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$and$../../../usb_cdc/in_fifo.v:0$3064 ($and).
Removed top 25 bits (of 33) from port A of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3062 ($neg).
Converting cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3062 ($neg) from signed to unsigned.
Removed top 1 bits (of 8) from port A of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3062 ($neg).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:229$3046 ($add).
Removed top 30 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:229$3046 ($add).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026 ($sub).
Removed top 27 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026 ($sub).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$3022 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$3022 ($add).
Removed top 24 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$shiftx$../../../usb_cdc/in_fifo.v:0$2995 ($shiftx).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:243$2978 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:243$2978 ($add).
Removed top 24 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$shiftx$../../../usb_cdc/out_fifo.v:0$2976 ($shiftx).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966 ($sub).
Removed top 27 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966 ($sub).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:231$2964 ($add).
Removed top 30 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:231$2964 ($add).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2957 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2957 ($add).
Removed top 64 bits (of 72) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$and$../../../usb_cdc/out_fifo.v:0$2949 ($and).
Removed top 25 bits (of 33) from port A of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$2947 ($neg).
Converting cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$2947 ($neg) from signed to unsigned.
Removed top 1 bits (of 8) from port A of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$2947 ($neg).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:457$2657 ($add).
Removed top 23 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:457$2657 ($add).
Removed top 1 bits (of 2) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:474$2667 ($ne).
Removed top 1 bits (of 2) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:486$2678 ($eq).
Removed top 2 bits (of 8) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:506$2694 ($eq).
Removed top 2 bits (of 8) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$2695 ($eq).
Removed top 2 bits (of 8) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:508$2697 ($eq).
Removed top 2 bits (of 8) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:509$2699 ($eq).
Removed top 29 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$le$../../../usb_cdc/ctrl_endp.v:525$2709 ($le).
Removed top 7 bits (of 8) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:547$2719 ($eq).
Removed top 6 bits (of 8) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:569$2728 ($eq).
Removed top 6 bits (of 8) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:571$2732 ($eq).
Removed top 7 bits (of 8) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:685$2804 ($ne).
Removed top 6 bits (of 8) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:697$2809 ($ne).
Removed top 5 bits (of 9) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:752$2829 ($eq).
Removed top 4 bits (of 9) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:801$2838 ($eq).
Removed top 6 bits (of 9) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:803$2846 ($eq).
Removed top 5 bits (of 9) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:804$2853 ($eq).
Removed top 29 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$le$../../../usb_cdc/ctrl_endp.v:804$2859 ($le).
Removed top 19 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$shiftx$../../../usb_cdc/ctrl_endp.v:0$2870 ($shiftx).
Removed top 19 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$shiftx$../../../usb_cdc/ctrl_endp.v:0$2873 ($shiftx).
Removed top 19 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$shiftx$../../../usb_cdc/ctrl_endp.v:0$2876 ($shiftx).
Removed top 7 bits (of 8) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:841$2877 ($eq).
Removed top 19 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$shiftx$../../../usb_cdc/ctrl_endp.v:0$2881 ($shiftx).
Removed top 6 bits (of 8) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:841$2882 ($eq).
Removed top 25 bits (of 32) from port A of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:842$2884 ($add).
Removed top 20 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:842$2884 ($add).
Removed top 19 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:842$2884 ($add).
Removed top 18 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$shiftx$../../../usb_cdc/ctrl_endp.v:0$2886 ($shiftx).
Removed top 6 bits (of 8) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:841$2887 ($eq).
Removed top 24 bits (of 32) from port A of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:842$2889 ($add).
Removed top 20 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:842$2889 ($add).
Removed top 19 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:842$2889 ($add).
Removed top 18 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$shiftx$../../../usb_cdc/ctrl_endp.v:0$2891 ($shiftx).
Removed top 5 bits (of 8) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:841$2892 ($eq).
Removed top 24 bits (of 32) from port A of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:842$2894 ($add).
Removed top 20 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:842$2894 ($add).
Removed top 19 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:842$2894 ($add).
Removed top 18 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$shiftx$../../../usb_cdc/ctrl_endp.v:0$2896 ($shiftx).
Removed top 5 bits (of 8) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:841$2897 ($eq).
Removed top 23 bits (of 32) from port A of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:842$2899 ($add).
Removed top 20 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:842$2899 ($add).
Removed top 19 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:842$2899 ($add).
Removed top 18 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$shiftx$../../../usb_cdc/ctrl_endp.v:0$2901 ($shiftx).
Removed top 5 bits (of 8) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:841$2902 ($eq).
Removed top 23 bits (of 32) from port A of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:842$2904 ($add).
Removed top 20 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:842$2904 ($add).
Removed top 19 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:842$2904 ($add).
Removed top 18 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$shiftx$../../../usb_cdc/ctrl_endp.v:0$2906 ($shiftx).
Removed top 5 bits (of 8) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:841$2907 ($eq).
Removed top 23 bits (of 32) from port A of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:842$2909 ($add).
Removed top 20 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:842$2909 ($add).
Removed top 19 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:842$2909 ($add).
Removed top 18 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$shiftx$../../../usb_cdc/ctrl_endp.v:0$2911 ($shiftx).
Removed top 7 bits (of 8) from mux cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8364 ($mux).
Removed top 7 bits (of 8) from mux cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8423 ($mux).
Removed top 6 bits (of 9) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10001_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10023_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10246_CMP0 ($eq).
Removed top 7 bits (of 9) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10678_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$14584 ($eq).
Removed top 7 bits (of 9) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10973_CMP0 ($eq).
Removed top 8 bits (of 9) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11454_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11481_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11515_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11586_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11623_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell loopback_7ch.$auto$opt_dff.cc:195:make_patterns_logic$15790 ($ne).
Removed top 4 bits (of 8) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11661_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$14547 ($eq).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:296$2049 ($add).
Removed top 27 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:296$2049 ($add).
Removed top 1 bits (of 16) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:336$2059 ($and).
Removed top 2 bits (of 16) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:337$2060 ($and).
Removed top 3 bits (of 4) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:406$2192 ($eq).
Removed top 27 bits (of 32) from port A of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.$neg$../../../usb_cdc/sie.v:0$2214 ($neg).
Converting cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.$neg$../../../usb_cdc/sie.v:0$2214 ($neg) from signed to unsigned.
Removed top 1 bits (of 5) from port A of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.$neg$../../../usb_cdc/sie.v:0$2214 ($neg).
Removed top 15 bits (of 16) from port A of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:421$2218 ($not).
Removed top 2 bits (of 5) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:153$2244 ($xor).
Removed top 2 bits (of 5) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:153$2248 ($xor).
Removed top 2 bits (of 5) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:153$2252 ($xor).
Removed top 2 bits (of 5) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:153$2256 ($xor).
Removed top 2 bits (of 5) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:153$2260 ($xor).
Removed top 2 bits (of 5) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:153$2264 ($xor).
Removed top 2 bits (of 5) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:153$2268 ($xor).
Removed top 2 bits (of 5) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:153$2272 ($xor).
Removed top 2 bits (of 5) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:153$2276 ($xor).
Removed top 2 bits (of 5) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:153$2280 ($xor).
Removed top 1 bits (of 4) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:457$2283 ($eq).
Removed top 1 bits (of 11) from FF cell loopback_7ch.$auto$ff.cc:266:slice$15825 ($adffe).
Removed top 15 bits (of 16) from port A of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:493$2386 ($not).
Removed top 2 bits (of 7) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$14543 ($eq).
Removed top 1 bits (of 4) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:562$2480 ($eq).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:573$2530 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:573$2530 ($add).
Removed top 2 bits (of 5) from mux cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.$procmux$5614 ($mux).
Removed top 6 bits (of 7) from mux cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.$procmux$5712 ($mux).
Removed top 2 bits (of 9) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$14523 ($eq).
Removed top 1 bits (of 2) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.$procmux$5991_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell loopback_7ch.$auto$opt_dff.cc:195:make_patterns_logic$15774 ($ne).
Removed top 1 bits (of 9) from mux cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12896 ($mux).
Removed top 5 bits (of 7) from port B of cell loopback_7ch.$auto$opt_dff.cc:195:make_patterns_logic$15770 ($ne).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:222$1589 ($add).
Removed top 29 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:222$1589 ($add).
Removed top 1 bits (of 2) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:210$1578 ($eq).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:184$1570 ($add).
Removed top 14 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:184$1570 ($add).
Removed top 1 bits (of 2) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1548 ($eq).
Removed top 1 bits (of 2) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:136$1539 ($eq).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:105$1538 ($add).
Removed top 30 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:105$1538 ($add).
Removed top 5 bits (of 6) from port B of cell loopback_7ch.$auto$opt_dff.cc:195:make_patterns_logic$15768 ($ne).
Removed top 2 bits (of 7) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$14472 ($eq).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:123$1510 ($add).
Removed top 29 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:123$1510 ($add).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:120$1507 ($sub).
Removed top 29 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:120$1507 ($sub).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:79$1498 ($add).
Removed top 30 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:79$1498 ($add).
Removed top 1 bits (of 4) from port B of cell loopback_7ch.$flatten\u_usb_cdc.$eq$../../../usb_cdc/usb_cdc.v:212$2582 ($eq).
Removed top 1 bits (of 4) from port B of cell loopback_7ch.$flatten\u_usb_cdc.$eq$../../../usb_cdc/usb_cdc.v:212$2576 ($eq).
Removed top 2 bits (of 4) from port B of cell loopback_7ch.$flatten\u_usb_cdc.$eq$../../../usb_cdc/usb_cdc.v:212$2570 ($eq).
Removed top 3 bits (of 4) from port B of cell loopback_7ch.$flatten\u_usb_cdc.$eq$../../../usb_cdc/usb_cdc.v:212$2564 ($eq).
Removed top 6 bits (of 7) from mux cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.$procmux$5386 ($mux).
Removed top 6 bits (of 7) from mux cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.$procmux$5248 ($mux).
Removed top 28 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$3022_Y.
Removed top 30 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:229$3046_Y.
Removed top 28 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:240$3072_Y.
Removed top 64 bits (of 72) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$and$../../../usb_cdc/in_fifo.v:0$3064_Y.
Removed top 28 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2957_Y.
Removed top 30 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:231$2964_Y.
Removed top 28 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:243$2978_Y.
Removed top 64 bits (of 72) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$and$../../../usb_cdc/out_fifo.v:0$2949_Y.
Removed top 28 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$3022_Y.
Removed top 30 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:229$3046_Y.
Removed top 28 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:240$3072_Y.
Removed top 64 bits (of 72) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$and$../../../usb_cdc/in_fifo.v:0$3064_Y.
Removed top 28 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2957_Y.
Removed top 30 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:231$2964_Y.
Removed top 28 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:243$2978_Y.
Removed top 28 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$3022_Y.
Removed top 30 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:229$3046_Y.
Removed top 28 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:240$3072_Y.
Removed top 64 bits (of 72) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$and$../../../usb_cdc/in_fifo.v:0$3064_Y.
Removed top 28 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2957_Y.
Removed top 30 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:231$2964_Y.
Removed top 28 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:243$2978_Y.
Removed top 28 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$3022_Y.
Removed top 30 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:229$3046_Y.
Removed top 28 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:240$3072_Y.
Removed top 64 bits (of 72) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$and$../../../usb_cdc/in_fifo.v:0$3064_Y.
Removed top 28 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2957_Y.
Removed top 30 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:231$2964_Y.
Removed top 28 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:243$2978_Y.
Removed top 28 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$3022_Y.
Removed top 30 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:229$3046_Y.
Removed top 28 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:240$3072_Y.
Removed top 64 bits (of 72) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$and$../../../usb_cdc/in_fifo.v:0$3064_Y.
Removed top 28 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2957_Y.
Removed top 30 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:231$2964_Y.
Removed top 28 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:243$2978_Y.
Removed top 28 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$3022_Y.
Removed top 30 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:229$3046_Y.
Removed top 28 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:240$3072_Y.
Removed top 64 bits (of 72) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$and$../../../usb_cdc/in_fifo.v:0$3064_Y.
Removed top 28 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2957_Y.
Removed top 30 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:231$2964_Y.
Removed top 28 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:243$2978_Y.
Removed top 28 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$3022_Y.
Removed top 30 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:229$3046_Y.
Removed top 28 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:240$3072_Y.
Removed top 64 bits (of 72) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$and$../../../usb_cdc/in_fifo.v:0$3064_Y.
Removed top 7 bits (of 8) from wire loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$8\in_data[7:0].
Removed top 7 bits (of 8) from wire loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$9\in_data[7:0].
Removed top 19 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:0$2885_Y.
Removed top 19 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:0$2890_Y.
Removed top 19 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:0$2895_Y.
Removed top 19 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:0$2900_Y.
Removed top 19 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:0$2905_Y.
Removed top 19 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:0$2910_Y.
Removed top 23 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:457$2657_Y.
Removed top 6 bits (of 7) from wire loopback_7ch.$flatten\u_usb_cdc.\u_sie.$3\addr_d[6:0].
Removed top 6 bits (of 7) from wire loopback_7ch.$flatten\u_usb_cdc.\u_sie.$4\addr_d[6:0].
Removed top 6 bits (of 7) from wire loopback_7ch.$flatten\u_usb_cdc.\u_sie.$5\addr_d[6:0].
Removed top 27 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:296$2049_Y.
Removed top 28 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:573$2530_Y.
Removed top 7 bits (of 16) from wire loopback_7ch.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2219_Y.
Removed top 15 bits (of 16) from wire loopback_7ch.$flatten\u_usb_cdc.\u_sie.$extend$../../../usb_cdc/sie.v:421$2217_Y.
Removed top 3 bits (of 16) from wire loopback_7ch.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:421$2218_Y.
Removed top 2 bits (of 5) from wire loopback_7ch.$flatten\u_usb_cdc.\u_sie.$procmux$5614_Y.
Removed top 5 bits (of 16) from wire loopback_7ch.$flatten\u_usb_cdc.\u_sie.$shift$../../../usb_cdc/sie.v:0$2215_Y.
Removed top 1 bits (of 9) from wire loopback_7ch.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\data_d[8:0].
Removed top 30 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:105$1538_Y.
Removed top 18 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:184$1570_Y.
Removed top 29 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:222$1589_Y.
Removed top 8 bits (of 18) from wire loopback_7ch.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13259_Y.
Removed top 29 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:123$1510_Y.
Removed top 30 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:79$1498_Y.
Removed top 29 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:120$1507_Y.
Removed top 1 bits (of 11) from wire loopback_7ch.frame.
Removed top 8 bits (of 56) from wire loopback_7ch.out_data.
Removed top 1 bits (of 7) from wire loopback_7ch.out_valid.

11.14. Executing PEEPOPT pass (run peephole optimizers).

11.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback_7ch..
Removed 0 unused cells and 78 unused wires.
<suppressed ~1 debug messages>

11.16. Executing SHARE pass (SAT-based resource sharing).

11.17. Executing TECHMAP pass (map to technology primitives).

11.17.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

11.17.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~36 debug messages>

11.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback_7ch.

11.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback_7ch..

11.20. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module loopback_7ch:
  creating $macc model for $flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$1096 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$3022 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:229$3046 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:240$3072 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3062 ($neg).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026 ($sub).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2957 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:231$2964 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:243$2978 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$2947 ($neg).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966 ($sub).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$3022 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:229$3046 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:240$3072 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3062 ($neg).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026 ($sub).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2957 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:231$2964 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:243$2978 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$2947 ($neg).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966 ($sub).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$3022 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:229$3046 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:240$3072 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3062 ($neg).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026 ($sub).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2957 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:231$2964 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:243$2978 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$2947 ($neg).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966 ($sub).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$3022 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:229$3046 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:240$3072 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3062 ($neg).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026 ($sub).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2957 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:231$2964 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:243$2978 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$2947 ($neg).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966 ($sub).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$3022 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:229$3046 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:240$3072 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3062 ($neg).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026 ($sub).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2957 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:231$2964 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:243$2978 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$2947 ($neg).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966 ($sub).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$3022 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:229$3046 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:240$3072 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3062 ($neg).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026 ($sub).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2957 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:231$2964 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:243$2978 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$2947 ($neg).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966 ($sub).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$3022 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:229$3046 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:240$3072 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3062 ($neg).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026 ($sub).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2957 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:231$2964 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:243$2978 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$2947 ($neg).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966 ($sub).
  creating $macc model for $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:457$2657 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:842$2884 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:842$2889 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:842$2894 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:842$2899 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:842$2904 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:842$2909 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:296$2049 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:573$2530 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.$neg$../../../usb_cdc/sie.v:0$2214 ($neg).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:105$1538 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:184$1570 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:222$1589 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:123$1510 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:79$1498 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:120$1507 ($sub).
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:120$1507.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:79$1498.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:123$1510.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:222$1589.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:184$1570.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:105$1538.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.$neg$../../../usb_cdc/sie.v:0$2214.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:573$2530.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:296$2049.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:842$2909.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:842$2904.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:842$2899.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:842$2894.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:842$2889.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:842$2884.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:457$2657.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$2947.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:243$2978.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:231$2964.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2957.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3062.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:240$3072.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:229$3046.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$3022.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$2947.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:243$2978.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:231$2964.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2957.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3062.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:240$3072.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:229$3046.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$3022.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$2947.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:243$2978.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:231$2964.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2957.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3062.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:240$3072.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:229$3046.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$3022.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$2947.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:243$2978.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:231$2964.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2957.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3062.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:240$3072.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:229$3046.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$3022.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$2947.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:243$2978.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:231$2964.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2957.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3062.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:240$3072.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:229$3046.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$3022.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$2947.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:243$2978.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:231$2964.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2957.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3062.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:240$3072.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:229$3046.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$3022.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$2947.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:243$2978.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:231$2964.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2957.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3062.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:240$3072.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:229$3046.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$3022.
  creating $alu model for $macc $flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$1096.
  creating $alu model for $flatten\u_usb_cdc.\u_ctrl_endp.$le$../../../usb_cdc/ctrl_endp.v:525$2709 ($le): new $alu
  creating $alu model for $flatten\u_usb_cdc.\u_ctrl_endp.$le$../../../usb_cdc/ctrl_endp.v:804$2859 ($le): new $alu
  creating $alu model for $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:841$2907 ($eq): merged with $flatten\u_usb_cdc.\u_ctrl_endp.$le$../../../usb_cdc/ctrl_endp.v:804$2859.
  creating $alu cell for $flatten\u_usb_cdc.\u_ctrl_endp.$le$../../../usb_cdc/ctrl_endp.v:804$2859, $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:841$2907: $auto$alumacc.cc:485:replace_alu$16822
  creating $alu cell for $flatten\u_usb_cdc.\u_ctrl_endp.$le$../../../usb_cdc/ctrl_endp.v:525$2709: $auto$alumacc.cc:485:replace_alu$16835
  creating $alu cell for $flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$1096: $auto$alumacc.cc:485:replace_alu$16848
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$3022: $auto$alumacc.cc:485:replace_alu$16851
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:229$3046: $auto$alumacc.cc:485:replace_alu$16854
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:240$3072: $auto$alumacc.cc:485:replace_alu$16857
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3062: $auto$alumacc.cc:485:replace_alu$16860
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026: $auto$alumacc.cc:485:replace_alu$16863
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2957: $auto$alumacc.cc:485:replace_alu$16866
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:231$2964: $auto$alumacc.cc:485:replace_alu$16869
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:243$2978: $auto$alumacc.cc:485:replace_alu$16872
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$2947: $auto$alumacc.cc:485:replace_alu$16875
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966: $auto$alumacc.cc:485:replace_alu$16878
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$3022: $auto$alumacc.cc:485:replace_alu$16881
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:229$3046: $auto$alumacc.cc:485:replace_alu$16884
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:240$3072: $auto$alumacc.cc:485:replace_alu$16887
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3062: $auto$alumacc.cc:485:replace_alu$16890
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026: $auto$alumacc.cc:485:replace_alu$16893
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2957: $auto$alumacc.cc:485:replace_alu$16896
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:231$2964: $auto$alumacc.cc:485:replace_alu$16899
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:243$2978: $auto$alumacc.cc:485:replace_alu$16902
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$2947: $auto$alumacc.cc:485:replace_alu$16905
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966: $auto$alumacc.cc:485:replace_alu$16908
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$3022: $auto$alumacc.cc:485:replace_alu$16911
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:229$3046: $auto$alumacc.cc:485:replace_alu$16914
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:240$3072: $auto$alumacc.cc:485:replace_alu$16917
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3062: $auto$alumacc.cc:485:replace_alu$16920
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026: $auto$alumacc.cc:485:replace_alu$16923
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2957: $auto$alumacc.cc:485:replace_alu$16926
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:231$2964: $auto$alumacc.cc:485:replace_alu$16929
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:243$2978: $auto$alumacc.cc:485:replace_alu$16932
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$2947: $auto$alumacc.cc:485:replace_alu$16935
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966: $auto$alumacc.cc:485:replace_alu$16938
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$3022: $auto$alumacc.cc:485:replace_alu$16941
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:229$3046: $auto$alumacc.cc:485:replace_alu$16944
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:240$3072: $auto$alumacc.cc:485:replace_alu$16947
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3062: $auto$alumacc.cc:485:replace_alu$16950
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026: $auto$alumacc.cc:485:replace_alu$16953
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2957: $auto$alumacc.cc:485:replace_alu$16956
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:231$2964: $auto$alumacc.cc:485:replace_alu$16959
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:243$2978: $auto$alumacc.cc:485:replace_alu$16962
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$2947: $auto$alumacc.cc:485:replace_alu$16965
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966: $auto$alumacc.cc:485:replace_alu$16968
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$3022: $auto$alumacc.cc:485:replace_alu$16971
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:229$3046: $auto$alumacc.cc:485:replace_alu$16974
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:240$3072: $auto$alumacc.cc:485:replace_alu$16977
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3062: $auto$alumacc.cc:485:replace_alu$16980
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026: $auto$alumacc.cc:485:replace_alu$16983
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2957: $auto$alumacc.cc:485:replace_alu$16986
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:231$2964: $auto$alumacc.cc:485:replace_alu$16989
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:243$2978: $auto$alumacc.cc:485:replace_alu$16992
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$2947: $auto$alumacc.cc:485:replace_alu$16995
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966: $auto$alumacc.cc:485:replace_alu$16998
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$3022: $auto$alumacc.cc:485:replace_alu$17001
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:229$3046: $auto$alumacc.cc:485:replace_alu$17004
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:240$3072: $auto$alumacc.cc:485:replace_alu$17007
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3062: $auto$alumacc.cc:485:replace_alu$17010
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026: $auto$alumacc.cc:485:replace_alu$17013
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2957: $auto$alumacc.cc:485:replace_alu$17016
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:231$2964: $auto$alumacc.cc:485:replace_alu$17019
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:243$2978: $auto$alumacc.cc:485:replace_alu$17022
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$2947: $auto$alumacc.cc:485:replace_alu$17025
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966: $auto$alumacc.cc:485:replace_alu$17028
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$3022: $auto$alumacc.cc:485:replace_alu$17031
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:229$3046: $auto$alumacc.cc:485:replace_alu$17034
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:240$3072: $auto$alumacc.cc:485:replace_alu$17037
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3062: $auto$alumacc.cc:485:replace_alu$17040
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026: $auto$alumacc.cc:485:replace_alu$17043
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2957: $auto$alumacc.cc:485:replace_alu$17046
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:231$2964: $auto$alumacc.cc:485:replace_alu$17049
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:243$2978: $auto$alumacc.cc:485:replace_alu$17052
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$2947: $auto$alumacc.cc:485:replace_alu$17055
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966: $auto$alumacc.cc:485:replace_alu$17058
  creating $alu cell for $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:457$2657: $auto$alumacc.cc:485:replace_alu$17061
  creating $alu cell for $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:842$2884: $auto$alumacc.cc:485:replace_alu$17064
  creating $alu cell for $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:842$2889: $auto$alumacc.cc:485:replace_alu$17067
  creating $alu cell for $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:842$2894: $auto$alumacc.cc:485:replace_alu$17070
  creating $alu cell for $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:842$2899: $auto$alumacc.cc:485:replace_alu$17073
  creating $alu cell for $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:842$2904: $auto$alumacc.cc:485:replace_alu$17076
  creating $alu cell for $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:842$2909: $auto$alumacc.cc:485:replace_alu$17079
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:296$2049: $auto$alumacc.cc:485:replace_alu$17082
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:573$2530: $auto$alumacc.cc:485:replace_alu$17085
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.$neg$../../../usb_cdc/sie.v:0$2214: $auto$alumacc.cc:485:replace_alu$17088
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:105$1538: $auto$alumacc.cc:485:replace_alu$17091
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:184$1570: $auto$alumacc.cc:485:replace_alu$17094
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:222$1589: $auto$alumacc.cc:485:replace_alu$17097
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:123$1510: $auto$alumacc.cc:485:replace_alu$17100
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:79$1498: $auto$alumacc.cc:485:replace_alu$17103
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:120$1507: $auto$alumacc.cc:485:replace_alu$17106
  created 89 $alu and 0 $macc cells.

11.21. Executing OPT pass (performing simple optimizations).

11.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback_7ch.

11.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback_7ch'.
Removed a total of 0 cells.

11.21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback_7ch..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~283 debug messages>

11.21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback_7ch.
Performed a total of 0 changes.

11.21.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback_7ch'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

11.21.6. Executing OPT_DFF pass (perform DFF optimizations).

11.21.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback_7ch..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

11.21.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback_7ch.

11.21.9. Rerunning OPT passes. (Maybe there is more to do..)

11.21.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback_7ch..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~283 debug messages>

11.21.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback_7ch.
Performed a total of 0 changes.

11.21.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback_7ch'.
Removed a total of 0 cells.

11.21.13. Executing OPT_DFF pass (perform DFF optimizations).

11.21.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback_7ch..

11.21.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback_7ch.

11.21.16. Finished OPT passes. (There is nothing left to do.)

11.22. Executing MEMORY pass.

11.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

11.22.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

11.22.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

11.22.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

11.22.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

11.22.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback_7ch..

11.22.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

11.22.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

11.22.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback_7ch..

11.22.10. Executing MEMORY_COLLECT pass (generating $mem cells).

11.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback_7ch..

11.24. Executing MEMORY_LIBMAP pass (mapping memories to cells).

11.25. Executing TECHMAP pass (map to technology primitives).

11.25.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K_'.
Successfully finished Verilog frontend.

11.25.2. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/spram_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/spram_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_SPRAM_'.
Successfully finished Verilog frontend.

11.25.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

11.26. Executing ICE40_BRAMINIT pass.

11.27. Executing OPT pass (performing simple optimizations).

11.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback_7ch.
<suppressed ~621 debug messages>

11.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback_7ch'.
<suppressed ~255 debug messages>
Removed a total of 85 cells.

11.27.3. Executing OPT_DFF pass (perform DFF optimizations).

11.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback_7ch..
Removed 8 unused cells and 556 unused wires.
<suppressed ~9 debug messages>

11.27.5. Finished fast OPT passes.

11.28. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

11.29. Executing OPT pass (performing simple optimizations).

11.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback_7ch.

11.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback_7ch'.
Removed a total of 0 cells.

11.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback_7ch..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~214 debug messages>

11.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback_7ch.
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027:
      Old ports: A={ $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [3:0] }, B=8, Y=$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y
      New ports: A={ $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [3:0] }, B=5'01000, Y=$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4:0]
      New connections: $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [31:5] = { $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967:
      Old ports: A={ $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [3:0] }, B=8, Y=$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y
      New ports: A={ $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [3:0] }, B=5'01000, Y=$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4:0]
      New connections: $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [31:5] = { $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027:
      Old ports: A={ $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [3:0] }, B=8, Y=$flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y
      New ports: A={ $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [3:0] }, B=5'01000, Y=$flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4:0]
      New connections: $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [31:5] = { $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967:
      Old ports: A={ $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [3:0] }, B=8, Y=$flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y
      New ports: A={ $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [3:0] }, B=5'01000, Y=$flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4:0]
      New connections: $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [31:5] = { $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027:
      Old ports: A={ $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [3:0] }, B=8, Y=$flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y
      New ports: A={ $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [3:0] }, B=5'01000, Y=$flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4:0]
      New connections: $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [31:5] = { $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967:
      Old ports: A={ $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [3:0] }, B=8, Y=$flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y
      New ports: A={ $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [3:0] }, B=5'01000, Y=$flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4:0]
      New connections: $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [31:5] = { $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027:
      Old ports: A={ $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [3:0] }, B=8, Y=$flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y
      New ports: A={ $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [3:0] }, B=5'01000, Y=$flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4:0]
      New connections: $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [31:5] = { $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967:
      Old ports: A={ $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [3:0] }, B=8, Y=$flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y
      New ports: A={ $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [3:0] }, B=5'01000, Y=$flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4:0]
      New connections: $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [31:5] = { $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027:
      Old ports: A={ $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [3:0] }, B=8, Y=$flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y
      New ports: A={ $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [3:0] }, B=5'01000, Y=$flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4:0]
      New connections: $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [31:5] = { $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967:
      Old ports: A={ $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [3:0] }, B=8, Y=$flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y
      New ports: A={ $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [3:0] }, B=5'01000, Y=$flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4:0]
      New connections: $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [31:5] = { $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027:
      Old ports: A={ $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [3:0] }, B=8, Y=$flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y
      New ports: A={ $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [3:0] }, B=5'01000, Y=$flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4:0]
      New connections: $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [31:5] = { $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967:
      Old ports: A={ $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [3:0] }, B=8, Y=$flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y
      New ports: A={ $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [3:0] }, B=5'01000, Y=$flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4:0]
      New connections: $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [31:5] = { $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027:
      Old ports: A={ $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [3:0] }, B=8, Y=$flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y
      New ports: A={ $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3026_Y [3:0] }, B=5'01000, Y=$flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4:0]
      New connections: $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [31:5] = { $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3027_Y [4] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967:
      Old ports: A={ $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [3:0] }, B=8, Y=$flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y
      New ports: A={ $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [31] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2966_Y [3:0] }, B=5'01000, Y=$flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4:0]
      New connections: $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [31:5] = { $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2967_Y [4] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11023:
      Old ports: A=2'11, B=2'10, Y=$flatten\u_usb_cdc.\u_ctrl_endp.$3\dev_state_d[1:0]
      New ports: A=1'1, B=1'0, Y=$flatten\u_usb_cdc.\u_ctrl_endp.$3\dev_state_d[1:0] [0]
      New connections: $flatten\u_usb_cdc.\u_ctrl_endp.$3\dev_state_d[1:0] [1] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9883:
      Old ports: A={ \u_usb_cdc.u_sie.data_q [8] 8'x }, B=9'111111111, Y=$flatten\u_usb_cdc.\u_ctrl_endp.$10\max_length_d[8:0]
      New ports: A={ \u_usb_cdc.u_sie.data_q [8] 1'x }, B=2'11, Y={ $flatten\u_usb_cdc.\u_ctrl_endp.$10\max_length_d[8:0] [8] $flatten\u_usb_cdc.\u_ctrl_endp.$10\max_length_d[8:0] [0] }
      New connections: $flatten\u_usb_cdc.\u_ctrl_endp.$10\max_length_d[8:0] [7:1] = { $flatten\u_usb_cdc.\u_ctrl_endp.$10\max_length_d[8:0] [0] $flatten\u_usb_cdc.\u_ctrl_endp.$10\max_length_d[8:0] [0] $flatten\u_usb_cdc.\u_ctrl_endp.$10\max_length_d[8:0] [0] $flatten\u_usb_cdc.\u_ctrl_endp.$10\max_length_d[8:0] [0] $flatten\u_usb_cdc.\u_ctrl_endp.$10\max_length_d[8:0] [0] $flatten\u_usb_cdc.\u_ctrl_endp.$10\max_length_d[8:0] [0] $flatten\u_usb_cdc.\u_ctrl_endp.$10\max_length_d[8:0] [0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3314:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2310 [14] $auto$opt_expr.cc:205:group_cell_inputs$17235 [12:1] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2310 [1] $auto$opt_expr.cc:205:group_cell_inputs$17235 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17235 [14] $auto$opt_expr.cc:205:group_cell_inputs$17235 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$17235 [13] $auto$opt_expr.cc:205:group_cell_inputs$17235 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:490$2015.$result[15:0]$2357 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$17242 [12:1] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:490$2015.$result[15:0]$2357 [1] $auto$opt_expr.cc:205:group_cell_inputs$17242 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2310 [14] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2310 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17235 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:490$2015.$result[15:0]$2357 [15] $auto$opt_expr.cc:205:group_cell_inputs$17242 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:490$2015.$result[15:0]$2357 [14] $auto$opt_expr.cc:205:group_cell_inputs$17242 [12:2] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:490$2015.$result[15:0]$2357 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$17235 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3325:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2306 [14] $auto$opt_expr.cc:205:group_cell_inputs$17228 [12:1] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2306 [1] $auto$opt_expr.cc:205:group_cell_inputs$17228 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17228 [14] $auto$opt_expr.cc:205:group_cell_inputs$17228 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$17228 [13] $auto$opt_expr.cc:205:group_cell_inputs$17228 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2310 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$17235 [12:1] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2310 [1] $auto$opt_expr.cc:205:group_cell_inputs$17235 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2306 [14] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2306 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17228 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2310 [15] $auto$opt_expr.cc:205:group_cell_inputs$17235 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2310 [14] $auto$opt_expr.cc:205:group_cell_inputs$17235 [12:2] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2310 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$17228 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3336:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2302 [14] $auto$opt_expr.cc:205:group_cell_inputs$17221 [12:1] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2302 [1] $auto$opt_expr.cc:205:group_cell_inputs$17221 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17221 [14] $auto$opt_expr.cc:205:group_cell_inputs$17221 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$17221 [13] $auto$opt_expr.cc:205:group_cell_inputs$17221 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2306 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$17228 [12:1] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2306 [1] $auto$opt_expr.cc:205:group_cell_inputs$17228 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2302 [14] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2302 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17221 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2306 [15] $auto$opt_expr.cc:205:group_cell_inputs$17228 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2306 [14] $auto$opt_expr.cc:205:group_cell_inputs$17228 [12:2] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2306 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$17221 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3347:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2298 [14] $auto$opt_expr.cc:205:group_cell_inputs$17214 [12:1] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2298 [1] $auto$opt_expr.cc:205:group_cell_inputs$17214 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17214 [14] $auto$opt_expr.cc:205:group_cell_inputs$17214 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$17214 [13] $auto$opt_expr.cc:205:group_cell_inputs$17214 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2302 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$17221 [12:1] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2302 [1] $auto$opt_expr.cc:205:group_cell_inputs$17221 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2298 [14] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2298 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17214 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2302 [15] $auto$opt_expr.cc:205:group_cell_inputs$17221 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2302 [14] $auto$opt_expr.cc:205:group_cell_inputs$17221 [12:2] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2302 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$17214 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3358:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2294 [14] $auto$opt_expr.cc:205:group_cell_inputs$17207 [12:1] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2294 [1] $auto$opt_expr.cc:205:group_cell_inputs$17207 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17207 [14] $auto$opt_expr.cc:205:group_cell_inputs$17207 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$17207 [13] $auto$opt_expr.cc:205:group_cell_inputs$17207 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2298 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$17214 [12:1] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2298 [1] $auto$opt_expr.cc:205:group_cell_inputs$17214 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2294 [14] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2294 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17207 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2298 [15] $auto$opt_expr.cc:205:group_cell_inputs$17214 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2298 [14] $auto$opt_expr.cc:205:group_cell_inputs$17214 [12:2] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2298 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$17207 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3369:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2290 [14] $auto$opt_expr.cc:205:group_cell_inputs$17200 [12:1] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2290 [1] $auto$opt_expr.cc:205:group_cell_inputs$17200 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17200 [14] $auto$opt_expr.cc:205:group_cell_inputs$17200 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$17200 [13] $auto$opt_expr.cc:205:group_cell_inputs$17200 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2294 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$17207 [12:1] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2294 [1] $auto$opt_expr.cc:205:group_cell_inputs$17207 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2290 [14] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2290 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17200 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2294 [15] $auto$opt_expr.cc:205:group_cell_inputs$17207 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2294 [14] $auto$opt_expr.cc:205:group_cell_inputs$17207 [12:2] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2294 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$17200 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3380:
      Old ports: A={ \u_usb_cdc.u_sie.crc16_q [14:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17193 [14] \u_usb_cdc.u_sie.crc16_q [13:2] $auto$opt_expr.cc:205:group_cell_inputs$17193 [13] \u_usb_cdc.u_sie.crc16_q [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2290 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$17200 [12:1] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2290 [1] $auto$opt_expr.cc:205:group_cell_inputs$17200 [0] }
      New ports: A={ \u_usb_cdc.u_sie.crc16_q [14] \u_usb_cdc.u_sie.crc16_q [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17193 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2290 [15] $auto$opt_expr.cc:205:group_cell_inputs$17200 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2290 [14] $auto$opt_expr.cc:205:group_cell_inputs$17200 [12:2] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2290 [1] } = { \u_usb_cdc.u_sie.crc16_q [13:2] \u_usb_cdc.u_sie.crc16_q [0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3449:
      Old ports: A=8'11000011, B=8'01001011, Y=$flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0]
      New ports: A=2'10, B=2'01, Y={ $flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0] [7] $flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0] [3] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0] [6:4] $flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0] [2:0] } = 6'100011
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3470:
      Old ports: A=4'0011, B=4'1011, Y=$flatten\u_usb_cdc.\u_sie.$11\pid_d[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.$11\pid_d[3:0] [3]
      New connections: $flatten\u_usb_cdc.\u_sie.$11\pid_d[3:0] [2:0] = 3'011
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3809:
      Old ports: A=4'0010, B=4'1010, Y=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [3]
      New connections: $flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [2:0] = 3'010
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4350:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:490$2015.$result[15:0]$2357 [14] $auto$opt_expr.cc:205:group_cell_inputs$17242 [12:1] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:490$2015.$result[15:0]$2357 [1] $auto$opt_expr.cc:205:group_cell_inputs$17242 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17242 [14] $auto$opt_expr.cc:205:group_cell_inputs$17242 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$17242 [13] $auto$opt_expr.cc:205:group_cell_inputs$17242 [0] 1'1 }, Y=$flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2318
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:490$2015.$result[15:0]$2357 [14] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:490$2015.$result[15:0]$2357 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17242 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2318 [15] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2318 [2] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2318 [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2318 [14:3] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:484$2014.$result[15:0]$2318 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$17242 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$5424:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17182 [2:1] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2275 [1] $auto$opt_expr.cc:205:group_cell_inputs$17182 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17182 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$17182 [3] $auto$opt_expr.cc:205:group_cell_inputs$17182 [0] 1'1 }, Y=$flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2279
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2275 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17182 [3] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2279 [2] $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2279 [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2279 [4:3] $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2279 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$17182 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$5443:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17177 [2:1] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2271 [1] $auto$opt_expr.cc:205:group_cell_inputs$17177 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17177 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$17177 [3] $auto$opt_expr.cc:205:group_cell_inputs$17177 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2275 [4] $auto$opt_expr.cc:205:group_cell_inputs$17182 [2:1] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2275 [1] $auto$opt_expr.cc:205:group_cell_inputs$17182 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2271 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17177 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$17182 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2275 [4] $auto$opt_expr.cc:205:group_cell_inputs$17182 [2] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2275 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$17177 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$5462:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17172 [2:1] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2267 [1] $auto$opt_expr.cc:205:group_cell_inputs$17172 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17172 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$17172 [3] $auto$opt_expr.cc:205:group_cell_inputs$17172 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2271 [4] $auto$opt_expr.cc:205:group_cell_inputs$17177 [2:1] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2271 [1] $auto$opt_expr.cc:205:group_cell_inputs$17177 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2267 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17172 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$17177 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2271 [4] $auto$opt_expr.cc:205:group_cell_inputs$17177 [2] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2271 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$17172 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$5481:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17167 [2:1] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2263 [1] $auto$opt_expr.cc:205:group_cell_inputs$17167 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17167 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$17167 [3] $auto$opt_expr.cc:205:group_cell_inputs$17167 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2267 [4] $auto$opt_expr.cc:205:group_cell_inputs$17172 [2:1] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2267 [1] $auto$opt_expr.cc:205:group_cell_inputs$17172 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2263 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17167 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$17172 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2267 [4] $auto$opt_expr.cc:205:group_cell_inputs$17172 [2] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2267 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$17167 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$5500:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17162 [2:1] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2259 [1] $auto$opt_expr.cc:205:group_cell_inputs$17162 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17162 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$17162 [3] $auto$opt_expr.cc:205:group_cell_inputs$17162 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2263 [4] $auto$opt_expr.cc:205:group_cell_inputs$17167 [2:1] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2263 [1] $auto$opt_expr.cc:205:group_cell_inputs$17167 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2259 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17162 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$17167 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2263 [4] $auto$opt_expr.cc:205:group_cell_inputs$17167 [2] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2263 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$17162 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$5519:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17157 [2:1] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2255 [1] $auto$opt_expr.cc:205:group_cell_inputs$17157 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17157 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$17157 [3] $auto$opt_expr.cc:205:group_cell_inputs$17157 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2259 [4] $auto$opt_expr.cc:205:group_cell_inputs$17162 [2:1] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2259 [1] $auto$opt_expr.cc:205:group_cell_inputs$17162 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2255 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17157 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$17162 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2259 [4] $auto$opt_expr.cc:205:group_cell_inputs$17162 [2] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2259 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$17157 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$5538:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17152 [2:1] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2251 [1] $auto$opt_expr.cc:205:group_cell_inputs$17152 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17152 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$17152 [3] $auto$opt_expr.cc:205:group_cell_inputs$17152 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2255 [4] $auto$opt_expr.cc:205:group_cell_inputs$17157 [2:1] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2255 [1] $auto$opt_expr.cc:205:group_cell_inputs$17157 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2251 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17152 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$17157 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2255 [4] $auto$opt_expr.cc:205:group_cell_inputs$17157 [2] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2255 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$17152 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$5557:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17147 [2:1] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2247 [1] $auto$opt_expr.cc:205:group_cell_inputs$17147 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17147 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$17147 [3] $auto$opt_expr.cc:205:group_cell_inputs$17147 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2251 [4] $auto$opt_expr.cc:205:group_cell_inputs$17152 [2:1] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2251 [1] $auto$opt_expr.cc:205:group_cell_inputs$17152 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2247 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17147 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$17152 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2251 [4] $auto$opt_expr.cc:205:group_cell_inputs$17152 [2] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2251 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$17147 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$5576:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17142 [2:1] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2243 [1] $auto$opt_expr.cc:205:group_cell_inputs$17142 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17142 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$17142 [3] $auto$opt_expr.cc:205:group_cell_inputs$17142 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2247 [4] $auto$opt_expr.cc:205:group_cell_inputs$17147 [2:1] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2247 [1] $auto$opt_expr.cc:205:group_cell_inputs$17147 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2243 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17142 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$17147 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2247 [4] $auto$opt_expr.cc:205:group_cell_inputs$17147 [2] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2247 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$17142 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$5595:
      Old ports: A={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$17137 [1] $auto$opt_expr.cc:205:group_cell_inputs$17137 [2] $auto$opt_expr.cc:205:group_cell_inputs$17137 [0] 1'1 }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$17137 [1] $auto$wreduce.cc:455:run$16806 [1] $auto$opt_expr.cc:205:group_cell_inputs$17137 [0] 1'0 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2243 [4] $auto$opt_expr.cc:205:group_cell_inputs$17142 [2:1] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2243 [1] $auto$opt_expr.cc:205:group_cell_inputs$17142 [0] }
      New ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17137 [2] 1'1 }, B={ $auto$wreduce.cc:455:run$16806 [1] 1'0 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$17142 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2243 [4] $auto$opt_expr.cc:205:group_cell_inputs$17142 [2] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:456$2012.$result[4:0]$2243 [1] } = { 1'1 $auto$opt_expr.cc:205:group_cell_inputs$17137 [1:0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$5614:
      Old ports: A=3'011, B=3'110, Y={ $auto$opt_expr.cc:205:group_cell_inputs$17137 [1] $auto$wreduce.cc:455:run$16806 [1] $auto$opt_expr.cc:205:group_cell_inputs$17137 [0] }
      New ports: A=2'01, B=2'10, Y=$auto$opt_expr.cc:205:group_cell_inputs$17137 [1:0]
      New connections: $auto$wreduce.cc:455:run$16806 [1] = 1'1
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$7275: $auto$opt_reduce.cc:134:opt_pmux$14180
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12896:
      Old ports: A=8'00000000, B=8'10000000, Y=$auto$wreduce.cc:455:run$16808 [7:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$16808 [7]
      New connections: $auto$wreduce.cc:455:run$16808 [6:0] = 7'0000000
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12975:
      Old ports: A={ 1'1 $auto$wreduce.cc:455:run$16808 [7:0] }, B=9'100000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0]
      New ports: A=$auto$wreduce.cc:455:run$16808 [7:0], B=8'00000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [7:0]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [8] = 1'1
    Consolidated identical input bits for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13207:
      Old ports: A=\u_usb_cdc.u_sie.u_phy_rx.rx_valid_rq, B={ \u_usb_cdc.u_sie.u_phy_rx.rx_valid_rq \u_usb_cdc.u_sie.u_phy_rx.rx_valid_rq }, Y=\u_usb_cdc.u_sie.u_phy_rx.rx_valid_fd
      New connections: \u_usb_cdc.u_sie.u_phy_rx.rx_valid_fd = \u_usb_cdc.u_sie.u_phy_rx.rx_valid_rq
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13251:
      Old ports: A=18'xxxxxxxxxxxx1xx1xx, B=18'000000000000000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13251_Y
      New ports: A=2'1x, B=2'00, Y={ $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13251_Y [2] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13251_Y [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13251_Y [17:3] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13251_Y [1] } = { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13251_Y [0] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13251_Y [0] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13251_Y [0] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13251_Y [0] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13251_Y [0] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13251_Y [0] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13251_Y [0] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13251_Y [0] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13251_Y [0] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13251_Y [0] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13251_Y [0] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13251_Y [0] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13251_Y [2] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13251_Y [0] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13251_Y [0] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13251_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13291:
      Old ports: A=2'11, B=2'00, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0]
      New ports: A=1'1, B=1'0, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [0]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [1] = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13359:
      Old ports: A=3'011, B=3'111, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0] [2]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0] [1:0] = 2'11
  Optimizing cells in module \loopback_7ch.
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9983:
      Old ports: A={ \u_usb_cdc.u_sie.data_q [8] 8'x }, B=$flatten\u_usb_cdc.\u_ctrl_endp.$10\max_length_d[8:0], Y=$flatten\u_usb_cdc.\u_ctrl_endp.$9\max_length_d[8:0]
      New ports: A={ \u_usb_cdc.u_sie.data_q [8] 1'x }, B={ $flatten\u_usb_cdc.\u_ctrl_endp.$10\max_length_d[8:0] [8] $flatten\u_usb_cdc.\u_ctrl_endp.$10\max_length_d[8:0] [0] }, Y={ $flatten\u_usb_cdc.\u_ctrl_endp.$9\max_length_d[8:0] [8] $flatten\u_usb_cdc.\u_ctrl_endp.$9\max_length_d[8:0] [0] }
      New connections: $flatten\u_usb_cdc.\u_ctrl_endp.$9\max_length_d[8:0] [7:1] = { $flatten\u_usb_cdc.\u_ctrl_endp.$9\max_length_d[8:0] [0] $flatten\u_usb_cdc.\u_ctrl_endp.$9\max_length_d[8:0] [0] $flatten\u_usb_cdc.\u_ctrl_endp.$9\max_length_d[8:0] [0] $flatten\u_usb_cdc.\u_ctrl_endp.$9\max_length_d[8:0] [0] $flatten\u_usb_cdc.\u_ctrl_endp.$9\max_length_d[8:0] [0] $flatten\u_usb_cdc.\u_ctrl_endp.$9\max_length_d[8:0] [0] $flatten\u_usb_cdc.\u_ctrl_endp.$9\max_length_d[8:0] [0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3509:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0], B=8'01011010, Y=$flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0] [7] 1'0 $flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0] [3] 1'1 }, B=4'0110, Y={ $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [7] $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [4:3] $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [6:5] $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [2:1] } = 4'1001
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3527:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$11\pid_d[3:0], B=4'1010, Y=$flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$11\pid_d[3:0] [3] 1'1 }, B=2'10, Y={ $flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0] [3] $flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0] [0] }
      New connections: $flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0] [2:1] = 2'01
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3924:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0], B=4'1110, Y=$flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [3] 1'0 }, B=2'11, Y=$flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0] [3:2]
      New connections: $flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0] [1:0] = 2'10
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12975:
      Old ports: A=$auto$wreduce.cc:455:run$16808 [7:0], B=8'00000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [7:0]
      New ports: A=$auto$wreduce.cc:455:run$16808 [7], B=1'0, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [7]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [6:0] = 7'0000000
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13267:
      Old ports: A=\u_usb_cdc.u_sie.u_phy_rx.rx_valid_fd, B=\u_usb_cdc.u_sie.u_phy_rx.rx_valid_rq, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13267_Y
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13267_Y = \u_usb_cdc.u_sie.u_phy_rx.rx_valid_rq
  Optimizing cells in module \loopback_7ch.
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3578:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0], B=8'00011110, Y=$flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [7] 1'1 $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [4:3] 1'0 $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [0] }, B=6'001110, Y={ $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [7:6] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [4:2] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [5] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [1] } = 2'01
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3593:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0], B=4'1110, Y=$flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0] [3] 1'0 $flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0] [0] }, B=3'110, Y={ $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [3:2] $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [0] }
      New connections: $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [1] = 1'1
  Optimizing cells in module \loopback_7ch.
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3659:
      Old ports: A=8'00000000, B=$flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0], Y=$flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0]
      New ports: A=7'0000000, B={ $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [7:6] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [4:2] 1'1 $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [0] }, Y={ $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [7:6] $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [4:0] }
      New connections: $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [5] = 1'0
  Optimizing cells in module \loopback_7ch.
Performed a total of 54 changes.

11.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback_7ch'.
Removed a total of 0 cells.

11.29.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$15817 ($adffe) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.$3\in_toggle_d[15:0] [0], Q = \u_usb_cdc.u_sie.in_toggle_q [0]).
Adding EN signal on $auto$ff.cc:266:slice$15816 ($adffe) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.$3\out_toggle_d[15:0] [0], Q = \u_usb_cdc.u_sie.out_toggle_q [0]).
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$17467 ($adffe) from module loopback_7ch.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$17467 ($adffe) from module loopback_7ch.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$17467 ($adffe) from module loopback_7ch.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$17467 ($adffe) from module loopback_7ch.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$17467 ($adffe) from module loopback_7ch.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$17467 ($adffe) from module loopback_7ch.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$17467 ($adffe) from module loopback_7ch.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$17467 ($adffe) from module loopback_7ch.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$17443 ($adffe) from module loopback_7ch.

11.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback_7ch..
Removed 0 unused cells and 11 unused wires.
<suppressed ~1 debug messages>

11.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback_7ch.
<suppressed ~19 debug messages>

11.29.9. Rerunning OPT passes. (Maybe there is more to do..)

11.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback_7ch..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~215 debug messages>

11.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback_7ch.
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7521:
      Old ports: A={ 2'00 \u_usb_cdc.u_sie.out_toggle_q [13] 1'0 \u_usb_cdc.u_sie.out_toggle_q [11] 1'0 \u_usb_cdc.u_sie.out_toggle_q [9] 1'0 \u_usb_cdc.u_sie.out_toggle_q [7] 1'0 \u_usb_cdc.u_sie.out_toggle_q [5] 1'0 \u_usb_cdc.u_sie.out_toggle_q [3] 1'0 \u_usb_cdc.u_sie.out_toggle_q [1] }, B=15'000000000000000, Y=$flatten\u_usb_cdc.\u_sie.$1\out_toggle_d[15:1]
      New ports: A={ \u_usb_cdc.u_sie.out_toggle_q [13] \u_usb_cdc.u_sie.out_toggle_q [11] \u_usb_cdc.u_sie.out_toggle_q [9] \u_usb_cdc.u_sie.out_toggle_q [7] \u_usb_cdc.u_sie.out_toggle_q [5] \u_usb_cdc.u_sie.out_toggle_q [3] \u_usb_cdc.u_sie.out_toggle_q [1] }, B=7'0000000, Y={ $flatten\u_usb_cdc.\u_sie.$1\out_toggle_d[15:1] [12] $flatten\u_usb_cdc.\u_sie.$1\out_toggle_d[15:1] [10] $flatten\u_usb_cdc.\u_sie.$1\out_toggle_d[15:1] [8] $flatten\u_usb_cdc.\u_sie.$1\out_toggle_d[15:1] [6] $flatten\u_usb_cdc.\u_sie.$1\out_toggle_d[15:1] [4] $flatten\u_usb_cdc.\u_sie.$1\out_toggle_d[15:1] [2] $flatten\u_usb_cdc.\u_sie.$1\out_toggle_d[15:1] [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$1\out_toggle_d[15:1] [14:13] $flatten\u_usb_cdc.\u_sie.$1\out_toggle_d[15:1] [11] $flatten\u_usb_cdc.\u_sie.$1\out_toggle_d[15:1] [9] $flatten\u_usb_cdc.\u_sie.$1\out_toggle_d[15:1] [7] $flatten\u_usb_cdc.\u_sie.$1\out_toggle_d[15:1] [5] $flatten\u_usb_cdc.\u_sie.$1\out_toggle_d[15:1] [3] $flatten\u_usb_cdc.\u_sie.$1\out_toggle_d[15:1] [1] } = 8'00000000
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7524:
      Old ports: A={ 1'0 \u_usb_cdc.u_sie.in_toggle_q [14:1] }, B=15'000000000000000, Y=$flatten\u_usb_cdc.\u_sie.$1\in_toggle_d[15:1]
      New ports: A=\u_usb_cdc.u_sie.in_toggle_q [14:1], B=14'00000000000000, Y=$flatten\u_usb_cdc.\u_sie.$1\in_toggle_d[15:1] [13:0]
      New connections: $flatten\u_usb_cdc.\u_sie.$1\in_toggle_d[15:1] [14] = 1'0
  Optimizing cells in module \loopback_7ch.
Performed a total of 2 changes.

11.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback_7ch'.
<suppressed ~27 debug messages>
Removed a total of 9 cells.

11.29.13. Executing OPT_DFF pass (perform DFF optimizations).

11.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback_7ch..
Removed 1 unused cells and 11 unused wires.
<suppressed ~2 debug messages>

11.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback_7ch.
<suppressed ~26 debug messages>

11.29.16. Rerunning OPT passes. (Maybe there is more to do..)

11.29.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback_7ch..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~215 debug messages>

11.29.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback_7ch.
Performed a total of 0 changes.

11.29.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback_7ch'.
Removed a total of 0 cells.

11.29.20. Executing OPT_DFF pass (perform DFF optimizations).

11.29.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback_7ch..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

11.29.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback_7ch.

11.29.23. Rerunning OPT passes. (Maybe there is more to do..)

11.29.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback_7ch..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~215 debug messages>

11.29.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback_7ch.
Performed a total of 0 changes.

11.29.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback_7ch'.
Removed a total of 0 cells.

11.29.27. Executing OPT_DFF pass (perform DFF optimizations).

11.29.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback_7ch..

11.29.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback_7ch.

11.29.30. Finished OPT passes. (There is nothing left to do.)

11.30. Executing ICE40_WRAPCARRY pass (wrap carries).

11.31. Executing TECHMAP pass (map to technology primitives).

11.31.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

11.31.2. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

11.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $ne.
Using template $paramod$3e96e356bb68fcbd4f9c12f6d97ec8513d1af8c6\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $adffe.
Using template $paramod$3e2546d640bb80c4407ce51aec1dbdbdc5bff143\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:7e3f5d4b684aa3ac379b62a08c2a9e6d6dc4bb29$paramod$eacfaeba4ea50a06fb8ffc8eb3adc88eae96c4f4\_90_shift_shiftx for cells of type $shift.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
Creating constmapped module `$paramod$constmap:883089b1f890d0c2382a27060a288e9802f49443$paramod$eacfaeba4ea50a06fb8ffc8eb3adc88eae96c4f4\_90_shift_shiftx'.

11.31.15. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:883089b1f890d0c2382a27060a288e9802f49443$paramod$eacfaeba4ea50a06fb8ffc8eb3adc88eae96c4f4\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$23012.
    dead port 2/2 on $mux $procmux$23006.
    dead port 2/2 on $mux $procmux$23000.
    dead port 2/2 on $mux $procmux$22994.
    dead port 2/2 on $mux $procmux$22988.
    dead port 2/2 on $mux $procmux$22982.
    dead port 2/2 on $mux $procmux$22976.
    dead port 2/2 on $mux $procmux$22970.
Removed 8 multiplexer ports.
<suppressed ~1216 debug messages>

11.31.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:883089b1f890d0c2382a27060a288e9802f49443$paramod$eacfaeba4ea50a06fb8ffc8eb3adc88eae96c4f4\_90_shift_shiftx.
<suppressed ~26 debug messages>
Removed 0 unused cells and 13 unused wires.
Using template $paramod$constmap:883089b1f890d0c2382a27060a288e9802f49443$paramod$eacfaeba4ea50a06fb8ffc8eb3adc88eae96c4f4\_90_shift_shiftx for cells of type $shift.
Using template $paramod$dde52db7035cb02b3cc5e73865788532339e3bcb\_80_ice40_alu for cells of type $alu.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$constmap:a613a988efaee6fe68bd2154434accbfa7125b32$paramod$c414f9c4e0e82e8c11577c1142e59cbae97a9ea8\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$53700bbee849b2010ad0b60a61ccd204a10e24ca\_80_ice40_alu for cells of type $alu.
Using template $paramod$8fcd7d0f9e5bcc19910d10c59dc96e7b1b69517a\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:4e86e4909e320cb55eb8cc6fdfa763d1e5ad77d9$paramod$6ef55b3e48b12cfea8fda76db8b22509f69dd297\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:387b25f8df820b00c72c846f0fa43a0fb014da3d$paramod$85ef2918d9f93f9372c4ff0e5fa8aa2cc22ddc78\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:b31179d75b317d0123645b133338a59af25e8e74$paramod$1e052eb828ed76f26c5a946bedd73d7d163f2fe1\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:9014d661b251624e6fa363b82b8cad83992e845f$paramod$234c03c92f3cf74b3251c08ec9564d96fff5c5e8\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$a473f4770a4b60111e9e52de7ee27405c26ecd63\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:ed484fa8125b6624491be4b4350cda45cc270b75$paramod$00f28c6e249503b8292c219b4b0beed29425fcc9\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$4522414dd3eec2fbbe1b286ad1a76ce8f1a41cea\_80_ice40_alu for cells of type $alu.
Using template $paramod$3b9c3993bc1f591baf93bebb081d3d6a93cb0c5c\_80_ice40_alu for cells of type $alu.
Using template $paramod$d78cca788ba412cf660d1859c68648428b17fe97\_80_ice40_alu for cells of type $alu.
Using template $paramod$9b068a3f4468c7b15193a17d454654d1b2560530\_80_ice40_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_ice40_alu for cells of type $alu.
Using template $paramod$ee721315a7b0169d82611b9aea01747035b97792\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$30a6a3eda691e4e16264fbb83b0421b58195fe41\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:7a754d250e65b3635d80e5fe113127ee9a1f8e79$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
Creating constmapped module `$paramod$constmap:c0006891732190132449f657c2ced5d74a98bc88$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx'.

11.31.79. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c0006891732190132449f657c2ced5d74a98bc88$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$31553.
    dead port 2/2 on $mux $procmux$31547.
    dead port 2/2 on $mux $procmux$31541.
    dead port 2/2 on $mux $procmux$31535.
Removed 4 multiplexer ports.
<suppressed ~7613 debug messages>

11.31.80. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c0006891732190132449f657c2ced5d74a98bc88$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx.
<suppressed ~3 debug messages>
Removed 0 unused cells and 11 unused wires.
Using template $paramod$constmap:c0006891732190132449f657c2ced5d74a98bc88$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$5fb3cea3e36078ed44b85aadf768a6588af6651e\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:d7801926ab4ecd2bd3570493cb586bab22bf12ac$paramod$73504d2b3189e7a53a61f736fd84dc03bdfe7985\_90_shift_shiftx for cells of type $shift.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 15 of port A: 1'0
Creating constmapped module `$paramod$constmap:c55f8c8de4f56c94ae0480a354f59d9a5016ea01$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx'.

11.31.88. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c55f8c8de4f56c94ae0480a354f59d9a5016ea01$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$31553.
    dead port 2/2 on $mux $procmux$31547.
    dead port 2/2 on $mux $procmux$31541.
    dead port 2/2 on $mux $procmux$31535.
Removed 4 multiplexer ports.
<suppressed ~257 debug messages>

11.31.89. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c55f8c8de4f56c94ae0480a354f59d9a5016ea01$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx.
<suppressed ~3 debug messages>
Removed 0 unused cells and 11 unused wires.
Using template $paramod$constmap:c55f8c8de4f56c94ae0480a354f59d9a5016ea01$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Analyzing pattern of constant bits for this cell:
Creating constmapped module `$paramod$constmap:f49bc0f13164d7abf4e9c50341e5f39f5e11d986$paramod$73504d2b3189e7a53a61f736fd84dc03bdfe7985\_90_shift_shiftx'.

11.31.90. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f49bc0f13164d7abf4e9c50341e5f39f5e11d986$paramod$73504d2b3189e7a53a61f736fd84dc03bdfe7985\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$31624.
    dead port 2/2 on $mux $procmux$31618.
    dead port 2/2 on $mux $procmux$31612.
    dead port 2/2 on $mux $procmux$31606.
    dead port 2/2 on $mux $procmux$31600.
Removed 5 multiplexer ports.
<suppressed ~12 debug messages>

11.31.91. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f49bc0f13164d7abf4e9c50341e5f39f5e11d986$paramod$73504d2b3189e7a53a61f736fd84dc03bdfe7985\_90_shift_shiftx.
<suppressed ~28 debug messages>
Removed 0 unused cells and 10 unused wires.
Using template $paramod$constmap:f49bc0f13164d7abf4e9c50341e5f39f5e11d986$paramod$73504d2b3189e7a53a61f736fd84dc03bdfe7985\_90_shift_shiftx for cells of type $shift.
Using extmapper simplemap for cells of type $xor.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
Creating constmapped module `$paramod$constmap:4124e17d90adc857fd8d107d572867374c56042e$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx'.

11.31.92. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4124e17d90adc857fd8d107d572867374c56042e$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$31553.
    dead port 2/2 on $mux $procmux$31547.
    dead port 2/2 on $mux $procmux$31541.
    dead port 2/2 on $mux $procmux$31535.
Removed 4 multiplexer ports.
<suppressed ~45 debug messages>

11.31.93. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4124e17d90adc857fd8d107d572867374c56042e$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx.
<suppressed ~3 debug messages>
Removed 0 unused cells and 11 unused wires.
Using template $paramod$constmap:4124e17d90adc857fd8d107d572867374c56042e$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
Creating constmapped module `$paramod$constmap:53d00429d9e96058a48e1849eaa62be665db27eb$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx'.

11.31.94. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:53d00429d9e96058a48e1849eaa62be665db27eb$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$31553.
    dead port 2/2 on $mux $procmux$31547.
    dead port 2/2 on $mux $procmux$31541.
    dead port 2/2 on $mux $procmux$31535.
Removed 4 multiplexer ports.
<suppressed ~11 debug messages>

11.31.95. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:53d00429d9e96058a48e1849eaa62be665db27eb$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx.
<suppressed ~3 debug messages>
Removed 0 unused cells and 11 unused wires.
Using template $paramod$constmap:53d00429d9e96058a48e1849eaa62be665db27eb$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
Creating constmapped module `$paramod$constmap:4de7a104fe487527054c0d9cddcbc84c86561bea$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx'.

11.31.96. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4de7a104fe487527054c0d9cddcbc84c86561bea$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$31553.
    dead port 2/2 on $mux $procmux$31547.
    dead port 2/2 on $mux $procmux$31541.
    dead port 2/2 on $mux $procmux$31535.
Removed 4 multiplexer ports.
<suppressed ~24 debug messages>

11.31.97. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4de7a104fe487527054c0d9cddcbc84c86561bea$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx.
<suppressed ~3 debug messages>
Removed 0 unused cells and 11 unused wires.
Using template $paramod$constmap:4de7a104fe487527054c0d9cddcbc84c86561bea$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$f42569e367821ad1b7d52f2d157a44ce80c766dc\_90_pmux for cells of type $pmux.
Using template $paramod$b3b6ac92d800c6f07aa48f510f923d86a674e5a7\_90_pmux for cells of type $pmux.
Using template $paramod$bf2533632d512eac76dd186c0da49367e29b8e98\_90_pmux for cells of type $pmux.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_80_ice40_alu for cells of type $alu.
Using template $paramod$ea402187f386206c0840504755479bf827f47707\_80_ice40_alu for cells of type $alu.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_80_ice40_alu for cells of type $alu.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
Creating constmapped module `$paramod$constmap:f779b1628fd66da3d972fb2c9397a669516f5983$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx'.

11.31.116. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f779b1628fd66da3d972fb2c9397a669516f5983$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$31553.
    dead port 2/2 on $mux $procmux$31547.
    dead port 2/2 on $mux $procmux$31541.
    dead port 2/2 on $mux $procmux$31535.
Removed 4 multiplexer ports.
<suppressed ~514 debug messages>

11.31.117. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f779b1628fd66da3d972fb2c9397a669516f5983$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx.
<suppressed ~3 debug messages>
Removed 0 unused cells and 11 unused wires.
Using template $paramod$constmap:f779b1628fd66da3d972fb2c9397a669516f5983$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
No more expansions possible.
<suppressed ~2823 debug messages>

11.32. Executing OPT pass (performing simple optimizations).

11.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback_7ch.
<suppressed ~203994 debug messages>

11.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback_7ch'.
<suppressed ~192690 debug messages>
Removed a total of 64230 cells.

11.32.3. Executing OPT_DFF pass (perform DFF optimizations).

11.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback_7ch..
Removed 71335 unused cells and 6299 unused wires.
<suppressed ~71364 debug messages>

11.32.5. Finished fast OPT passes.

11.33. Executing ICE40_OPT pass (performing simple optimizations).

11.33.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16822.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$16822.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16835.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$16835.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16848.slice[0].carry: CO=\u_prescaler.prescaler_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16851.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.in_first_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16857.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.in_last_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16860.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16860.slice[10].carry: CO=$auto$alumacc.cc:485:replace_alu$16860.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16860.slice[11].carry: CO=$auto$alumacc.cc:485:replace_alu$16860.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16860.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$16860.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16860.slice[13].carry: CO=$auto$alumacc.cc:485:replace_alu$16860.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16860.slice[14].carry: CO=$auto$alumacc.cc:485:replace_alu$16860.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16860.slice[15].carry: CO=$auto$alumacc.cc:485:replace_alu$16860.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16860.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$16860.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16860.slice[17].carry: CO=$auto$alumacc.cc:485:replace_alu$16860.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16860.slice[18].carry: CO=$auto$alumacc.cc:485:replace_alu$16860.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16860.slice[19].carry: CO=$auto$alumacc.cc:485:replace_alu$16860.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16860.slice[1].carry: CO=$auto$alumacc.cc:485:replace_alu$16860.C [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16860.slice[20].carry: CO=$auto$alumacc.cc:485:replace_alu$16860.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16860.slice[21].carry: CO=$auto$alumacc.cc:485:replace_alu$16860.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16860.slice[22].carry: CO=$auto$alumacc.cc:485:replace_alu$16860.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16860.slice[23].carry: CO=$auto$alumacc.cc:485:replace_alu$16860.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16860.slice[24].carry: CO=$auto$alumacc.cc:485:replace_alu$16860.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16860.slice[25].carry: CO=$auto$alumacc.cc:485:replace_alu$16860.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16860.slice[26].carry: CO=$auto$alumacc.cc:485:replace_alu$16860.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16860.slice[27].carry: CO=$auto$alumacc.cc:485:replace_alu$16860.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16860.slice[28].carry: CO=$auto$alumacc.cc:485:replace_alu$16860.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16860.slice[29].carry: CO=$auto$alumacc.cc:485:replace_alu$16860.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16860.slice[2].carry: CO=$auto$alumacc.cc:485:replace_alu$16860.C [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16860.slice[30].carry: CO=$auto$alumacc.cc:485:replace_alu$16860.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16860.slice[31].carry: CO=$auto$alumacc.cc:485:replace_alu$16860.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16860.slice[32].carry: CO=$auto$alumacc.cc:485:replace_alu$16860.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16860.slice[7].carry: CO=$auto$alumacc.cc:485:replace_alu$16860.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16860.slice[8].carry: CO=$auto$alumacc.cc:485:replace_alu$16860.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16860.slice[9].carry: CO=$auto$alumacc.cc:485:replace_alu$16860.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16863.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.in_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16863.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$16863.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16866.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_last_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16872.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16875.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16875.slice[10].carry: CO=$auto$alumacc.cc:485:replace_alu$16875.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16875.slice[11].carry: CO=$auto$alumacc.cc:485:replace_alu$16875.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16875.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$16875.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16875.slice[13].carry: CO=$auto$alumacc.cc:485:replace_alu$16875.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16875.slice[14].carry: CO=$auto$alumacc.cc:485:replace_alu$16875.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16875.slice[15].carry: CO=$auto$alumacc.cc:485:replace_alu$16875.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16875.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$16875.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16875.slice[17].carry: CO=$auto$alumacc.cc:485:replace_alu$16875.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16875.slice[18].carry: CO=$auto$alumacc.cc:485:replace_alu$16875.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16875.slice[19].carry: CO=$auto$alumacc.cc:485:replace_alu$16875.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16875.slice[1].carry: CO=$auto$alumacc.cc:485:replace_alu$16875.C [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16875.slice[20].carry: CO=$auto$alumacc.cc:485:replace_alu$16875.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16875.slice[21].carry: CO=$auto$alumacc.cc:485:replace_alu$16875.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16875.slice[22].carry: CO=$auto$alumacc.cc:485:replace_alu$16875.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16875.slice[23].carry: CO=$auto$alumacc.cc:485:replace_alu$16875.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16875.slice[24].carry: CO=$auto$alumacc.cc:485:replace_alu$16875.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16875.slice[25].carry: CO=$auto$alumacc.cc:485:replace_alu$16875.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16875.slice[26].carry: CO=$auto$alumacc.cc:485:replace_alu$16875.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16875.slice[27].carry: CO=$auto$alumacc.cc:485:replace_alu$16875.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16875.slice[28].carry: CO=$auto$alumacc.cc:485:replace_alu$16875.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16875.slice[29].carry: CO=$auto$alumacc.cc:485:replace_alu$16875.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16875.slice[2].carry: CO=$auto$alumacc.cc:485:replace_alu$16875.C [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16875.slice[30].carry: CO=$auto$alumacc.cc:485:replace_alu$16875.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16875.slice[31].carry: CO=$auto$alumacc.cc:485:replace_alu$16875.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16875.slice[32].carry: CO=$auto$alumacc.cc:485:replace_alu$16875.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16875.slice[7].carry: CO=$auto$alumacc.cc:485:replace_alu$16875.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16875.slice[8].carry: CO=$auto$alumacc.cc:485:replace_alu$16875.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16875.slice[9].carry: CO=$auto$alumacc.cc:485:replace_alu$16875.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16878.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16878.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$16878.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16881.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[1].u_bulk_endp.u_in_fifo.in_first_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16887.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[1].u_bulk_endp.u_in_fifo.in_last_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16890.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16890.slice[10].carry: CO=$auto$alumacc.cc:485:replace_alu$16890.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16890.slice[11].carry: CO=$auto$alumacc.cc:485:replace_alu$16890.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16890.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$16890.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16890.slice[13].carry: CO=$auto$alumacc.cc:485:replace_alu$16890.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16890.slice[14].carry: CO=$auto$alumacc.cc:485:replace_alu$16890.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16890.slice[15].carry: CO=$auto$alumacc.cc:485:replace_alu$16890.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16890.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$16890.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16890.slice[17].carry: CO=$auto$alumacc.cc:485:replace_alu$16890.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16890.slice[18].carry: CO=$auto$alumacc.cc:485:replace_alu$16890.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16890.slice[19].carry: CO=$auto$alumacc.cc:485:replace_alu$16890.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16890.slice[1].carry: CO=$auto$alumacc.cc:485:replace_alu$16890.C [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16890.slice[20].carry: CO=$auto$alumacc.cc:485:replace_alu$16890.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16890.slice[21].carry: CO=$auto$alumacc.cc:485:replace_alu$16890.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16890.slice[22].carry: CO=$auto$alumacc.cc:485:replace_alu$16890.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16890.slice[23].carry: CO=$auto$alumacc.cc:485:replace_alu$16890.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16890.slice[24].carry: CO=$auto$alumacc.cc:485:replace_alu$16890.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16890.slice[25].carry: CO=$auto$alumacc.cc:485:replace_alu$16890.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16890.slice[26].carry: CO=$auto$alumacc.cc:485:replace_alu$16890.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16890.slice[27].carry: CO=$auto$alumacc.cc:485:replace_alu$16890.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16890.slice[28].carry: CO=$auto$alumacc.cc:485:replace_alu$16890.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16890.slice[29].carry: CO=$auto$alumacc.cc:485:replace_alu$16890.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16890.slice[2].carry: CO=$auto$alumacc.cc:485:replace_alu$16890.C [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16890.slice[30].carry: CO=$auto$alumacc.cc:485:replace_alu$16890.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16890.slice[31].carry: CO=$auto$alumacc.cc:485:replace_alu$16890.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16890.slice[32].carry: CO=$auto$alumacc.cc:485:replace_alu$16890.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16890.slice[7].carry: CO=$auto$alumacc.cc:485:replace_alu$16890.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16890.slice[8].carry: CO=$auto$alumacc.cc:485:replace_alu$16890.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16890.slice[9].carry: CO=$auto$alumacc.cc:485:replace_alu$16890.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16893.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[1].u_bulk_endp.u_in_fifo.in_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16893.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$16893.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16896.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[1].u_bulk_endp.u_out_fifo.out_last_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16902.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[1].u_bulk_endp.u_out_fifo.out_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16905.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16905.slice[10].carry: CO=$auto$alumacc.cc:485:replace_alu$16905.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16905.slice[11].carry: CO=$auto$alumacc.cc:485:replace_alu$16905.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16905.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$16905.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16905.slice[13].carry: CO=$auto$alumacc.cc:485:replace_alu$16905.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16905.slice[14].carry: CO=$auto$alumacc.cc:485:replace_alu$16905.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16905.slice[15].carry: CO=$auto$alumacc.cc:485:replace_alu$16905.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16905.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$16905.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16905.slice[17].carry: CO=$auto$alumacc.cc:485:replace_alu$16905.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16905.slice[18].carry: CO=$auto$alumacc.cc:485:replace_alu$16905.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16905.slice[19].carry: CO=$auto$alumacc.cc:485:replace_alu$16905.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16905.slice[1].carry: CO=$auto$alumacc.cc:485:replace_alu$16905.C [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16905.slice[20].carry: CO=$auto$alumacc.cc:485:replace_alu$16905.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16905.slice[21].carry: CO=$auto$alumacc.cc:485:replace_alu$16905.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16905.slice[22].carry: CO=$auto$alumacc.cc:485:replace_alu$16905.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16905.slice[23].carry: CO=$auto$alumacc.cc:485:replace_alu$16905.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16905.slice[24].carry: CO=$auto$alumacc.cc:485:replace_alu$16905.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16905.slice[25].carry: CO=$auto$alumacc.cc:485:replace_alu$16905.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16905.slice[26].carry: CO=$auto$alumacc.cc:485:replace_alu$16905.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16905.slice[27].carry: CO=$auto$alumacc.cc:485:replace_alu$16905.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16905.slice[28].carry: CO=$auto$alumacc.cc:485:replace_alu$16905.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16905.slice[29].carry: CO=$auto$alumacc.cc:485:replace_alu$16905.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16905.slice[2].carry: CO=$auto$alumacc.cc:485:replace_alu$16905.C [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16905.slice[30].carry: CO=$auto$alumacc.cc:485:replace_alu$16905.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16905.slice[31].carry: CO=$auto$alumacc.cc:485:replace_alu$16905.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16905.slice[32].carry: CO=$auto$alumacc.cc:485:replace_alu$16905.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16905.slice[7].carry: CO=$auto$alumacc.cc:485:replace_alu$16905.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16905.slice[8].carry: CO=$auto$alumacc.cc:485:replace_alu$16905.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16905.slice[9].carry: CO=$auto$alumacc.cc:485:replace_alu$16905.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16908.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[1].u_bulk_endp.u_out_fifo.out_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16908.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$16908.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16911.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[2].u_bulk_endp.u_in_fifo.in_first_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16917.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[2].u_bulk_endp.u_in_fifo.in_last_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16920.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16920.slice[10].carry: CO=$auto$alumacc.cc:485:replace_alu$16920.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16920.slice[11].carry: CO=$auto$alumacc.cc:485:replace_alu$16920.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16920.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$16920.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16920.slice[13].carry: CO=$auto$alumacc.cc:485:replace_alu$16920.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16920.slice[14].carry: CO=$auto$alumacc.cc:485:replace_alu$16920.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16920.slice[15].carry: CO=$auto$alumacc.cc:485:replace_alu$16920.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16920.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$16920.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16920.slice[17].carry: CO=$auto$alumacc.cc:485:replace_alu$16920.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16920.slice[18].carry: CO=$auto$alumacc.cc:485:replace_alu$16920.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16920.slice[19].carry: CO=$auto$alumacc.cc:485:replace_alu$16920.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16920.slice[1].carry: CO=$auto$alumacc.cc:485:replace_alu$16920.C [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16920.slice[20].carry: CO=$auto$alumacc.cc:485:replace_alu$16920.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16920.slice[21].carry: CO=$auto$alumacc.cc:485:replace_alu$16920.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16920.slice[22].carry: CO=$auto$alumacc.cc:485:replace_alu$16920.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16920.slice[23].carry: CO=$auto$alumacc.cc:485:replace_alu$16920.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16920.slice[24].carry: CO=$auto$alumacc.cc:485:replace_alu$16920.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16920.slice[25].carry: CO=$auto$alumacc.cc:485:replace_alu$16920.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16920.slice[26].carry: CO=$auto$alumacc.cc:485:replace_alu$16920.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16920.slice[27].carry: CO=$auto$alumacc.cc:485:replace_alu$16920.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16920.slice[28].carry: CO=$auto$alumacc.cc:485:replace_alu$16920.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16920.slice[29].carry: CO=$auto$alumacc.cc:485:replace_alu$16920.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16920.slice[2].carry: CO=$auto$alumacc.cc:485:replace_alu$16920.C [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16920.slice[30].carry: CO=$auto$alumacc.cc:485:replace_alu$16920.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16920.slice[31].carry: CO=$auto$alumacc.cc:485:replace_alu$16920.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16920.slice[32].carry: CO=$auto$alumacc.cc:485:replace_alu$16920.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16920.slice[7].carry: CO=$auto$alumacc.cc:485:replace_alu$16920.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16920.slice[8].carry: CO=$auto$alumacc.cc:485:replace_alu$16920.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16920.slice[9].carry: CO=$auto$alumacc.cc:485:replace_alu$16920.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16923.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[2].u_bulk_endp.u_in_fifo.in_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16923.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$16923.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16926.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[2].u_bulk_endp.u_out_fifo.out_last_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16932.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[2].u_bulk_endp.u_out_fifo.out_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16935.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16935.slice[10].carry: CO=$auto$alumacc.cc:485:replace_alu$16935.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16935.slice[11].carry: CO=$auto$alumacc.cc:485:replace_alu$16935.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16935.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$16935.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16935.slice[13].carry: CO=$auto$alumacc.cc:485:replace_alu$16935.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16935.slice[14].carry: CO=$auto$alumacc.cc:485:replace_alu$16935.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16935.slice[15].carry: CO=$auto$alumacc.cc:485:replace_alu$16935.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16935.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$16935.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16935.slice[17].carry: CO=$auto$alumacc.cc:485:replace_alu$16935.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16935.slice[18].carry: CO=$auto$alumacc.cc:485:replace_alu$16935.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16935.slice[19].carry: CO=$auto$alumacc.cc:485:replace_alu$16935.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16935.slice[1].carry: CO=$auto$alumacc.cc:485:replace_alu$16935.C [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16935.slice[20].carry: CO=$auto$alumacc.cc:485:replace_alu$16935.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16935.slice[21].carry: CO=$auto$alumacc.cc:485:replace_alu$16935.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16935.slice[22].carry: CO=$auto$alumacc.cc:485:replace_alu$16935.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16935.slice[23].carry: CO=$auto$alumacc.cc:485:replace_alu$16935.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16935.slice[24].carry: CO=$auto$alumacc.cc:485:replace_alu$16935.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16935.slice[25].carry: CO=$auto$alumacc.cc:485:replace_alu$16935.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16935.slice[26].carry: CO=$auto$alumacc.cc:485:replace_alu$16935.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16935.slice[27].carry: CO=$auto$alumacc.cc:485:replace_alu$16935.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16935.slice[28].carry: CO=$auto$alumacc.cc:485:replace_alu$16935.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16935.slice[29].carry: CO=$auto$alumacc.cc:485:replace_alu$16935.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16935.slice[2].carry: CO=$auto$alumacc.cc:485:replace_alu$16935.C [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16935.slice[30].carry: CO=$auto$alumacc.cc:485:replace_alu$16935.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16935.slice[31].carry: CO=$auto$alumacc.cc:485:replace_alu$16935.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16935.slice[32].carry: CO=$auto$alumacc.cc:485:replace_alu$16935.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16935.slice[7].carry: CO=$auto$alumacc.cc:485:replace_alu$16935.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16935.slice[8].carry: CO=$auto$alumacc.cc:485:replace_alu$16935.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16935.slice[9].carry: CO=$auto$alumacc.cc:485:replace_alu$16935.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16938.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[2].u_bulk_endp.u_out_fifo.out_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16938.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$16938.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16941.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[3].u_bulk_endp.u_in_fifo.in_first_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16947.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[3].u_bulk_endp.u_in_fifo.in_last_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16950.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16950.slice[10].carry: CO=$auto$alumacc.cc:485:replace_alu$16950.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16950.slice[11].carry: CO=$auto$alumacc.cc:485:replace_alu$16950.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16950.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$16950.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16950.slice[13].carry: CO=$auto$alumacc.cc:485:replace_alu$16950.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16950.slice[14].carry: CO=$auto$alumacc.cc:485:replace_alu$16950.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16950.slice[15].carry: CO=$auto$alumacc.cc:485:replace_alu$16950.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16950.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$16950.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16950.slice[17].carry: CO=$auto$alumacc.cc:485:replace_alu$16950.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16950.slice[18].carry: CO=$auto$alumacc.cc:485:replace_alu$16950.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16950.slice[19].carry: CO=$auto$alumacc.cc:485:replace_alu$16950.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16950.slice[1].carry: CO=$auto$alumacc.cc:485:replace_alu$16950.C [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16950.slice[20].carry: CO=$auto$alumacc.cc:485:replace_alu$16950.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16950.slice[21].carry: CO=$auto$alumacc.cc:485:replace_alu$16950.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16950.slice[22].carry: CO=$auto$alumacc.cc:485:replace_alu$16950.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16950.slice[23].carry: CO=$auto$alumacc.cc:485:replace_alu$16950.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16950.slice[24].carry: CO=$auto$alumacc.cc:485:replace_alu$16950.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16950.slice[25].carry: CO=$auto$alumacc.cc:485:replace_alu$16950.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16950.slice[26].carry: CO=$auto$alumacc.cc:485:replace_alu$16950.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16950.slice[27].carry: CO=$auto$alumacc.cc:485:replace_alu$16950.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16950.slice[28].carry: CO=$auto$alumacc.cc:485:replace_alu$16950.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16950.slice[29].carry: CO=$auto$alumacc.cc:485:replace_alu$16950.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16950.slice[2].carry: CO=$auto$alumacc.cc:485:replace_alu$16950.C [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16950.slice[30].carry: CO=$auto$alumacc.cc:485:replace_alu$16950.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16950.slice[31].carry: CO=$auto$alumacc.cc:485:replace_alu$16950.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16950.slice[32].carry: CO=$auto$alumacc.cc:485:replace_alu$16950.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16950.slice[7].carry: CO=$auto$alumacc.cc:485:replace_alu$16950.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16950.slice[8].carry: CO=$auto$alumacc.cc:485:replace_alu$16950.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16950.slice[9].carry: CO=$auto$alumacc.cc:485:replace_alu$16950.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16953.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[3].u_bulk_endp.u_in_fifo.in_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16953.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$16953.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16956.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[3].u_bulk_endp.u_out_fifo.out_last_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16962.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[3].u_bulk_endp.u_out_fifo.out_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16965.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16965.slice[10].carry: CO=$auto$alumacc.cc:485:replace_alu$16965.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16965.slice[11].carry: CO=$auto$alumacc.cc:485:replace_alu$16965.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16965.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$16965.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16965.slice[13].carry: CO=$auto$alumacc.cc:485:replace_alu$16965.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16965.slice[14].carry: CO=$auto$alumacc.cc:485:replace_alu$16965.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16965.slice[15].carry: CO=$auto$alumacc.cc:485:replace_alu$16965.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16965.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$16965.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16965.slice[17].carry: CO=$auto$alumacc.cc:485:replace_alu$16965.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16965.slice[18].carry: CO=$auto$alumacc.cc:485:replace_alu$16965.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16965.slice[19].carry: CO=$auto$alumacc.cc:485:replace_alu$16965.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16965.slice[1].carry: CO=$auto$alumacc.cc:485:replace_alu$16965.C [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16965.slice[20].carry: CO=$auto$alumacc.cc:485:replace_alu$16965.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16965.slice[21].carry: CO=$auto$alumacc.cc:485:replace_alu$16965.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16965.slice[22].carry: CO=$auto$alumacc.cc:485:replace_alu$16965.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16965.slice[23].carry: CO=$auto$alumacc.cc:485:replace_alu$16965.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16965.slice[24].carry: CO=$auto$alumacc.cc:485:replace_alu$16965.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16965.slice[25].carry: CO=$auto$alumacc.cc:485:replace_alu$16965.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16965.slice[26].carry: CO=$auto$alumacc.cc:485:replace_alu$16965.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16965.slice[27].carry: CO=$auto$alumacc.cc:485:replace_alu$16965.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16965.slice[28].carry: CO=$auto$alumacc.cc:485:replace_alu$16965.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16965.slice[29].carry: CO=$auto$alumacc.cc:485:replace_alu$16965.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16965.slice[2].carry: CO=$auto$alumacc.cc:485:replace_alu$16965.C [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16965.slice[30].carry: CO=$auto$alumacc.cc:485:replace_alu$16965.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16965.slice[31].carry: CO=$auto$alumacc.cc:485:replace_alu$16965.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16965.slice[32].carry: CO=$auto$alumacc.cc:485:replace_alu$16965.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16965.slice[7].carry: CO=$auto$alumacc.cc:485:replace_alu$16965.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16965.slice[8].carry: CO=$auto$alumacc.cc:485:replace_alu$16965.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16965.slice[9].carry: CO=$auto$alumacc.cc:485:replace_alu$16965.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16968.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[3].u_bulk_endp.u_out_fifo.out_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16968.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$16968.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16971.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[4].u_bulk_endp.u_in_fifo.in_first_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16977.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[4].u_bulk_endp.u_in_fifo.in_last_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16980.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16980.slice[10].carry: CO=$auto$alumacc.cc:485:replace_alu$16980.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16980.slice[11].carry: CO=$auto$alumacc.cc:485:replace_alu$16980.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16980.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$16980.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16980.slice[13].carry: CO=$auto$alumacc.cc:485:replace_alu$16980.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16980.slice[14].carry: CO=$auto$alumacc.cc:485:replace_alu$16980.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16980.slice[15].carry: CO=$auto$alumacc.cc:485:replace_alu$16980.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16980.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$16980.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16980.slice[17].carry: CO=$auto$alumacc.cc:485:replace_alu$16980.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16980.slice[18].carry: CO=$auto$alumacc.cc:485:replace_alu$16980.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16980.slice[19].carry: CO=$auto$alumacc.cc:485:replace_alu$16980.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16980.slice[1].carry: CO=$auto$alumacc.cc:485:replace_alu$16980.C [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16980.slice[20].carry: CO=$auto$alumacc.cc:485:replace_alu$16980.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16980.slice[21].carry: CO=$auto$alumacc.cc:485:replace_alu$16980.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16980.slice[22].carry: CO=$auto$alumacc.cc:485:replace_alu$16980.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16980.slice[23].carry: CO=$auto$alumacc.cc:485:replace_alu$16980.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16980.slice[24].carry: CO=$auto$alumacc.cc:485:replace_alu$16980.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16980.slice[25].carry: CO=$auto$alumacc.cc:485:replace_alu$16980.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16980.slice[26].carry: CO=$auto$alumacc.cc:485:replace_alu$16980.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16980.slice[27].carry: CO=$auto$alumacc.cc:485:replace_alu$16980.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16980.slice[28].carry: CO=$auto$alumacc.cc:485:replace_alu$16980.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16980.slice[29].carry: CO=$auto$alumacc.cc:485:replace_alu$16980.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16980.slice[2].carry: CO=$auto$alumacc.cc:485:replace_alu$16980.C [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16980.slice[30].carry: CO=$auto$alumacc.cc:485:replace_alu$16980.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16980.slice[31].carry: CO=$auto$alumacc.cc:485:replace_alu$16980.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16980.slice[32].carry: CO=$auto$alumacc.cc:485:replace_alu$16980.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16980.slice[7].carry: CO=$auto$alumacc.cc:485:replace_alu$16980.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16980.slice[8].carry: CO=$auto$alumacc.cc:485:replace_alu$16980.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16980.slice[9].carry: CO=$auto$alumacc.cc:485:replace_alu$16980.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16983.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[4].u_bulk_endp.u_in_fifo.in_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16983.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$16983.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16986.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[4].u_bulk_endp.u_out_fifo.out_last_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16992.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[4].u_bulk_endp.u_out_fifo.out_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16995.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16995.slice[10].carry: CO=$auto$alumacc.cc:485:replace_alu$16995.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16995.slice[11].carry: CO=$auto$alumacc.cc:485:replace_alu$16995.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16995.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$16995.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16995.slice[13].carry: CO=$auto$alumacc.cc:485:replace_alu$16995.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16995.slice[14].carry: CO=$auto$alumacc.cc:485:replace_alu$16995.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16995.slice[15].carry: CO=$auto$alumacc.cc:485:replace_alu$16995.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16995.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$16995.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16995.slice[17].carry: CO=$auto$alumacc.cc:485:replace_alu$16995.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16995.slice[18].carry: CO=$auto$alumacc.cc:485:replace_alu$16995.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16995.slice[19].carry: CO=$auto$alumacc.cc:485:replace_alu$16995.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16995.slice[1].carry: CO=$auto$alumacc.cc:485:replace_alu$16995.C [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16995.slice[20].carry: CO=$auto$alumacc.cc:485:replace_alu$16995.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16995.slice[21].carry: CO=$auto$alumacc.cc:485:replace_alu$16995.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16995.slice[22].carry: CO=$auto$alumacc.cc:485:replace_alu$16995.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16995.slice[23].carry: CO=$auto$alumacc.cc:485:replace_alu$16995.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16995.slice[24].carry: CO=$auto$alumacc.cc:485:replace_alu$16995.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16995.slice[25].carry: CO=$auto$alumacc.cc:485:replace_alu$16995.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16995.slice[26].carry: CO=$auto$alumacc.cc:485:replace_alu$16995.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16995.slice[27].carry: CO=$auto$alumacc.cc:485:replace_alu$16995.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16995.slice[28].carry: CO=$auto$alumacc.cc:485:replace_alu$16995.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16995.slice[29].carry: CO=$auto$alumacc.cc:485:replace_alu$16995.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16995.slice[2].carry: CO=$auto$alumacc.cc:485:replace_alu$16995.C [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16995.slice[30].carry: CO=$auto$alumacc.cc:485:replace_alu$16995.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16995.slice[31].carry: CO=$auto$alumacc.cc:485:replace_alu$16995.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16995.slice[32].carry: CO=$auto$alumacc.cc:485:replace_alu$16995.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16995.slice[7].carry: CO=$auto$alumacc.cc:485:replace_alu$16995.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16995.slice[8].carry: CO=$auto$alumacc.cc:485:replace_alu$16995.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16995.slice[9].carry: CO=$auto$alumacc.cc:485:replace_alu$16995.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16998.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[4].u_bulk_endp.u_out_fifo.out_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16998.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$16998.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17001.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[5].u_bulk_endp.u_in_fifo.in_first_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17007.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[5].u_bulk_endp.u_in_fifo.in_last_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17010.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17010.slice[10].carry: CO=$auto$alumacc.cc:485:replace_alu$17010.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17010.slice[11].carry: CO=$auto$alumacc.cc:485:replace_alu$17010.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17010.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$17010.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17010.slice[13].carry: CO=$auto$alumacc.cc:485:replace_alu$17010.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17010.slice[14].carry: CO=$auto$alumacc.cc:485:replace_alu$17010.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17010.slice[15].carry: CO=$auto$alumacc.cc:485:replace_alu$17010.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17010.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$17010.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17010.slice[17].carry: CO=$auto$alumacc.cc:485:replace_alu$17010.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17010.slice[18].carry: CO=$auto$alumacc.cc:485:replace_alu$17010.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17010.slice[19].carry: CO=$auto$alumacc.cc:485:replace_alu$17010.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17010.slice[1].carry: CO=$auto$alumacc.cc:485:replace_alu$17010.C [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17010.slice[20].carry: CO=$auto$alumacc.cc:485:replace_alu$17010.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17010.slice[21].carry: CO=$auto$alumacc.cc:485:replace_alu$17010.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17010.slice[22].carry: CO=$auto$alumacc.cc:485:replace_alu$17010.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17010.slice[23].carry: CO=$auto$alumacc.cc:485:replace_alu$17010.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17010.slice[24].carry: CO=$auto$alumacc.cc:485:replace_alu$17010.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17010.slice[25].carry: CO=$auto$alumacc.cc:485:replace_alu$17010.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17010.slice[26].carry: CO=$auto$alumacc.cc:485:replace_alu$17010.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17010.slice[27].carry: CO=$auto$alumacc.cc:485:replace_alu$17010.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17010.slice[28].carry: CO=$auto$alumacc.cc:485:replace_alu$17010.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17010.slice[29].carry: CO=$auto$alumacc.cc:485:replace_alu$17010.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17010.slice[2].carry: CO=$auto$alumacc.cc:485:replace_alu$17010.C [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17010.slice[30].carry: CO=$auto$alumacc.cc:485:replace_alu$17010.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17010.slice[31].carry: CO=$auto$alumacc.cc:485:replace_alu$17010.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17010.slice[32].carry: CO=$auto$alumacc.cc:485:replace_alu$17010.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17010.slice[7].carry: CO=$auto$alumacc.cc:485:replace_alu$17010.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17010.slice[8].carry: CO=$auto$alumacc.cc:485:replace_alu$17010.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17010.slice[9].carry: CO=$auto$alumacc.cc:485:replace_alu$17010.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17013.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[5].u_bulk_endp.u_in_fifo.in_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17013.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$17013.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17016.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[5].u_bulk_endp.u_out_fifo.out_last_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17022.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[5].u_bulk_endp.u_out_fifo.out_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17025.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17025.slice[10].carry: CO=$auto$alumacc.cc:485:replace_alu$17025.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17025.slice[11].carry: CO=$auto$alumacc.cc:485:replace_alu$17025.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17025.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$17025.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17025.slice[13].carry: CO=$auto$alumacc.cc:485:replace_alu$17025.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17025.slice[14].carry: CO=$auto$alumacc.cc:485:replace_alu$17025.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17025.slice[15].carry: CO=$auto$alumacc.cc:485:replace_alu$17025.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17025.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$17025.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17025.slice[17].carry: CO=$auto$alumacc.cc:485:replace_alu$17025.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17025.slice[18].carry: CO=$auto$alumacc.cc:485:replace_alu$17025.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17025.slice[19].carry: CO=$auto$alumacc.cc:485:replace_alu$17025.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17025.slice[1].carry: CO=$auto$alumacc.cc:485:replace_alu$17025.C [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17025.slice[20].carry: CO=$auto$alumacc.cc:485:replace_alu$17025.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17025.slice[21].carry: CO=$auto$alumacc.cc:485:replace_alu$17025.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17025.slice[22].carry: CO=$auto$alumacc.cc:485:replace_alu$17025.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17025.slice[23].carry: CO=$auto$alumacc.cc:485:replace_alu$17025.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17025.slice[24].carry: CO=$auto$alumacc.cc:485:replace_alu$17025.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17025.slice[25].carry: CO=$auto$alumacc.cc:485:replace_alu$17025.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17025.slice[26].carry: CO=$auto$alumacc.cc:485:replace_alu$17025.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17025.slice[27].carry: CO=$auto$alumacc.cc:485:replace_alu$17025.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17025.slice[28].carry: CO=$auto$alumacc.cc:485:replace_alu$17025.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17025.slice[29].carry: CO=$auto$alumacc.cc:485:replace_alu$17025.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17025.slice[2].carry: CO=$auto$alumacc.cc:485:replace_alu$17025.C [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17025.slice[30].carry: CO=$auto$alumacc.cc:485:replace_alu$17025.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17025.slice[31].carry: CO=$auto$alumacc.cc:485:replace_alu$17025.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17025.slice[32].carry: CO=$auto$alumacc.cc:485:replace_alu$17025.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17025.slice[7].carry: CO=$auto$alumacc.cc:485:replace_alu$17025.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17025.slice[8].carry: CO=$auto$alumacc.cc:485:replace_alu$17025.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17025.slice[9].carry: CO=$auto$alumacc.cc:485:replace_alu$17025.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17028.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[5].u_bulk_endp.u_out_fifo.out_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17028.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$17028.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17031.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[6].u_bulk_endp.u_in_fifo.in_first_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17037.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[6].u_bulk_endp.u_in_fifo.in_last_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17040.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17040.slice[10].carry: CO=$auto$alumacc.cc:485:replace_alu$17040.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17040.slice[11].carry: CO=$auto$alumacc.cc:485:replace_alu$17040.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17040.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$17040.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17040.slice[13].carry: CO=$auto$alumacc.cc:485:replace_alu$17040.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17040.slice[14].carry: CO=$auto$alumacc.cc:485:replace_alu$17040.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17040.slice[15].carry: CO=$auto$alumacc.cc:485:replace_alu$17040.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17040.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$17040.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17040.slice[17].carry: CO=$auto$alumacc.cc:485:replace_alu$17040.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17040.slice[18].carry: CO=$auto$alumacc.cc:485:replace_alu$17040.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17040.slice[19].carry: CO=$auto$alumacc.cc:485:replace_alu$17040.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17040.slice[1].carry: CO=$auto$alumacc.cc:485:replace_alu$17040.C [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17040.slice[20].carry: CO=$auto$alumacc.cc:485:replace_alu$17040.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17040.slice[21].carry: CO=$auto$alumacc.cc:485:replace_alu$17040.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17040.slice[22].carry: CO=$auto$alumacc.cc:485:replace_alu$17040.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17040.slice[23].carry: CO=$auto$alumacc.cc:485:replace_alu$17040.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17040.slice[24].carry: CO=$auto$alumacc.cc:485:replace_alu$17040.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17040.slice[25].carry: CO=$auto$alumacc.cc:485:replace_alu$17040.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17040.slice[26].carry: CO=$auto$alumacc.cc:485:replace_alu$17040.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17040.slice[27].carry: CO=$auto$alumacc.cc:485:replace_alu$17040.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17040.slice[28].carry: CO=$auto$alumacc.cc:485:replace_alu$17040.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17040.slice[29].carry: CO=$auto$alumacc.cc:485:replace_alu$17040.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17040.slice[2].carry: CO=$auto$alumacc.cc:485:replace_alu$17040.C [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17040.slice[30].carry: CO=$auto$alumacc.cc:485:replace_alu$17040.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17040.slice[31].carry: CO=$auto$alumacc.cc:485:replace_alu$17040.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17040.slice[32].carry: CO=$auto$alumacc.cc:485:replace_alu$17040.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17040.slice[7].carry: CO=$auto$alumacc.cc:485:replace_alu$17040.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17040.slice[8].carry: CO=$auto$alumacc.cc:485:replace_alu$17040.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17040.slice[9].carry: CO=$auto$alumacc.cc:485:replace_alu$17040.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17043.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[6].u_bulk_endp.u_in_fifo.in_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17043.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$17043.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17046.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[6].u_bulk_endp.u_out_fifo.out_last_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17052.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[6].u_bulk_endp.u_out_fifo.out_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17055.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17055.slice[10].carry: CO=$auto$alumacc.cc:485:replace_alu$17055.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17055.slice[11].carry: CO=$auto$alumacc.cc:485:replace_alu$17055.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17055.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$17055.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17055.slice[13].carry: CO=$auto$alumacc.cc:485:replace_alu$17055.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17055.slice[14].carry: CO=$auto$alumacc.cc:485:replace_alu$17055.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17055.slice[15].carry: CO=$auto$alumacc.cc:485:replace_alu$17055.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17055.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$17055.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17055.slice[17].carry: CO=$auto$alumacc.cc:485:replace_alu$17055.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17055.slice[18].carry: CO=$auto$alumacc.cc:485:replace_alu$17055.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17055.slice[19].carry: CO=$auto$alumacc.cc:485:replace_alu$17055.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17055.slice[1].carry: CO=$auto$alumacc.cc:485:replace_alu$17055.C [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17055.slice[20].carry: CO=$auto$alumacc.cc:485:replace_alu$17055.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17055.slice[21].carry: CO=$auto$alumacc.cc:485:replace_alu$17055.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17055.slice[22].carry: CO=$auto$alumacc.cc:485:replace_alu$17055.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17055.slice[23].carry: CO=$auto$alumacc.cc:485:replace_alu$17055.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17055.slice[24].carry: CO=$auto$alumacc.cc:485:replace_alu$17055.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17055.slice[25].carry: CO=$auto$alumacc.cc:485:replace_alu$17055.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17055.slice[26].carry: CO=$auto$alumacc.cc:485:replace_alu$17055.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17055.slice[27].carry: CO=$auto$alumacc.cc:485:replace_alu$17055.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17055.slice[28].carry: CO=$auto$alumacc.cc:485:replace_alu$17055.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17055.slice[29].carry: CO=$auto$alumacc.cc:485:replace_alu$17055.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17055.slice[2].carry: CO=$auto$alumacc.cc:485:replace_alu$17055.C [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17055.slice[30].carry: CO=$auto$alumacc.cc:485:replace_alu$17055.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17055.slice[31].carry: CO=$auto$alumacc.cc:485:replace_alu$17055.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17055.slice[32].carry: CO=$auto$alumacc.cc:485:replace_alu$17055.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17055.slice[7].carry: CO=$auto$alumacc.cc:485:replace_alu$17055.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17055.slice[8].carry: CO=$auto$alumacc.cc:485:replace_alu$17055.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17055.slice[9].carry: CO=$auto$alumacc.cc:485:replace_alu$17055.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17058.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[6].u_bulk_endp.u_out_fifo.out_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17058.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$17058.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17061.slice[0].carry: CO=\u_usb_cdc.u_ctrl_endp.byte_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17064.slice[0].carry: CO=\u_usb_cdc.u_ctrl_endp.byte_cnt_q [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17064.slice[8].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17067.slice[0].carry: CO=\u_usb_cdc.u_ctrl_endp.byte_cnt_q [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17067.slice[7].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17070.slice[0].carry: CO=\u_usb_cdc.u_ctrl_endp.byte_cnt_q [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17070.slice[8].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17073.slice[0].carry: CO=\u_usb_cdc.u_ctrl_endp.byte_cnt_q [3]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17073.slice[6].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17076.slice[0].carry: CO=\u_usb_cdc.u_ctrl_endp.byte_cnt_q [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17076.slice[8].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17079.slice[0].carry: CO=\u_usb_cdc.u_ctrl_endp.byte_cnt_q [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17079.slice[7].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17082.slice[0].carry: CO=\u_usb_cdc.u_sie.delay_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17085.slice[0].carry: CO=\u_usb_cdc.u_sie.in_byte_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17088.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$17088.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17088.slice[10].carry: CO=$auto$alumacc.cc:485:replace_alu$17088.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17088.slice[11].carry: CO=$auto$alumacc.cc:485:replace_alu$17088.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17088.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$17088.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17088.slice[13].carry: CO=$auto$alumacc.cc:485:replace_alu$17088.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17088.slice[14].carry: CO=$auto$alumacc.cc:485:replace_alu$17088.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17088.slice[15].carry: CO=$auto$alumacc.cc:485:replace_alu$17088.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17088.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$17088.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17088.slice[17].carry: CO=$auto$alumacc.cc:485:replace_alu$17088.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17088.slice[18].carry: CO=$auto$alumacc.cc:485:replace_alu$17088.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17088.slice[19].carry: CO=$auto$alumacc.cc:485:replace_alu$17088.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17088.slice[20].carry: CO=$auto$alumacc.cc:485:replace_alu$17088.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17088.slice[21].carry: CO=$auto$alumacc.cc:485:replace_alu$17088.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17088.slice[22].carry: CO=$auto$alumacc.cc:485:replace_alu$17088.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17088.slice[23].carry: CO=$auto$alumacc.cc:485:replace_alu$17088.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17088.slice[24].carry: CO=$auto$alumacc.cc:485:replace_alu$17088.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17088.slice[25].carry: CO=$auto$alumacc.cc:485:replace_alu$17088.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17088.slice[26].carry: CO=$auto$alumacc.cc:485:replace_alu$17088.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17088.slice[27].carry: CO=$auto$alumacc.cc:485:replace_alu$17088.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17088.slice[28].carry: CO=$auto$alumacc.cc:485:replace_alu$17088.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17088.slice[29].carry: CO=$auto$alumacc.cc:485:replace_alu$17088.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17088.slice[30].carry: CO=$auto$alumacc.cc:485:replace_alu$17088.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17088.slice[31].carry: CO=$auto$alumacc.cc:485:replace_alu$17088.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17088.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$17088.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17088.slice[5].carry: CO=$auto$alumacc.cc:485:replace_alu$17088.C [5]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17088.slice[6].carry: CO=$auto$alumacc.cc:485:replace_alu$17088.C [6]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17088.slice[7].carry: CO=$auto$alumacc.cc:485:replace_alu$17088.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17088.slice[8].carry: CO=$auto$alumacc.cc:485:replace_alu$17088.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17088.slice[9].carry: CO=$auto$alumacc.cc:485:replace_alu$17088.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17094.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_rx.cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17097.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17100.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17106.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_tx.bit_cnt_q [0]

11.33.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback_7ch.
<suppressed ~821 debug messages>

11.33.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback_7ch'.
<suppressed ~3219 debug messages>
Removed a total of 1073 cells.

11.33.4. Executing OPT_DFF pass (perform DFF optimizations).

11.33.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback_7ch..
Removed 8 unused cells and 434 unused wires.
<suppressed ~9 debug messages>

11.33.6. Rerunning OPT passes. (Removed registers in this run.)

11.33.7. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16860.slice[3].carry: CO=$auto$alumacc.cc:485:replace_alu$16857.X [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16875.slice[3].carry: CO=$auto$alumacc.cc:485:replace_alu$16866.X [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16890.slice[3].carry: CO=$auto$alumacc.cc:485:replace_alu$16887.X [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16905.slice[3].carry: CO=$auto$alumacc.cc:485:replace_alu$16896.X [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16920.slice[3].carry: CO=$auto$alumacc.cc:485:replace_alu$16917.X [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16935.slice[3].carry: CO=$auto$alumacc.cc:485:replace_alu$16926.X [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16950.slice[3].carry: CO=$auto$alumacc.cc:485:replace_alu$16947.X [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16965.slice[3].carry: CO=$auto$alumacc.cc:485:replace_alu$16956.X [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16980.slice[3].carry: CO=$auto$alumacc.cc:485:replace_alu$16977.X [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16995.slice[3].carry: CO=$auto$alumacc.cc:485:replace_alu$16986.X [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17010.slice[3].carry: CO=$auto$alumacc.cc:485:replace_alu$17007.X [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17025.slice[3].carry: CO=$auto$alumacc.cc:485:replace_alu$17016.X [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17040.slice[3].carry: CO=$auto$alumacc.cc:485:replace_alu$17037.X [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$17055.slice[3].carry: CO=$auto$alumacc.cc:485:replace_alu$17046.X [0]

11.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback_7ch.
<suppressed ~507 debug messages>

11.33.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback_7ch'.
Removed a total of 0 cells.

11.33.10. Executing OPT_DFF pass (perform DFF optimizations).

11.33.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback_7ch..
Removed 0 unused cells and 394 unused wires.
<suppressed ~1 debug messages>

11.33.12. Rerunning OPT passes. (Removed registers in this run.)

11.33.13. Running ICE40 specific optimizations.

11.33.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback_7ch.

11.33.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback_7ch'.
Removed a total of 0 cells.

11.33.16. Executing OPT_DFF pass (perform DFF optimizations).

11.33.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback_7ch..

11.33.18. Finished OPT passes. (There is nothing left to do.)

11.34. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

11.35. Executing TECHMAP pass (map to technology primitives).

11.35.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

11.35.2. Continuing TECHMAP pass.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFFE_PP1P_ for cells of type $_DFFE_PP1P_.
Using template \$_DFF_PP1_ for cells of type $_DFF_PP1_.
No more expansions possible.
<suppressed ~1710 debug messages>

11.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback_7ch.

11.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16848.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16851.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16857.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16860.slice[25].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16860.slice[3].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16863.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16863.slice[4].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16866.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16872.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16875.slice[30].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16875.slice[3].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16878.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16878.slice[4].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16881.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16887.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16890.slice[24].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16890.slice[3].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16893.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16893.slice[4].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16896.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16902.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16905.slice[3].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16905.slice[7].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16908.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16908.slice[4].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16911.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16917.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16920.slice[29].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16920.slice[2].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16920.slice[3].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16923.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16923.slice[4].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16926.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16932.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16935.slice[22].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16935.slice[3].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16938.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16938.slice[4].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16941.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16947.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16950.slice[14].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16950.slice[3].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16953.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16953.slice[4].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16956.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16962.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16965.slice[14].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16965.slice[3].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16968.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16968.slice[4].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16971.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16977.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16980.slice[21].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16980.slice[3].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16983.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16983.slice[4].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16986.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16992.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16995.slice[3].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16995.slice[7].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16998.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16998.slice[4].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$17001.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$17007.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$17010.slice[14].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$17010.slice[3].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$17013.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$17013.slice[4].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$17016.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$17022.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$17025.slice[11].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$17025.slice[3].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$17028.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$17028.slice[4].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$17031.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$17037.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$17040.slice[10].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$17040.slice[3].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$17043.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$17043.slice[4].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$17046.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$17052.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$17055.slice[3].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$17055.slice[7].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$17058.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$17058.slice[4].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$17061.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$17064.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$17067.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$17073.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$17082.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$17085.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$17088.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$17088.slice[10].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$17094.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$17097.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$17100.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$17106.slice[0].carry ($lut).

11.38. Executing ICE40_OPT pass (performing simple optimizations).

11.38.1. Running ICE40 specific optimizations.

11.38.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback_7ch.
<suppressed ~8942 debug messages>

11.38.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback_7ch'.
<suppressed ~16746 debug messages>
Removed a total of 5582 cells.

11.38.4. Executing OPT_DFF pass (perform DFF optimizations).

11.38.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback_7ch..
Removed 0 unused cells and 12205 unused wires.
<suppressed ~1 debug messages>

11.38.6. Rerunning OPT passes. (Removed registers in this run.)

11.38.7. Running ICE40 specific optimizations.

11.38.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback_7ch.
<suppressed ~560 debug messages>

11.38.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback_7ch'.
<suppressed ~1554 debug messages>
Removed a total of 518 cells.

11.38.10. Executing OPT_DFF pass (perform DFF optimizations).

11.38.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback_7ch..

11.38.12. Rerunning OPT passes. (Removed registers in this run.)

11.38.13. Running ICE40 specific optimizations.

11.38.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback_7ch.

11.38.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback_7ch'.
Removed a total of 0 cells.

11.38.16. Executing OPT_DFF pass (perform DFF optimizations).

11.38.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback_7ch..

11.38.18. Finished OPT passes. (There is nothing left to do.)

11.39. Executing TECHMAP pass (map to technology primitives).

11.39.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

11.39.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

11.40. Executing ABC pass (technology mapping using ABC).

11.40.1. Extracting gate netlist of module `\loopback_7ch' to `<abc-temp-dir>/input.blif'..
Extracted 13419 gates and 15273 wires to a netlist network with 1852 inputs and 1703 outputs.

11.40.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress <abc-temp-dir>/input.blif 
ABC: Total number of equiv classes                =    2535.
ABC: Participating nodes from both networks       =    5334.
ABC: Participating nodes from the first network   =    2542. (  64.32 % of nodes)
ABC: Participating nodes from the second network  =    2792. (  70.65 % of nodes)
ABC: Node pairs (any polarity)                    =    2538. (  64.22 % of names can be moved)
ABC: Node pairs (same polarity)                   =    2166. (  54.81 % of names can be moved)
ABC: Total runtime =     0.16 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

11.40.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     3951
ABC RESULTS:        internal signals:    11718
ABC RESULTS:           input signals:     1852
ABC RESULTS:          output signals:     1703
Removing temp directory.

11.41. Executing ICE40_WRAPCARRY pass (wrap carries).

11.42. Executing TECHMAP pass (map to technology primitives).

11.42.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

11.42.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 80 unused cells and 5370 unused wires.

11.43. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     4185
  1-LUT              104
  2-LUT              559
  3-LUT              955
  4-LUT             2567
  with \SB_CARRY    (#0)  196
  with \SB_CARRY    (#1)  166

Eliminating LUTs.
Number of LUTs:     4185
  1-LUT              104
  2-LUT              559
  3-LUT              955
  4-LUT             2567
  with \SB_CARRY    (#0)  196
  with \SB_CARRY    (#1)  166

Combining LUTs.
Number of LUTs:     4111
  1-LUT              104
  2-LUT              467
  3-LUT              917
  4-LUT             2623
  with \SB_CARRY    (#0)  196
  with \SB_CARRY    (#1)  166

Eliminated 0 LUTs.
Combined 74 LUTs.
<suppressed ~24609 debug messages>

11.44. Executing TECHMAP pass (map to technology primitives).

11.44.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

11.44.2. Continuing TECHMAP pass.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$a59507d273cd827eb6c46c37820d50a1b717efdf\$lut for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$ba05b8a1a425003df083aea0e69541f5cbdc68f2\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod$fccccf8bb2add7667329c686feec7546eb9a3ae3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$4cf5305612d86489c1a6171729557670bf08582e\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$4282def8dbd6df3d1248ad282c629bee684502c2\$lut for cells of type $lut.
Using template $paramod$f551e3ea739035536482f324add53c20fa272a6b\$lut for cells of type $lut.
Using template $paramod$ecc6a65b93b0f202abee5fe231bbde1c0907d35a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$4b2297966ddb718657b80566604f97685ffc0120\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$38f9bf4dd2329347b8471f0a98443dd323386889\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$8c24dc0cdd336b7fb88bbf7eed45cec5cbae862b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod$c471af5667a682bd131a5b479e58e470d1b2b7cd\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$b297295e19b03521716155b85537bbe86d6a9ae6\$lut for cells of type $lut.
Using template $paramod$7a9d9396461df152f697894fa3b294ad1b285e08\$lut for cells of type $lut.
Using template $paramod$d6d3aaeac1b9aa2c4b652c48e0deb565040dda72\$lut for cells of type $lut.
Using template $paramod$933f4f3e373a784da64d137def3625bdd36d1695\$lut for cells of type $lut.
Using template $paramod$a8b2b0f3a3fd7b01c99e8d61bb72f602bd41af54\$lut for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod$12879138d1e376f344e47ea40be66b776233be75\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod$d7a99b6afb6a4e698d3b65c0fe53a4f20fa6e933\$lut for cells of type $lut.
Using template $paramod$59c595af41d4a5cce2d588c3a5f1342749ce7a77\$lut for cells of type $lut.
Using template $paramod$c11c416c6f0f04261a8c2eab35675e4e25d673ef\$lut for cells of type $lut.
Using template $paramod$cc08dba3aac8677e797984bdf18a09dd37547dd3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$b4410865e8124402796f9dfbf73ef8d279fdbd08\$lut for cells of type $lut.
Using template $paramod$1bf62ab10e48d71d6497bccacf5c70420c470fe9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101111 for cells of type $lut.
Using template $paramod$b93d1ea7a612a32c185108f67a153d44ffb9aac2\$lut for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod$a670b08a47dd8a34f954c50cd06e9996d77e8467\$lut for cells of type $lut.
Using template $paramod$7fcc2f13195f27c397064377984d87a90c06749d\$lut for cells of type $lut.
Using template $paramod$320288523797a1d87f1e3c2ac00e9b3935cbe964\$lut for cells of type $lut.
Using template $paramod$d34486bada959f0d6b8d15d5af58b193e5e2ca99\$lut for cells of type $lut.
Using template $paramod$19ec49f31a8d230a567aa44ce3ea81a03c101e2b\$lut for cells of type $lut.
Using template $paramod$d9a6894f8aee20b95b184d026d2b8f71e4d7a75a\$lut for cells of type $lut.
Using template $paramod$6ec7042ffa3cb4c365a36993b63335daa8835d7e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$e5e9da8fed769f971686eed8c5eea50e61f73aaa\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010110 for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10011110 for cells of type $lut.
Using template $paramod$a2d691ba21e093558f2a36669ee489fbccffbcd3\$lut for cells of type $lut.
Using template $paramod$94ac66a11090dca84889e55fcf03297912a5b7ec\$lut for cells of type $lut.
Using template $paramod$b4d0f4738a5ce50c7f36c2aa2ecc09cfb874f2b6\$lut for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod$df6262c9c3d87766fed70138e201402beadcf2e2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$7843e8c123bb8acf2cb35298776a29dcf1524827\$lut for cells of type $lut.
Using template $paramod$baa939b0bd5b3e0c8760492528669bd58f640542\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$bbd37ae85a2749133983f69b941f6ff50e2f8ff2\$lut for cells of type $lut.
Using template $paramod$9c6e6a10ea00e5b0682f6243b802d7839a398197\$lut for cells of type $lut.
Using template $paramod$bb3d8800f05a14af916c1cc27c67476c7c9509f0\$lut for cells of type $lut.
Using template $paramod$2c4c7dfdf674b9c90d6c2cae622d527a6d7d0c22\$lut for cells of type $lut.
Using template $paramod$314fe9458b07176c4d2c8c59533027c4c55155b5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$92e9c541957ca3dcb8e3d451c79c9171e00f9ede\$lut for cells of type $lut.
Using template $paramod$89add7395f09a7f1d31ba23a20843f5b8e155407\$lut for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011100 for cells of type $lut.
Using template $paramod$453111cff761ac57957f9972d987be765170f931\$lut for cells of type $lut.
Using template $paramod$5a621b016c894274d07edef48c49b401a15fd796\$lut for cells of type $lut.
Using template $paramod$d9b36ce2fdd8ce897e45d62a5761501fd1d217bc\$lut for cells of type $lut.
Using template $paramod$be14281e005b87d8eeccfe8078fde13501f62397\$lut for cells of type $lut.
Using template $paramod$8cd21b5b38ed9bd8da5d4ac696e361c43cb0b887\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$441de597d9318495d3225f370c9f7379b3b0fd0d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000101 for cells of type $lut.
Using template $paramod$52b0f43ae6cb52b5e726dd3244952f6f33bb5f19\$lut for cells of type $lut.
Using template $paramod$e5759512db67494ff77fbdfc66dff4006376568f\$lut for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod$de3d8c0ac9a85f776878d56395b6e0bf04ae72e7\$lut for cells of type $lut.
Using template $paramod$bdb7f9ed72fd4f5c7ad81c376f2d8a5c72a0098d\$lut for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod$b637cf4714c2e93484bb499728e176a6ab69c910\$lut for cells of type $lut.
Using template $paramod$f63fe32f78d5f3c5de711945c592c8c5ec2303ae\$lut for cells of type $lut.
Using template $paramod$6dd8f32de9794a5c27338e5e046a946eeb051c37\$lut for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod$04b674496422df8889c01c3744b94097628ccfbc\$lut for cells of type $lut.
Using template $paramod$22bd051deb0e0e00b1e9aaf97d3a41439812d16c\$lut for cells of type $lut.
Using template $paramod$bef71900fdaf43cf34da22139637bac4bf567147\$lut for cells of type $lut.
Using template $paramod$26d02c2422ca0d6d1aff8855f4f711515e024be9\$lut for cells of type $lut.
Using template $paramod$d53578aacfd93124244778d88be0e90eb09c1b1b\$lut for cells of type $lut.
Using template $paramod$d0fe7556ef6223c467da0bfe5c6e9cca5c3fc0e5\$lut for cells of type $lut.
Using template $paramod$64669a7e87c28e39425dffff48145545533b4971\$lut for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$c5b694ec89d7629b942ccf6a9be1d39e24f8edec\$lut for cells of type $lut.
Using template $paramod$09d7ef3b394b187307db8da9f61f05cfcb7a1299\$lut for cells of type $lut.
Using template $paramod$c600b4b1adc22857e1c1ba3b6aeb516fabe09da0\$lut for cells of type $lut.
Using template $paramod$332a399730bfc61adea04021a76b1c4e4030f37d\$lut for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$9f135fba3de3ba24cef5852dbc0be35267668f2e\$lut for cells of type $lut.
Using template $paramod$81d8a60fd95b1a9f9ef71c12a774ae6988cb9fd5\$lut for cells of type $lut.
Using template $paramod$33279d2ef5d7b36aab26c5159893d27481ad8089\$lut for cells of type $lut.
Using template $paramod$048d4aa2263b685fba6c6b0d38f6224df0dc3042\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod$77a6cc341daf15cfe0c6d194b256e01e4a971f96\$lut for cells of type $lut.
Using template $paramod$a63d84c9dd26caf4e75c7cc2f6f70f64a5b14aa1\$lut for cells of type $lut.
Using template $paramod$038e0c6bb407d70fb3d4b03becb2402bb36ab4a0\$lut for cells of type $lut.
Using template $paramod$465fc5437afc25b6f6f4d785f41cea9183b675af\$lut for cells of type $lut.
Using template $paramod$f4956079edad2b48f1020ecccea9b73b202a49b7\$lut for cells of type $lut.
Using template $paramod$028b643bcd157625b1527e091ad380b25e9fab88\$lut for cells of type $lut.
Using template $paramod$4da2782c2e024b3eded45331a6607870b9d0254f\$lut for cells of type $lut.
Using template $paramod$9bb605c35cd1c732ceb4c96c05ba83d26fc0c327\$lut for cells of type $lut.
Using template $paramod$9fed01b8a0c5f6113b8ac08943943d10264f3bee\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod$87d13413afef6c2e98941b366f5b363d4f027d2a\$lut for cells of type $lut.
Using template $paramod$fa03e27ccc04130875d10708f34be155df10f8d2\$lut for cells of type $lut.
Using template $paramod$e497b1f2792dfa3813718c7e4112cb1535f5df60\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001011 for cells of type $lut.
Using template $paramod$c2d0b147a3d6a49612f278730b301b370e2c932d\$lut for cells of type $lut.
Using template $paramod$bc796d1b37e47fe5b469d545b097ef86bfd034b1\$lut for cells of type $lut.
Using template $paramod$22295481aee48631dc0088cef4e5f102b07c1986\$lut for cells of type $lut.
Using template $paramod$e053a22d78e6bd5ea33183ea69976f0db741be0e\$lut for cells of type $lut.
Using template $paramod$044e8b1893c94f717651c5cd428e71c892566f52\$lut for cells of type $lut.
Using template $paramod$1cfadde4781a0fb6b2920d4cd4458637fb668bc5\$lut for cells of type $lut.
Using template $paramod$0f52647588235a7349ddd3f3432c9ac1e33ad9e1\$lut for cells of type $lut.
Using template $paramod$d6cf0a4b6f6ccd87588da28c41b5b6c258da2509\$lut for cells of type $lut.
Using template $paramod$965f8f2fa1a796a6c51222eabb50fbd26e97d98b\$lut for cells of type $lut.
Using template $paramod$780375c9bd4a74671d040f17582de38f90afbb3c\$lut for cells of type $lut.
Using template $paramod$d3afbb90878580c83bdadaa1b3571bf27380c44c\$lut for cells of type $lut.
Using template $paramod$4518c6efc338c838baccc1368addc699a6d5aa1d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod$11781671c6bae59d79685e36100b1ce439cbbaf5\$lut for cells of type $lut.
Using template $paramod$50666a8f9d622ca1f027a4587dfd5f2a7d8810c9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod$b431bfd938e35871dd0b7668e1503c7e8b9d491c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000011 for cells of type $lut.
Using template $paramod$4da6fe9957da309dc16b8f31a6b80b19c05c808d\$lut for cells of type $lut.
Using template $paramod$4ad1a0627145d18f90c320c547a2fbbb651eabf4\$lut for cells of type $lut.
Using template $paramod$20e19f3b4bd73b53619f7a6aad357694bae89967\$lut for cells of type $lut.
Using template $paramod$a4df2b5be2b644499880e088a11556935f22b401\$lut for cells of type $lut.
Using template $paramod$abfa660ccc2979610713c3069d882746ff5b39ec\$lut for cells of type $lut.
Using template $paramod$703a13a751e631ef123f38f7d2125aeabec0f94c\$lut for cells of type $lut.
Using template $paramod$ea0faad69a26c91786a25961ea149d0e0961eb1f\$lut for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110010 for cells of type $lut.
Using template $paramod$86805485e22fcf2b4e33623fbd1ab0da1e0a6b62\$lut for cells of type $lut.
Using template $paramod$59de045429641615f9fe556a2af28d0739e5972e\$lut for cells of type $lut.
Using template $paramod$3204210736873ef5d53b95f3dbe4714b354f9351\$lut for cells of type $lut.
Using template $paramod$5c32c59025c0b98f20e63f249d83e7ebb4b085e3\$lut for cells of type $lut.
Using template $paramod$2f5483b9c23cc45ba60c2cce44383d5916465a2c\$lut for cells of type $lut.
Using template $paramod$919913053442636797f134875849d3babaa148ac\$lut for cells of type $lut.
Using template $paramod$3525bc88021caeb0b6fb10b051fd947bd104e42a\$lut for cells of type $lut.
Using template $paramod$b94e4d279c5d10aae652af475045f54fb73f76e4\$lut for cells of type $lut.
Using template $paramod$8cc1d9190eee0e7f03980e56a6daf286bc7b3911\$lut for cells of type $lut.
Using template $paramod$d4fae2c0d9ad2966369cd4e39b81c71bcd1327c9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$ed10455c824c2a3761aabdeb1e31dad905f66e6e\$lut for cells of type $lut.
Using template $paramod$96a3fe6598593729f244fa011a332401bbcb48fb\$lut for cells of type $lut.
Using template $paramod$d5e49b7c9714b5f42b75e764dde78dc118135900\$lut for cells of type $lut.
Using template $paramod$052ca015f1400ebf950f85d5f181f7a5865c336c\$lut for cells of type $lut.
Using template $paramod$0e25629e7c37f79cd3f198ff2eb3d9ae0c4f469d\$lut for cells of type $lut.
Using template $paramod$1306d54ec76353920b695ced6616fe89b1ddc2d6\$lut for cells of type $lut.
Using template $paramod$95515af4f7a8ebca01328ae9006de8a6c223fc40\$lut for cells of type $lut.
Using template $paramod$8a688b470fbdc357e4a14f08dc23c872c147c340\$lut for cells of type $lut.
Using template $paramod$400e70ab40bc034f95288d674157da21bbd1fd4b\$lut for cells of type $lut.
Using template $paramod$c8a0c5267d35cd1c2caa1b0e150d701a5e409820\$lut for cells of type $lut.
Using template $paramod$bb07aa4c6c95211b927837b9073769ffabb3aaa5\$lut for cells of type $lut.
Using template $paramod$05c75dd2931d013725205b7011ba869e2513f5f3\$lut for cells of type $lut.
Using template $paramod$df8fb489e3213e85bd0ff481e0c48d9cbc947033\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000010 for cells of type $lut.
Using template $paramod$b4d59a169df3392cc49f75ff3f36786eb368b5e7\$lut for cells of type $lut.
Using template $paramod$09d07b1ca33c1aac931d654ea17d839793a7a375\$lut for cells of type $lut.
Using template $paramod$2ddcccd9af7012bbbb71535b01f81cd1c912c08d\$lut for cells of type $lut.
Using template $paramod$e53d9107f9ecbbc56486a0d3a6453be275e5b661\$lut for cells of type $lut.
Using template $paramod$d567bba3e8ea5142deb2586d5045a7f7828e2b2a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000001 for cells of type $lut.
Using template $paramod$2d8ecce5c907513cebcd38ab5efe0fc26fc03464\$lut for cells of type $lut.
Using template $paramod$25ce03f90631e67c5e443b0900c3d90fee95a96b\$lut for cells of type $lut.
Using template $paramod$8011b0948babdf940d27ba301dfb6c5798661c17\$lut for cells of type $lut.
Using template $paramod$57e5788123bb4ddd10687fa4fbcf21da5232704f\$lut for cells of type $lut.
Using template $paramod$bf60f6ec407ee294958b6566514fc3125ec42258\$lut for cells of type $lut.
Using template $paramod$1f76f82b24fd27e2c85efd55ec012ea2372a77af\$lut for cells of type $lut.
Using template $paramod$f771071c005c3141a0eb72b7ad2f555335227972\$lut for cells of type $lut.
Using template $paramod$a642d9cfd5ba13532c60b90e27156eef10bdd135\$lut for cells of type $lut.
Using template $paramod$f240e8d6ae1c4b8a7008ce9f14aa76387ffdce87\$lut for cells of type $lut.
Using template $paramod$d2e6d37235ab843778c678747f5760d5e87de899\$lut for cells of type $lut.
Using template $paramod$ae9b8abdb4f811ce37985dd5106af9cd21223954\$lut for cells of type $lut.
Using template $paramod$cd05f04889088c47a0a5abae8c2d644fd314805e\$lut for cells of type $lut.
Using template $paramod$ef26adabe6060e01077b576cfe34e95e55a26aef\$lut for cells of type $lut.
Using template $paramod$70ebb6cf5bc7d63c5c1a98ccefefa2af79e8f2a9\$lut for cells of type $lut.
Using template $paramod$4972722c284f07fee673f7cb99e6a36ce4a244f0\$lut for cells of type $lut.
Using template $paramod$0a94662b0161fc067fc2a1123fd5ac94da2ec1db\$lut for cells of type $lut.
Using template $paramod$2e7a95e82db1d690ae9ba5d10f68b175fa2cb467\$lut for cells of type $lut.
Using template $paramod$3e27c7f584657c61690dac9538f4900ce23f9010\$lut for cells of type $lut.
Using template $paramod$c2d2bfc2aa48753687a785c7875fcdf43e1af39b\$lut for cells of type $lut.
Using template $paramod$575b200168b9e109c2ed99df4359056f2c6696ac\$lut for cells of type $lut.
Using template $paramod$6382f7860648fdb6f8a8dc690c25a62882cc501b\$lut for cells of type $lut.
Using template $paramod$e2e4d79bec18c28fa313e8bd8f4df6f8a38115b2\$lut for cells of type $lut.
Using template $paramod$9e45b1a8f5d89c07bcbb75a2bb1c598231b04feb\$lut for cells of type $lut.
Using template $paramod$fceb3a526de44b8f6b38e567360f59f7cf5878fb\$lut for cells of type $lut.
Using template $paramod$2703356930112cf5ec44d1fc81b6b237e911c8bb\$lut for cells of type $lut.
Using template $paramod$7f88ae8b0ca78f7b736f446522956805c49fb79f\$lut for cells of type $lut.
Using template $paramod$722bfd9af0ae56ca9d1d12a221cb5ede16461f26\$lut for cells of type $lut.
Using template $paramod$cde3aa23c1efa60a470cf0f0281347d6ba585afa\$lut for cells of type $lut.
Using template $paramod$fd1e68d43235621014e35437b4508a97628b7e8f\$lut for cells of type $lut.
Using template $paramod$a54d8b8d2c90a828ee71c2d82e7e1612992a7ab8\$lut for cells of type $lut.
Using template $paramod$6d23198eb2b8f79a41c7626605a61009695893b1\$lut for cells of type $lut.
Using template $paramod$f9b715fbf1040e81e900b2461c2390d17ed5e988\$lut for cells of type $lut.
Using template $paramod$8174465cd93a8ce374b1105bcdb85c35e7883167\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111111 for cells of type $lut.
Using template $paramod$422375ed3dc0d4f0e5c0c5f1906dad62654ab15d\$lut for cells of type $lut.
Using template $paramod$e7cf8575a194eb3a0b763de77523fb7297d31466\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$2167383712a3ef5a7aa9a279cd8db29e1fc2db5f\$lut for cells of type $lut.
Using template $paramod$5280a6fb15b184512b48cc6d199288a0bfdcb7a5\$lut for cells of type $lut.
Using template $paramod$f472ae5cd0130971a723ca253c1f6cd1b638508c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$5037893c2f0202cbda412b45a61ab57b51500aee\$lut for cells of type $lut.
Using template $paramod$279a8d961e6b2ded8450bee8ed637cb9efa31f02\$lut for cells of type $lut.
Using template $paramod$cd6c4b4da6d8737b72fd2dc8f5d83d8967445809\$lut for cells of type $lut.
Using template $paramod$1245112a0c9e98866e8735150f061f0d77c5a43d\$lut for cells of type $lut.
Using template $paramod$8379cb6cc067198df3735466802bba2672d8d35f\$lut for cells of type $lut.
Using template $paramod$15b324b378ccc8509cc291830f29b0929241e8f9\$lut for cells of type $lut.
Using template $paramod$2de296c0f54c5ef532710b049108d6056e6152c5\$lut for cells of type $lut.
Using template $paramod$6b6967672cddfbe12dea2c030f112bffb1ec18d1\$lut for cells of type $lut.
Using template $paramod$a20b0c093af372402eecf32644de5f0208303079\$lut for cells of type $lut.
Using template $paramod$c5f3c57a6d466a2f42208bafb8985b96ce884440\$lut for cells of type $lut.
Using template $paramod$9643ed9a9023975bcd486e375ce11bd8ca72327a\$lut for cells of type $lut.
Using template $paramod$4789582d00084c3344b7a6dacf516efd46244876\$lut for cells of type $lut.
Using template $paramod$a3cdc1eb771a2c6a16f64da161e11100ac409d2b\$lut for cells of type $lut.
Using template $paramod$6a5f33f92636a6ed35a44dae3ad2fe98911c6537\$lut for cells of type $lut.
Using template $paramod$014444c8f4579e868c2664fffd78d8181dd23365\$lut for cells of type $lut.
Using template $paramod$58cdfd909af93eae999fb983a59991c983f4bc49\$lut for cells of type $lut.
Using template $paramod$4237a805a05dd3681bf78b6980cf795bbb50f105\$lut for cells of type $lut.
Using template $paramod$2b9a3c94c7c8039de86b0db266c956ec6484a95e\$lut for cells of type $lut.
Using template $paramod$d35161d1d7976dcc02e7c7d51172431be85143b4\$lut for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod$df0b68f8e63b2deb6710e23abd8b8ff0796d4897\$lut for cells of type $lut.
Using template $paramod$6f10abcfa9121389f82a7417e87d00816b63fcd8\$lut for cells of type $lut.
Using template $paramod$81641d5a65a1d3f56e1fb2175d30995f163b9984\$lut for cells of type $lut.
Using template $paramod$951a688ae57d2311342f77219e5d334ec29a8aa3\$lut for cells of type $lut.
Using template $paramod$7e0277340d3f34d16bb7c3938d5c21ff955fcc9d\$lut for cells of type $lut.
Using template $paramod$ad3a97108c9f4d10f8acfa309b668b9455d3d733\$lut for cells of type $lut.
Using template $paramod$4a51864395fae58ba30115ac09ca86f922da2001\$lut for cells of type $lut.
Using template $paramod$6eb84a35ae406fbb1c53cd4766ee565ee9a3bde8\$lut for cells of type $lut.
Using template $paramod$cbfd30b70b4f0ac8dd1d3ed758215fbf49783a3b\$lut for cells of type $lut.
Using template $paramod$243c00f5eb9faa1d5ce3478fdc389a56070781f8\$lut for cells of type $lut.
Using template $paramod$b4d2f6fcbf6cb988b18dbff43d8876cee6893225\$lut for cells of type $lut.
Using template $paramod$b029b099efccf6bbd8b8e77cf676a4a846f9d7ac\$lut for cells of type $lut.
Using template $paramod$2f8e8b439f8a3b566e5f7e870c06f6dca60dc55e\$lut for cells of type $lut.
Using template $paramod$6e69653a30177cf8d5bbe4b99de55988f44b26db\$lut for cells of type $lut.
Using template $paramod$c46f33a04bf7d78d7d193191d82e6f87a2b5bdfc\$lut for cells of type $lut.
Using template $paramod$aff3a645bb9f572421a4f0f49cf8987ceb4bcdc5\$lut for cells of type $lut.
Using template $paramod$fda9e365fefd818ad1a6ed29016ab1ae1e446dbd\$lut for cells of type $lut.
Using template $paramod$a9334a4926470ce1833f9252e5e465c7b1118e6b\$lut for cells of type $lut.
Using template $paramod$1f4e1a00fa6d8ad588f4c010c78ccc04c3c650b4\$lut for cells of type $lut.
Using template $paramod$81499c29ab973a0d535bdc1ad97b92c37ae5e491\$lut for cells of type $lut.
Using template $paramod$2f99e7dde0142f5eb4336d05fd90a596d3f2e038\$lut for cells of type $lut.
Using template $paramod$05f19d9c2311a3d1ab38ece311a1bb9f96c62043\$lut for cells of type $lut.
Using template $paramod$581c8311cc2e008d89e11c061db876a67df9f2f5\$lut for cells of type $lut.
Using template $paramod$29efac76d051b4f358aefe0ee677d70410b9597e\$lut for cells of type $lut.
Using template $paramod$f54c0ffd7b041ca43eac7710ab19c0666d826c22\$lut for cells of type $lut.
Using template $paramod$aa19281d09bb41f0c2ff0313af4434a19fe9a005\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011111 for cells of type $lut.
Using template $paramod$d76856c88fdca5609a1600b549559282bda8a7dc\$lut for cells of type $lut.
Using template $paramod$208571967a0f6bfbae2454dfcebee8faffd9afe6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$30c7bb594369ca20ff4ff844ba6ed3179f45572d\$lut for cells of type $lut.
Using template $paramod$4685bd76b86e63a7673afc1b48c70bed06b8ddfb\$lut for cells of type $lut.
Using template $paramod$fb5ee0bdef1c4e74aaf1fd8efae98b46a2f5e564\$lut for cells of type $lut.
Using template $paramod$53ce561f80f32d4298a3beadc88b6c5c78293221\$lut for cells of type $lut.
Using template $paramod$38a207c707820f72f67386d2619ee46ee88964f9\$lut for cells of type $lut.
Using template $paramod$c4c148354f86d2131dbfed31e2e01cbbb5aefda7\$lut for cells of type $lut.
Using template $paramod$9423d73477f88bd1bf9672c3754bed076beee016\$lut for cells of type $lut.
Using template $paramod$a56d70ffd309b1185b27bc1a5092003d8bf696be\$lut for cells of type $lut.
Using template $paramod$803862055ce7c827742d399e65214cfd90bf894b\$lut for cells of type $lut.
Using template $paramod$d2c7fffa208b27f0a52dad610b0bcd12ab6fdc92\$lut for cells of type $lut.
Using template $paramod$a2a25fd4ebcbc82527f7d0bda85980e44f2816b0\$lut for cells of type $lut.
Using template $paramod$61926c1090f1e4c954b26626b9fbe2cfac2d8870\$lut for cells of type $lut.
Using template $paramod$1defcde2651b9293b25dc8313a52210a02d52398\$lut for cells of type $lut.
Using template $paramod$ee8844629b8aee08469dc19b342bc2fa993f58a2\$lut for cells of type $lut.
Using template $paramod$fc8f4507ed52b718300ff609757703b2824ff0a6\$lut for cells of type $lut.
Using template $paramod$8e020ada9f82301d4c48e2caec46e68acdfaec5c\$lut for cells of type $lut.
Using template $paramod$027171ffb49295f4e0b68f66a6a9aec4cf39786b\$lut for cells of type $lut.
Using template $paramod$51307cdec77060d17363ea3d60427c9afef1ddc2\$lut for cells of type $lut.
Using template $paramod$34d918f2b69c2fbb9fcaa4d28ef4a9c3cb2c9d71\$lut for cells of type $lut.
Using template $paramod$b82dd4a20dbf0d54061c2335089cd4250464eb8a\$lut for cells of type $lut.
Using template $paramod$64d6de3597216f499496775aac50d94cdc0fe47f\$lut for cells of type $lut.
Using template $paramod$aabc38448f9289a9f09f7f433eb20ae11e3f6ed9\$lut for cells of type $lut.
Using template $paramod$da9ccc23e767dba3b48ae5654c03ccb120aa1504\$lut for cells of type $lut.
Using template $paramod$485c535cc2fb194dc6f114ba5c93554133564a61\$lut for cells of type $lut.
Using template $paramod$2f5933953e311dffe5861a53a77e08849a1c7767\$lut for cells of type $lut.
Using template $paramod$9d707d218adbd63b6f9a0c79d7ee037306fb6296\$lut for cells of type $lut.
Using template $paramod$161491d8314cab9d5d32db4aa31f31f4ef4f6dc6\$lut for cells of type $lut.
Using template $paramod$9850450c7f2ce6ec6d61697515f47872a7c4eee5\$lut for cells of type $lut.
Using template $paramod$9dc33f1e0edb15a5341a2551b0c94f77532f12a2\$lut for cells of type $lut.
Using template $paramod$e68d842ef1971cfbe00e591f827194ad21274584\$lut for cells of type $lut.
Using template $paramod$17353202acd85413c157354269332acedc0139e0\$lut for cells of type $lut.
Using template $paramod$8de075b78551be2f87c0462616ee7cb01d276e89\$lut for cells of type $lut.
Using template $paramod$b4f15f202f50520dbc381cd0880ac94f830f05a8\$lut for cells of type $lut.
Using template $paramod$c14b34f16c7002b88d20e40ed8901e64fbdbc0cd\$lut for cells of type $lut.
Using template $paramod$9654c32a65d135229abe8e13b8fcc4c8ab979b5d\$lut for cells of type $lut.
Using template $paramod$1843b3c15f2447d117e2d5de9b00f791ef5f9fa3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10011111 for cells of type $lut.
No more expansions possible.
<suppressed ~8508 debug messages>
Removed 0 unused cells and 9113 unused wires.

11.45. Executing AUTONAME pass.
Renamed 222426 objects in module loopback_7ch (173 iterations).
<suppressed ~8988 debug messages>

11.46. Executing HIERARCHY pass (managing design hierarchy).

11.46.1. Analyzing design hierarchy..
Top module:  \loopback_7ch

11.46.2. Analyzing design hierarchy..
Top module:  \loopback_7ch
Removed 0 unused modules.

11.47. Printing statistics.

=== loopback_7ch ===

   Number of wires:               3640
   Number of wire bits:          11814
   Number of public wires:        3640
   Number of public wire bits:   11814
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               6003
     SB_CARRY                      202
     SB_DFFER                     1546
     SB_DFFES                        7
     SB_DFFR                       128
     SB_DFFS                         5
     SB_IO                           3
     SB_LUT4                      4111
     SB_PLL40_CORE                   1

11.48. Executing CHECK pass (checking for obvious problems).
Checking module loopback_7ch...
Found and reported 0 problems.

12. Executing JSON backend.

End of script. Logfile hash: 62bedb8c21, CPU: user 46.67s system 0.56s, MEM: 1492.25 MB peak
Yosys 0.23+35 (git sha1 23e26ff66, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 23% 56x opt_expr (12 sec), 16% 25x opt_merge (8 sec), ...
