===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 31.7815 seconds

  ----Wall Time----  ----Name----
    3.6082 ( 11.4%)  FIR Parser
   15.1260 ( 47.6%)  'firrtl.circuit' Pipeline
    1.2877 (  4.1%)    'firrtl.module' Pipeline
    1.1596 (  3.6%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1282 (  0.4%)      LowerCHIRRTLPass
    0.1132 (  0.4%)    InferWidths
    0.6905 (  2.2%)    InferResets
    0.0238 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0231 (  0.1%)    PrefixModules
    0.6735 (  2.1%)    LowerFIRRTLTypes
    6.2329 ( 19.6%)    'firrtl.module' Pipeline
    0.7745 (  2.4%)      ExpandWhens
    0.0260 (  0.1%)      RemoveResets
    5.4324 ( 17.1%)      Canonicalizer
    0.3707 (  1.2%)    Inliner
    1.1578 (  3.6%)    IMConstProp
    0.0353 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    BlackBoxReader
    4.1321 ( 13.0%)    'firrtl.module' Pipeline
    4.1321 ( 13.0%)      Canonicalizer
    0.3247 (  1.0%)    CreateSiFiveMetadata
    0.1197 (  0.4%)    EmitOMIR
    0.0348 (  0.1%)      (A) circt::firrtl::InstanceGraph
    2.4781 (  7.8%)  LowerFIRRTLToHW
    0.0000 (  0.0%)  HWMemSimImpl
    7.8520 ( 24.7%)  'hw.module' Pipeline
    0.6590 (  2.1%)    HWCleanup
    1.0894 (  3.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    5.2753 ( 16.6%)    Canonicalizer
    0.0825 (  0.3%)    HWLegalizeModules
    0.7456 (  2.3%)    PrettifyVerilog
    2.7146 (  8.5%)  ExportVerilog
    0.0019 (  0.0%)  Rest
   31.7815 (100.0%)  Total

{
  totalTime: 31.807,
  maxMemory: 593149952
}
