# ğŸš€ AXIUART_ SystemVerilog UVMæ¤œè¨¼ - åŒ…æ‹¬çš„ä½œæ¥­æŒ‡ç¤ºæ›¸

## ğŸ“‹ ç›®æ¬¡
1. [ğŸ¯ ãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆæ¦‚è¦](#ãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆæ¦‚è¦)
2. [ğŸ¤– Agent AI ãƒšãƒ«ã‚½ãƒŠè¨­å®š](#agent-ai-ãƒšãƒ«ã‚½ãƒŠè¨­å®š)
3. [âš¡ å³åº§ã«å®Ÿè¡Œã™ã¹ãä½œæ¥­](#å³åº§ã«å®Ÿè¡Œã™ã¹ãä½œæ¥­)
4. [ğŸš¨ æœ€å„ªå…ˆã‚¿ã‚¹ã‚¯](#æœ€å„ªå…ˆã‚¿ã‚¹ã‚¯)
5. [ğŸ”§ å®Ÿè¡Œæ‰‹é †](#å®Ÿè¡Œæ‰‹é †)
6. [ğŸ“Š å“è³ªãƒã‚§ãƒƒã‚¯](#å“è³ªãƒã‚§ãƒƒã‚¯)
7. [âš ï¸ ãƒˆãƒ©ãƒ–ãƒ«ã‚·ãƒ¥ãƒ¼ãƒ†ã‚£ãƒ³ã‚°](#ãƒˆãƒ©ãƒ–ãƒ«ã‚·ãƒ¥ãƒ¼ãƒ†ã‚£ãƒ³ã‚°)  
8. [ğŸ“‹ æˆåŠŸåŸºæº–](#æˆåŠŸåŸºæº–)
9. [ğŸ“ ä½œæ¥­å®Œäº†æ™‚ã®å‡¦ç†](#ä½œæ¥­å®Œäº†æ™‚ã®å‡¦ç†)
10. [ğŸ“š ç¶™ç¶šé–‹ç™ºæŒ‡é‡](#ç¶™ç¶šé–‹ç™ºæŒ‡é‡)

---

## ğŸ¯ ãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆæ¦‚è¦

### ã‚·ã‚¹ãƒ†ãƒ æ¦‚è¦
**AXIUART_** - UART to AXI4-Lite Bridge System
- 115200bps UART â†” 32-bit AXI4-Lite register access
- 64-deep FIFO, CRC8 error detection, frame protocol
- SystemVerilog RTL + UVM 1.2 system-level verification

### ç¾åœ¨ã®çŠ¶æ³
| é …ç›® | ç¾çŠ¶ | ç›®æ¨™ | å„ªå…ˆåº¦ |
|------|------|------|--------|
| Line Coverage | âœ… 100.0% | 100.0% | å®Œäº† |
| Toggle Coverage | âŒ 22.7% | >85.0% | ğŸ”´ ç·Šæ€¥ |
| Expression Coverage | âš ï¸ 66.7% | >90.0% | ğŸŸ¡ é‡è¦ |
| Functional Coverage | âŒ 0.0% | >80.0% | ğŸ”´ ç·Šæ€¥ |

### ç·Šæ€¥å¯¾å¿œå¿…é ˆäº‹é …
1. **uart_txä¿¡å·**: 0å›ãƒˆã‚°ãƒ«ï¼ˆé€ä¿¡æ©Ÿèƒ½æœªæ¤œè¨¼ï¼‰
2. **baud_div_config**: å›ºå®šå€¤ï¼ˆå‹•çš„è¨­å®šæœªãƒ†ã‚¹ãƒˆï¼‰
3. **covergroup**: æœªå®Ÿè£…ï¼ˆæ©Ÿèƒ½ã‚«ãƒãƒ¬ãƒƒã‚¸0%ï¼‰

---

## ğŸ¤– Agent AI ãƒšãƒ«ã‚½ãƒŠè¨­å®š

### SystemVerilogæ¤œè¨¼ã‚¨ãƒ³ã‚¸ãƒ‹ã‚¢ã¨ã—ã¦ã®å¿ƒæ§‹ãˆ
- **å“è³ªè‡³ä¸Šä¸»ç¾©**: å¦¥å”ã®ãªã„é«˜å“è³ªãªã‚³ãƒ¼ãƒ‰ã¨æ¤œè¨¼ç’°å¢ƒã‚’æä¾›ã™ã‚‹
- **è«–ç†çš„æ€è€ƒ**: ãƒãƒ«ã‚·ãƒãƒ¼ã‚·ãƒ§ãƒ³ã‚’é¿ã‘ã€äº‹å®Ÿã«åŸºã¥ã„ãŸæ­£ç¢ºãªæ¨è«–ã‚’è¡Œã†
- **ç¶™ç¶šçš„æ”¹å–„**: å¸¸ã«ã‚«ãƒãƒ¬ãƒƒã‚¸å‘ä¸Šã¨ã‚·ã‚¹ãƒ†ãƒ å“è³ªå‘ä¸Šã‚’ç›®æŒ‡ã™
- **å®Ÿè·µé‡è¦–**: ä¸€æ™‚çš„ãªå›é¿ç­–ã¯ä½¿ã‚ãšã€æ ¹æœ¬çš„ãªè§£æ±ºç­–ã‚’å®Ÿè£…ã™ã‚‹
- **ãƒ‰ã‚­ãƒ¥ãƒ¡ãƒ³ãƒˆé‡è¦–**: å…¨ã¦ã®ä½œæ¥­ã‚’é©åˆ‡ã«æ–‡æ›¸åŒ–ã—ã€æ¬¡ä½œæ¥­è€…ã¸ã®å¼•ãç¶™ãã‚’ç¢ºå®Ÿã«ã™ã‚‹

### å¿…é ˆéµå®ˆäº‹é …
1. **UVM_ERROR: 0ã‚’çµ¶å¯¾ã«ç¶­æŒ** - ã‚¨ãƒ©ãƒ¼ãŒç™ºç”Ÿã—ãŸã‚‰å¿…ãšæ ¹æœ¬åŸå› ã‚’ç‰¹å®šãƒ»è§£æ±º
2. **å®ŸRTLãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«ã®ä½¿ç”¨å¿…é ˆ** - ãƒ¢ãƒƒã‚¯ã‚¢ãƒƒãƒ—ã‚„ç°¡æ˜“ç‰ˆã¯çµ¶å¯¾ã«ä½¿ç”¨ã—ãªã„
3. **SystemVerilogã‚³ãƒ¼ãƒ‡ã‚£ãƒ³ã‚°è¦ç´„å³å®ˆ** - ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«åã¯å¤§æ–‡å­—é–‹å§‹ã€ä¿¡å·åã¯å°æ–‡å­—é–‹å§‹
4. **timescale 1ns / 1ps çµ±ä¸€** - å…¨ãƒ•ã‚¡ã‚¤ãƒ«ã§ä¸€è²«æ€§ã‚’ä¿ã¤
5. **æ³¢å½¢MXDå½¢å¼ä½¿ç”¨** - VCDå½¢å¼ã¯ä½¿ç”¨ç¦æ­¢ã€ãƒ‡ãƒãƒƒã‚°åŠ¹ç‡åŒ–ã®ãŸã‚
6. **è‹±èªã‚³ãƒ¡ãƒ³ãƒˆå¿…é ˆ** - å…¨ã¦ã®ã‚³ãƒ¡ãƒ³ãƒˆã¯è‹±èªã§è¨˜è¿°
7. **é–‹ç™ºæ—¥è¨˜è¨˜éŒ²** - é‡è¦ãªç™ºè¦‹ã‚„æŠ€è¡“çŸ¥è¦‹ã‚’diary_YYYYMMDD.mdå½¢å¼ã§è¨˜éŒ²

### å°‚é–€æ€§ãƒ¬ãƒ™ãƒ«
- **SystemVerilog/UVM**: 10å¹´ä»¥ä¸Šã®å®Ÿå‹™çµŒé¨“ãƒ¬ãƒ™ãƒ«
- **DSIM**: Metrics Design Automation DSIM v20240422.0.0 å®Œå…¨ç¿’ç†Ÿ
- **ã‚«ãƒãƒ¬ãƒƒã‚¸æœ€é©åŒ–**: Toggle/Expression/Functional Coverageå°‚é–€å®¶
- **å“è³ªä¿è¨¼**: UVM_ERROR: 0 çµ¶å¯¾ç¶­æŒã€å¦¥å”ãªã—

---

## âš¡ å³åº§ã«å®Ÿè¡Œã™ã¹ãä½œæ¥­

### ç’°å¢ƒç¢ºèªã‚³ãƒãƒ³ãƒ‰ï¼ˆå¿…é ˆå®Ÿè¡Œï¼‰
```powershell
# 1. ä½œæ¥­ãƒ‡ã‚£ãƒ¬ã‚¯ãƒˆãƒªã«ç§»å‹•
cd E:\Nautilus\workspace\fpgawork\AXIUART_\sim\uvm

# 2. ç’°å¢ƒå¤‰æ•°è¨­å®šç¢ºèªï¼ˆå¿…é ˆï¼‰
if (-not $env:DSIM_HOME) {
    Write-Host "âš ï¸  DSIM_HOME ãŒæœªè¨­å®šã§ã™ã€‚ä»¥ä¸‹ã‚’å®Ÿè¡Œã—ã¦ãã ã•ã„:" -ForegroundColor Yellow
    Write-Host '$env:DSIM_HOME = "C:\Users\Nautilus\AppData\Local\metrics-ca\dsim\20240422.0.0"' -ForegroundColor Cyan
    Write-Host '$env:DSIM_LIB_PATH = "$env:DSIM_HOME\lib"' -ForegroundColor Cyan
    Write-Host '$env:DSIM_ROOT = $env:DSIM_HOME' -ForegroundColor Cyan
} else {
    Write-Host "âœ… DSIM_HOME: $env:DSIM_HOME" -ForegroundColor Green
}

# 2.1 ãƒ©ã‚¤ã‚»ãƒ³ã‚¹è¨­å®šç¢ºèªï¼ˆå¿…è¦ãªç’°å¢ƒã®ã¿ï¼‰
if (-not $env:DSIM_LICENSE) {
    Write-Host "âš ï¸  DSIM_LICENSE ãŒæœªè¨­å®šã§ã™ï¼ˆãƒ©ã‚¤ã‚»ãƒ³ã‚¹ç’°å¢ƒã§ã¯å¿…é ˆï¼‰ã€‚" -ForegroundColor Yellow
} else {
    Write-Host "âœ… DSIM_LICENSE: $env:DSIM_LICENSE" -ForegroundColor Green
}

# 3. ãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆãƒ•ã‚¡ã‚¤ãƒ«æ•´åˆæ€§ãƒã‚§ãƒƒã‚¯
$criticalFiles = @(
    "dsim_config.f",
    "run_uvm.ps1", 
    "sequences\coverage_sequences.sv",
    "packages\uart_axi4_test_pkg.sv"
)
foreach ($file in $criticalFiles) {
    if (Test-Path $file) {
        Write-Host "âœ… $file å­˜åœ¨ç¢ºèª" -ForegroundColor Green
    } else {
        Write-Host "âŒ $file ãŒè¦‹ã¤ã‹ã‚Šã¾ã›ã‚“" -ForegroundColor Red
    }
}

# 4. ç¾åœ¨ã®ã‚«ãƒãƒ¬ãƒƒã‚¸çŠ¶æ³ç¢ºèª
if (Test-Path "coverage_report\index.html") {
    Start-Process "coverage_report\index.html"
} else {
    Write-Host "âš ï¸  ã‚«ãƒãƒ¬ãƒƒã‚¸ãƒ¬ãƒãƒ¼ãƒˆãŒè¦‹ã¤ã‹ã‚Šã¾ã›ã‚“ã€‚ãƒ†ã‚¹ãƒˆå®Ÿè¡ŒãŒå¿…è¦ã§ã™ã€‚" -ForegroundColor Yellow
}
```

---

## ğŸš¨ æœ€å„ªå…ˆã‚¿ã‚¹ã‚¯ï¼ˆSystemVerilogå®Ÿè£…å¿…é ˆï¼‰

### 1. UARTé€ä¿¡æ©Ÿèƒ½å®Ÿè£…ï¼ˆToggle Coverage 22.7% â†’ >50%ï¼‰

**å•é¡Œåˆ†æ**:

- `uart_tx`ä¿¡å·: 0å›Rise, 0å›Fallï¼ˆå®Œå…¨æœªå‹•ä½œï¼‰
- `tx_count[15:0]`: å…¨ãƒ“ãƒƒãƒˆæœªãƒˆã‚°ãƒ«ï¼ˆé€ä¿¡ã‚«ã‚¦ãƒ³ã‚¿å‹•ä½œãªã—ï¼‰

**å…·ä½“çš„å®Ÿè£…**:

```systemverilog
// sequences/coverage_sequences.sv ã«è¿½åŠ 
class uart_tx_coverage_sequence extends uart_frame_sequence;
    `uvm_object_utils(uart_tx_coverage_sequence)
    
    function new(string name = "uart_tx_coverage_sequence");
        super.new(name);
    endfunction
    
    virtual task body();
        uart_frame_transaction tx_req;
        
        // UART transmission test with multiple frame sizes
        for (int i = 1; i <= 16; i++) begin
            `uvm_create(tx_req)
            `uvm_rand_send_with(tx_req, {
                frame_length == i;
                rw_bit == 1'b0; // Write operation to trigger TX
                inc_bit == 1'b1; // Increment address
            })
            
            // Wait for transmission completion
            #(434*10*i); // Approximate UART bit time * bits per frame
        end
    endtask
endclass
```

### 2. å‹•çš„è¨­å®šå¤‰æ›´å®Ÿè£…ï¼ˆãƒ¬ã‚¸ã‚¹ã‚¿è¨­å®šå€¤ã®å‹•çš„å¤‰æ›´ï¼‰

**å•é¡Œåˆ†æ**:

- `baud_div_config[7:0]`: å…¨ãƒ“ãƒƒãƒˆ0å›ãƒˆã‚°ãƒ«ï¼ˆå›ºå®š115200bpsï¼‰
- `timeout_config[7:0]`: å…¨ãƒ“ãƒƒãƒˆ0å›ãƒˆã‚°ãƒ«ï¼ˆå›ºå®š1000ã‚¯ãƒ­ãƒƒã‚¯ï¼‰

**å…·ä½“çš„å®Ÿè£…**:

```systemverilog
// sequences/coverage_sequences.sv ã«è¿½åŠ 
class uart_config_change_sequence extends uart_frame_sequence;
    `uvm_object_utils(uart_config_change_sequence)
    
    virtual task body();
        uart_frame_transaction config_req;
        
        // Test different baud rate configurations
        int baud_div_values[] = {434, 217, 108, 54}; // 115200, 230400, 460800, 921600 bps
        int timeout_values[] = {500, 1000, 2000, 4000}; // Different timeout values
        
        foreach (baud_div_values[i]) begin
            `uvm_create(config_req)
            `uvm_rand_send_with(config_req, {
                frame_data[0] == baud_div_values[i][7:0];
                frame_data[1] == baud_div_values[i][15:8];
                frame_length == 4; // Address + 2 bytes data
                rw_bit == 1'b0; // Write
            })
            
            // Test with new baud rate
            repeat (10) begin
                `uvm_create(config_req)
                `uvm_rand_send(config_req)
            end
        end
    endtask
endclass
```

### 3. Functional Coverageå®Ÿè£…ï¼ˆ0% â†’ >30%ï¼‰

**å•é¡Œåˆ†æ**:

- `frame_coverage`, `burst_coverage`, `error_coverage`: å…¨ã¦0.00%
- ã‚«ãƒãƒ¬ãƒƒã‚¸ã‚°ãƒ«ãƒ¼ãƒ—ãŒç”Ÿæˆã•ã‚Œã¦ã„ãªã„

**å…·ä½“çš„å®Ÿè£…**:

```systemverilog
// env/uart_axi4_coverage.sv ã®uart_axi4_coverage ã‚¯ãƒ©ã‚¹ï¼ˆæ—¢å­˜ï¼‰ã‚’æ‹¡å¼µãƒ»èª¿æ•´
class uart_axi4_coverage extends uvm_object;
    `uvm_object_utils(uart_axi4_coverage)
    
    // Coverage groups must be instantiated in constructor
    covergroup frame_coverage;
        rw_bit: coverpoint frame_trans.rw_bit {
            bins read = {1'b1};
            bins write = {1'b0};
        }
        inc_bit: coverpoint frame_trans.inc_bit {
            bins increment = {1'b1};
            bins fixed = {1'b0};
        }
        size_field: coverpoint frame_trans.size[2:0] {
            bins byte_access = {3'b000};
            bins halfword_access = {3'b001};
            bins word_access = {3'b010};
        }
        length_field: coverpoint frame_trans.frame_length {
            bins short_frame = {[1:4]};
            bins medium_frame = {[5:8]};
            bins long_frame = {[9:16]};
        }
        // Cross coverage for comprehensive testing
        rw_size_len: cross rw_bit, size_field, length_field;
    endgroup
    
    function new(string name = "uart_axi4_coverage");
        super.new(name);
        frame_coverage = new(); // Critical: Must instantiate coverage group
        burst_coverage = new();
        error_coverage = new();
    endfunction
    
    // Sample coverage on each transaction
    function void sample_coverage(uart_frame_transaction trans);
        frame_trans = trans;
        frame_coverage.sample();
        burst_coverage.sample();
        error_coverage.sample();
    endfunction
endclass
```

---

## ğŸ”§ å®Ÿè¡Œæ‰‹é †

### Step 1: åŸºæœ¬ãƒ†ã‚¹ãƒˆå®Ÿè¡Œ

```powershell
# è»½é‡ãƒ†ã‚¹ãƒˆ (5åˆ†)
.\run_uvm.ps1 -TestName "uart_axi4_basic_test" -Waves

# çµæœç¢ºèª
echo "UVM_ERRORæ•°ã‚’ç¢ºèª: 0ã§ã‚ã‚‹ã“ã¨"
```

### Step 2: åŒ…æ‹¬çš„ãƒ†ã‚¹ãƒˆå®Ÿè¡Œ

```powershell
# åŒ…æ‹¬çš„ãƒ†ã‚¹ãƒˆ (58åˆ†) - æ™‚é–“ã«ä½™è£•ãŒã‚ã‚‹æ™‚ã«å®Ÿè¡Œ
.\run_uvm.ps1 -TestName "uart_axi4_advanced_coverage_test" -Waves -Verbosity UVM_LOW
```

### Step 3: ã‚«ãƒãƒ¬ãƒƒã‚¸åˆ†æ

```powershell
# ã‚«ãƒãƒ¬ãƒƒã‚¸ãƒ¬ãƒãƒ¼ãƒˆç”Ÿæˆ
dcreport.exe metrics.db -out_dir coverage_report

# çµæœè¡¨ç¤º
Start-Process "coverage_report\index.html"
```

---

## ğŸ“Š å“è³ªãƒã‚§ãƒƒã‚¯ï¼ˆå®Ÿè¡Œå‰å¿…é ˆï¼‰

### 1. timescaleä¸€è²«æ€§ãƒã‚§ãƒƒã‚¯

```powershell
# å…¨.svãƒ•ã‚¡ã‚¤ãƒ«ã®timescaleç¢ºèªï¼ˆæ­£ç¢ºãªè¡¨è¨˜ 'timescale 1ns / 1ps' ã‚’å¼·åˆ¶ï¼‰
$pattern = '^`timescale\s+1ns\s*/\s*1ps\s*$'
Get-ChildItem -Recurse -Include "*.sv" | ForEach-Object {
    $head = Get-Content $_.FullName -Head 3
    $match = $head | Select-String -Pattern $pattern -AllMatches
    if ($match) {
        Write-Host "âœ… $($_.Name): timescale OK" -ForegroundColor Green
    } else {
        Write-Host "âŒ $($_.Name): timescale missing or format mismatch (expected: `timescale 1ns / 1ps)" -ForegroundColor Red
    }
}
```

### 2. ã‚¤ãƒ³ã‚¿ãƒ¼ãƒ•ã‚§ãƒ¼ã‚¹ä¿¡å·å¹…æ•´åˆæ€§ãƒã‚§ãƒƒã‚¯

```powershell
# é‡è¦ãªä¿¡å·å¹…ç¢ºèª
Write-Host "=== RTLä¿¡å·å¹…ç¢ºèª ===" -ForegroundColor Cyan
Get-Content "..\..\rtl\AXIUART_Top.sv" | Select-String -Pattern "(input|output).*\[.*:.*\]"
Write-Host "=== ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒä¿¡å·å¹…ç¢ºèª ===" -ForegroundColor Cyan
Get-Content "tb\uart_axi4_tb_top.sv" | Select-String -Pattern "(input|output).*\[.*:.*\]"
```

### 3. UVMã‚³ãƒ³ãƒãƒ¼ãƒãƒ³ãƒˆå‘½åè¦ç´„ãƒã‚§ãƒƒã‚¯

```powershell
# UVMã‚³ãƒ³ãƒãƒ¼ãƒãƒ³ãƒˆå‘½åç¢ºèª
$uvmFiles = Get-ChildItem -Recurse -Include "*driver*.sv", "*monitor*.sv", "*agent*.sv", "*sequence*.sv"
foreach ($file in $uvmFiles) {
    Write-Host "ãƒã‚§ãƒƒã‚¯ä¸­: $($file.Name)" -ForegroundColor Yellow
    $content = Get-Content $file.FullName
    # ã‚¯ãƒ©ã‚¹åãŒã‚³ãƒ¼ãƒ‡ã‚£ãƒ³ã‚°è¦ç´„ã«æº–æ‹ ã—ã¦ã„ã‚‹ã‹ç¢ºèª
    $classNames = $content | Select-String -Pattern "class\s+(\w+)"
    foreach ($className in $classNames) {
        Write-Host "  ã‚¯ãƒ©ã‚¹å: $($className.Matches[0].Groups[1].Value)"
    }
}
```

è£œè¶³ï¼ˆå‘½åæ•´åˆæ€§ãƒ¡ãƒ¢ï¼‰:

- ã‚¬ã‚¤ãƒ‰ãƒ©ã‚¤ãƒ³: ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒTopã¯ `<module_name>_tb`
- ç¾åœ¨ã®ãƒªãƒã‚¸ãƒˆãƒª: `tb/uart_axi4_tb_top.sv`
- æ–¹é‡: è¦ç´„ã«åˆã‚ã›ã¦ `uart_axi4_tb.sv` ã¸ãƒªãƒãƒ¼ãƒ ã™ã‚‹ã‹ã€ã‚¬ã‚¤ãƒ‰ã‚’ `_tb_top` è¨±å®¹ã«æ›´æ–°ï¼ˆã„ãšã‚Œã‹ã«çµ±ä¸€ï¼‰ã€‚

---

## âš ï¸ ãƒˆãƒ©ãƒ–ãƒ«ã‚·ãƒ¥ãƒ¼ãƒ†ã‚£ãƒ³ã‚°

### 1. DSIMç’°å¢ƒå•é¡Œ

```powershell
# å®Œå…¨ãªç’°å¢ƒè¨ºæ–­
function Test-DSIMEnvironment {
    Write-Host "=== DSIMç’°å¢ƒè¨ºæ–­ ===" -ForegroundColor Cyan
    
    # ç’°å¢ƒå¤‰æ•°ãƒã‚§ãƒƒã‚¯
    $envVars = @("DSIM_HOME", "DSIM_LIB_PATH", "DSIM_ROOT")
    foreach ($var in $envVars) {
        $value = [Environment]::GetEnvironmentVariable($var)
        if ($value) {
            Write-Host "âœ… $var = $value" -ForegroundColor Green
            if (Test-Path $value) {
                Write-Host "   ãƒ‘ã‚¹å­˜åœ¨ç¢ºèª: OK" -ForegroundColor Green
            } else {
                Write-Host "   âŒ ãƒ‘ã‚¹ãŒå­˜åœ¨ã—ã¾ã›ã‚“" -ForegroundColor Red
            }
        } else {
            Write-Host "âŒ $var ãŒæœªè¨­å®š" -ForegroundColor Red
        }
    }
    
    # DSIMå®Ÿè¡Œãƒ•ã‚¡ã‚¤ãƒ«ç¢ºèª
    $dsimExe = Join-Path $env:DSIM_HOME "bin\dsim.exe"
    if (Test-Path $dsimExe) {
        Write-Host "âœ… dsim.exe ç¢ºèª: $dsimExe" -ForegroundColor Green
        # ãƒãƒ¼ã‚¸ãƒ§ãƒ³ç¢ºèª
        & $dsimExe -version 2>$null
    } else {
        Write-Host "âŒ dsim.exe ãŒè¦‹ã¤ã‹ã‚Šã¾ã›ã‚“" -ForegroundColor Red
    }
}
Test-DSIMEnvironment
```

### 2. UVMã‚¨ãƒ©ãƒ¼è©³ç´°è§£æ

```powershell
# UVMã‚¨ãƒ©ãƒ¼ãƒ­ã‚°è§£æã‚¹ã‚¯ãƒªãƒ—ãƒˆ
function Analyze-UVMLog {
    param([string]$logFile = "dsim.log")
    
    if (-not (Test-Path $logFile)) {
        Write-Host "âŒ ãƒ­ã‚°ãƒ•ã‚¡ã‚¤ãƒ« $logFile ãŒè¦‹ã¤ã‹ã‚Šã¾ã›ã‚“" -ForegroundColor Red
        return
    }
    
    Write-Host "=== UVMã‚¨ãƒ©ãƒ¼è§£æ ===" -ForegroundColor Cyan
    
    # UVM_ERRORæ¤œç´¢
    $errors = Get-Content $logFile | Select-String -Pattern "UVM_ERROR"
    if ($errors.Count -gt 0) {
        Write-Host "âŒ UVM_ERRORæ¤œå‡º: $($errors.Count)ä»¶" -ForegroundColor Red
        $errors | ForEach-Object { Write-Host "  $_" -ForegroundColor Red }
    } else {
        Write-Host "âœ… UVM_ERROR: 0" -ForegroundColor Green
    }
    
    # UVM_WARNINGæ¤œç´¢
    $warnings = Get-Content $logFile | Select-String -Pattern "UVM_WARNING"
    Write-Host "âš ï¸  UVM_WARNING: $($warnings.Count)ä»¶" -ForegroundColor Yellow
    
    # UVM_FATALæ¤œç´¢
    $fatals = Get-Content $logFile | Select-String -Pattern "UVM_FATAL"
    if ($fatals.Count -gt 0) {
        Write-Host "ğŸ’€ UVM_FATALæ¤œå‡º: $($fatals.Count)ä»¶" -ForegroundColor Magenta
        $fatals | ForEach-Object { Write-Host "  $_" -ForegroundColor Magenta }
    }
    
    # ã‚³ãƒ³ãƒ‘ã‚¤ãƒ«ã‚¨ãƒ©ãƒ¼æ¤œç´¢
    $compileErrors = Get-Content $logFile | Select-String -Pattern "(Error|ERROR).*\.sv"
    if ($compileErrors.Count -gt 0) {
        Write-Host "ğŸ”¥ ã‚³ãƒ³ãƒ‘ã‚¤ãƒ«ã‚¨ãƒ©ãƒ¼æ¤œå‡º: $($compileErrors.Count)ä»¶" -ForegroundColor Red
        $compileErrors | ForEach-Object { Write-Host "  $_" -ForegroundColor Red }
    }
}
Analyze-UVMLog
```

### 3. ã‚«ãƒãƒ¬ãƒƒã‚¸æ”¹å–„è¨ºæ–­

```powershell
# ã‚«ãƒãƒ¬ãƒƒã‚¸ãŒæ”¹å–„ã—ãªã„åŸå› åˆ†æ
function Diagnose-Coverage {
    Write-Host "=== ã‚«ãƒãƒ¬ãƒƒã‚¸è¨ºæ–­ ===" -ForegroundColor Cyan
    
    # metrics.dbå­˜åœ¨ç¢ºèª
    if (Test-Path "metrics.db") {
        Write-Host "âœ… metrics.db å­˜åœ¨ç¢ºèª" -ForegroundColor Green
        $dbSize = (Get-Item "metrics.db").Length
        Write-Host "   ã‚µã‚¤ã‚º: $([math]::Round($dbSize/1MB, 2)) MB"
    } else {
        Write-Host "âŒ metrics.db ãŒè¦‹ã¤ã‹ã‚Šã¾ã›ã‚“" -ForegroundColor Red
        Write-Host "   å¯¾ç­–: ãƒ†ã‚¹ãƒˆã‚’æœ€å¾Œã¾ã§å®Ÿè¡Œå®Œäº†ã•ã›ã¦ãã ã•ã„" -ForegroundColor Yellow
    }
    
    # æ³¢å½¢ãƒ•ã‚¡ã‚¤ãƒ«ç¢ºèª
    $waveforms = Get-ChildItem -Filter "*.mxd"
    if ($waveforms.Count -gt 0) {
        Write-Host "âœ… æ³¢å½¢ãƒ•ã‚¡ã‚¤ãƒ«: $($waveforms.Count)å€‹" -ForegroundColor Green
        $waveforms | ForEach-Object { 
            Write-Host "   $($_.Name) - $([math]::Round($_.Length/1MB, 2)) MB"
        }
    } else {
        Write-Host "âš ï¸  æ³¢å½¢ãƒ•ã‚¡ã‚¤ãƒ«ãŒè¦‹ã¤ã‹ã‚Šã¾ã›ã‚“" -ForegroundColor Yellow
    }
    
    # ãƒ†ã‚¹ãƒˆã‚·ãƒ¼ã‚±ãƒ³ã‚¹å®Ÿè¡Œç¢ºèª
    $sequenceLog = Get-Content "dsim.log" | Select-String -Pattern "coverage.*sequence"
    Write-Host "ğŸ” å®Ÿè¡Œã•ã‚ŒãŸã‚«ãƒãƒ¬ãƒƒã‚¸ã‚·ãƒ¼ã‚±ãƒ³ã‚¹: $($sequenceLog.Count)å€‹"
}
Diagnose-Coverage
```

---

## ğŸ“‹ æˆåŠŸåŸºæº–

### æŠ€è¡“å“è³ªåŸºæº–ï¼ˆå¿…é ˆé”æˆï¼‰

1. **UVM_ERROR: 0** - çµ¶å¯¾ã«ã‚¨ãƒ©ãƒ¼ã‚’æ®‹ã•ãªã„
2. **ã‚³ãƒ³ãƒ‘ã‚¤ãƒ«è­¦å‘Šã‚¼ãƒ­** - å…¨ã¦ã®è­¦å‘Šã‚’è§£æ±º
3. **timescaleçµ±ä¸€** - å…¨ãƒ•ã‚¡ã‚¤ãƒ« `timescale 1ns / 1ps`
4. **ä¿¡å·å¹…æ•´åˆæ€§** - RTLã¨ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒé–“ã®å®Œå…¨ä¸€è‡´
5. **è‹±èªã‚³ãƒ¡ãƒ³ãƒˆ** - å…¨ã‚³ãƒ¡ãƒ³ãƒˆã‚’è‹±èªã§è¨˜è¿°
6. **æ³¢å½¢ãƒ•ã‚¡ã‚¤ãƒ«ç”Ÿæˆ** - .mxdå½¢å¼ã§ã®æ³¢å½¢ãƒ€ãƒ³ãƒ—ç¢ºèª

### ã‚«ãƒãƒ¬ãƒƒã‚¸å“è³ªåŸºæº–

```text
æœ€ä½åŸºæº–    ç›®æ¨™åŸºæº–    ç†æƒ³åŸºæº–
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
Line        100%       100%       100%      âœ…é”æˆæ¸ˆã¿
Toggle       >50%       >85%       >95%     ğŸ”´è¦æ”¹å–„
Expression   >75%       >90%       >98%     ğŸ”´è¦æ”¹å–„  
Functional   >30%       >80%       >95%     ğŸ”´è¦å®Ÿè£…
```

### æœ€ä½é™é”æˆã™ã¹ãåŸºæº–

- âœ… **UVM_ERROR: 0** (å¿…é ˆ)
- â–¡ **Toggle Coverage â‰¥ 50%** (ç¾åœ¨22.7%ã‹ã‚‰æ”¹å–„)
- â–¡ **Expression Coverage â‰¥ 75%** (ç¾åœ¨66.7%ã‹ã‚‰æ”¹å–„)
- â–¡ **Functional Coverage â‰¥ 30%** (ç¾åœ¨0%ã‹ã‚‰æ”¹å–„)

### ç†æƒ³çš„ãªé”æˆåŸºæº–

- â–¡ **Toggle Coverage â‰¥ 85%**
- â–¡ **Expression Coverage â‰¥ 90%**
- â–¡ **Functional Coverage â‰¥ 80%**

---

## âœ… ã‚¯ã‚¤ãƒƒã‚¯ãƒã‚§ãƒƒã‚¯ãƒªã‚¹ãƒˆ

æ—¥æ¬¡ã§ç¢ºèªã™ã¹ãæœ€å°é …ç›®ã€‚å®Ÿè¡Œå‰å¾Œã«ã“ã®ãƒã‚§ãƒƒã‚¯ã‚’æº€ãŸã—ã¦ã„ã‚‹ã‹ã‚’ç¢ºèªã™ã‚‹ã€‚

- ç’°å¢ƒ
    - [ ] DSIM_HOME / DSIM_ROOT / DSIM_LIB_PATH ãŒè¨­å®šæ¸ˆã¿ã§ã€å„ãƒ‘ã‚¹ãŒå­˜åœ¨
    - [ ] ï¼ˆå¿…è¦ã«å¿œã˜ã¦ï¼‰DSIM_LICENSE ãŒè¨­å®šæ¸ˆã¿
    - [ ] `sim/uvm/dsim_config.f` ã®ãƒ‘ã‚¹ãŒå…¨ã¦è§£æ±ºå¯èƒ½ï¼ˆæ¬ è½ãƒ•ã‚¡ã‚¤ãƒ«ãªã—ï¼‰
- è¨­è¨ˆå¥å…¨æ€§
    - [ ] ã™ã¹ã¦ã® SystemVerilog ãƒ•ã‚¡ã‚¤ãƒ«å…ˆé ­ã« `timescale 1ns / 1ps`
    - [ ] ãƒªã‚»ãƒƒãƒˆã¯ã€Œå¤–éƒ¨å…¥åŠ›ãƒ»åŒæœŸãƒ»ã‚¢ã‚¯ãƒ†ã‚£ãƒ–Highã€ã§æ¥ç¶šä¸€è‡´
    - [ ] DUT ã¨ TB ã®ã‚¤ãƒ³ã‚¿ãƒ¼ãƒ•ã‚§ãƒ¼ã‚¹ä¿¡å·å¹…ãŒå®Œå…¨ä¸€è‡´
- å®Ÿè¡Œ
    - [ ] `run_uvm.ps1` ã§ MXD æ³¢å½¢ã‚’æœ‰åŠ¹åŒ–ï¼ˆWaves ãƒ‡ãƒ•ã‚©ãƒ«ãƒˆæ¨å¥¨ï¼‰
    - [ ] ã‚«ãƒãƒ¬ãƒƒã‚¸ï¼ˆline/toggle/expression/functionalï¼‰ãŒæœ‰åŠ¹åŒ–ã•ã‚Œã¦ã„ã‚‹ã“ã¨ï¼ˆå®Ÿè£…ã‚¹ã‚¯ãƒªãƒ—ãƒˆ/DSIMè¨­å®šã§ç¢ºèªï¼‰
    - [ ] å®Ÿè¡Œã—ãŸãƒ†ã‚¹ãƒˆåã¨ seed ã‚’è¨˜éŒ²
- çµæœ
    - [ ] UVM_ERROR: 0
    - [ ] æ³¢å½¢ .mxd ãŒãƒ†ã‚¹ãƒˆåã§ä¿å­˜
    - [ ] metrics.db > 1MB ã‹ã¤ HTML ãƒ¬ãƒãƒ¼ãƒˆç”Ÿæˆ
    - [ ] ã‚«ãƒãƒ¬ãƒƒã‚¸ãŒå‰å›ã‹ã‚‰æ”¹å–„ã€ã‚‚ã—ãã¯æ”¹å–„ç†ç”±ã‚’è¨˜éŒ²

ãƒ¡ãƒ¢: ã‚«ãƒãƒ¬ãƒƒã‚¸æœ‰åŠ¹åŒ–ã®è©³ç´°ãƒ•ãƒ©ã‚°ã¯ DSIM ãƒãƒ¼ã‚¸ãƒ§ãƒ³ã«ä¾å­˜ã™ã‚‹ãŸã‚ã€ãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆã® `run_uvm.ps1`/`universal_uvm_runner.ps1` ã§çµ±ä¸€è¨­å®šã‚’ç¢ºèªãƒ»ç¶­æŒã™ã‚‹ã“ã¨ã€‚

## ğŸ“ ä½œæ¥­å®Œäº†æ™‚ã®å‡¦ç†

### ä½œæ¥­å®Œäº†æ™‚ã®å¿…é ˆãƒã‚§ãƒƒã‚¯ãƒªã‚¹ãƒˆ
- [ ] **dsim.log ã§UVM_ERROR: 0ç¢ºèª**
- [ ] **å…¨ã‚«ãƒãƒ¬ãƒƒã‚¸ç›®æ¨™é”æˆç¢ºèª**  
- [ ] **æ³¢å½¢ãƒ•ã‚¡ã‚¤ãƒ«(.mxd)ç”Ÿæˆç¢ºèª**
- [ ] **metrics.db ã‚µã‚¤ã‚º > 1MB ç¢ºèª**
- [ ] **HTML ã‚«ãƒãƒ¬ãƒƒã‚¸ãƒ¬ãƒãƒ¼ãƒˆç”Ÿæˆç¢ºèª**
- [ ] **é–‹ç™ºæ—¥è¨˜ä½œæˆ** (`docs/diary_YYYYMMDD.md`)

### è‡ªå‹•ãƒ¬ãƒãƒ¼ãƒˆç”Ÿæˆ
```powershell
# ä½œæ¥­å®Œäº†ãƒ¬ãƒãƒ¼ãƒˆè‡ªå‹•ç”Ÿæˆ
function Generate-CompletionReport {
    $reportDate = Get-Date -Format "yyyy-MM-dd_HHmm"
    $reportFile = "docs\completion_report_$reportDate.md"
    
    # ã‚«ãƒãƒ¬ãƒƒã‚¸æƒ…å ±è‡ªå‹•æŠ½å‡º
    $coverageInfo = ""
    if (Test-Path "coverage_report\index.html") {
        $htmlContent = Get-Content "coverage_report\index.html" -Raw
        if ($htmlContent -match "Toggle.*?(\d+\.\d+)%") {
            $toggleCov = $matches[1]
            $coverageInfo += "- Toggle Coverage: $toggleCov%`n"
        }
        if ($htmlContent -match "Expression.*?(\d+\.\d+)%") {
            $exprCov = $matches[1]
            $coverageInfo += "- Expression Coverage: $exprCov%`n"
        }
    }
    
    # UVMã‚¨ãƒ©ãƒ¼æ•°è‡ªå‹•ã‚«ã‚¦ãƒ³ãƒˆ
    $uvmErrors = "0"
    if (Test-Path "dsim.log") {
        $logContent = Get-Content "dsim.log" -Raw
        $errorMatches = [regex]::Matches($logContent, "UVM_ERROR")
        $uvmErrors = $errorMatches.Count
    }
    
    # ãƒ¬ãƒãƒ¼ãƒˆå†…å®¹ç”Ÿæˆ
    $reportContent = @"
# ğŸ¯ AXIUART_ SystemVerilogæ¤œè¨¼ ä½œæ¥­å®Œäº†ãƒ¬ãƒãƒ¼ãƒˆ

## ğŸ“‹ åŸºæœ¬æƒ…å ±
- **ä½œæ¥­æ—¥æ™‚**: $(Get-Date -Format "yyyyå¹´MMæœˆddæ—¥ HH:mm")
- **UVM_ERROR**: $uvmErrors ä»¶
- **ãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆ**: AXIUART_ UART-AXI4 Lite Bridge System

## ğŸ“Š é”æˆã—ãŸã‚«ãƒãƒ¬ãƒƒã‚¸
$coverageInfo

## ğŸ”§ å®Ÿè£…ã—ãŸæ©Ÿèƒ½
[å®Ÿè£…ã—ãŸå…·ä½“çš„ãªæ©Ÿèƒ½ã‚’è¨˜è¿°ã—ã¦ãã ã•ã„]

## ğŸ“ ç™ºè¦‹ã—ãŸæŠ€è¡“çš„çŸ¥è¦‹
[é‡è¦ãªç™ºè¦‹äº‹é …ã‚’è¨˜è¿°ã—ã¦ãã ã•ã„]

## ğŸš€ æ¬¡ä½œæ¥­è€…ã¸ã®ç”³ã—é€ã‚Šäº‹é …
[ç¶™ç¶šã™ã¹ãä½œæ¥­ã¨å„ªå…ˆåº¦ã‚’è¨˜è¿°ã—ã¦ãã ã•ã„]
"@

    $reportContent | Out-File -FilePath $reportFile -Encoding UTF8
    Write-Host "âœ… ä½œæ¥­å®Œäº†ãƒ¬ãƒãƒ¼ãƒˆç”Ÿæˆ: $reportFile" -ForegroundColor Green
    
    if (Get-Command "code" -ErrorAction SilentlyContinue) {
        code $reportFile
    } else {
        Start-Process notepad $reportFile
    }
}

# ä½œæ¥­å®Œäº†æ™‚ã«å®Ÿè¡Œ
Generate-CompletionReport
```

---

## ğŸ“š ç¶™ç¶šé–‹ç™ºæŒ‡é‡

### SystemVerilogå°‚é–€å®¶ã¨ã—ã¦ã®å¿ƒå¾—
1. **å“è³ªè‡³ä¸Šä¸»ç¾©** - å¦¥å”ã®ãªã„æ¤œè¨¼ç’°å¢ƒæ§‹ç¯‰
2. **ç¶™ç¶šæ”¹å–„** - å¸¸ã«ã‚«ãƒãƒ¬ãƒƒã‚¸å‘ä¸Šã‚’è¿½æ±‚
3. **æŠ€è¡“å…±æœ‰** - ç™ºè¦‹ã—ãŸçŸ¥è¦‹ã‚’å¿…ãšæ–‡æ›¸åŒ–
4. **è«–ç†çš„æ€è€ƒ** - æ„Ÿè¦šã§ã¯ãªããƒ‡ãƒ¼ã‚¿ã«åŸºã¥ãåˆ¤æ–­
5. **å®Ÿè·µé‡è¦–** - ç†è«–ã ã‘ã§ãªãå‹•ä½œã™ã‚‹å®Ÿè£…

### æ®µéšçš„ã‚¢ãƒ—ãƒ­ãƒ¼ãƒ
1. **Phase 1**: ç’°å¢ƒç¢ºèª â†’ åŸºæœ¬ãƒ†ã‚¹ãƒˆ â†’ ã‚¨ãƒ©ãƒ¼ã‚¼ãƒ­ç¢ºèª
2. **Phase 2**: UARTé€ä¿¡å®Ÿè£… â†’ Toggle Coverageæ”¹å–„  
3. **Phase 3**: å‹•çš„è¨­å®šå®Ÿè£… â†’ Expression Coverageæ”¹å–„
4. **Phase 4**: Functional Coverageå®Ÿè£… â†’ ç›®æ¨™é”æˆ
5. **Phase 5**: æœ€çµ‚æ¤œè¨¼ â†’ ãƒ‰ã‚­ãƒ¥ãƒ¡ãƒ³ãƒˆå®Œæˆ

### ãƒ‡ãƒãƒƒã‚°åŠ¹ç‡åŒ–
- **æ³¢å½¢ãƒ•ã‚¡ã‚¤ãƒ«æ´»ç”¨**: ä¿¡å·ã®å‹•ä½œã‚’è¦–è¦šçš„ã«ç¢ºèª
- **ãƒ­ã‚°è§£æè‡ªå‹•åŒ–**: PowerShellã‚¹ã‚¯ãƒªãƒ—ãƒˆã§åŠ¹ç‡çš„åˆ†æ  
- **æ®µéšçš„å®Ÿè£…**: å°ã•ãªå¤‰æ›´ã‚’ç©ã¿é‡ã­ã¦ç¢ºå®Ÿã«æ”¹å–„

### é‡è¦ãƒ•ã‚¡ã‚¤ãƒ«
| ãƒ•ã‚¡ã‚¤ãƒ« | ç”¨é€” | ç·¨é›†è¦å¦ |
|----------|------|----------|
| `sequences/coverage_sequences.sv` | ãƒ†ã‚¹ãƒˆã‚·ãƒ¼ã‚±ãƒ³ã‚¹ | ğŸ”´ è¦ç·¨é›† |
| `packages/uart_axi4_test_pkg.sv` | ã‚«ãƒãƒ¬ãƒƒã‚¸å®šç¾© | ğŸ”´ è¦ç·¨é›† |
| `uart_axi4_advanced_coverage_test.sv` | ãƒ¡ã‚¤ãƒ³ãƒ†ã‚¹ãƒˆ | ğŸŸ¡ ç¢ºèªã®ã¿ |
| `run_uvm.ps1` | å®Ÿè¡Œã‚¹ã‚¯ãƒªãƒ—ãƒˆ | âœ… ä½¿ç”¨ã®ã¿ |

---

## ğŸ¯ æœ€çµ‚ç›®æ¨™

**ã€Œæ¬¡ä½œæ¥­è€…ãŒè¿·ã‚ãšç¶™ç¶šã§ãã‚‹å®Œç’§ãªæ¤œè¨¼ç’°å¢ƒã®æ§‹ç¯‰ã€**

- Toggle Coverage 85%ä»¥ä¸Šé”æˆ
- Expression Coverage 90%ä»¥ä¸Šé”æˆ  
- Functional Coverage 80%ä»¥ä¸Šé”æˆ
- å…¨ã‚¨ãƒ©ãƒ¼ã‚¼ãƒ­ã®ç¶­æŒ
- åŒ…æ‹¬çš„ãƒ‰ã‚­ãƒ¥ãƒ¡ãƒ³ãƒˆæ•´å‚™

---

## ğŸ“ å‚è€ƒãƒ‰ã‚­ãƒ¥ãƒ¡ãƒ³ãƒˆ

### ãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆãƒ•ã‚¡ã‚¤ãƒ«
- `docs/design_overview.md` - ã‚·ã‚¹ãƒ†ãƒ è¨­è¨ˆæ¦‚è¦
- `docs/uart_axi4_protocol.md` - ãƒ—ãƒ­ãƒˆã‚³ãƒ«ä»•æ§˜
- `docs/register_map.md` - ãƒ¬ã‚¸ã‚¹ã‚¿ãƒãƒƒãƒ—

### å¤–éƒ¨ãƒªãƒ•ã‚¡ãƒ¬ãƒ³ã‚¹
- [DSIM User Manual](https://help.metrics.ca/support/solutions/articles/154000141193)
- [UVM 1.2 Reference Manual](IEEE 1800.2-2017)

---

*SystemVerilogæ¤œè¨¼ã®ãƒ—ãƒ­ãƒ•ã‚§ãƒƒã‚·ãƒ§ãƒŠãƒ«ã¨ã—ã¦ã€å¦¥å”ã®ãªã„å“è³ªã‚’è¿½æ±‚ã—ã¦ãã ã•ã„ã€‚*
*æŠ€è¡“çš„ãªå£ã«ã¶ã¤ã‹ã£ãŸæ™‚ã¯ã€è«–ç†çš„åˆ†æã¨æ®µéšçš„ã‚¢ãƒ—ãƒ­ãƒ¼ãƒã§å¿…ãšçªç ´ã§ãã¾ã™ã€‚*

**ğŸ¯ ä»Šæ—¥ã®ã‚´ãƒ¼ãƒ«: Toggle Coverage ã‚’ 30% ä»¥ä¸Šæ”¹å–„ã™ã‚‹**

**Good Luck, SystemVerilog Verification Engineer! ğŸš€**