// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "04/09/2019 06:33:15"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module datapath (
	clk,
	reset_n,
	write_reg_file,
	result_mux_select,
	op1_mux_select,
	op2_mux_select,
	start_delay_counter,
	enable_delay_counter,
	commit_branch,
	increment_pc,
	alu_add_sub,
	alu_set_low,
	alu_set_high,
	load_temp,
	increment_temp,
	decrement_temp,
	select_immediate,
	select_write_address,
	br,
	brz,
	addi,
	subi,
	sr0,
	srh0,
	clr,
	mov,
	mova,
	movr,
	movrhs,
	pause,
	delay_done,
	temp_is_positive,
	temp_is_negative,
	temp_is_zero,
	register0_is_zero,
	stepper_signals,
	RF_selected0,
	RF_selected1,
	RF_2out,
	RF_0out,
	RF_3out,
	Op1mux_out,
	Op2mux_out,
	PC_out,
	ALU_out,
	IM_Q,
	IE_out,
	WAS_out,
	RM_out);
input 	clk;
input 	reset_n;
input 	write_reg_file;
input 	result_mux_select;
input 	[1:0] op1_mux_select;
input 	[1:0] op2_mux_select;
input 	start_delay_counter;
input 	enable_delay_counter;
input 	commit_branch;
input 	increment_pc;
input 	alu_add_sub;
input 	alu_set_low;
input 	alu_set_high;
input 	load_temp;
input 	increment_temp;
input 	decrement_temp;
input 	[1:0] select_immediate;
input 	[1:0] select_write_address;
output 	br;
output 	brz;
output 	addi;
output 	subi;
output 	sr0;
output 	srh0;
output 	clr;
output 	mov;
output 	mova;
output 	movr;
output 	movrhs;
output 	pause;
output 	delay_done;
output 	temp_is_positive;
output 	temp_is_negative;
output 	temp_is_zero;
output 	register0_is_zero;
output 	[3:0] stepper_signals;
output 	[7:0] RF_selected0;
output 	[7:0] RF_selected1;
output 	[7:0] RF_2out;
output 	[7:0] RF_0out;
output 	[7:0] RF_3out;
output 	[7:0] Op1mux_out;
output 	[7:0] Op2mux_out;
output 	[7:0] PC_out;
output 	[7:0] ALU_out;
output 	[7:0] IM_Q;
output 	[7:0] IE_out;
output 	[1:0] WAS_out;
output 	[7:0] RM_out;

// Design Ports Information
// br	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// brz	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addi	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// subi	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sr0	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// srh0	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clr	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mov	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mova	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// movr	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// movrhs	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pause	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// delay_done	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp_is_positive	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp_is_negative	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp_is_zero	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// register0_is_zero	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stepper_signals[0]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stepper_signals[1]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stepper_signals[2]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stepper_signals[3]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_selected0[0]	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_selected0[1]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_selected0[2]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_selected0[3]	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_selected0[4]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_selected0[5]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_selected0[6]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_selected0[7]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_selected1[0]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_selected1[1]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_selected1[2]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_selected1[3]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_selected1[4]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_selected1[5]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_selected1[6]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_selected1[7]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_2out[0]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_2out[1]	=>  Location: PIN_AJ2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_2out[2]	=>  Location: PIN_AH5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_2out[3]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_2out[4]	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_2out[5]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_2out[6]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_2out[7]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_0out[0]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_0out[1]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_0out[2]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_0out[3]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_0out[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_0out[5]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_0out[6]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_0out[7]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_3out[0]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_3out[1]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_3out[2]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_3out[3]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_3out[4]	=>  Location: PIN_AK2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_3out[5]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_3out[6]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_3out[7]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Op1mux_out[0]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Op1mux_out[1]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Op1mux_out[2]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Op1mux_out[3]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Op1mux_out[4]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Op1mux_out[5]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Op1mux_out[6]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Op1mux_out[7]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Op2mux_out[0]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Op2mux_out[1]	=>  Location: PIN_AJ1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Op2mux_out[2]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Op2mux_out[3]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Op2mux_out[4]	=>  Location: PIN_AG1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Op2mux_out[5]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Op2mux_out[6]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Op2mux_out[7]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[0]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[1]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[2]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[3]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[4]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[5]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[6]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[7]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[0]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[1]	=>  Location: PIN_AD9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[2]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[3]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[5]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[6]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[7]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IM_Q[0]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IM_Q[1]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IM_Q[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IM_Q[3]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IM_Q[4]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IM_Q[5]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IM_Q[6]	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IM_Q[7]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IE_out[0]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IE_out[1]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IE_out[2]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IE_out[3]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IE_out[4]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IE_out[5]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IE_out[6]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IE_out[7]	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WAS_out[0]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WAS_out[1]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RM_out[0]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RM_out[1]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RM_out[2]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RM_out[3]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RM_out[4]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RM_out[5]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RM_out[6]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RM_out[7]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// op1_mux_select[0]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// op1_mux_select[1]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// op2_mux_select[0]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// op2_mux_select[1]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// select_immediate[0]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// select_immediate[1]	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_set_low	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_set_high	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// select_write_address[0]	=>  Location: PIN_AH2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// select_write_address[1]	=>  Location: PIN_AG2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result_mux_select	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start_delay_counter	=>  Location: PIN_AJ5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// enable_delay_counter	=>  Location: PIN_AG5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset_n	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_reg_file	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// commit_branch	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// increment_pc	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_add_sub	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// decrement_temp	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// increment_temp	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// load_temp	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \the_pc|Add0~1_sumout ;
wire \alu_set_low~input_o ;
wire \alu_set_high~input_o ;
wire \op2_mux_select[1]~input_o ;
wire \op2_mux_select[0]~input_o ;
wire \result_mux_select~input_o ;
wire \reset_n~input_o ;
wire \write_reg_file~input_o ;
wire \select_write_address[0]~input_o ;
wire \select_write_address[1]~input_o ;
wire \the_pc|Add0~2 ;
wire \the_pc|Add0~5_sumout ;
wire \op1_mux_select[1]~input_o ;
wire \op1_mux_select[0]~input_o ;
wire \the_pc|Add0~6 ;
wire \the_pc|Add0~9_sumout ;
wire \the_regfile|reg3[2]~feeder_combout ;
wire \the_regfile|Decoder0~1_combout ;
wire \the_regfile|Decoder0~3_combout ;
wire \the_pc|Add0~10 ;
wire \the_pc|Add0~13_sumout ;
wire \select_immediate[0]~input_o ;
wire \select_immediate[1]~input_o ;
wire \the_regfile|reg3[3]~feeder_combout ;
wire \the_regfile|Mux12~0_combout ;
wire \the_op2_mux|Mux4~0_combout ;
wire \alu_add_sub~input_o ;
wire \the_regfile|selected1[3]~DUPLICATE_q ;
wire \the_op2_mux|Mux4~1_combout ;
wire \the_pc|Add0~14 ;
wire \the_pc|Add0~17_sumout ;
wire \the_regfile|Mux11~0_combout ;
wire \the_op2_mux|Mux3~0_combout ;
wire \the_alu|Add0~14 ;
wire \the_alu|Add0~17_sumout ;
wire \the_result_mux|result[4]~4_combout ;
wire \the_pc|Add0~18 ;
wire \the_pc|Add0~21_sumout ;
wire \the_regfile|Mux10~0_combout ;
wire \the_op2_mux|Mux2~0_combout ;
wire \the_alu|Add0~18 ;
wire \the_alu|Add0~21_sumout ;
wire \the_result_mux|result[5]~5_combout ;
wire \the_regfile|Mux2~0_combout ;
wire \the_op1_mux|Mux2~0_combout ;
wire \the_alu|result[5]~5_combout ;
wire \commit_branch~input_o ;
wire \increment_pc~input_o ;
wire \the_pc|pc[1]~0_combout ;
wire \the_pc|Add0~22 ;
wire \the_pc|Add0~25_sumout ;
wire \the_regfile|Mux9~0_combout ;
wire \the_op2_mux|Mux1~0_combout ;
wire \the_alu|Add0~22 ;
wire \the_alu|Add0~25_sumout ;
wire \the_result_mux|result[6]~6_combout ;
wire \the_regfile|Mux1~0_combout ;
wire \the_op1_mux|Mux1~0_combout ;
wire \the_alu|result[6]~6_combout ;
wire \the_pc|Add0~26 ;
wire \the_pc|Add0~29_sumout ;
wire \the_regfile|reg3[7]~feeder_combout ;
wire \the_regfile|Mux8~0_combout ;
wire \the_op2_mux|Mux0~0_combout ;
wire \the_alu|Add0~26 ;
wire \the_alu|Add0~29_sumout ;
wire \the_result_mux|result[7]~7_combout ;
wire \the_regfile|Mux0~0_combout ;
wire \the_op1_mux|Mux0~0_combout ;
wire \the_alu|result[7]~7_combout ;
wire \the_regfile|Mux3~0_combout ;
wire \the_op1_mux|Mux3~0_combout ;
wire \the_alu|result[4]~4_combout ;
wire \the_op2_mux|Mux5~1_combout ;
wire \the_op2_mux|Mux6~1_combout ;
wire \the_op2_mux|Mux7~1_combout ;
wire \the_alu|Add0~34_cout ;
wire \the_alu|Add0~2 ;
wire \the_alu|Add0~6 ;
wire \the_alu|Add0~10 ;
wire \the_alu|Add0~13_sumout ;
wire \the_result_mux|result[3]~3_combout ;
wire \the_regfile|Mux4~0_combout ;
wire \the_op1_mux|Mux4~0_combout ;
wire \the_alu|result[3]~3_combout ;
wire \the_regfile|Mux13~0_combout ;
wire \the_immediate_extractor|Mux0~0_combout ;
wire \the_op2_mux|Mux5~0_combout ;
wire \the_alu|Add0~9_sumout ;
wire \the_result_mux|result[2]~2_combout ;
wire \the_regfile|Mux5~0_combout ;
wire \the_op1_mux|Mux5~0_combout ;
wire \the_alu|result[2]~2_combout ;
wire \the_write_address_select|Mux1~0_combout ;
wire \the_regfile|Decoder0~2_combout ;
wire \the_regfile|Mux14~0_combout ;
wire \the_immediate_extractor|Mux1~0_combout ;
wire \the_op2_mux|Mux6~0_combout ;
wire \the_alu|Add0~5_sumout ;
wire \the_result_mux|result[1]~1_combout ;
wire \the_regfile|Mux6~0_combout ;
wire \the_op1_mux|Mux6~0_combout ;
wire \the_alu|result[1]~1_combout ;
wire \the_write_address_select|Mux0~0_combout ;
wire \the_regfile|Decoder0~0_combout ;
wire \the_regfile|Mux7~0_combout ;
wire \the_op1_mux|Mux7~0_combout ;
wire \the_alu|Add0~1_sumout ;
wire \the_result_mux|result[0]~0_combout ;
wire \the_regfile|Mux15~0_combout ;
wire \the_immediate_extractor|Mux2~0_combout ;
wire \the_op2_mux|Mux7~0_combout ;
wire \the_alu|result[0]~0_combout ;
wire \the_decoder|Equal0~0_combout ;
wire \the_decoder|Equal1~0_combout ;
wire \the_decoder|Equal2~0_combout ;
wire \the_decoder|Equal3~0_combout ;
wire \the_decoder|Equal4~0_combout ;
wire \the_decoder|Equal5~0_combout ;
wire \the_decoder|Equal6~0_combout ;
wire \the_decoder|Equal7~0_combout ;
wire \the_decoder|Equal8~0_combout ;
wire \the_decoder|Equal8~1_combout ;
wire \the_decoder|Equal9~0_combout ;
wire \the_decoder|Equal10~0_combout ;
wire \the_decoder|Equal11~0_combout ;
wire \the_delay_counter|msec10|Add0~5_sumout ;
wire \the_delay_counter|msec10|Add0~2 ;
wire \the_delay_counter|msec10|Add0~61_sumout ;
wire \the_delay_counter|msec10|Add0~62 ;
wire \the_delay_counter|msec10|Add0~57_sumout ;
wire \the_delay_counter|msec10|Add0~58 ;
wire \the_delay_counter|msec10|Add0~69_sumout ;
wire \the_delay_counter|msec10|Add0~70 ;
wire \the_delay_counter|msec10|Add0~53_sumout ;
wire \the_delay_counter|msec10|Add0~54 ;
wire \the_delay_counter|msec10|Add0~29_sumout ;
wire \the_delay_counter|msec10|Add0~30 ;
wire \the_delay_counter|msec10|Add0~25_sumout ;
wire \the_delay_counter|msec10|Add0~26 ;
wire \the_delay_counter|msec10|Add0~21_sumout ;
wire \the_delay_counter|msec10|Add0~22 ;
wire \the_delay_counter|msec10|Add0~17_sumout ;
wire \the_delay_counter|msec10|Add0~18 ;
wire \the_delay_counter|msec10|Add0~33_sumout ;
wire \the_delay_counter|msec10|Add0~34 ;
wire \the_delay_counter|msec10|Add0~37_sumout ;
wire \the_delay_counter|msec10|Add0~38 ;
wire \the_delay_counter|msec10|Add0~41_sumout ;
wire \the_delay_counter|msec10|Add0~42 ;
wire \the_delay_counter|msec10|Add0~45_sumout ;
wire \the_delay_counter|msec10|Add0~46 ;
wire \the_delay_counter|msec10|Add0~49_sumout ;
wire \the_delay_counter|msec10|Add0~50 ;
wire \the_delay_counter|msec10|Add0~9_sumout ;
wire \the_delay_counter|msec10|Add0~10 ;
wire \the_delay_counter|msec10|Add0~13_sumout ;
wire \the_delay_counter|Equal0~0_combout ;
wire \the_delay_counter|msec10|Add0~14 ;
wire \the_delay_counter|msec10|Add0~73_sumout ;
wire \the_delay_counter|msec10|Add0~74 ;
wire \the_delay_counter|msec10|Add0~65_sumout ;
wire \the_delay_counter|Equal0~2_combout ;
wire \the_delay_counter|Equal0~1_combout ;
wire \the_delay_counter|msec10|counter[10]~0_combout ;
wire \the_delay_counter|msec10|Add0~6 ;
wire \the_delay_counter|msec10|Add0~1_sumout ;
wire \start_delay_counter~input_o ;
wire \the_delay_counter|Add0~9_sumout ;
wire \enable_delay_counter~input_o ;
wire \the_delay_counter|Equal0~3_combout ;
wire \the_delay_counter|mydelay[3]~0_combout ;
wire \the_delay_counter|Add0~10 ;
wire \the_delay_counter|Add0~13_sumout ;
wire \the_delay_counter|Add0~14 ;
wire \the_delay_counter|Add0~5_sumout ;
wire \the_delay_counter|Add0~6 ;
wire \the_delay_counter|Add0~17_sumout ;
wire \the_delay_counter|Add0~18 ;
wire \the_delay_counter|Add0~21_sumout ;
wire \the_delay_counter|Add0~22 ;
wire \the_delay_counter|Add0~1_sumout ;
wire \the_delay_counter|Add0~2 ;
wire \the_delay_counter|Add0~25_sumout ;
wire \the_delay_counter|Add0~26 ;
wire \the_delay_counter|Add0~29_sumout ;
wire \the_delay_counter|Equal1~0_combout ;
wire \the_delay_counter|Equal1~1_combout ;
wire \the_delay_counter|done~0_combout ;
wire \the_delay_counter|done~q ;
wire \decrement_temp~input_o ;
wire \the_temp_register|Add0~25_sumout ;
wire \increment_temp~input_o ;
wire \the_temp_register|temp~0_combout ;
wire \load_temp~input_o ;
wire \the_temp_register|temp[7]~1_combout ;
wire \the_temp_register|Add0~26 ;
wire \the_temp_register|Add0~29_sumout ;
wire \the_temp_register|Add0~30 ;
wire \the_temp_register|Add0~21_sumout ;
wire \the_temp_register|Add0~22 ;
wire \the_temp_register|Add0~17_sumout ;
wire \the_temp_register|Add0~18 ;
wire \the_temp_register|Add0~13_sumout ;
wire \the_temp_register|Add0~14 ;
wire \the_temp_register|Add0~9_sumout ;
wire \the_regfile|selected0[5]~DUPLICATE_q ;
wire \the_temp_register|Equal0~1_combout ;
wire \the_temp_register|Add0~10 ;
wire \the_temp_register|Add0~5_sumout ;
wire \the_temp_register|Add0~6 ;
wire \the_temp_register|Add0~1_sumout ;
wire \the_regfile|selected0[7]~DUPLICATE_q ;
wire \the_temp_register|Equal0~0_combout ;
wire \the_temp_register|always0~0_combout ;
wire \the_temp_register|positive~q ;
wire \the_temp_register|negative~feeder_combout ;
wire \the_temp_register|negative~q ;
wire \the_temp_register|Equal0~2_combout ;
wire \the_temp_register|zero~q ;
wire \the_branch_logic|Equal0~0_combout ;
wire \the_branch_logic|Equal0~1_combout ;
wire \the_op2_mux|Mux3~1_combout ;
wire \the_op2_mux|Mux2~1_combout ;
wire \the_op2_mux|Mux1~1_combout ;
wire \the_op2_mux|Mux0~1_combout ;
wire \the_immediate_extractor|immediate[3]~0_combout ;
wire \the_immediate_extractor|immediate[4]~1_combout ;
wire [3:0] \the_stepper_rom|altsyncram_component|auto_generated|q_a ;
wire [7:0] \the_regfile|selected0 ;
wire [7:0] \the_pc|pc ;
wire [7:0] \the_regfile|reg0 ;
wire [7:0] \the_instruction_rom|altsyncram_component|auto_generated|q_a ;
wire [18:0] \the_delay_counter|msec10|counter ;
wire [7:0] \the_delay_counter|mydelay ;
wire [7:0] \the_temp_register|temp ;
wire [7:0] \the_regfile|selected1 ;
wire [7:0] \the_regfile|reg2 ;
wire [7:0] \the_regfile|reg3 ;
wire [7:0] \the_regfile|reg1 ;

wire [19:0] \the_stepper_rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [19:0] \the_instruction_rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \the_stepper_rom|altsyncram_component|auto_generated|q_a [0] = \the_stepper_rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \the_stepper_rom|altsyncram_component|auto_generated|q_a [1] = \the_stepper_rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \the_stepper_rom|altsyncram_component|auto_generated|q_a [2] = \the_stepper_rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \the_stepper_rom|altsyncram_component|auto_generated|q_a [3] = \the_stepper_rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];

assign \the_instruction_rom|altsyncram_component|auto_generated|q_a [0] = \the_instruction_rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \the_instruction_rom|altsyncram_component|auto_generated|q_a [1] = \the_instruction_rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \the_instruction_rom|altsyncram_component|auto_generated|q_a [2] = \the_instruction_rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \the_instruction_rom|altsyncram_component|auto_generated|q_a [3] = \the_instruction_rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \the_instruction_rom|altsyncram_component|auto_generated|q_a [4] = \the_instruction_rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \the_instruction_rom|altsyncram_component|auto_generated|q_a [5] = \the_instruction_rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \the_instruction_rom|altsyncram_component|auto_generated|q_a [6] = \the_instruction_rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \the_instruction_rom|altsyncram_component|auto_generated|q_a [7] = \the_instruction_rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \br~output (
	.i(\the_decoder|Equal0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(br),
	.obar());
// synopsys translate_off
defparam \br~output .bus_hold = "false";
defparam \br~output .open_drain_output = "false";
defparam \br~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \brz~output (
	.i(\the_decoder|Equal1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(brz),
	.obar());
// synopsys translate_off
defparam \brz~output .bus_hold = "false";
defparam \brz~output .open_drain_output = "false";
defparam \brz~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \addi~output (
	.i(\the_decoder|Equal2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addi),
	.obar());
// synopsys translate_off
defparam \addi~output .bus_hold = "false";
defparam \addi~output .open_drain_output = "false";
defparam \addi~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \subi~output (
	.i(\the_decoder|Equal3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(subi),
	.obar());
// synopsys translate_off
defparam \subi~output .bus_hold = "false";
defparam \subi~output .open_drain_output = "false";
defparam \subi~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \sr0~output (
	.i(\the_decoder|Equal4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sr0),
	.obar());
// synopsys translate_off
defparam \sr0~output .bus_hold = "false";
defparam \sr0~output .open_drain_output = "false";
defparam \sr0~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \srh0~output (
	.i(\the_decoder|Equal5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(srh0),
	.obar());
// synopsys translate_off
defparam \srh0~output .bus_hold = "false";
defparam \srh0~output .open_drain_output = "false";
defparam \srh0~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \clr~output (
	.i(\the_decoder|Equal6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(clr),
	.obar());
// synopsys translate_off
defparam \clr~output .bus_hold = "false";
defparam \clr~output .open_drain_output = "false";
defparam \clr~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \mov~output (
	.i(\the_decoder|Equal7~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mov),
	.obar());
// synopsys translate_off
defparam \mov~output .bus_hold = "false";
defparam \mov~output .open_drain_output = "false";
defparam \mov~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \mova~output (
	.i(\the_decoder|Equal8~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mova),
	.obar());
// synopsys translate_off
defparam \mova~output .bus_hold = "false";
defparam \mova~output .open_drain_output = "false";
defparam \mova~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \movr~output (
	.i(\the_decoder|Equal9~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(movr),
	.obar());
// synopsys translate_off
defparam \movr~output .bus_hold = "false";
defparam \movr~output .open_drain_output = "false";
defparam \movr~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \movrhs~output (
	.i(\the_decoder|Equal10~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(movrhs),
	.obar());
// synopsys translate_off
defparam \movrhs~output .bus_hold = "false";
defparam \movrhs~output .open_drain_output = "false";
defparam \movrhs~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \pause~output (
	.i(\the_decoder|Equal11~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pause),
	.obar());
// synopsys translate_off
defparam \pause~output .bus_hold = "false";
defparam \pause~output .open_drain_output = "false";
defparam \pause~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N19
cyclonev_io_obuf \delay_done~output (
	.i(\the_delay_counter|done~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(delay_done),
	.obar());
// synopsys translate_off
defparam \delay_done~output .bus_hold = "false";
defparam \delay_done~output .open_drain_output = "false";
defparam \delay_done~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N19
cyclonev_io_obuf \temp_is_positive~output (
	.i(\the_temp_register|positive~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(temp_is_positive),
	.obar());
// synopsys translate_off
defparam \temp_is_positive~output .bus_hold = "false";
defparam \temp_is_positive~output .open_drain_output = "false";
defparam \temp_is_positive~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cyclonev_io_obuf \temp_is_negative~output (
	.i(\the_temp_register|negative~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(temp_is_negative),
	.obar());
// synopsys translate_off
defparam \temp_is_negative~output .bus_hold = "false";
defparam \temp_is_negative~output .open_drain_output = "false";
defparam \temp_is_negative~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \temp_is_zero~output (
	.i(\the_temp_register|zero~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(temp_is_zero),
	.obar());
// synopsys translate_off
defparam \temp_is_zero~output .bus_hold = "false";
defparam \temp_is_zero~output .open_drain_output = "false";
defparam \temp_is_zero~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \register0_is_zero~output (
	.i(\the_branch_logic|Equal0~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(register0_is_zero),
	.obar());
// synopsys translate_off
defparam \register0_is_zero~output .bus_hold = "false";
defparam \register0_is_zero~output .open_drain_output = "false";
defparam \register0_is_zero~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N2
cyclonev_io_obuf \stepper_signals[0]~output (
	.i(\the_stepper_rom|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(stepper_signals[0]),
	.obar());
// synopsys translate_off
defparam \stepper_signals[0]~output .bus_hold = "false";
defparam \stepper_signals[0]~output .open_drain_output = "false";
defparam \stepper_signals[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N53
cyclonev_io_obuf \stepper_signals[1]~output (
	.i(\the_stepper_rom|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(stepper_signals[1]),
	.obar());
// synopsys translate_off
defparam \stepper_signals[1]~output .bus_hold = "false";
defparam \stepper_signals[1]~output .open_drain_output = "false";
defparam \stepper_signals[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N76
cyclonev_io_obuf \stepper_signals[2]~output (
	.i(\the_stepper_rom|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(stepper_signals[2]),
	.obar());
// synopsys translate_off
defparam \stepper_signals[2]~output .bus_hold = "false";
defparam \stepper_signals[2]~output .open_drain_output = "false";
defparam \stepper_signals[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N36
cyclonev_io_obuf \stepper_signals[3]~output (
	.i(\the_stepper_rom|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(stepper_signals[3]),
	.obar());
// synopsys translate_off
defparam \stepper_signals[3]~output .bus_hold = "false";
defparam \stepper_signals[3]~output .open_drain_output = "false";
defparam \stepper_signals[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N53
cyclonev_io_obuf \RF_selected0[0]~output (
	.i(\the_regfile|selected0 [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_selected0[0]),
	.obar());
// synopsys translate_off
defparam \RF_selected0[0]~output .bus_hold = "false";
defparam \RF_selected0[0]~output .open_drain_output = "false";
defparam \RF_selected0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \RF_selected0[1]~output (
	.i(\the_regfile|selected0 [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_selected0[1]),
	.obar());
// synopsys translate_off
defparam \RF_selected0[1]~output .bus_hold = "false";
defparam \RF_selected0[1]~output .open_drain_output = "false";
defparam \RF_selected0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \RF_selected0[2]~output (
	.i(\the_regfile|selected0 [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_selected0[2]),
	.obar());
// synopsys translate_off
defparam \RF_selected0[2]~output .bus_hold = "false";
defparam \RF_selected0[2]~output .open_drain_output = "false";
defparam \RF_selected0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N93
cyclonev_io_obuf \RF_selected0[3]~output (
	.i(\the_regfile|selected0 [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_selected0[3]),
	.obar());
// synopsys translate_off
defparam \RF_selected0[3]~output .bus_hold = "false";
defparam \RF_selected0[3]~output .open_drain_output = "false";
defparam \RF_selected0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \RF_selected0[4]~output (
	.i(\the_regfile|selected0 [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_selected0[4]),
	.obar());
// synopsys translate_off
defparam \RF_selected0[4]~output .bus_hold = "false";
defparam \RF_selected0[4]~output .open_drain_output = "false";
defparam \RF_selected0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N2
cyclonev_io_obuf \RF_selected0[5]~output (
	.i(\the_regfile|selected0[5]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_selected0[5]),
	.obar());
// synopsys translate_off
defparam \RF_selected0[5]~output .bus_hold = "false";
defparam \RF_selected0[5]~output .open_drain_output = "false";
defparam \RF_selected0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \RF_selected0[6]~output (
	.i(\the_regfile|selected0 [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_selected0[6]),
	.obar());
// synopsys translate_off
defparam \RF_selected0[6]~output .bus_hold = "false";
defparam \RF_selected0[6]~output .open_drain_output = "false";
defparam \RF_selected0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \RF_selected0[7]~output (
	.i(\the_regfile|selected0[7]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_selected0[7]),
	.obar());
// synopsys translate_off
defparam \RF_selected0[7]~output .bus_hold = "false";
defparam \RF_selected0[7]~output .open_drain_output = "false";
defparam \RF_selected0[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \RF_selected1[0]~output (
	.i(\the_regfile|selected1 [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_selected1[0]),
	.obar());
// synopsys translate_off
defparam \RF_selected1[0]~output .bus_hold = "false";
defparam \RF_selected1[0]~output .open_drain_output = "false";
defparam \RF_selected1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N59
cyclonev_io_obuf \RF_selected1[1]~output (
	.i(\the_regfile|selected1 [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_selected1[1]),
	.obar());
// synopsys translate_off
defparam \RF_selected1[1]~output .bus_hold = "false";
defparam \RF_selected1[1]~output .open_drain_output = "false";
defparam \RF_selected1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \RF_selected1[2]~output (
	.i(\the_regfile|selected1 [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_selected1[2]),
	.obar());
// synopsys translate_off
defparam \RF_selected1[2]~output .bus_hold = "false";
defparam \RF_selected1[2]~output .open_drain_output = "false";
defparam \RF_selected1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \RF_selected1[3]~output (
	.i(\the_regfile|selected1[3]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_selected1[3]),
	.obar());
// synopsys translate_off
defparam \RF_selected1[3]~output .bus_hold = "false";
defparam \RF_selected1[3]~output .open_drain_output = "false";
defparam \RF_selected1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N36
cyclonev_io_obuf \RF_selected1[4]~output (
	.i(\the_regfile|selected1 [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_selected1[4]),
	.obar());
// synopsys translate_off
defparam \RF_selected1[4]~output .bus_hold = "false";
defparam \RF_selected1[4]~output .open_drain_output = "false";
defparam \RF_selected1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N19
cyclonev_io_obuf \RF_selected1[5]~output (
	.i(\the_regfile|selected1 [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_selected1[5]),
	.obar());
// synopsys translate_off
defparam \RF_selected1[5]~output .bus_hold = "false";
defparam \RF_selected1[5]~output .open_drain_output = "false";
defparam \RF_selected1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \RF_selected1[6]~output (
	.i(\the_regfile|selected1 [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_selected1[6]),
	.obar());
// synopsys translate_off
defparam \RF_selected1[6]~output .bus_hold = "false";
defparam \RF_selected1[6]~output .open_drain_output = "false";
defparam \RF_selected1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \RF_selected1[7]~output (
	.i(\the_regfile|selected1 [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_selected1[7]),
	.obar());
// synopsys translate_off
defparam \RF_selected1[7]~output .bus_hold = "false";
defparam \RF_selected1[7]~output .open_drain_output = "false";
defparam \RF_selected1[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N2
cyclonev_io_obuf \RF_2out[0]~output (
	.i(\the_regfile|reg2 [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_2out[0]),
	.obar());
// synopsys translate_off
defparam \RF_2out[0]~output .bus_hold = "false";
defparam \RF_2out[0]~output .open_drain_output = "false";
defparam \RF_2out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N19
cyclonev_io_obuf \RF_2out[1]~output (
	.i(\the_regfile|reg2 [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_2out[1]),
	.obar());
// synopsys translate_off
defparam \RF_2out[1]~output .bus_hold = "false";
defparam \RF_2out[1]~output .open_drain_output = "false";
defparam \RF_2out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N53
cyclonev_io_obuf \RF_2out[2]~output (
	.i(\the_regfile|reg2 [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_2out[2]),
	.obar());
// synopsys translate_off
defparam \RF_2out[2]~output .bus_hold = "false";
defparam \RF_2out[2]~output .open_drain_output = "false";
defparam \RF_2out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \RF_2out[3]~output (
	.i(\the_regfile|reg2 [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_2out[3]),
	.obar());
// synopsys translate_off
defparam \RF_2out[3]~output .bus_hold = "false";
defparam \RF_2out[3]~output .open_drain_output = "false";
defparam \RF_2out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N36
cyclonev_io_obuf \RF_2out[4]~output (
	.i(\the_regfile|reg2 [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_2out[4]),
	.obar());
// synopsys translate_off
defparam \RF_2out[4]~output .bus_hold = "false";
defparam \RF_2out[4]~output .open_drain_output = "false";
defparam \RF_2out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \RF_2out[5]~output (
	.i(\the_regfile|reg2 [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_2out[5]),
	.obar());
// synopsys translate_off
defparam \RF_2out[5]~output .bus_hold = "false";
defparam \RF_2out[5]~output .open_drain_output = "false";
defparam \RF_2out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \RF_2out[6]~output (
	.i(\the_regfile|reg2 [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_2out[6]),
	.obar());
// synopsys translate_off
defparam \RF_2out[6]~output .bus_hold = "false";
defparam \RF_2out[6]~output .open_drain_output = "false";
defparam \RF_2out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \RF_2out[7]~output (
	.i(\the_regfile|reg2 [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_2out[7]),
	.obar());
// synopsys translate_off
defparam \RF_2out[7]~output .bus_hold = "false";
defparam \RF_2out[7]~output .open_drain_output = "false";
defparam \RF_2out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N53
cyclonev_io_obuf \RF_0out[0]~output (
	.i(\the_regfile|reg0 [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_0out[0]),
	.obar());
// synopsys translate_off
defparam \RF_0out[0]~output .bus_hold = "false";
defparam \RF_0out[0]~output .open_drain_output = "false";
defparam \RF_0out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \RF_0out[1]~output (
	.i(\the_regfile|reg0 [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_0out[1]),
	.obar());
// synopsys translate_off
defparam \RF_0out[1]~output .bus_hold = "false";
defparam \RF_0out[1]~output .open_drain_output = "false";
defparam \RF_0out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \RF_0out[2]~output (
	.i(\the_regfile|reg0 [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_0out[2]),
	.obar());
// synopsys translate_off
defparam \RF_0out[2]~output .bus_hold = "false";
defparam \RF_0out[2]~output .open_drain_output = "false";
defparam \RF_0out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \RF_0out[3]~output (
	.i(\the_regfile|reg0 [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_0out[3]),
	.obar());
// synopsys translate_off
defparam \RF_0out[3]~output .bus_hold = "false";
defparam \RF_0out[3]~output .open_drain_output = "false";
defparam \RF_0out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cyclonev_io_obuf \RF_0out[4]~output (
	.i(\the_regfile|reg0 [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_0out[4]),
	.obar());
// synopsys translate_off
defparam \RF_0out[4]~output .bus_hold = "false";
defparam \RF_0out[4]~output .open_drain_output = "false";
defparam \RF_0out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N42
cyclonev_io_obuf \RF_0out[5]~output (
	.i(\the_regfile|reg0 [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_0out[5]),
	.obar());
// synopsys translate_off
defparam \RF_0out[5]~output .bus_hold = "false";
defparam \RF_0out[5]~output .open_drain_output = "false";
defparam \RF_0out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \RF_0out[6]~output (
	.i(\the_regfile|reg0 [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_0out[6]),
	.obar());
// synopsys translate_off
defparam \RF_0out[6]~output .bus_hold = "false";
defparam \RF_0out[6]~output .open_drain_output = "false";
defparam \RF_0out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \RF_0out[7]~output (
	.i(\the_regfile|reg0 [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_0out[7]),
	.obar());
// synopsys translate_off
defparam \RF_0out[7]~output .bus_hold = "false";
defparam \RF_0out[7]~output .open_drain_output = "false";
defparam \RF_0out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N42
cyclonev_io_obuf \RF_3out[0]~output (
	.i(\the_regfile|reg3 [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_3out[0]),
	.obar());
// synopsys translate_off
defparam \RF_3out[0]~output .bus_hold = "false";
defparam \RF_3out[0]~output .open_drain_output = "false";
defparam \RF_3out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N36
cyclonev_io_obuf \RF_3out[1]~output (
	.i(\the_regfile|reg3 [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_3out[1]),
	.obar());
// synopsys translate_off
defparam \RF_3out[1]~output .bus_hold = "false";
defparam \RF_3out[1]~output .open_drain_output = "false";
defparam \RF_3out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \RF_3out[2]~output (
	.i(\the_regfile|reg3 [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_3out[2]),
	.obar());
// synopsys translate_off
defparam \RF_3out[2]~output .bus_hold = "false";
defparam \RF_3out[2]~output .open_drain_output = "false";
defparam \RF_3out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \RF_3out[3]~output (
	.i(\the_regfile|reg3 [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_3out[3]),
	.obar());
// synopsys translate_off
defparam \RF_3out[3]~output .bus_hold = "false";
defparam \RF_3out[3]~output .open_drain_output = "false";
defparam \RF_3out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N36
cyclonev_io_obuf \RF_3out[4]~output (
	.i(\the_regfile|reg3 [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_3out[4]),
	.obar());
// synopsys translate_off
defparam \RF_3out[4]~output .bus_hold = "false";
defparam \RF_3out[4]~output .open_drain_output = "false";
defparam \RF_3out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N93
cyclonev_io_obuf \RF_3out[5]~output (
	.i(\the_regfile|reg3 [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_3out[5]),
	.obar());
// synopsys translate_off
defparam \RF_3out[5]~output .bus_hold = "false";
defparam \RF_3out[5]~output .open_drain_output = "false";
defparam \RF_3out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \RF_3out[6]~output (
	.i(\the_regfile|reg3 [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_3out[6]),
	.obar());
// synopsys translate_off
defparam \RF_3out[6]~output .bus_hold = "false";
defparam \RF_3out[6]~output .open_drain_output = "false";
defparam \RF_3out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \RF_3out[7]~output (
	.i(\the_regfile|reg3 [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_3out[7]),
	.obar());
// synopsys translate_off
defparam \RF_3out[7]~output .bus_hold = "false";
defparam \RF_3out[7]~output .open_drain_output = "false";
defparam \RF_3out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \Op1mux_out[0]~output (
	.i(\the_op1_mux|Mux7~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Op1mux_out[0]),
	.obar());
// synopsys translate_off
defparam \Op1mux_out[0]~output .bus_hold = "false";
defparam \Op1mux_out[0]~output .open_drain_output = "false";
defparam \Op1mux_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N19
cyclonev_io_obuf \Op1mux_out[1]~output (
	.i(\the_op1_mux|Mux6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Op1mux_out[1]),
	.obar());
// synopsys translate_off
defparam \Op1mux_out[1]~output .bus_hold = "false";
defparam \Op1mux_out[1]~output .open_drain_output = "false";
defparam \Op1mux_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \Op1mux_out[2]~output (
	.i(\the_op1_mux|Mux5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Op1mux_out[2]),
	.obar());
// synopsys translate_off
defparam \Op1mux_out[2]~output .bus_hold = "false";
defparam \Op1mux_out[2]~output .open_drain_output = "false";
defparam \Op1mux_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \Op1mux_out[3]~output (
	.i(\the_op1_mux|Mux4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Op1mux_out[3]),
	.obar());
// synopsys translate_off
defparam \Op1mux_out[3]~output .bus_hold = "false";
defparam \Op1mux_out[3]~output .open_drain_output = "false";
defparam \Op1mux_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \Op1mux_out[4]~output (
	.i(\the_op1_mux|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Op1mux_out[4]),
	.obar());
// synopsys translate_off
defparam \Op1mux_out[4]~output .bus_hold = "false";
defparam \Op1mux_out[4]~output .open_drain_output = "false";
defparam \Op1mux_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N19
cyclonev_io_obuf \Op1mux_out[5]~output (
	.i(\the_op1_mux|Mux2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Op1mux_out[5]),
	.obar());
// synopsys translate_off
defparam \Op1mux_out[5]~output .bus_hold = "false";
defparam \Op1mux_out[5]~output .open_drain_output = "false";
defparam \Op1mux_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N42
cyclonev_io_obuf \Op1mux_out[6]~output (
	.i(\the_op1_mux|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Op1mux_out[6]),
	.obar());
// synopsys translate_off
defparam \Op1mux_out[6]~output .bus_hold = "false";
defparam \Op1mux_out[6]~output .open_drain_output = "false";
defparam \Op1mux_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \Op1mux_out[7]~output (
	.i(\the_op1_mux|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Op1mux_out[7]),
	.obar());
// synopsys translate_off
defparam \Op1mux_out[7]~output .bus_hold = "false";
defparam \Op1mux_out[7]~output .open_drain_output = "false";
defparam \Op1mux_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \Op2mux_out[0]~output (
	.i(\the_op2_mux|Mux7~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Op2mux_out[0]),
	.obar());
// synopsys translate_off
defparam \Op2mux_out[0]~output .bus_hold = "false";
defparam \Op2mux_out[0]~output .open_drain_output = "false";
defparam \Op2mux_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cyclonev_io_obuf \Op2mux_out[1]~output (
	.i(\the_op2_mux|Mux6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Op2mux_out[1]),
	.obar());
// synopsys translate_off
defparam \Op2mux_out[1]~output .bus_hold = "false";
defparam \Op2mux_out[1]~output .open_drain_output = "false";
defparam \Op2mux_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N76
cyclonev_io_obuf \Op2mux_out[2]~output (
	.i(\the_op2_mux|Mux5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Op2mux_out[2]),
	.obar());
// synopsys translate_off
defparam \Op2mux_out[2]~output .bus_hold = "false";
defparam \Op2mux_out[2]~output .open_drain_output = "false";
defparam \Op2mux_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cyclonev_io_obuf \Op2mux_out[3]~output (
	.i(\the_op2_mux|Mux4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Op2mux_out[3]),
	.obar());
// synopsys translate_off
defparam \Op2mux_out[3]~output .bus_hold = "false";
defparam \Op2mux_out[3]~output .open_drain_output = "false";
defparam \Op2mux_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N42
cyclonev_io_obuf \Op2mux_out[4]~output (
	.i(\the_op2_mux|Mux3~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Op2mux_out[4]),
	.obar());
// synopsys translate_off
defparam \Op2mux_out[4]~output .bus_hold = "false";
defparam \Op2mux_out[4]~output .open_drain_output = "false";
defparam \Op2mux_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N19
cyclonev_io_obuf \Op2mux_out[5]~output (
	.i(\the_op2_mux|Mux2~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Op2mux_out[5]),
	.obar());
// synopsys translate_off
defparam \Op2mux_out[5]~output .bus_hold = "false";
defparam \Op2mux_out[5]~output .open_drain_output = "false";
defparam \Op2mux_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cyclonev_io_obuf \Op2mux_out[6]~output (
	.i(\the_op2_mux|Mux1~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Op2mux_out[6]),
	.obar());
// synopsys translate_off
defparam \Op2mux_out[6]~output .bus_hold = "false";
defparam \Op2mux_out[6]~output .open_drain_output = "false";
defparam \Op2mux_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N2
cyclonev_io_obuf \Op2mux_out[7]~output (
	.i(\the_op2_mux|Mux0~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Op2mux_out[7]),
	.obar());
// synopsys translate_off
defparam \Op2mux_out[7]~output .bus_hold = "false";
defparam \Op2mux_out[7]~output .open_drain_output = "false";
defparam \Op2mux_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \PC_out[0]~output (
	.i(\the_pc|pc [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[0]),
	.obar());
// synopsys translate_off
defparam \PC_out[0]~output .bus_hold = "false";
defparam \PC_out[0]~output .open_drain_output = "false";
defparam \PC_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
cyclonev_io_obuf \PC_out[1]~output (
	.i(\the_pc|pc [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[1]),
	.obar());
// synopsys translate_off
defparam \PC_out[1]~output .bus_hold = "false";
defparam \PC_out[1]~output .open_drain_output = "false";
defparam \PC_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N76
cyclonev_io_obuf \PC_out[2]~output (
	.i(\the_pc|pc [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[2]),
	.obar());
// synopsys translate_off
defparam \PC_out[2]~output .bus_hold = "false";
defparam \PC_out[2]~output .open_drain_output = "false";
defparam \PC_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \PC_out[3]~output (
	.i(\the_pc|pc [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[3]),
	.obar());
// synopsys translate_off
defparam \PC_out[3]~output .bus_hold = "false";
defparam \PC_out[3]~output .open_drain_output = "false";
defparam \PC_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \PC_out[4]~output (
	.i(\the_pc|pc [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[4]),
	.obar());
// synopsys translate_off
defparam \PC_out[4]~output .bus_hold = "false";
defparam \PC_out[4]~output .open_drain_output = "false";
defparam \PC_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
cyclonev_io_obuf \PC_out[5]~output (
	.i(\the_pc|pc [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[5]),
	.obar());
// synopsys translate_off
defparam \PC_out[5]~output .bus_hold = "false";
defparam \PC_out[5]~output .open_drain_output = "false";
defparam \PC_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N93
cyclonev_io_obuf \PC_out[6]~output (
	.i(\the_pc|pc [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[6]),
	.obar());
// synopsys translate_off
defparam \PC_out[6]~output .bus_hold = "false";
defparam \PC_out[6]~output .open_drain_output = "false";
defparam \PC_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \PC_out[7]~output (
	.i(\the_pc|pc [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[7]),
	.obar());
// synopsys translate_off
defparam \PC_out[7]~output .bus_hold = "false";
defparam \PC_out[7]~output .open_drain_output = "false";
defparam \PC_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \ALU_out[0]~output (
	.i(\the_alu|result[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_out[0]),
	.obar());
// synopsys translate_off
defparam \ALU_out[0]~output .bus_hold = "false";
defparam \ALU_out[0]~output .open_drain_output = "false";
defparam \ALU_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N76
cyclonev_io_obuf \ALU_out[1]~output (
	.i(\the_alu|result[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_out[1]),
	.obar());
// synopsys translate_off
defparam \ALU_out[1]~output .bus_hold = "false";
defparam \ALU_out[1]~output .open_drain_output = "false";
defparam \ALU_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N59
cyclonev_io_obuf \ALU_out[2]~output (
	.i(\the_alu|result[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_out[2]),
	.obar());
// synopsys translate_off
defparam \ALU_out[2]~output .bus_hold = "false";
defparam \ALU_out[2]~output .open_drain_output = "false";
defparam \ALU_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \ALU_out[3]~output (
	.i(\the_alu|result[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_out[3]),
	.obar());
// synopsys translate_off
defparam \ALU_out[3]~output .bus_hold = "false";
defparam \ALU_out[3]~output .open_drain_output = "false";
defparam \ALU_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \ALU_out[4]~output (
	.i(\the_alu|result[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_out[4]),
	.obar());
// synopsys translate_off
defparam \ALU_out[4]~output .bus_hold = "false";
defparam \ALU_out[4]~output .open_drain_output = "false";
defparam \ALU_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \ALU_out[5]~output (
	.i(\the_alu|result[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_out[5]),
	.obar());
// synopsys translate_off
defparam \ALU_out[5]~output .bus_hold = "false";
defparam \ALU_out[5]~output .open_drain_output = "false";
defparam \ALU_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \ALU_out[6]~output (
	.i(\the_alu|result[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_out[6]),
	.obar());
// synopsys translate_off
defparam \ALU_out[6]~output .bus_hold = "false";
defparam \ALU_out[6]~output .open_drain_output = "false";
defparam \ALU_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N42
cyclonev_io_obuf \ALU_out[7]~output (
	.i(\the_alu|result[7]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_out[7]),
	.obar());
// synopsys translate_off
defparam \ALU_out[7]~output .bus_hold = "false";
defparam \ALU_out[7]~output .open_drain_output = "false";
defparam \ALU_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N19
cyclonev_io_obuf \IM_Q[0]~output (
	.i(\the_instruction_rom|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IM_Q[0]),
	.obar());
// synopsys translate_off
defparam \IM_Q[0]~output .bus_hold = "false";
defparam \IM_Q[0]~output .open_drain_output = "false";
defparam \IM_Q[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N59
cyclonev_io_obuf \IM_Q[1]~output (
	.i(\the_instruction_rom|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IM_Q[1]),
	.obar());
// synopsys translate_off
defparam \IM_Q[1]~output .bus_hold = "false";
defparam \IM_Q[1]~output .open_drain_output = "false";
defparam \IM_Q[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \IM_Q[2]~output (
	.i(\the_instruction_rom|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IM_Q[2]),
	.obar());
// synopsys translate_off
defparam \IM_Q[2]~output .bus_hold = "false";
defparam \IM_Q[2]~output .open_drain_output = "false";
defparam \IM_Q[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \IM_Q[3]~output (
	.i(\the_instruction_rom|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IM_Q[3]),
	.obar());
// synopsys translate_off
defparam \IM_Q[3]~output .bus_hold = "false";
defparam \IM_Q[3]~output .open_drain_output = "false";
defparam \IM_Q[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \IM_Q[4]~output (
	.i(\the_instruction_rom|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IM_Q[4]),
	.obar());
// synopsys translate_off
defparam \IM_Q[4]~output .bus_hold = "false";
defparam \IM_Q[4]~output .open_drain_output = "false";
defparam \IM_Q[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N59
cyclonev_io_obuf \IM_Q[5]~output (
	.i(\the_instruction_rom|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IM_Q[5]),
	.obar());
// synopsys translate_off
defparam \IM_Q[5]~output .bus_hold = "false";
defparam \IM_Q[5]~output .open_drain_output = "false";
defparam \IM_Q[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \IM_Q[6]~output (
	.i(\the_instruction_rom|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IM_Q[6]),
	.obar());
// synopsys translate_off
defparam \IM_Q[6]~output .bus_hold = "false";
defparam \IM_Q[6]~output .open_drain_output = "false";
defparam \IM_Q[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \IM_Q[7]~output (
	.i(\the_instruction_rom|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IM_Q[7]),
	.obar());
// synopsys translate_off
defparam \IM_Q[7]~output .bus_hold = "false";
defparam \IM_Q[7]~output .open_drain_output = "false";
defparam \IM_Q[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \IE_out[0]~output (
	.i(\the_immediate_extractor|Mux2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IE_out[0]),
	.obar());
// synopsys translate_off
defparam \IE_out[0]~output .bus_hold = "false";
defparam \IE_out[0]~output .open_drain_output = "false";
defparam \IE_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N53
cyclonev_io_obuf \IE_out[1]~output (
	.i(\the_immediate_extractor|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IE_out[1]),
	.obar());
// synopsys translate_off
defparam \IE_out[1]~output .bus_hold = "false";
defparam \IE_out[1]~output .open_drain_output = "false";
defparam \IE_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \IE_out[2]~output (
	.i(\the_immediate_extractor|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IE_out[2]),
	.obar());
// synopsys translate_off
defparam \IE_out[2]~output .bus_hold = "false";
defparam \IE_out[2]~output .open_drain_output = "false";
defparam \IE_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N36
cyclonev_io_obuf \IE_out[3]~output (
	.i(\the_immediate_extractor|immediate[3]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IE_out[3]),
	.obar());
// synopsys translate_off
defparam \IE_out[3]~output .bus_hold = "false";
defparam \IE_out[3]~output .open_drain_output = "false";
defparam \IE_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N36
cyclonev_io_obuf \IE_out[4]~output (
	.i(\the_immediate_extractor|immediate[4]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IE_out[4]),
	.obar());
// synopsys translate_off
defparam \IE_out[4]~output .bus_hold = "false";
defparam \IE_out[4]~output .open_drain_output = "false";
defparam \IE_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \IE_out[5]~output (
	.i(\the_immediate_extractor|immediate[4]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IE_out[5]),
	.obar());
// synopsys translate_off
defparam \IE_out[5]~output .bus_hold = "false";
defparam \IE_out[5]~output .open_drain_output = "false";
defparam \IE_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N19
cyclonev_io_obuf \IE_out[6]~output (
	.i(\the_immediate_extractor|immediate[4]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IE_out[6]),
	.obar());
// synopsys translate_off
defparam \IE_out[6]~output .bus_hold = "false";
defparam \IE_out[6]~output .open_drain_output = "false";
defparam \IE_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N2
cyclonev_io_obuf \IE_out[7]~output (
	.i(\the_immediate_extractor|immediate[4]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IE_out[7]),
	.obar());
// synopsys translate_off
defparam \IE_out[7]~output .bus_hold = "false";
defparam \IE_out[7]~output .open_drain_output = "false";
defparam \IE_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N93
cyclonev_io_obuf \WAS_out[0]~output (
	.i(\the_write_address_select|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WAS_out[0]),
	.obar());
// synopsys translate_off
defparam \WAS_out[0]~output .bus_hold = "false";
defparam \WAS_out[0]~output .open_drain_output = "false";
defparam \WAS_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N53
cyclonev_io_obuf \WAS_out[1]~output (
	.i(\the_write_address_select|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WAS_out[1]),
	.obar());
// synopsys translate_off
defparam \WAS_out[1]~output .bus_hold = "false";
defparam \WAS_out[1]~output .open_drain_output = "false";
defparam \WAS_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \RM_out[0]~output (
	.i(\the_result_mux|result[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RM_out[0]),
	.obar());
// synopsys translate_off
defparam \RM_out[0]~output .bus_hold = "false";
defparam \RM_out[0]~output .open_drain_output = "false";
defparam \RM_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \RM_out[1]~output (
	.i(\the_result_mux|result[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RM_out[1]),
	.obar());
// synopsys translate_off
defparam \RM_out[1]~output .bus_hold = "false";
defparam \RM_out[1]~output .open_drain_output = "false";
defparam \RM_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \RM_out[2]~output (
	.i(\the_result_mux|result[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RM_out[2]),
	.obar());
// synopsys translate_off
defparam \RM_out[2]~output .bus_hold = "false";
defparam \RM_out[2]~output .open_drain_output = "false";
defparam \RM_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \RM_out[3]~output (
	.i(\the_result_mux|result[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RM_out[3]),
	.obar());
// synopsys translate_off
defparam \RM_out[3]~output .bus_hold = "false";
defparam \RM_out[3]~output .open_drain_output = "false";
defparam \RM_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \RM_out[4]~output (
	.i(\the_result_mux|result[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RM_out[4]),
	.obar());
// synopsys translate_off
defparam \RM_out[4]~output .bus_hold = "false";
defparam \RM_out[4]~output .open_drain_output = "false";
defparam \RM_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \RM_out[5]~output (
	.i(\the_result_mux|result[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RM_out[5]),
	.obar());
// synopsys translate_off
defparam \RM_out[5]~output .bus_hold = "false";
defparam \RM_out[5]~output .open_drain_output = "false";
defparam \RM_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \RM_out[6]~output (
	.i(\the_result_mux|result[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RM_out[6]),
	.obar());
// synopsys translate_off
defparam \RM_out[6]~output .bus_hold = "false";
defparam \RM_out[6]~output .open_drain_output = "false";
defparam \RM_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N2
cyclonev_io_obuf \RM_out[7]~output (
	.i(\the_result_mux|result[7]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RM_out[7]),
	.obar());
// synopsys translate_off
defparam \RM_out[7]~output .bus_hold = "false";
defparam \RM_out[7]~output .open_drain_output = "false";
defparam \RM_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N30
cyclonev_lcell_comb \the_pc|Add0~1 (
// Equation(s):
// \the_pc|Add0~1_sumout  = SUM(( \the_pc|pc [0] ) + ( VCC ) + ( !VCC ))
// \the_pc|Add0~2  = CARRY(( \the_pc|pc [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_pc|pc [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\the_pc|Add0~1_sumout ),
	.cout(\the_pc|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \the_pc|Add0~1 .extended_lut = "off";
defparam \the_pc|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \the_pc|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \alu_set_low~input (
	.i(alu_set_low),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\alu_set_low~input_o ));
// synopsys translate_off
defparam \alu_set_low~input .bus_hold = "false";
defparam \alu_set_low~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N18
cyclonev_io_ibuf \alu_set_high~input (
	.i(alu_set_high),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\alu_set_high~input_o ));
// synopsys translate_off
defparam \alu_set_high~input .bus_hold = "false";
defparam \alu_set_high~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N35
cyclonev_io_ibuf \op2_mux_select[1]~input (
	.i(op2_mux_select[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\op2_mux_select[1]~input_o ));
// synopsys translate_off
defparam \op2_mux_select[1]~input .bus_hold = "false";
defparam \op2_mux_select[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N52
cyclonev_io_ibuf \op2_mux_select[0]~input (
	.i(op2_mux_select[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\op2_mux_select[0]~input_o ));
// synopsys translate_off
defparam \op2_mux_select[0]~input .bus_hold = "false";
defparam \op2_mux_select[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N1
cyclonev_io_ibuf \result_mux_select~input (
	.i(result_mux_select),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\result_mux_select~input_o ));
// synopsys translate_off
defparam \result_mux_select~input .bus_hold = "false";
defparam \result_mux_select~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N35
cyclonev_io_ibuf \reset_n~input (
	.i(reset_n),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset_n~input_o ));
// synopsys translate_off
defparam \reset_n~input .bus_hold = "false";
defparam \reset_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N52
cyclonev_io_ibuf \write_reg_file~input (
	.i(write_reg_file),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_reg_file~input_o ));
// synopsys translate_off
defparam \write_reg_file~input .bus_hold = "false";
defparam \write_reg_file~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N58
cyclonev_io_ibuf \select_write_address[0]~input (
	.i(select_write_address[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\select_write_address[0]~input_o ));
// synopsys translate_off
defparam \select_write_address[0]~input .bus_hold = "false";
defparam \select_write_address[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N35
cyclonev_io_ibuf \select_write_address[1]~input (
	.i(select_write_address[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\select_write_address[1]~input_o ));
// synopsys translate_off
defparam \select_write_address[1]~input .bus_hold = "false";
defparam \select_write_address[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N33
cyclonev_lcell_comb \the_pc|Add0~5 (
// Equation(s):
// \the_pc|Add0~5_sumout  = SUM(( \the_pc|pc [1] ) + ( GND ) + ( \the_pc|Add0~2  ))
// \the_pc|Add0~6  = CARRY(( \the_pc|pc [1] ) + ( GND ) + ( \the_pc|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_pc|pc [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_pc|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_pc|Add0~5_sumout ),
	.cout(\the_pc|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \the_pc|Add0~5 .extended_lut = "off";
defparam \the_pc|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \the_pc|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N52
cyclonev_io_ibuf \op1_mux_select[1]~input (
	.i(op1_mux_select[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\op1_mux_select[1]~input_o ));
// synopsys translate_off
defparam \op1_mux_select[1]~input .bus_hold = "false";
defparam \op1_mux_select[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X80_Y0_N1
cyclonev_io_ibuf \op1_mux_select[0]~input (
	.i(op1_mux_select[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\op1_mux_select[0]~input_o ));
// synopsys translate_off
defparam \op1_mux_select[0]~input .bus_hold = "false";
defparam \op1_mux_select[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N36
cyclonev_lcell_comb \the_pc|Add0~9 (
// Equation(s):
// \the_pc|Add0~9_sumout  = SUM(( \the_pc|pc [2] ) + ( GND ) + ( \the_pc|Add0~6  ))
// \the_pc|Add0~10  = CARRY(( \the_pc|pc [2] ) + ( GND ) + ( \the_pc|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_pc|pc [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_pc|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_pc|Add0~9_sumout ),
	.cout(\the_pc|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \the_pc|Add0~9 .extended_lut = "off";
defparam \the_pc|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \the_pc|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N51
cyclonev_lcell_comb \the_regfile|reg3[2]~feeder (
// Equation(s):
// \the_regfile|reg3[2]~feeder_combout  = ( \the_result_mux|result[2]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_result_mux|result[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_regfile|reg3[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_regfile|reg3[2]~feeder .extended_lut = "off";
defparam \the_regfile|reg3[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \the_regfile|reg3[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N52
dffeas \the_regfile|reg3[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\the_regfile|reg3[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\the_regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_regfile|reg3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \the_regfile|reg3[2] .is_wysiwyg = "true";
defparam \the_regfile|reg3[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N24
cyclonev_lcell_comb \the_regfile|Decoder0~1 (
// Equation(s):
// \the_regfile|Decoder0~1_combout  = ( !\the_write_address_select|Mux1~0_combout  & ( (\write_reg_file~input_o  & \the_write_address_select|Mux0~0_combout ) ) )

	.dataa(!\write_reg_file~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_write_address_select|Mux0~0_combout ),
	.datae(gnd),
	.dataf(!\the_write_address_select|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_regfile|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_regfile|Decoder0~1 .extended_lut = "off";
defparam \the_regfile|Decoder0~1 .lut_mask = 64'h0055005500000000;
defparam \the_regfile|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N26
dffeas \the_regfile|reg2[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\the_result_mux|result[2]~2_combout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\the_regfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_regfile|reg2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \the_regfile|reg2[2] .is_wysiwyg = "true";
defparam \the_regfile|reg2[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N54
cyclonev_lcell_comb \the_regfile|Decoder0~3 (
// Equation(s):
// \the_regfile|Decoder0~3_combout  = ( \the_write_address_select|Mux1~0_combout  & ( (\write_reg_file~input_o  & !\the_write_address_select|Mux0~0_combout ) ) )

	.dataa(!\write_reg_file~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_write_address_select|Mux0~0_combout ),
	.datae(gnd),
	.dataf(!\the_write_address_select|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_regfile|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_regfile|Decoder0~3 .extended_lut = "off";
defparam \the_regfile|Decoder0~3 .lut_mask = 64'h0000000055005500;
defparam \the_regfile|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N44
dffeas \the_regfile|reg1[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\the_result_mux|result[2]~2_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\the_regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_regfile|reg1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \the_regfile|reg1[2] .is_wysiwyg = "true";
defparam \the_regfile|reg1[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N39
cyclonev_lcell_comb \the_pc|Add0~13 (
// Equation(s):
// \the_pc|Add0~13_sumout  = SUM(( \the_pc|pc [3] ) + ( GND ) + ( \the_pc|Add0~10  ))
// \the_pc|Add0~14  = CARRY(( \the_pc|pc [3] ) + ( GND ) + ( \the_pc|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_pc|pc [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_pc|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_pc|Add0~13_sumout ),
	.cout(\the_pc|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \the_pc|Add0~13 .extended_lut = "off";
defparam \the_pc|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \the_pc|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N35
cyclonev_io_ibuf \select_immediate[0]~input (
	.i(select_immediate[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\select_immediate[0]~input_o ));
// synopsys translate_off
defparam \select_immediate[0]~input .bus_hold = "false";
defparam \select_immediate[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N35
cyclonev_io_ibuf \select_immediate[1]~input (
	.i(select_immediate[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\select_immediate[1]~input_o ));
// synopsys translate_off
defparam \select_immediate[1]~input .bus_hold = "false";
defparam \select_immediate[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N9
cyclonev_lcell_comb \the_regfile|reg3[3]~feeder (
// Equation(s):
// \the_regfile|reg3[3]~feeder_combout  = ( \the_result_mux|result[3]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_result_mux|result[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_regfile|reg3[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_regfile|reg3[3]~feeder .extended_lut = "off";
defparam \the_regfile|reg3[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \the_regfile|reg3[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N10
dffeas \the_regfile|reg3[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\the_regfile|reg3[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\the_regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_regfile|reg3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \the_regfile|reg3[3] .is_wysiwyg = "true";
defparam \the_regfile|reg3[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N29
dffeas \the_regfile|reg0[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\the_result_mux|result[3]~3_combout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\the_regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_regfile|reg0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \the_regfile|reg0[3] .is_wysiwyg = "true";
defparam \the_regfile|reg0[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N38
dffeas \the_regfile|reg1[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\the_result_mux|result[3]~3_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\the_regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_regfile|reg1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \the_regfile|reg1[3] .is_wysiwyg = "true";
defparam \the_regfile|reg1[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N33
cyclonev_lcell_comb \the_regfile|Mux12~0 (
// Equation(s):
// \the_regfile|Mux12~0_combout  = ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( \the_regfile|reg3 [3] ) ) ) # ( 
// !\the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( \the_regfile|reg2 [3] ) ) ) # ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( 
// !\the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( \the_regfile|reg1 [3] ) ) ) # ( !\the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( !\the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( 
// \the_regfile|reg0 [3] ) ) )

	.dataa(!\the_regfile|reg3 [3]),
	.datab(!\the_regfile|reg0 [3]),
	.datac(!\the_regfile|reg2 [3]),
	.datad(!\the_regfile|reg1 [3]),
	.datae(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [2]),
	.dataf(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_regfile|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_regfile|Mux12~0 .extended_lut = "off";
defparam \the_regfile|Mux12~0 .lut_mask = 64'h333300FF0F0F5555;
defparam \the_regfile|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N35
dffeas \the_regfile|selected1[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\the_regfile|Mux12~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_regfile|selected1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \the_regfile|selected1[3] .is_wysiwyg = "true";
defparam \the_regfile|selected1[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N24
cyclonev_lcell_comb \the_op2_mux|Mux4~0 (
// Equation(s):
// \the_op2_mux|Mux4~0_combout  = ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( \the_regfile|selected1 [3] & ( (!\op2_mux_select[1]~input_o  & ((!\op2_mux_select[0]~input_o ) # (!\select_immediate[0]~input_o  $ 
// (!\select_immediate[1]~input_o )))) ) ) ) # ( !\the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( \the_regfile|selected1 [3] & ( (!\op2_mux_select[1]~input_o  & !\op2_mux_select[0]~input_o ) ) ) ) # ( 
// \the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( !\the_regfile|selected1 [3] & ( (!\op2_mux_select[1]~input_o  & (\op2_mux_select[0]~input_o  & (!\select_immediate[0]~input_o  $ (!\select_immediate[1]~input_o )))) ) ) )

	.dataa(!\select_immediate[0]~input_o ),
	.datab(!\op2_mux_select[1]~input_o ),
	.datac(!\select_immediate[1]~input_o ),
	.datad(!\op2_mux_select[0]~input_o ),
	.datae(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [3]),
	.dataf(!\the_regfile|selected1 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_op2_mux|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_op2_mux|Mux4~0 .extended_lut = "off";
defparam \the_op2_mux|Mux4~0 .lut_mask = 64'h00000048CC00CC48;
defparam \the_op2_mux|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N52
cyclonev_io_ibuf \alu_add_sub~input (
	.i(alu_add_sub),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\alu_add_sub~input_o ));
// synopsys translate_off
defparam \alu_add_sub~input .bus_hold = "false";
defparam \alu_add_sub~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y5_N34
dffeas \the_regfile|selected1[3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\the_regfile|Mux12~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_regfile|selected1[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_regfile|selected1[3]~DUPLICATE .is_wysiwyg = "true";
defparam \the_regfile|selected1[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N36
cyclonev_lcell_comb \the_op2_mux|Mux4~1 (
// Equation(s):
// \the_op2_mux|Mux4~1_combout  = ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( (!\op2_mux_select[0]~input_o  & (\the_regfile|selected1[3]~DUPLICATE_q )) # (\op2_mux_select[0]~input_o  & ((!\select_immediate[1]~input_o  $ 
// (!\select_immediate[0]~input_o )))) ) ) # ( !\the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( (\the_regfile|selected1[3]~DUPLICATE_q  & !\op2_mux_select[0]~input_o ) ) )

	.dataa(!\the_regfile|selected1[3]~DUPLICATE_q ),
	.datab(!\select_immediate[1]~input_o ),
	.datac(!\select_immediate[0]~input_o ),
	.datad(!\op2_mux_select[0]~input_o ),
	.datae(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_op2_mux|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_op2_mux|Mux4~1 .extended_lut = "off";
defparam \the_op2_mux|Mux4~1 .lut_mask = 64'h5500553C5500553C;
defparam \the_op2_mux|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N42
cyclonev_lcell_comb \the_pc|Add0~17 (
// Equation(s):
// \the_pc|Add0~17_sumout  = SUM(( \the_pc|pc [4] ) + ( GND ) + ( \the_pc|Add0~14  ))
// \the_pc|Add0~18  = CARRY(( \the_pc|pc [4] ) + ( GND ) + ( \the_pc|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_pc|pc [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_pc|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_pc|Add0~17_sumout ),
	.cout(\the_pc|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \the_pc|Add0~17 .extended_lut = "off";
defparam \the_pc|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \the_pc|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N32
dffeas \the_regfile|reg2[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\the_result_mux|result[4]~4_combout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\the_regfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_regfile|reg2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \the_regfile|reg2[4] .is_wysiwyg = "true";
defparam \the_regfile|reg2[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y5_N47
dffeas \the_regfile|reg3[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\the_result_mux|result[4]~4_combout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\the_regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_regfile|reg3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \the_regfile|reg3[4] .is_wysiwyg = "true";
defparam \the_regfile|reg3[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y5_N38
dffeas \the_regfile|reg1[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\the_result_mux|result[4]~4_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\the_regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_regfile|reg1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \the_regfile|reg1[4] .is_wysiwyg = "true";
defparam \the_regfile|reg1[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N12
cyclonev_lcell_comb \the_regfile|Mux11~0 (
// Equation(s):
// \the_regfile|Mux11~0_combout  = ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( \the_regfile|reg3 [4] ) ) ) # ( 
// !\the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( \the_regfile|reg2 [4] ) ) ) # ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( 
// !\the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( \the_regfile|reg1 [4] ) ) ) # ( !\the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( !\the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( 
// \the_regfile|reg0 [4] ) ) )

	.dataa(!\the_regfile|reg2 [4]),
	.datab(!\the_regfile|reg3 [4]),
	.datac(!\the_regfile|reg0 [4]),
	.datad(!\the_regfile|reg1 [4]),
	.datae(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [2]),
	.dataf(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_regfile|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_regfile|Mux11~0 .extended_lut = "off";
defparam \the_regfile|Mux11~0 .lut_mask = 64'h0F0F00FF55553333;
defparam \the_regfile|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N13
dffeas \the_regfile|selected1[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\the_regfile|Mux11~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_regfile|selected1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \the_regfile|selected1[4] .is_wysiwyg = "true";
defparam \the_regfile|selected1[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N57
cyclonev_lcell_comb \the_op2_mux|Mux3~0 (
// Equation(s):
// \the_op2_mux|Mux3~0_combout  = ( \the_regfile|selected1 [4] & ( (!\op2_mux_select[0]~input_o ) # ((!\select_immediate[0]~input_o  & (\select_immediate[1]~input_o  & \the_instruction_rom|altsyncram_component|auto_generated|q_a [4]))) ) ) # ( 
// !\the_regfile|selected1 [4] & ( (!\select_immediate[0]~input_o  & (\select_immediate[1]~input_o  & (\op2_mux_select[0]~input_o  & \the_instruction_rom|altsyncram_component|auto_generated|q_a [4]))) ) )

	.dataa(!\select_immediate[0]~input_o ),
	.datab(!\select_immediate[1]~input_o ),
	.datac(!\op2_mux_select[0]~input_o ),
	.datad(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [4]),
	.datae(gnd),
	.dataf(!\the_regfile|selected1 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_op2_mux|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_op2_mux|Mux3~0 .extended_lut = "off";
defparam \the_op2_mux|Mux3~0 .lut_mask = 64'h00020002F0F2F0F2;
defparam \the_op2_mux|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N12
cyclonev_lcell_comb \the_alu|Add0~13 (
// Equation(s):
// \the_alu|Add0~13_sumout  = SUM(( !\alu_add_sub~input_o  $ (((!\op2_mux_select[1]~input_o  & \the_op2_mux|Mux4~1_combout ))) ) + ( \the_op1_mux|Mux4~0_combout  ) + ( \the_alu|Add0~10  ))
// \the_alu|Add0~14  = CARRY(( !\alu_add_sub~input_o  $ (((!\op2_mux_select[1]~input_o  & \the_op2_mux|Mux4~1_combout ))) ) + ( \the_op1_mux|Mux4~0_combout  ) + ( \the_alu|Add0~10  ))

	.dataa(!\alu_add_sub~input_o ),
	.datab(!\op2_mux_select[1]~input_o ),
	.datac(!\the_op2_mux|Mux4~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_op1_mux|Mux4~0_combout ),
	.datag(gnd),
	.cin(\the_alu|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_alu|Add0~13_sumout ),
	.cout(\the_alu|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \the_alu|Add0~13 .extended_lut = "off";
defparam \the_alu|Add0~13 .lut_mask = 64'h0000FF000000A6A6;
defparam \the_alu|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N15
cyclonev_lcell_comb \the_alu|Add0~17 (
// Equation(s):
// \the_alu|Add0~17_sumout  = SUM(( !\alu_add_sub~input_o  $ (((!\op2_mux_select[1]~input_o  & \the_op2_mux|Mux3~0_combout ))) ) + ( \the_op1_mux|Mux3~0_combout  ) + ( \the_alu|Add0~14  ))
// \the_alu|Add0~18  = CARRY(( !\alu_add_sub~input_o  $ (((!\op2_mux_select[1]~input_o  & \the_op2_mux|Mux3~0_combout ))) ) + ( \the_op1_mux|Mux3~0_combout  ) + ( \the_alu|Add0~14  ))

	.dataa(!\alu_add_sub~input_o ),
	.datab(!\op2_mux_select[1]~input_o ),
	.datac(!\the_op1_mux|Mux3~0_combout ),
	.datad(!\the_op2_mux|Mux3~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_alu|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_alu|Add0~17_sumout ),
	.cout(\the_alu|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \the_alu|Add0~17 .extended_lut = "off";
defparam \the_alu|Add0~17 .lut_mask = 64'h0000F0F00000AA66;
defparam \the_alu|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N36
cyclonev_lcell_comb \the_result_mux|result[4]~4 (
// Equation(s):
// \the_result_mux|result[4]~4_combout  = ( \the_op2_mux|Mux7~0_combout  & ( \the_alu|Add0~17_sumout  & ( (!\result_mux_select~input_o  & ((!\alu_set_low~input_o ) # (\the_op1_mux|Mux3~0_combout ))) ) ) ) # ( !\the_op2_mux|Mux7~0_combout  & ( 
// \the_alu|Add0~17_sumout  & ( (!\result_mux_select~input_o  & ((!\alu_set_low~input_o  & (!\alu_set_high~input_o )) # (\alu_set_low~input_o  & ((\the_op1_mux|Mux3~0_combout ))))) ) ) ) # ( \the_op2_mux|Mux7~0_combout  & ( !\the_alu|Add0~17_sumout  & ( 
// (!\result_mux_select~input_o  & ((!\alu_set_low~input_o  & (\alu_set_high~input_o )) # (\alu_set_low~input_o  & ((\the_op1_mux|Mux3~0_combout ))))) ) ) ) # ( !\the_op2_mux|Mux7~0_combout  & ( !\the_alu|Add0~17_sumout  & ( (!\result_mux_select~input_o  & 
// (\alu_set_low~input_o  & \the_op1_mux|Mux3~0_combout )) ) ) )

	.dataa(!\alu_set_high~input_o ),
	.datab(!\result_mux_select~input_o ),
	.datac(!\alu_set_low~input_o ),
	.datad(!\the_op1_mux|Mux3~0_combout ),
	.datae(!\the_op2_mux|Mux7~0_combout ),
	.dataf(!\the_alu|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_result_mux|result[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_result_mux|result[4]~4 .extended_lut = "off";
defparam \the_result_mux|result[4]~4 .lut_mask = 64'h000C404C808CC0CC;
defparam \the_result_mux|result[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N26
dffeas \the_regfile|reg0[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\the_result_mux|result[4]~4_combout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\the_regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_regfile|reg0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \the_regfile|reg0[4] .is_wysiwyg = "true";
defparam \the_regfile|reg0[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N45
cyclonev_lcell_comb \the_pc|Add0~21 (
// Equation(s):
// \the_pc|Add0~21_sumout  = SUM(( \the_pc|pc [5] ) + ( GND ) + ( \the_pc|Add0~18  ))
// \the_pc|Add0~22  = CARRY(( \the_pc|pc [5] ) + ( GND ) + ( \the_pc|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_pc|pc [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_pc|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_pc|Add0~21_sumout ),
	.cout(\the_pc|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \the_pc|Add0~21 .extended_lut = "off";
defparam \the_pc|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \the_pc|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N41
dffeas \the_regfile|reg0[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\the_result_mux|result[5]~5_combout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\the_regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_regfile|reg0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \the_regfile|reg0[5] .is_wysiwyg = "true";
defparam \the_regfile|reg0[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y5_N8
dffeas \the_regfile|reg1[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\the_result_mux|result[5]~5_combout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\the_regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_regfile|reg1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \the_regfile|reg1[5] .is_wysiwyg = "true";
defparam \the_regfile|reg1[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y5_N23
dffeas \the_regfile|reg2[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\the_result_mux|result[5]~5_combout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\the_regfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_regfile|reg2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \the_regfile|reg2[5] .is_wysiwyg = "true";
defparam \the_regfile|reg2[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N39
cyclonev_lcell_comb \the_regfile|Mux10~0 (
// Equation(s):
// \the_regfile|Mux10~0_combout  = ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( \the_regfile|reg3 [5] ) ) ) # ( 
// !\the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( \the_regfile|reg2 [5] ) ) ) # ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( 
// !\the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( \the_regfile|reg1 [5] ) ) ) # ( !\the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( !\the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( 
// \the_regfile|reg0 [5] ) ) )

	.dataa(!\the_regfile|reg3 [5]),
	.datab(!\the_regfile|reg0 [5]),
	.datac(!\the_regfile|reg1 [5]),
	.datad(!\the_regfile|reg2 [5]),
	.datae(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [2]),
	.dataf(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_regfile|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_regfile|Mux10~0 .extended_lut = "off";
defparam \the_regfile|Mux10~0 .lut_mask = 64'h33330F0F00FF5555;
defparam \the_regfile|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N40
dffeas \the_regfile|selected1[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\the_regfile|Mux10~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_regfile|selected1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \the_regfile|selected1[5] .is_wysiwyg = "true";
defparam \the_regfile|selected1[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N42
cyclonev_lcell_comb \the_op2_mux|Mux2~0 (
// Equation(s):
// \the_op2_mux|Mux2~0_combout  = ( \op2_mux_select[0]~input_o  & ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [4] & ( (!\select_immediate[0]~input_o  & \select_immediate[1]~input_o ) ) ) ) # ( !\op2_mux_select[0]~input_o  & ( 
// \the_instruction_rom|altsyncram_component|auto_generated|q_a [4] & ( \the_regfile|selected1 [5] ) ) ) # ( !\op2_mux_select[0]~input_o  & ( !\the_instruction_rom|altsyncram_component|auto_generated|q_a [4] & ( \the_regfile|selected1 [5] ) ) )

	.dataa(!\select_immediate[0]~input_o ),
	.datab(!\select_immediate[1]~input_o ),
	.datac(!\the_regfile|selected1 [5]),
	.datad(gnd),
	.datae(!\op2_mux_select[0]~input_o ),
	.dataf(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_op2_mux|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_op2_mux|Mux2~0 .extended_lut = "off";
defparam \the_op2_mux|Mux2~0 .lut_mask = 64'h0F0F00000F0F2222;
defparam \the_op2_mux|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N18
cyclonev_lcell_comb \the_alu|Add0~21 (
// Equation(s):
// \the_alu|Add0~21_sumout  = SUM(( !\alu_add_sub~input_o  $ (((!\op2_mux_select[1]~input_o  & \the_op2_mux|Mux2~0_combout ))) ) + ( \the_op1_mux|Mux2~0_combout  ) + ( \the_alu|Add0~18  ))
// \the_alu|Add0~22  = CARRY(( !\alu_add_sub~input_o  $ (((!\op2_mux_select[1]~input_o  & \the_op2_mux|Mux2~0_combout ))) ) + ( \the_op1_mux|Mux2~0_combout  ) + ( \the_alu|Add0~18  ))

	.dataa(!\alu_add_sub~input_o ),
	.datab(!\op2_mux_select[1]~input_o ),
	.datac(!\the_op1_mux|Mux2~0_combout ),
	.datad(!\the_op2_mux|Mux2~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_alu|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_alu|Add0~21_sumout ),
	.cout(\the_alu|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \the_alu|Add0~21 .extended_lut = "off";
defparam \the_alu|Add0~21 .lut_mask = 64'h0000F0F00000AA66;
defparam \the_alu|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N30
cyclonev_lcell_comb \the_result_mux|result[5]~5 (
// Equation(s):
// \the_result_mux|result[5]~5_combout  = ( \the_op2_mux|Mux6~0_combout  & ( \the_alu|Add0~21_sumout  & ( (!\result_mux_select~input_o  & ((!\alu_set_low~input_o ) # (\the_op1_mux|Mux2~0_combout ))) ) ) ) # ( !\the_op2_mux|Mux6~0_combout  & ( 
// \the_alu|Add0~21_sumout  & ( (!\result_mux_select~input_o  & ((!\alu_set_low~input_o  & (!\alu_set_high~input_o )) # (\alu_set_low~input_o  & ((\the_op1_mux|Mux2~0_combout ))))) ) ) ) # ( \the_op2_mux|Mux6~0_combout  & ( !\the_alu|Add0~21_sumout  & ( 
// (!\result_mux_select~input_o  & ((!\alu_set_low~input_o  & (\alu_set_high~input_o )) # (\alu_set_low~input_o  & ((\the_op1_mux|Mux2~0_combout ))))) ) ) ) # ( !\the_op2_mux|Mux6~0_combout  & ( !\the_alu|Add0~21_sumout  & ( (!\result_mux_select~input_o  & 
// (\alu_set_low~input_o  & \the_op1_mux|Mux2~0_combout )) ) ) )

	.dataa(!\alu_set_high~input_o ),
	.datab(!\result_mux_select~input_o ),
	.datac(!\alu_set_low~input_o ),
	.datad(!\the_op1_mux|Mux2~0_combout ),
	.datae(!\the_op2_mux|Mux6~0_combout ),
	.dataf(!\the_alu|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_result_mux|result[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_result_mux|result[5]~5 .extended_lut = "off";
defparam \the_result_mux|result[5]~5 .lut_mask = 64'h000C404C808CC0CC;
defparam \the_result_mux|result[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N11
dffeas \the_regfile|reg3[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\the_result_mux|result[5]~5_combout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\the_regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_regfile|reg3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \the_regfile|reg3[5] .is_wysiwyg = "true";
defparam \the_regfile|reg3[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N36
cyclonev_lcell_comb \the_regfile|Mux2~0 (
// Equation(s):
// \the_regfile|Mux2~0_combout  = ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [1] & ( \the_regfile|reg3 [5] ) ) ) # ( 
// !\the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [1] & ( \the_regfile|reg2 [5] ) ) ) # ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( 
// !\the_instruction_rom|altsyncram_component|auto_generated|q_a [1] & ( \the_regfile|reg1 [5] ) ) ) # ( !\the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( !\the_instruction_rom|altsyncram_component|auto_generated|q_a [1] & ( 
// \the_regfile|reg0 [5] ) ) )

	.dataa(!\the_regfile|reg3 [5]),
	.datab(!\the_regfile|reg0 [5]),
	.datac(!\the_regfile|reg2 [5]),
	.datad(!\the_regfile|reg1 [5]),
	.datae(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [0]),
	.dataf(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_regfile|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_regfile|Mux2~0 .extended_lut = "off";
defparam \the_regfile|Mux2~0 .lut_mask = 64'h333300FF0F0F5555;
defparam \the_regfile|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N37
dffeas \the_regfile|selected0[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\the_regfile|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_regfile|selected0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \the_regfile|selected0[5] .is_wysiwyg = "true";
defparam \the_regfile|selected0[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N18
cyclonev_lcell_comb \the_op1_mux|Mux2~0 (
// Equation(s):
// \the_op1_mux|Mux2~0_combout  = ( \the_regfile|reg2 [5] & ( \the_regfile|reg0 [5] & ( ((!\op1_mux_select[0]~input_o  & (\the_pc|pc [5])) # (\op1_mux_select[0]~input_o  & ((\the_regfile|selected0 [5])))) # (\op1_mux_select[1]~input_o ) ) ) ) # ( 
// !\the_regfile|reg2 [5] & ( \the_regfile|reg0 [5] & ( (!\op1_mux_select[0]~input_o  & (((\op1_mux_select[1]~input_o )) # (\the_pc|pc [5]))) # (\op1_mux_select[0]~input_o  & (((!\op1_mux_select[1]~input_o  & \the_regfile|selected0 [5])))) ) ) ) # ( 
// \the_regfile|reg2 [5] & ( !\the_regfile|reg0 [5] & ( (!\op1_mux_select[0]~input_o  & (\the_pc|pc [5] & (!\op1_mux_select[1]~input_o ))) # (\op1_mux_select[0]~input_o  & (((\the_regfile|selected0 [5]) # (\op1_mux_select[1]~input_o )))) ) ) ) # ( 
// !\the_regfile|reg2 [5] & ( !\the_regfile|reg0 [5] & ( (!\op1_mux_select[1]~input_o  & ((!\op1_mux_select[0]~input_o  & (\the_pc|pc [5])) # (\op1_mux_select[0]~input_o  & ((\the_regfile|selected0 [5]))))) ) ) )

	.dataa(!\op1_mux_select[0]~input_o ),
	.datab(!\the_pc|pc [5]),
	.datac(!\op1_mux_select[1]~input_o ),
	.datad(!\the_regfile|selected0 [5]),
	.datae(!\the_regfile|reg2 [5]),
	.dataf(!\the_regfile|reg0 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_op1_mux|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_op1_mux|Mux2~0 .extended_lut = "off";
defparam \the_op1_mux|Mux2~0 .lut_mask = 64'h207025752A7A2F7F;
defparam \the_op1_mux|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N0
cyclonev_lcell_comb \the_alu|result[5]~5 (
// Equation(s):
// \the_alu|result[5]~5_combout  = ( \the_alu|Add0~21_sumout  & ( (!\alu_set_low~input_o  & (((!\alu_set_high~input_o ) # (\the_op2_mux|Mux6~0_combout )))) # (\alu_set_low~input_o  & (\the_op1_mux|Mux2~0_combout )) ) ) # ( !\the_alu|Add0~21_sumout  & ( 
// (!\alu_set_low~input_o  & (((\alu_set_high~input_o  & \the_op2_mux|Mux6~0_combout )))) # (\alu_set_low~input_o  & (\the_op1_mux|Mux2~0_combout )) ) )

	.dataa(!\the_op1_mux|Mux2~0_combout ),
	.datab(!\alu_set_high~input_o ),
	.datac(!\alu_set_low~input_o ),
	.datad(!\the_op2_mux|Mux6~0_combout ),
	.datae(gnd),
	.dataf(!\the_alu|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_alu|result[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_alu|result[5]~5 .extended_lut = "off";
defparam \the_alu|result[5]~5 .lut_mask = 64'h05350535C5F5C5F5;
defparam \the_alu|result[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N52
cyclonev_io_ibuf \commit_branch~input (
	.i(commit_branch),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\commit_branch~input_o ));
// synopsys translate_off
defparam \commit_branch~input .bus_hold = "false";
defparam \commit_branch~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N75
cyclonev_io_ibuf \increment_pc~input (
	.i(increment_pc),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\increment_pc~input_o ));
// synopsys translate_off
defparam \increment_pc~input .bus_hold = "false";
defparam \increment_pc~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N3
cyclonev_lcell_comb \the_pc|pc[1]~0 (
// Equation(s):
// \the_pc|pc[1]~0_combout  = ( \increment_pc~input_o  ) # ( !\increment_pc~input_o  & ( (!\reset_n~input_o ) # (\commit_branch~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reset_n~input_o ),
	.datad(!\commit_branch~input_o ),
	.datae(gnd),
	.dataf(!\increment_pc~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_pc|pc[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_pc|pc[1]~0 .extended_lut = "off";
defparam \the_pc|pc[1]~0 .lut_mask = 64'hF0FFF0FFFFFFFFFF;
defparam \the_pc|pc[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N47
dffeas \the_pc|pc[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\the_pc|Add0~21_sumout ),
	.asdata(\the_alu|result[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(\commit_branch~input_o ),
	.ena(\the_pc|pc[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_pc|pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \the_pc|pc[5] .is_wysiwyg = "true";
defparam \the_pc|pc[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N48
cyclonev_lcell_comb \the_pc|Add0~25 (
// Equation(s):
// \the_pc|Add0~25_sumout  = SUM(( \the_pc|pc [6] ) + ( GND ) + ( \the_pc|Add0~22  ))
// \the_pc|Add0~26  = CARRY(( \the_pc|pc [6] ) + ( GND ) + ( \the_pc|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_pc|pc [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_pc|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_pc|Add0~25_sumout ),
	.cout(\the_pc|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \the_pc|Add0~25 .extended_lut = "off";
defparam \the_pc|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \the_pc|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N56
dffeas \the_regfile|reg1[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\the_result_mux|result[6]~6_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\the_regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_regfile|reg1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \the_regfile|reg1[6] .is_wysiwyg = "true";
defparam \the_regfile|reg1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N11
dffeas \the_regfile|reg0[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\the_result_mux|result[6]~6_combout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\the_regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_regfile|reg0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \the_regfile|reg0[6] .is_wysiwyg = "true";
defparam \the_regfile|reg0[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y5_N49
dffeas \the_regfile|reg3[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\the_result_mux|result[6]~6_combout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\the_regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_regfile|reg3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \the_regfile|reg3[6] .is_wysiwyg = "true";
defparam \the_regfile|reg3[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N24
cyclonev_lcell_comb \the_regfile|Mux9~0 (
// Equation(s):
// \the_regfile|Mux9~0_combout  = ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( \the_regfile|reg3 [6] ) ) ) # ( 
// !\the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( \the_regfile|reg2 [6] ) ) ) # ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( 
// !\the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( \the_regfile|reg1 [6] ) ) ) # ( !\the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( !\the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( 
// \the_regfile|reg0 [6] ) ) )

	.dataa(!\the_regfile|reg1 [6]),
	.datab(!\the_regfile|reg0 [6]),
	.datac(!\the_regfile|reg3 [6]),
	.datad(!\the_regfile|reg2 [6]),
	.datae(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [2]),
	.dataf(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_regfile|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_regfile|Mux9~0 .extended_lut = "off";
defparam \the_regfile|Mux9~0 .lut_mask = 64'h3333555500FF0F0F;
defparam \the_regfile|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N25
dffeas \the_regfile|selected1[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\the_regfile|Mux9~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_regfile|selected1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \the_regfile|selected1[6] .is_wysiwyg = "true";
defparam \the_regfile|selected1[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N51
cyclonev_lcell_comb \the_op2_mux|Mux1~0 (
// Equation(s):
// \the_op2_mux|Mux1~0_combout  = ( \the_regfile|selected1 [6] & ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [4] & ( (!\op2_mux_select[0]~input_o ) # ((!\select_immediate[0]~input_o  & \select_immediate[1]~input_o )) ) ) ) # ( 
// !\the_regfile|selected1 [6] & ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [4] & ( (!\select_immediate[0]~input_o  & (\select_immediate[1]~input_o  & \op2_mux_select[0]~input_o )) ) ) ) # ( \the_regfile|selected1 [6] & ( 
// !\the_instruction_rom|altsyncram_component|auto_generated|q_a [4] & ( !\op2_mux_select[0]~input_o  ) ) )

	.dataa(!\select_immediate[0]~input_o ),
	.datab(gnd),
	.datac(!\select_immediate[1]~input_o ),
	.datad(!\op2_mux_select[0]~input_o ),
	.datae(!\the_regfile|selected1 [6]),
	.dataf(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_op2_mux|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_op2_mux|Mux1~0 .extended_lut = "off";
defparam \the_op2_mux|Mux1~0 .lut_mask = 64'h0000FF00000AFF0A;
defparam \the_op2_mux|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N21
cyclonev_lcell_comb \the_alu|Add0~25 (
// Equation(s):
// \the_alu|Add0~25_sumout  = SUM(( !\alu_add_sub~input_o  $ (((!\op2_mux_select[1]~input_o  & \the_op2_mux|Mux1~0_combout ))) ) + ( \the_op1_mux|Mux1~0_combout  ) + ( \the_alu|Add0~22  ))
// \the_alu|Add0~26  = CARRY(( !\alu_add_sub~input_o  $ (((!\op2_mux_select[1]~input_o  & \the_op2_mux|Mux1~0_combout ))) ) + ( \the_op1_mux|Mux1~0_combout  ) + ( \the_alu|Add0~22  ))

	.dataa(!\alu_add_sub~input_o ),
	.datab(!\op2_mux_select[1]~input_o ),
	.datac(!\the_op1_mux|Mux1~0_combout ),
	.datad(!\the_op2_mux|Mux1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_alu|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_alu|Add0~25_sumout ),
	.cout(\the_alu|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \the_alu|Add0~25 .extended_lut = "off";
defparam \the_alu|Add0~25 .lut_mask = 64'h0000F0F00000AA66;
defparam \the_alu|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N54
cyclonev_lcell_comb \the_result_mux|result[6]~6 (
// Equation(s):
// \the_result_mux|result[6]~6_combout  = ( \the_op2_mux|Mux5~0_combout  & ( \the_alu|Add0~25_sumout  & ( (!\result_mux_select~input_o  & ((!\alu_set_low~input_o ) # (\the_op1_mux|Mux1~0_combout ))) ) ) ) # ( !\the_op2_mux|Mux5~0_combout  & ( 
// \the_alu|Add0~25_sumout  & ( (!\result_mux_select~input_o  & ((!\alu_set_low~input_o  & ((!\alu_set_high~input_o ))) # (\alu_set_low~input_o  & (\the_op1_mux|Mux1~0_combout )))) ) ) ) # ( \the_op2_mux|Mux5~0_combout  & ( !\the_alu|Add0~25_sumout  & ( 
// (!\result_mux_select~input_o  & ((!\alu_set_low~input_o  & ((\alu_set_high~input_o ))) # (\alu_set_low~input_o  & (\the_op1_mux|Mux1~0_combout )))) ) ) ) # ( !\the_op2_mux|Mux5~0_combout  & ( !\the_alu|Add0~25_sumout  & ( (\alu_set_low~input_o  & 
// (!\result_mux_select~input_o  & \the_op1_mux|Mux1~0_combout )) ) ) )

	.dataa(!\alu_set_low~input_o ),
	.datab(!\result_mux_select~input_o ),
	.datac(!\the_op1_mux|Mux1~0_combout ),
	.datad(!\alu_set_high~input_o ),
	.datae(!\the_op2_mux|Mux5~0_combout ),
	.dataf(!\the_alu|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_result_mux|result[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_result_mux|result[6]~6 .extended_lut = "off";
defparam \the_result_mux|result[6]~6 .lut_mask = 64'h0404048C8C048C8C;
defparam \the_result_mux|result[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N14
dffeas \the_regfile|reg2[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\the_result_mux|result[6]~6_combout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\the_regfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_regfile|reg2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \the_regfile|reg2[6] .is_wysiwyg = "true";
defparam \the_regfile|reg2[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N27
cyclonev_lcell_comb \the_regfile|Mux1~0 (
// Equation(s):
// \the_regfile|Mux1~0_combout  = ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [1] & ( \the_regfile|reg3 [6] ) ) ) # ( 
// !\the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [1] & ( \the_regfile|reg2 [6] ) ) ) # ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( 
// !\the_instruction_rom|altsyncram_component|auto_generated|q_a [1] & ( \the_regfile|reg1 [6] ) ) ) # ( !\the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( !\the_instruction_rom|altsyncram_component|auto_generated|q_a [1] & ( 
// \the_regfile|reg0 [6] ) ) )

	.dataa(!\the_regfile|reg1 [6]),
	.datab(!\the_regfile|reg0 [6]),
	.datac(!\the_regfile|reg2 [6]),
	.datad(!\the_regfile|reg3 [6]),
	.datae(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [0]),
	.dataf(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_regfile|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_regfile|Mux1~0 .extended_lut = "off";
defparam \the_regfile|Mux1~0 .lut_mask = 64'h333355550F0F00FF;
defparam \the_regfile|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N29
dffeas \the_regfile|selected0[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\the_regfile|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_regfile|selected0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \the_regfile|selected0[6] .is_wysiwyg = "true";
defparam \the_regfile|selected0[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N39
cyclonev_lcell_comb \the_op1_mux|Mux1~0 (
// Equation(s):
// \the_op1_mux|Mux1~0_combout  = ( \the_regfile|selected0 [6] & ( \the_pc|pc [6] & ( (!\op1_mux_select[1]~input_o ) # ((!\op1_mux_select[0]~input_o  & ((\the_regfile|reg0 [6]))) # (\op1_mux_select[0]~input_o  & (\the_regfile|reg2 [6]))) ) ) ) # ( 
// !\the_regfile|selected0 [6] & ( \the_pc|pc [6] & ( (!\op1_mux_select[0]~input_o  & (((!\op1_mux_select[1]~input_o ) # (\the_regfile|reg0 [6])))) # (\op1_mux_select[0]~input_o  & (\the_regfile|reg2 [6] & ((\op1_mux_select[1]~input_o )))) ) ) ) # ( 
// \the_regfile|selected0 [6] & ( !\the_pc|pc [6] & ( (!\op1_mux_select[0]~input_o  & (((\the_regfile|reg0 [6] & \op1_mux_select[1]~input_o )))) # (\op1_mux_select[0]~input_o  & (((!\op1_mux_select[1]~input_o )) # (\the_regfile|reg2 [6]))) ) ) ) # ( 
// !\the_regfile|selected0 [6] & ( !\the_pc|pc [6] & ( (\op1_mux_select[1]~input_o  & ((!\op1_mux_select[0]~input_o  & ((\the_regfile|reg0 [6]))) # (\op1_mux_select[0]~input_o  & (\the_regfile|reg2 [6])))) ) ) )

	.dataa(!\op1_mux_select[0]~input_o ),
	.datab(!\the_regfile|reg2 [6]),
	.datac(!\the_regfile|reg0 [6]),
	.datad(!\op1_mux_select[1]~input_o ),
	.datae(!\the_regfile|selected0 [6]),
	.dataf(!\the_pc|pc [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_op1_mux|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_op1_mux|Mux1~0 .extended_lut = "off";
defparam \the_op1_mux|Mux1~0 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \the_op1_mux|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N15
cyclonev_lcell_comb \the_alu|result[6]~6 (
// Equation(s):
// \the_alu|result[6]~6_combout  = ( \the_alu|Add0~25_sumout  & ( (!\alu_set_low~input_o  & (((!\alu_set_high~input_o ) # (\the_op2_mux|Mux5~0_combout )))) # (\alu_set_low~input_o  & (\the_op1_mux|Mux1~0_combout )) ) ) # ( !\the_alu|Add0~25_sumout  & ( 
// (!\alu_set_low~input_o  & (((\alu_set_high~input_o  & \the_op2_mux|Mux5~0_combout )))) # (\alu_set_low~input_o  & (\the_op1_mux|Mux1~0_combout )) ) )

	.dataa(!\alu_set_low~input_o ),
	.datab(!\the_op1_mux|Mux1~0_combout ),
	.datac(!\alu_set_high~input_o ),
	.datad(!\the_op2_mux|Mux5~0_combout ),
	.datae(gnd),
	.dataf(!\the_alu|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_alu|result[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_alu|result[6]~6 .extended_lut = "off";
defparam \the_alu|result[6]~6 .lut_mask = 64'h111B111BB1BBB1BB;
defparam \the_alu|result[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N50
dffeas \the_pc|pc[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\the_pc|Add0~25_sumout ),
	.asdata(\the_alu|result[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(\commit_branch~input_o ),
	.ena(\the_pc|pc[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_pc|pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \the_pc|pc[6] .is_wysiwyg = "true";
defparam \the_pc|pc[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N51
cyclonev_lcell_comb \the_pc|Add0~29 (
// Equation(s):
// \the_pc|Add0~29_sumout  = SUM(( \the_pc|pc [7] ) + ( GND ) + ( \the_pc|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_pc|pc [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_pc|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_pc|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_pc|Add0~29 .extended_lut = "off";
defparam \the_pc|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \the_pc|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N29
dffeas \the_regfile|reg2[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\the_result_mux|result[7]~7_combout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\the_regfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_regfile|reg2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \the_regfile|reg2[7] .is_wysiwyg = "true";
defparam \the_regfile|reg2[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N6
cyclonev_lcell_comb \the_regfile|reg3[7]~feeder (
// Equation(s):
// \the_regfile|reg3[7]~feeder_combout  = ( \the_result_mux|result[7]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_result_mux|result[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_regfile|reg3[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_regfile|reg3[7]~feeder .extended_lut = "off";
defparam \the_regfile|reg3[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \the_regfile|reg3[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N8
dffeas \the_regfile|reg3[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\the_regfile|reg3[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\the_regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_regfile|reg3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \the_regfile|reg3[7] .is_wysiwyg = "true";
defparam \the_regfile|reg3[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N56
dffeas \the_regfile|reg1[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\the_result_mux|result[7]~7_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\the_regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_regfile|reg1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \the_regfile|reg1[7] .is_wysiwyg = "true";
defparam \the_regfile|reg1[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N45
cyclonev_lcell_comb \the_regfile|Mux8~0 (
// Equation(s):
// \the_regfile|Mux8~0_combout  = ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( \the_regfile|reg3 [7] ) ) ) # ( 
// !\the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( \the_regfile|reg2 [7] ) ) ) # ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( 
// !\the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( \the_regfile|reg1 [7] ) ) ) # ( !\the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( !\the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( 
// \the_regfile|reg0 [7] ) ) )

	.dataa(!\the_regfile|reg2 [7]),
	.datab(!\the_regfile|reg3 [7]),
	.datac(!\the_regfile|reg0 [7]),
	.datad(!\the_regfile|reg1 [7]),
	.datae(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [2]),
	.dataf(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_regfile|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_regfile|Mux8~0 .extended_lut = "off";
defparam \the_regfile|Mux8~0 .lut_mask = 64'h0F0F00FF55553333;
defparam \the_regfile|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N46
dffeas \the_regfile|selected1[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\the_regfile|Mux8~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_regfile|selected1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \the_regfile|selected1[7] .is_wysiwyg = "true";
defparam \the_regfile|selected1[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N3
cyclonev_lcell_comb \the_op2_mux|Mux0~0 (
// Equation(s):
// \the_op2_mux|Mux0~0_combout  = ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [4] & ( (!\op2_mux_select[0]~input_o  & (((\the_regfile|selected1 [7])))) # (\op2_mux_select[0]~input_o  & (!\select_immediate[0]~input_o  & 
// ((\select_immediate[1]~input_o )))) ) ) # ( !\the_instruction_rom|altsyncram_component|auto_generated|q_a [4] & ( (\the_regfile|selected1 [7] & !\op2_mux_select[0]~input_o ) ) )

	.dataa(!\select_immediate[0]~input_o ),
	.datab(!\the_regfile|selected1 [7]),
	.datac(!\select_immediate[1]~input_o ),
	.datad(!\op2_mux_select[0]~input_o ),
	.datae(gnd),
	.dataf(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_op2_mux|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_op2_mux|Mux0~0 .extended_lut = "off";
defparam \the_op2_mux|Mux0~0 .lut_mask = 64'h33003300330A330A;
defparam \the_op2_mux|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N24
cyclonev_lcell_comb \the_alu|Add0~29 (
// Equation(s):
// \the_alu|Add0~29_sumout  = SUM(( \the_op1_mux|Mux0~0_combout  ) + ( !\alu_add_sub~input_o  $ (((!\op2_mux_select[1]~input_o  & \the_op2_mux|Mux0~0_combout ))) ) + ( \the_alu|Add0~26  ))

	.dataa(!\alu_add_sub~input_o ),
	.datab(!\op2_mux_select[1]~input_o ),
	.datac(!\the_op1_mux|Mux0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_op2_mux|Mux0~0_combout ),
	.datag(gnd),
	.cin(\the_alu|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_alu|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_alu|Add0~29 .extended_lut = "off";
defparam \the_alu|Add0~29 .lut_mask = 64'h0000559900000F0F;
defparam \the_alu|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N54
cyclonev_lcell_comb \the_result_mux|result[7]~7 (
// Equation(s):
// \the_result_mux|result[7]~7_combout  = ( \the_op1_mux|Mux0~0_combout  & ( \the_alu|Add0~29_sumout  & ( (!\result_mux_select~input_o  & (((!\alu_set_high~input_o ) # (\the_op2_mux|Mux4~0_combout )) # (\alu_set_low~input_o ))) ) ) ) # ( 
// !\the_op1_mux|Mux0~0_combout  & ( \the_alu|Add0~29_sumout  & ( (!\alu_set_low~input_o  & (!\result_mux_select~input_o  & ((!\alu_set_high~input_o ) # (\the_op2_mux|Mux4~0_combout )))) ) ) ) # ( \the_op1_mux|Mux0~0_combout  & ( !\the_alu|Add0~29_sumout  & 
// ( (!\result_mux_select~input_o  & (((\alu_set_high~input_o  & \the_op2_mux|Mux4~0_combout )) # (\alu_set_low~input_o ))) ) ) ) # ( !\the_op1_mux|Mux0~0_combout  & ( !\the_alu|Add0~29_sumout  & ( (!\alu_set_low~input_o  & (\alu_set_high~input_o  & 
// (!\result_mux_select~input_o  & \the_op2_mux|Mux4~0_combout ))) ) ) )

	.dataa(!\alu_set_low~input_o ),
	.datab(!\alu_set_high~input_o ),
	.datac(!\result_mux_select~input_o ),
	.datad(!\the_op2_mux|Mux4~0_combout ),
	.datae(!\the_op1_mux|Mux0~0_combout ),
	.dataf(!\the_alu|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_result_mux|result[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_result_mux|result[7]~7 .extended_lut = "off";
defparam \the_result_mux|result[7]~7 .lut_mask = 64'h0020507080A0D0F0;
defparam \the_result_mux|result[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N23
dffeas \the_regfile|reg0[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\the_result_mux|result[7]~7_combout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\the_regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_regfile|reg0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \the_regfile|reg0[7] .is_wysiwyg = "true";
defparam \the_regfile|reg0[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N42
cyclonev_lcell_comb \the_regfile|Mux0~0 (
// Equation(s):
// \the_regfile|Mux0~0_combout  = ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [1] & ( \the_regfile|reg3 [7] ) ) ) # ( 
// !\the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [1] & ( \the_regfile|reg2 [7] ) ) ) # ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( 
// !\the_instruction_rom|altsyncram_component|auto_generated|q_a [1] & ( \the_regfile|reg1 [7] ) ) ) # ( !\the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( !\the_instruction_rom|altsyncram_component|auto_generated|q_a [1] & ( 
// \the_regfile|reg0 [7] ) ) )

	.dataa(!\the_regfile|reg2 [7]),
	.datab(!\the_regfile|reg3 [7]),
	.datac(!\the_regfile|reg1 [7]),
	.datad(!\the_regfile|reg0 [7]),
	.datae(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [0]),
	.dataf(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_regfile|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_regfile|Mux0~0 .extended_lut = "off";
defparam \the_regfile|Mux0~0 .lut_mask = 64'h00FF0F0F55553333;
defparam \the_regfile|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N44
dffeas \the_regfile|selected0[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\the_regfile|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_regfile|selected0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \the_regfile|selected0[7] .is_wysiwyg = "true";
defparam \the_regfile|selected0[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N21
cyclonev_lcell_comb \the_op1_mux|Mux0~0 (
// Equation(s):
// \the_op1_mux|Mux0~0_combout  = ( \op1_mux_select[0]~input_o  & ( \the_regfile|selected0 [7] & ( (!\op1_mux_select[1]~input_o ) # (\the_regfile|reg2 [7]) ) ) ) # ( !\op1_mux_select[0]~input_o  & ( \the_regfile|selected0 [7] & ( (!\op1_mux_select[1]~input_o 
//  & (\the_pc|pc [7])) # (\op1_mux_select[1]~input_o  & ((\the_regfile|reg0 [7]))) ) ) ) # ( \op1_mux_select[0]~input_o  & ( !\the_regfile|selected0 [7] & ( (\op1_mux_select[1]~input_o  & \the_regfile|reg2 [7]) ) ) ) # ( !\op1_mux_select[0]~input_o  & ( 
// !\the_regfile|selected0 [7] & ( (!\op1_mux_select[1]~input_o  & (\the_pc|pc [7])) # (\op1_mux_select[1]~input_o  & ((\the_regfile|reg0 [7]))) ) ) )

	.dataa(!\op1_mux_select[1]~input_o ),
	.datab(!\the_pc|pc [7]),
	.datac(!\the_regfile|reg0 [7]),
	.datad(!\the_regfile|reg2 [7]),
	.datae(!\op1_mux_select[0]~input_o ),
	.dataf(!\the_regfile|selected0 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_op1_mux|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_op1_mux|Mux0~0 .extended_lut = "off";
defparam \the_op1_mux|Mux0~0 .lut_mask = 64'h272700552727AAFF;
defparam \the_op1_mux|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N54
cyclonev_lcell_comb \the_alu|result[7]~7 (
// Equation(s):
// \the_alu|result[7]~7_combout  = ( \the_op2_mux|Mux4~0_combout  & ( \the_alu|Add0~29_sumout  & ( (!\alu_set_low~input_o ) # (\the_op1_mux|Mux0~0_combout ) ) ) ) # ( !\the_op2_mux|Mux4~0_combout  & ( \the_alu|Add0~29_sumout  & ( (!\alu_set_low~input_o  & 
// ((!\alu_set_high~input_o ))) # (\alu_set_low~input_o  & (\the_op1_mux|Mux0~0_combout )) ) ) ) # ( \the_op2_mux|Mux4~0_combout  & ( !\the_alu|Add0~29_sumout  & ( (!\alu_set_low~input_o  & ((\alu_set_high~input_o ))) # (\alu_set_low~input_o  & 
// (\the_op1_mux|Mux0~0_combout )) ) ) ) # ( !\the_op2_mux|Mux4~0_combout  & ( !\the_alu|Add0~29_sumout  & ( (\the_op1_mux|Mux0~0_combout  & \alu_set_low~input_o ) ) ) )

	.dataa(!\the_op1_mux|Mux0~0_combout ),
	.datab(!\alu_set_high~input_o ),
	.datac(!\alu_set_low~input_o ),
	.datad(gnd),
	.datae(!\the_op2_mux|Mux4~0_combout ),
	.dataf(!\the_alu|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_alu|result[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_alu|result[7]~7 .extended_lut = "off";
defparam \the_alu|result[7]~7 .lut_mask = 64'h05053535C5C5F5F5;
defparam \the_alu|result[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N53
dffeas \the_pc|pc[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\the_pc|Add0~29_sumout ),
	.asdata(\the_alu|result[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(\commit_branch~input_o ),
	.ena(\the_pc|pc[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_pc|pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \the_pc|pc[7] .is_wysiwyg = "true";
defparam \the_pc|pc[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y5_N0
cyclonev_ram_block \the_instruction_rom|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(20'b00000000000000000000),
	.portaaddr({\the_pc|pc [7],\the_pc|pc [6],\the_pc|pc [5],\the_pc|pc [4],\the_pc|pc [3],\the_pc|pc [2],\the_pc|pc [1],\the_pc|pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\the_instruction_rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \the_instruction_rom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \the_instruction_rom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \the_instruction_rom|altsyncram_component|auto_generated|ram_block1a0 .init_file = "instruction_rom.mif";
defparam \the_instruction_rom|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \the_instruction_rom|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_k4h1:auto_generated|ALTSYNCRAM";
defparam \the_instruction_rom|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \the_instruction_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \the_instruction_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \the_instruction_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \the_instruction_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \the_instruction_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \the_instruction_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \the_instruction_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \the_instruction_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \the_instruction_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \the_instruction_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \the_instruction_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \the_instruction_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \the_instruction_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \the_instruction_rom|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \the_instruction_rom|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \the_instruction_rom|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \the_instruction_rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \the_instruction_rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \the_instruction_rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N15
cyclonev_lcell_comb \the_regfile|Mux3~0 (
// Equation(s):
// \the_regfile|Mux3~0_combout  = ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [1] & ( \the_regfile|reg3 [4] ) ) ) # ( 
// !\the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [1] & ( \the_regfile|reg2 [4] ) ) ) # ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( 
// !\the_instruction_rom|altsyncram_component|auto_generated|q_a [1] & ( \the_regfile|reg1 [4] ) ) ) # ( !\the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( !\the_instruction_rom|altsyncram_component|auto_generated|q_a [1] & ( 
// \the_regfile|reg0 [4] ) ) )

	.dataa(!\the_regfile|reg2 [4]),
	.datab(!\the_regfile|reg3 [4]),
	.datac(!\the_regfile|reg1 [4]),
	.datad(!\the_regfile|reg0 [4]),
	.datae(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [0]),
	.dataf(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_regfile|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_regfile|Mux3~0 .extended_lut = "off";
defparam \the_regfile|Mux3~0 .lut_mask = 64'h00FF0F0F55553333;
defparam \the_regfile|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N53
dffeas \the_regfile|selected0[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\the_regfile|Mux3~0_combout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_regfile|selected0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \the_regfile|selected0[4] .is_wysiwyg = "true";
defparam \the_regfile|selected0[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N51
cyclonev_lcell_comb \the_op1_mux|Mux3~0 (
// Equation(s):
// \the_op1_mux|Mux3~0_combout  = ( \the_regfile|selected0 [4] & ( \the_regfile|reg2 [4] & ( ((!\op1_mux_select[1]~input_o  & ((\the_pc|pc [4]))) # (\op1_mux_select[1]~input_o  & (\the_regfile|reg0 [4]))) # (\op1_mux_select[0]~input_o ) ) ) ) # ( 
// !\the_regfile|selected0 [4] & ( \the_regfile|reg2 [4] & ( (!\op1_mux_select[1]~input_o  & (((!\op1_mux_select[0]~input_o  & \the_pc|pc [4])))) # (\op1_mux_select[1]~input_o  & (((\op1_mux_select[0]~input_o )) # (\the_regfile|reg0 [4]))) ) ) ) # ( 
// \the_regfile|selected0 [4] & ( !\the_regfile|reg2 [4] & ( (!\op1_mux_select[1]~input_o  & (((\the_pc|pc [4]) # (\op1_mux_select[0]~input_o )))) # (\op1_mux_select[1]~input_o  & (\the_regfile|reg0 [4] & (!\op1_mux_select[0]~input_o ))) ) ) ) # ( 
// !\the_regfile|selected0 [4] & ( !\the_regfile|reg2 [4] & ( (!\op1_mux_select[0]~input_o  & ((!\op1_mux_select[1]~input_o  & ((\the_pc|pc [4]))) # (\op1_mux_select[1]~input_o  & (\the_regfile|reg0 [4])))) ) ) )

	.dataa(!\op1_mux_select[1]~input_o ),
	.datab(!\the_regfile|reg0 [4]),
	.datac(!\op1_mux_select[0]~input_o ),
	.datad(!\the_pc|pc [4]),
	.datae(!\the_regfile|selected0 [4]),
	.dataf(!\the_regfile|reg2 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_op1_mux|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_op1_mux|Mux3~0 .extended_lut = "off";
defparam \the_op1_mux|Mux3~0 .lut_mask = 64'h10B01ABA15B51FBF;
defparam \the_op1_mux|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N24
cyclonev_lcell_comb \the_alu|result[4]~4 (
// Equation(s):
// \the_alu|result[4]~4_combout  = ( \the_alu|Add0~17_sumout  & ( (!\alu_set_low~input_o  & ((!\alu_set_high~input_o ) # ((\the_op2_mux|Mux7~0_combout )))) # (\alu_set_low~input_o  & (((\the_op1_mux|Mux3~0_combout )))) ) ) # ( !\the_alu|Add0~17_sumout  & ( 
// (!\alu_set_low~input_o  & (\alu_set_high~input_o  & (\the_op2_mux|Mux7~0_combout ))) # (\alu_set_low~input_o  & (((\the_op1_mux|Mux3~0_combout )))) ) )

	.dataa(!\alu_set_low~input_o ),
	.datab(!\alu_set_high~input_o ),
	.datac(!\the_op2_mux|Mux7~0_combout ),
	.datad(!\the_op1_mux|Mux3~0_combout ),
	.datae(gnd),
	.dataf(!\the_alu|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_alu|result[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_alu|result[4]~4 .extended_lut = "off";
defparam \the_alu|result[4]~4 .lut_mask = 64'h025702578ADF8ADF;
defparam \the_alu|result[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N44
dffeas \the_pc|pc[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\the_pc|Add0~17_sumout ),
	.asdata(\the_alu|result[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(\commit_branch~input_o ),
	.ena(\the_pc|pc[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_pc|pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \the_pc|pc[4] .is_wysiwyg = "true";
defparam \the_pc|pc[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N27
cyclonev_lcell_comb \the_op2_mux|Mux5~1 (
// Equation(s):
// \the_op2_mux|Mux5~1_combout  = ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [4] & ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( (!\op2_mux_select[0]~input_o  & (((\the_regfile|selected1 [2])))) # 
// (\op2_mux_select[0]~input_o  & ((!\select_immediate[0]~input_o ) # ((!\select_immediate[1]~input_o )))) ) ) ) # ( !\the_instruction_rom|altsyncram_component|auto_generated|q_a [4] & ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( 
// (!\op2_mux_select[0]~input_o  & (((\the_regfile|selected1 [2])))) # (\op2_mux_select[0]~input_o  & (!\select_immediate[0]~input_o  $ (((!\select_immediate[1]~input_o ))))) ) ) ) # ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [4] & ( 
// !\the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( (!\op2_mux_select[0]~input_o  & (((\the_regfile|selected1 [2])))) # (\op2_mux_select[0]~input_o  & (!\select_immediate[0]~input_o  & ((!\select_immediate[1]~input_o )))) ) ) ) # ( 
// !\the_instruction_rom|altsyncram_component|auto_generated|q_a [4] & ( !\the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( (\the_regfile|selected1 [2] & !\op2_mux_select[0]~input_o ) ) ) )

	.dataa(!\select_immediate[0]~input_o ),
	.datab(!\the_regfile|selected1 [2]),
	.datac(!\select_immediate[1]~input_o ),
	.datad(!\op2_mux_select[0]~input_o ),
	.datae(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [4]),
	.dataf(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_op2_mux|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_op2_mux|Mux5~1 .extended_lut = "off";
defparam \the_op2_mux|Mux5~1 .lut_mask = 64'h330033A0335A33FA;
defparam \the_op2_mux|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N6
cyclonev_lcell_comb \the_op2_mux|Mux6~1 (
// Equation(s):
// \the_op2_mux|Mux6~1_combout  = ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [1] & ( (!\op2_mux_select[0]~input_o  & (((\the_regfile|selected1 [1])))) # 
// (\op2_mux_select[0]~input_o  & ((!\select_immediate[0]~input_o ) # ((!\select_immediate[1]~input_o )))) ) ) ) # ( !\the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [1] & ( 
// (!\op2_mux_select[0]~input_o  & (((\the_regfile|selected1 [1])))) # (\op2_mux_select[0]~input_o  & (!\select_immediate[0]~input_o  $ ((!\select_immediate[1]~input_o )))) ) ) ) # ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( 
// !\the_instruction_rom|altsyncram_component|auto_generated|q_a [1] & ( (!\op2_mux_select[0]~input_o  & (((\the_regfile|selected1 [1])))) # (\op2_mux_select[0]~input_o  & (!\select_immediate[0]~input_o  & (!\select_immediate[1]~input_o ))) ) ) ) # ( 
// !\the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( !\the_instruction_rom|altsyncram_component|auto_generated|q_a [1] & ( (!\op2_mux_select[0]~input_o  & \the_regfile|selected1 [1]) ) ) )

	.dataa(!\select_immediate[0]~input_o ),
	.datab(!\select_immediate[1]~input_o ),
	.datac(!\op2_mux_select[0]~input_o ),
	.datad(!\the_regfile|selected1 [1]),
	.datae(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [3]),
	.dataf(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_op2_mux|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_op2_mux|Mux6~1 .extended_lut = "off";
defparam \the_op2_mux|Mux6~1 .lut_mask = 64'h00F008F806F60EFE;
defparam \the_op2_mux|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N21
cyclonev_lcell_comb \the_op2_mux|Mux7~1 (
// Equation(s):
// \the_op2_mux|Mux7~1_combout  = ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( (!\op2_mux_select[0]~input_o  & (((\the_regfile|selected1 [0])))) # 
// (\op2_mux_select[0]~input_o  & ((!\select_immediate[0]~input_o ) # ((!\select_immediate[1]~input_o )))) ) ) ) # ( !\the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( 
// (!\op2_mux_select[0]~input_o  & (((\the_regfile|selected1 [0])))) # (\op2_mux_select[0]~input_o  & (!\select_immediate[0]~input_o  & ((!\select_immediate[1]~input_o )))) ) ) ) # ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( 
// !\the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( (!\op2_mux_select[0]~input_o  & (((\the_regfile|selected1 [0])))) # (\op2_mux_select[0]~input_o  & (!\select_immediate[0]~input_o  $ (((!\select_immediate[1]~input_o ))))) ) ) ) # ( 
// !\the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( !\the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( (\the_regfile|selected1 [0] & !\op2_mux_select[0]~input_o ) ) ) )

	.dataa(!\select_immediate[0]~input_o ),
	.datab(!\the_regfile|selected1 [0]),
	.datac(!\select_immediate[1]~input_o ),
	.datad(!\op2_mux_select[0]~input_o ),
	.datae(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [0]),
	.dataf(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_op2_mux|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_op2_mux|Mux7~1 .extended_lut = "off";
defparam \the_op2_mux|Mux7~1 .lut_mask = 64'h3300335A33A033FA;
defparam \the_op2_mux|Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N0
cyclonev_lcell_comb \the_alu|Add0~34 (
// Equation(s):
// \the_alu|Add0~34_cout  = CARRY(( !\alu_add_sub~input_o  ) + ( VCC ) + ( !VCC ))

	.dataa(!\alu_add_sub~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\the_alu|Add0~34_cout ),
	.shareout());
// synopsys translate_off
defparam \the_alu|Add0~34 .extended_lut = "off";
defparam \the_alu|Add0~34 .lut_mask = 64'h000000000000AAAA;
defparam \the_alu|Add0~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N3
cyclonev_lcell_comb \the_alu|Add0~1 (
// Equation(s):
// \the_alu|Add0~1_sumout  = SUM(( !\alu_add_sub~input_o  $ (((!\op2_mux_select[1]~input_o  & ((\the_op2_mux|Mux7~1_combout ))) # (\op2_mux_select[1]~input_o  & (!\op2_mux_select[0]~input_o )))) ) + ( \the_op1_mux|Mux7~0_combout  ) + ( \the_alu|Add0~34_cout  
// ))
// \the_alu|Add0~2  = CARRY(( !\alu_add_sub~input_o  $ (((!\op2_mux_select[1]~input_o  & ((\the_op2_mux|Mux7~1_combout ))) # (\op2_mux_select[1]~input_o  & (!\op2_mux_select[0]~input_o )))) ) + ( \the_op1_mux|Mux7~0_combout  ) + ( \the_alu|Add0~34_cout  ))

	.dataa(!\alu_add_sub~input_o ),
	.datab(!\op2_mux_select[1]~input_o ),
	.datac(!\op2_mux_select[0]~input_o ),
	.datad(!\the_op2_mux|Mux7~1_combout ),
	.datae(gnd),
	.dataf(!\the_op1_mux|Mux7~0_combout ),
	.datag(gnd),
	.cin(\the_alu|Add0~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_alu|Add0~1_sumout ),
	.cout(\the_alu|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \the_alu|Add0~1 .extended_lut = "off";
defparam \the_alu|Add0~1 .lut_mask = 64'h0000FF0000009A56;
defparam \the_alu|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N6
cyclonev_lcell_comb \the_alu|Add0~5 (
// Equation(s):
// \the_alu|Add0~5_sumout  = SUM(( !\alu_add_sub~input_o  $ (((!\op2_mux_select[1]~input_o  & ((\the_op2_mux|Mux6~1_combout ))) # (\op2_mux_select[1]~input_o  & (\op2_mux_select[0]~input_o )))) ) + ( \the_op1_mux|Mux6~0_combout  ) + ( \the_alu|Add0~2  ))
// \the_alu|Add0~6  = CARRY(( !\alu_add_sub~input_o  $ (((!\op2_mux_select[1]~input_o  & ((\the_op2_mux|Mux6~1_combout ))) # (\op2_mux_select[1]~input_o  & (\op2_mux_select[0]~input_o )))) ) + ( \the_op1_mux|Mux6~0_combout  ) + ( \the_alu|Add0~2  ))

	.dataa(!\alu_add_sub~input_o ),
	.datab(!\op2_mux_select[1]~input_o ),
	.datac(!\op2_mux_select[0]~input_o ),
	.datad(!\the_op2_mux|Mux6~1_combout ),
	.datae(gnd),
	.dataf(!\the_op1_mux|Mux6~0_combout ),
	.datag(gnd),
	.cin(\the_alu|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_alu|Add0~5_sumout ),
	.cout(\the_alu|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \the_alu|Add0~5 .extended_lut = "off";
defparam \the_alu|Add0~5 .lut_mask = 64'h0000FF000000A965;
defparam \the_alu|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N9
cyclonev_lcell_comb \the_alu|Add0~9 (
// Equation(s):
// \the_alu|Add0~9_sumout  = SUM(( !\alu_add_sub~input_o  $ (((!\op2_mux_select[1]~input_o  & \the_op2_mux|Mux5~1_combout ))) ) + ( \the_op1_mux|Mux5~0_combout  ) + ( \the_alu|Add0~6  ))
// \the_alu|Add0~10  = CARRY(( !\alu_add_sub~input_o  $ (((!\op2_mux_select[1]~input_o  & \the_op2_mux|Mux5~1_combout ))) ) + ( \the_op1_mux|Mux5~0_combout  ) + ( \the_alu|Add0~6  ))

	.dataa(!\alu_add_sub~input_o ),
	.datab(!\op2_mux_select[1]~input_o ),
	.datac(!\the_op1_mux|Mux5~0_combout ),
	.datad(!\the_op2_mux|Mux5~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_alu|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_alu|Add0~9_sumout ),
	.cout(\the_alu|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \the_alu|Add0~9 .extended_lut = "off";
defparam \the_alu|Add0~9 .lut_mask = 64'h0000F0F00000AA66;
defparam \the_alu|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N36
cyclonev_lcell_comb \the_result_mux|result[3]~3 (
// Equation(s):
// \the_result_mux|result[3]~3_combout  = ( \the_alu|Add0~13_sumout  & ( \the_op1_mux|Mux4~0_combout  & ( (!\result_mux_select~input_o  & ((!\alu_set_low~input_o ) # (\the_op2_mux|Mux4~0_combout ))) ) ) ) # ( !\the_alu|Add0~13_sumout  & ( 
// \the_op1_mux|Mux4~0_combout  & ( (!\result_mux_select~input_o  & ((!\alu_set_low~input_o  & (\alu_set_high~input_o )) # (\alu_set_low~input_o  & ((\the_op2_mux|Mux4~0_combout ))))) ) ) ) # ( \the_alu|Add0~13_sumout  & ( !\the_op1_mux|Mux4~0_combout  & ( 
// (!\result_mux_select~input_o  & ((!\alu_set_low~input_o  & (!\alu_set_high~input_o )) # (\alu_set_low~input_o  & ((\the_op2_mux|Mux4~0_combout ))))) ) ) ) # ( !\the_alu|Add0~13_sumout  & ( !\the_op1_mux|Mux4~0_combout  & ( (!\result_mux_select~input_o  & 
// (\alu_set_low~input_o  & \the_op2_mux|Mux4~0_combout )) ) ) )

	.dataa(!\result_mux_select~input_o ),
	.datab(!\alu_set_high~input_o ),
	.datac(!\alu_set_low~input_o ),
	.datad(!\the_op2_mux|Mux4~0_combout ),
	.datae(!\the_alu|Add0~13_sumout ),
	.dataf(!\the_op1_mux|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_result_mux|result[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_result_mux|result[3]~3 .extended_lut = "off";
defparam \the_result_mux|result[3]~3 .lut_mask = 64'h000A808A202AA0AA;
defparam \the_result_mux|result[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N35
dffeas \the_regfile|reg2[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\the_result_mux|result[3]~3_combout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\the_regfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_regfile|reg2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \the_regfile|reg2[3] .is_wysiwyg = "true";
defparam \the_regfile|reg2[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N30
cyclonev_lcell_comb \the_regfile|Mux4~0 (
// Equation(s):
// \the_regfile|Mux4~0_combout  = ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [1] & ( \the_regfile|reg3 [3] ) ) ) # ( 
// !\the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [1] & ( \the_regfile|reg2 [3] ) ) ) # ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( 
// !\the_instruction_rom|altsyncram_component|auto_generated|q_a [1] & ( \the_regfile|reg1 [3] ) ) ) # ( !\the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( !\the_instruction_rom|altsyncram_component|auto_generated|q_a [1] & ( 
// \the_regfile|reg0 [3] ) ) )

	.dataa(!\the_regfile|reg3 [3]),
	.datab(!\the_regfile|reg0 [3]),
	.datac(!\the_regfile|reg1 [3]),
	.datad(!\the_regfile|reg2 [3]),
	.datae(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [0]),
	.dataf(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_regfile|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_regfile|Mux4~0 .extended_lut = "off";
defparam \the_regfile|Mux4~0 .lut_mask = 64'h33330F0F00FF5555;
defparam \the_regfile|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N32
dffeas \the_regfile|selected0[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\the_regfile|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_regfile|selected0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \the_regfile|selected0[3] .is_wysiwyg = "true";
defparam \the_regfile|selected0[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N54
cyclonev_lcell_comb \the_op1_mux|Mux4~0 (
// Equation(s):
// \the_op1_mux|Mux4~0_combout  = ( \the_pc|pc [3] & ( \the_regfile|reg0 [3] & ( (!\op1_mux_select[0]~input_o ) # ((!\op1_mux_select[1]~input_o  & ((\the_regfile|selected0 [3]))) # (\op1_mux_select[1]~input_o  & (\the_regfile|reg2 [3]))) ) ) ) # ( 
// !\the_pc|pc [3] & ( \the_regfile|reg0 [3] & ( (!\op1_mux_select[0]~input_o  & (((\op1_mux_select[1]~input_o )))) # (\op1_mux_select[0]~input_o  & ((!\op1_mux_select[1]~input_o  & ((\the_regfile|selected0 [3]))) # (\op1_mux_select[1]~input_o  & 
// (\the_regfile|reg2 [3])))) ) ) ) # ( \the_pc|pc [3] & ( !\the_regfile|reg0 [3] & ( (!\op1_mux_select[0]~input_o  & (((!\op1_mux_select[1]~input_o )))) # (\op1_mux_select[0]~input_o  & ((!\op1_mux_select[1]~input_o  & ((\the_regfile|selected0 [3]))) # 
// (\op1_mux_select[1]~input_o  & (\the_regfile|reg2 [3])))) ) ) ) # ( !\the_pc|pc [3] & ( !\the_regfile|reg0 [3] & ( (\op1_mux_select[0]~input_o  & ((!\op1_mux_select[1]~input_o  & ((\the_regfile|selected0 [3]))) # (\op1_mux_select[1]~input_o  & 
// (\the_regfile|reg2 [3])))) ) ) )

	.dataa(!\op1_mux_select[0]~input_o ),
	.datab(!\the_regfile|reg2 [3]),
	.datac(!\op1_mux_select[1]~input_o ),
	.datad(!\the_regfile|selected0 [3]),
	.datae(!\the_pc|pc [3]),
	.dataf(!\the_regfile|reg0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_op1_mux|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_op1_mux|Mux4~0 .extended_lut = "off";
defparam \the_op1_mux|Mux4~0 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \the_op1_mux|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N18
cyclonev_lcell_comb \the_alu|result[3]~3 (
// Equation(s):
// \the_alu|result[3]~3_combout  = ( \the_alu|Add0~13_sumout  & ( (!\alu_set_low~input_o  & ((!\alu_set_high~input_o ) # ((\the_op1_mux|Mux4~0_combout )))) # (\alu_set_low~input_o  & (((\the_op2_mux|Mux4~0_combout )))) ) ) # ( !\the_alu|Add0~13_sumout  & ( 
// (!\alu_set_low~input_o  & (\alu_set_high~input_o  & (\the_op1_mux|Mux4~0_combout ))) # (\alu_set_low~input_o  & (((\the_op2_mux|Mux4~0_combout )))) ) )

	.dataa(!\alu_set_low~input_o ),
	.datab(!\alu_set_high~input_o ),
	.datac(!\the_op1_mux|Mux4~0_combout ),
	.datad(!\the_op2_mux|Mux4~0_combout ),
	.datae(gnd),
	.dataf(!\the_alu|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_alu|result[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_alu|result[3]~3 .extended_lut = "off";
defparam \the_alu|result[3]~3 .lut_mask = 64'h025702578ADF8ADF;
defparam \the_alu|result[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N41
dffeas \the_pc|pc[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\the_pc|Add0~13_sumout ),
	.asdata(\the_alu|result[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(\commit_branch~input_o ),
	.ena(\the_pc|pc[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_pc|pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \the_pc|pc[3] .is_wysiwyg = "true";
defparam \the_pc|pc[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N15
cyclonev_lcell_comb \the_regfile|Mux13~0 (
// Equation(s):
// \the_regfile|Mux13~0_combout  = ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( \the_regfile|reg3 [2] ) ) ) # ( 
// !\the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( \the_regfile|reg2 [2] ) ) ) # ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( 
// !\the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( \the_regfile|reg1 [2] ) ) ) # ( !\the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( !\the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( 
// \the_regfile|reg0 [2] ) ) )

	.dataa(!\the_regfile|reg0 [2]),
	.datab(!\the_regfile|reg3 [2]),
	.datac(!\the_regfile|reg2 [2]),
	.datad(!\the_regfile|reg1 [2]),
	.datae(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [2]),
	.dataf(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_regfile|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_regfile|Mux13~0 .extended_lut = "off";
defparam \the_regfile|Mux13~0 .lut_mask = 64'h555500FF0F0F3333;
defparam \the_regfile|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N16
dffeas \the_regfile|selected1[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\the_regfile|Mux13~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_regfile|selected1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \the_regfile|selected1[2] .is_wysiwyg = "true";
defparam \the_regfile|selected1[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N0
cyclonev_lcell_comb \the_immediate_extractor|Mux0~0 (
// Equation(s):
// \the_immediate_extractor|Mux0~0_combout  = ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [4] & ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( (!\select_immediate[1]~input_o ) # (!\select_immediate[0]~input_o ) ) ) 
// ) # ( !\the_instruction_rom|altsyncram_component|auto_generated|q_a [4] & ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( !\select_immediate[1]~input_o  $ (!\select_immediate[0]~input_o ) ) ) ) # ( 
// \the_instruction_rom|altsyncram_component|auto_generated|q_a [4] & ( !\the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( (!\select_immediate[1]~input_o  & !\select_immediate[0]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\select_immediate[1]~input_o ),
	.datac(gnd),
	.datad(!\select_immediate[0]~input_o ),
	.datae(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [4]),
	.dataf(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_immediate_extractor|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_immediate_extractor|Mux0~0 .extended_lut = "off";
defparam \the_immediate_extractor|Mux0~0 .lut_mask = 64'h0000CC0033CCFFCC;
defparam \the_immediate_extractor|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N6
cyclonev_lcell_comb \the_op2_mux|Mux5~0 (
// Equation(s):
// \the_op2_mux|Mux5~0_combout  = ( \the_immediate_extractor|Mux0~0_combout  & ( (!\op2_mux_select[1]~input_o  & ((\the_regfile|selected1 [2]) # (\op2_mux_select[0]~input_o ))) ) ) # ( !\the_immediate_extractor|Mux0~0_combout  & ( 
// (!\op2_mux_select[1]~input_o  & (!\op2_mux_select[0]~input_o  & \the_regfile|selected1 [2])) ) )

	.dataa(!\op2_mux_select[1]~input_o ),
	.datab(gnd),
	.datac(!\op2_mux_select[0]~input_o ),
	.datad(!\the_regfile|selected1 [2]),
	.datae(gnd),
	.dataf(!\the_immediate_extractor|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_op2_mux|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_op2_mux|Mux5~0 .extended_lut = "off";
defparam \the_op2_mux|Mux5~0 .lut_mask = 64'h00A000A00AAA0AAA;
defparam \the_op2_mux|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N42
cyclonev_lcell_comb \the_result_mux|result[2]~2 (
// Equation(s):
// \the_result_mux|result[2]~2_combout  = ( \the_op2_mux|Mux5~0_combout  & ( \the_alu|Add0~9_sumout  & ( (!\result_mux_select~input_o  & (((!\alu_set_high~input_o ) # (\alu_set_low~input_o )) # (\the_op1_mux|Mux5~0_combout ))) ) ) ) # ( 
// !\the_op2_mux|Mux5~0_combout  & ( \the_alu|Add0~9_sumout  & ( (!\result_mux_select~input_o  & (!\alu_set_low~input_o  & ((!\alu_set_high~input_o ) # (\the_op1_mux|Mux5~0_combout )))) ) ) ) # ( \the_op2_mux|Mux5~0_combout  & ( !\the_alu|Add0~9_sumout  & ( 
// (!\result_mux_select~input_o  & (((\the_op1_mux|Mux5~0_combout  & \alu_set_high~input_o )) # (\alu_set_low~input_o ))) ) ) ) # ( !\the_op2_mux|Mux5~0_combout  & ( !\the_alu|Add0~9_sumout  & ( (\the_op1_mux|Mux5~0_combout  & (\alu_set_high~input_o  & 
// (!\result_mux_select~input_o  & !\alu_set_low~input_o ))) ) ) )

	.dataa(!\the_op1_mux|Mux5~0_combout ),
	.datab(!\alu_set_high~input_o ),
	.datac(!\result_mux_select~input_o ),
	.datad(!\alu_set_low~input_o ),
	.datae(!\the_op2_mux|Mux5~0_combout ),
	.dataf(!\the_alu|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_result_mux|result[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_result_mux|result[2]~2 .extended_lut = "off";
defparam \the_result_mux|result[2]~2 .lut_mask = 64'h100010F0D000D0F0;
defparam \the_result_mux|result[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N7
dffeas \the_regfile|reg0[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\the_result_mux|result[2]~2_combout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\the_regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_regfile|reg0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \the_regfile|reg0[2] .is_wysiwyg = "true";
defparam \the_regfile|reg0[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N12
cyclonev_lcell_comb \the_regfile|Mux5~0 (
// Equation(s):
// \the_regfile|Mux5~0_combout  = ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [1] & ( \the_regfile|reg3 [2] ) ) ) # ( 
// !\the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [1] & ( \the_regfile|reg2 [2] ) ) ) # ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( 
// !\the_instruction_rom|altsyncram_component|auto_generated|q_a [1] & ( \the_regfile|reg1 [2] ) ) ) # ( !\the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( !\the_instruction_rom|altsyncram_component|auto_generated|q_a [1] & ( 
// \the_regfile|reg0 [2] ) ) )

	.dataa(!\the_regfile|reg0 [2]),
	.datab(!\the_regfile|reg3 [2]),
	.datac(!\the_regfile|reg1 [2]),
	.datad(!\the_regfile|reg2 [2]),
	.datae(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [0]),
	.dataf(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_regfile|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_regfile|Mux5~0 .extended_lut = "off";
defparam \the_regfile|Mux5~0 .lut_mask = 64'h55550F0F00FF3333;
defparam \the_regfile|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N14
dffeas \the_regfile|selected0[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\the_regfile|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_regfile|selected0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \the_regfile|selected0[2] .is_wysiwyg = "true";
defparam \the_regfile|selected0[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N0
cyclonev_lcell_comb \the_op1_mux|Mux5~0 (
// Equation(s):
// \the_op1_mux|Mux5~0_combout  = ( \the_regfile|reg0 [2] & ( \the_regfile|reg2 [2] & ( ((!\op1_mux_select[0]~input_o  & ((\the_pc|pc [2]))) # (\op1_mux_select[0]~input_o  & (\the_regfile|selected0 [2]))) # (\op1_mux_select[1]~input_o ) ) ) ) # ( 
// !\the_regfile|reg0 [2] & ( \the_regfile|reg2 [2] & ( (!\op1_mux_select[0]~input_o  & (((\the_pc|pc [2] & !\op1_mux_select[1]~input_o )))) # (\op1_mux_select[0]~input_o  & (((\op1_mux_select[1]~input_o )) # (\the_regfile|selected0 [2]))) ) ) ) # ( 
// \the_regfile|reg0 [2] & ( !\the_regfile|reg2 [2] & ( (!\op1_mux_select[0]~input_o  & (((\op1_mux_select[1]~input_o ) # (\the_pc|pc [2])))) # (\op1_mux_select[0]~input_o  & (\the_regfile|selected0 [2] & ((!\op1_mux_select[1]~input_o )))) ) ) ) # ( 
// !\the_regfile|reg0 [2] & ( !\the_regfile|reg2 [2] & ( (!\op1_mux_select[1]~input_o  & ((!\op1_mux_select[0]~input_o  & ((\the_pc|pc [2]))) # (\op1_mux_select[0]~input_o  & (\the_regfile|selected0 [2])))) ) ) )

	.dataa(!\op1_mux_select[0]~input_o ),
	.datab(!\the_regfile|selected0 [2]),
	.datac(!\the_pc|pc [2]),
	.datad(!\op1_mux_select[1]~input_o ),
	.datae(!\the_regfile|reg0 [2]),
	.dataf(!\the_regfile|reg2 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_op1_mux|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_op1_mux|Mux5~0 .extended_lut = "off";
defparam \the_op1_mux|Mux5~0 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \the_op1_mux|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N21
cyclonev_lcell_comb \the_alu|result[2]~2 (
// Equation(s):
// \the_alu|result[2]~2_combout  = ( \the_alu|Add0~9_sumout  & ( (!\alu_set_low~input_o  & ((!\alu_set_high~input_o ) # ((\the_op1_mux|Mux5~0_combout )))) # (\alu_set_low~input_o  & (((\the_op2_mux|Mux5~0_combout )))) ) ) # ( !\the_alu|Add0~9_sumout  & ( 
// (!\alu_set_low~input_o  & (\alu_set_high~input_o  & (\the_op1_mux|Mux5~0_combout ))) # (\alu_set_low~input_o  & (((\the_op2_mux|Mux5~0_combout )))) ) )

	.dataa(!\alu_set_low~input_o ),
	.datab(!\alu_set_high~input_o ),
	.datac(!\the_op1_mux|Mux5~0_combout ),
	.datad(!\the_op2_mux|Mux5~0_combout ),
	.datae(gnd),
	.dataf(!\the_alu|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_alu|result[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_alu|result[2]~2 .extended_lut = "off";
defparam \the_alu|result[2]~2 .lut_mask = 64'h025702578ADF8ADF;
defparam \the_alu|result[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N38
dffeas \the_pc|pc[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\the_pc|Add0~9_sumout ),
	.asdata(\the_alu|result[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(\commit_branch~input_o ),
	.ena(\the_pc|pc[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_pc|pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \the_pc|pc[2] .is_wysiwyg = "true";
defparam \the_pc|pc[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N12
cyclonev_lcell_comb \the_write_address_select|Mux1~0 (
// Equation(s):
// \the_write_address_select|Mux1~0_combout  = ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( !\select_write_address[1]~input_o  $ (!\select_write_address[0]~input_o 
// ) ) ) ) # ( !\the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( (\select_write_address[1]~input_o  & !\select_write_address[0]~input_o ) ) ) ) # ( 
// \the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( !\the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( (!\select_write_address[1]~input_o  & \select_write_address[0]~input_o ) ) ) )

	.dataa(!\select_write_address[1]~input_o ),
	.datab(gnd),
	.datac(!\select_write_address[0]~input_o ),
	.datad(gnd),
	.datae(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [0]),
	.dataf(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_write_address_select|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_write_address_select|Mux1~0 .extended_lut = "off";
defparam \the_write_address_select|Mux1~0 .lut_mask = 64'h00000A0A50505A5A;
defparam \the_write_address_select|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N57
cyclonev_lcell_comb \the_regfile|Decoder0~2 (
// Equation(s):
// \the_regfile|Decoder0~2_combout  = ( \the_write_address_select|Mux1~0_combout  & ( (\write_reg_file~input_o  & \the_write_address_select|Mux0~0_combout ) ) )

	.dataa(!\write_reg_file~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_write_address_select|Mux0~0_combout ),
	.datae(gnd),
	.dataf(!\the_write_address_select|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_regfile|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_regfile|Decoder0~2 .extended_lut = "off";
defparam \the_regfile|Decoder0~2 .lut_mask = 64'h0000000000550055;
defparam \the_regfile|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N20
dffeas \the_regfile|reg3[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\the_result_mux|result[1]~1_combout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\the_regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_regfile|reg3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \the_regfile|reg3[1] .is_wysiwyg = "true";
defparam \the_regfile|reg3[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y5_N44
dffeas \the_regfile|reg1[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\the_result_mux|result[1]~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\the_regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_regfile|reg1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \the_regfile|reg1[1] .is_wysiwyg = "true";
defparam \the_regfile|reg1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y5_N20
dffeas \the_regfile|reg2[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\the_result_mux|result[1]~1_combout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\the_regfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_regfile|reg2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \the_regfile|reg2[1] .is_wysiwyg = "true";
defparam \the_regfile|reg2[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N51
cyclonev_lcell_comb \the_regfile|Mux14~0 (
// Equation(s):
// \the_regfile|Mux14~0_combout  = ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( \the_regfile|reg3 [1] ) ) ) # ( 
// !\the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( \the_regfile|reg2 [1] ) ) ) # ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( 
// !\the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( \the_regfile|reg1 [1] ) ) ) # ( !\the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( !\the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( 
// \the_regfile|reg0 [1] ) ) )

	.dataa(!\the_regfile|reg3 [1]),
	.datab(!\the_regfile|reg1 [1]),
	.datac(!\the_regfile|reg0 [1]),
	.datad(!\the_regfile|reg2 [1]),
	.datae(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [2]),
	.dataf(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_regfile|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_regfile|Mux14~0 .extended_lut = "off";
defparam \the_regfile|Mux14~0 .lut_mask = 64'h0F0F333300FF5555;
defparam \the_regfile|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N52
dffeas \the_regfile|selected1[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\the_regfile|Mux14~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_regfile|selected1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \the_regfile|selected1[1] .is_wysiwyg = "true";
defparam \the_regfile|selected1[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N30
cyclonev_lcell_comb \the_immediate_extractor|Mux1~0 (
// Equation(s):
// \the_immediate_extractor|Mux1~0_combout  = ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [1] & ( (!\select_immediate[1]~input_o  & ((\the_instruction_rom|altsyncram_component|auto_generated|q_a [3]) # (\select_immediate[0]~input_o ))) # 
// (\select_immediate[1]~input_o  & (!\select_immediate[0]~input_o )) ) ) # ( !\the_instruction_rom|altsyncram_component|auto_generated|q_a [1] & ( (!\select_immediate[1]~input_o  & (!\select_immediate[0]~input_o  & 
// \the_instruction_rom|altsyncram_component|auto_generated|q_a [3])) ) )

	.dataa(gnd),
	.datab(!\select_immediate[1]~input_o ),
	.datac(!\select_immediate[0]~input_o ),
	.datad(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [3]),
	.datae(gnd),
	.dataf(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_immediate_extractor|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_immediate_extractor|Mux1~0 .extended_lut = "off";
defparam \the_immediate_extractor|Mux1~0 .lut_mask = 64'h00C000C03CFC3CFC;
defparam \the_immediate_extractor|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N33
cyclonev_lcell_comb \the_op2_mux|Mux6~0 (
// Equation(s):
// \the_op2_mux|Mux6~0_combout  = ( \the_immediate_extractor|Mux1~0_combout  & ( ((\the_regfile|selected1 [1] & !\op2_mux_select[1]~input_o )) # (\op2_mux_select[0]~input_o ) ) ) # ( !\the_immediate_extractor|Mux1~0_combout  & ( (!\op2_mux_select[1]~input_o  
// & (\the_regfile|selected1 [1] & !\op2_mux_select[0]~input_o )) # (\op2_mux_select[1]~input_o  & ((\op2_mux_select[0]~input_o ))) ) )

	.dataa(!\the_regfile|selected1 [1]),
	.datab(gnd),
	.datac(!\op2_mux_select[1]~input_o ),
	.datad(!\op2_mux_select[0]~input_o ),
	.datae(gnd),
	.dataf(!\the_immediate_extractor|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_op2_mux|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_op2_mux|Mux6~0 .extended_lut = "off";
defparam \the_op2_mux|Mux6~0 .lut_mask = 64'h500F500F50FF50FF;
defparam \the_op2_mux|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N42
cyclonev_lcell_comb \the_result_mux|result[1]~1 (
// Equation(s):
// \the_result_mux|result[1]~1_combout  = ( \the_op2_mux|Mux6~0_combout  & ( \the_alu|Add0~5_sumout  & ( (!\result_mux_select~input_o  & (((!\alu_set_high~input_o ) # (\the_op1_mux|Mux6~0_combout )) # (\alu_set_low~input_o ))) ) ) ) # ( 
// !\the_op2_mux|Mux6~0_combout  & ( \the_alu|Add0~5_sumout  & ( (!\alu_set_low~input_o  & (!\result_mux_select~input_o  & ((!\alu_set_high~input_o ) # (\the_op1_mux|Mux6~0_combout )))) ) ) ) # ( \the_op2_mux|Mux6~0_combout  & ( !\the_alu|Add0~5_sumout  & ( 
// (!\result_mux_select~input_o  & (((\the_op1_mux|Mux6~0_combout  & \alu_set_high~input_o )) # (\alu_set_low~input_o ))) ) ) ) # ( !\the_op2_mux|Mux6~0_combout  & ( !\the_alu|Add0~5_sumout  & ( (!\alu_set_low~input_o  & (\the_op1_mux|Mux6~0_combout  & 
// (\alu_set_high~input_o  & !\result_mux_select~input_o ))) ) ) )

	.dataa(!\alu_set_low~input_o ),
	.datab(!\the_op1_mux|Mux6~0_combout ),
	.datac(!\alu_set_high~input_o ),
	.datad(!\result_mux_select~input_o ),
	.datae(!\the_op2_mux|Mux6~0_combout ),
	.dataf(!\the_alu|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_result_mux|result[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_result_mux|result[1]~1 .extended_lut = "off";
defparam \the_result_mux|result[1]~1 .lut_mask = 64'h02005700A200F700;
defparam \the_result_mux|result[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N56
dffeas \the_regfile|reg0[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\the_result_mux|result[1]~1_combout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\the_regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_regfile|reg0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \the_regfile|reg0[1] .is_wysiwyg = "true";
defparam \the_regfile|reg0[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N48
cyclonev_lcell_comb \the_regfile|Mux6~0 (
// Equation(s):
// \the_regfile|Mux6~0_combout  = ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [1] & ( \the_regfile|reg3 [1] ) ) ) # ( 
// !\the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [1] & ( \the_regfile|reg2 [1] ) ) ) # ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( 
// !\the_instruction_rom|altsyncram_component|auto_generated|q_a [1] & ( \the_regfile|reg1 [1] ) ) ) # ( !\the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( !\the_instruction_rom|altsyncram_component|auto_generated|q_a [1] & ( 
// \the_regfile|reg0 [1] ) ) )

	.dataa(!\the_regfile|reg3 [1]),
	.datab(!\the_regfile|reg1 [1]),
	.datac(!\the_regfile|reg2 [1]),
	.datad(!\the_regfile|reg0 [1]),
	.datae(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [0]),
	.dataf(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_regfile|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_regfile|Mux6~0 .extended_lut = "off";
defparam \the_regfile|Mux6~0 .lut_mask = 64'h00FF33330F0F5555;
defparam \the_regfile|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N49
dffeas \the_regfile|selected0[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\the_regfile|Mux6~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_regfile|selected0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \the_regfile|selected0[1] .is_wysiwyg = "true";
defparam \the_regfile|selected0[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N6
cyclonev_lcell_comb \the_op1_mux|Mux6~0 (
// Equation(s):
// \the_op1_mux|Mux6~0_combout  = ( \the_regfile|selected0 [1] & ( \the_regfile|reg2 [1] & ( ((!\op1_mux_select[1]~input_o  & ((\the_pc|pc [1]))) # (\op1_mux_select[1]~input_o  & (\the_regfile|reg0 [1]))) # (\op1_mux_select[0]~input_o ) ) ) ) # ( 
// !\the_regfile|selected0 [1] & ( \the_regfile|reg2 [1] & ( (!\op1_mux_select[1]~input_o  & (!\op1_mux_select[0]~input_o  & ((\the_pc|pc [1])))) # (\op1_mux_select[1]~input_o  & (((\the_regfile|reg0 [1])) # (\op1_mux_select[0]~input_o ))) ) ) ) # ( 
// \the_regfile|selected0 [1] & ( !\the_regfile|reg2 [1] & ( (!\op1_mux_select[1]~input_o  & (((\the_pc|pc [1])) # (\op1_mux_select[0]~input_o ))) # (\op1_mux_select[1]~input_o  & (!\op1_mux_select[0]~input_o  & (\the_regfile|reg0 [1]))) ) ) ) # ( 
// !\the_regfile|selected0 [1] & ( !\the_regfile|reg2 [1] & ( (!\op1_mux_select[0]~input_o  & ((!\op1_mux_select[1]~input_o  & ((\the_pc|pc [1]))) # (\op1_mux_select[1]~input_o  & (\the_regfile|reg0 [1])))) ) ) )

	.dataa(!\op1_mux_select[1]~input_o ),
	.datab(!\op1_mux_select[0]~input_o ),
	.datac(!\the_regfile|reg0 [1]),
	.datad(!\the_pc|pc [1]),
	.datae(!\the_regfile|selected0 [1]),
	.dataf(!\the_regfile|reg2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_op1_mux|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_op1_mux|Mux6~0 .extended_lut = "off";
defparam \the_op1_mux|Mux6~0 .lut_mask = 64'h048C26AE159D37BF;
defparam \the_op1_mux|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N51
cyclonev_lcell_comb \the_alu|result[1]~1 (
// Equation(s):
// \the_alu|result[1]~1_combout  = ( \the_op2_mux|Mux6~0_combout  & ( \the_alu|Add0~5_sumout  & ( ((!\alu_set_high~input_o ) # (\the_op1_mux|Mux6~0_combout )) # (\alu_set_low~input_o ) ) ) ) # ( !\the_op2_mux|Mux6~0_combout  & ( \the_alu|Add0~5_sumout  & ( 
// (!\alu_set_low~input_o  & ((!\alu_set_high~input_o ) # (\the_op1_mux|Mux6~0_combout ))) ) ) ) # ( \the_op2_mux|Mux6~0_combout  & ( !\the_alu|Add0~5_sumout  & ( ((\the_op1_mux|Mux6~0_combout  & \alu_set_high~input_o )) # (\alu_set_low~input_o ) ) ) ) # ( 
// !\the_op2_mux|Mux6~0_combout  & ( !\the_alu|Add0~5_sumout  & ( (!\alu_set_low~input_o  & (\the_op1_mux|Mux6~0_combout  & \alu_set_high~input_o )) ) ) )

	.dataa(!\alu_set_low~input_o ),
	.datab(!\the_op1_mux|Mux6~0_combout ),
	.datac(gnd),
	.datad(!\alu_set_high~input_o ),
	.datae(!\the_op2_mux|Mux6~0_combout ),
	.dataf(!\the_alu|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_alu|result[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_alu|result[1]~1 .extended_lut = "off";
defparam \the_alu|result[1]~1 .lut_mask = 64'h00225577AA22FF77;
defparam \the_alu|result[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N35
dffeas \the_pc|pc[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\the_pc|Add0~5_sumout ),
	.asdata(\the_alu|result[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(\commit_branch~input_o ),
	.ena(\the_pc|pc[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_pc|pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \the_pc|pc[1] .is_wysiwyg = "true";
defparam \the_pc|pc[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N45
cyclonev_lcell_comb \the_write_address_select|Mux0~0 (
// Equation(s):
// \the_write_address_select|Mux0~0_combout  = ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [1] & ( ((\select_write_address[1]~input_o  & \the_instruction_rom|altsyncram_component|auto_generated|q_a [3])) # (\select_write_address[0]~input_o 
// ) ) ) # ( !\the_instruction_rom|altsyncram_component|auto_generated|q_a [1] & ( (\select_write_address[1]~input_o  & ((\the_instruction_rom|altsyncram_component|auto_generated|q_a [3]) # (\select_write_address[0]~input_o ))) ) )

	.dataa(!\select_write_address[0]~input_o ),
	.datab(gnd),
	.datac(!\select_write_address[1]~input_o ),
	.datad(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [3]),
	.datae(gnd),
	.dataf(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_write_address_select|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_write_address_select|Mux0~0 .extended_lut = "off";
defparam \the_write_address_select|Mux0~0 .lut_mask = 64'h050F050F555F555F;
defparam \the_write_address_select|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N27
cyclonev_lcell_comb \the_regfile|Decoder0~0 (
// Equation(s):
// \the_regfile|Decoder0~0_combout  = ( !\the_write_address_select|Mux1~0_combout  & ( (\write_reg_file~input_o  & !\the_write_address_select|Mux0~0_combout ) ) )

	.dataa(!\write_reg_file~input_o ),
	.datab(gnd),
	.datac(!\the_write_address_select|Mux0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_write_address_select|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_regfile|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_regfile|Decoder0~0 .extended_lut = "off";
defparam \the_regfile|Decoder0~0 .lut_mask = 64'h5050505000000000;
defparam \the_regfile|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N29
dffeas \the_regfile|reg0[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\the_result_mux|result[0]~0_combout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\the_regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_regfile|reg0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \the_regfile|reg0[0] .is_wysiwyg = "true";
defparam \the_regfile|reg0[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N2
dffeas \the_regfile|reg1[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\the_result_mux|result[0]~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\the_regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_regfile|reg1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \the_regfile|reg1[0] .is_wysiwyg = "true";
defparam \the_regfile|reg1[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y4_N50
dffeas \the_regfile|reg3[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\the_result_mux|result[0]~0_combout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\the_regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_regfile|reg3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \the_regfile|reg3[0] .is_wysiwyg = "true";
defparam \the_regfile|reg3[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N6
cyclonev_lcell_comb \the_regfile|Mux7~0 (
// Equation(s):
// \the_regfile|Mux7~0_combout  = ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( \the_regfile|reg0 [0] & ( (!\the_instruction_rom|altsyncram_component|auto_generated|q_a [1] & (\the_regfile|reg1 [0])) # 
// (\the_instruction_rom|altsyncram_component|auto_generated|q_a [1] & ((\the_regfile|reg3 [0]))) ) ) ) # ( !\the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( \the_regfile|reg0 [0] & ( 
// (!\the_instruction_rom|altsyncram_component|auto_generated|q_a [1]) # (\the_regfile|reg2 [0]) ) ) ) # ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( !\the_regfile|reg0 [0] & ( 
// (!\the_instruction_rom|altsyncram_component|auto_generated|q_a [1] & (\the_regfile|reg1 [0])) # (\the_instruction_rom|altsyncram_component|auto_generated|q_a [1] & ((\the_regfile|reg3 [0]))) ) ) ) # ( 
// !\the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( !\the_regfile|reg0 [0] & ( (\the_regfile|reg2 [0] & \the_instruction_rom|altsyncram_component|auto_generated|q_a [1]) ) ) )

	.dataa(!\the_regfile|reg1 [0]),
	.datab(!\the_regfile|reg2 [0]),
	.datac(!\the_regfile|reg3 [0]),
	.datad(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [1]),
	.datae(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [0]),
	.dataf(!\the_regfile|reg0 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_regfile|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_regfile|Mux7~0 .extended_lut = "off";
defparam \the_regfile|Mux7~0 .lut_mask = 64'h0033550FFF33550F;
defparam \the_regfile|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N8
dffeas \the_regfile|selected0[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\the_regfile|Mux7~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_regfile|selected0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \the_regfile|selected0[0] .is_wysiwyg = "true";
defparam \the_regfile|selected0[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N48
cyclonev_lcell_comb \the_op1_mux|Mux7~0 (
// Equation(s):
// \the_op1_mux|Mux7~0_combout  = ( \op1_mux_select[0]~input_o  & ( \the_regfile|reg2 [0] & ( (\the_regfile|selected0 [0]) # (\op1_mux_select[1]~input_o ) ) ) ) # ( !\op1_mux_select[0]~input_o  & ( \the_regfile|reg2 [0] & ( (!\op1_mux_select[1]~input_o  & 
// (\the_pc|pc [0])) # (\op1_mux_select[1]~input_o  & ((\the_regfile|reg0 [0]))) ) ) ) # ( \op1_mux_select[0]~input_o  & ( !\the_regfile|reg2 [0] & ( (!\op1_mux_select[1]~input_o  & \the_regfile|selected0 [0]) ) ) ) # ( !\op1_mux_select[0]~input_o  & ( 
// !\the_regfile|reg2 [0] & ( (!\op1_mux_select[1]~input_o  & (\the_pc|pc [0])) # (\op1_mux_select[1]~input_o  & ((\the_regfile|reg0 [0]))) ) ) )

	.dataa(!\the_pc|pc [0]),
	.datab(!\the_regfile|reg0 [0]),
	.datac(!\op1_mux_select[1]~input_o ),
	.datad(!\the_regfile|selected0 [0]),
	.datae(!\op1_mux_select[0]~input_o ),
	.dataf(!\the_regfile|reg2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_op1_mux|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_op1_mux|Mux7~0 .extended_lut = "off";
defparam \the_op1_mux|Mux7~0 .lut_mask = 64'h535300F053530FFF;
defparam \the_op1_mux|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N0
cyclonev_lcell_comb \the_result_mux|result[0]~0 (
// Equation(s):
// \the_result_mux|result[0]~0_combout  = ( \alu_set_low~input_o  & ( \the_alu|Add0~1_sumout  & ( (!\result_mux_select~input_o  & \the_op2_mux|Mux7~0_combout ) ) ) ) # ( !\alu_set_low~input_o  & ( \the_alu|Add0~1_sumout  & ( (!\result_mux_select~input_o  & 
// ((!\alu_set_high~input_o ) # (\the_op1_mux|Mux7~0_combout ))) ) ) ) # ( \alu_set_low~input_o  & ( !\the_alu|Add0~1_sumout  & ( (!\result_mux_select~input_o  & \the_op2_mux|Mux7~0_combout ) ) ) ) # ( !\alu_set_low~input_o  & ( !\the_alu|Add0~1_sumout  & ( 
// (!\result_mux_select~input_o  & (\alu_set_high~input_o  & \the_op1_mux|Mux7~0_combout )) ) ) )

	.dataa(!\result_mux_select~input_o ),
	.datab(!\alu_set_high~input_o ),
	.datac(!\the_op2_mux|Mux7~0_combout ),
	.datad(!\the_op1_mux|Mux7~0_combout ),
	.datae(!\alu_set_low~input_o ),
	.dataf(!\the_alu|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_result_mux|result[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_result_mux|result[0]~0 .extended_lut = "off";
defparam \the_result_mux|result[0]~0 .lut_mask = 64'h00220A0A88AA0A0A;
defparam \the_result_mux|result[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N50
dffeas \the_regfile|reg2[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\the_result_mux|result[0]~0_combout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\the_regfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_regfile|reg2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \the_regfile|reg2[0] .is_wysiwyg = "true";
defparam \the_regfile|reg2[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N33
cyclonev_lcell_comb \the_regfile|Mux15~0 (
// Equation(s):
// \the_regfile|Mux15~0_combout  = ( \the_regfile|reg1 [0] & ( \the_regfile|reg0 [0] & ( (!\the_instruction_rom|altsyncram_component|auto_generated|q_a [3]) # ((!\the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & (\the_regfile|reg2 [0])) # 
// (\the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ((\the_regfile|reg3 [0])))) ) ) ) # ( !\the_regfile|reg1 [0] & ( \the_regfile|reg0 [0] & ( (!\the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & 
// (((!\the_instruction_rom|altsyncram_component|auto_generated|q_a [3])) # (\the_regfile|reg2 [0]))) # (\the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & (((\the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & 
// \the_regfile|reg3 [0])))) ) ) ) # ( \the_regfile|reg1 [0] & ( !\the_regfile|reg0 [0] & ( (!\the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & (\the_regfile|reg2 [0] & (\the_instruction_rom|altsyncram_component|auto_generated|q_a [3]))) # 
// (\the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & (((!\the_instruction_rom|altsyncram_component|auto_generated|q_a [3]) # (\the_regfile|reg3 [0])))) ) ) ) # ( !\the_regfile|reg1 [0] & ( !\the_regfile|reg0 [0] & ( 
// (\the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ((!\the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & (\the_regfile|reg2 [0])) # (\the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ((\the_regfile|reg3 
// [0]))))) ) ) )

	.dataa(!\the_regfile|reg2 [0]),
	.datab(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [2]),
	.datac(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [3]),
	.datad(!\the_regfile|reg3 [0]),
	.datae(!\the_regfile|reg1 [0]),
	.dataf(!\the_regfile|reg0 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_regfile|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_regfile|Mux15~0 .extended_lut = "off";
defparam \the_regfile|Mux15~0 .lut_mask = 64'h04073437C4C7F4F7;
defparam \the_regfile|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N34
dffeas \the_regfile|selected1[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\the_regfile|Mux15~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_regfile|selected1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \the_regfile|selected1[0] .is_wysiwyg = "true";
defparam \the_regfile|selected1[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N12
cyclonev_lcell_comb \the_immediate_extractor|Mux2~0 (
// Equation(s):
// \the_immediate_extractor|Mux2~0_combout  = ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( (!\select_immediate[0]~input_o  & ((\the_instruction_rom|altsyncram_component|auto_generated|q_a [2]) # (\select_immediate[1]~input_o ))) # 
// (\select_immediate[0]~input_o  & (!\select_immediate[1]~input_o )) ) ) # ( !\the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( (!\select_immediate[0]~input_o  & (!\select_immediate[1]~input_o  & 
// \the_instruction_rom|altsyncram_component|auto_generated|q_a [2])) ) )

	.dataa(!\select_immediate[0]~input_o ),
	.datab(gnd),
	.datac(!\select_immediate[1]~input_o ),
	.datad(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [2]),
	.datae(gnd),
	.dataf(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_immediate_extractor|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_immediate_extractor|Mux2~0 .extended_lut = "off";
defparam \the_immediate_extractor|Mux2~0 .lut_mask = 64'h00A000A05AFA5AFA;
defparam \the_immediate_extractor|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N33
cyclonev_lcell_comb \the_op2_mux|Mux7~0 (
// Equation(s):
// \the_op2_mux|Mux7~0_combout  = ( \the_immediate_extractor|Mux2~0_combout  & ( (!\op2_mux_select[1]~input_o  & ((\the_regfile|selected1 [0]) # (\op2_mux_select[0]~input_o ))) # (\op2_mux_select[1]~input_o  & (!\op2_mux_select[0]~input_o )) ) ) # ( 
// !\the_immediate_extractor|Mux2~0_combout  & ( (!\op2_mux_select[0]~input_o  & ((\the_regfile|selected1 [0]) # (\op2_mux_select[1]~input_o ))) ) )

	.dataa(!\op2_mux_select[1]~input_o ),
	.datab(gnd),
	.datac(!\op2_mux_select[0]~input_o ),
	.datad(!\the_regfile|selected1 [0]),
	.datae(gnd),
	.dataf(!\the_immediate_extractor|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_op2_mux|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_op2_mux|Mux7~0 .extended_lut = "off";
defparam \the_op2_mux|Mux7~0 .lut_mask = 64'h50F050F05AFA5AFA;
defparam \the_op2_mux|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N6
cyclonev_lcell_comb \the_alu|result[0]~0 (
// Equation(s):
// \the_alu|result[0]~0_combout  = ( \the_op1_mux|Mux7~0_combout  & ( (!\alu_set_low~input_o  & (((\the_alu|Add0~1_sumout )) # (\alu_set_high~input_o ))) # (\alu_set_low~input_o  & (((\the_op2_mux|Mux7~0_combout )))) ) ) # ( !\the_op1_mux|Mux7~0_combout  & ( 
// (!\alu_set_low~input_o  & (!\alu_set_high~input_o  & ((\the_alu|Add0~1_sumout )))) # (\alu_set_low~input_o  & (((\the_op2_mux|Mux7~0_combout )))) ) )

	.dataa(!\alu_set_low~input_o ),
	.datab(!\alu_set_high~input_o ),
	.datac(!\the_op2_mux|Mux7~0_combout ),
	.datad(!\the_alu|Add0~1_sumout ),
	.datae(!\the_op1_mux|Mux7~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_alu|result[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_alu|result[0]~0 .extended_lut = "off";
defparam \the_alu|result[0]~0 .lut_mask = 64'h058D27AF058D27AF;
defparam \the_alu|result[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N32
dffeas \the_pc|pc[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\the_pc|Add0~1_sumout ),
	.asdata(\the_alu|result[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(\commit_branch~input_o ),
	.ena(\the_pc|pc[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_pc|pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \the_pc|pc[0] .is_wysiwyg = "true";
defparam \the_pc|pc[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N24
cyclonev_lcell_comb \the_decoder|Equal0~0 (
// Equation(s):
// \the_decoder|Equal0~0_combout  = ( !\the_instruction_rom|altsyncram_component|auto_generated|q_a [5] & ( (\the_instruction_rom|altsyncram_component|auto_generated|q_a [7] & !\the_instruction_rom|altsyncram_component|auto_generated|q_a [6]) ) )

	.dataa(gnd),
	.datab(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [7]),
	.datac(gnd),
	.datad(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [6]),
	.datae(gnd),
	.dataf(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_decoder|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_decoder|Equal0~0 .extended_lut = "off";
defparam \the_decoder|Equal0~0 .lut_mask = 64'h3300330000000000;
defparam \the_decoder|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N45
cyclonev_lcell_comb \the_decoder|Equal1~0 (
// Equation(s):
// \the_decoder|Equal1~0_combout  = ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [5] & ( (!\the_instruction_rom|altsyncram_component|auto_generated|q_a [6] & \the_instruction_rom|altsyncram_component|auto_generated|q_a [7]) ) )

	.dataa(gnd),
	.datab(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_decoder|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_decoder|Equal1~0 .extended_lut = "off";
defparam \the_decoder|Equal1~0 .lut_mask = 64'h000000000C0C0C0C;
defparam \the_decoder|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N36
cyclonev_lcell_comb \the_decoder|Equal2~0 (
// Equation(s):
// \the_decoder|Equal2~0_combout  = ( !\the_instruction_rom|altsyncram_component|auto_generated|q_a [5] & ( (!\the_instruction_rom|altsyncram_component|auto_generated|q_a [7] & !\the_instruction_rom|altsyncram_component|auto_generated|q_a [6]) ) )

	.dataa(gnd),
	.datab(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [7]),
	.datac(gnd),
	.datad(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [6]),
	.datae(gnd),
	.dataf(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_decoder|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_decoder|Equal2~0 .extended_lut = "off";
defparam \the_decoder|Equal2~0 .lut_mask = 64'hCC00CC0000000000;
defparam \the_decoder|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N33
cyclonev_lcell_comb \the_decoder|Equal3~0 (
// Equation(s):
// \the_decoder|Equal3~0_combout  = ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [5] & ( (!\the_instruction_rom|altsyncram_component|auto_generated|q_a [6] & !\the_instruction_rom|altsyncram_component|auto_generated|q_a [7]) ) )

	.dataa(gnd),
	.datab(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_decoder|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_decoder|Equal3~0 .extended_lut = "off";
defparam \the_decoder|Equal3~0 .lut_mask = 64'h00000000C0C0C0C0;
defparam \the_decoder|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N15
cyclonev_lcell_comb \the_decoder|Equal4~0 (
// Equation(s):
// \the_decoder|Equal4~0_combout  = ( !\the_instruction_rom|altsyncram_component|auto_generated|q_a [7] & ( (!\the_instruction_rom|altsyncram_component|auto_generated|q_a [4] & (!\the_instruction_rom|altsyncram_component|auto_generated|q_a [5] & 
// \the_instruction_rom|altsyncram_component|auto_generated|q_a [6])) ) )

	.dataa(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [4]),
	.datab(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [5]),
	.datac(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_decoder|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_decoder|Equal4~0 .extended_lut = "off";
defparam \the_decoder|Equal4~0 .lut_mask = 64'h0808080800000000;
defparam \the_decoder|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N6
cyclonev_lcell_comb \the_decoder|Equal5~0 (
// Equation(s):
// \the_decoder|Equal5~0_combout  = ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [6] & ( (!\the_instruction_rom|altsyncram_component|auto_generated|q_a [7] & (!\the_instruction_rom|altsyncram_component|auto_generated|q_a [5] & 
// \the_instruction_rom|altsyncram_component|auto_generated|q_a [4])) ) )

	.dataa(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [5]),
	.datac(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_decoder|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_decoder|Equal5~0 .extended_lut = "off";
defparam \the_decoder|Equal5~0 .lut_mask = 64'h0000000008080808;
defparam \the_decoder|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N0
cyclonev_lcell_comb \the_decoder|Equal6~0 (
// Equation(s):
// \the_decoder|Equal6~0_combout  = ( !\the_instruction_rom|altsyncram_component|auto_generated|q_a [4] & ( !\the_instruction_rom|altsyncram_component|auto_generated|q_a [7] & ( (!\the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & 
// (\the_instruction_rom|altsyncram_component|auto_generated|q_a [6] & (!\the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & \the_instruction_rom|altsyncram_component|auto_generated|q_a [5]))) ) ) )

	.dataa(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [2]),
	.datab(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [3]),
	.datad(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [5]),
	.datae(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [4]),
	.dataf(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_decoder|Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_decoder|Equal6~0 .extended_lut = "off";
defparam \the_decoder|Equal6~0 .lut_mask = 64'h0020000000000000;
defparam \the_decoder|Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N9
cyclonev_lcell_comb \the_decoder|Equal7~0 (
// Equation(s):
// \the_decoder|Equal7~0_combout  = ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [6] & ( (!\the_instruction_rom|altsyncram_component|auto_generated|q_a [7] & (\the_instruction_rom|altsyncram_component|auto_generated|q_a [5] & 
// \the_instruction_rom|altsyncram_component|auto_generated|q_a [4])) ) )

	.dataa(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [5]),
	.datad(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [4]),
	.datae(gnd),
	.dataf(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_decoder|Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_decoder|Equal7~0 .extended_lut = "off";
defparam \the_decoder|Equal7~0 .lut_mask = 64'h00000000000A000A;
defparam \the_decoder|Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N12
cyclonev_lcell_comb \the_decoder|Equal8~0 (
// Equation(s):
// \the_decoder|Equal8~0_combout  = ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [6] & ( (!\the_instruction_rom|altsyncram_component|auto_generated|q_a [4] & (!\the_instruction_rom|altsyncram_component|auto_generated|q_a [5] & 
// \the_instruction_rom|altsyncram_component|auto_generated|q_a [7])) ) )

	.dataa(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [4]),
	.datab(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [5]),
	.datac(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_decoder|Equal8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_decoder|Equal8~0 .extended_lut = "off";
defparam \the_decoder|Equal8~0 .lut_mask = 64'h0000000008080808;
defparam \the_decoder|Equal8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N54
cyclonev_lcell_comb \the_decoder|Equal8~1 (
// Equation(s):
// \the_decoder|Equal8~1_combout  = ( \the_decoder|Equal8~0_combout  & ( (!\the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & !\the_instruction_rom|altsyncram_component|auto_generated|q_a [2]) ) )

	.dataa(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [3]),
	.datab(gnd),
	.datac(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_decoder|Equal8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_decoder|Equal8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_decoder|Equal8~1 .extended_lut = "off";
defparam \the_decoder|Equal8~1 .lut_mask = 64'h00000000A0A0A0A0;
defparam \the_decoder|Equal8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N48
cyclonev_lcell_comb \the_decoder|Equal9~0 (
// Equation(s):
// \the_decoder|Equal9~0_combout  = ( !\the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( \the_decoder|Equal8~0_combout  & ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [2]),
	.datad(gnd),
	.datae(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [3]),
	.dataf(!\the_decoder|Equal8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_decoder|Equal9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_decoder|Equal9~0 .extended_lut = "off";
defparam \the_decoder|Equal9~0 .lut_mask = 64'h000000000F0F0000;
defparam \the_decoder|Equal9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N57
cyclonev_lcell_comb \the_decoder|Equal10~0 (
// Equation(s):
// \the_decoder|Equal10~0_combout  = ( !\the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( (\the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & \the_decoder|Equal8~0_combout ) ) )

	.dataa(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [3]),
	.datab(!\the_decoder|Equal8~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_decoder|Equal10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_decoder|Equal10~0 .extended_lut = "off";
defparam \the_decoder|Equal10~0 .lut_mask = 64'h1111111100000000;
defparam \the_decoder|Equal10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N18
cyclonev_lcell_comb \the_decoder|Equal11~0 (
// Equation(s):
// \the_decoder|Equal11~0_combout  = ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [4] & ( \the_instruction_rom|altsyncram_component|auto_generated|q_a [7] & ( (\the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & 
// (\the_instruction_rom|altsyncram_component|auto_generated|q_a [6] & (\the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & \the_instruction_rom|altsyncram_component|auto_generated|q_a [5]))) ) ) )

	.dataa(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [2]),
	.datab(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [3]),
	.datad(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [5]),
	.datae(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [4]),
	.dataf(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_decoder|Equal11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_decoder|Equal11~0 .extended_lut = "off";
defparam \the_decoder|Equal11~0 .lut_mask = 64'h0000000000000001;
defparam \the_decoder|Equal11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N0
cyclonev_lcell_comb \the_delay_counter|msec10|Add0~5 (
// Equation(s):
// \the_delay_counter|msec10|Add0~5_sumout  = SUM(( \the_delay_counter|msec10|counter [0] ) + ( VCC ) + ( !VCC ))
// \the_delay_counter|msec10|Add0~6  = CARRY(( \the_delay_counter|msec10|counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_delay_counter|msec10|counter [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\the_delay_counter|msec10|Add0~5_sumout ),
	.cout(\the_delay_counter|msec10|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \the_delay_counter|msec10|Add0~5 .extended_lut = "off";
defparam \the_delay_counter|msec10|Add0~5 .lut_mask = 64'h0000000000000F0F;
defparam \the_delay_counter|msec10|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N3
cyclonev_lcell_comb \the_delay_counter|msec10|Add0~1 (
// Equation(s):
// \the_delay_counter|msec10|Add0~1_sumout  = SUM(( \the_delay_counter|msec10|counter [1] ) + ( GND ) + ( \the_delay_counter|msec10|Add0~6  ))
// \the_delay_counter|msec10|Add0~2  = CARRY(( \the_delay_counter|msec10|counter [1] ) + ( GND ) + ( \the_delay_counter|msec10|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_delay_counter|msec10|counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_delay_counter|msec10|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_delay_counter|msec10|Add0~1_sumout ),
	.cout(\the_delay_counter|msec10|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \the_delay_counter|msec10|Add0~1 .extended_lut = "off";
defparam \the_delay_counter|msec10|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \the_delay_counter|msec10|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N6
cyclonev_lcell_comb \the_delay_counter|msec10|Add0~61 (
// Equation(s):
// \the_delay_counter|msec10|Add0~61_sumout  = SUM(( \the_delay_counter|msec10|counter [2] ) + ( GND ) + ( \the_delay_counter|msec10|Add0~2  ))
// \the_delay_counter|msec10|Add0~62  = CARRY(( \the_delay_counter|msec10|counter [2] ) + ( GND ) + ( \the_delay_counter|msec10|Add0~2  ))

	.dataa(gnd),
	.datab(!\the_delay_counter|msec10|counter [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_delay_counter|msec10|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_delay_counter|msec10|Add0~61_sumout ),
	.cout(\the_delay_counter|msec10|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \the_delay_counter|msec10|Add0~61 .extended_lut = "off";
defparam \the_delay_counter|msec10|Add0~61 .lut_mask = 64'h0000FFFF00003333;
defparam \the_delay_counter|msec10|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N8
dffeas \the_delay_counter|msec10|counter[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\the_delay_counter|msec10|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_delay_counter|msec10|counter[10]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_delay_counter|msec10|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \the_delay_counter|msec10|counter[2] .is_wysiwyg = "true";
defparam \the_delay_counter|msec10|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N9
cyclonev_lcell_comb \the_delay_counter|msec10|Add0~57 (
// Equation(s):
// \the_delay_counter|msec10|Add0~57_sumout  = SUM(( \the_delay_counter|msec10|counter [3] ) + ( GND ) + ( \the_delay_counter|msec10|Add0~62  ))
// \the_delay_counter|msec10|Add0~58  = CARRY(( \the_delay_counter|msec10|counter [3] ) + ( GND ) + ( \the_delay_counter|msec10|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_delay_counter|msec10|counter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_delay_counter|msec10|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_delay_counter|msec10|Add0~57_sumout ),
	.cout(\the_delay_counter|msec10|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \the_delay_counter|msec10|Add0~57 .extended_lut = "off";
defparam \the_delay_counter|msec10|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \the_delay_counter|msec10|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N11
dffeas \the_delay_counter|msec10|counter[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\the_delay_counter|msec10|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_delay_counter|msec10|counter[10]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_delay_counter|msec10|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \the_delay_counter|msec10|counter[3] .is_wysiwyg = "true";
defparam \the_delay_counter|msec10|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N12
cyclonev_lcell_comb \the_delay_counter|msec10|Add0~69 (
// Equation(s):
// \the_delay_counter|msec10|Add0~69_sumout  = SUM(( \the_delay_counter|msec10|counter [4] ) + ( GND ) + ( \the_delay_counter|msec10|Add0~58  ))
// \the_delay_counter|msec10|Add0~70  = CARRY(( \the_delay_counter|msec10|counter [4] ) + ( GND ) + ( \the_delay_counter|msec10|Add0~58  ))

	.dataa(gnd),
	.datab(!\the_delay_counter|msec10|counter [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_delay_counter|msec10|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_delay_counter|msec10|Add0~69_sumout ),
	.cout(\the_delay_counter|msec10|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \the_delay_counter|msec10|Add0~69 .extended_lut = "off";
defparam \the_delay_counter|msec10|Add0~69 .lut_mask = 64'h0000FFFF00003333;
defparam \the_delay_counter|msec10|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N14
dffeas \the_delay_counter|msec10|counter[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\the_delay_counter|msec10|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_delay_counter|msec10|counter[10]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_delay_counter|msec10|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \the_delay_counter|msec10|counter[4] .is_wysiwyg = "true";
defparam \the_delay_counter|msec10|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N15
cyclonev_lcell_comb \the_delay_counter|msec10|Add0~53 (
// Equation(s):
// \the_delay_counter|msec10|Add0~53_sumout  = SUM(( \the_delay_counter|msec10|counter [5] ) + ( GND ) + ( \the_delay_counter|msec10|Add0~70  ))
// \the_delay_counter|msec10|Add0~54  = CARRY(( \the_delay_counter|msec10|counter [5] ) + ( GND ) + ( \the_delay_counter|msec10|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_delay_counter|msec10|counter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_delay_counter|msec10|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_delay_counter|msec10|Add0~53_sumout ),
	.cout(\the_delay_counter|msec10|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \the_delay_counter|msec10|Add0~53 .extended_lut = "off";
defparam \the_delay_counter|msec10|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \the_delay_counter|msec10|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N17
dffeas \the_delay_counter|msec10|counter[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\the_delay_counter|msec10|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_delay_counter|msec10|counter[10]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_delay_counter|msec10|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \the_delay_counter|msec10|counter[5] .is_wysiwyg = "true";
defparam \the_delay_counter|msec10|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N18
cyclonev_lcell_comb \the_delay_counter|msec10|Add0~29 (
// Equation(s):
// \the_delay_counter|msec10|Add0~29_sumout  = SUM(( \the_delay_counter|msec10|counter [6] ) + ( GND ) + ( \the_delay_counter|msec10|Add0~54  ))
// \the_delay_counter|msec10|Add0~30  = CARRY(( \the_delay_counter|msec10|counter [6] ) + ( GND ) + ( \the_delay_counter|msec10|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_delay_counter|msec10|counter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_delay_counter|msec10|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_delay_counter|msec10|Add0~29_sumout ),
	.cout(\the_delay_counter|msec10|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \the_delay_counter|msec10|Add0~29 .extended_lut = "off";
defparam \the_delay_counter|msec10|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \the_delay_counter|msec10|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N20
dffeas \the_delay_counter|msec10|counter[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\the_delay_counter|msec10|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_delay_counter|msec10|counter[10]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_delay_counter|msec10|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \the_delay_counter|msec10|counter[6] .is_wysiwyg = "true";
defparam \the_delay_counter|msec10|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N21
cyclonev_lcell_comb \the_delay_counter|msec10|Add0~25 (
// Equation(s):
// \the_delay_counter|msec10|Add0~25_sumout  = SUM(( \the_delay_counter|msec10|counter [7] ) + ( GND ) + ( \the_delay_counter|msec10|Add0~30  ))
// \the_delay_counter|msec10|Add0~26  = CARRY(( \the_delay_counter|msec10|counter [7] ) + ( GND ) + ( \the_delay_counter|msec10|Add0~30  ))

	.dataa(!\the_delay_counter|msec10|counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_delay_counter|msec10|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_delay_counter|msec10|Add0~25_sumout ),
	.cout(\the_delay_counter|msec10|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \the_delay_counter|msec10|Add0~25 .extended_lut = "off";
defparam \the_delay_counter|msec10|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \the_delay_counter|msec10|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N23
dffeas \the_delay_counter|msec10|counter[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\the_delay_counter|msec10|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_delay_counter|msec10|counter[10]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_delay_counter|msec10|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \the_delay_counter|msec10|counter[7] .is_wysiwyg = "true";
defparam \the_delay_counter|msec10|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N24
cyclonev_lcell_comb \the_delay_counter|msec10|Add0~21 (
// Equation(s):
// \the_delay_counter|msec10|Add0~21_sumout  = SUM(( \the_delay_counter|msec10|counter [8] ) + ( GND ) + ( \the_delay_counter|msec10|Add0~26  ))
// \the_delay_counter|msec10|Add0~22  = CARRY(( \the_delay_counter|msec10|counter [8] ) + ( GND ) + ( \the_delay_counter|msec10|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_delay_counter|msec10|counter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_delay_counter|msec10|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_delay_counter|msec10|Add0~21_sumout ),
	.cout(\the_delay_counter|msec10|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \the_delay_counter|msec10|Add0~21 .extended_lut = "off";
defparam \the_delay_counter|msec10|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \the_delay_counter|msec10|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N26
dffeas \the_delay_counter|msec10|counter[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\the_delay_counter|msec10|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_delay_counter|msec10|counter[10]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_delay_counter|msec10|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \the_delay_counter|msec10|counter[8] .is_wysiwyg = "true";
defparam \the_delay_counter|msec10|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N27
cyclonev_lcell_comb \the_delay_counter|msec10|Add0~17 (
// Equation(s):
// \the_delay_counter|msec10|Add0~17_sumout  = SUM(( \the_delay_counter|msec10|counter [9] ) + ( GND ) + ( \the_delay_counter|msec10|Add0~22  ))
// \the_delay_counter|msec10|Add0~18  = CARRY(( \the_delay_counter|msec10|counter [9] ) + ( GND ) + ( \the_delay_counter|msec10|Add0~22  ))

	.dataa(!\the_delay_counter|msec10|counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_delay_counter|msec10|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_delay_counter|msec10|Add0~17_sumout ),
	.cout(\the_delay_counter|msec10|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \the_delay_counter|msec10|Add0~17 .extended_lut = "off";
defparam \the_delay_counter|msec10|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \the_delay_counter|msec10|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N29
dffeas \the_delay_counter|msec10|counter[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\the_delay_counter|msec10|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_delay_counter|msec10|counter[10]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_delay_counter|msec10|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \the_delay_counter|msec10|counter[9] .is_wysiwyg = "true";
defparam \the_delay_counter|msec10|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N30
cyclonev_lcell_comb \the_delay_counter|msec10|Add0~33 (
// Equation(s):
// \the_delay_counter|msec10|Add0~33_sumout  = SUM(( \the_delay_counter|msec10|counter [10] ) + ( GND ) + ( \the_delay_counter|msec10|Add0~18  ))
// \the_delay_counter|msec10|Add0~34  = CARRY(( \the_delay_counter|msec10|counter [10] ) + ( GND ) + ( \the_delay_counter|msec10|Add0~18  ))

	.dataa(gnd),
	.datab(!\the_delay_counter|msec10|counter [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_delay_counter|msec10|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_delay_counter|msec10|Add0~33_sumout ),
	.cout(\the_delay_counter|msec10|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \the_delay_counter|msec10|Add0~33 .extended_lut = "off";
defparam \the_delay_counter|msec10|Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \the_delay_counter|msec10|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N32
dffeas \the_delay_counter|msec10|counter[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\the_delay_counter|msec10|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_delay_counter|msec10|counter[10]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_delay_counter|msec10|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \the_delay_counter|msec10|counter[10] .is_wysiwyg = "true";
defparam \the_delay_counter|msec10|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N33
cyclonev_lcell_comb \the_delay_counter|msec10|Add0~37 (
// Equation(s):
// \the_delay_counter|msec10|Add0~37_sumout  = SUM(( \the_delay_counter|msec10|counter [11] ) + ( GND ) + ( \the_delay_counter|msec10|Add0~34  ))
// \the_delay_counter|msec10|Add0~38  = CARRY(( \the_delay_counter|msec10|counter [11] ) + ( GND ) + ( \the_delay_counter|msec10|Add0~34  ))

	.dataa(!\the_delay_counter|msec10|counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_delay_counter|msec10|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_delay_counter|msec10|Add0~37_sumout ),
	.cout(\the_delay_counter|msec10|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \the_delay_counter|msec10|Add0~37 .extended_lut = "off";
defparam \the_delay_counter|msec10|Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \the_delay_counter|msec10|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N35
dffeas \the_delay_counter|msec10|counter[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\the_delay_counter|msec10|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_delay_counter|msec10|counter[10]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_delay_counter|msec10|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \the_delay_counter|msec10|counter[11] .is_wysiwyg = "true";
defparam \the_delay_counter|msec10|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N36
cyclonev_lcell_comb \the_delay_counter|msec10|Add0~41 (
// Equation(s):
// \the_delay_counter|msec10|Add0~41_sumout  = SUM(( \the_delay_counter|msec10|counter [12] ) + ( GND ) + ( \the_delay_counter|msec10|Add0~38  ))
// \the_delay_counter|msec10|Add0~42  = CARRY(( \the_delay_counter|msec10|counter [12] ) + ( GND ) + ( \the_delay_counter|msec10|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_delay_counter|msec10|counter [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_delay_counter|msec10|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_delay_counter|msec10|Add0~41_sumout ),
	.cout(\the_delay_counter|msec10|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \the_delay_counter|msec10|Add0~41 .extended_lut = "off";
defparam \the_delay_counter|msec10|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \the_delay_counter|msec10|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N38
dffeas \the_delay_counter|msec10|counter[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\the_delay_counter|msec10|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_delay_counter|msec10|counter[10]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_delay_counter|msec10|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \the_delay_counter|msec10|counter[12] .is_wysiwyg = "true";
defparam \the_delay_counter|msec10|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N39
cyclonev_lcell_comb \the_delay_counter|msec10|Add0~45 (
// Equation(s):
// \the_delay_counter|msec10|Add0~45_sumout  = SUM(( \the_delay_counter|msec10|counter [13] ) + ( GND ) + ( \the_delay_counter|msec10|Add0~42  ))
// \the_delay_counter|msec10|Add0~46  = CARRY(( \the_delay_counter|msec10|counter [13] ) + ( GND ) + ( \the_delay_counter|msec10|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_delay_counter|msec10|counter [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_delay_counter|msec10|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_delay_counter|msec10|Add0~45_sumout ),
	.cout(\the_delay_counter|msec10|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \the_delay_counter|msec10|Add0~45 .extended_lut = "off";
defparam \the_delay_counter|msec10|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \the_delay_counter|msec10|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N41
dffeas \the_delay_counter|msec10|counter[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\the_delay_counter|msec10|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_delay_counter|msec10|counter[10]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_delay_counter|msec10|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \the_delay_counter|msec10|counter[13] .is_wysiwyg = "true";
defparam \the_delay_counter|msec10|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N42
cyclonev_lcell_comb \the_delay_counter|msec10|Add0~49 (
// Equation(s):
// \the_delay_counter|msec10|Add0~49_sumout  = SUM(( \the_delay_counter|msec10|counter [14] ) + ( GND ) + ( \the_delay_counter|msec10|Add0~46  ))
// \the_delay_counter|msec10|Add0~50  = CARRY(( \the_delay_counter|msec10|counter [14] ) + ( GND ) + ( \the_delay_counter|msec10|Add0~46  ))

	.dataa(gnd),
	.datab(!\the_delay_counter|msec10|counter [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_delay_counter|msec10|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_delay_counter|msec10|Add0~49_sumout ),
	.cout(\the_delay_counter|msec10|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \the_delay_counter|msec10|Add0~49 .extended_lut = "off";
defparam \the_delay_counter|msec10|Add0~49 .lut_mask = 64'h0000FFFF00003333;
defparam \the_delay_counter|msec10|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N44
dffeas \the_delay_counter|msec10|counter[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\the_delay_counter|msec10|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_delay_counter|msec10|counter[10]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_delay_counter|msec10|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \the_delay_counter|msec10|counter[14] .is_wysiwyg = "true";
defparam \the_delay_counter|msec10|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N45
cyclonev_lcell_comb \the_delay_counter|msec10|Add0~9 (
// Equation(s):
// \the_delay_counter|msec10|Add0~9_sumout  = SUM(( \the_delay_counter|msec10|counter [15] ) + ( GND ) + ( \the_delay_counter|msec10|Add0~50  ))
// \the_delay_counter|msec10|Add0~10  = CARRY(( \the_delay_counter|msec10|counter [15] ) + ( GND ) + ( \the_delay_counter|msec10|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_delay_counter|msec10|counter [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_delay_counter|msec10|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_delay_counter|msec10|Add0~9_sumout ),
	.cout(\the_delay_counter|msec10|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \the_delay_counter|msec10|Add0~9 .extended_lut = "off";
defparam \the_delay_counter|msec10|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \the_delay_counter|msec10|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N47
dffeas \the_delay_counter|msec10|counter[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\the_delay_counter|msec10|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_delay_counter|msec10|counter[10]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_delay_counter|msec10|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \the_delay_counter|msec10|counter[15] .is_wysiwyg = "true";
defparam \the_delay_counter|msec10|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N48
cyclonev_lcell_comb \the_delay_counter|msec10|Add0~13 (
// Equation(s):
// \the_delay_counter|msec10|Add0~13_sumout  = SUM(( \the_delay_counter|msec10|counter [16] ) + ( GND ) + ( \the_delay_counter|msec10|Add0~10  ))
// \the_delay_counter|msec10|Add0~14  = CARRY(( \the_delay_counter|msec10|counter [16] ) + ( GND ) + ( \the_delay_counter|msec10|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_delay_counter|msec10|counter [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_delay_counter|msec10|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_delay_counter|msec10|Add0~13_sumout ),
	.cout(\the_delay_counter|msec10|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \the_delay_counter|msec10|Add0~13 .extended_lut = "off";
defparam \the_delay_counter|msec10|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \the_delay_counter|msec10|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N50
dffeas \the_delay_counter|msec10|counter[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\the_delay_counter|msec10|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_delay_counter|msec10|counter[10]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_delay_counter|msec10|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \the_delay_counter|msec10|counter[16] .is_wysiwyg = "true";
defparam \the_delay_counter|msec10|counter[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N24
cyclonev_lcell_comb \the_delay_counter|Equal0~0 (
// Equation(s):
// \the_delay_counter|Equal0~0_combout  = ( !\the_delay_counter|msec10|counter [8] & ( !\the_delay_counter|msec10|counter [15] & ( (!\the_delay_counter|msec10|counter [7] & (!\the_delay_counter|msec10|counter [9] & (!\the_delay_counter|msec10|counter [16] & 
// !\the_delay_counter|msec10|counter [6]))) ) ) )

	.dataa(!\the_delay_counter|msec10|counter [7]),
	.datab(!\the_delay_counter|msec10|counter [9]),
	.datac(!\the_delay_counter|msec10|counter [16]),
	.datad(!\the_delay_counter|msec10|counter [6]),
	.datae(!\the_delay_counter|msec10|counter [8]),
	.dataf(!\the_delay_counter|msec10|counter [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_delay_counter|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_delay_counter|Equal0~0 .extended_lut = "off";
defparam \the_delay_counter|Equal0~0 .lut_mask = 64'h8000000000000000;
defparam \the_delay_counter|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N51
cyclonev_lcell_comb \the_delay_counter|msec10|Add0~73 (
// Equation(s):
// \the_delay_counter|msec10|Add0~73_sumout  = SUM(( \the_delay_counter|msec10|counter [17] ) + ( GND ) + ( \the_delay_counter|msec10|Add0~14  ))
// \the_delay_counter|msec10|Add0~74  = CARRY(( \the_delay_counter|msec10|counter [17] ) + ( GND ) + ( \the_delay_counter|msec10|Add0~14  ))

	.dataa(!\the_delay_counter|msec10|counter [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_delay_counter|msec10|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_delay_counter|msec10|Add0~73_sumout ),
	.cout(\the_delay_counter|msec10|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \the_delay_counter|msec10|Add0~73 .extended_lut = "off";
defparam \the_delay_counter|msec10|Add0~73 .lut_mask = 64'h0000FFFF00005555;
defparam \the_delay_counter|msec10|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N53
dffeas \the_delay_counter|msec10|counter[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\the_delay_counter|msec10|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_delay_counter|msec10|counter[10]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_delay_counter|msec10|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \the_delay_counter|msec10|counter[17] .is_wysiwyg = "true";
defparam \the_delay_counter|msec10|counter[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N54
cyclonev_lcell_comb \the_delay_counter|msec10|Add0~65 (
// Equation(s):
// \the_delay_counter|msec10|Add0~65_sumout  = SUM(( \the_delay_counter|msec10|counter [18] ) + ( GND ) + ( \the_delay_counter|msec10|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_delay_counter|msec10|counter [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_delay_counter|msec10|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_delay_counter|msec10|Add0~65_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_delay_counter|msec10|Add0~65 .extended_lut = "off";
defparam \the_delay_counter|msec10|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \the_delay_counter|msec10|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N56
dffeas \the_delay_counter|msec10|counter[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\the_delay_counter|msec10|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_delay_counter|msec10|counter[10]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_delay_counter|msec10|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \the_delay_counter|msec10|counter[18] .is_wysiwyg = "true";
defparam \the_delay_counter|msec10|counter[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N12
cyclonev_lcell_comb \the_delay_counter|Equal0~2 (
// Equation(s):
// \the_delay_counter|Equal0~2_combout  = ( !\the_delay_counter|msec10|counter [2] & ( !\the_delay_counter|msec10|counter [3] & ( (!\the_delay_counter|msec10|counter [4] & (!\the_delay_counter|msec10|counter [18] & !\the_delay_counter|msec10|counter [17])) ) 
// ) )

	.dataa(!\the_delay_counter|msec10|counter [4]),
	.datab(!\the_delay_counter|msec10|counter [18]),
	.datac(!\the_delay_counter|msec10|counter [17]),
	.datad(gnd),
	.datae(!\the_delay_counter|msec10|counter [2]),
	.dataf(!\the_delay_counter|msec10|counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_delay_counter|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_delay_counter|Equal0~2 .extended_lut = "off";
defparam \the_delay_counter|Equal0~2 .lut_mask = 64'h8080000000000000;
defparam \the_delay_counter|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N6
cyclonev_lcell_comb \the_delay_counter|Equal0~1 (
// Equation(s):
// \the_delay_counter|Equal0~1_combout  = ( !\the_delay_counter|msec10|counter [5] & ( !\the_delay_counter|msec10|counter [10] & ( (!\the_delay_counter|msec10|counter [14] & (!\the_delay_counter|msec10|counter [13] & (!\the_delay_counter|msec10|counter [12] 
// & !\the_delay_counter|msec10|counter [11]))) ) ) )

	.dataa(!\the_delay_counter|msec10|counter [14]),
	.datab(!\the_delay_counter|msec10|counter [13]),
	.datac(!\the_delay_counter|msec10|counter [12]),
	.datad(!\the_delay_counter|msec10|counter [11]),
	.datae(!\the_delay_counter|msec10|counter [5]),
	.dataf(!\the_delay_counter|msec10|counter [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_delay_counter|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_delay_counter|Equal0~1 .extended_lut = "off";
defparam \the_delay_counter|Equal0~1 .lut_mask = 64'h8000000000000000;
defparam \the_delay_counter|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N54
cyclonev_lcell_comb \the_delay_counter|msec10|counter[10]~0 (
// Equation(s):
// \the_delay_counter|msec10|counter[10]~0_combout  = ( \the_delay_counter|msec10|counter [0] & ( \the_delay_counter|Equal0~1_combout  & ( !\reset_n~input_o  ) ) ) # ( !\the_delay_counter|msec10|counter [0] & ( \the_delay_counter|Equal0~1_combout  & ( 
// (!\reset_n~input_o ) # ((\the_delay_counter|Equal0~0_combout  & (\the_delay_counter|msec10|counter [1] & \the_delay_counter|Equal0~2_combout ))) ) ) ) # ( \the_delay_counter|msec10|counter [0] & ( !\the_delay_counter|Equal0~1_combout  & ( 
// !\reset_n~input_o  ) ) ) # ( !\the_delay_counter|msec10|counter [0] & ( !\the_delay_counter|Equal0~1_combout  & ( !\reset_n~input_o  ) ) )

	.dataa(!\the_delay_counter|Equal0~0_combout ),
	.datab(!\reset_n~input_o ),
	.datac(!\the_delay_counter|msec10|counter [1]),
	.datad(!\the_delay_counter|Equal0~2_combout ),
	.datae(!\the_delay_counter|msec10|counter [0]),
	.dataf(!\the_delay_counter|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_delay_counter|msec10|counter[10]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_delay_counter|msec10|counter[10]~0 .extended_lut = "off";
defparam \the_delay_counter|msec10|counter[10]~0 .lut_mask = 64'hCCCCCCCCCCCDCCCC;
defparam \the_delay_counter|msec10|counter[10]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N2
dffeas \the_delay_counter|msec10|counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\the_delay_counter|msec10|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_delay_counter|msec10|counter[10]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_delay_counter|msec10|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \the_delay_counter|msec10|counter[0] .is_wysiwyg = "true";
defparam \the_delay_counter|msec10|counter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y2_N5
dffeas \the_delay_counter|msec10|counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\the_delay_counter|msec10|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_delay_counter|msec10|counter[10]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_delay_counter|msec10|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \the_delay_counter|msec10|counter[1] .is_wysiwyg = "true";
defparam \the_delay_counter|msec10|counter[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N35
cyclonev_io_ibuf \start_delay_counter~input (
	.i(start_delay_counter),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\start_delay_counter~input_o ));
// synopsys translate_off
defparam \start_delay_counter~input .bus_hold = "false";
defparam \start_delay_counter~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N30
cyclonev_lcell_comb \the_delay_counter|Add0~9 (
// Equation(s):
// \the_delay_counter|Add0~9_sumout  = SUM(( \the_delay_counter|mydelay [0] ) + ( VCC ) + ( !VCC ))
// \the_delay_counter|Add0~10  = CARRY(( \the_delay_counter|mydelay [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_delay_counter|mydelay [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\the_delay_counter|Add0~9_sumout ),
	.cout(\the_delay_counter|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \the_delay_counter|Add0~9 .extended_lut = "off";
defparam \the_delay_counter|Add0~9 .lut_mask = 64'h00000000000000FF;
defparam \the_delay_counter|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N35
cyclonev_io_ibuf \enable_delay_counter~input (
	.i(enable_delay_counter),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\enable_delay_counter~input_o ));
// synopsys translate_off
defparam \enable_delay_counter~input .bus_hold = "false";
defparam \enable_delay_counter~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N21
cyclonev_lcell_comb \the_delay_counter|Equal0~3 (
// Equation(s):
// \the_delay_counter|Equal0~3_combout  = ( \the_delay_counter|Equal0~0_combout  & ( (\the_delay_counter|Equal0~1_combout  & (\the_delay_counter|Equal0~2_combout  & !\the_delay_counter|msec10|counter [0])) ) )

	.dataa(gnd),
	.datab(!\the_delay_counter|Equal0~1_combout ),
	.datac(!\the_delay_counter|Equal0~2_combout ),
	.datad(!\the_delay_counter|msec10|counter [0]),
	.datae(gnd),
	.dataf(!\the_delay_counter|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_delay_counter|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_delay_counter|Equal0~3 .extended_lut = "off";
defparam \the_delay_counter|Equal0~3 .lut_mask = 64'h0000000003000300;
defparam \the_delay_counter|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N33
cyclonev_lcell_comb \the_delay_counter|mydelay[3]~0 (
// Equation(s):
// \the_delay_counter|mydelay[3]~0_combout  = ( \the_delay_counter|Equal1~1_combout  & ( \the_delay_counter|Equal0~3_combout  & ( (!\reset_n~input_o ) # (\start_delay_counter~input_o ) ) ) ) # ( !\the_delay_counter|Equal1~1_combout  & ( 
// \the_delay_counter|Equal0~3_combout  & ( (!\reset_n~input_o ) # (((\enable_delay_counter~input_o  & !\the_delay_counter|msec10|counter [1])) # (\start_delay_counter~input_o )) ) ) ) # ( \the_delay_counter|Equal1~1_combout  & ( 
// !\the_delay_counter|Equal0~3_combout  & ( (!\reset_n~input_o ) # (\start_delay_counter~input_o ) ) ) ) # ( !\the_delay_counter|Equal1~1_combout  & ( !\the_delay_counter|Equal0~3_combout  & ( (!\reset_n~input_o ) # (\start_delay_counter~input_o ) ) ) )

	.dataa(!\reset_n~input_o ),
	.datab(!\enable_delay_counter~input_o ),
	.datac(!\start_delay_counter~input_o ),
	.datad(!\the_delay_counter|msec10|counter [1]),
	.datae(!\the_delay_counter|Equal1~1_combout ),
	.dataf(!\the_delay_counter|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_delay_counter|mydelay[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_delay_counter|mydelay[3]~0 .extended_lut = "off";
defparam \the_delay_counter|mydelay[3]~0 .lut_mask = 64'hAFAFAFAFBFAFAFAF;
defparam \the_delay_counter|mydelay[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N32
dffeas \the_delay_counter|mydelay[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\the_delay_counter|Add0~9_sumout ),
	.asdata(\the_regfile|reg0 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(\start_delay_counter~input_o ),
	.ena(\the_delay_counter|mydelay[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_delay_counter|mydelay [0]),
	.prn(vcc));
// synopsys translate_off
defparam \the_delay_counter|mydelay[0] .is_wysiwyg = "true";
defparam \the_delay_counter|mydelay[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N33
cyclonev_lcell_comb \the_delay_counter|Add0~13 (
// Equation(s):
// \the_delay_counter|Add0~13_sumout  = SUM(( \the_delay_counter|mydelay [1] ) + ( VCC ) + ( \the_delay_counter|Add0~10  ))
// \the_delay_counter|Add0~14  = CARRY(( \the_delay_counter|mydelay [1] ) + ( VCC ) + ( \the_delay_counter|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_delay_counter|mydelay [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_delay_counter|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_delay_counter|Add0~13_sumout ),
	.cout(\the_delay_counter|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \the_delay_counter|Add0~13 .extended_lut = "off";
defparam \the_delay_counter|Add0~13 .lut_mask = 64'h00000000000000FF;
defparam \the_delay_counter|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N35
dffeas \the_delay_counter|mydelay[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\the_delay_counter|Add0~13_sumout ),
	.asdata(\the_regfile|reg0 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(\start_delay_counter~input_o ),
	.ena(\the_delay_counter|mydelay[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_delay_counter|mydelay [1]),
	.prn(vcc));
// synopsys translate_off
defparam \the_delay_counter|mydelay[1] .is_wysiwyg = "true";
defparam \the_delay_counter|mydelay[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N36
cyclonev_lcell_comb \the_delay_counter|Add0~5 (
// Equation(s):
// \the_delay_counter|Add0~5_sumout  = SUM(( \the_delay_counter|mydelay [2] ) + ( VCC ) + ( \the_delay_counter|Add0~14  ))
// \the_delay_counter|Add0~6  = CARRY(( \the_delay_counter|mydelay [2] ) + ( VCC ) + ( \the_delay_counter|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_delay_counter|mydelay [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_delay_counter|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_delay_counter|Add0~5_sumout ),
	.cout(\the_delay_counter|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \the_delay_counter|Add0~5 .extended_lut = "off";
defparam \the_delay_counter|Add0~5 .lut_mask = 64'h00000000000000FF;
defparam \the_delay_counter|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N38
dffeas \the_delay_counter|mydelay[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\the_delay_counter|Add0~5_sumout ),
	.asdata(\the_regfile|reg0 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(\start_delay_counter~input_o ),
	.ena(\the_delay_counter|mydelay[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_delay_counter|mydelay [2]),
	.prn(vcc));
// synopsys translate_off
defparam \the_delay_counter|mydelay[2] .is_wysiwyg = "true";
defparam \the_delay_counter|mydelay[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N39
cyclonev_lcell_comb \the_delay_counter|Add0~17 (
// Equation(s):
// \the_delay_counter|Add0~17_sumout  = SUM(( \the_delay_counter|mydelay [3] ) + ( VCC ) + ( \the_delay_counter|Add0~6  ))
// \the_delay_counter|Add0~18  = CARRY(( \the_delay_counter|mydelay [3] ) + ( VCC ) + ( \the_delay_counter|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_delay_counter|mydelay [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_delay_counter|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_delay_counter|Add0~17_sumout ),
	.cout(\the_delay_counter|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \the_delay_counter|Add0~17 .extended_lut = "off";
defparam \the_delay_counter|Add0~17 .lut_mask = 64'h00000000000000FF;
defparam \the_delay_counter|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N40
dffeas \the_delay_counter|mydelay[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\the_delay_counter|Add0~17_sumout ),
	.asdata(\the_regfile|reg0 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(\start_delay_counter~input_o ),
	.ena(\the_delay_counter|mydelay[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_delay_counter|mydelay [3]),
	.prn(vcc));
// synopsys translate_off
defparam \the_delay_counter|mydelay[3] .is_wysiwyg = "true";
defparam \the_delay_counter|mydelay[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N42
cyclonev_lcell_comb \the_delay_counter|Add0~21 (
// Equation(s):
// \the_delay_counter|Add0~21_sumout  = SUM(( \the_delay_counter|mydelay [4] ) + ( VCC ) + ( \the_delay_counter|Add0~18  ))
// \the_delay_counter|Add0~22  = CARRY(( \the_delay_counter|mydelay [4] ) + ( VCC ) + ( \the_delay_counter|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_delay_counter|mydelay [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_delay_counter|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_delay_counter|Add0~21_sumout ),
	.cout(\the_delay_counter|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \the_delay_counter|Add0~21 .extended_lut = "off";
defparam \the_delay_counter|Add0~21 .lut_mask = 64'h00000000000000FF;
defparam \the_delay_counter|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N44
dffeas \the_delay_counter|mydelay[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\the_delay_counter|Add0~21_sumout ),
	.asdata(\the_regfile|reg0 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(\start_delay_counter~input_o ),
	.ena(\the_delay_counter|mydelay[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_delay_counter|mydelay [4]),
	.prn(vcc));
// synopsys translate_off
defparam \the_delay_counter|mydelay[4] .is_wysiwyg = "true";
defparam \the_delay_counter|mydelay[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N45
cyclonev_lcell_comb \the_delay_counter|Add0~1 (
// Equation(s):
// \the_delay_counter|Add0~1_sumout  = SUM(( \the_delay_counter|mydelay [5] ) + ( VCC ) + ( \the_delay_counter|Add0~22  ))
// \the_delay_counter|Add0~2  = CARRY(( \the_delay_counter|mydelay [5] ) + ( VCC ) + ( \the_delay_counter|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_delay_counter|mydelay [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_delay_counter|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_delay_counter|Add0~1_sumout ),
	.cout(\the_delay_counter|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \the_delay_counter|Add0~1 .extended_lut = "off";
defparam \the_delay_counter|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \the_delay_counter|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N47
dffeas \the_delay_counter|mydelay[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\the_delay_counter|Add0~1_sumout ),
	.asdata(\the_regfile|reg0 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(\start_delay_counter~input_o ),
	.ena(\the_delay_counter|mydelay[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_delay_counter|mydelay [5]),
	.prn(vcc));
// synopsys translate_off
defparam \the_delay_counter|mydelay[5] .is_wysiwyg = "true";
defparam \the_delay_counter|mydelay[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N48
cyclonev_lcell_comb \the_delay_counter|Add0~25 (
// Equation(s):
// \the_delay_counter|Add0~25_sumout  = SUM(( \the_delay_counter|mydelay [6] ) + ( VCC ) + ( \the_delay_counter|Add0~2  ))
// \the_delay_counter|Add0~26  = CARRY(( \the_delay_counter|mydelay [6] ) + ( VCC ) + ( \the_delay_counter|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_delay_counter|mydelay [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_delay_counter|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_delay_counter|Add0~25_sumout ),
	.cout(\the_delay_counter|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \the_delay_counter|Add0~25 .extended_lut = "off";
defparam \the_delay_counter|Add0~25 .lut_mask = 64'h00000000000000FF;
defparam \the_delay_counter|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N50
dffeas \the_delay_counter|mydelay[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\the_delay_counter|Add0~25_sumout ),
	.asdata(\the_regfile|reg0 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(\start_delay_counter~input_o ),
	.ena(\the_delay_counter|mydelay[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_delay_counter|mydelay [6]),
	.prn(vcc));
// synopsys translate_off
defparam \the_delay_counter|mydelay[6] .is_wysiwyg = "true";
defparam \the_delay_counter|mydelay[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N51
cyclonev_lcell_comb \the_delay_counter|Add0~29 (
// Equation(s):
// \the_delay_counter|Add0~29_sumout  = SUM(( \the_delay_counter|mydelay [7] ) + ( VCC ) + ( \the_delay_counter|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_delay_counter|mydelay [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_delay_counter|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_delay_counter|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_delay_counter|Add0~29 .extended_lut = "off";
defparam \the_delay_counter|Add0~29 .lut_mask = 64'h00000000000000FF;
defparam \the_delay_counter|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N53
dffeas \the_delay_counter|mydelay[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\the_delay_counter|Add0~29_sumout ),
	.asdata(\the_regfile|reg0 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(\start_delay_counter~input_o ),
	.ena(\the_delay_counter|mydelay[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_delay_counter|mydelay [7]),
	.prn(vcc));
// synopsys translate_off
defparam \the_delay_counter|mydelay[7] .is_wysiwyg = "true";
defparam \the_delay_counter|mydelay[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N18
cyclonev_lcell_comb \the_delay_counter|Equal1~0 (
// Equation(s):
// \the_delay_counter|Equal1~0_combout  = ( !\the_delay_counter|mydelay [4] & ( (!\the_delay_counter|mydelay [7] & (!\the_delay_counter|mydelay [6] & !\the_delay_counter|mydelay [3])) ) )

	.dataa(!\the_delay_counter|mydelay [7]),
	.datab(gnd),
	.datac(!\the_delay_counter|mydelay [6]),
	.datad(!\the_delay_counter|mydelay [3]),
	.datae(gnd),
	.dataf(!\the_delay_counter|mydelay [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_delay_counter|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_delay_counter|Equal1~0 .extended_lut = "off";
defparam \the_delay_counter|Equal1~0 .lut_mask = 64'hA000A00000000000;
defparam \the_delay_counter|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N0
cyclonev_lcell_comb \the_delay_counter|Equal1~1 (
// Equation(s):
// \the_delay_counter|Equal1~1_combout  = ( !\the_delay_counter|mydelay [5] & ( \the_delay_counter|Equal1~0_combout  & ( (!\the_delay_counter|mydelay [2] & (!\the_delay_counter|mydelay [0] & !\the_delay_counter|mydelay [1])) ) ) )

	.dataa(!\the_delay_counter|mydelay [2]),
	.datab(!\the_delay_counter|mydelay [0]),
	.datac(!\the_delay_counter|mydelay [1]),
	.datad(gnd),
	.datae(!\the_delay_counter|mydelay [5]),
	.dataf(!\the_delay_counter|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_delay_counter|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_delay_counter|Equal1~1 .extended_lut = "off";
defparam \the_delay_counter|Equal1~1 .lut_mask = 64'h0000000080800000;
defparam \the_delay_counter|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N12
cyclonev_lcell_comb \the_delay_counter|done~0 (
// Equation(s):
// \the_delay_counter|done~0_combout  = ( \the_delay_counter|done~q  & ( \the_delay_counter|Equal0~3_combout  & ( (((!\enable_delay_counter~input_o ) # (\the_delay_counter|Equal1~1_combout )) # (\start_delay_counter~input_o )) # 
// (\the_delay_counter|msec10|counter [1]) ) ) ) # ( !\the_delay_counter|done~q  & ( \the_delay_counter|Equal0~3_combout  & ( (!\the_delay_counter|msec10|counter [1] & (!\start_delay_counter~input_o  & (\the_delay_counter|Equal1~1_combout  & 
// \enable_delay_counter~input_o ))) ) ) ) # ( \the_delay_counter|done~q  & ( !\the_delay_counter|Equal0~3_combout  ) )

	.dataa(!\the_delay_counter|msec10|counter [1]),
	.datab(!\start_delay_counter~input_o ),
	.datac(!\the_delay_counter|Equal1~1_combout ),
	.datad(!\enable_delay_counter~input_o ),
	.datae(!\the_delay_counter|done~q ),
	.dataf(!\the_delay_counter|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_delay_counter|done~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_delay_counter|done~0 .extended_lut = "off";
defparam \the_delay_counter|done~0 .lut_mask = 64'h0000FFFF0008FF7F;
defparam \the_delay_counter|done~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N13
dffeas \the_delay_counter|done (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\the_delay_counter|done~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\reset_n~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_delay_counter|done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_delay_counter|done .is_wysiwyg = "true";
defparam \the_delay_counter|done .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \decrement_temp~input (
	.i(decrement_temp),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\decrement_temp~input_o ));
// synopsys translate_off
defparam \decrement_temp~input .bus_hold = "false";
defparam \decrement_temp~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N30
cyclonev_lcell_comb \the_temp_register|Add0~25 (
// Equation(s):
// \the_temp_register|Add0~25_sumout  = SUM(( \the_temp_register|temp [0] ) + ( VCC ) + ( !VCC ))
// \the_temp_register|Add0~26  = CARRY(( \the_temp_register|temp [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_temp_register|temp [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\the_temp_register|Add0~25_sumout ),
	.cout(\the_temp_register|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \the_temp_register|Add0~25 .extended_lut = "off";
defparam \the_temp_register|Add0~25 .lut_mask = 64'h00000000000000FF;
defparam \the_temp_register|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \increment_temp~input (
	.i(increment_temp),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\increment_temp~input_o ));
// synopsys translate_off
defparam \increment_temp~input .bus_hold = "false";
defparam \increment_temp~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N3
cyclonev_lcell_comb \the_temp_register|temp~0 (
// Equation(s):
// \the_temp_register|temp~0_combout  = ( !\decrement_temp~input_o  & ( !\increment_temp~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\decrement_temp~input_o ),
	.dataf(!\increment_temp~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_temp_register|temp~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_temp_register|temp~0 .extended_lut = "off";
defparam \the_temp_register|temp~0 .lut_mask = 64'hFFFF000000000000;
defparam \the_temp_register|temp~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N1
cyclonev_io_ibuf \load_temp~input (
	.i(load_temp),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\load_temp~input_o ));
// synopsys translate_off
defparam \load_temp~input .bus_hold = "false";
defparam \load_temp~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N54
cyclonev_lcell_comb \the_temp_register|temp[7]~1 (
// Equation(s):
// \the_temp_register|temp[7]~1_combout  = ( \load_temp~input_o  ) # ( !\load_temp~input_o  & ( (!\the_temp_register|temp~0_combout ) # (!\reset_n~input_o ) ) )

	.dataa(!\the_temp_register|temp~0_combout ),
	.datab(gnd),
	.datac(!\reset_n~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\load_temp~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_temp_register|temp[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_temp_register|temp[7]~1 .extended_lut = "off";
defparam \the_temp_register|temp[7]~1 .lut_mask = 64'hFAFAFAFAFFFFFFFF;
defparam \the_temp_register|temp[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N32
dffeas \the_temp_register|temp[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\the_temp_register|Add0~25_sumout ),
	.asdata(\the_regfile|selected0 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(\the_temp_register|temp~0_combout ),
	.ena(\the_temp_register|temp[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_temp_register|temp [0]),
	.prn(vcc));
// synopsys translate_off
defparam \the_temp_register|temp[0] .is_wysiwyg = "true";
defparam \the_temp_register|temp[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N33
cyclonev_lcell_comb \the_temp_register|Add0~29 (
// Equation(s):
// \the_temp_register|Add0~29_sumout  = SUM(( \the_temp_register|temp [1] ) + ( \decrement_temp~input_o  ) + ( \the_temp_register|Add0~26  ))
// \the_temp_register|Add0~30  = CARRY(( \the_temp_register|temp [1] ) + ( \decrement_temp~input_o  ) + ( \the_temp_register|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\decrement_temp~input_o ),
	.datad(!\the_temp_register|temp [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_temp_register|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_temp_register|Add0~29_sumout ),
	.cout(\the_temp_register|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \the_temp_register|Add0~29 .extended_lut = "off";
defparam \the_temp_register|Add0~29 .lut_mask = 64'h0000F0F0000000FF;
defparam \the_temp_register|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N35
dffeas \the_temp_register|temp[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\the_temp_register|Add0~29_sumout ),
	.asdata(\the_regfile|selected0 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(\the_temp_register|temp~0_combout ),
	.ena(\the_temp_register|temp[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_temp_register|temp [1]),
	.prn(vcc));
// synopsys translate_off
defparam \the_temp_register|temp[1] .is_wysiwyg = "true";
defparam \the_temp_register|temp[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N36
cyclonev_lcell_comb \the_temp_register|Add0~21 (
// Equation(s):
// \the_temp_register|Add0~21_sumout  = SUM(( \the_temp_register|temp [2] ) + ( \decrement_temp~input_o  ) + ( \the_temp_register|Add0~30  ))
// \the_temp_register|Add0~22  = CARRY(( \the_temp_register|temp [2] ) + ( \decrement_temp~input_o  ) + ( \the_temp_register|Add0~30  ))

	.dataa(gnd),
	.datab(!\decrement_temp~input_o ),
	.datac(gnd),
	.datad(!\the_temp_register|temp [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_temp_register|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_temp_register|Add0~21_sumout ),
	.cout(\the_temp_register|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \the_temp_register|Add0~21 .extended_lut = "off";
defparam \the_temp_register|Add0~21 .lut_mask = 64'h0000CCCC000000FF;
defparam \the_temp_register|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N38
dffeas \the_temp_register|temp[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\the_temp_register|Add0~21_sumout ),
	.asdata(\the_regfile|selected0 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(\the_temp_register|temp~0_combout ),
	.ena(\the_temp_register|temp[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_temp_register|temp [2]),
	.prn(vcc));
// synopsys translate_off
defparam \the_temp_register|temp[2] .is_wysiwyg = "true";
defparam \the_temp_register|temp[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N39
cyclonev_lcell_comb \the_temp_register|Add0~17 (
// Equation(s):
// \the_temp_register|Add0~17_sumout  = SUM(( \the_temp_register|temp [3] ) + ( \decrement_temp~input_o  ) + ( \the_temp_register|Add0~22  ))
// \the_temp_register|Add0~18  = CARRY(( \the_temp_register|temp [3] ) + ( \decrement_temp~input_o  ) + ( \the_temp_register|Add0~22  ))

	.dataa(gnd),
	.datab(!\decrement_temp~input_o ),
	.datac(gnd),
	.datad(!\the_temp_register|temp [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_temp_register|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_temp_register|Add0~17_sumout ),
	.cout(\the_temp_register|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \the_temp_register|Add0~17 .extended_lut = "off";
defparam \the_temp_register|Add0~17 .lut_mask = 64'h0000CCCC000000FF;
defparam \the_temp_register|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N41
dffeas \the_temp_register|temp[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\the_temp_register|Add0~17_sumout ),
	.asdata(\the_regfile|selected0 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(\the_temp_register|temp~0_combout ),
	.ena(\the_temp_register|temp[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_temp_register|temp [3]),
	.prn(vcc));
// synopsys translate_off
defparam \the_temp_register|temp[3] .is_wysiwyg = "true";
defparam \the_temp_register|temp[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N42
cyclonev_lcell_comb \the_temp_register|Add0~13 (
// Equation(s):
// \the_temp_register|Add0~13_sumout  = SUM(( \the_temp_register|temp [4] ) + ( \decrement_temp~input_o  ) + ( \the_temp_register|Add0~18  ))
// \the_temp_register|Add0~14  = CARRY(( \the_temp_register|temp [4] ) + ( \decrement_temp~input_o  ) + ( \the_temp_register|Add0~18  ))

	.dataa(gnd),
	.datab(!\decrement_temp~input_o ),
	.datac(gnd),
	.datad(!\the_temp_register|temp [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_temp_register|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_temp_register|Add0~13_sumout ),
	.cout(\the_temp_register|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \the_temp_register|Add0~13 .extended_lut = "off";
defparam \the_temp_register|Add0~13 .lut_mask = 64'h0000CCCC000000FF;
defparam \the_temp_register|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N44
dffeas \the_temp_register|temp[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\the_temp_register|Add0~13_sumout ),
	.asdata(\the_regfile|selected0 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(\the_temp_register|temp~0_combout ),
	.ena(\the_temp_register|temp[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_temp_register|temp [4]),
	.prn(vcc));
// synopsys translate_off
defparam \the_temp_register|temp[4] .is_wysiwyg = "true";
defparam \the_temp_register|temp[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N45
cyclonev_lcell_comb \the_temp_register|Add0~9 (
// Equation(s):
// \the_temp_register|Add0~9_sumout  = SUM(( \the_temp_register|temp [5] ) + ( \decrement_temp~input_o  ) + ( \the_temp_register|Add0~14  ))
// \the_temp_register|Add0~10  = CARRY(( \the_temp_register|temp [5] ) + ( \decrement_temp~input_o  ) + ( \the_temp_register|Add0~14  ))

	.dataa(gnd),
	.datab(!\decrement_temp~input_o ),
	.datac(gnd),
	.datad(!\the_temp_register|temp [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_temp_register|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_temp_register|Add0~9_sumout ),
	.cout(\the_temp_register|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \the_temp_register|Add0~9 .extended_lut = "off";
defparam \the_temp_register|Add0~9 .lut_mask = 64'h0000CCCC000000FF;
defparam \the_temp_register|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N38
dffeas \the_regfile|selected0[5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\the_regfile|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_regfile|selected0[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_regfile|selected0[5]~DUPLICATE .is_wysiwyg = "true";
defparam \the_regfile|selected0[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y3_N46
dffeas \the_temp_register|temp[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\the_temp_register|Add0~9_sumout ),
	.asdata(\the_regfile|selected0[5]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(\the_temp_register|temp~0_combout ),
	.ena(\the_temp_register|temp[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_temp_register|temp [5]),
	.prn(vcc));
// synopsys translate_off
defparam \the_temp_register|temp[5] .is_wysiwyg = "true";
defparam \the_temp_register|temp[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N18
cyclonev_lcell_comb \the_temp_register|Equal0~1 (
// Equation(s):
// \the_temp_register|Equal0~1_combout  = ( !\the_temp_register|temp [5] & ( !\the_temp_register|temp [0] & ( (!\the_temp_register|temp [1] & (!\the_temp_register|temp [4] & (!\the_temp_register|temp [2] & !\the_temp_register|temp [3]))) ) ) )

	.dataa(!\the_temp_register|temp [1]),
	.datab(!\the_temp_register|temp [4]),
	.datac(!\the_temp_register|temp [2]),
	.datad(!\the_temp_register|temp [3]),
	.datae(!\the_temp_register|temp [5]),
	.dataf(!\the_temp_register|temp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_temp_register|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_temp_register|Equal0~1 .extended_lut = "off";
defparam \the_temp_register|Equal0~1 .lut_mask = 64'h8000000000000000;
defparam \the_temp_register|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N48
cyclonev_lcell_comb \the_temp_register|Add0~5 (
// Equation(s):
// \the_temp_register|Add0~5_sumout  = SUM(( \the_temp_register|temp [6] ) + ( \decrement_temp~input_o  ) + ( \the_temp_register|Add0~10  ))
// \the_temp_register|Add0~6  = CARRY(( \the_temp_register|temp [6] ) + ( \decrement_temp~input_o  ) + ( \the_temp_register|Add0~10  ))

	.dataa(gnd),
	.datab(!\decrement_temp~input_o ),
	.datac(gnd),
	.datad(!\the_temp_register|temp [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_temp_register|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_temp_register|Add0~5_sumout ),
	.cout(\the_temp_register|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \the_temp_register|Add0~5 .extended_lut = "off";
defparam \the_temp_register|Add0~5 .lut_mask = 64'h0000CCCC000000FF;
defparam \the_temp_register|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N50
dffeas \the_temp_register|temp[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\the_temp_register|Add0~5_sumout ),
	.asdata(\the_regfile|selected0 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(\the_temp_register|temp~0_combout ),
	.ena(\the_temp_register|temp[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_temp_register|temp [6]),
	.prn(vcc));
// synopsys translate_off
defparam \the_temp_register|temp[6] .is_wysiwyg = "true";
defparam \the_temp_register|temp[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N51
cyclonev_lcell_comb \the_temp_register|Add0~1 (
// Equation(s):
// \the_temp_register|Add0~1_sumout  = SUM(( \the_temp_register|temp [7] ) + ( \decrement_temp~input_o  ) + ( \the_temp_register|Add0~6  ))

	.dataa(gnd),
	.datab(!\decrement_temp~input_o ),
	.datac(gnd),
	.datad(!\the_temp_register|temp [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_temp_register|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_temp_register|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_temp_register|Add0~1 .extended_lut = "off";
defparam \the_temp_register|Add0~1 .lut_mask = 64'h0000CCCC000000FF;
defparam \the_temp_register|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N43
dffeas \the_regfile|selected0[7]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\the_regfile|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_regfile|selected0[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_regfile|selected0[7]~DUPLICATE .is_wysiwyg = "true";
defparam \the_regfile|selected0[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y3_N53
dffeas \the_temp_register|temp[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\the_temp_register|Add0~1_sumout ),
	.asdata(\the_regfile|selected0[7]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(\the_temp_register|temp~0_combout ),
	.ena(\the_temp_register|temp[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_temp_register|temp [7]),
	.prn(vcc));
// synopsys translate_off
defparam \the_temp_register|temp[7] .is_wysiwyg = "true";
defparam \the_temp_register|temp[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N12
cyclonev_lcell_comb \the_temp_register|Equal0~0 (
// Equation(s):
// \the_temp_register|Equal0~0_combout  = ( \the_temp_register|temp [6] ) # ( !\the_temp_register|temp [6] & ( \the_temp_register|temp [7] ) )

	.dataa(!\the_temp_register|temp [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_temp_register|temp [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_temp_register|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_temp_register|Equal0~0 .extended_lut = "off";
defparam \the_temp_register|Equal0~0 .lut_mask = 64'h55555555FFFFFFFF;
defparam \the_temp_register|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N15
cyclonev_lcell_comb \the_temp_register|always0~0 (
// Equation(s):
// \the_temp_register|always0~0_combout  = ( !\the_temp_register|Equal0~0_combout  & ( !\the_temp_register|Equal0~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_temp_register|Equal0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_temp_register|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_temp_register|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_temp_register|always0~0 .extended_lut = "off";
defparam \the_temp_register|always0~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \the_temp_register|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N16
dffeas \the_temp_register|positive (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\the_temp_register|always0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_temp_register|positive~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_temp_register|positive .is_wysiwyg = "true";
defparam \the_temp_register|positive .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N9
cyclonev_lcell_comb \the_temp_register|negative~feeder (
// Equation(s):
// \the_temp_register|negative~feeder_combout  = ( \the_temp_register|Equal0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_temp_register|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_temp_register|negative~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_temp_register|negative~feeder .extended_lut = "off";
defparam \the_temp_register|negative~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \the_temp_register|negative~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N10
dffeas \the_temp_register|negative (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\the_temp_register|negative~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_temp_register|negative~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_temp_register|negative .is_wysiwyg = "true";
defparam \the_temp_register|negative .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N24
cyclonev_lcell_comb \the_temp_register|Equal0~2 (
// Equation(s):
// \the_temp_register|Equal0~2_combout  = ( !\the_temp_register|Equal0~0_combout  & ( \the_temp_register|Equal0~1_combout  ) )

	.dataa(gnd),
	.datab(!\the_temp_register|Equal0~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_temp_register|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_temp_register|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_temp_register|Equal0~2 .extended_lut = "off";
defparam \the_temp_register|Equal0~2 .lut_mask = 64'h3333333300000000;
defparam \the_temp_register|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N25
dffeas \the_temp_register|zero (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\the_temp_register|Equal0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_temp_register|zero~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_temp_register|zero .is_wysiwyg = "true";
defparam \the_temp_register|zero .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N30
cyclonev_lcell_comb \the_branch_logic|Equal0~0 (
// Equation(s):
// \the_branch_logic|Equal0~0_combout  = ( !\the_regfile|reg0 [6] & ( (!\the_regfile|reg0 [4] & (!\the_regfile|reg0 [5] & !\the_regfile|reg0 [7])) ) )

	.dataa(gnd),
	.datab(!\the_regfile|reg0 [4]),
	.datac(!\the_regfile|reg0 [5]),
	.datad(!\the_regfile|reg0 [7]),
	.datae(gnd),
	.dataf(!\the_regfile|reg0 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_branch_logic|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_branch_logic|Equal0~0 .extended_lut = "off";
defparam \the_branch_logic|Equal0~0 .lut_mask = 64'hC000C00000000000;
defparam \the_branch_logic|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N18
cyclonev_lcell_comb \the_branch_logic|Equal0~1 (
// Equation(s):
// \the_branch_logic|Equal0~1_combout  = ( !\the_regfile|reg0 [2] & ( \the_branch_logic|Equal0~0_combout  & ( (!\the_regfile|reg0 [3] & (!\the_regfile|reg0 [0] & !\the_regfile|reg0 [1])) ) ) )

	.dataa(!\the_regfile|reg0 [3]),
	.datab(gnd),
	.datac(!\the_regfile|reg0 [0]),
	.datad(!\the_regfile|reg0 [1]),
	.datae(!\the_regfile|reg0 [2]),
	.dataf(!\the_branch_logic|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_branch_logic|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_branch_logic|Equal0~1 .extended_lut = "off";
defparam \the_branch_logic|Equal0~1 .lut_mask = 64'h00000000A0000000;
defparam \the_branch_logic|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y1_N0
cyclonev_ram_block \the_stepper_rom|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(20'b00000000000000000000),
	.portaaddr({\the_regfile|reg2 [2],\the_regfile|reg2 [1],\the_regfile|reg2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(3'b000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\the_stepper_rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \the_stepper_rom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \the_stepper_rom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \the_stepper_rom|altsyncram_component|auto_generated|ram_block1a0 .init_file = "stepper_rom.mif";
defparam \the_stepper_rom|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \the_stepper_rom|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "stepper_rom:the_stepper_rom|altsyncram:altsyncram_component|altsyncram_7jg1:auto_generated|ALTSYNCRAM";
defparam \the_stepper_rom|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \the_stepper_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \the_stepper_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 3;
defparam \the_stepper_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \the_stepper_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \the_stepper_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \the_stepper_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \the_stepper_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \the_stepper_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \the_stepper_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 7;
defparam \the_stepper_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8;
defparam \the_stepper_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 4;
defparam \the_stepper_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \the_stepper_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \the_stepper_rom|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 3;
defparam \the_stepper_rom|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \the_stepper_rom|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \the_stepper_rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "0000E0000C0000A0000800006000040000200000";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N0
cyclonev_lcell_comb \the_op2_mux|Mux3~1 (
// Equation(s):
// \the_op2_mux|Mux3~1_combout  = ( \the_op2_mux|Mux3~0_combout  & ( !\op2_mux_select[1]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\op2_mux_select[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_op2_mux|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_op2_mux|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_op2_mux|Mux3~1 .extended_lut = "off";
defparam \the_op2_mux|Mux3~1 .lut_mask = 64'h00000000F0F0F0F0;
defparam \the_op2_mux|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N54
cyclonev_lcell_comb \the_op2_mux|Mux2~1 (
// Equation(s):
// \the_op2_mux|Mux2~1_combout  = ( \the_op2_mux|Mux2~0_combout  & ( !\op2_mux_select[1]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\op2_mux_select[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_op2_mux|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_op2_mux|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_op2_mux|Mux2~1 .extended_lut = "off";
defparam \the_op2_mux|Mux2~1 .lut_mask = 64'h00000000F0F0F0F0;
defparam \the_op2_mux|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N12
cyclonev_lcell_comb \the_op2_mux|Mux1~1 (
// Equation(s):
// \the_op2_mux|Mux1~1_combout  = (!\op2_mux_select[1]~input_o  & \the_op2_mux|Mux1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\op2_mux_select[1]~input_o ),
	.datad(!\the_op2_mux|Mux1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_op2_mux|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_op2_mux|Mux1~1 .extended_lut = "off";
defparam \the_op2_mux|Mux1~1 .lut_mask = 64'h00F000F000F000F0;
defparam \the_op2_mux|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N9
cyclonev_lcell_comb \the_op2_mux|Mux0~1 (
// Equation(s):
// \the_op2_mux|Mux0~1_combout  = ( \the_op2_mux|Mux0~0_combout  & ( !\op2_mux_select[1]~input_o  ) )

	.dataa(!\op2_mux_select[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_op2_mux|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_op2_mux|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_op2_mux|Mux0~1 .extended_lut = "off";
defparam \the_op2_mux|Mux0~1 .lut_mask = 64'h00000000AAAAAAAA;
defparam \the_op2_mux|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N42
cyclonev_lcell_comb \the_immediate_extractor|immediate[3]~0 (
// Equation(s):
// \the_immediate_extractor|immediate[3]~0_combout  = ( \select_immediate[1]~input_o  & ( (\the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & !\select_immediate[0]~input_o ) ) ) # ( !\select_immediate[1]~input_o  & ( 
// (\the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & \select_immediate[0]~input_o ) ) )

	.dataa(gnd),
	.datab(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [3]),
	.datac(gnd),
	.datad(!\select_immediate[0]~input_o ),
	.datae(gnd),
	.dataf(!\select_immediate[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_immediate_extractor|immediate[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_immediate_extractor|immediate[3]~0 .extended_lut = "off";
defparam \the_immediate_extractor|immediate[3]~0 .lut_mask = 64'h0033003333003300;
defparam \the_immediate_extractor|immediate[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N15
cyclonev_lcell_comb \the_immediate_extractor|immediate[4]~1 (
// Equation(s):
// \the_immediate_extractor|immediate[4]~1_combout  = ( \select_immediate[1]~input_o  & ( (!\select_immediate[0]~input_o  & \the_instruction_rom|altsyncram_component|auto_generated|q_a [4]) ) )

	.dataa(!\select_immediate[0]~input_o ),
	.datab(gnd),
	.datac(!\the_instruction_rom|altsyncram_component|auto_generated|q_a [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\select_immediate[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_immediate_extractor|immediate[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_immediate_extractor|immediate[4]~1 .extended_lut = "off";
defparam \the_immediate_extractor|immediate[4]~1 .lut_mask = 64'h000000000A0A0A0A;
defparam \the_immediate_extractor|immediate[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y38_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
