# Digital System Design Labs â€“ Truong Buu Duy

This repository contains lab exercises and project components for the **Digital System Design (DSD)** course, implemented using **Verilog/SystemVerilog** and synthesized using **Intel Quartus**. Functional simulations were performed with **ModelSim/QuestaSim**.

---

## ğŸ“ Directory Structure

Lab1/
Ex1/ to Ex7/ â€“ Basic combinational and sequential circuits (Part 1)
Lab2/
Ex1/ to Ex8/ â€“ Basic combinational and sequential circuits (Part 2)
Lab3/
Ex1/ to Ex11/ â€“ Sequantial Logic Circuit
Lab4/
Ex1/ to Ex10/ â€“ Basic combinational and sequential circuits using VHDL
Lab5/
Ex1/ to Ex10/ â€“ Basic building block of single cycle processor
Lab6/
Ex1/ to Ex11/ â€“ 16-bit single cycle processor architecture

TruongBuuDuy_ITITIU21188_DSD_Project/
â”œâ”€â”€ 16bit_Single_Cycle_Processor/
â””â”€â”€ Components/

## ğŸ› ï¸ Tools Used

- **Quartus II 9.0** (design, synthesis)
- **ModelSim ** (simulation)
- **Verilog/VHDL** (design language)
- **FPGA target**: Intel Cyclone II (DE2 board)

---

## ğŸ“Œ Notes

- All synthesis-related output folders (e.g., `db/`, `incremental_db/`, `simulation/rtl_work/`) are ignored via `.gitignore`.
- Each exercise includes at least:  
  - Source code (`.v` / `.sv`)  
  - Constraints (`.sdc`)  
  - Testbenches (`*_tb.v`)  
  - Block diagram (where applicable)

---

## ğŸ“œ License

This project is licensed under the **MIT License**. See the `LICENSE` file for more details.