// Seed: 1630046601
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  module_0 modCall_1 ();
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_13;
  assign id_11 = id_10;
  integer id_14 = id_1;
  parameter id_15 = 1;
  wire id_16;
  wire [1 : -1] id_17 = id_4;
  wire id_18;
  parameter id_19 = id_15[-1];
  id_20 :
  assert property (@(posedge 1) id_17 == id_9)
  else $clog2(59);
  ;
endmodule
