#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000002214c9e3490 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002214c9e63e0 .scope module, "tb_pipeline" "tb_pipeline" 3 4;
 .timescale -9 -12;
v000002214ca57ef0_0 .net "DataAdr", 31 0, L_000002214cab25c0;  1 drivers
v000002214ca57770_0 .net "MemWrite", 0 0, L_000002214cab2940;  1 drivers
v000002214ca56230_0 .net "WriteData", 31 0, L_000002214cab2fd0;  1 drivers
v000002214ca565f0_0 .var "clk", 0 0;
v000002214ca569b0_0 .var "reset", 0 0;
E_000002214c9b7ef0 .event negedge, v000002214ca544a0_0;
S_000002214c9e6570 .scope module, "dut" "top_pipeline" 3 9, 4 6 0, S_000002214c9e63e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "WriteData";
    .port_info 3 /OUTPUT 32 "DataAdr";
    .port_info 4 /OUTPUT 1 "MemWrite";
v000002214ca56550_0 .net "DataAdr", 31 0, L_000002214cab25c0;  alias, 1 drivers
v000002214ca57e50_0 .net "InstrIF", 31 0, L_000002214c9bb660;  1 drivers
v000002214ca56910_0 .net "MemWrite", 0 0, L_000002214cab2940;  alias, 1 drivers
v000002214ca562d0_0 .net "PC", 31 0, L_000002214c9bbac0;  1 drivers
v000002214ca56d70_0 .net "ReadData", 31 0, L_000002214cab2550;  1 drivers
v000002214ca57950_0 .net "WriteData", 31 0, L_000002214cab2fd0;  alias, 1 drivers
v000002214ca56ff0_0 .net "clk", 0 0, v000002214ca565f0_0;  1 drivers
v000002214ca564b0_0 .net "reset", 0 0, v000002214ca569b0_0;  1 drivers
S_000002214c9e7d00 .scope module, "cpu" "riscvpipeline" 4 18, 4 69 0, S_000002214c9e6570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /INPUT 32 "InstrIF";
    .port_info 4 /OUTPUT 1 "MemWrite_out";
    .port_info 5 /OUTPUT 32 "DataAdr_out";
    .port_info 6 /OUTPUT 32 "WriteData_out";
    .port_info 7 /INPUT 32 "ReadData";
v000002214ca545e0_0 .net "DataAdr_out", 31 0, L_000002214cab25c0;  alias, 1 drivers
v000002214ca54cc0_0 .net "InstrIF", 31 0, L_000002214c9bb660;  alias, 1 drivers
v000002214ca55ee0_0 .net "MemWrite_out", 0 0, L_000002214cab2940;  alias, 1 drivers
v000002214ca547c0_0 .net "PC", 31 0, L_000002214c9bbac0;  alias, 1 drivers
v000002214ca54d60_0 .net "ReadData", 31 0, L_000002214cab2550;  alias, 1 drivers
v000002214ca54860_0 .net "WriteData_out", 31 0, L_000002214cab2fd0;  alias, 1 drivers
v000002214ca54e00_0 .net "clk", 0 0, v000002214ca565f0_0;  alias, 1 drivers
v000002214ca54ea0_0 .net "reset", 0 0, v000002214ca569b0_0;  alias, 1 drivers
S_000002214c9e7e90 .scope module, "dp" "datapath" 4 78, 5 6 0, S_000002214c9e7d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /INPUT 32 "InstrIF";
    .port_info 4 /OUTPUT 1 "MemWrite_out";
    .port_info 5 /OUTPUT 32 "DataAdr_out";
    .port_info 6 /OUTPUT 32 "WriteData_out";
    .port_info 7 /INPUT 32 "ReadData";
P_000002214c9976d0 .param/l "ALU_ABS" 1 5 193, C4<10001>;
P_000002214c997708 .param/l "ALU_ADD" 1 5 176, C4<00000>;
P_000002214c997740 .param/l "ALU_AND" 1 5 178, C4<00010>;
P_000002214c997778 .param/l "ALU_ANDN" 1 5 184, C4<01000>;
P_000002214c9977b0 .param/l "ALU_MAX" 1 5 188, C4<01100>;
P_000002214c9977e8 .param/l "ALU_MAXU" 1 5 190, C4<01110>;
P_000002214c997820 .param/l "ALU_MIN" 1 5 187, C4<01011>;
P_000002214c997858 .param/l "ALU_MINU" 1 5 189, C4<01101>;
P_000002214c997890 .param/l "ALU_OR" 1 5 179, C4<00011>;
P_000002214c9978c8 .param/l "ALU_ORN" 1 5 185, C4<01001>;
P_000002214c997900 .param/l "ALU_ROL" 1 5 191, C4<01111>;
P_000002214c997938 .param/l "ALU_ROR" 1 5 192, C4<10000>;
P_000002214c997970 .param/l "ALU_SLL" 1 5 182, C4<00110>;
P_000002214c9979a8 .param/l "ALU_SLT" 1 5 181, C4<00101>;
P_000002214c9979e0 .param/l "ALU_SRL" 1 5 183, C4<00111>;
P_000002214c997a18 .param/l "ALU_SUB" 1 5 177, C4<00001>;
P_000002214c997a50 .param/l "ALU_XNOR" 1 5 186, C4<01010>;
P_000002214c997a88 .param/l "ALU_XOR" 1 5 180, C4<00100>;
L_000002214c9bbac0 .functor BUFZ 32, v000002214ca53e30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002214c9bb5f0 .functor BUFZ 5, v000002214ca51e20_0, C4<00000>, C4<00000>, C4<00000>;
L_000002214c9bb6d0 .functor BUFZ 5, v000002214ca50f20_0, C4<00000>, C4<00000>, C4<00000>;
L_000002214c9bb740 .functor BUFZ 32, v000002214ca50520_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002214c998070 .functor BUFZ 5, v000002214ca50160_0, C4<00000>, C4<00000>, C4<00000>;
L_000002214cab24e0 .functor BUFZ 1, v000002214ca50480_0, C4<0>, C4<0>, C4<0>;
L_000002214cab30b0 .functor BUFZ 5, v000002214ca53b10_0, C4<00000>, C4<00000>, C4<00000>;
L_000002214cab21d0 .functor BUFZ 1, v000002214ca523f0_0, C4<0>, C4<0>, C4<0>;
L_000002214cab2da0 .functor BUFZ 32, v000002214ca50700_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002214cab2a90 .functor AND 1, v000002214ca51f60_0, v000002214ca507a0_0, C4<1>, C4<1>;
L_000002214cab2320 .functor OR 1, L_000002214cab2a90, v000002214ca50660_0, C4<0>, C4<0>;
L_000002214cab29b0 .functor BUFZ 1, L_000002214cab2320, C4<0>, C4<0>, C4<0>;
L_000002214cab2940 .functor BUFZ 1, v000002214ca51740_0, C4<0>, C4<0>, C4<0>;
L_000002214cab25c0 .functor BUFZ 32, v000002214ca50520_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002214cab2fd0 .functor BUFZ 32, v000002214ca51ba0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002214cab2240 .functor BUFZ 32, L_000002214cab1b60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002214ca51420_0 .var "ALUControlE", 4 0;
v000002214ca51ce0_0 .net "ALUOpD", 1 0, v000002214c9cdac0_0;  1 drivers
v000002214ca50c00_0 .net "ALUSrcD", 0 0, v000002214c9ccee0_0;  1 drivers
v000002214ca508e0_0 .var "ALU_input_A", 31 0;
v000002214ca50840_0 .var "ALU_input_B", 31 0;
v000002214ca50340_0 .net "ALU_resultE", 31 0, L_000002214cab10c0;  1 drivers
v000002214ca502a0_0 .net "ALU_srcA", 31 0, L_000002214cab2da0;  1 drivers
v000002214ca51100_0 .net "ALU_srcB", 31 0, L_000002214cab1020;  1 drivers
v000002214ca503e0_0 .net "BranchD", 0 0, v000002214c9ce740_0;  1 drivers
v000002214ca51f60_0 .var "BranchTaken", 0 0;
v000002214ca50980_0 .net "DataAdr_out", 31 0, L_000002214cab25c0;  alias, 1 drivers
v000002214ca514c0_0 .net "EXMEM_ALUOut", 31 0, L_000002214c9bb740;  1 drivers
v000002214ca50ac0_0 .var "EXMEM_MemToReg_local", 0 0;
v000002214ca51740_0 .var "EXMEM_MemWrite_local", 0 0;
v000002214ca51560_0 .net "EXMEM_Rd", 4 0, L_000002214c998070;  1 drivers
v000002214ca51a60_0 .net "EXMEM_RegWrite", 0 0, L_000002214cab24e0;  1 drivers
v000002214ca50480_0 .var "EXMEM_RegWrite_local", 0 0;
v000002214ca50520_0 .var "EXMEM_aluOut", 31 0;
v000002214ca50160_0 .var "EXMEM_rd", 4 0;
v000002214ca51ba0_0 .var "EXMEM_writeData", 31 0;
v000002214ca511a0_0 .net "EX_Rs1", 4 0, L_000002214c9bb5f0;  1 drivers
v000002214ca50e80_0 .net "EX_Rs2", 4 0, L_000002214c9bb6d0;  1 drivers
v000002214ca516a0_0 .net "ForwardA", 1 0, v000002214c9ce100_0;  1 drivers
v000002214ca505c0_0 .net "ForwardB", 1 0, v000002214c9cde80_0;  1 drivers
v000002214ca51ec0_0 .var "ForwardedStoreData", 31 0;
v000002214ca50d40_0 .var "IDEX_ALUOp", 1 0;
v000002214ca50b60_0 .var "IDEX_ALUSrc", 0 0;
v000002214ca507a0_0 .var "IDEX_Branch", 0 0;
v000002214ca51d80_0 .var "IDEX_Imm", 31 0;
v000002214ca50660_0 .var "IDEX_Jump", 0 0;
v000002214ca51060_0 .var "IDEX_MemToReg", 0 0;
v000002214ca517e0_0 .var "IDEX_MemWrite", 0 0;
v000002214ca51c40_0 .var "IDEX_PC", 31 0;
v000002214ca50a20_0 .var "IDEX_Rd", 4 0;
v000002214ca50700_0 .var "IDEX_ReadData1", 31 0;
v000002214ca50ca0_0 .var "IDEX_ReadData2", 31 0;
v000002214ca52000_0 .var "IDEX_RegWrite", 0 0;
v000002214ca50de0_0 .var "IDEX_ResultSrc", 1 0;
v000002214ca51e20_0 .var "IDEX_Rs1", 4 0;
v000002214ca50f20_0 .var "IDEX_Rs2", 4 0;
v000002214ca51380_0 .var "IDEX_funct3", 2 0;
v000002214ca51880_0 .var "IDEX_funct7", 6 0;
v000002214ca51240_0 .var "IDEX_opcode", 6 0;
v000002214ca51b00_0 .var "IFID_Instr", 31 0;
v000002214ca50200_0 .var "IFID_PC", 31 0;
v000002214ca53a70_0 .var "ImmExtD", 31 0;
v000002214ca528f0_0 .net "ImmSrcD", 1 0, v000002214c9cdb60_0;  1 drivers
v000002214ca527b0_0 .net "InstrD", 31 0, v000002214ca51b00_0;  1 drivers
v000002214ca53430_0 .net "InstrIF", 31 0, L_000002214c9bb660;  alias, 1 drivers
v000002214ca52670_0 .net "JumpD", 0 0, v000002214c9ce880_0;  1 drivers
v000002214ca53110_0 .var "MEMWB_MemToReg_local", 0 0;
v000002214ca52350_0 .net "MEMWB_Rd", 4 0, L_000002214cab30b0;  1 drivers
v000002214ca53bb0_0 .net "MEMWB_RegWrite", 0 0, L_000002214cab21d0;  1 drivers
v000002214ca523f0_0 .var "MEMWB_RegWrite_local", 0 0;
v000002214ca53c50_0 .net "MEMWB_Result", 31 0, L_000002214cab2240;  1 drivers
v000002214ca525d0_0 .var "MEMWB_aluOut", 31 0;
v000002214ca53b10_0 .var "MEMWB_rd", 4 0;
v000002214ca52b70_0 .var "MEMWB_readData", 31 0;
v000002214ca52f30_0 .net "MemReadE", 0 0, L_000002214cab12a0;  1 drivers
v000002214ca53ed0_0 .net "MemToRegD", 0 0, v000002214c9cdc00_0;  1 drivers
v000002214ca53f70_0 .net "MemWriteD", 0 0, v000002214c9cdca0_0;  1 drivers
v000002214ca54010_0 .net "MemWrite_out", 0 0, L_000002214cab2940;  alias, 1 drivers
v000002214ca53d90_0 .net "PC", 31 0, L_000002214c9bbac0;  alias, 1 drivers
v000002214ca52170_0 .net "PCSrc", 0 0, L_000002214cab2320;  1 drivers
v000002214ca52210_0 .net "PCTarget", 31 0, L_000002214cab1200;  1 drivers
v000002214ca52cb0_0 .net "PC_next", 31 0, L_000002214ca57090;  1 drivers
v000002214ca52490_0 .net "PC_plus4", 31 0, L_000002214ca579f0;  1 drivers
v000002214ca53e30_0 .var "PC_reg", 31 0;
v000002214ca531b0_0 .net "RdD", 4 0, L_000002214ca57270;  1 drivers
v000002214ca53250_0 .net "ReadData", 31 0, L_000002214cab2550;  alias, 1 drivers
v000002214ca53390_0 .net "ReadData1D", 31 0, L_000002214ca56870;  1 drivers
v000002214ca53610_0 .net "ReadData2D", 31 0, L_000002214ca56a50;  1 drivers
v000002214ca522b0 .array "RegFile", 31 0, 31 0;
v000002214ca52530_0 .net "RegWriteD", 0 0, v000002214c9ccc60_0;  1 drivers
v000002214ca52710_0 .net "ResultSrcD", 1 0, v000002214c9cdd40_0;  1 drivers
v000002214ca52850_0 .net "Rs1D", 4 0, L_000002214ca56190;  1 drivers
v000002214ca52990_0 .net "Rs2D", 4 0, L_000002214ca56690;  1 drivers
v000002214ca53cf0_0 .net "WB_value", 31 0, L_000002214cab1b60;  1 drivers
v000002214ca53890_0 .net "WriteData_out", 31 0, L_000002214cab2fd0;  alias, 1 drivers
v000002214ca532f0_0 .net "ZeroE", 0 0, L_000002214cab0e40;  1 drivers
v000002214ca536b0_0 .net *"_ivl_105", 0 0, L_000002214cab2a90;  1 drivers
L_000002214ca58470 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v000002214ca53930_0 .net/2u *"_ivl_120", 6 0, L_000002214ca58470;  1 drivers
v000002214ca52a30_0 .net *"_ivl_122", 0 0, L_000002214cab01c0;  1 drivers
L_000002214ca584b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002214ca52ad0_0 .net/2u *"_ivl_124", 0 0, L_000002214ca584b8;  1 drivers
L_000002214ca58500 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002214ca52c10_0 .net/2u *"_ivl_126", 0 0, L_000002214ca58500;  1 drivers
L_000002214ca581e8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002214ca52fd0_0 .net/2u *"_ivl_16", 4 0, L_000002214ca581e8;  1 drivers
v000002214ca52d50_0 .net *"_ivl_18", 0 0, L_000002214ca56b90;  1 drivers
L_000002214ca581a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000002214ca52df0_0 .net/2u *"_ivl_2", 31 0, L_000002214ca581a0;  1 drivers
v000002214ca534d0_0 .net *"_ivl_20", 31 0, L_000002214ca56730;  1 drivers
v000002214ca52e90_0 .net *"_ivl_22", 6 0, L_000002214ca56cd0;  1 drivers
L_000002214ca58230 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002214ca53070_0 .net *"_ivl_25", 1 0, L_000002214ca58230;  1 drivers
L_000002214ca58278 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002214ca53570_0 .net/2u *"_ivl_26", 31 0, L_000002214ca58278;  1 drivers
L_000002214ca582c0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002214ca539d0_0 .net/2u *"_ivl_30", 4 0, L_000002214ca582c0;  1 drivers
v000002214ca53750_0 .net *"_ivl_32", 0 0, L_000002214ca56f50;  1 drivers
v000002214ca537f0_0 .net *"_ivl_34", 31 0, L_000002214ca57310;  1 drivers
v000002214ca55940_0 .net *"_ivl_36", 6 0, L_000002214ca567d0;  1 drivers
L_000002214ca58308 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002214ca54900_0 .net *"_ivl_39", 1 0, L_000002214ca58308;  1 drivers
L_000002214ca58350 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002214ca54220_0 .net/2u *"_ivl_40", 31 0, L_000002214ca58350;  1 drivers
v000002214ca54720_0 .net *"_ivl_49", 6 0, L_000002214ca56af0;  1 drivers
v000002214ca54360_0 .net *"_ivl_51", 4 0, L_000002214ca56eb0;  1 drivers
v000002214ca55120_0 .net *"_ivl_55", 0 0, L_000002214ca56c30;  1 drivers
v000002214ca554e0_0 .net *"_ivl_57", 0 0, L_000002214ca576d0;  1 drivers
v000002214ca55b20_0 .net *"_ivl_59", 5 0, L_000002214ca57630;  1 drivers
v000002214ca54a40_0 .net *"_ivl_61", 3 0, L_000002214ca578b0;  1 drivers
L_000002214ca58398 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002214ca54680_0 .net/2u *"_ivl_62", 0 0, L_000002214ca58398;  1 drivers
v000002214ca55d00_0 .net *"_ivl_67", 0 0, L_000002214ca57bd0;  1 drivers
v000002214ca551c0_0 .net *"_ivl_69", 7 0, L_000002214ca57c70;  1 drivers
v000002214ca55260_0 .net *"_ivl_71", 0 0, L_000002214cab1160;  1 drivers
v000002214ca54540_0 .net *"_ivl_73", 9 0, L_000002214cab1e80;  1 drivers
L_000002214ca583e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002214ca55da0_0 .net/2u *"_ivl_74", 0 0, L_000002214ca583e0;  1 drivers
L_000002214ca58428 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002214ca549a0_0 .net/2u *"_ivl_98", 31 0, L_000002214ca58428;  1 drivers
v000002214ca55e40_0 .var "branch_count", 31 0;
v000002214ca544a0_0 .net "clk", 0 0, v000002214ca565f0_0;  alias, 1 drivers
v000002214ca54400_0 .var "cycle_count", 31 0;
v000002214ca55f80_0 .net "flushD", 0 0, L_000002214cab29b0;  1 drivers
v000002214ca54ae0_0 .net "flushE", 0 0, v000002214ca51920_0;  1 drivers
v000002214ca55300_0 .var "flush_count", 31 0;
v000002214ca55080_0 .var/i "i", 31 0;
v000002214ca55760_0 .net "immB", 12 0, L_000002214ca57a90;  1 drivers
v000002214ca542c0_0 .net "immI", 11 0, L_000002214ca574f0;  1 drivers
v000002214ca55bc0_0 .net "immJ", 20 0, L_000002214cab0440;  1 drivers
v000002214ca54b80_0 .net "immS", 11 0, L_000002214ca57590;  1 drivers
v000002214ca553a0_0 .var "instr_retired", 31 0;
v000002214ca556c0_0 .net "reset", 0 0, v000002214ca569b0_0;  alias, 1 drivers
v000002214ca54c20_0 .net "stallD", 0 0, v000002214ca519c0_0;  1 drivers
v000002214ca55440_0 .net "stallF", 0 0, v000002214ca50fc0_0;  1 drivers
v000002214ca558a0_0 .var "stall_count", 31 0;
E_000002214c9b7fb0 .event posedge, v000002214ca544a0_0;
E_000002214c9b8130 .event posedge, v000002214ca556c0_0, v000002214ca544a0_0;
E_000002214c9b0870/0 .event anyedge, v000002214ca50ca0_0, v000002214ca50f20_0, v000002214ca50480_0, v000002214ca50160_0;
E_000002214c9b0870/1 .event anyedge, v000002214ca50520_0, v000002214ca523f0_0, v000002214ca53b10_0, v000002214ca53c50_0;
E_000002214c9b0870 .event/or E_000002214c9b0870/0, E_000002214c9b0870/1;
E_000002214c9b0e30 .event anyedge, v000002214ca507a0_0, v000002214ca51380_0, v000002214ca532f0_0, v000002214ca50340_0;
E_000002214c9b09b0/0 .event anyedge, v000002214ca50d40_0, v000002214ca51380_0, v000002214ca51880_0, v000002214ca51240_0;
E_000002214c9b09b0/1 .event anyedge, v000002214c9ce4c0_0;
E_000002214c9b09b0 .event/or E_000002214c9b09b0/0, E_000002214c9b09b0/1;
E_000002214c9b13f0/0 .event anyedge, v000002214ca502a0_0, v000002214ca51100_0, v000002214ca51e20_0, v000002214c9ce100_0;
E_000002214c9b13f0/1 .event anyedge, v000002214ca514c0_0, v000002214ca53c50_0, v000002214ca50f20_0, v000002214ca50b60_0;
E_000002214c9b13f0/2 .event anyedge, v000002214c9cde80_0;
E_000002214c9b13f0 .event/or E_000002214c9b13f0/0, E_000002214c9b13f0/1, E_000002214c9b13f0/2;
E_000002214c9b0db0/0 .event anyedge, v000002214c9cdb60_0, v000002214ca542c0_0, v000002214ca542c0_0, v000002214ca54b80_0;
E_000002214c9b0db0/1 .event anyedge, v000002214ca54b80_0, v000002214ca55760_0, v000002214ca55760_0, v000002214ca55bc0_0;
E_000002214c9b0db0/2 .event anyedge, v000002214ca55bc0_0;
E_000002214c9b0db0 .event/or E_000002214c9b0db0/0, E_000002214c9b0db0/1, E_000002214c9b0db0/2;
L_000002214ca579f0 .arith/sum 32, v000002214ca53e30_0, L_000002214ca581a0;
L_000002214ca57090 .functor MUXZ 32, L_000002214ca579f0, L_000002214cab1200, L_000002214cab2320, C4<>;
L_000002214ca56190 .part v000002214ca51b00_0, 15, 5;
L_000002214ca56690 .part v000002214ca51b00_0, 20, 5;
L_000002214ca57270 .part v000002214ca51b00_0, 7, 5;
L_000002214ca56b90 .cmp/ne 5, L_000002214ca56190, L_000002214ca581e8;
L_000002214ca56730 .array/port v000002214ca522b0, L_000002214ca56cd0;
L_000002214ca56cd0 .concat [ 5 2 0 0], L_000002214ca56190, L_000002214ca58230;
L_000002214ca56870 .functor MUXZ 32, L_000002214ca58278, L_000002214ca56730, L_000002214ca56b90, C4<>;
L_000002214ca56f50 .cmp/ne 5, L_000002214ca56690, L_000002214ca582c0;
L_000002214ca57310 .array/port v000002214ca522b0, L_000002214ca567d0;
L_000002214ca567d0 .concat [ 5 2 0 0], L_000002214ca56690, L_000002214ca58308;
L_000002214ca56a50 .functor MUXZ 32, L_000002214ca58350, L_000002214ca57310, L_000002214ca56f50, C4<>;
L_000002214ca57810 .part v000002214ca51b00_0, 0, 7;
L_000002214ca574f0 .part v000002214ca51b00_0, 20, 12;
L_000002214ca56af0 .part v000002214ca51b00_0, 25, 7;
L_000002214ca56eb0 .part v000002214ca51b00_0, 7, 5;
L_000002214ca57590 .concat [ 5 7 0 0], L_000002214ca56eb0, L_000002214ca56af0;
L_000002214ca56c30 .part v000002214ca51b00_0, 31, 1;
L_000002214ca576d0 .part v000002214ca51b00_0, 7, 1;
L_000002214ca57630 .part v000002214ca51b00_0, 25, 6;
L_000002214ca578b0 .part v000002214ca51b00_0, 8, 4;
LS_000002214ca57a90_0_0 .concat [ 1 4 6 1], L_000002214ca58398, L_000002214ca578b0, L_000002214ca57630, L_000002214ca576d0;
LS_000002214ca57a90_0_4 .concat [ 1 0 0 0], L_000002214ca56c30;
L_000002214ca57a90 .concat [ 12 1 0 0], LS_000002214ca57a90_0_0, LS_000002214ca57a90_0_4;
L_000002214ca57bd0 .part v000002214ca51b00_0, 31, 1;
L_000002214ca57c70 .part v000002214ca51b00_0, 12, 8;
L_000002214cab1160 .part v000002214ca51b00_0, 20, 1;
L_000002214cab1e80 .part v000002214ca51b00_0, 21, 10;
LS_000002214cab0440_0_0 .concat [ 1 10 1 8], L_000002214ca583e0, L_000002214cab1e80, L_000002214cab1160, L_000002214ca57c70;
LS_000002214cab0440_0_4 .concat [ 1 0 0 0], L_000002214ca57bd0;
L_000002214cab0440 .concat [ 20 1 0 0], LS_000002214cab0440_0_0, LS_000002214cab0440_0_4;
L_000002214cab1020 .functor MUXZ 32, v000002214ca50ca0_0, v000002214ca51d80_0, v000002214ca50b60_0, C4<>;
L_000002214cab10c0 .ufunc/vec4 TD_tb_pipeline.dut.cpu.dp.alu_core, 32, v000002214ca508e0_0, v000002214ca50840_0, v000002214ca51420_0 (v000002214c9cd520_0, v000002214c9cd660_0, v000002214c9cd7a0_0) S_000002214c9a7180;
L_000002214cab0e40 .cmp/eq 32, L_000002214cab10c0, L_000002214ca58428;
L_000002214cab1200 .arith/sum 32, v000002214ca51c40_0, v000002214ca51d80_0;
L_000002214cab1b60 .functor MUXZ 32, v000002214ca525d0_0, v000002214ca52b70_0, v000002214ca53110_0, C4<>;
L_000002214cab01c0 .cmp/eq 7, v000002214ca51240_0, L_000002214ca58470;
L_000002214cab12a0 .functor MUXZ 1, L_000002214ca58500, L_000002214ca584b8, L_000002214cab01c0, C4<>;
S_000002214c9a7180 .scope autofunction.vec4.s32, "alu_core" "alu_core" 5 276, 5 276 0, S_000002214c9e7e90;
 .timescale -9 -12;
v000002214c9cd520_0 .var "a", 31 0;
v000002214c9ce9c0_0 .var "add_res", 31 0;
; Variable alu_core is vec4 return value of scope S_000002214c9a7180
v000002214c9cd660_0 .var "b", 31 0;
v000002214c9cd7a0_0 .var "ctrl", 4 0;
v000002214c9ce060_0 .var "sub_res", 31 0;
TD_tb_pipeline.dut.cpu.dp.alu_core ;
    %load/vec4 v000002214c9cd520_0;
    %load/vec4 v000002214c9cd660_0;
    %add;
    %store/vec4 v000002214c9ce9c0_0, 0, 32;
    %load/vec4 v000002214c9cd520_0;
    %load/vec4 v000002214c9cd660_0;
    %sub;
    %store/vec4 v000002214c9ce060_0, 0, 32;
    %load/vec4 v000002214c9cd7a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to alu_core (store_vec4_to_lval)
    %jmp T_0.19;
T_0.0 ;
    %load/vec4 v000002214c9ce9c0_0;
    %ret/vec4 0, 0, 32;  Assign to alu_core (store_vec4_to_lval)
    %jmp T_0.19;
T_0.1 ;
    %load/vec4 v000002214c9ce060_0;
    %ret/vec4 0, 0, 32;  Assign to alu_core (store_vec4_to_lval)
    %jmp T_0.19;
T_0.2 ;
    %load/vec4 v000002214c9cd520_0;
    %load/vec4 v000002214c9cd660_0;
    %and;
    %ret/vec4 0, 0, 32;  Assign to alu_core (store_vec4_to_lval)
    %jmp T_0.19;
T_0.3 ;
    %load/vec4 v000002214c9cd520_0;
    %load/vec4 v000002214c9cd660_0;
    %or;
    %ret/vec4 0, 0, 32;  Assign to alu_core (store_vec4_to_lval)
    %jmp T_0.19;
T_0.4 ;
    %load/vec4 v000002214c9cd520_0;
    %load/vec4 v000002214c9cd660_0;
    %xor;
    %ret/vec4 0, 0, 32;  Assign to alu_core (store_vec4_to_lval)
    %jmp T_0.19;
T_0.5 ;
    %load/vec4 v000002214c9cd520_0;
    %load/vec4 v000002214c9cd660_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_0.20, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.21, 8;
T_0.20 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.21, 8;
 ; End of false expr.
    %blend;
T_0.21;
    %ret/vec4 0, 0, 32;  Assign to alu_core (store_vec4_to_lval)
    %jmp T_0.19;
T_0.6 ;
    %load/vec4 v000002214c9cd520_0;
    %load/vec4 v000002214c9cd660_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %ret/vec4 0, 0, 32;  Assign to alu_core (store_vec4_to_lval)
    %jmp T_0.19;
T_0.7 ;
    %load/vec4 v000002214c9cd520_0;
    %load/vec4 v000002214c9cd660_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %ret/vec4 0, 0, 32;  Assign to alu_core (store_vec4_to_lval)
    %jmp T_0.19;
T_0.8 ;
    %load/vec4 v000002214c9cd520_0;
    %load/vec4 v000002214c9cd660_0;
    %inv;
    %and;
    %ret/vec4 0, 0, 32;  Assign to alu_core (store_vec4_to_lval)
    %jmp T_0.19;
T_0.9 ;
    %load/vec4 v000002214c9cd520_0;
    %load/vec4 v000002214c9cd660_0;
    %inv;
    %or;
    %ret/vec4 0, 0, 32;  Assign to alu_core (store_vec4_to_lval)
    %jmp T_0.19;
T_0.10 ;
    %load/vec4 v000002214c9cd520_0;
    %load/vec4 v000002214c9cd660_0;
    %xor;
    %inv;
    %ret/vec4 0, 0, 32;  Assign to alu_core (store_vec4_to_lval)
    %jmp T_0.19;
T_0.11 ;
    %load/vec4 v000002214c9cd520_0;
    %load/vec4 v000002214c9cd660_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_0.22, 8;
    %load/vec4 v000002214c9cd520_0;
    %jmp/1 T_0.23, 8;
T_0.22 ; End of true expr.
    %load/vec4 v000002214c9cd660_0;
    %jmp/0 T_0.23, 8;
 ; End of false expr.
    %blend;
T_0.23;
    %ret/vec4 0, 0, 32;  Assign to alu_core (store_vec4_to_lval)
    %jmp T_0.19;
T_0.12 ;
    %load/vec4 v000002214c9cd660_0;
    %load/vec4 v000002214c9cd520_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_0.24, 8;
    %load/vec4 v000002214c9cd520_0;
    %jmp/1 T_0.25, 8;
T_0.24 ; End of true expr.
    %load/vec4 v000002214c9cd660_0;
    %jmp/0 T_0.25, 8;
 ; End of false expr.
    %blend;
T_0.25;
    %ret/vec4 0, 0, 32;  Assign to alu_core (store_vec4_to_lval)
    %jmp T_0.19;
T_0.13 ;
    %load/vec4 v000002214c9cd520_0;
    %load/vec4 v000002214c9cd660_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.26, 8;
    %load/vec4 v000002214c9cd520_0;
    %jmp/1 T_0.27, 8;
T_0.26 ; End of true expr.
    %load/vec4 v000002214c9cd660_0;
    %jmp/0 T_0.27, 8;
 ; End of false expr.
    %blend;
T_0.27;
    %ret/vec4 0, 0, 32;  Assign to alu_core (store_vec4_to_lval)
    %jmp T_0.19;
T_0.14 ;
    %load/vec4 v000002214c9cd660_0;
    %load/vec4 v000002214c9cd520_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.28, 8;
    %load/vec4 v000002214c9cd520_0;
    %jmp/1 T_0.29, 8;
T_0.28 ; End of true expr.
    %load/vec4 v000002214c9cd660_0;
    %jmp/0 T_0.29, 8;
 ; End of false expr.
    %blend;
T_0.29;
    %ret/vec4 0, 0, 32;  Assign to alu_core (store_vec4_to_lval)
    %jmp T_0.19;
T_0.15 ;
    %load/vec4 v000002214c9cd660_0;
    %parti/s 5, 0, 2;
    %cmpi/e 0, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_0.30, 8;
    %load/vec4 v000002214c9cd520_0;
    %jmp/1 T_0.31, 8;
T_0.30 ; End of true expr.
    %load/vec4 v000002214c9cd520_0;
    %load/vec4 v000002214c9cd660_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %load/vec4 v000002214c9cd520_0;
    %pushi/vec4 32, 0, 6;
    %load/vec4 v000002214c9cd660_0;
    %parti/s 5, 0, 2;
    %pad/u 6;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %or;
    %jmp/0 T_0.31, 8;
 ; End of false expr.
    %blend;
T_0.31;
    %ret/vec4 0, 0, 32;  Assign to alu_core (store_vec4_to_lval)
    %jmp T_0.19;
T_0.16 ;
    %load/vec4 v000002214c9cd660_0;
    %parti/s 5, 0, 2;
    %cmpi/e 0, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_0.32, 8;
    %load/vec4 v000002214c9cd520_0;
    %jmp/1 T_0.33, 8;
T_0.32 ; End of true expr.
    %load/vec4 v000002214c9cd520_0;
    %load/vec4 v000002214c9cd660_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %load/vec4 v000002214c9cd520_0;
    %pushi/vec4 32, 0, 6;
    %load/vec4 v000002214c9cd660_0;
    %parti/s 5, 0, 2;
    %pad/u 6;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %jmp/0 T_0.33, 8;
 ; End of false expr.
    %blend;
T_0.33;
    %ret/vec4 0, 0, 32;  Assign to alu_core (store_vec4_to_lval)
    %jmp T_0.19;
T_0.17 ;
    %load/vec4 v000002214c9cd520_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_0.34, 8;
    %load/vec4 v000002214c9cd520_0;
    %jmp/1 T_0.35, 8;
T_0.34 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000002214c9cd520_0;
    %sub;
    %jmp/0 T_0.35, 8;
 ; End of false expr.
    %blend;
T_0.35;
    %ret/vec4 0, 0, 32;  Assign to alu_core (store_vec4_to_lval)
    %jmp T_0.19;
T_0.19 ;
    %pop/vec4 1;
    %end;
S_000002214c9a7310 .scope autofunction.vec4.s5, "aluctrl" "aluctrl" 5 195, 5 195 0, S_000002214c9e7e90;
 .timescale -9 -12;
v000002214c9ccbc0_0 .var "ALUOp", 1 0;
; Variable aluctrl is vec4 return value of scope S_000002214c9a7310
v000002214c9cd840_0 .var "f3", 2 0;
v000002214c9ce4c0_0 .var "f7", 6 0;
v000002214c9cd8e0_0 .var "opcode", 6 0;
TD_tb_pipeline.dut.cpu.dp.aluctrl ;
    %pushi/vec4 0, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to aluctrl (store_vec4_to_lval)
    %load/vec4 v000002214c9cd8e0_0;
    %cmpi/e 11, 0, 7;
    %jmp/0xz  T_1.36, 4;
    %load/vec4 v000002214c9ce4c0_0;
    %load/vec4 v000002214c9cd840_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_1.38, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_1.39, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 10;
    %cmp/u;
    %jmp/1 T_1.40, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_1.41, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 10;
    %cmp/u;
    %jmp/1 T_1.42, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 10;
    %cmp/u;
    %jmp/1 T_1.43, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 10;
    %cmp/u;
    %jmp/1 T_1.44, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 10;
    %cmp/u;
    %jmp/1 T_1.45, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 10;
    %cmp/u;
    %jmp/1 T_1.46, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 10;
    %cmp/u;
    %jmp/1 T_1.47, 6;
    %pushi/vec4 0, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to aluctrl (store_vec4_to_lval)
    %jmp T_1.49;
T_1.38 ;
    %pushi/vec4 8, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to aluctrl (store_vec4_to_lval)
    %jmp T_1.49;
T_1.39 ;
    %pushi/vec4 9, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to aluctrl (store_vec4_to_lval)
    %jmp T_1.49;
T_1.40 ;
    %pushi/vec4 10, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to aluctrl (store_vec4_to_lval)
    %jmp T_1.49;
T_1.41 ;
    %pushi/vec4 11, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to aluctrl (store_vec4_to_lval)
    %jmp T_1.49;
T_1.42 ;
    %pushi/vec4 12, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to aluctrl (store_vec4_to_lval)
    %jmp T_1.49;
T_1.43 ;
    %pushi/vec4 13, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to aluctrl (store_vec4_to_lval)
    %jmp T_1.49;
T_1.44 ;
    %pushi/vec4 14, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to aluctrl (store_vec4_to_lval)
    %jmp T_1.49;
T_1.45 ;
    %pushi/vec4 15, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to aluctrl (store_vec4_to_lval)
    %jmp T_1.49;
T_1.46 ;
    %pushi/vec4 16, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to aluctrl (store_vec4_to_lval)
    %jmp T_1.49;
T_1.47 ;
    %pushi/vec4 17, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to aluctrl (store_vec4_to_lval)
    %jmp T_1.49;
T_1.49 ;
    %pop/vec4 1;
    %jmp T_1.37;
T_1.36 ;
    %load/vec4 v000002214c9ccbc0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_1.50, 4;
    %pushi/vec4 0, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to aluctrl (store_vec4_to_lval)
    %jmp T_1.51;
T_1.50 ;
    %load/vec4 v000002214c9ccbc0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_1.52, 4;
    %pushi/vec4 1, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to aluctrl (store_vec4_to_lval)
    %jmp T_1.53;
T_1.52 ;
    %load/vec4 v000002214c9cd840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.54, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.55, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.56, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.57, 6;
    %pushi/vec4 0, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to aluctrl (store_vec4_to_lval)
    %jmp T_1.59;
T_1.54 ;
    %load/vec4 v000002214c9ce4c0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_1.60, 8;
    %pushi/vec4 1, 0, 5;
    %jmp/1 T_1.61, 8;
T_1.60 ; End of true expr.
    %pushi/vec4 0, 0, 5;
    %jmp/0 T_1.61, 8;
 ; End of false expr.
    %blend;
T_1.61;
    %ret/vec4 0, 0, 5;  Assign to aluctrl (store_vec4_to_lval)
    %jmp T_1.59;
T_1.55 ;
    %pushi/vec4 5, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to aluctrl (store_vec4_to_lval)
    %jmp T_1.59;
T_1.56 ;
    %pushi/vec4 3, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to aluctrl (store_vec4_to_lval)
    %jmp T_1.59;
T_1.57 ;
    %pushi/vec4 2, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to aluctrl (store_vec4_to_lval)
    %jmp T_1.59;
T_1.59 ;
    %pop/vec4 1;
T_1.53 ;
T_1.51 ;
T_1.37 ;
    %end;
S_000002214c99cea0 .scope module, "ctrl" "controller" 5 99, 6 4 0, S_000002214c9e7e90;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "RegWrite";
    .port_info 2 /OUTPUT 1 "MemWrite";
    .port_info 3 /OUTPUT 1 "MemToReg";
    .port_info 4 /OUTPUT 1 "ALUSrc";
    .port_info 5 /OUTPUT 1 "Branch";
    .port_info 6 /OUTPUT 1 "Jump";
    .port_info 7 /OUTPUT 2 "ALUOp";
    .port_info 8 /OUTPUT 2 "ImmSrc";
    .port_info 9 /OUTPUT 2 "ResultSrc";
v000002214c9cdac0_0 .var "ALUOp", 1 0;
v000002214c9ccee0_0 .var "ALUSrc", 0 0;
v000002214c9ce740_0 .var "Branch", 0 0;
v000002214c9cdb60_0 .var "ImmSrc", 1 0;
v000002214c9ce880_0 .var "Jump", 0 0;
v000002214c9cdc00_0 .var "MemToReg", 0 0;
v000002214c9cdca0_0 .var "MemWrite", 0 0;
v000002214c9ccc60_0 .var "RegWrite", 0 0;
v000002214c9cdd40_0 .var "ResultSrc", 1 0;
v000002214c9cdde0_0 .net "opcode", 6 0, L_000002214ca57810;  1 drivers
E_000002214c9b04b0 .event anyedge, v000002214c9cdde0_0;
S_000002214c99d030 .scope module, "fwd" "forwarding_unit" 5 387, 7 2 0, S_000002214c9e7e90;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "Rs1E";
    .port_info 1 /INPUT 5 "Rs2E";
    .port_info 2 /INPUT 5 "RdM";
    .port_info 3 /INPUT 5 "RdW";
    .port_info 4 /INPUT 1 "RegWriteM";
    .port_info 5 /INPUT 1 "RegWriteW";
    .port_info 6 /OUTPUT 2 "ForwardA";
    .port_info 7 /OUTPUT 2 "ForwardB";
v000002214c9ce100_0 .var "ForwardA", 1 0;
v000002214c9cde80_0 .var "ForwardB", 1 0;
v000002214c9cdf20_0 .net "RdM", 4 0, L_000002214c998070;  alias, 1 drivers
v000002214c9cdfc0_0 .net "RdW", 4 0, L_000002214cab30b0;  alias, 1 drivers
v000002214c9ce1a0_0 .net "RegWriteM", 0 0, L_000002214cab24e0;  alias, 1 drivers
v000002214c9ce2e0_0 .net "RegWriteW", 0 0, L_000002214cab21d0;  alias, 1 drivers
v000002214c9ce560_0 .net "Rs1E", 4 0, L_000002214c9bb5f0;  alias, 1 drivers
v000002214c9ce420_0 .net "Rs2E", 4 0, L_000002214c9bb6d0;  alias, 1 drivers
E_000002214c9b0e70/0 .event anyedge, v000002214c9ce1a0_0, v000002214c9cdf20_0, v000002214c9ce560_0, v000002214c9ce2e0_0;
E_000002214c9b0e70/1 .event anyedge, v000002214c9cdfc0_0, v000002214c9ce420_0;
E_000002214c9b0e70 .event/or E_000002214c9b0e70/0, E_000002214c9b0e70/1;
S_000002214c996240 .scope module, "hunit" "hazard_unit" 5 458, 8 3 0, S_000002214c9e7e90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "MemReadE";
    .port_info 1 /INPUT 5 "RdE";
    .port_info 2 /INPUT 5 "Rs1D";
    .port_info 3 /INPUT 5 "Rs2D";
    .port_info 4 /OUTPUT 1 "stallF";
    .port_info 5 /OUTPUT 1 "stallD";
    .port_info 6 /OUTPUT 1 "flushE";
v000002214c9ce600_0 .net "MemReadE", 0 0, L_000002214cab12a0;  alias, 1 drivers
v000002214c9ccb20_0 .net "RdE", 4 0, v000002214ca50a20_0;  1 drivers
v000002214ca512e0_0 .net "Rs1D", 4 0, L_000002214ca56190;  alias, 1 drivers
v000002214ca51600_0 .net "Rs2D", 4 0, L_000002214ca56690;  alias, 1 drivers
v000002214ca51920_0 .var "flushE", 0 0;
v000002214ca519c0_0 .var "stallD", 0 0;
v000002214ca50fc0_0 .var "stallF", 0 0;
E_000002214c9b0a30 .event anyedge, v000002214c9ce600_0, v000002214c9ccb20_0, v000002214ca512e0_0, v000002214ca51600_0;
S_000002214c9963d0 .scope module, "dmem" "dmem" 4 27, 4 48 0, S_000002214c9e6570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 32 "a";
    .port_info 4 /INPUT 32 "wd";
    .port_info 5 /OUTPUT 32 "rd";
L_000002214cab2550 .functor BUFZ 32, L_000002214cab1480, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002214ca54f40 .array "RAM", 63 0, 31 0;
v000002214ca54fe0_0 .net *"_ivl_0", 31 0, L_000002214cab1480;  1 drivers
v000002214ca55c60_0 .net *"_ivl_2", 31 0, L_000002214cab06c0;  1 drivers
v000002214ca559e0_0 .net *"_ivl_4", 29 0, L_000002214cab0760;  1 drivers
L_000002214ca58548 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002214ca56020_0 .net *"_ivl_6", 1 0, L_000002214ca58548;  1 drivers
v000002214ca55a80_0 .net "a", 31 0, L_000002214cab25c0;  alias, 1 drivers
v000002214ca55580_0 .net "clk", 0 0, v000002214ca565f0_0;  alias, 1 drivers
v000002214ca54180_0 .var/i "i", 31 0;
v000002214ca55620_0 .net "rd", 31 0, L_000002214cab2550;  alias, 1 drivers
v000002214ca55800_0 .net "reset", 0 0, v000002214ca569b0_0;  alias, 1 drivers
v000002214ca57f90_0 .net "wd", 31 0, L_000002214cab2fd0;  alias, 1 drivers
v000002214ca57d10_0 .net "we", 0 0, L_000002214cab2940;  alias, 1 drivers
L_000002214cab1480 .array/port v000002214ca54f40, L_000002214cab06c0;
L_000002214cab0760 .part L_000002214cab25c0, 2, 30;
L_000002214cab06c0 .concat [ 30 2 0 0], L_000002214cab0760, L_000002214ca58548;
S_000002214c99f330 .scope module, "imem" "imem" 4 15, 4 33 0, S_000002214c9e6570;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_000002214c9bb660 .functor BUFZ 32, L_000002214ca573b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002214ca56370 .array "RAM", 63 0, 31 0;
v000002214ca57130_0 .net *"_ivl_0", 31 0, L_000002214ca573b0;  1 drivers
v000002214ca58030_0 .net *"_ivl_2", 31 0, L_000002214ca56e10;  1 drivers
v000002214ca56410_0 .net *"_ivl_4", 29 0, L_000002214ca57b30;  1 drivers
L_000002214ca58158 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002214ca57450_0 .net *"_ivl_6", 1 0, L_000002214ca58158;  1 drivers
v000002214ca57db0_0 .net "a", 31 0, L_000002214c9bbac0;  alias, 1 drivers
v000002214ca571d0_0 .net "rd", 31 0, L_000002214c9bb660;  alias, 1 drivers
L_000002214ca573b0 .array/port v000002214ca56370, L_000002214ca56e10;
L_000002214ca57b30 .part L_000002214c9bbac0, 2, 30;
L_000002214ca56e10 .concat [ 30 2 0 0], L_000002214ca57b30, L_000002214ca58158;
    .scope S_000002214c99f330;
T_2 ;
    %vpi_call/w 4 39 "$readmemh", "tests/rvx10_pipeline.hex", v000002214ca56370 {0 0 0};
    %end;
    .thread T_2;
    .scope S_000002214c99cea0;
T_3 ;
Ewait_0 .event/or E_000002214c9b04b0, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002214c9ccc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002214c9cdca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002214c9cdc00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002214c9ccee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002214c9ce740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002214c9ce880_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002214c9cdac0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002214c9cdb60_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002214c9cdd40_0, 0, 2;
    %load/vec4 v000002214c9cdde0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 7;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %jmp T_3.9;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002214c9ccc60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002214c9ccee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002214c9cdc00_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002214c9cdd40_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002214c9cdb60_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002214c9cdac0_0, 0, 2;
    %jmp T_3.9;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002214c9cdca0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002214c9ccee0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002214c9cdb60_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002214c9cdac0_0, 0, 2;
    %jmp T_3.9;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002214c9ccc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002214c9ccee0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002214c9cdac0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002214c9cdb60_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002214c9cdd40_0, 0, 2;
    %jmp T_3.9;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002214c9ccc60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002214c9ccee0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002214c9cdac0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002214c9cdb60_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002214c9cdd40_0, 0, 2;
    %jmp T_3.9;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002214c9ce740_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002214c9cdac0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002214c9cdb60_0, 0, 2;
    %jmp T_3.9;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002214c9ccc60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002214c9ce880_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002214c9cdd40_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002214c9cdb60_0, 0, 2;
    %jmp T_3.9;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002214c9ccc60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002214c9ce880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002214c9ccee0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002214c9cdd40_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002214c9cdb60_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002214c9cdac0_0, 0, 2;
    %jmp T_3.9;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002214c9ccc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002214c9ccee0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002214c9cdac0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002214c9cdb60_0, 0, 2;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002214c99d030;
T_4 ;
Ewait_1 .event/or E_000002214c9b0e70, E_0x0;
    %wait Ewait_1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002214c9ce100_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002214c9cde80_0, 0, 2;
    %load/vec4 v000002214c9ce1a0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.3, 10;
    %load/vec4 v000002214c9cdf20_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000002214c9cdf20_0;
    %load/vec4 v000002214c9ce560_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002214c9ce100_0, 0, 2;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002214c9ce2e0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.7, 10;
    %load/vec4 v000002214c9cdfc0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.6, 9;
    %load/vec4 v000002214c9cdfc0_0;
    %load/vec4 v000002214c9ce560_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002214c9ce100_0, 0, 2;
T_4.4 ;
T_4.1 ;
    %load/vec4 v000002214c9ce1a0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.11, 10;
    %load/vec4 v000002214c9cdf20_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.10, 9;
    %load/vec4 v000002214c9cdf20_0;
    %load/vec4 v000002214c9ce420_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002214c9cde80_0, 0, 2;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v000002214c9ce2e0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.15, 10;
    %load/vec4 v000002214c9cdfc0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.14, 9;
    %load/vec4 v000002214c9cdfc0_0;
    %load/vec4 v000002214c9ce420_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.12, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002214c9cde80_0, 0, 2;
T_4.12 ;
T_4.9 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000002214c996240;
T_5 ;
Ewait_2 .event/or E_000002214c9b0a30, E_0x0;
    %wait Ewait_2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002214ca50fc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002214ca519c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002214ca51920_0, 0, 1;
    %load/vec4 v000002214c9ce600_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000002214c9ccb20_0;
    %load/vec4 v000002214ca512e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_5.3, 4;
    %load/vec4 v000002214c9ccb20_0;
    %load/vec4 v000002214ca51600_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_5.3;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002214ca50fc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002214ca519c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002214ca51920_0, 0, 1;
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000002214c9e7e90;
T_6 ;
    %wait E_000002214c9b8130;
    %load/vec4 v000002214ca556c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002214ca54400_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002214ca553a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002214ca558a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002214ca55300_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002214ca55e40_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000002214ca54400_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002214ca54400_0, 0;
    %load/vec4 v000002214ca55440_0;
    %flag_set/vec4 8;
    %jmp/1 T_6.4, 8;
    %load/vec4 v000002214ca54c20_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.4;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000002214ca558a0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002214ca558a0_0, 0;
T_6.2 ;
    %load/vec4 v000002214ca54ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %load/vec4 v000002214ca55300_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002214ca55300_0, 0;
T_6.5 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000002214c9e7e90;
T_7 ;
    %wait E_000002214c9b8130;
    %load/vec4 v000002214ca556c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002214ca53e30_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000002214ca55440_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002214ca52cb0_0;
    %assign/vec4 v000002214ca53e30_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002214c9e7e90;
T_8 ;
    %wait E_000002214c9b8130;
    %load/vec4 v000002214ca556c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002214ca50200_0, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v000002214ca51b00_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000002214ca55f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002214ca50200_0, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v000002214ca51b00_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v000002214ca54c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v000002214ca53e30_0;
    %assign/vec4 v000002214ca50200_0, 0;
    %load/vec4 v000002214ca53430_0;
    %assign/vec4 v000002214ca51b00_0, 0;
T_8.4 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002214c9e7e90;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002214ca55080_0, 0, 32;
T_9.0 ;
    %load/vec4 v000002214ca55080_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000002214ca55080_0;
    %store/vec4a v000002214ca522b0, 4, 0;
    %load/vec4 v000002214ca55080_0;
    %addi 1, 0, 32;
    %store/vec4 v000002214ca55080_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000002214c9e7e90;
T_10 ;
Ewait_3 .event/or E_000002214c9b0db0, E_0x0;
    %wait Ewait_3;
    %load/vec4 v000002214ca528f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002214ca53a70_0, 0, 32;
    %jmp T_10.5;
T_10.0 ;
    %load/vec4 v000002214ca542c0_0;
    %parti/s 1, 11, 5;
    %replicate 20;
    %load/vec4 v000002214ca542c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002214ca53a70_0, 0, 32;
    %jmp T_10.5;
T_10.1 ;
    %load/vec4 v000002214ca54b80_0;
    %parti/s 1, 11, 5;
    %replicate 20;
    %load/vec4 v000002214ca54b80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002214ca53a70_0, 0, 32;
    %jmp T_10.5;
T_10.2 ;
    %load/vec4 v000002214ca55760_0;
    %parti/s 1, 12, 5;
    %replicate 19;
    %load/vec4 v000002214ca55760_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002214ca53a70_0, 0, 32;
    %jmp T_10.5;
T_10.3 ;
    %load/vec4 v000002214ca55bc0_0;
    %parti/s 1, 20, 6;
    %replicate 11;
    %load/vec4 v000002214ca55bc0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002214ca53a70_0, 0, 32;
    %jmp T_10.5;
T_10.5 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000002214c9e7e90;
T_11 ;
    %wait E_000002214c9b8130;
    %load/vec4 v000002214ca556c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002214ca50700_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002214ca50ca0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002214ca51d80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002214ca51c40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002214ca51e20_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002214ca50f20_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002214ca50a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002214ca52000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002214ca517e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002214ca51060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002214ca50b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002214ca507a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002214ca50660_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002214ca50d40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002214ca50de0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002214ca51380_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000002214ca51880_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000002214ca51240_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000002214ca54ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002214ca50700_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002214ca50ca0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002214ca51d80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002214ca51c40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002214ca51e20_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002214ca50f20_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002214ca50a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002214ca52000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002214ca517e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002214ca51060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002214ca50b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002214ca507a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002214ca50660_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002214ca50d40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002214ca50de0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002214ca51380_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000002214ca51880_0, 0;
    %pushi/vec4 19, 0, 7;
    %assign/vec4 v000002214ca51240_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v000002214ca54c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v000002214ca53390_0;
    %assign/vec4 v000002214ca50700_0, 0;
    %load/vec4 v000002214ca53610_0;
    %assign/vec4 v000002214ca50ca0_0, 0;
    %load/vec4 v000002214ca53a70_0;
    %assign/vec4 v000002214ca51d80_0, 0;
    %load/vec4 v000002214ca50200_0;
    %assign/vec4 v000002214ca51c40_0, 0;
    %load/vec4 v000002214ca52850_0;
    %assign/vec4 v000002214ca51e20_0, 0;
    %load/vec4 v000002214ca52990_0;
    %assign/vec4 v000002214ca50f20_0, 0;
    %load/vec4 v000002214ca531b0_0;
    %assign/vec4 v000002214ca50a20_0, 0;
    %load/vec4 v000002214ca52530_0;
    %assign/vec4 v000002214ca52000_0, 0;
    %load/vec4 v000002214ca53f70_0;
    %assign/vec4 v000002214ca517e0_0, 0;
    %load/vec4 v000002214ca53ed0_0;
    %assign/vec4 v000002214ca51060_0, 0;
    %load/vec4 v000002214ca50c00_0;
    %assign/vec4 v000002214ca50b60_0, 0;
    %load/vec4 v000002214ca503e0_0;
    %assign/vec4 v000002214ca507a0_0, 0;
    %load/vec4 v000002214ca52670_0;
    %assign/vec4 v000002214ca50660_0, 0;
    %load/vec4 v000002214ca51ce0_0;
    %assign/vec4 v000002214ca50d40_0, 0;
    %load/vec4 v000002214ca52710_0;
    %assign/vec4 v000002214ca50de0_0, 0;
    %load/vec4 v000002214ca527b0_0;
    %parti/s 3, 12, 5;
    %assign/vec4 v000002214ca51380_0, 0;
    %load/vec4 v000002214ca527b0_0;
    %parti/s 7, 25, 6;
    %assign/vec4 v000002214ca51880_0, 0;
    %load/vec4 v000002214ca527b0_0;
    %parti/s 7, 0, 2;
    %assign/vec4 v000002214ca51240_0, 0;
T_11.4 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000002214c9e7e90;
T_12 ;
Ewait_4 .event/or E_000002214c9b13f0, E_0x0;
    %wait Ewait_4;
    %load/vec4 v000002214ca502a0_0;
    %store/vec4 v000002214ca508e0_0, 0, 32;
    %load/vec4 v000002214ca51100_0;
    %store/vec4 v000002214ca50840_0, 0, 32;
    %load/vec4 v000002214ca51e20_0;
    %cmpi/ne 0, 0, 5;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v000002214ca516a0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v000002214ca514c0_0;
    %store/vec4 v000002214ca508e0_0, 0, 32;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v000002214ca516a0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_12.4, 4;
    %load/vec4 v000002214ca53c50_0;
    %store/vec4 v000002214ca508e0_0, 0, 32;
T_12.4 ;
T_12.3 ;
T_12.0 ;
    %load/vec4 v000002214ca50f20_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_12.8, 4;
    %load/vec4 v000002214ca50b60_0;
    %nor/r;
    %and;
T_12.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v000002214ca505c0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_12.9, 4;
    %load/vec4 v000002214ca514c0_0;
    %store/vec4 v000002214ca50840_0, 0, 32;
    %jmp T_12.10;
T_12.9 ;
    %load/vec4 v000002214ca505c0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_12.11, 4;
    %load/vec4 v000002214ca53c50_0;
    %store/vec4 v000002214ca50840_0, 0, 32;
T_12.11 ;
T_12.10 ;
T_12.6 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000002214c9e7e90;
T_13 ;
Ewait_5 .event/or E_000002214c9b09b0, E_0x0;
    %wait Ewait_5;
    %alloc S_000002214c9a7310;
    %load/vec4 v000002214ca50d40_0;
    %load/vec4 v000002214ca51380_0;
    %load/vec4 v000002214ca51880_0;
    %load/vec4 v000002214ca51240_0;
    %store/vec4 v000002214c9cd8e0_0, 0, 7;
    %store/vec4 v000002214c9ce4c0_0, 0, 7;
    %store/vec4 v000002214c9cd840_0, 0, 3;
    %store/vec4 v000002214c9ccbc0_0, 0, 2;
    %callf/vec4 TD_tb_pipeline.dut.cpu.dp.aluctrl, S_000002214c9a7310;
    %free S_000002214c9a7310;
    %store/vec4 v000002214ca51420_0, 0, 5;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000002214c9e7e90;
T_14 ;
Ewait_6 .event/or E_000002214c9b0e30, E_0x0;
    %wait Ewait_6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002214ca51f60_0, 0, 1;
    %load/vec4 v000002214ca507a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v000002214ca51380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002214ca51f60_0, 0, 1;
    %jmp T_14.9;
T_14.2 ;
    %load/vec4 v000002214ca532f0_0;
    %store/vec4 v000002214ca51f60_0, 0, 1;
    %jmp T_14.9;
T_14.3 ;
    %load/vec4 v000002214ca532f0_0;
    %inv;
    %store/vec4 v000002214ca51f60_0, 0, 1;
    %jmp T_14.9;
T_14.4 ;
    %load/vec4 v000002214ca50340_0;
    %parti/s 1, 0, 2;
    %store/vec4 v000002214ca51f60_0, 0, 1;
    %jmp T_14.9;
T_14.5 ;
    %load/vec4 v000002214ca50340_0;
    %parti/s 1, 0, 2;
    %inv;
    %store/vec4 v000002214ca51f60_0, 0, 1;
    %jmp T_14.9;
T_14.6 ;
    %load/vec4 v000002214ca50340_0;
    %parti/s 1, 0, 2;
    %store/vec4 v000002214ca51f60_0, 0, 1;
    %jmp T_14.9;
T_14.7 ;
    %load/vec4 v000002214ca50340_0;
    %parti/s 1, 0, 2;
    %inv;
    %store/vec4 v000002214ca51f60_0, 0, 1;
    %jmp T_14.9;
T_14.9 ;
    %pop/vec4 1;
T_14.0 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000002214c9e7e90;
T_15 ;
Ewait_7 .event/or E_000002214c9b0870, E_0x0;
    %wait Ewait_7;
    %load/vec4 v000002214ca50ca0_0;
    %store/vec4 v000002214ca51ec0_0, 0, 32;
    %load/vec4 v000002214ca50f20_0;
    %cmpi/ne 0, 0, 5;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v000002214ca50480_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_15.5, 10;
    %load/vec4 v000002214ca50160_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_15.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.4, 9;
    %load/vec4 v000002214ca50160_0;
    %load/vec4 v000002214ca50f20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v000002214ca50520_0;
    %store/vec4 v000002214ca51ec0_0, 0, 32;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v000002214ca523f0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_15.9, 10;
    %load/vec4 v000002214ca53b10_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_15.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.8, 9;
    %load/vec4 v000002214ca53b10_0;
    %load/vec4 v000002214ca50f20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v000002214ca53c50_0;
    %store/vec4 v000002214ca51ec0_0, 0, 32;
T_15.6 ;
T_15.3 ;
T_15.0 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000002214c9e7e90;
T_16 ;
    %wait E_000002214c9b8130;
    %load/vec4 v000002214ca556c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002214ca50520_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002214ca51ba0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002214ca50160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002214ca50480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002214ca51740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002214ca50ac0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v000002214ca50340_0;
    %assign/vec4 v000002214ca50520_0, 0;
    %load/vec4 v000002214ca51ec0_0;
    %assign/vec4 v000002214ca51ba0_0, 0;
    %load/vec4 v000002214ca50a20_0;
    %assign/vec4 v000002214ca50160_0, 0;
    %load/vec4 v000002214ca52000_0;
    %assign/vec4 v000002214ca50480_0, 0;
    %load/vec4 v000002214ca517e0_0;
    %assign/vec4 v000002214ca51740_0, 0;
    %load/vec4 v000002214ca51060_0;
    %assign/vec4 v000002214ca50ac0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000002214c9e7e90;
T_17 ;
    %wait E_000002214c9b8130;
    %load/vec4 v000002214ca556c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002214ca525d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002214ca52b70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002214ca53b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002214ca523f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002214ca53110_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v000002214ca50520_0;
    %assign/vec4 v000002214ca525d0_0, 0;
    %load/vec4 v000002214ca53250_0;
    %assign/vec4 v000002214ca52b70_0, 0;
    %load/vec4 v000002214ca50160_0;
    %assign/vec4 v000002214ca53b10_0, 0;
    %load/vec4 v000002214ca50480_0;
    %assign/vec4 v000002214ca523f0_0, 0;
    %load/vec4 v000002214ca50ac0_0;
    %assign/vec4 v000002214ca53110_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_000002214c9e7e90;
T_18 ;
    %wait E_000002214c9b7fb0;
    %load/vec4 v000002214ca523f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.2, 9;
    %load/vec4 v000002214ca53b10_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_18.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v000002214ca53cf0_0;
    %load/vec4 v000002214ca53b10_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002214ca522b0, 0, 4;
    %load/vec4 v000002214ca553a0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002214ca553a0_0, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_000002214c9e7e90;
T_19 ;
    %wait E_000002214c9b7fb0;
    %load/vec4 v000002214ca556c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002214ca522b0, 4;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_19.2, 6;
    %vpi_call/w 5 419 "$display", "ERROR: x0 = 0x%08h (should be 0) at t=%0t", &A<v000002214ca522b0, 0>, $time {0 0 0};
T_19.2 ;
    %load/vec4 v000002214ca50480_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_19.8, 11;
    %load/vec4 v000002214ca50160_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_19.8;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_19.7, 10;
    %load/vec4 v000002214ca50160_0;
    %load/vec4 v000002214ca51e20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_19.9, 4;
    %load/vec4 v000002214ca50160_0;
    %load/vec4 v000002214ca50f20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_19.9;
    %and;
T_19.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.6, 9;
    %load/vec4 v000002214ca51240_0;
    %cmpi/e 51, 0, 7;
    %flag_get/vec4 4;
    %jmp/1 T_19.10, 4;
    %load/vec4 v000002214ca51240_0;
    %pushi/vec4 11, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_19.10;
    %and;
T_19.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %vpi_call/w 5 426 "$display", "FORWARDING: EX-to-EX detected for x%0d at t=%0t", v000002214ca50160_0, $time {0 0 0};
T_19.4 ;
    %load/vec4 v000002214ca55440_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_19.14, 10;
    %load/vec4 v000002214ca54c20_0;
    %and;
T_19.14;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.13, 9;
    %load/vec4 v000002214ca54ae0_0;
    %and;
T_19.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.11, 8;
    %vpi_call/w 5 431 "$display", "LOAD-USE STALL: Inserted bubble at t=%0t (RdE=x%0d, Rs1D=x%0d, Rs2D=x%0d)", $time, v000002214ca50a20_0, v000002214ca52850_0, v000002214ca52990_0 {0 0 0};
T_19.11 ;
    %load/vec4 v000002214ca52170_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.17, 9;
    %load/vec4 v000002214ca507a0_0;
    %and;
T_19.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.15, 8;
    %load/vec4 v000002214ca55e40_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002214ca55e40_0, 0;
    %vpi_call/w 5 438 "$display", "BRANCH TAKEN: PC=%0d \342\206\222 PC=%0d (target=%0d) at t=%0t", v000002214ca51c40_0, v000002214ca52210_0, v000002214ca52210_0, $time {0 0 0};
    %vpi_call/w 5 440 "$display", "  Flushing IF/ID stage" {0 0 0};
T_19.15 ;
    %load/vec4 v000002214ca52170_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.20, 9;
    %load/vec4 v000002214ca50660_0;
    %and;
T_19.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.18, 8;
    %vpi_call/w 5 445 "$display", "JUMP: PC=%0d \342\206\222 PC=%0d (target=%0d) at t=%0t", v000002214ca51c40_0, v000002214ca52210_0, v000002214ca52210_0, $time {0 0 0};
    %vpi_call/w 5 447 "$display", "  Flushing IF/ID stage" {0 0 0};
T_19.18 ;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_000002214c9e7e90;
T_20 ;
    %vpi_call/w 5 464 "$display", "\012========== PIPELINE PERFORMANCE SUMMARY ==========" {0 0 0};
    %vpi_call/w 5 465 "$display", "Total cycles:        %0d", v000002214ca54400_0 {0 0 0};
    %vpi_call/w 5 466 "$display", "Instructions retired: %0d", v000002214ca553a0_0 {0 0 0};
    %vpi_call/w 5 467 "$display", "Stall cycles:        %0d", v000002214ca558a0_0 {0 0 0};
    %vpi_call/w 5 468 "$display", "Flush cycles:        %0d", v000002214ca55300_0 {0 0 0};
    %vpi_call/w 5 469 "$display", "Branches taken:      %0d", v000002214ca55e40_0 {0 0 0};
    %load/vec4 v000002214ca553a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_20.0, 5;
    %load/vec4 v000002214ca54400_0;
    %cvt/rv;
    %load/vec4 v000002214ca553a0_0;
    %cvt/rv;
    %div/wr;
    %vpi_call/w 5 471 "$display", "Average CPI:         %.2f", W<0,r> {0 1 0};
    %pushi/real 1677721600, 4072; load=100.000
    %load/vec4 v000002214ca553a0_0;
    %cvt/rv;
    %mul/wr;
    %load/vec4 v000002214ca54400_0;
    %cvt/rv;
    %div/wr;
    %vpi_call/w 5 472 "$display", "Pipeline efficiency: %.1f%%", W<0,r> {0 1 0};
T_20.0 ;
    %vpi_call/w 5 474 "$display", "==================================================\012" {0 0 0};
    %end;
    .thread T_20, $final;
    .scope S_000002214c9963d0;
T_21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002214ca54180_0, 0, 32;
T_21.0 ;
    %load/vec4 v000002214ca54180_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_21.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000002214ca54180_0;
    %store/vec4a v000002214ca54f40, 4, 0;
    %load/vec4 v000002214ca54180_0;
    %addi 1, 0, 32;
    %store/vec4 v000002214ca54180_0, 0, 32;
    %jmp T_21.0;
T_21.1 ;
    %end;
    .thread T_21;
    .scope S_000002214c9963d0;
T_22 ;
    %wait E_000002214c9b7fb0;
    %load/vec4 v000002214ca57d10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.2, 9;
    %load/vec4 v000002214ca55800_0;
    %nor/r;
    %and;
T_22.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v000002214ca57f90_0;
    %load/vec4 v000002214ca55a80_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002214ca54f40, 0, 4;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_000002214c9e63e0;
T_23 ;
    %vpi_call/w 3 12 "$dumpfile", "pipeline_tb.vcd" {0 0 0};
    %vpi_call/w 3 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002214c9e63e0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002214ca569b0_0, 0, 1;
    %delay 22000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002214ca569b0_0, 0, 1;
    %end;
    .thread T_23;
    .scope S_000002214c9e63e0;
T_24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002214ca565f0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002214ca565f0_0, 0, 1;
    %delay 5000, 0;
    %jmp T_24;
    .thread T_24;
    .scope S_000002214c9e63e0;
T_25 ;
    %wait E_000002214c9b7ef0;
    %load/vec4 v000002214ca57770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %vpi_call/w 3 21 "$display", "STORE @ %0d = 0x%08h (t=%0t)", v000002214ca57ef0_0, v000002214ca56230_0, $time {0 0 0};
T_25.0 ;
    %load/vec4 v000002214ca57770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v000002214ca57ef0_0;
    %cmpi/e 100, 0, 32;
    %flag_get/vec4 6;
    %jmp/0 T_25.6, 6;
    %load/vec4 v000002214ca56230_0;
    %pushi/vec4 25, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_25.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %vpi_call/w 3 24 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call/w 3 26 "$display", "CHECKSUM (x28) = %0d (0x%08h)", &A<v000002214ca522b0, 28>, &A<v000002214ca522b0, 28> {0 0 0};
    %vpi_call/w 3 27 "$finish" {0 0 0};
    %jmp T_25.5;
T_25.4 ;
    %load/vec4 v000002214ca57ef0_0;
    %cmpi/ne 96, 0, 32;
    %jmp/0xz  T_25.7, 6;
    %vpi_call/w 3 29 "$display", "Simulation failed" {0 0 0};
    %vpi_call/w 3 30 "$finish" {0 0 0};
T_25.7 ;
T_25.5 ;
T_25.2 ;
    %jmp T_25;
    .thread T_25;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_pipeline.sv";
    "src/riscvpipeline.sv";
    "src/datapath.sv";
    "src/controller.sv";
    "src/forwarding_unit.sv";
    "src/hazard_unit.sv";
