# ğŸ–¥ï¸ RISC-V Reference SoC Tapeout Program VSD

<div align="center">

![RISC-V](https://img.shields.io/badge/RISC--V-SoC%20Tapeout-blue?style=for-the-badge&logo=riscv)
![VSD](https://img.shields.io/badge/VSD-Program-orange?style=for-the-badge)
![Participants](https://img.shields.io/badge/Participants-3500+-success?style=for-the-badge)
![India](https://img.shields.io/badge/Made%20in-India-saffron?style=for-the-badge&logo=data:image/svg+xml;base64,PHN2ZyB3aWR0aD0iMjQiIGhlaWdodD0iMjQiIHZpZXdCb3g9IjAgMCAyNCAyNCIgZmlsbD0ibm9uZSIgeG1sbnM9Imh0dHA6Ly93d3cudzMub3JnLzIwMDAvc3ZnIj4KPHJlY3Qgd2lkdGg9IjI0IiBoZWlnaHQ9IjgiIGZpbGw9IiNGRjk5MzMiLz4KPHJlY3QgeT0iOCIgd2lkdGg9IjI0IiBoZWlnaHQ9IjgiIGZpbGw9IiNGRkZGRkYiLz4KPHJlY3QgeT0iMTYiIHdpZHRoPSIyNCIgaGVpZ2h0PSI4IiBmaWxsPSIjMTM4ODA4Ii8+Cjwvc3ZnPgo=)

</div>

Welcome to my journey through the SoC Tapeout Program VSD! This repository documents my week-by-week progress, highlighting tasks and key learnings.

<div align="center">

*"This program teaches us to design a System-on-Chip (SoC) from RTL to GDSII using open-source tools. As part of India's largest collaborative RISC-V tapeout initiative, it empowers over 3,500 participants to build silicon and advance the nation's semiconductor ecosystem."*

</div>

<div align="center">

```
ğŸ“ RTL Design â†’ ğŸ”„ Synthesis â†’ ğŸ—ï¸ Physical Design â†’ ğŸ¯ Tapeout Ready
```

</div>

---
## ğŸ“… **Week 0 â€” Setup & Tools**

<b>Environment Setup and Tool Installation</b></summary>

This week, I focused on preparing my development environment with essential open-source EDA tools for a complete RTL-to-GDSII workflow.

### ğŸ› ï¸ **Tasks Overview**

| Task | Description | Tools Installed |
|------|-------------|----------------|
| **Task 0** | ğŸ› ï¸ [Tools Installation](https://github.com/TheVoltageVikingRam/RTL2GDS_Alchemy/tree/main/Week0) | **Complete EDA Toolchain Setup** |

### ğŸ“¦ **Tools Installed in Week 0 - Task 0**

#### **Core RTL Design & Synthesis Tools**

| Tool | Purpose |
|------|---------|
| ğŸ§  **Yosys** | RTL Synthesis & Logic Optimization |
| ğŸ“Ÿ **Iverilog** | Verilog Simulation & Compilation |
| ğŸ“Š **GTKWave** | Waveform Viewer & Analysis |

#### **Advanced Flow Tools**

| Tool | Purpose |
|------|---------|
| ğŸ³ **Docker** | Containerization Platform |
| ğŸŒŠ **OpenLane** | Complete RTL-to-GDSII Flow |

### ğŸŒŸ **Key Learnings from Week 0**

- **Successfully installed** and verified **open-source EDA tools** ecosystem
- **Mastered environment setup** for professional RTL design and synthesis workflows
- **Prepared comprehensive system** for upcoming **RTL â†’ GDSII flow experiments**
- **Established Docker-based** OpenLane environment for automated design flows
- **Configured virtual machine** with optimal specifications for EDA workloads

</details>

## ğŸ¯ **Program Objectives & Scope**

| Aspect | Details |
|--------|---------|
| ğŸ“ **Learning Path** | Complete SoC Design: RTL â†’ Synthesis â†’ Physical Design â†’ Tapeout |
| ğŸ› ï¸ **Tools Focus** | Open-Source EDA Ecosystem (Yosys, OpenLane, Magic, etc.) |
| ğŸ­ **Industry Relevance** | Real-world semiconductor design methodologies |

</div>

---

## ğŸ™ **Acknowledgment**

<div align="center">

### ğŸ† **Program Leadership & Support**

I am thankful to [**Kunal Ghosh**](https://github.com/kunalg123) and Team **[VLSI System Design (VSD)](https://vsdiat.vlsisystemdesign.com/)** for the opportunity to participate in the ongoing **RISC-V SoC Tapeout Program**.



## ğŸ“ˆ **Weekly Progress Tracker**

![Week 0](https://img.shields.io/badge/Week%200-Tools%20Setup-success?style=flat-square)
![Week 1](https://img.shields.io/badge/Week%201-Coming%20Soon-lightgrey?style=flat-square)
![Week 2](https://img.shields.io/badge/Week%202-Upcoming-lightgrey?style=flat-square)

### ğŸš€ **Journey Continues...**

Stay tuned for upcoming weeks covering RTL design, synthesis, physical design, and final tapeout preparation!

---

**ğŸ”— Program Links:**
[![VSD Website](https://img.shields.io/badge/VSD-Official%20Website-blue?style=flat-square)](https://vsdiat.vlsisystemdesign.com/)
[![RISC-V](https://img.shields.io/badge/RISC--V-International-green?style=flat-square)](https://riscv.org/)
[![Efabless](https://img.shields.io/badge/Efabless-Platform-orange?style=flat-square)](https://efabless.com/)
