Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\Projects\class\Omdazz_Cyclon_IV_DevBoard\IP\Flash_loader.qsys --block-symbol-file --output-directory=D:\Projects\class\Omdazz_Cyclon_IV_DevBoard\IP\Flash_loader --family="Cyclone IV E" --part=EP4CE10E22C8
Progress: Loading IP/Flash_loader.qsys
Progress: Reading input file
Progress: Adding serial_flash_loader_0 [altera_serial_flash_loader 22.1]
Progress: Parameterizing module serial_flash_loader_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\Projects\class\Omdazz_Cyclon_IV_DevBoard\IP\Flash_loader.qsys --synthesis=VERILOG --output-directory=D:\Projects\class\Omdazz_Cyclon_IV_DevBoard\IP\Flash_loader\synthesis --family="Cyclone IV E" --part=EP4CE10E22C8
Progress: Loading IP/Flash_loader.qsys
Progress: Reading input file
Progress: Adding serial_flash_loader_0 [altera_serial_flash_loader 22.1]
Progress: Parameterizing module serial_flash_loader_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Flash_loader: Generating Flash_loader "Flash_loader" for QUARTUS_SYNTH
Info: serial_flash_loader_0: generating top-level entity altera_serial_flash_loader
Info: altclkctrl_inst: "Generating: altclkctrl_inst"
Info: serial_flash_loader_0: "Flash_loader" instantiated altera_serial_flash_loader "serial_flash_loader_0"
Info: altclkctrl_inst: "serial_flash_loader_0" instantiated altera_serial_flash_loader "altclkctrl_inst"
Info: altclkctrl_inst: Generating top-level entity Flash_loader_serial_flash_loader_0_altclkctrl_inst_altclkctrl_inst.
Info: altclkctrl_inst: "altclkctrl_inst" instantiated altclkctrl "altclkctrl_inst"
Info: Flash_loader: Done "Flash_loader" with 4 modules, 4 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
