<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\ahb_def_slave.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\BusMatrix.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\can.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\can_define.vh<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\can_static_macro_define.vh<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\can_top.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_adder.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_ahb.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_alu_dec.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_core.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_ctl.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_ctl_add3.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_dbg_ahb_dec.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_dbg_ahb_mux.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_dbg_bp.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_dbg_ctl.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_dbg_define.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_dbg_dw.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_dbg_mtx.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_dbg_mtx_dbg.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_dbg_mtx_sys.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_dbg_rom_tb.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_dbg_sys.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_dbg_tcm.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_dbg_undefs.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_decoder.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_defs.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_dp.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_excpt.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_fetch.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_fns.vh<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_matrix_check_fns.vh<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_mem_ctl.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_multiplier.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_multiply_shift.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_mux4.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_nvic.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_nvic_ahb.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_nvic_ahb_os.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_nvic_defs.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_nvic_main.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_nvic_pri_lvl.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_nvic_pri_num.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_nvic_tree.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_nvic_undefs.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_reg_bank.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_shifter.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_undefs.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_ahb_ethmac.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_ahb_ethmac_miim_wrapper.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_ahb_ethmac_rx_buffer_to_ahb.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_ahb_ethmac_rx_to_buffer.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_ahb_ethmac_rx_wrapper.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_ahb_ethmac_sdp_wrapper_32bit.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_ahb_ethmac_top.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_ahb_ethmac_tx_wrapper.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_ahb_ethmac_wrapper.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_ahb_gpio.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_ahb_spi_flash.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_ahb_spi_flash_ahbif_ctrl.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_ahb_spi_flash_arbiter.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_ahb_spi_flash_async_fifo_clr.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_ahb_spi_flash_config.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_ahb_spi_flash_const.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_ahb_spi_flash_ctrl.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_ahb_spi_flash_eilmif_ctrl.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_ahb_spi_flash_fifo.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_ahb_spi_flash_gck.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_ahb_spi_flash_pad_lib.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_ahb_spi_flash_reg.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_ahb_spi_flash_regif.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_ahb_spi_flash_regif_ctrl.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_ahb_spi_flash_spiif.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_ahb_spi_flash_sync.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_ahb_spi_flash_sync_l2l.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_ahb_spi_flash_sync_p2p.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_ahb_to_iop.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_dualtimers.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_dualtimers_defs.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_dualtimers_frc.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_spi.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_timer.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_trng_autocorrelation.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_trng_balancefilter.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_trng_collector.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_trng_crngt_to_trng.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_trng_dx_inv_chain.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_trng_dx_trng_top.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_trng_dxm_ff.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_trng_dxm_interrupt_low.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_trng_dxm_mux.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_trng_dxm_mux_clk.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_trng_dxm_sync.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_trng_ehr.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_trng_entropy_gen.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_trng_gtech_models.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_trng_lfsr_new.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_trng_line.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_trng_noise_gen.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_trng_pmf_table.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_trng_prng_top_wrap.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_trng_reg_file.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_trng_rng_engine.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_trng_rng_misc.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_trng_rng_top.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_trng_rng_top_wrap_unconnected.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_trng_rosc.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_trng_rst_logic.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_trng_sample_cntr.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_trng_slave_bus_ifc.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_trng_sync.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_trng_tests_misc.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_trng_top.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_uart.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_watchdog.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_watchdog_defs.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_watchdog_frc.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_iop_gpio.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\CortexM1Dbg.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\CortexM1DbgIntegration.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\CortexM1DbgIntegrationWrapper.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\dapahbap.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\DAPAhbApAhbSync.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\DAPAhbApDapSync.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\DAPAhbApDefs.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\DAPAhbApMst.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\DAPAhbApSlv.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\DAPAhbApSyn.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\DAPDecMux.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\DAPDpApbDefs.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\DAPDpApbSync.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\DAPDpEnSync.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\DAPDpIMux.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\DAPDpSync.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\DAPJtagDpDefs.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\DAPJtagDpProtocol.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\DAPSwDpApbIf.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\DAPSwDpDefs.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\DAPSwDpProtocol.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\DAPSwDpSync.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\dapswjdp.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\DAPSwjDpDefs.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\DAPSwjWatcher.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\ddr3_1_4code.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\DDR3_define.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\ddr3_name.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\ddr3_to_ahb_top.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\DDR3_TOP.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\dtcmdbg.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\Gowin_EMPU_M1_top.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\GowinAhbExt.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\GowinCM1AhbExt.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\GowinCM1AhbExtWrapper.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\gw_ahb_psram.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\gw_apb_i2c.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\gw_apb_int_wrapper.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\gw_apb_sd.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\gw_gpio.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\InputStage.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\itcmdbg_2ac.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\MatrixDecodeS0.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\MatrixDecodeS1.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\MatrixDecodeS2.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\OutputArb1.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\OutputArb2.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\OutputArb3.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\OutputStage1.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\OutputStage2.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\OutputStage3.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\p_sse050_interconnect_f0_ahb_to_apb.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\p_sse050_interconnect_f0_apb_slave_mux.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\psram_code.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\psram_top.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\rng_addr_params.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\rng_cc_params.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\rng_params.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\Rtc.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\RtcApbif.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\RtcControl.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\RtcCounter.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\RtcInterrupt.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\RtcParams.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\RtcRevAnd.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\RtcSynctoPCLK.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\RtcUpdate.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\sse050_int_apb_decoder.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\sse050_integration_peripherals.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\sync_p2p.v<br>
D:\Gowin\Gowin_V1.9.8Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\triple_speed_mac_name.v<br>
F:\EMB_pub\embedded\cortex_m1\ref_design\1.6.3\fpga_ref_design\debug_ref_design\DK_START_GW2A18_V2.0\gowin_empu_m1\src\gowin_empu_m1\temp\gw_empu_m1\cm1_option_defs.v<br>
F:\EMB_pub\embedded\cortex_m1\ref_design\1.6.3\fpga_ref_design\debug_ref_design\DK_START_GW2A18_V2.0\gowin_empu_m1\src\gowin_empu_m1\temp\gw_empu_m1\ahb_option_defs.v<br>
F:\EMB_pub\embedded\cortex_m1\ref_design\1.6.3\fpga_ref_design\debug_ref_design\DK_START_GW2A18_V2.0\gowin_empu_m1\src\gowin_empu_m1\temp\gw_empu_m1\can_parameter.vh<br>
F:\EMB_pub\embedded\cortex_m1\ref_design\1.6.3\fpga_ref_design\debug_ref_design\DK_START_GW2A18_V2.0\gowin_empu_m1\src\gowin_empu_m1\temp\gw_empu_m1\triple_speed_mac_param.v<br>
F:\EMB_pub\embedded\cortex_m1\ref_design\1.6.3\fpga_ref_design\debug_ref_design\DK_START_GW2A18_V2.0\gowin_empu_m1\src\gowin_empu_m1\temp\gw_empu_m1\triple_speed_mac_define.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">GowinSynthesis Version</td>
<td>GowinSynthesis V1.9.8Beta</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Jul 15 16:53:21 2021
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2021 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>Gowin_EMPU_M1_Top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 5s, Elapsed time = 0h 0m 5s, Peak memory usage = 163.668MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.312s, Elapsed time = 0h 0m 0.312s, Peak memory usage = 163.668MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 3s, Elapsed time = 0h 0m 3s, Peak memory usage = 163.668MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 3s, Elapsed time = 0h 0m 3s, Peak memory usage = 163.668MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 4s, Elapsed time = 0h 0m 4s, Peak memory usage = 163.668MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 163.668MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.187s, Elapsed time = 0h 0m 0.184s, Peak memory usage = 163.668MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.187s, Elapsed time = 0h 0m 0.194s, Peak memory usage = 163.668MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.064s, Peak memory usage = 163.668MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 3s, Elapsed time = 0h 0m 3s, Peak memory usage = 163.668MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.703s, Elapsed time = 0h 0m 0.702s, Peak memory usage = 163.668MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 163.668MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 1m 2s, Elapsed time = 0h 1m 2s, Peak memory usage = 169.480MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 3s, Elapsed time = 0h 0m 3s, Peak memory usage = 169.480MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 182.383MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 1m 27s, Elapsed time = 0h 1m 27s, Peak memory usage = 182.383MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>309</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>308</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>89</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>193</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>26</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>7150</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>351</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>74</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>23</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>22</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>74</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>516</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>48</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>359</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>1430</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>4235</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFNPE</td>
<td>7</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFNC</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFNCE</td>
<td>7</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDL</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDLN</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>12799</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>1338</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>3421</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>8040</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>736</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>736</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>38</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16S4</td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP4</td>
<td>32</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>69</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>69</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIDDR</td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspODDR</td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIODELAY</td>
<td>5</td>
</tr>
<tr>
<td class="label"><b>DSP </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULT36X36</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>39</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPX9B</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDPB</td>
<td>32</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>13832(12868 LUTs, 736 ALUs, 38 SSRAMs) / 20736</td>
<td>67%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>7150 / 16173</td>
<td>44%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>2 / 16173</td>
<td>1%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>7148 / 16173</td>
<td>44%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>39 / 46</td>
<td>85%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>RGMII_RXC</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>RGMII_RXC_ibuf/I </td>
</tr>
<tr>
<td>GTX_CLK</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>GTX_CLK_ibuf/I </td>
</tr>
<tr>
<td>HCLK</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>HCLK_ibuf/I </td>
</tr>
<tr>
<td>JTAG_9</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>JTAG_9_ibuf/I </td>
</tr>
<tr>
<td>RTCSRCCLK</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>RTCSRCCLK_ibuf/I </td>
</tr>
<tr>
<td>SD_SPICLK</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>SD_SPICLK_ibuf/I </td>
</tr>
<tr>
<td>rtc_1hz_clk_4</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_s1/Q </td>
</tr>
<tr>
<td>rnd_src_div_2</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_2_s0/Q </td>
</tr>
<tr>
<td>rnd_src_div_4</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_4_s0/Q </td>
</tr>
<tr>
<td>rnd_src_div_8</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_8_s0/Q </td>
</tr>
<tr>
<td>rnd_src</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rosc_i/u_entropy/out_s0/Q </td>
</tr>
<tr>
<td>n344_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n344_s2/F </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>RGMII_RXC</td>
<td>100.0(MHz)</td>
<td>135.3(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>GTX_CLK</td>
<td>100.0(MHz)</td>
<td>128.0(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>HCLK</td>
<td>100.0(MHz)</td>
<td>82.5(MHz)</td>
<td>19</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>JTAG_9</td>
<td>100.0(MHz)</td>
<td>146.9(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>RTCSRCCLK</td>
<td>100.0(MHz)</td>
<td>191.9(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>SD_SPICLK</td>
<td>100.0(MHz)</td>
<td>135.5(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>rtc_1hz_clk_4</td>
<td>100.0(MHz)</td>
<td>126.1(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
<tr>
<td>8</td>
<td>rnd_src_div_8</td>
<td>100.0(MHz)</td>
<td>408.2(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.168</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.336</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.167</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_cs_r_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_out_slv_r_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n344_6[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5488</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_cs_r_2_s0/CLK</td>
</tr>
<tr>
<td>1.095</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_cs_r_2_s0/Q</td>
</tr>
<tr>
<td>1.332</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/spi_oe_Z_2_s0/I1</td>
</tr>
<tr>
<td>1.887</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/spi_oe_Z_2_s0/F</td>
</tr>
<tr>
<td>2.124</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_word_len_3_s6/I1</td>
</tr>
<tr>
<td>2.679</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_word_len_3_s6/F</td>
</tr>
<tr>
<td>2.916</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_word_len_0_s5/I3</td>
</tr>
<tr>
<td>3.287</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_word_len_0_s5/F</td>
</tr>
<tr>
<td>3.524</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1232_s/I0</td>
</tr>
<tr>
<td>4.073</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1232_s/COUT</td>
</tr>
<tr>
<td>4.073</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1231_s/CIN</td>
</tr>
<tr>
<td>4.543</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1231_s/SUM</td>
</tr>
<tr>
<td>4.780</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/tx_ptr_1_s0/I0</td>
</tr>
<tr>
<td>5.297</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/tx_ptr_1_s0/F</td>
</tr>
<tr>
<td>5.534</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1251_s36/I2</td>
</tr>
<tr>
<td>5.987</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1251_s36/F</td>
</tr>
<tr>
<td>6.224</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1251_s32/I0</td>
</tr>
<tr>
<td>6.327</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1251_s32/O</td>
</tr>
<tr>
<td>6.564</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1251_s30/I0</td>
</tr>
<tr>
<td>6.667</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1251_s30/O</td>
</tr>
<tr>
<td>6.904</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1251_s29/I0</td>
</tr>
<tr>
<td>7.007</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1251_s29/O</td>
</tr>
<tr>
<td>7.244</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n363_s7/I1</td>
</tr>
<tr>
<td>7.799</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n363_s7/F</td>
</tr>
<tr>
<td>8.036</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n363_s3/I1</td>
</tr>
<tr>
<td>8.591</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n363_s3/F</td>
</tr>
<tr>
<td>8.828</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n363_s8/I0</td>
</tr>
<tr>
<td>9.345</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n363_s8/F</td>
</tr>
<tr>
<td>9.582</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n366_s2/I0</td>
</tr>
<tr>
<td>10.099</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n366_s2/F</td>
</tr>
<tr>
<td>10.336</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_out_slv_r_0_s2/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>n344_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>11</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n344_s2/F</td>
</tr>
<tr>
<td>5.237</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_out_slv_r_0_s2/CLK</td>
</tr>
<tr>
<td>5.202</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_out_slv_r_0_s2</td>
</tr>
<tr>
<td>5.167</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_out_slv_r_0_s2</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.626</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.923, 62.525%; route: 3.318, 35.026%; tC2Q: 0.232, 2.449%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.168</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.336</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.167</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_cs_r_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_out_slv_r_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n344_6[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5488</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_cs_r_2_s0/CLK</td>
</tr>
<tr>
<td>1.095</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_cs_r_2_s0/Q</td>
</tr>
<tr>
<td>1.332</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/spi_oe_Z_2_s0/I1</td>
</tr>
<tr>
<td>1.887</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/spi_oe_Z_2_s0/F</td>
</tr>
<tr>
<td>2.124</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_word_len_3_s6/I1</td>
</tr>
<tr>
<td>2.679</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_word_len_3_s6/F</td>
</tr>
<tr>
<td>2.916</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_word_len_0_s5/I3</td>
</tr>
<tr>
<td>3.287</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_word_len_0_s5/F</td>
</tr>
<tr>
<td>3.524</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1232_s/I0</td>
</tr>
<tr>
<td>4.073</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1232_s/COUT</td>
</tr>
<tr>
<td>4.073</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1231_s/CIN</td>
</tr>
<tr>
<td>4.543</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1231_s/SUM</td>
</tr>
<tr>
<td>4.780</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/tx_ptr_1_s0/I0</td>
</tr>
<tr>
<td>5.297</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/tx_ptr_1_s0/F</td>
</tr>
<tr>
<td>5.534</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1251_s36/I2</td>
</tr>
<tr>
<td>5.987</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1251_s36/F</td>
</tr>
<tr>
<td>6.224</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1251_s32/I0</td>
</tr>
<tr>
<td>6.327</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1251_s32/O</td>
</tr>
<tr>
<td>6.564</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1251_s30/I0</td>
</tr>
<tr>
<td>6.667</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1251_s30/O</td>
</tr>
<tr>
<td>6.904</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1251_s29/I0</td>
</tr>
<tr>
<td>7.007</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1251_s29/O</td>
</tr>
<tr>
<td>7.244</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n363_s7/I1</td>
</tr>
<tr>
<td>7.799</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n363_s7/F</td>
</tr>
<tr>
<td>8.036</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n363_s3/I1</td>
</tr>
<tr>
<td>8.591</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n363_s3/F</td>
</tr>
<tr>
<td>8.828</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n363_s8/I0</td>
</tr>
<tr>
<td>9.345</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n363_s8/F</td>
</tr>
<tr>
<td>9.582</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n363_s0/I0</td>
</tr>
<tr>
<td>10.099</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n363_s0/F</td>
</tr>
<tr>
<td>10.336</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_out_slv_r_1_s2/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>n344_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>11</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n344_s2/F</td>
</tr>
<tr>
<td>5.237</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_out_slv_r_1_s2/CLK</td>
</tr>
<tr>
<td>5.202</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_out_slv_r_1_s2</td>
</tr>
<tr>
<td>5.167</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_out_slv_r_1_s2</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.626</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.923, 62.525%; route: 3.318, 35.026%; tC2Q: 0.232, 2.449%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.564</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.731</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.167</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_cs_r_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_out_slv_r_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n344_6[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5488</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_cs_r_2_s0/CLK</td>
</tr>
<tr>
<td>1.095</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_cs_r_2_s0/Q</td>
</tr>
<tr>
<td>1.332</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/spi_oe_Z_2_s0/I1</td>
</tr>
<tr>
<td>1.887</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/spi_oe_Z_2_s0/F</td>
</tr>
<tr>
<td>2.124</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_word_len_3_s6/I1</td>
</tr>
<tr>
<td>2.679</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_word_len_3_s6/F</td>
</tr>
<tr>
<td>2.916</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_word_len_0_s5/I3</td>
</tr>
<tr>
<td>3.287</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_word_len_0_s5/F</td>
</tr>
<tr>
<td>3.524</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1232_s/I0</td>
</tr>
<tr>
<td>4.073</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1232_s/COUT</td>
</tr>
<tr>
<td>4.073</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1231_s/CIN</td>
</tr>
<tr>
<td>4.108</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1231_s/COUT</td>
</tr>
<tr>
<td>4.108</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1230_s/CIN</td>
</tr>
<tr>
<td>4.578</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1230_s/SUM</td>
</tr>
<tr>
<td>4.815</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/tx_ptr_2_s0/I0</td>
</tr>
<tr>
<td>5.332</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/tx_ptr_2_s0/F</td>
</tr>
<tr>
<td>5.569</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1239_s16/I2</td>
</tr>
<tr>
<td>6.022</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1239_s16/F</td>
</tr>
<tr>
<td>6.259</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1239_s14/I0</td>
</tr>
<tr>
<td>6.362</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1239_s14/O</td>
</tr>
<tr>
<td>6.599</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1239_s13/I0</td>
</tr>
<tr>
<td>6.702</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1239_s13/O</td>
</tr>
<tr>
<td>6.939</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n361_s1/I1</td>
</tr>
<tr>
<td>7.494</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n361_s1/F</td>
</tr>
<tr>
<td>7.731</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_out_slv_r_2_s2/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>n344_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>11</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n344_s2/F</td>
</tr>
<tr>
<td>5.237</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_out_slv_r_2_s2/CLK</td>
</tr>
<tr>
<td>5.202</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_out_slv_r_2_s2</td>
</tr>
<tr>
<td>5.167</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_out_slv_r_2_s2</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.626</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.266, 62.115%; route: 2.370, 34.507%; tC2Q: 0.232, 3.378%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.564</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.731</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.167</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_cs_r_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_out_slv_r_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n344_6[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5488</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_cs_r_2_s0/CLK</td>
</tr>
<tr>
<td>1.095</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_cs_r_2_s0/Q</td>
</tr>
<tr>
<td>1.332</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/spi_oe_Z_2_s0/I1</td>
</tr>
<tr>
<td>1.887</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/spi_oe_Z_2_s0/F</td>
</tr>
<tr>
<td>2.124</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_word_len_3_s6/I1</td>
</tr>
<tr>
<td>2.679</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_word_len_3_s6/F</td>
</tr>
<tr>
<td>2.916</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_word_len_0_s5/I3</td>
</tr>
<tr>
<td>3.287</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_word_len_0_s5/F</td>
</tr>
<tr>
<td>3.524</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1232_s/I0</td>
</tr>
<tr>
<td>4.073</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1232_s/COUT</td>
</tr>
<tr>
<td>4.073</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1231_s/CIN</td>
</tr>
<tr>
<td>4.108</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1231_s/COUT</td>
</tr>
<tr>
<td>4.108</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1230_s/CIN</td>
</tr>
<tr>
<td>4.578</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1230_s/SUM</td>
</tr>
<tr>
<td>4.815</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/tx_ptr_2_s0/I0</td>
</tr>
<tr>
<td>5.332</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/tx_ptr_2_s0/F</td>
</tr>
<tr>
<td>5.569</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1238_s16/I2</td>
</tr>
<tr>
<td>6.022</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1238_s16/F</td>
</tr>
<tr>
<td>6.259</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1238_s14/I0</td>
</tr>
<tr>
<td>6.362</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1238_s14/O</td>
</tr>
<tr>
<td>6.599</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1238_s13/I0</td>
</tr>
<tr>
<td>6.702</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1238_s13/O</td>
</tr>
<tr>
<td>6.939</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n360_s1/I1</td>
</tr>
<tr>
<td>7.494</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n360_s1/F</td>
</tr>
<tr>
<td>7.731</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_out_slv_r_3_s2/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>n344_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>11</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n344_s2/F</td>
</tr>
<tr>
<td>5.237</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_out_slv_r_3_s2/CLK</td>
</tr>
<tr>
<td>5.202</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_out_slv_r_3_s2</td>
</tr>
<tr>
<td>5.167</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_out_slv_r_3_s2</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.626</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.266, 62.115%; route: 2.370, 34.507%; tC2Q: 0.232, 3.378%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.115</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.943</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.828</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/slave_cmd_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5488</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/slave_cmd_1_s1/CLK</td>
</tr>
<tr>
<td>1.095</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/slave_cmd_1_s1/Q</td>
</tr>
<tr>
<td>1.332</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/arb_wr_num_0_s3/I1</td>
</tr>
<tr>
<td>1.887</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/arb_wr_num_0_s3/F</td>
</tr>
<tr>
<td>2.124</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/arb_wr_num_0_s2/I0</td>
</tr>
<tr>
<td>2.641</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/arb_wr_num_0_s2/F</td>
</tr>
<tr>
<td>2.878</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/arb_wr_num_0_s1/I2</td>
</tr>
<tr>
<td>3.331</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/arb_wr_num_0_s1/F</td>
</tr>
<tr>
<td>3.568</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n388_s0/I1</td>
</tr>
<tr>
<td>4.138</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n388_s0/COUT</td>
</tr>
<tr>
<td>4.138</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n389_s0/CIN</td>
</tr>
<tr>
<td>4.173</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n389_s0/COUT</td>
</tr>
<tr>
<td>4.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n390_s0/CIN</td>
</tr>
<tr>
<td>4.208</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n390_s0/COUT</td>
</tr>
<tr>
<td>4.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n391_s0/CIN</td>
</tr>
<tr>
<td>4.243</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n391_s0/COUT</td>
</tr>
<tr>
<td>4.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n392_s0/CIN</td>
</tr>
<tr>
<td>4.278</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n392_s0/COUT</td>
</tr>
<tr>
<td>4.278</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n393_s0/CIN</td>
</tr>
<tr>
<td>4.314</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n393_s0/COUT</td>
</tr>
<tr>
<td>4.314</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n394_s0/CIN</td>
</tr>
<tr>
<td>4.349</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n394_s0/COUT</td>
</tr>
<tr>
<td>4.349</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n395_s0/CIN</td>
</tr>
<tr>
<td>4.384</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n395_s0/COUT</td>
</tr>
<tr>
<td>4.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n396_s0/CIN</td>
</tr>
<tr>
<td>4.419</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n396_s0/COUT</td>
</tr>
<tr>
<td>4.656</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_8_s16/I0</td>
</tr>
<tr>
<td>5.173</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_8_s16/F</td>
</tr>
<tr>
<td>5.410</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n583_s8/I1</td>
</tr>
<tr>
<td>5.965</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n583_s8/F</td>
</tr>
<tr>
<td>6.202</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_3_s7/I1</td>
</tr>
<tr>
<td>6.757</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_3_s7/F</td>
</tr>
<tr>
<td>6.994</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_3_s3/I0</td>
</tr>
<tr>
<td>7.511</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_3_s3/F</td>
</tr>
<tr>
<td>7.748</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_0_s9/I1</td>
</tr>
<tr>
<td>8.303</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_0_s9/F</td>
</tr>
<tr>
<td>8.540</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_0_s3/I1</td>
</tr>
<tr>
<td>9.095</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_0_s3/F</td>
</tr>
<tr>
<td>9.332</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_0_s1/I2</td>
</tr>
<tr>
<td>9.785</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_0_s1/F</td>
</tr>
<tr>
<td>10.022</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n9_s0/I1</td>
</tr>
<tr>
<td>10.592</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n9_s0/COUT</td>
</tr>
<tr>
<td>10.592</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n10_s0/CIN</td>
</tr>
<tr>
<td>10.627</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n10_s0/COUT</td>
</tr>
<tr>
<td>10.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n11_s0/CIN</td>
</tr>
<tr>
<td>10.663</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n11_s0/COUT</td>
</tr>
<tr>
<td>10.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n12_s0/CIN</td>
</tr>
<tr>
<td>10.698</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n12_s0/COUT</td>
</tr>
<tr>
<td>10.935</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_8_s11/I3</td>
</tr>
<tr>
<td>11.306</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_8_s11/F</td>
</tr>
<tr>
<td>11.543</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_8_s6/I3</td>
</tr>
<tr>
<td>11.914</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_8_s6/F</td>
</tr>
<tr>
<td>12.151</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n497_s1/I1</td>
</tr>
<tr>
<td>12.706</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n497_s1/F</td>
</tr>
<tr>
<td>12.943</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_0_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>HCLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5488</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>10.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_0_s1/CLK</td>
</tr>
<tr>
<td>10.828</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_0_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 8.056, 66.690%; route: 3.792, 31.390%; tC2Q: 0.232, 1.920%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
