// Seed: 2331599084
module module_0;
  logic id_1 = 1'b0;
  module_2 modCall_1 (id_1);
endmodule
module module_1 (
    output tri1 id_0,
    output wand id_1,
    input supply1 id_2,
    output logic id_3
);
  wire [-1 : 1] id_5, id_6, id_7;
  final id_3 <= id_6;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1
);
  output uwire id_1;
  assign id_1 = 1;
  logic [7:0][1] id_2;
  ;
  assign id_1 = -1;
  wire id_3, id_4;
  logic id_5;
  logic id_6;
  ;
  assign id_3 = ~-1;
endmodule
