<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="RS232_TX.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="RS232_TX.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="RS232_TX.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="RS232_TX.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="RS232_TX.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="RS232_TX.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="RS232_TX.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="RS232_TX.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="RS232_TX.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="RS232_TX.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="RS232_TX.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="RS232_TX.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="RS232_TX.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="RS232_TX.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RS232_TX.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="RS232_TX.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="RS232_TX.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="RS232_TX.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="RS232_TX.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="RS232_TX.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="RS232_TX.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="RS232_TX.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="RS232_TX.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="RS232_TX.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="RS232_TX_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="RS232_TX_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="RS232_TX_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="RS232_TX_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="RS232_TX_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="RS232_TX_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="RS232_TX_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="RS232_TX_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="RS232_TX_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="RS232_TX_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="RS232_TX_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="RS232_TX_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="RS232_TX_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="RS232_TX_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tes_rs232tx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tes_rs232tx_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tes_rs232tx_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tes_rs232tx_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1571158349" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1571158349">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1571158349" xil_pn:in_ck="7267210970928372601" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1571158349">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Baudios_tx.vhd"/>
      <outfile xil_pn:name="RS232_TX.vhd"/>
      <outfile xil_pn:name="mod_tx.vhd"/>
      <outfile xil_pn:name="tes_baudios.vhd"/>
      <outfile xil_pn:name="tes_rs232tx.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1571050863" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="7543829287022402249" xil_pn:start_ts="1571050863">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1571050863" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-2104823826672230073" xil_pn:start_ts="1571050863">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1571050863" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-1610277147935627561" xil_pn:start_ts="1571050863">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1571158356" xil_pn:in_ck="7267210970928372601" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1571158356">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Baudios_tx.vhd"/>
      <outfile xil_pn:name="RS232_TX.vhd"/>
      <outfile xil_pn:name="mod_tx.vhd"/>
      <outfile xil_pn:name="tes_baudios.vhd"/>
      <outfile xil_pn:name="tes_rs232tx.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1571158364" xil_pn:in_ck="7267210970928372601" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-7990134846876713070" xil_pn:start_ts="1571158356">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tes_rs232tx_beh.prj"/>
      <outfile xil_pn:name="tes_rs232tx_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1571158364" xil_pn:in_ck="5929788956104163394" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7480533349953718306" xil_pn:start_ts="1571158364">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tes_rs232tx_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1571050797" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7955934768443633336" xil_pn:start_ts="1571050797">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1571050797" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-1610277147935627561" xil_pn:start_ts="1571050797">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1571050797" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1571050797">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1571050797" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-5032092655809982774" xil_pn:start_ts="1571050797">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1571050797" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1571050797">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1571050797" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6886356137581038945" xil_pn:start_ts="1571050797">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1571050826" xil_pn:in_ck="-8884939522409323788" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="5301405835787441328" xil_pn:start_ts="1571050797">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="RS232_TX.lso"/>
      <outfile xil_pn:name="RS232_TX.ngc"/>
      <outfile xil_pn:name="RS232_TX.ngr"/>
      <outfile xil_pn:name="RS232_TX.prj"/>
      <outfile xil_pn:name="RS232_TX.stx"/>
      <outfile xil_pn:name="RS232_TX.syr"/>
      <outfile xil_pn:name="RS232_TX.xst"/>
      <outfile xil_pn:name="RS232_TX_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1571152497" xil_pn:in_ck="162138854071659" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8133215111611953217" xil_pn:start_ts="1571152497">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1571152507" xil_pn:in_ck="6878323207620661400" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="2200177754946755074" xil_pn:start_ts="1571152497">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="RS232_TX.bld"/>
      <outfile xil_pn:name="RS232_TX.ngd"/>
      <outfile xil_pn:name="RS232_TX_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1571152525" xil_pn:in_ck="6878369619105063353" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1571152507">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="RS232_TX.pcf"/>
      <outfile xil_pn:name="RS232_TX_map.map"/>
      <outfile xil_pn:name="RS232_TX_map.mrp"/>
      <outfile xil_pn:name="RS232_TX_map.ncd"/>
      <outfile xil_pn:name="RS232_TX_map.ngm"/>
      <outfile xil_pn:name="RS232_TX_map.xrpt"/>
      <outfile xil_pn:name="RS232_TX_summary.xml"/>
      <outfile xil_pn:name="RS232_TX_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1571152551" xil_pn:in_ck="8679177494558143474" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1571152525">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="RS232_TX.ncd"/>
      <outfile xil_pn:name="RS232_TX.pad"/>
      <outfile xil_pn:name="RS232_TX.par"/>
      <outfile xil_pn:name="RS232_TX.ptwx"/>
      <outfile xil_pn:name="RS232_TX.unroutes"/>
      <outfile xil_pn:name="RS232_TX.xpi"/>
      <outfile xil_pn:name="RS232_TX_pad.csv"/>
      <outfile xil_pn:name="RS232_TX_pad.txt"/>
      <outfile xil_pn:name="RS232_TX_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1571153593" xil_pn:in_ck="4273968347967292426" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="396117104113915555" xil_pn:start_ts="1571153576">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="RS232_TX.bgn"/>
      <outfile xil_pn:name="RS232_TX.bit"/>
      <outfile xil_pn:name="RS232_TX.drc"/>
      <outfile xil_pn:name="RS232_TX.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1571152551" xil_pn:in_ck="6872243303164005557" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1571152540">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="RS232_TX.twr"/>
      <outfile xil_pn:name="RS232_TX.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
