// Seed: 1397155082
module module_0 (
    input tri id_0,
    output wor id_1,
    output tri id_2,
    output supply1 id_3,
    input supply1 id_4,
    input wor id_5,
    input supply1 id_6,
    output uwire id_7
);
  wire id_9;
  assign id_3 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    output tri0 id_1,
    output uwire id_2,
    input supply0 id_3,
    output tri id_4,
    input wand id_5
    , id_23, id_24,
    output wire id_6,
    output wand id_7,
    input supply0 id_8,
    input tri id_9,
    output wor id_10,
    input supply1 id_11,
    output supply1 id_12,
    output wand id_13,
    input wor id_14,
    output supply0 id_15,
    input supply0 id_16,
    input wand id_17,
    input tri0 id_18,
    input supply1 id_19,
    input supply0 id_20,
    output tri0 id_21
);
  parameter id_25 = 1;
  module_0 modCall_1 (
      id_20,
      id_1,
      id_12,
      id_15,
      id_0,
      id_18,
      id_0,
      id_15
  );
  assign modCall_1.id_4 = 0;
  logic id_26;
endmodule
