// ==============================================================
// Generated by Vitis HLS v2024.1.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module Infeasi_Res_S2_Primal_Bound (
        primalInfeasRay_SVfifo_lb_i_dout,
        primalInfeasRay_SVfifo_lb_i_empty_n,
        primalInfeasRay_SVfifo_lb_i_read,
        primalInfeasRay_SVfifo_ub_i_dout,
        primalInfeasRay_SVfifo_ub_i_empty_n,
        primalInfeasRay_SVfifo_ub_i_read,
        m_axi_gmem9_AWVALID,
        m_axi_gmem9_AWREADY,
        m_axi_gmem9_AWADDR,
        m_axi_gmem9_AWID,
        m_axi_gmem9_AWLEN,
        m_axi_gmem9_AWSIZE,
        m_axi_gmem9_AWBURST,
        m_axi_gmem9_AWLOCK,
        m_axi_gmem9_AWCACHE,
        m_axi_gmem9_AWPROT,
        m_axi_gmem9_AWQOS,
        m_axi_gmem9_AWREGION,
        m_axi_gmem9_AWUSER,
        m_axi_gmem9_WVALID,
        m_axi_gmem9_WREADY,
        m_axi_gmem9_WDATA,
        m_axi_gmem9_WSTRB,
        m_axi_gmem9_WLAST,
        m_axi_gmem9_WID,
        m_axi_gmem9_WUSER,
        m_axi_gmem9_ARVALID,
        m_axi_gmem9_ARREADY,
        m_axi_gmem9_ARADDR,
        m_axi_gmem9_ARID,
        m_axi_gmem9_ARLEN,
        m_axi_gmem9_ARSIZE,
        m_axi_gmem9_ARBURST,
        m_axi_gmem9_ARLOCK,
        m_axi_gmem9_ARCACHE,
        m_axi_gmem9_ARPROT,
        m_axi_gmem9_ARQOS,
        m_axi_gmem9_ARREGION,
        m_axi_gmem9_ARUSER,
        m_axi_gmem9_RVALID,
        m_axi_gmem9_RREADY,
        m_axi_gmem9_RDATA,
        m_axi_gmem9_RLAST,
        m_axi_gmem9_RID,
        m_axi_gmem9_RFIFONUM,
        m_axi_gmem9_RUSER,
        m_axi_gmem9_RRESP,
        m_axi_gmem9_BVALID,
        m_axi_gmem9_BREADY,
        m_axi_gmem9_BRESP,
        m_axi_gmem9_BID,
        m_axi_gmem9_BUSER,
        hasLower,
        m_axi_gmem10_AWVALID,
        m_axi_gmem10_AWREADY,
        m_axi_gmem10_AWADDR,
        m_axi_gmem10_AWID,
        m_axi_gmem10_AWLEN,
        m_axi_gmem10_AWSIZE,
        m_axi_gmem10_AWBURST,
        m_axi_gmem10_AWLOCK,
        m_axi_gmem10_AWCACHE,
        m_axi_gmem10_AWPROT,
        m_axi_gmem10_AWQOS,
        m_axi_gmem10_AWREGION,
        m_axi_gmem10_AWUSER,
        m_axi_gmem10_WVALID,
        m_axi_gmem10_WREADY,
        m_axi_gmem10_WDATA,
        m_axi_gmem10_WSTRB,
        m_axi_gmem10_WLAST,
        m_axi_gmem10_WID,
        m_axi_gmem10_WUSER,
        m_axi_gmem10_ARVALID,
        m_axi_gmem10_ARREADY,
        m_axi_gmem10_ARADDR,
        m_axi_gmem10_ARID,
        m_axi_gmem10_ARLEN,
        m_axi_gmem10_ARSIZE,
        m_axi_gmem10_ARBURST,
        m_axi_gmem10_ARLOCK,
        m_axi_gmem10_ARCACHE,
        m_axi_gmem10_ARPROT,
        m_axi_gmem10_ARQOS,
        m_axi_gmem10_ARREGION,
        m_axi_gmem10_ARUSER,
        m_axi_gmem10_RVALID,
        m_axi_gmem10_RREADY,
        m_axi_gmem10_RDATA,
        m_axi_gmem10_RLAST,
        m_axi_gmem10_RID,
        m_axi_gmem10_RFIFONUM,
        m_axi_gmem10_RUSER,
        m_axi_gmem10_RRESP,
        m_axi_gmem10_BVALID,
        m_axi_gmem10_BREADY,
        m_axi_gmem10_BRESP,
        m_axi_gmem10_BID,
        m_axi_gmem10_BUSER,
        hasUpper,
        m_axi_gmem7_AWVALID,
        m_axi_gmem7_AWREADY,
        m_axi_gmem7_AWADDR,
        m_axi_gmem7_AWID,
        m_axi_gmem7_AWLEN,
        m_axi_gmem7_AWSIZE,
        m_axi_gmem7_AWBURST,
        m_axi_gmem7_AWLOCK,
        m_axi_gmem7_AWCACHE,
        m_axi_gmem7_AWPROT,
        m_axi_gmem7_AWQOS,
        m_axi_gmem7_AWREGION,
        m_axi_gmem7_AWUSER,
        m_axi_gmem7_WVALID,
        m_axi_gmem7_WREADY,
        m_axi_gmem7_WDATA,
        m_axi_gmem7_WSTRB,
        m_axi_gmem7_WLAST,
        m_axi_gmem7_WID,
        m_axi_gmem7_WUSER,
        m_axi_gmem7_ARVALID,
        m_axi_gmem7_ARREADY,
        m_axi_gmem7_ARADDR,
        m_axi_gmem7_ARID,
        m_axi_gmem7_ARLEN,
        m_axi_gmem7_ARSIZE,
        m_axi_gmem7_ARBURST,
        m_axi_gmem7_ARLOCK,
        m_axi_gmem7_ARCACHE,
        m_axi_gmem7_ARPROT,
        m_axi_gmem7_ARQOS,
        m_axi_gmem7_ARREGION,
        m_axi_gmem7_ARUSER,
        m_axi_gmem7_RVALID,
        m_axi_gmem7_RREADY,
        m_axi_gmem7_RDATA,
        m_axi_gmem7_RLAST,
        m_axi_gmem7_RID,
        m_axi_gmem7_RFIFONUM,
        m_axi_gmem7_RUSER,
        m_axi_gmem7_RRESP,
        m_axi_gmem7_BVALID,
        m_axi_gmem7_BREADY,
        m_axi_gmem7_BRESP,
        m_axi_gmem7_BID,
        m_axi_gmem7_BUSER,
        colScale1,
        p_read,
        pBoundUbResSq_i,
        pBoundLbResSq_i,
        ifScaled,
        ap_clk,
        ap_rst,
        p_read_ap_vld,
        ap_start,
        hasLower_ap_vld,
        hasUpper_ap_vld,
        colScale1_ap_vld,
        pBoundLbResSq_i_ap_vld,
        pBoundUbResSq_i_ap_vld,
        ifScaled_ap_vld,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


input  [511:0] primalInfeasRay_SVfifo_lb_i_dout;
input   primalInfeasRay_SVfifo_lb_i_empty_n;
output   primalInfeasRay_SVfifo_lb_i_read;
input  [511:0] primalInfeasRay_SVfifo_ub_i_dout;
input   primalInfeasRay_SVfifo_ub_i_empty_n;
output   primalInfeasRay_SVfifo_ub_i_read;
output   m_axi_gmem9_AWVALID;
input   m_axi_gmem9_AWREADY;
output  [63:0] m_axi_gmem9_AWADDR;
output  [0:0] m_axi_gmem9_AWID;
output  [31:0] m_axi_gmem9_AWLEN;
output  [2:0] m_axi_gmem9_AWSIZE;
output  [1:0] m_axi_gmem9_AWBURST;
output  [1:0] m_axi_gmem9_AWLOCK;
output  [3:0] m_axi_gmem9_AWCACHE;
output  [2:0] m_axi_gmem9_AWPROT;
output  [3:0] m_axi_gmem9_AWQOS;
output  [3:0] m_axi_gmem9_AWREGION;
output  [0:0] m_axi_gmem9_AWUSER;
output   m_axi_gmem9_WVALID;
input   m_axi_gmem9_WREADY;
output  [511:0] m_axi_gmem9_WDATA;
output  [63:0] m_axi_gmem9_WSTRB;
output   m_axi_gmem9_WLAST;
output  [0:0] m_axi_gmem9_WID;
output  [0:0] m_axi_gmem9_WUSER;
output   m_axi_gmem9_ARVALID;
input   m_axi_gmem9_ARREADY;
output  [63:0] m_axi_gmem9_ARADDR;
output  [0:0] m_axi_gmem9_ARID;
output  [31:0] m_axi_gmem9_ARLEN;
output  [2:0] m_axi_gmem9_ARSIZE;
output  [1:0] m_axi_gmem9_ARBURST;
output  [1:0] m_axi_gmem9_ARLOCK;
output  [3:0] m_axi_gmem9_ARCACHE;
output  [2:0] m_axi_gmem9_ARPROT;
output  [3:0] m_axi_gmem9_ARQOS;
output  [3:0] m_axi_gmem9_ARREGION;
output  [0:0] m_axi_gmem9_ARUSER;
input   m_axi_gmem9_RVALID;
output   m_axi_gmem9_RREADY;
input  [511:0] m_axi_gmem9_RDATA;
input   m_axi_gmem9_RLAST;
input  [0:0] m_axi_gmem9_RID;
input  [12:0] m_axi_gmem9_RFIFONUM;
input  [0:0] m_axi_gmem9_RUSER;
input  [1:0] m_axi_gmem9_RRESP;
input   m_axi_gmem9_BVALID;
output   m_axi_gmem9_BREADY;
input  [1:0] m_axi_gmem9_BRESP;
input  [0:0] m_axi_gmem9_BID;
input  [0:0] m_axi_gmem9_BUSER;
input  [63:0] hasLower;
output   m_axi_gmem10_AWVALID;
input   m_axi_gmem10_AWREADY;
output  [63:0] m_axi_gmem10_AWADDR;
output  [0:0] m_axi_gmem10_AWID;
output  [31:0] m_axi_gmem10_AWLEN;
output  [2:0] m_axi_gmem10_AWSIZE;
output  [1:0] m_axi_gmem10_AWBURST;
output  [1:0] m_axi_gmem10_AWLOCK;
output  [3:0] m_axi_gmem10_AWCACHE;
output  [2:0] m_axi_gmem10_AWPROT;
output  [3:0] m_axi_gmem10_AWQOS;
output  [3:0] m_axi_gmem10_AWREGION;
output  [0:0] m_axi_gmem10_AWUSER;
output   m_axi_gmem10_WVALID;
input   m_axi_gmem10_WREADY;
output  [511:0] m_axi_gmem10_WDATA;
output  [63:0] m_axi_gmem10_WSTRB;
output   m_axi_gmem10_WLAST;
output  [0:0] m_axi_gmem10_WID;
output  [0:0] m_axi_gmem10_WUSER;
output   m_axi_gmem10_ARVALID;
input   m_axi_gmem10_ARREADY;
output  [63:0] m_axi_gmem10_ARADDR;
output  [0:0] m_axi_gmem10_ARID;
output  [31:0] m_axi_gmem10_ARLEN;
output  [2:0] m_axi_gmem10_ARSIZE;
output  [1:0] m_axi_gmem10_ARBURST;
output  [1:0] m_axi_gmem10_ARLOCK;
output  [3:0] m_axi_gmem10_ARCACHE;
output  [2:0] m_axi_gmem10_ARPROT;
output  [3:0] m_axi_gmem10_ARQOS;
output  [3:0] m_axi_gmem10_ARREGION;
output  [0:0] m_axi_gmem10_ARUSER;
input   m_axi_gmem10_RVALID;
output   m_axi_gmem10_RREADY;
input  [511:0] m_axi_gmem10_RDATA;
input   m_axi_gmem10_RLAST;
input  [0:0] m_axi_gmem10_RID;
input  [12:0] m_axi_gmem10_RFIFONUM;
input  [0:0] m_axi_gmem10_RUSER;
input  [1:0] m_axi_gmem10_RRESP;
input   m_axi_gmem10_BVALID;
output   m_axi_gmem10_BREADY;
input  [1:0] m_axi_gmem10_BRESP;
input  [0:0] m_axi_gmem10_BID;
input  [0:0] m_axi_gmem10_BUSER;
input  [63:0] hasUpper;
output   m_axi_gmem7_AWVALID;
input   m_axi_gmem7_AWREADY;
output  [63:0] m_axi_gmem7_AWADDR;
output  [0:0] m_axi_gmem7_AWID;
output  [31:0] m_axi_gmem7_AWLEN;
output  [2:0] m_axi_gmem7_AWSIZE;
output  [1:0] m_axi_gmem7_AWBURST;
output  [1:0] m_axi_gmem7_AWLOCK;
output  [3:0] m_axi_gmem7_AWCACHE;
output  [2:0] m_axi_gmem7_AWPROT;
output  [3:0] m_axi_gmem7_AWQOS;
output  [3:0] m_axi_gmem7_AWREGION;
output  [0:0] m_axi_gmem7_AWUSER;
output   m_axi_gmem7_WVALID;
input   m_axi_gmem7_WREADY;
output  [511:0] m_axi_gmem7_WDATA;
output  [63:0] m_axi_gmem7_WSTRB;
output   m_axi_gmem7_WLAST;
output  [0:0] m_axi_gmem7_WID;
output  [0:0] m_axi_gmem7_WUSER;
output   m_axi_gmem7_ARVALID;
input   m_axi_gmem7_ARREADY;
output  [63:0] m_axi_gmem7_ARADDR;
output  [0:0] m_axi_gmem7_ARID;
output  [31:0] m_axi_gmem7_ARLEN;
output  [2:0] m_axi_gmem7_ARSIZE;
output  [1:0] m_axi_gmem7_ARBURST;
output  [1:0] m_axi_gmem7_ARLOCK;
output  [3:0] m_axi_gmem7_ARCACHE;
output  [2:0] m_axi_gmem7_ARPROT;
output  [3:0] m_axi_gmem7_ARQOS;
output  [3:0] m_axi_gmem7_ARREGION;
output  [0:0] m_axi_gmem7_ARUSER;
input   m_axi_gmem7_RVALID;
output   m_axi_gmem7_RREADY;
input  [511:0] m_axi_gmem7_RDATA;
input   m_axi_gmem7_RLAST;
input  [0:0] m_axi_gmem7_RID;
input  [12:0] m_axi_gmem7_RFIFONUM;
input  [0:0] m_axi_gmem7_RUSER;
input  [1:0] m_axi_gmem7_RRESP;
input   m_axi_gmem7_BVALID;
output   m_axi_gmem7_BREADY;
input  [1:0] m_axi_gmem7_BRESP;
input  [0:0] m_axi_gmem7_BID;
input  [0:0] m_axi_gmem7_BUSER;
input  [63:0] colScale1;
input  [31:0] p_read;
output  [63:0] pBoundUbResSq_i;
output  [63:0] pBoundLbResSq_i;
input  [31:0] ifScaled;
input   ap_clk;
input   ap_rst;
input   p_read_ap_vld;
input   ap_start;
input   hasLower_ap_vld;
input   hasUpper_ap_vld;
input   colScale1_ap_vld;
output   pBoundLbResSq_i_ap_vld;
output   pBoundUbResSq_i_ap_vld;
input   ifScaled_ap_vld;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    projNeg_221_U0_ap_start;
wire    projNeg_221_U0_ap_done;
wire    projNeg_221_U0_ap_continue;
wire    projNeg_221_U0_ap_idle;
wire    projNeg_221_U0_ap_ready;
wire    projNeg_221_U0_start_out;
wire    projNeg_221_U0_start_write;
wire    projNeg_221_U0_primalInfeasRay_SVfifo_lb_i_read;
wire   [511:0] projNeg_221_U0_primalInfeasBound_fifo_lb_i_din;
wire    projNeg_221_U0_primalInfeasBound_fifo_lb_i_write;
wire   [31:0] projNeg_221_U0_nCols_assign_c1_din;
wire    projNeg_221_U0_nCols_assign_c1_write;
wire    projPos22_U0_ap_start;
wire    projPos22_U0_ap_done;
wire    projPos22_U0_ap_continue;
wire    projPos22_U0_ap_idle;
wire    projPos22_U0_ap_ready;
wire    projPos22_U0_start_out;
wire    projPos22_U0_start_write;
wire    projPos22_U0_primalInfeasRay_SVfifo_ub_i_read;
wire   [511:0] projPos22_U0_primalInfeasBound_fifo_ub_i_din;
wire    projPos22_U0_primalInfeasBound_fifo_ub_i_write;
wire   [31:0] projPos22_U0_nCols_assign_c_din;
wire    projPos22_U0_nCols_assign_c_write;
wire    loadDDR_data_2023_U0_ap_start;
wire    loadDDR_data_2023_U0_ap_done;
wire    loadDDR_data_2023_U0_ap_continue;
wire    loadDDR_data_2023_U0_ap_idle;
wire    loadDDR_data_2023_U0_ap_ready;
wire    loadDDR_data_2023_U0_m_axi_gmem9_AWVALID;
wire   [63:0] loadDDR_data_2023_U0_m_axi_gmem9_AWADDR;
wire   [0:0] loadDDR_data_2023_U0_m_axi_gmem9_AWID;
wire   [31:0] loadDDR_data_2023_U0_m_axi_gmem9_AWLEN;
wire   [2:0] loadDDR_data_2023_U0_m_axi_gmem9_AWSIZE;
wire   [1:0] loadDDR_data_2023_U0_m_axi_gmem9_AWBURST;
wire   [1:0] loadDDR_data_2023_U0_m_axi_gmem9_AWLOCK;
wire   [3:0] loadDDR_data_2023_U0_m_axi_gmem9_AWCACHE;
wire   [2:0] loadDDR_data_2023_U0_m_axi_gmem9_AWPROT;
wire   [3:0] loadDDR_data_2023_U0_m_axi_gmem9_AWQOS;
wire   [3:0] loadDDR_data_2023_U0_m_axi_gmem9_AWREGION;
wire   [0:0] loadDDR_data_2023_U0_m_axi_gmem9_AWUSER;
wire    loadDDR_data_2023_U0_m_axi_gmem9_WVALID;
wire   [511:0] loadDDR_data_2023_U0_m_axi_gmem9_WDATA;
wire   [63:0] loadDDR_data_2023_U0_m_axi_gmem9_WSTRB;
wire    loadDDR_data_2023_U0_m_axi_gmem9_WLAST;
wire   [0:0] loadDDR_data_2023_U0_m_axi_gmem9_WID;
wire   [0:0] loadDDR_data_2023_U0_m_axi_gmem9_WUSER;
wire    loadDDR_data_2023_U0_m_axi_gmem9_ARVALID;
wire   [63:0] loadDDR_data_2023_U0_m_axi_gmem9_ARADDR;
wire   [0:0] loadDDR_data_2023_U0_m_axi_gmem9_ARID;
wire   [31:0] loadDDR_data_2023_U0_m_axi_gmem9_ARLEN;
wire   [2:0] loadDDR_data_2023_U0_m_axi_gmem9_ARSIZE;
wire   [1:0] loadDDR_data_2023_U0_m_axi_gmem9_ARBURST;
wire   [1:0] loadDDR_data_2023_U0_m_axi_gmem9_ARLOCK;
wire   [3:0] loadDDR_data_2023_U0_m_axi_gmem9_ARCACHE;
wire   [2:0] loadDDR_data_2023_U0_m_axi_gmem9_ARPROT;
wire   [3:0] loadDDR_data_2023_U0_m_axi_gmem9_ARQOS;
wire   [3:0] loadDDR_data_2023_U0_m_axi_gmem9_ARREGION;
wire   [0:0] loadDDR_data_2023_U0_m_axi_gmem9_ARUSER;
wire    loadDDR_data_2023_U0_m_axi_gmem9_RREADY;
wire    loadDDR_data_2023_U0_m_axi_gmem9_BREADY;
wire   [511:0] loadDDR_data_2023_U0_hasLower_fifo_i_din;
wire    loadDDR_data_2023_U0_hasLower_fifo_i_write;
wire    loadDDR_data_2124_U0_ap_start;
wire    loadDDR_data_2124_U0_ap_done;
wire    loadDDR_data_2124_U0_ap_continue;
wire    loadDDR_data_2124_U0_ap_idle;
wire    loadDDR_data_2124_U0_ap_ready;
wire    loadDDR_data_2124_U0_m_axi_gmem10_AWVALID;
wire   [63:0] loadDDR_data_2124_U0_m_axi_gmem10_AWADDR;
wire   [0:0] loadDDR_data_2124_U0_m_axi_gmem10_AWID;
wire   [31:0] loadDDR_data_2124_U0_m_axi_gmem10_AWLEN;
wire   [2:0] loadDDR_data_2124_U0_m_axi_gmem10_AWSIZE;
wire   [1:0] loadDDR_data_2124_U0_m_axi_gmem10_AWBURST;
wire   [1:0] loadDDR_data_2124_U0_m_axi_gmem10_AWLOCK;
wire   [3:0] loadDDR_data_2124_U0_m_axi_gmem10_AWCACHE;
wire   [2:0] loadDDR_data_2124_U0_m_axi_gmem10_AWPROT;
wire   [3:0] loadDDR_data_2124_U0_m_axi_gmem10_AWQOS;
wire   [3:0] loadDDR_data_2124_U0_m_axi_gmem10_AWREGION;
wire   [0:0] loadDDR_data_2124_U0_m_axi_gmem10_AWUSER;
wire    loadDDR_data_2124_U0_m_axi_gmem10_WVALID;
wire   [511:0] loadDDR_data_2124_U0_m_axi_gmem10_WDATA;
wire   [63:0] loadDDR_data_2124_U0_m_axi_gmem10_WSTRB;
wire    loadDDR_data_2124_U0_m_axi_gmem10_WLAST;
wire   [0:0] loadDDR_data_2124_U0_m_axi_gmem10_WID;
wire   [0:0] loadDDR_data_2124_U0_m_axi_gmem10_WUSER;
wire    loadDDR_data_2124_U0_m_axi_gmem10_ARVALID;
wire   [63:0] loadDDR_data_2124_U0_m_axi_gmem10_ARADDR;
wire   [0:0] loadDDR_data_2124_U0_m_axi_gmem10_ARID;
wire   [31:0] loadDDR_data_2124_U0_m_axi_gmem10_ARLEN;
wire   [2:0] loadDDR_data_2124_U0_m_axi_gmem10_ARSIZE;
wire   [1:0] loadDDR_data_2124_U0_m_axi_gmem10_ARBURST;
wire   [1:0] loadDDR_data_2124_U0_m_axi_gmem10_ARLOCK;
wire   [3:0] loadDDR_data_2124_U0_m_axi_gmem10_ARCACHE;
wire   [2:0] loadDDR_data_2124_U0_m_axi_gmem10_ARPROT;
wire   [3:0] loadDDR_data_2124_U0_m_axi_gmem10_ARQOS;
wire   [3:0] loadDDR_data_2124_U0_m_axi_gmem10_ARREGION;
wire   [0:0] loadDDR_data_2124_U0_m_axi_gmem10_ARUSER;
wire    loadDDR_data_2124_U0_m_axi_gmem10_RREADY;
wire    loadDDR_data_2124_U0_m_axi_gmem10_BREADY;
wire   [511:0] loadDDR_data_2124_U0_hasUpper_fifo_i_din;
wire    loadDDR_data_2124_U0_hasUpper_fifo_i_write;
wire    edot_325_U0_ap_start;
wire    edot_325_U0_ap_done;
wire    edot_325_U0_ap_continue;
wire    edot_325_U0_ap_idle;
wire    edot_325_U0_ap_ready;
wire    edot_325_U0_primalInfeasBound_fifo_lb_i_read;
wire    edot_325_U0_hasLower_fifo_i_read;
wire   [511:0] edot_325_U0_primalInfeasBound_edotfifo_lb_i_din;
wire    edot_325_U0_primalInfeasBound_edotfifo_lb_i_write;
wire    edot_325_U0_nCols_assign_read;
wire    edot_426_U0_ap_start;
wire    edot_426_U0_ap_done;
wire    edot_426_U0_ap_continue;
wire    edot_426_U0_ap_idle;
wire    edot_426_U0_ap_ready;
wire    edot_426_U0_primalInfeasBound_fifo_ub_i_read;
wire    edot_426_U0_hasUpper_fifo_i_read;
wire   [511:0] edot_426_U0_primalInfeasBound_edotfifo_ub_i_din;
wire    edot_426_U0_primalInfeasBound_edotfifo_ub_i_write;
wire    edot_426_U0_nCols_assign_read;
wire    scale_and_twoNormSquared_for_lub27_U0_ap_start;
wire    scale_and_twoNormSquared_for_lub27_U0_ap_done;
wire    scale_and_twoNormSquared_for_lub27_U0_ap_continue;
wire    scale_and_twoNormSquared_for_lub27_U0_ap_idle;
wire    scale_and_twoNormSquared_for_lub27_U0_ap_ready;
wire    scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_AWVALID;
wire   [63:0] scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_AWADDR;
wire   [0:0] scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_AWID;
wire   [31:0] scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_AWLEN;
wire   [2:0] scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_AWSIZE;
wire   [1:0] scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_AWBURST;
wire   [1:0] scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_AWLOCK;
wire   [3:0] scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_AWCACHE;
wire   [2:0] scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_AWPROT;
wire   [3:0] scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_AWQOS;
wire   [3:0] scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_AWREGION;
wire   [0:0] scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_AWUSER;
wire    scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_WVALID;
wire   [511:0] scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_WDATA;
wire   [63:0] scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_WSTRB;
wire    scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_WLAST;
wire   [0:0] scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_WID;
wire   [0:0] scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_WUSER;
wire    scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_ARVALID;
wire   [63:0] scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_ARADDR;
wire   [0:0] scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_ARID;
wire   [31:0] scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_ARLEN;
wire   [2:0] scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_ARSIZE;
wire   [1:0] scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_ARBURST;
wire   [1:0] scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_ARLOCK;
wire   [3:0] scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_ARCACHE;
wire   [2:0] scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_ARPROT;
wire   [3:0] scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_ARQOS;
wire   [3:0] scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_ARREGION;
wire   [0:0] scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_ARUSER;
wire    scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_RREADY;
wire    scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_BREADY;
wire    scale_and_twoNormSquared_for_lub27_U0_primalInfeasBound_edotfifo_lb_i_read;
wire    scale_and_twoNormSquared_for_lub27_U0_primalInfeasBound_edotfifo_ub_i_read;
wire   [63:0] scale_and_twoNormSquared_for_lub27_U0_pBoundLbResSq_i;
wire   [63:0] scale_and_twoNormSquared_for_lub27_U0_pBoundUbResSq_i;
wire    primalInfeasBound_fifo_lb_i_full_n;
wire   [511:0] primalInfeasBound_fifo_lb_i_dout;
wire   [2:0] primalInfeasBound_fifo_lb_i_num_data_valid;
wire   [2:0] primalInfeasBound_fifo_lb_i_fifo_cap;
wire    primalInfeasBound_fifo_lb_i_empty_n;
wire    nCols_assign_c1_full_n;
wire   [31:0] nCols_assign_c1_dout;
wire   [2:0] nCols_assign_c1_num_data_valid;
wire   [2:0] nCols_assign_c1_fifo_cap;
wire    nCols_assign_c1_empty_n;
wire    primalInfeasBound_fifo_ub_i_full_n;
wire   [511:0] primalInfeasBound_fifo_ub_i_dout;
wire   [2:0] primalInfeasBound_fifo_ub_i_num_data_valid;
wire   [2:0] primalInfeasBound_fifo_ub_i_fifo_cap;
wire    primalInfeasBound_fifo_ub_i_empty_n;
wire    nCols_assign_c_full_n;
wire   [31:0] nCols_assign_c_dout;
wire   [2:0] nCols_assign_c_num_data_valid;
wire   [2:0] nCols_assign_c_fifo_cap;
wire    nCols_assign_c_empty_n;
wire    hasLower_fifo_i_full_n;
wire   [511:0] hasLower_fifo_i_dout;
wire   [2:0] hasLower_fifo_i_num_data_valid;
wire   [2:0] hasLower_fifo_i_fifo_cap;
wire    hasLower_fifo_i_empty_n;
wire    hasUpper_fifo_i_full_n;
wire   [511:0] hasUpper_fifo_i_dout;
wire   [2:0] hasUpper_fifo_i_num_data_valid;
wire   [2:0] hasUpper_fifo_i_fifo_cap;
wire    hasUpper_fifo_i_empty_n;
wire    primalInfeasBound_edotfifo_lb_i_full_n;
wire   [511:0] primalInfeasBound_edotfifo_lb_i_dout;
wire   [2:0] primalInfeasBound_edotfifo_lb_i_num_data_valid;
wire   [2:0] primalInfeasBound_edotfifo_lb_i_fifo_cap;
wire    primalInfeasBound_edotfifo_lb_i_empty_n;
wire    primalInfeasBound_edotfifo_ub_i_full_n;
wire   [511:0] primalInfeasBound_edotfifo_ub_i_dout;
wire   [2:0] primalInfeasBound_edotfifo_ub_i_num_data_valid;
wire   [2:0] primalInfeasBound_edotfifo_ub_i_fifo_cap;
wire    primalInfeasBound_edotfifo_ub_i_empty_n;
wire    ap_sync_ready;
reg    ap_sync_reg_projNeg_221_U0_ap_ready;
wire    ap_sync_projNeg_221_U0_ap_ready;
reg    ap_sync_reg_projPos22_U0_ap_ready;
wire    ap_sync_projPos22_U0_ap_ready;
reg    ap_sync_reg_loadDDR_data_2023_U0_ap_ready;
wire    ap_sync_loadDDR_data_2023_U0_ap_ready;
reg    ap_sync_reg_loadDDR_data_2124_U0_ap_ready;
wire    ap_sync_loadDDR_data_2124_U0_ap_ready;
reg    ap_sync_reg_scale_and_twoNormSquared_for_lub27_U0_ap_ready;
wire    ap_sync_scale_and_twoNormSquared_for_lub27_U0_ap_ready;
wire   [0:0] start_for_edot_325_U0_din;
wire    start_for_edot_325_U0_full_n;
wire   [0:0] start_for_edot_325_U0_dout;
wire    start_for_edot_325_U0_empty_n;
wire   [0:0] start_for_edot_426_U0_din;
wire    start_for_edot_426_U0_full_n;
wire   [0:0] start_for_edot_426_U0_dout;
wire    start_for_edot_426_U0_empty_n;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_sync_reg_projNeg_221_U0_ap_ready = 1'b0;
#0 ap_sync_reg_projPos22_U0_ap_ready = 1'b0;
#0 ap_sync_reg_loadDDR_data_2023_U0_ap_ready = 1'b0;
#0 ap_sync_reg_loadDDR_data_2124_U0_ap_ready = 1'b0;
#0 ap_sync_reg_scale_and_twoNormSquared_for_lub27_U0_ap_ready = 1'b0;
end

Infeasi_Res_S2_projNeg_221 projNeg_221_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(projNeg_221_U0_ap_start),
    .start_full_n(start_for_edot_325_U0_full_n),
    .ap_done(projNeg_221_U0_ap_done),
    .ap_continue(projNeg_221_U0_ap_continue),
    .ap_idle(projNeg_221_U0_ap_idle),
    .ap_ready(projNeg_221_U0_ap_ready),
    .start_out(projNeg_221_U0_start_out),
    .start_write(projNeg_221_U0_start_write),
    .primalInfeasRay_SVfifo_lb_i_dout(primalInfeasRay_SVfifo_lb_i_dout),
    .primalInfeasRay_SVfifo_lb_i_num_data_valid(3'd0),
    .primalInfeasRay_SVfifo_lb_i_fifo_cap(3'd0),
    .primalInfeasRay_SVfifo_lb_i_empty_n(primalInfeasRay_SVfifo_lb_i_empty_n),
    .primalInfeasRay_SVfifo_lb_i_read(projNeg_221_U0_primalInfeasRay_SVfifo_lb_i_read),
    .primalInfeasBound_fifo_lb_i_din(projNeg_221_U0_primalInfeasBound_fifo_lb_i_din),
    .primalInfeasBound_fifo_lb_i_num_data_valid(primalInfeasBound_fifo_lb_i_num_data_valid),
    .primalInfeasBound_fifo_lb_i_fifo_cap(primalInfeasBound_fifo_lb_i_fifo_cap),
    .primalInfeasBound_fifo_lb_i_full_n(primalInfeasBound_fifo_lb_i_full_n),
    .primalInfeasBound_fifo_lb_i_write(projNeg_221_U0_primalInfeasBound_fifo_lb_i_write),
    .p_read(p_read),
    .nCols_assign_c1_din(projNeg_221_U0_nCols_assign_c1_din),
    .nCols_assign_c1_num_data_valid(nCols_assign_c1_num_data_valid),
    .nCols_assign_c1_fifo_cap(nCols_assign_c1_fifo_cap),
    .nCols_assign_c1_full_n(nCols_assign_c1_full_n),
    .nCols_assign_c1_write(projNeg_221_U0_nCols_assign_c1_write)
);

Infeasi_Res_S2_projPos22 projPos22_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(projPos22_U0_ap_start),
    .start_full_n(start_for_edot_426_U0_full_n),
    .ap_done(projPos22_U0_ap_done),
    .ap_continue(projPos22_U0_ap_continue),
    .ap_idle(projPos22_U0_ap_idle),
    .ap_ready(projPos22_U0_ap_ready),
    .start_out(projPos22_U0_start_out),
    .start_write(projPos22_U0_start_write),
    .primalInfeasRay_SVfifo_ub_i_dout(primalInfeasRay_SVfifo_ub_i_dout),
    .primalInfeasRay_SVfifo_ub_i_num_data_valid(3'd0),
    .primalInfeasRay_SVfifo_ub_i_fifo_cap(3'd0),
    .primalInfeasRay_SVfifo_ub_i_empty_n(primalInfeasRay_SVfifo_ub_i_empty_n),
    .primalInfeasRay_SVfifo_ub_i_read(projPos22_U0_primalInfeasRay_SVfifo_ub_i_read),
    .primalInfeasBound_fifo_ub_i_din(projPos22_U0_primalInfeasBound_fifo_ub_i_din),
    .primalInfeasBound_fifo_ub_i_num_data_valid(primalInfeasBound_fifo_ub_i_num_data_valid),
    .primalInfeasBound_fifo_ub_i_fifo_cap(primalInfeasBound_fifo_ub_i_fifo_cap),
    .primalInfeasBound_fifo_ub_i_full_n(primalInfeasBound_fifo_ub_i_full_n),
    .primalInfeasBound_fifo_ub_i_write(projPos22_U0_primalInfeasBound_fifo_ub_i_write),
    .p_read(p_read),
    .nCols_assign_c_din(projPos22_U0_nCols_assign_c_din),
    .nCols_assign_c_num_data_valid(nCols_assign_c_num_data_valid),
    .nCols_assign_c_fifo_cap(nCols_assign_c_fifo_cap),
    .nCols_assign_c_full_n(nCols_assign_c_full_n),
    .nCols_assign_c_write(projPos22_U0_nCols_assign_c_write)
);

Infeasi_Res_S2_loadDDR_data_2023 loadDDR_data_2023_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(loadDDR_data_2023_U0_ap_start),
    .ap_done(loadDDR_data_2023_U0_ap_done),
    .ap_continue(loadDDR_data_2023_U0_ap_continue),
    .ap_idle(loadDDR_data_2023_U0_ap_idle),
    .ap_ready(loadDDR_data_2023_U0_ap_ready),
    .m_axi_gmem9_AWVALID(loadDDR_data_2023_U0_m_axi_gmem9_AWVALID),
    .m_axi_gmem9_AWREADY(1'b0),
    .m_axi_gmem9_AWADDR(loadDDR_data_2023_U0_m_axi_gmem9_AWADDR),
    .m_axi_gmem9_AWID(loadDDR_data_2023_U0_m_axi_gmem9_AWID),
    .m_axi_gmem9_AWLEN(loadDDR_data_2023_U0_m_axi_gmem9_AWLEN),
    .m_axi_gmem9_AWSIZE(loadDDR_data_2023_U0_m_axi_gmem9_AWSIZE),
    .m_axi_gmem9_AWBURST(loadDDR_data_2023_U0_m_axi_gmem9_AWBURST),
    .m_axi_gmem9_AWLOCK(loadDDR_data_2023_U0_m_axi_gmem9_AWLOCK),
    .m_axi_gmem9_AWCACHE(loadDDR_data_2023_U0_m_axi_gmem9_AWCACHE),
    .m_axi_gmem9_AWPROT(loadDDR_data_2023_U0_m_axi_gmem9_AWPROT),
    .m_axi_gmem9_AWQOS(loadDDR_data_2023_U0_m_axi_gmem9_AWQOS),
    .m_axi_gmem9_AWREGION(loadDDR_data_2023_U0_m_axi_gmem9_AWREGION),
    .m_axi_gmem9_AWUSER(loadDDR_data_2023_U0_m_axi_gmem9_AWUSER),
    .m_axi_gmem9_WVALID(loadDDR_data_2023_U0_m_axi_gmem9_WVALID),
    .m_axi_gmem9_WREADY(1'b0),
    .m_axi_gmem9_WDATA(loadDDR_data_2023_U0_m_axi_gmem9_WDATA),
    .m_axi_gmem9_WSTRB(loadDDR_data_2023_U0_m_axi_gmem9_WSTRB),
    .m_axi_gmem9_WLAST(loadDDR_data_2023_U0_m_axi_gmem9_WLAST),
    .m_axi_gmem9_WID(loadDDR_data_2023_U0_m_axi_gmem9_WID),
    .m_axi_gmem9_WUSER(loadDDR_data_2023_U0_m_axi_gmem9_WUSER),
    .m_axi_gmem9_ARVALID(loadDDR_data_2023_U0_m_axi_gmem9_ARVALID),
    .m_axi_gmem9_ARREADY(m_axi_gmem9_ARREADY),
    .m_axi_gmem9_ARADDR(loadDDR_data_2023_U0_m_axi_gmem9_ARADDR),
    .m_axi_gmem9_ARID(loadDDR_data_2023_U0_m_axi_gmem9_ARID),
    .m_axi_gmem9_ARLEN(loadDDR_data_2023_U0_m_axi_gmem9_ARLEN),
    .m_axi_gmem9_ARSIZE(loadDDR_data_2023_U0_m_axi_gmem9_ARSIZE),
    .m_axi_gmem9_ARBURST(loadDDR_data_2023_U0_m_axi_gmem9_ARBURST),
    .m_axi_gmem9_ARLOCK(loadDDR_data_2023_U0_m_axi_gmem9_ARLOCK),
    .m_axi_gmem9_ARCACHE(loadDDR_data_2023_U0_m_axi_gmem9_ARCACHE),
    .m_axi_gmem9_ARPROT(loadDDR_data_2023_U0_m_axi_gmem9_ARPROT),
    .m_axi_gmem9_ARQOS(loadDDR_data_2023_U0_m_axi_gmem9_ARQOS),
    .m_axi_gmem9_ARREGION(loadDDR_data_2023_U0_m_axi_gmem9_ARREGION),
    .m_axi_gmem9_ARUSER(loadDDR_data_2023_U0_m_axi_gmem9_ARUSER),
    .m_axi_gmem9_RVALID(m_axi_gmem9_RVALID),
    .m_axi_gmem9_RREADY(loadDDR_data_2023_U0_m_axi_gmem9_RREADY),
    .m_axi_gmem9_RDATA(m_axi_gmem9_RDATA),
    .m_axi_gmem9_RLAST(m_axi_gmem9_RLAST),
    .m_axi_gmem9_RID(m_axi_gmem9_RID),
    .m_axi_gmem9_RFIFONUM(m_axi_gmem9_RFIFONUM),
    .m_axi_gmem9_RUSER(m_axi_gmem9_RUSER),
    .m_axi_gmem9_RRESP(m_axi_gmem9_RRESP),
    .m_axi_gmem9_BVALID(1'b0),
    .m_axi_gmem9_BREADY(loadDDR_data_2023_U0_m_axi_gmem9_BREADY),
    .m_axi_gmem9_BRESP(2'd0),
    .m_axi_gmem9_BID(1'd0),
    .m_axi_gmem9_BUSER(1'd0),
    .hasLower_fifo_i_din(loadDDR_data_2023_U0_hasLower_fifo_i_din),
    .hasLower_fifo_i_num_data_valid(hasLower_fifo_i_num_data_valid),
    .hasLower_fifo_i_fifo_cap(hasLower_fifo_i_fifo_cap),
    .hasLower_fifo_i_full_n(hasLower_fifo_i_full_n),
    .hasLower_fifo_i_write(loadDDR_data_2023_U0_hasLower_fifo_i_write),
    .hasLower(hasLower),
    .p_read(p_read)
);

Infeasi_Res_S2_loadDDR_data_2124 loadDDR_data_2124_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(loadDDR_data_2124_U0_ap_start),
    .ap_done(loadDDR_data_2124_U0_ap_done),
    .ap_continue(loadDDR_data_2124_U0_ap_continue),
    .ap_idle(loadDDR_data_2124_U0_ap_idle),
    .ap_ready(loadDDR_data_2124_U0_ap_ready),
    .m_axi_gmem10_AWVALID(loadDDR_data_2124_U0_m_axi_gmem10_AWVALID),
    .m_axi_gmem10_AWREADY(1'b0),
    .m_axi_gmem10_AWADDR(loadDDR_data_2124_U0_m_axi_gmem10_AWADDR),
    .m_axi_gmem10_AWID(loadDDR_data_2124_U0_m_axi_gmem10_AWID),
    .m_axi_gmem10_AWLEN(loadDDR_data_2124_U0_m_axi_gmem10_AWLEN),
    .m_axi_gmem10_AWSIZE(loadDDR_data_2124_U0_m_axi_gmem10_AWSIZE),
    .m_axi_gmem10_AWBURST(loadDDR_data_2124_U0_m_axi_gmem10_AWBURST),
    .m_axi_gmem10_AWLOCK(loadDDR_data_2124_U0_m_axi_gmem10_AWLOCK),
    .m_axi_gmem10_AWCACHE(loadDDR_data_2124_U0_m_axi_gmem10_AWCACHE),
    .m_axi_gmem10_AWPROT(loadDDR_data_2124_U0_m_axi_gmem10_AWPROT),
    .m_axi_gmem10_AWQOS(loadDDR_data_2124_U0_m_axi_gmem10_AWQOS),
    .m_axi_gmem10_AWREGION(loadDDR_data_2124_U0_m_axi_gmem10_AWREGION),
    .m_axi_gmem10_AWUSER(loadDDR_data_2124_U0_m_axi_gmem10_AWUSER),
    .m_axi_gmem10_WVALID(loadDDR_data_2124_U0_m_axi_gmem10_WVALID),
    .m_axi_gmem10_WREADY(1'b0),
    .m_axi_gmem10_WDATA(loadDDR_data_2124_U0_m_axi_gmem10_WDATA),
    .m_axi_gmem10_WSTRB(loadDDR_data_2124_U0_m_axi_gmem10_WSTRB),
    .m_axi_gmem10_WLAST(loadDDR_data_2124_U0_m_axi_gmem10_WLAST),
    .m_axi_gmem10_WID(loadDDR_data_2124_U0_m_axi_gmem10_WID),
    .m_axi_gmem10_WUSER(loadDDR_data_2124_U0_m_axi_gmem10_WUSER),
    .m_axi_gmem10_ARVALID(loadDDR_data_2124_U0_m_axi_gmem10_ARVALID),
    .m_axi_gmem10_ARREADY(m_axi_gmem10_ARREADY),
    .m_axi_gmem10_ARADDR(loadDDR_data_2124_U0_m_axi_gmem10_ARADDR),
    .m_axi_gmem10_ARID(loadDDR_data_2124_U0_m_axi_gmem10_ARID),
    .m_axi_gmem10_ARLEN(loadDDR_data_2124_U0_m_axi_gmem10_ARLEN),
    .m_axi_gmem10_ARSIZE(loadDDR_data_2124_U0_m_axi_gmem10_ARSIZE),
    .m_axi_gmem10_ARBURST(loadDDR_data_2124_U0_m_axi_gmem10_ARBURST),
    .m_axi_gmem10_ARLOCK(loadDDR_data_2124_U0_m_axi_gmem10_ARLOCK),
    .m_axi_gmem10_ARCACHE(loadDDR_data_2124_U0_m_axi_gmem10_ARCACHE),
    .m_axi_gmem10_ARPROT(loadDDR_data_2124_U0_m_axi_gmem10_ARPROT),
    .m_axi_gmem10_ARQOS(loadDDR_data_2124_U0_m_axi_gmem10_ARQOS),
    .m_axi_gmem10_ARREGION(loadDDR_data_2124_U0_m_axi_gmem10_ARREGION),
    .m_axi_gmem10_ARUSER(loadDDR_data_2124_U0_m_axi_gmem10_ARUSER),
    .m_axi_gmem10_RVALID(m_axi_gmem10_RVALID),
    .m_axi_gmem10_RREADY(loadDDR_data_2124_U0_m_axi_gmem10_RREADY),
    .m_axi_gmem10_RDATA(m_axi_gmem10_RDATA),
    .m_axi_gmem10_RLAST(m_axi_gmem10_RLAST),
    .m_axi_gmem10_RID(m_axi_gmem10_RID),
    .m_axi_gmem10_RFIFONUM(m_axi_gmem10_RFIFONUM),
    .m_axi_gmem10_RUSER(m_axi_gmem10_RUSER),
    .m_axi_gmem10_RRESP(m_axi_gmem10_RRESP),
    .m_axi_gmem10_BVALID(1'b0),
    .m_axi_gmem10_BREADY(loadDDR_data_2124_U0_m_axi_gmem10_BREADY),
    .m_axi_gmem10_BRESP(2'd0),
    .m_axi_gmem10_BID(1'd0),
    .m_axi_gmem10_BUSER(1'd0),
    .hasUpper_fifo_i_din(loadDDR_data_2124_U0_hasUpper_fifo_i_din),
    .hasUpper_fifo_i_num_data_valid(hasUpper_fifo_i_num_data_valid),
    .hasUpper_fifo_i_fifo_cap(hasUpper_fifo_i_fifo_cap),
    .hasUpper_fifo_i_full_n(hasUpper_fifo_i_full_n),
    .hasUpper_fifo_i_write(loadDDR_data_2124_U0_hasUpper_fifo_i_write),
    .hasUpper(hasUpper),
    .p_read(p_read)
);

Infeasi_Res_S2_edot_325 edot_325_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(edot_325_U0_ap_start),
    .ap_done(edot_325_U0_ap_done),
    .ap_continue(edot_325_U0_ap_continue),
    .ap_idle(edot_325_U0_ap_idle),
    .ap_ready(edot_325_U0_ap_ready),
    .primalInfeasBound_fifo_lb_i_dout(primalInfeasBound_fifo_lb_i_dout),
    .primalInfeasBound_fifo_lb_i_num_data_valid(primalInfeasBound_fifo_lb_i_num_data_valid),
    .primalInfeasBound_fifo_lb_i_fifo_cap(primalInfeasBound_fifo_lb_i_fifo_cap),
    .primalInfeasBound_fifo_lb_i_empty_n(primalInfeasBound_fifo_lb_i_empty_n),
    .primalInfeasBound_fifo_lb_i_read(edot_325_U0_primalInfeasBound_fifo_lb_i_read),
    .hasLower_fifo_i_dout(hasLower_fifo_i_dout),
    .hasLower_fifo_i_num_data_valid(hasLower_fifo_i_num_data_valid),
    .hasLower_fifo_i_fifo_cap(hasLower_fifo_i_fifo_cap),
    .hasLower_fifo_i_empty_n(hasLower_fifo_i_empty_n),
    .hasLower_fifo_i_read(edot_325_U0_hasLower_fifo_i_read),
    .primalInfeasBound_edotfifo_lb_i_din(edot_325_U0_primalInfeasBound_edotfifo_lb_i_din),
    .primalInfeasBound_edotfifo_lb_i_num_data_valid(primalInfeasBound_edotfifo_lb_i_num_data_valid),
    .primalInfeasBound_edotfifo_lb_i_fifo_cap(primalInfeasBound_edotfifo_lb_i_fifo_cap),
    .primalInfeasBound_edotfifo_lb_i_full_n(primalInfeasBound_edotfifo_lb_i_full_n),
    .primalInfeasBound_edotfifo_lb_i_write(edot_325_U0_primalInfeasBound_edotfifo_lb_i_write),
    .nCols_assign_dout(nCols_assign_c1_dout),
    .nCols_assign_num_data_valid(nCols_assign_c1_num_data_valid),
    .nCols_assign_fifo_cap(nCols_assign_c1_fifo_cap),
    .nCols_assign_empty_n(nCols_assign_c1_empty_n),
    .nCols_assign_read(edot_325_U0_nCols_assign_read)
);

Infeasi_Res_S2_edot_426 edot_426_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(edot_426_U0_ap_start),
    .ap_done(edot_426_U0_ap_done),
    .ap_continue(edot_426_U0_ap_continue),
    .ap_idle(edot_426_U0_ap_idle),
    .ap_ready(edot_426_U0_ap_ready),
    .primalInfeasBound_fifo_ub_i_dout(primalInfeasBound_fifo_ub_i_dout),
    .primalInfeasBound_fifo_ub_i_num_data_valid(primalInfeasBound_fifo_ub_i_num_data_valid),
    .primalInfeasBound_fifo_ub_i_fifo_cap(primalInfeasBound_fifo_ub_i_fifo_cap),
    .primalInfeasBound_fifo_ub_i_empty_n(primalInfeasBound_fifo_ub_i_empty_n),
    .primalInfeasBound_fifo_ub_i_read(edot_426_U0_primalInfeasBound_fifo_ub_i_read),
    .hasUpper_fifo_i_dout(hasUpper_fifo_i_dout),
    .hasUpper_fifo_i_num_data_valid(hasUpper_fifo_i_num_data_valid),
    .hasUpper_fifo_i_fifo_cap(hasUpper_fifo_i_fifo_cap),
    .hasUpper_fifo_i_empty_n(hasUpper_fifo_i_empty_n),
    .hasUpper_fifo_i_read(edot_426_U0_hasUpper_fifo_i_read),
    .primalInfeasBound_edotfifo_ub_i_din(edot_426_U0_primalInfeasBound_edotfifo_ub_i_din),
    .primalInfeasBound_edotfifo_ub_i_num_data_valid(primalInfeasBound_edotfifo_ub_i_num_data_valid),
    .primalInfeasBound_edotfifo_ub_i_fifo_cap(primalInfeasBound_edotfifo_ub_i_fifo_cap),
    .primalInfeasBound_edotfifo_ub_i_full_n(primalInfeasBound_edotfifo_ub_i_full_n),
    .primalInfeasBound_edotfifo_ub_i_write(edot_426_U0_primalInfeasBound_edotfifo_ub_i_write),
    .nCols_assign_dout(nCols_assign_c_dout),
    .nCols_assign_num_data_valid(nCols_assign_c_num_data_valid),
    .nCols_assign_fifo_cap(nCols_assign_c_fifo_cap),
    .nCols_assign_empty_n(nCols_assign_c_empty_n),
    .nCols_assign_read(edot_426_U0_nCols_assign_read)
);

Infeasi_Res_S2_scale_and_twoNormSquared_for_lub27 scale_and_twoNormSquared_for_lub27_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(scale_and_twoNormSquared_for_lub27_U0_ap_start),
    .ap_done(scale_and_twoNormSquared_for_lub27_U0_ap_done),
    .ap_continue(scale_and_twoNormSquared_for_lub27_U0_ap_continue),
    .ap_idle(scale_and_twoNormSquared_for_lub27_U0_ap_idle),
    .ap_ready(scale_and_twoNormSquared_for_lub27_U0_ap_ready),
    .m_axi_gmem7_AWVALID(scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_AWVALID),
    .m_axi_gmem7_AWREADY(1'b0),
    .m_axi_gmem7_AWADDR(scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_AWADDR),
    .m_axi_gmem7_AWID(scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_AWID),
    .m_axi_gmem7_AWLEN(scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_AWLEN),
    .m_axi_gmem7_AWSIZE(scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_AWSIZE),
    .m_axi_gmem7_AWBURST(scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_AWBURST),
    .m_axi_gmem7_AWLOCK(scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_AWLOCK),
    .m_axi_gmem7_AWCACHE(scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_AWCACHE),
    .m_axi_gmem7_AWPROT(scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_AWPROT),
    .m_axi_gmem7_AWQOS(scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_AWQOS),
    .m_axi_gmem7_AWREGION(scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_AWREGION),
    .m_axi_gmem7_AWUSER(scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_AWUSER),
    .m_axi_gmem7_WVALID(scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_WVALID),
    .m_axi_gmem7_WREADY(1'b0),
    .m_axi_gmem7_WDATA(scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_WDATA),
    .m_axi_gmem7_WSTRB(scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_WSTRB),
    .m_axi_gmem7_WLAST(scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_WLAST),
    .m_axi_gmem7_WID(scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_WID),
    .m_axi_gmem7_WUSER(scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_WUSER),
    .m_axi_gmem7_ARVALID(scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_ARVALID),
    .m_axi_gmem7_ARREADY(m_axi_gmem7_ARREADY),
    .m_axi_gmem7_ARADDR(scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_ARADDR),
    .m_axi_gmem7_ARID(scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_ARID),
    .m_axi_gmem7_ARLEN(scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_ARLEN),
    .m_axi_gmem7_ARSIZE(scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_ARSIZE),
    .m_axi_gmem7_ARBURST(scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_ARBURST),
    .m_axi_gmem7_ARLOCK(scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_ARLOCK),
    .m_axi_gmem7_ARCACHE(scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_ARCACHE),
    .m_axi_gmem7_ARPROT(scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_ARPROT),
    .m_axi_gmem7_ARQOS(scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_ARQOS),
    .m_axi_gmem7_ARREGION(scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_ARREGION),
    .m_axi_gmem7_ARUSER(scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_ARUSER),
    .m_axi_gmem7_RVALID(m_axi_gmem7_RVALID),
    .m_axi_gmem7_RREADY(scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_RREADY),
    .m_axi_gmem7_RDATA(m_axi_gmem7_RDATA),
    .m_axi_gmem7_RLAST(m_axi_gmem7_RLAST),
    .m_axi_gmem7_RID(m_axi_gmem7_RID),
    .m_axi_gmem7_RFIFONUM(m_axi_gmem7_RFIFONUM),
    .m_axi_gmem7_RUSER(m_axi_gmem7_RUSER),
    .m_axi_gmem7_RRESP(m_axi_gmem7_RRESP),
    .m_axi_gmem7_BVALID(1'b0),
    .m_axi_gmem7_BREADY(scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_BREADY),
    .m_axi_gmem7_BRESP(2'd0),
    .m_axi_gmem7_BID(1'd0),
    .m_axi_gmem7_BUSER(1'd0),
    .colScale1(colScale1),
    .primalInfeasBound_edotfifo_lb_i_dout(primalInfeasBound_edotfifo_lb_i_dout),
    .primalInfeasBound_edotfifo_lb_i_num_data_valid(primalInfeasBound_edotfifo_lb_i_num_data_valid),
    .primalInfeasBound_edotfifo_lb_i_fifo_cap(primalInfeasBound_edotfifo_lb_i_fifo_cap),
    .primalInfeasBound_edotfifo_lb_i_empty_n(primalInfeasBound_edotfifo_lb_i_empty_n),
    .primalInfeasBound_edotfifo_lb_i_read(scale_and_twoNormSquared_for_lub27_U0_primalInfeasBound_edotfifo_lb_i_read),
    .primalInfeasBound_edotfifo_ub_i_dout(primalInfeasBound_edotfifo_ub_i_dout),
    .primalInfeasBound_edotfifo_ub_i_num_data_valid(primalInfeasBound_edotfifo_ub_i_num_data_valid),
    .primalInfeasBound_edotfifo_ub_i_fifo_cap(primalInfeasBound_edotfifo_ub_i_fifo_cap),
    .primalInfeasBound_edotfifo_ub_i_empty_n(primalInfeasBound_edotfifo_ub_i_empty_n),
    .primalInfeasBound_edotfifo_ub_i_read(scale_and_twoNormSquared_for_lub27_U0_primalInfeasBound_edotfifo_ub_i_read),
    .pBoundLbResSq_i(scale_and_twoNormSquared_for_lub27_U0_pBoundLbResSq_i),
    .pBoundUbResSq_i(scale_and_twoNormSquared_for_lub27_U0_pBoundUbResSq_i),
    .p_read(p_read),
    .ifScaled(ifScaled)
);

Infeasi_Res_S2_fifo_w512_d3_S_x3 primalInfeasBound_fifo_lb_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(projNeg_221_U0_primalInfeasBound_fifo_lb_i_din),
    .if_full_n(primalInfeasBound_fifo_lb_i_full_n),
    .if_write(projNeg_221_U0_primalInfeasBound_fifo_lb_i_write),
    .if_dout(primalInfeasBound_fifo_lb_i_dout),
    .if_num_data_valid(primalInfeasBound_fifo_lb_i_num_data_valid),
    .if_fifo_cap(primalInfeasBound_fifo_lb_i_fifo_cap),
    .if_empty_n(primalInfeasBound_fifo_lb_i_empty_n),
    .if_read(edot_325_U0_primalInfeasBound_fifo_lb_i_read)
);

Infeasi_Res_S2_fifo_w32_d2_S_x2 nCols_assign_c1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(projNeg_221_U0_nCols_assign_c1_din),
    .if_full_n(nCols_assign_c1_full_n),
    .if_write(projNeg_221_U0_nCols_assign_c1_write),
    .if_dout(nCols_assign_c1_dout),
    .if_num_data_valid(nCols_assign_c1_num_data_valid),
    .if_fifo_cap(nCols_assign_c1_fifo_cap),
    .if_empty_n(nCols_assign_c1_empty_n),
    .if_read(edot_325_U0_nCols_assign_read)
);

Infeasi_Res_S2_fifo_w512_d3_S_x3 primalInfeasBound_fifo_ub_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(projPos22_U0_primalInfeasBound_fifo_ub_i_din),
    .if_full_n(primalInfeasBound_fifo_ub_i_full_n),
    .if_write(projPos22_U0_primalInfeasBound_fifo_ub_i_write),
    .if_dout(primalInfeasBound_fifo_ub_i_dout),
    .if_num_data_valid(primalInfeasBound_fifo_ub_i_num_data_valid),
    .if_fifo_cap(primalInfeasBound_fifo_ub_i_fifo_cap),
    .if_empty_n(primalInfeasBound_fifo_ub_i_empty_n),
    .if_read(edot_426_U0_primalInfeasBound_fifo_ub_i_read)
);

Infeasi_Res_S2_fifo_w32_d2_S_x2 nCols_assign_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(projPos22_U0_nCols_assign_c_din),
    .if_full_n(nCols_assign_c_full_n),
    .if_write(projPos22_U0_nCols_assign_c_write),
    .if_dout(nCols_assign_c_dout),
    .if_num_data_valid(nCols_assign_c_num_data_valid),
    .if_fifo_cap(nCols_assign_c_fifo_cap),
    .if_empty_n(nCols_assign_c_empty_n),
    .if_read(edot_426_U0_nCols_assign_read)
);

Infeasi_Res_S2_fifo_w512_d3_S_x3 hasLower_fifo_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(loadDDR_data_2023_U0_hasLower_fifo_i_din),
    .if_full_n(hasLower_fifo_i_full_n),
    .if_write(loadDDR_data_2023_U0_hasLower_fifo_i_write),
    .if_dout(hasLower_fifo_i_dout),
    .if_num_data_valid(hasLower_fifo_i_num_data_valid),
    .if_fifo_cap(hasLower_fifo_i_fifo_cap),
    .if_empty_n(hasLower_fifo_i_empty_n),
    .if_read(edot_325_U0_hasLower_fifo_i_read)
);

Infeasi_Res_S2_fifo_w512_d3_S_x3 hasUpper_fifo_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(loadDDR_data_2124_U0_hasUpper_fifo_i_din),
    .if_full_n(hasUpper_fifo_i_full_n),
    .if_write(loadDDR_data_2124_U0_hasUpper_fifo_i_write),
    .if_dout(hasUpper_fifo_i_dout),
    .if_num_data_valid(hasUpper_fifo_i_num_data_valid),
    .if_fifo_cap(hasUpper_fifo_i_fifo_cap),
    .if_empty_n(hasUpper_fifo_i_empty_n),
    .if_read(edot_426_U0_hasUpper_fifo_i_read)
);

Infeasi_Res_S2_fifo_w512_d3_S_x3 primalInfeasBound_edotfifo_lb_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(edot_325_U0_primalInfeasBound_edotfifo_lb_i_din),
    .if_full_n(primalInfeasBound_edotfifo_lb_i_full_n),
    .if_write(edot_325_U0_primalInfeasBound_edotfifo_lb_i_write),
    .if_dout(primalInfeasBound_edotfifo_lb_i_dout),
    .if_num_data_valid(primalInfeasBound_edotfifo_lb_i_num_data_valid),
    .if_fifo_cap(primalInfeasBound_edotfifo_lb_i_fifo_cap),
    .if_empty_n(primalInfeasBound_edotfifo_lb_i_empty_n),
    .if_read(scale_and_twoNormSquared_for_lub27_U0_primalInfeasBound_edotfifo_lb_i_read)
);

Infeasi_Res_S2_fifo_w512_d3_S_x3 primalInfeasBound_edotfifo_ub_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(edot_426_U0_primalInfeasBound_edotfifo_ub_i_din),
    .if_full_n(primalInfeasBound_edotfifo_ub_i_full_n),
    .if_write(edot_426_U0_primalInfeasBound_edotfifo_ub_i_write),
    .if_dout(primalInfeasBound_edotfifo_ub_i_dout),
    .if_num_data_valid(primalInfeasBound_edotfifo_ub_i_num_data_valid),
    .if_fifo_cap(primalInfeasBound_edotfifo_ub_i_fifo_cap),
    .if_empty_n(primalInfeasBound_edotfifo_ub_i_empty_n),
    .if_read(scale_and_twoNormSquared_for_lub27_U0_primalInfeasBound_edotfifo_ub_i_read)
);

Infeasi_Res_S2_start_for_edot_325_U0 start_for_edot_325_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_edot_325_U0_din),
    .if_full_n(start_for_edot_325_U0_full_n),
    .if_write(projNeg_221_U0_start_write),
    .if_dout(start_for_edot_325_U0_dout),
    .if_empty_n(start_for_edot_325_U0_empty_n),
    .if_read(edot_325_U0_ap_ready)
);

Infeasi_Res_S2_start_for_edot_426_U0 start_for_edot_426_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_edot_426_U0_din),
    .if_full_n(start_for_edot_426_U0_full_n),
    .if_write(projPos22_U0_start_write),
    .if_dout(start_for_edot_426_U0_dout),
    .if_empty_n(start_for_edot_426_U0_empty_n),
    .if_read(edot_426_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_loadDDR_data_2023_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_loadDDR_data_2023_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_loadDDR_data_2023_U0_ap_ready <= ap_sync_loadDDR_data_2023_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_loadDDR_data_2124_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_loadDDR_data_2124_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_loadDDR_data_2124_U0_ap_ready <= ap_sync_loadDDR_data_2124_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_projNeg_221_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_projNeg_221_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_projNeg_221_U0_ap_ready <= ap_sync_projNeg_221_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_projPos22_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_projPos22_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_projPos22_U0_ap_ready <= ap_sync_projPos22_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_scale_and_twoNormSquared_for_lub27_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_scale_and_twoNormSquared_for_lub27_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_scale_and_twoNormSquared_for_lub27_U0_ap_ready <= ap_sync_scale_and_twoNormSquared_for_lub27_U0_ap_ready;
        end
    end
end

assign ap_done = scale_and_twoNormSquared_for_lub27_U0_ap_done;

assign ap_idle = (scale_and_twoNormSquared_for_lub27_U0_ap_idle & projPos22_U0_ap_idle & projNeg_221_U0_ap_idle & loadDDR_data_2124_U0_ap_idle & loadDDR_data_2023_U0_ap_idle & edot_426_U0_ap_idle & edot_325_U0_ap_idle);

assign ap_ready = ap_sync_ready;

assign ap_sync_loadDDR_data_2023_U0_ap_ready = (loadDDR_data_2023_U0_ap_ready | ap_sync_reg_loadDDR_data_2023_U0_ap_ready);

assign ap_sync_loadDDR_data_2124_U0_ap_ready = (loadDDR_data_2124_U0_ap_ready | ap_sync_reg_loadDDR_data_2124_U0_ap_ready);

assign ap_sync_projNeg_221_U0_ap_ready = (projNeg_221_U0_ap_ready | ap_sync_reg_projNeg_221_U0_ap_ready);

assign ap_sync_projPos22_U0_ap_ready = (projPos22_U0_ap_ready | ap_sync_reg_projPos22_U0_ap_ready);

assign ap_sync_ready = (ap_sync_scale_and_twoNormSquared_for_lub27_U0_ap_ready & ap_sync_projPos22_U0_ap_ready & ap_sync_projNeg_221_U0_ap_ready & ap_sync_loadDDR_data_2124_U0_ap_ready & ap_sync_loadDDR_data_2023_U0_ap_ready);

assign ap_sync_scale_and_twoNormSquared_for_lub27_U0_ap_ready = (scale_and_twoNormSquared_for_lub27_U0_ap_ready | ap_sync_reg_scale_and_twoNormSquared_for_lub27_U0_ap_ready);

assign edot_325_U0_ap_continue = 1'b1;

assign edot_325_U0_ap_start = start_for_edot_325_U0_empty_n;

assign edot_426_U0_ap_continue = 1'b1;

assign edot_426_U0_ap_start = start_for_edot_426_U0_empty_n;

assign loadDDR_data_2023_U0_ap_continue = 1'b1;

assign loadDDR_data_2023_U0_ap_start = ((ap_sync_reg_loadDDR_data_2023_U0_ap_ready ^ 1'b1) & ap_start);

assign loadDDR_data_2124_U0_ap_continue = 1'b1;

assign loadDDR_data_2124_U0_ap_start = ((ap_sync_reg_loadDDR_data_2124_U0_ap_ready ^ 1'b1) & ap_start);

assign m_axi_gmem10_ARADDR = loadDDR_data_2124_U0_m_axi_gmem10_ARADDR;

assign m_axi_gmem10_ARBURST = loadDDR_data_2124_U0_m_axi_gmem10_ARBURST;

assign m_axi_gmem10_ARCACHE = loadDDR_data_2124_U0_m_axi_gmem10_ARCACHE;

assign m_axi_gmem10_ARID = loadDDR_data_2124_U0_m_axi_gmem10_ARID;

assign m_axi_gmem10_ARLEN = loadDDR_data_2124_U0_m_axi_gmem10_ARLEN;

assign m_axi_gmem10_ARLOCK = loadDDR_data_2124_U0_m_axi_gmem10_ARLOCK;

assign m_axi_gmem10_ARPROT = loadDDR_data_2124_U0_m_axi_gmem10_ARPROT;

assign m_axi_gmem10_ARQOS = loadDDR_data_2124_U0_m_axi_gmem10_ARQOS;

assign m_axi_gmem10_ARREGION = loadDDR_data_2124_U0_m_axi_gmem10_ARREGION;

assign m_axi_gmem10_ARSIZE = loadDDR_data_2124_U0_m_axi_gmem10_ARSIZE;

assign m_axi_gmem10_ARUSER = loadDDR_data_2124_U0_m_axi_gmem10_ARUSER;

assign m_axi_gmem10_ARVALID = loadDDR_data_2124_U0_m_axi_gmem10_ARVALID;

assign m_axi_gmem10_AWADDR = 64'd0;

assign m_axi_gmem10_AWBURST = 2'd0;

assign m_axi_gmem10_AWCACHE = 4'd0;

assign m_axi_gmem10_AWID = 1'd0;

assign m_axi_gmem10_AWLEN = 32'd0;

assign m_axi_gmem10_AWLOCK = 2'd0;

assign m_axi_gmem10_AWPROT = 3'd0;

assign m_axi_gmem10_AWQOS = 4'd0;

assign m_axi_gmem10_AWREGION = 4'd0;

assign m_axi_gmem10_AWSIZE = 3'd0;

assign m_axi_gmem10_AWUSER = 1'd0;

assign m_axi_gmem10_AWVALID = 1'b0;

assign m_axi_gmem10_BREADY = 1'b0;

assign m_axi_gmem10_RREADY = loadDDR_data_2124_U0_m_axi_gmem10_RREADY;

assign m_axi_gmem10_WDATA = 512'd0;

assign m_axi_gmem10_WID = 1'd0;

assign m_axi_gmem10_WLAST = 1'b0;

assign m_axi_gmem10_WSTRB = 64'd0;

assign m_axi_gmem10_WUSER = 1'd0;

assign m_axi_gmem10_WVALID = 1'b0;

assign m_axi_gmem7_ARADDR = scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_ARADDR;

assign m_axi_gmem7_ARBURST = scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_ARBURST;

assign m_axi_gmem7_ARCACHE = scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_ARCACHE;

assign m_axi_gmem7_ARID = scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_ARID;

assign m_axi_gmem7_ARLEN = scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_ARLEN;

assign m_axi_gmem7_ARLOCK = scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_ARLOCK;

assign m_axi_gmem7_ARPROT = scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_ARPROT;

assign m_axi_gmem7_ARQOS = scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_ARQOS;

assign m_axi_gmem7_ARREGION = scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_ARREGION;

assign m_axi_gmem7_ARSIZE = scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_ARSIZE;

assign m_axi_gmem7_ARUSER = scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_ARUSER;

assign m_axi_gmem7_ARVALID = scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_ARVALID;

assign m_axi_gmem7_AWADDR = 64'd0;

assign m_axi_gmem7_AWBURST = 2'd0;

assign m_axi_gmem7_AWCACHE = 4'd0;

assign m_axi_gmem7_AWID = 1'd0;

assign m_axi_gmem7_AWLEN = 32'd0;

assign m_axi_gmem7_AWLOCK = 2'd0;

assign m_axi_gmem7_AWPROT = 3'd0;

assign m_axi_gmem7_AWQOS = 4'd0;

assign m_axi_gmem7_AWREGION = 4'd0;

assign m_axi_gmem7_AWSIZE = 3'd0;

assign m_axi_gmem7_AWUSER = 1'd0;

assign m_axi_gmem7_AWVALID = 1'b0;

assign m_axi_gmem7_BREADY = 1'b0;

assign m_axi_gmem7_RREADY = scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_RREADY;

assign m_axi_gmem7_WDATA = 512'd0;

assign m_axi_gmem7_WID = 1'd0;

assign m_axi_gmem7_WLAST = 1'b0;

assign m_axi_gmem7_WSTRB = 64'd0;

assign m_axi_gmem7_WUSER = 1'd0;

assign m_axi_gmem7_WVALID = 1'b0;

assign m_axi_gmem9_ARADDR = loadDDR_data_2023_U0_m_axi_gmem9_ARADDR;

assign m_axi_gmem9_ARBURST = loadDDR_data_2023_U0_m_axi_gmem9_ARBURST;

assign m_axi_gmem9_ARCACHE = loadDDR_data_2023_U0_m_axi_gmem9_ARCACHE;

assign m_axi_gmem9_ARID = loadDDR_data_2023_U0_m_axi_gmem9_ARID;

assign m_axi_gmem9_ARLEN = loadDDR_data_2023_U0_m_axi_gmem9_ARLEN;

assign m_axi_gmem9_ARLOCK = loadDDR_data_2023_U0_m_axi_gmem9_ARLOCK;

assign m_axi_gmem9_ARPROT = loadDDR_data_2023_U0_m_axi_gmem9_ARPROT;

assign m_axi_gmem9_ARQOS = loadDDR_data_2023_U0_m_axi_gmem9_ARQOS;

assign m_axi_gmem9_ARREGION = loadDDR_data_2023_U0_m_axi_gmem9_ARREGION;

assign m_axi_gmem9_ARSIZE = loadDDR_data_2023_U0_m_axi_gmem9_ARSIZE;

assign m_axi_gmem9_ARUSER = loadDDR_data_2023_U0_m_axi_gmem9_ARUSER;

assign m_axi_gmem9_ARVALID = loadDDR_data_2023_U0_m_axi_gmem9_ARVALID;

assign m_axi_gmem9_AWADDR = 64'd0;

assign m_axi_gmem9_AWBURST = 2'd0;

assign m_axi_gmem9_AWCACHE = 4'd0;

assign m_axi_gmem9_AWID = 1'd0;

assign m_axi_gmem9_AWLEN = 32'd0;

assign m_axi_gmem9_AWLOCK = 2'd0;

assign m_axi_gmem9_AWPROT = 3'd0;

assign m_axi_gmem9_AWQOS = 4'd0;

assign m_axi_gmem9_AWREGION = 4'd0;

assign m_axi_gmem9_AWSIZE = 3'd0;

assign m_axi_gmem9_AWUSER = 1'd0;

assign m_axi_gmem9_AWVALID = 1'b0;

assign m_axi_gmem9_BREADY = 1'b0;

assign m_axi_gmem9_RREADY = loadDDR_data_2023_U0_m_axi_gmem9_RREADY;

assign m_axi_gmem9_WDATA = 512'd0;

assign m_axi_gmem9_WID = 1'd0;

assign m_axi_gmem9_WLAST = 1'b0;

assign m_axi_gmem9_WSTRB = 64'd0;

assign m_axi_gmem9_WUSER = 1'd0;

assign m_axi_gmem9_WVALID = 1'b0;

assign pBoundLbResSq_i = scale_and_twoNormSquared_for_lub27_U0_pBoundLbResSq_i;

assign pBoundLbResSq_i_ap_vld = 1'b1;

assign pBoundUbResSq_i = scale_and_twoNormSquared_for_lub27_U0_pBoundUbResSq_i;

assign pBoundUbResSq_i_ap_vld = 1'b1;

assign primalInfeasRay_SVfifo_lb_i_read = projNeg_221_U0_primalInfeasRay_SVfifo_lb_i_read;

assign primalInfeasRay_SVfifo_ub_i_read = projPos22_U0_primalInfeasRay_SVfifo_ub_i_read;

assign projNeg_221_U0_ap_continue = 1'b1;

assign projNeg_221_U0_ap_start = ((ap_sync_reg_projNeg_221_U0_ap_ready ^ 1'b1) & ap_start);

assign projPos22_U0_ap_continue = 1'b1;

assign projPos22_U0_ap_start = ((ap_sync_reg_projPos22_U0_ap_ready ^ 1'b1) & ap_start);

assign scale_and_twoNormSquared_for_lub27_U0_ap_continue = ap_continue;

assign scale_and_twoNormSquared_for_lub27_U0_ap_start = ((ap_sync_reg_scale_and_twoNormSquared_for_lub27_U0_ap_ready ^ 1'b1) & ap_start);

assign start_for_edot_325_U0_din = 1'b1;

assign start_for_edot_426_U0_din = 1'b1;

endmodule //Infeasi_Res_S2_Primal_Bound
