TimeQuest Timing Analyzer report for project
Wed Nov 24 14:11:47 2021
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLOCK_50'
 12. Slow Model Setup: 'bullet:bullet1|current_state.WAIT'
 13. Slow Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'
 14. Slow Model Hold: 'CLOCK_50'
 15. Slow Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'
 16. Slow Model Hold: 'bullet:bullet1|current_state.WAIT'
 17. Slow Model Recovery: 'VGA|mypll|altpll_component|pll|clk[0]'
 18. Slow Model Removal: 'VGA|mypll|altpll_component|pll|clk[0]'
 19. Slow Model Minimum Pulse Width: 'bullet:bullet1|current_state.WAIT'
 20. Slow Model Minimum Pulse Width: 'CLOCK_50'
 21. Slow Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'
 22. Setup Times
 23. Hold Times
 24. Clock to Output Times
 25. Minimum Clock to Output Times
 26. Fast Model Setup Summary
 27. Fast Model Hold Summary
 28. Fast Model Recovery Summary
 29. Fast Model Removal Summary
 30. Fast Model Minimum Pulse Width Summary
 31. Fast Model Setup: 'CLOCK_50'
 32. Fast Model Setup: 'bullet:bullet1|current_state.WAIT'
 33. Fast Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'
 34. Fast Model Hold: 'CLOCK_50'
 35. Fast Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'
 36. Fast Model Hold: 'bullet:bullet1|current_state.WAIT'
 37. Fast Model Recovery: 'VGA|mypll|altpll_component|pll|clk[0]'
 38. Fast Model Removal: 'VGA|mypll|altpll_component|pll|clk[0]'
 39. Fast Model Minimum Pulse Width: 'bullet:bullet1|current_state.WAIT'
 40. Fast Model Minimum Pulse Width: 'CLOCK_50'
 41. Fast Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Multicorner Timing Analysis Summary
 47. Setup Times
 48. Hold Times
 49. Clock to Output Times
 50. Minimum Clock to Output Times
 51. Setup Transfers
 52. Hold Transfers
 53. Recovery Transfers
 54. Removal Transfers
 55. Report TCCS
 56. Report RSKM
 57. Unconstrained Paths
 58. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; project                                                           ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                ;
+---------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+
; Clock Name                            ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                  ; Targets                                   ;
+---------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+
; bullet:bullet1|current_state.WAIT     ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                         ; { bullet:bullet1|current_state.WAIT }     ;
; CLOCK_50                              ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                         ; { CLOCK_50 }                              ;
; VGA|mypll|altpll_component|pll|clk[0] ; Generated ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; VGA|mypll|altpll_component|pll|inclk[0] ; { VGA|mypll|altpll_component|pll|clk[0] } ;
+---------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+


+-----------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                     ;
+------------+-----------------+---------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                            ; Note ;
+------------+-----------------+---------------------------------------+------+
; 50.96 MHz  ; 50.96 MHz       ; CLOCK_50                              ;      ;
; 161.06 MHz ; 161.06 MHz      ; VGA|mypll|altpll_component|pll|clk[0] ;      ;
+------------+-----------------+---------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------+
; Slow Model Setup Summary                                       ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; -4.423 ; -115.717      ;
; bullet:bullet1|current_state.WAIT     ; -2.483 ; -4.022        ;
; VGA|mypll|altpll_component|pll|clk[0] ; 33.791 ; 0.000         ;
+---------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Slow Model Hold Summary                                        ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; -2.535 ; -45.203       ;
; VGA|mypll|altpll_component|pll|clk[0] ; 0.391  ; 0.000         ;
; bullet:bullet1|current_state.WAIT     ; 1.677  ; 0.000         ;
+---------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Slow Model Recovery Summary                                    ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; VGA|mypll|altpll_component|pll|clk[0] ; 13.309 ; 0.000         ;
+---------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Slow Model Removal Summary                                    ;
+---------------------------------------+-------+---------------+
; Clock                                 ; Slack ; End Point TNS ;
+---------------------------------------+-------+---------------+
; VGA|mypll|altpll_component|pll|clk[0] ; 5.148 ; 0.000         ;
+---------------------------------------+-------+---------------+


+----------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                         ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; bullet:bullet1|current_state.WAIT     ; 0.500  ; 0.000         ;
; CLOCK_50                              ; 7.500  ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 17.873 ; 0.000         ;
+---------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                           ;
+--------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                                                                                                        ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; -4.423 ; control:comb_11|addselect.01_1854 ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_address_reg5 ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; -0.127     ; 4.761      ;
; -4.279 ; control:comb_11|addselect.01_1854 ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_address_reg7 ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; -0.127     ; 4.617      ;
; -4.190 ; control:comb_11|addselect.01_1854 ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_address_reg1 ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; -0.127     ; 4.528      ;
; -4.143 ; control:comb_11|addselect.01_1854 ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_address_reg6 ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; -0.127     ; 4.481      ;
; -4.022 ; control:comb_11|addselect.01_1854 ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_address_reg3 ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; -0.127     ; 4.360      ;
; -3.989 ; control:comb_11|addselect.01_1854 ; control:comb_11|wall_destoryed[5]                                                                                              ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; -0.188     ; 4.337      ;
; -3.982 ; control:comb_11|addselect.01_1854 ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_address_reg2 ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; -0.127     ; 4.320      ;
; -3.950 ; control:comb_11|addselect.01_1854 ; control:comb_11|wall_destoryed[6]                                                                                              ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; -0.185     ; 4.301      ;
; -3.795 ; control:comb_11|addselect.01_1854 ; control:comb_11|wall_destoryed[7]                                                                                              ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; -0.183     ; 4.148      ;
; -3.727 ; control:comb_11|addselect.01_1854 ; control:comb_11|wall_destoryed[1]                                                                                              ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; -0.184     ; 4.079      ;
; -3.644 ; control:comb_11|addselect.01_1854 ; control:comb_11|wall_destoryed[2]                                                                                              ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; -0.184     ; 3.996      ;
; -3.578 ; control:comb_11|addselect.01_1854 ; control:comb_11|wall_destoryed[3]                                                                                              ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; -0.184     ; 3.930      ;
; -3.136 ; control:comb_11|addselect.10_1846 ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_address_reg2 ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; -0.025     ; 3.576      ;
; -3.110 ; control:comb_11|addselect.01_1854 ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_address_reg4 ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; -0.127     ; 3.448      ;
; -3.087 ; control:comb_11|addselect.10_1846 ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_address_reg5 ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; -0.025     ; 3.527      ;
; -2.992 ; control:comb_11|addselect.10_1846 ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_address_reg7 ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; -0.025     ; 3.432      ;
; -2.897 ; control:comb_11|addselect.10_1846 ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_address_reg3 ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; -0.025     ; 3.337      ;
; -2.798 ; control:comb_11|addselect.10_1846 ; control:comb_11|wall_destoryed[2]                                                                                              ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; -0.082     ; 3.252      ;
; -2.687 ; control:comb_11|addselect.01_1854 ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_address_reg0 ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; -0.127     ; 3.025      ;
; -2.653 ; control:comb_11|addselect.10_1846 ; control:comb_11|wall_destoryed[5]                                                                                              ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; -0.086     ; 3.103      ;
; -2.602 ; control:comb_11|addselect.10_1846 ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_address_reg1 ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; -0.025     ; 3.042      ;
; -2.537 ; control:comb_11|addselect.10_1846 ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_address_reg6 ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; -0.025     ; 2.977      ;
; -2.508 ; control:comb_11|addselect.10_1846 ; control:comb_11|wall_destoryed[7]                                                                                              ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; -0.081     ; 2.963      ;
; -2.453 ; control:comb_11|addselect.10_1846 ; control:comb_11|wall_destoryed[3]                                                                                              ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; -0.082     ; 2.907      ;
; -2.424 ; control:comb_11|addselect.01_1854 ; control:comb_11|wall_destoryed[4]                                                                                              ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; -0.183     ; 2.777      ;
; -2.344 ; control:comb_11|addselect.10_1846 ; control:comb_11|wall_destoryed[6]                                                                                              ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; -0.083     ; 2.797      ;
; -2.228 ; control:comb_11|addselect.01_1854 ; control:comb_11|wall_destoryed[0]                                                                                              ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; -0.183     ; 2.581      ;
; -2.139 ; control:comb_11|addselect.10_1846 ; control:comb_11|wall_destoryed[1]                                                                                              ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; -0.082     ; 2.593      ;
; -1.429 ; control:comb_11|addselect.10_1846 ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_address_reg4 ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; -0.025     ; 1.869      ;
; -1.396 ; control:comb_11|addselect.10_1846 ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_address_reg0 ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; -0.025     ; 1.836      ;
; -1.235 ; bullet:bullet1|current_state.WAIT ; tank:tank4|current_state.DOWN                                                                                                  ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 2.675      ; 4.696      ;
; -1.235 ; bullet:bullet1|current_state.WAIT ; tank:tank4|current_state.UP                                                                                                    ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 2.675      ; 4.696      ;
; -1.231 ; bullet:bullet1|current_state.WAIT ; tank:tank4|current_state.LEFT                                                                                                  ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 2.675      ; 4.692      ;
; -1.231 ; bullet:bullet1|current_state.WAIT ; tank:tank4|current_state.RIGHT                                                                                                 ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 2.675      ; 4.692      ;
; -1.213 ; bullet:bullet1|current_state.WAIT ; tank:tank2|current_state.UP                                                                                                    ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 2.650      ; 4.649      ;
; -1.212 ; bullet:bullet1|current_state.WAIT ; tank:tank2|current_state.DOWN                                                                                                  ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 2.650      ; 4.648      ;
; -1.211 ; bullet:bullet1|current_state.WAIT ; tank:tank2|current_state.RIGHT                                                                                                 ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 2.650      ; 4.647      ;
; -1.211 ; bullet:bullet1|current_state.WAIT ; tank:tank2|current_state.LEFT                                                                                                  ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 2.650      ; 4.647      ;
; -1.202 ; bullet:bullet1|current_state.WAIT ; tank:tank4|current_state.STATIC                                                                                                ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 2.675      ; 4.663      ;
; -1.187 ; bullet:bullet1|current_state.WAIT ; tank:tank1|current_state.RIGHT                                                                                                 ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 2.648      ; 4.621      ;
; -1.187 ; bullet:bullet1|current_state.WAIT ; tank:tank1|current_state.LEFT                                                                                                  ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 2.648      ; 4.621      ;
; -1.187 ; bullet:bullet1|current_state.WAIT ; tank:tank1|current_state.UP                                                                                                    ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 2.648      ; 4.621      ;
; -1.181 ; bullet:bullet1|current_state.WAIT ; tank:tank1|current_state.DOWN                                                                                                  ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 2.648      ; 4.615      ;
; -1.106 ; bullet:bullet1|current_state.WAIT ; tank:tank3|current_state.STATIC                                                                                                ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 2.675      ; 4.567      ;
; -1.100 ; bullet:bullet1|current_state.WAIT ; tank:tank1|current_state.STATIC                                                                                                ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 2.675      ; 4.561      ;
; -1.097 ; bullet:bullet1|current_state.WAIT ; tank:tank2|current_state.STATIC                                                                                                ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 2.675      ; 4.558      ;
; -1.080 ; bullet:bullet1|current_state.WAIT ; tank:tank3|current_state.LEFT                                                                                                  ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 2.647      ; 4.513      ;
; -1.079 ; bullet:bullet1|current_state.WAIT ; tank:tank3|current_state.UP                                                                                                    ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 2.647      ; 4.512      ;
; -1.078 ; bullet:bullet1|current_state.WAIT ; tank:tank3|current_state.DOWN                                                                                                  ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 2.647      ; 4.511      ;
; -1.078 ; bullet:bullet1|current_state.WAIT ; tank:tank3|current_state.RIGHT                                                                                                 ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 2.647      ; 4.511      ;
; -0.937 ; control:comb_11|addselect.10_1846 ; control:comb_11|wall_destoryed[0]                                                                                              ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; -0.081     ; 1.392      ;
; -0.743 ; control:comb_11|addselect.10_1846 ; control:comb_11|wall_destoryed[4]                                                                                              ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; -0.081     ; 1.198      ;
; -0.735 ; bullet:bullet1|current_state.WAIT ; tank:tank4|current_state.DOWN                                                                                                  ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 1.000        ; 2.675      ; 4.696      ;
; -0.735 ; bullet:bullet1|current_state.WAIT ; tank:tank4|current_state.UP                                                                                                    ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 1.000        ; 2.675      ; 4.696      ;
; -0.731 ; bullet:bullet1|current_state.WAIT ; tank:tank4|current_state.LEFT                                                                                                  ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 1.000        ; 2.675      ; 4.692      ;
; -0.731 ; bullet:bullet1|current_state.WAIT ; tank:tank4|current_state.RIGHT                                                                                                 ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 1.000        ; 2.675      ; 4.692      ;
; -0.713 ; bullet:bullet1|current_state.WAIT ; tank:tank2|current_state.UP                                                                                                    ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 1.000        ; 2.650      ; 4.649      ;
; -0.712 ; bullet:bullet1|current_state.WAIT ; tank:tank2|current_state.DOWN                                                                                                  ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 1.000        ; 2.650      ; 4.648      ;
; -0.711 ; bullet:bullet1|current_state.WAIT ; tank:tank2|current_state.RIGHT                                                                                                 ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 1.000        ; 2.650      ; 4.647      ;
; -0.711 ; bullet:bullet1|current_state.WAIT ; tank:tank2|current_state.LEFT                                                                                                  ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 1.000        ; 2.650      ; 4.647      ;
; -0.702 ; bullet:bullet1|current_state.WAIT ; tank:tank4|current_state.STATIC                                                                                                ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 1.000        ; 2.675      ; 4.663      ;
; -0.687 ; bullet:bullet1|current_state.WAIT ; tank:tank1|current_state.RIGHT                                                                                                 ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 1.000        ; 2.648      ; 4.621      ;
; -0.687 ; bullet:bullet1|current_state.WAIT ; tank:tank1|current_state.LEFT                                                                                                  ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 1.000        ; 2.648      ; 4.621      ;
; -0.687 ; bullet:bullet1|current_state.WAIT ; tank:tank1|current_state.UP                                                                                                    ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 1.000        ; 2.648      ; 4.621      ;
; -0.681 ; bullet:bullet1|current_state.WAIT ; tank:tank1|current_state.DOWN                                                                                                  ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 1.000        ; 2.648      ; 4.615      ;
; -0.663 ; bullet:bullet1|current_state.WAIT ; bullet:bullet3|by[0]                                                                                                           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 2.681      ; 4.130      ;
; -0.663 ; bullet:bullet1|current_state.WAIT ; bullet:bullet3|by[1]                                                                                                           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 2.681      ; 4.130      ;
; -0.663 ; bullet:bullet1|current_state.WAIT ; bullet:bullet3|by[2]                                                                                                           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 2.681      ; 4.130      ;
; -0.663 ; bullet:bullet1|current_state.WAIT ; bullet:bullet3|by[3]                                                                                                           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 2.681      ; 4.130      ;
; -0.663 ; bullet:bullet1|current_state.WAIT ; bullet:bullet3|by[4]                                                                                                           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 2.681      ; 4.130      ;
; -0.663 ; bullet:bullet1|current_state.WAIT ; bullet:bullet3|by[5]                                                                                                           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 2.681      ; 4.130      ;
; -0.663 ; bullet:bullet1|current_state.WAIT ; bullet:bullet3|by[6]                                                                                                           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 2.681      ; 4.130      ;
; -0.606 ; bullet:bullet1|current_state.WAIT ; tank:tank3|current_state.STATIC                                                                                                ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 1.000        ; 2.675      ; 4.567      ;
; -0.600 ; bullet:bullet1|current_state.WAIT ; tank:tank1|current_state.STATIC                                                                                                ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 1.000        ; 2.675      ; 4.561      ;
; -0.597 ; bullet:bullet1|current_state.WAIT ; tank:tank2|current_state.STATIC                                                                                                ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 1.000        ; 2.675      ; 4.558      ;
; -0.580 ; bullet:bullet1|current_state.WAIT ; tank:tank3|current_state.LEFT                                                                                                  ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 1.000        ; 2.647      ; 4.513      ;
; -0.579 ; bullet:bullet1|current_state.WAIT ; tank:tank3|current_state.UP                                                                                                    ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 1.000        ; 2.647      ; 4.512      ;
; -0.578 ; bullet:bullet1|current_state.WAIT ; tank:tank3|current_state.DOWN                                                                                                  ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 1.000        ; 2.647      ; 4.511      ;
; -0.578 ; bullet:bullet1|current_state.WAIT ; tank:tank3|current_state.RIGHT                                                                                                 ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 1.000        ; 2.647      ; 4.511      ;
; -0.490 ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|bx[0]                                                                                                           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 2.693      ; 3.969      ;
; -0.490 ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|bx[1]                                                                                                           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 2.693      ; 3.969      ;
; -0.490 ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|bx[2]                                                                                                           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 2.693      ; 3.969      ;
; -0.490 ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|bx[3]                                                                                                           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 2.693      ; 3.969      ;
; -0.490 ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|bx[4]                                                                                                           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 2.693      ; 3.969      ;
; -0.490 ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|bx[5]                                                                                                           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 2.693      ; 3.969      ;
; -0.490 ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|bx[6]                                                                                                           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 2.693      ; 3.969      ;
; -0.490 ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|bx[7]                                                                                                           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 2.693      ; 3.969      ;
; -0.473 ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|by[0]                                                                                                           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 2.693      ; 3.952      ;
; -0.473 ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|by[1]                                                                                                           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 2.693      ; 3.952      ;
; -0.473 ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|by[2]                                                                                                           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 2.693      ; 3.952      ;
; -0.473 ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|by[3]                                                                                                           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 2.693      ; 3.952      ;
; -0.473 ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|by[4]                                                                                                           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 2.693      ; 3.952      ;
; -0.473 ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|by[5]                                                                                                           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 2.693      ; 3.952      ;
; -0.473 ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|by[6]                                                                                                           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 2.693      ; 3.952      ;
; -0.424 ; bullet:bullet1|current_state.WAIT ; tank:tank4|xpos[0]                                                                                                             ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 2.673      ; 3.883      ;
; -0.424 ; bullet:bullet1|current_state.WAIT ; tank:tank4|xpos[1]                                                                                                             ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 2.673      ; 3.883      ;
; -0.424 ; bullet:bullet1|current_state.WAIT ; tank:tank4|xpos[2]                                                                                                             ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 2.673      ; 3.883      ;
; -0.424 ; bullet:bullet1|current_state.WAIT ; tank:tank4|xpos[3]                                                                                                             ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 2.673      ; 3.883      ;
; -0.424 ; bullet:bullet1|current_state.WAIT ; tank:tank4|xpos[4]                                                                                                             ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 2.673      ; 3.883      ;
; -0.424 ; bullet:bullet1|current_state.WAIT ; tank:tank4|xpos[5]                                                                                                             ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 2.673      ; 3.883      ;
+--------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'bullet:bullet1|current_state.WAIT'                                                                                                                           ;
+--------+----------------------------------------+-----------------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                           ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-----------------------------------+--------------+-----------------------------------+--------------+------------+------------+
; -2.483 ; control:comb_11|current_state.T4_WAIT  ; control:comb_11|addselect.01_1854 ; CLOCK_50     ; bullet:bullet1|current_state.WAIT ; 0.500        ; 0.209      ; 2.231      ;
; -2.419 ; control:comb_11|current_state.T4_CHECK ; control:comb_11|addselect.01_1854 ; CLOCK_50     ; bullet:bullet1|current_state.WAIT ; 0.500        ; 0.209      ; 2.167      ;
; -2.335 ; control:comb_11|current_state.T3_CHECK ; control:comb_11|addselect.01_1854 ; CLOCK_50     ; bullet:bullet1|current_state.WAIT ; 0.500        ; 0.209      ; 2.083      ;
; -2.188 ; control:comb_11|current_state.T3_WAIT  ; control:comb_11|addselect.01_1854 ; CLOCK_50     ; bullet:bullet1|current_state.WAIT ; 0.500        ; 0.209      ; 1.936      ;
; -2.107 ; control:comb_11|current_state.T1_CHECK ; control:comb_11|addselect.01_1854 ; CLOCK_50     ; bullet:bullet1|current_state.WAIT ; 0.500        ; 0.209      ; 1.855      ;
; -2.080 ; control:comb_11|current_state.T2_WAIT  ; control:comb_11|addselect.01_1854 ; CLOCK_50     ; bullet:bullet1|current_state.WAIT ; 0.500        ; 0.209      ; 1.828      ;
; -2.044 ; control:comb_11|current_state.SETMAP   ; control:comb_11|addselect.01_1854 ; CLOCK_50     ; bullet:bullet1|current_state.WAIT ; 0.500        ; 0.211      ; 1.794      ;
; -1.957 ; control:comb_11|current_state.T1_WAIT  ; control:comb_11|addselect.01_1854 ; CLOCK_50     ; bullet:bullet1|current_state.WAIT ; 0.500        ; 0.183      ; 1.679      ;
; -1.941 ; control:comb_11|current_state.T2_CHECK ; control:comb_11|addselect.01_1854 ; CLOCK_50     ; bullet:bullet1|current_state.WAIT ; 0.500        ; 0.209      ; 1.689      ;
; -1.539 ; control:comb_11|current_state.SETMAP   ; control:comb_11|addselect.10_1846 ; CLOCK_50     ; bullet:bullet1|current_state.WAIT ; 0.500        ; 0.109      ; 1.286      ;
+--------+----------------------------------------+-----------------------------------+--------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                                                                                             ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 33.791 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 6.220      ;
; 33.791 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 6.220      ;
; 33.791 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 6.220      ;
; 33.791 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 6.220      ;
; 33.791 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 6.220      ;
; 33.791 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 6.220      ;
; 33.791 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 6.220      ;
; 33.791 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 6.220      ;
; 33.791 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 6.220      ;
; 33.791 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 6.220      ;
; 33.791 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 6.220      ;
; 33.791 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 6.220      ;
; 33.900 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a14~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.039      ; 6.104      ;
; 33.900 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a14~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.039      ; 6.104      ;
; 33.900 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a14~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.039      ; 6.104      ;
; 33.900 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a14~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.039      ; 6.104      ;
; 33.900 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a14~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.039      ; 6.104      ;
; 33.900 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a14~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.039      ; 6.104      ;
; 33.900 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a14~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.039      ; 6.104      ;
; 33.900 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a14~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.039      ; 6.104      ;
; 33.900 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a14~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.039      ; 6.104      ;
; 33.900 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a14~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.039      ; 6.104      ;
; 33.900 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a14~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.039      ; 6.104      ;
; 33.900 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a14~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.039      ; 6.104      ;
; 33.903 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 6.112      ;
; 33.903 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 6.112      ;
; 33.903 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 6.112      ;
; 33.903 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 6.112      ;
; 33.903 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 6.112      ;
; 33.903 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 6.112      ;
; 33.903 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 6.112      ;
; 33.903 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 6.112      ;
; 33.903 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 6.112      ;
; 33.903 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 6.112      ;
; 33.903 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 6.112      ;
; 33.903 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 6.112      ;
; 33.922 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 6.090      ;
; 33.922 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 6.090      ;
; 33.922 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 6.090      ;
; 33.922 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 6.090      ;
; 33.922 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 6.090      ;
; 33.922 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 6.090      ;
; 33.922 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 6.090      ;
; 33.922 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 6.090      ;
; 33.922 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 6.090      ;
; 33.922 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 6.090      ;
; 33.922 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 6.090      ;
; 33.922 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 6.090      ;
; 33.930 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 6.082      ;
; 33.930 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 6.082      ;
; 33.930 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 6.082      ;
; 33.930 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 6.082      ;
; 33.930 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 6.082      ;
; 33.930 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 6.082      ;
; 33.930 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 6.082      ;
; 33.930 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 6.082      ;
; 33.930 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 6.082      ;
; 33.930 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 6.082      ;
; 33.930 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 6.082      ;
; 33.930 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 6.082      ;
; 33.991 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 6.021      ;
; 33.991 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 6.021      ;
; 33.991 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 6.021      ;
; 33.991 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 6.021      ;
; 33.991 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 6.021      ;
; 33.991 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 6.021      ;
; 33.991 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 6.021      ;
; 33.991 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 6.021      ;
; 33.991 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 6.021      ;
; 33.991 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 6.021      ;
; 33.991 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 6.021      ;
; 33.991 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 6.021      ;
; 34.003 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 6.008      ;
; 34.003 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 6.008      ;
; 34.003 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 6.008      ;
; 34.003 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 6.008      ;
; 34.003 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 6.008      ;
; 34.003 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 6.008      ;
; 34.003 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 6.008      ;
; 34.003 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 6.008      ;
; 34.003 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 6.008      ;
; 34.003 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 6.008      ;
; 34.003 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 6.008      ;
; 34.003 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 6.008      ;
; 34.008 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 6.022      ;
; 34.008 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 6.022      ;
; 34.008 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 6.022      ;
; 34.008 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 6.022      ;
; 34.008 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 6.022      ;
; 34.008 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 6.022      ;
; 34.008 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 6.022      ;
; 34.008 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 6.022      ;
; 34.008 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 6.022      ;
; 34.008 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 6.022      ;
; 34.008 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 6.022      ;
; 34.008 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 6.022      ;
; 34.031 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a14~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.040      ; 5.974      ;
; 34.031 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a14~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.040      ; 5.974      ;
; 34.031 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a14~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.040      ; 5.974      ;
; 34.031 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a14~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.040      ; 5.974      ;
+--------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                    ;
+--------+-----------------------------------+----------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+----------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; -2.535 ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|current_state.WAIT      ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.676      ; 0.657      ;
; -2.102 ; bullet:bullet1|current_state.WAIT ; tank:tank1|current_state.INITIAL       ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.676      ; 1.090      ;
; -2.035 ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|current_state.WAIT      ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; -0.500       ; 2.676      ; 0.657      ;
; -1.602 ; bullet:bullet1|current_state.WAIT ; tank:tank1|current_state.INITIAL       ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; -0.500       ; 2.676      ; 1.090      ;
; -0.771 ; bullet:bullet1|current_state.WAIT ; control:comb_11|current_state.B2_WAIT  ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.697      ; 2.442      ;
; -0.592 ; bullet:bullet1|current_state.WAIT ; bullet:bullet2|current_state.READY     ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.686      ; 2.610      ;
; -0.579 ; bullet:bullet1|current_state.WAIT ; control:comb_11|current_state.B3_CHECK ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.697      ; 2.634      ;
; -0.560 ; bullet:bullet1|current_state.WAIT ; draw:comb_12|b1dd[2]                   ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.697      ; 2.653      ;
; -0.543 ; bullet:bullet1|current_state.WAIT ; tank:tank3|dividerout[10]              ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.658      ; 2.631      ;
; -0.543 ; bullet:bullet1|current_state.WAIT ; tank:tank3|dividerout[11]              ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.658      ; 2.631      ;
; -0.543 ; bullet:bullet1|current_state.WAIT ; tank:tank3|dividerout[12]              ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.658      ; 2.631      ;
; -0.543 ; bullet:bullet1|current_state.WAIT ; tank:tank3|dividerout[13]              ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.658      ; 2.631      ;
; -0.543 ; bullet:bullet1|current_state.WAIT ; tank:tank3|dividerout[14]              ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.658      ; 2.631      ;
; -0.543 ; bullet:bullet1|current_state.WAIT ; tank:tank3|dividerout[15]              ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.658      ; 2.631      ;
; -0.543 ; bullet:bullet1|current_state.WAIT ; tank:tank3|dividerout[16]              ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.658      ; 2.631      ;
; -0.543 ; bullet:bullet1|current_state.WAIT ; tank:tank3|dividerout[17]              ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.658      ; 2.631      ;
; -0.543 ; bullet:bullet1|current_state.WAIT ; tank:tank3|dividerout[18]              ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.658      ; 2.631      ;
; -0.543 ; bullet:bullet1|current_state.WAIT ; tank:tank3|dividerout[19]              ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.658      ; 2.631      ;
; -0.543 ; bullet:bullet1|current_state.WAIT ; tank:tank3|dividerout[20]              ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.658      ; 2.631      ;
; -0.534 ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|dividerout[10]          ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.678      ; 2.660      ;
; -0.534 ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|dividerout[11]          ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.678      ; 2.660      ;
; -0.534 ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|dividerout[12]          ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.678      ; 2.660      ;
; -0.534 ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|dividerout[13]          ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.678      ; 2.660      ;
; -0.534 ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|dividerout[14]          ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.678      ; 2.660      ;
; -0.534 ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|dividerout[15]          ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.678      ; 2.660      ;
; -0.534 ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|dividerout[16]          ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.678      ; 2.660      ;
; -0.534 ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|dividerout[17]          ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.678      ; 2.660      ;
; -0.534 ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|dividerout[18]          ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.678      ; 2.660      ;
; -0.534 ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|dividerout[19]          ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.678      ; 2.660      ;
; -0.529 ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|dividerout[0]           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.668      ; 2.655      ;
; -0.529 ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|dividerout[1]           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.668      ; 2.655      ;
; -0.529 ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|dividerout[2]           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.668      ; 2.655      ;
; -0.529 ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|dividerout[3]           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.668      ; 2.655      ;
; -0.529 ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|dividerout[4]           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.668      ; 2.655      ;
; -0.529 ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|dividerout[5]           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.668      ; 2.655      ;
; -0.529 ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|dividerout[6]           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.668      ; 2.655      ;
; -0.529 ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|dividerout[7]           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.668      ; 2.655      ;
; -0.529 ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|dividerout[8]           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.668      ; 2.655      ;
; -0.529 ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|dividerout[9]           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.668      ; 2.655      ;
; -0.512 ; bullet:bullet1|current_state.WAIT ; draw:comb_12|b2dd[2]                   ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.695      ; 2.699      ;
; -0.474 ; bullet:bullet1|current_state.WAIT ; bullet:bullet3|bx[0]                   ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.696      ; 2.738      ;
; -0.474 ; bullet:bullet1|current_state.WAIT ; bullet:bullet3|bx[1]                   ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.696      ; 2.738      ;
; -0.474 ; bullet:bullet1|current_state.WAIT ; bullet:bullet3|bx[2]                   ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.696      ; 2.738      ;
; -0.474 ; bullet:bullet1|current_state.WAIT ; bullet:bullet3|bx[3]                   ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.696      ; 2.738      ;
; -0.474 ; bullet:bullet1|current_state.WAIT ; bullet:bullet3|bx[4]                   ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.696      ; 2.738      ;
; -0.474 ; bullet:bullet1|current_state.WAIT ; bullet:bullet3|bx[5]                   ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.696      ; 2.738      ;
; -0.474 ; bullet:bullet1|current_state.WAIT ; bullet:bullet3|bx[6]                   ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.696      ; 2.738      ;
; -0.474 ; bullet:bullet1|current_state.WAIT ; bullet:bullet3|bx[7]                   ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.696      ; 2.738      ;
; -0.412 ; bullet:bullet1|current_state.WAIT ; control:comb_11|current_state.B4_WAIT  ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.697      ; 2.801      ;
; -0.410 ; bullet:bullet1|current_state.WAIT ; bullet:bullet4|current_state.READY     ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.682      ; 2.788      ;
; -0.395 ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|current_state.READY     ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.674      ; 2.795      ;
; -0.368 ; bullet:bullet1|current_state.WAIT ; draw:comb_12|b4dd[2]                   ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.690      ; 2.838      ;
; -0.364 ; bullet:bullet1|current_state.WAIT ; draw:comb_12|b3dd[2]                   ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.690      ; 2.842      ;
; -0.339 ; bullet:bullet1|current_state.WAIT ; bullet:bullet4|bx[0]                   ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.695      ; 2.872      ;
; -0.339 ; bullet:bullet1|current_state.WAIT ; bullet:bullet4|bx[1]                   ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.695      ; 2.872      ;
; -0.339 ; bullet:bullet1|current_state.WAIT ; bullet:bullet4|bx[2]                   ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.695      ; 2.872      ;
; -0.339 ; bullet:bullet1|current_state.WAIT ; bullet:bullet4|bx[3]                   ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.695      ; 2.872      ;
; -0.339 ; bullet:bullet1|current_state.WAIT ; bullet:bullet4|bx[4]                   ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.695      ; 2.872      ;
; -0.339 ; bullet:bullet1|current_state.WAIT ; bullet:bullet4|bx[5]                   ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.695      ; 2.872      ;
; -0.339 ; bullet:bullet1|current_state.WAIT ; bullet:bullet4|bx[6]                   ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.695      ; 2.872      ;
; -0.339 ; bullet:bullet1|current_state.WAIT ; bullet:bullet4|bx[7]                   ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.695      ; 2.872      ;
; -0.310 ; bullet:bullet1|current_state.WAIT ; bullet:bullet3|current_state.READY     ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.693      ; 2.899      ;
; -0.273 ; bullet:bullet1|current_state.WAIT ; tank:tank4|counter_output[0]           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.665      ; 2.908      ;
; -0.273 ; bullet:bullet1|current_state.WAIT ; tank:tank4|counter_output[2]           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.665      ; 2.908      ;
; -0.273 ; bullet:bullet1|current_state.WAIT ; tank:tank4|counter_output[3]           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.665      ; 2.908      ;
; -0.273 ; bullet:bullet1|current_state.WAIT ; tank:tank4|counter_output[1]           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.665      ; 2.908      ;
; -0.271 ; bullet:bullet1|current_state.WAIT ; control:comb_11|current_state.B2_WAIT  ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; -0.500       ; 2.697      ; 2.442      ;
; -0.213 ; bullet:bullet1|current_state.WAIT ; control:comb_11|current_state.B3_WAIT  ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.697      ; 3.000      ;
; -0.197 ; bullet:bullet1|current_state.WAIT ; tank:tank3|counter_output[1]           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.665      ; 2.984      ;
; -0.197 ; bullet:bullet1|current_state.WAIT ; tank:tank3|counter_output[2]           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.665      ; 2.984      ;
; -0.197 ; bullet:bullet1|current_state.WAIT ; tank:tank3|counter_output[3]           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.665      ; 2.984      ;
; -0.197 ; bullet:bullet1|current_state.WAIT ; tank:tank3|counter_output[0]           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.665      ; 2.984      ;
; -0.177 ; bullet:bullet1|current_state.WAIT ; bullet:bullet2|dividerout[0]           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.667      ; 3.006      ;
; -0.177 ; bullet:bullet1|current_state.WAIT ; bullet:bullet2|dividerout[1]           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.667      ; 3.006      ;
; -0.177 ; bullet:bullet1|current_state.WAIT ; bullet:bullet2|dividerout[2]           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.667      ; 3.006      ;
; -0.177 ; bullet:bullet1|current_state.WAIT ; bullet:bullet2|dividerout[3]           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.667      ; 3.006      ;
; -0.177 ; bullet:bullet1|current_state.WAIT ; bullet:bullet2|dividerout[4]           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.667      ; 3.006      ;
; -0.177 ; bullet:bullet1|current_state.WAIT ; bullet:bullet2|dividerout[5]           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.667      ; 3.006      ;
; -0.177 ; bullet:bullet1|current_state.WAIT ; bullet:bullet2|dividerout[6]           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.667      ; 3.006      ;
; -0.177 ; bullet:bullet1|current_state.WAIT ; bullet:bullet2|dividerout[7]           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.667      ; 3.006      ;
; -0.177 ; bullet:bullet1|current_state.WAIT ; bullet:bullet2|dividerout[8]           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.667      ; 3.006      ;
; -0.177 ; bullet:bullet1|current_state.WAIT ; bullet:bullet2|dividerout[9]           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.667      ; 3.006      ;
; -0.176 ; bullet:bullet1|current_state.WAIT ; control:comb_11|current_state.B4_READY ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.697      ; 3.037      ;
; -0.167 ; bullet:bullet1|current_state.WAIT ; bullet:bullet2|dividerout[10]          ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.657      ; 3.006      ;
; -0.167 ; bullet:bullet1|current_state.WAIT ; bullet:bullet2|dividerout[11]          ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.657      ; 3.006      ;
; -0.167 ; bullet:bullet1|current_state.WAIT ; bullet:bullet2|dividerout[12]          ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.657      ; 3.006      ;
; -0.167 ; bullet:bullet1|current_state.WAIT ; bullet:bullet2|dividerout[13]          ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.657      ; 3.006      ;
; -0.167 ; bullet:bullet1|current_state.WAIT ; bullet:bullet2|dividerout[14]          ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.657      ; 3.006      ;
; -0.167 ; bullet:bullet1|current_state.WAIT ; bullet:bullet2|dividerout[15]          ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.657      ; 3.006      ;
; -0.167 ; bullet:bullet1|current_state.WAIT ; bullet:bullet2|dividerout[16]          ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.657      ; 3.006      ;
; -0.167 ; bullet:bullet1|current_state.WAIT ; bullet:bullet2|dividerout[17]          ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.657      ; 3.006      ;
; -0.167 ; bullet:bullet1|current_state.WAIT ; bullet:bullet2|dividerout[18]          ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.657      ; 3.006      ;
; -0.167 ; bullet:bullet1|current_state.WAIT ; bullet:bullet2|dividerout[19]          ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.657      ; 3.006      ;
; -0.151 ; bullet:bullet1|current_state.WAIT ; bullet:bullet4|dividerout[0]           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.667      ; 3.032      ;
; -0.151 ; bullet:bullet1|current_state.WAIT ; bullet:bullet4|dividerout[1]           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.667      ; 3.032      ;
; -0.151 ; bullet:bullet1|current_state.WAIT ; bullet:bullet4|dividerout[2]           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.667      ; 3.032      ;
; -0.151 ; bullet:bullet1|current_state.WAIT ; bullet:bullet4|dividerout[3]           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.667      ; 3.032      ;
; -0.151 ; bullet:bullet1|current_state.WAIT ; bullet:bullet4|dividerout[4]           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.667      ; 3.032      ;
; -0.151 ; bullet:bullet1|current_state.WAIT ; bullet:bullet4|dividerout[5]           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.667      ; 3.032      ;
; -0.151 ; bullet:bullet1|current_state.WAIT ; bullet:bullet4|dividerout[6]           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 2.667      ; 3.032      ;
+--------+-----------------------------------+----------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                                            ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.536 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|address_reg_a[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|out_address_reg_a[0]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.802      ;
; 0.540 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|address_reg_a[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|out_address_reg_a[1]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.806      ;
; 0.682 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|address_reg_a[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|out_address_reg_a[2]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.948      ;
; 0.697 ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                               ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK                                                                                ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.962      ;
; 0.699 ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                  ; vga_adapter:VGA|vga_controller:controller|VGA_HS                                                                                   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.964      ;
; 0.719 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.983      ;
; 0.727 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.994      ;
; 0.809 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.075      ;
; 0.813 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.079      ;
; 0.846 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.112      ;
; 0.850 ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                  ; vga_adapter:VGA|vga_controller:controller|VGA_VS                                                                                   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.115      ;
; 0.859 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.123      ;
; 0.865 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.131      ;
; 0.866 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.132      ;
; 0.867 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.133      ;
; 0.972 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.238      ;
; 0.992 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.259      ;
; 1.000 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.266      ;
; 1.112 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.378      ;
; 1.144 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.410      ;
; 1.156 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.421      ;
; 1.160 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.425      ;
; 1.177 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 1.479      ;
; 1.184 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg4 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.489      ;
; 1.186 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 1.488      ;
; 1.198 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.464      ;
; 1.202 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 1.504      ;
; 1.232 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.498      ;
; 1.244 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.510      ;
; 1.244 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.510      ;
; 1.245 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.511      ;
; 1.251 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.517      ;
; 1.253 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.519      ;
; 1.269 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.535      ;
; 1.284 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.550      ;
; 1.322 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.588      ;
; 1.323 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.589      ;
; 1.355 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.621      ;
; 1.361 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.622      ;
; 1.383 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.649      ;
; 1.391 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.657      ;
; 1.394 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.660      ;
; 1.404 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.668      ;
; 1.406 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 1.705      ;
; 1.416 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.680      ;
; 1.426 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.692      ;
; 1.427 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.692      ;
; 1.428 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.693      ;
; 1.428 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.693      ;
; 1.431 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.696      ;
; 1.431 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.696      ;
; 1.432 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.697      ;
; 1.453 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 1.752      ;
; 1.462 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.728      ;
; 1.464 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.770      ;
; 1.464 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.730      ;
; 1.466 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.772      ;
; 1.474 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.780      ;
; 1.477 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 1.776      ;
; 1.477 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a3~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 1.774      ;
; 1.486 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.752      ;
; 1.489 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.755      ;
; 1.501 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg4 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.059      ; 1.794      ;
; 1.501 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 1.791      ;
; 1.510 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.774      ;
; 1.515 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 1.788      ;
; 1.515 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a3~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 1.812      ;
; 1.516 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.782      ;
; 1.516 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.782      ;
; 1.521 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a4~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.051      ; 1.806      ;
; 1.525 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.791      ;
; 1.529 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 1.812      ;
; 1.533 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.799      ;
; 1.534 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 1.807      ;
; 1.535 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.801      ;
; 1.545 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a14~porta_address_reg4 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 1.821      ;
; 1.556 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 1.839      ;
; 1.556 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.820      ;
; 1.559 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 1.842      ;
; 1.564 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.828      ;
; 1.567 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.835      ;
; 1.567 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.835      ;
; 1.568 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.836      ;
; 1.568 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.836      ;
; 1.568 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.834      ;
; 1.571 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 1.844      ;
; 1.596 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.862      ;
; 1.599 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.867      ;
; 1.599 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.867      ;
; 1.600 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.868      ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'bullet:bullet1|current_state.WAIT'                                                                                                                           ;
+-------+----------------------------------------+-----------------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                           ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-----------------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 1.677 ; control:comb_11|current_state.SETMAP   ; control:comb_11|addselect.10_1846 ; CLOCK_50     ; bullet:bullet1|current_state.WAIT ; -0.500       ; 0.109      ; 1.286      ;
; 1.980 ; control:comb_11|current_state.T2_CHECK ; control:comb_11|addselect.01_1854 ; CLOCK_50     ; bullet:bullet1|current_state.WAIT ; -0.500       ; 0.209      ; 1.689      ;
; 1.996 ; control:comb_11|current_state.T1_WAIT  ; control:comb_11|addselect.01_1854 ; CLOCK_50     ; bullet:bullet1|current_state.WAIT ; -0.500       ; 0.183      ; 1.679      ;
; 2.083 ; control:comb_11|current_state.SETMAP   ; control:comb_11|addselect.01_1854 ; CLOCK_50     ; bullet:bullet1|current_state.WAIT ; -0.500       ; 0.211      ; 1.794      ;
; 2.119 ; control:comb_11|current_state.T2_WAIT  ; control:comb_11|addselect.01_1854 ; CLOCK_50     ; bullet:bullet1|current_state.WAIT ; -0.500       ; 0.209      ; 1.828      ;
; 2.146 ; control:comb_11|current_state.T1_CHECK ; control:comb_11|addselect.01_1854 ; CLOCK_50     ; bullet:bullet1|current_state.WAIT ; -0.500       ; 0.209      ; 1.855      ;
; 2.227 ; control:comb_11|current_state.T3_WAIT  ; control:comb_11|addselect.01_1854 ; CLOCK_50     ; bullet:bullet1|current_state.WAIT ; -0.500       ; 0.209      ; 1.936      ;
; 2.374 ; control:comb_11|current_state.T3_CHECK ; control:comb_11|addselect.01_1854 ; CLOCK_50     ; bullet:bullet1|current_state.WAIT ; -0.500       ; 0.209      ; 2.083      ;
; 2.458 ; control:comb_11|current_state.T4_CHECK ; control:comb_11|addselect.01_1854 ; CLOCK_50     ; bullet:bullet1|current_state.WAIT ; -0.500       ; 0.209      ; 2.167      ;
; 2.522 ; control:comb_11|current_state.T4_WAIT  ; control:comb_11|addselect.01_1854 ; CLOCK_50     ; bullet:bullet1|current_state.WAIT ; -0.500       ; 0.209      ; 2.231      ;
+-------+----------------------------------------+-----------------------------------+--------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                ;
+--------+----------------------------+-------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                                               ; Launch Clock ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+-------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; 13.309 ; control:comb_11|t1score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.407     ; 4.320      ;
; 13.309 ; control:comb_11|t1score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.407     ; 4.320      ;
; 13.309 ; control:comb_11|t1score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.407     ; 4.320      ;
; 13.309 ; control:comb_11|t1score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.407     ; 4.320      ;
; 13.362 ; control:comb_11|t3score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.407     ; 4.267      ;
; 13.362 ; control:comb_11|t3score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.407     ; 4.267      ;
; 13.362 ; control:comb_11|t3score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.407     ; 4.267      ;
; 13.362 ; control:comb_11|t3score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.407     ; 4.267      ;
; 13.451 ; control:comb_11|t2score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.407     ; 4.178      ;
; 13.451 ; control:comb_11|t2score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.407     ; 4.178      ;
; 13.451 ; control:comb_11|t2score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.407     ; 4.178      ;
; 13.451 ; control:comb_11|t2score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.407     ; 4.178      ;
; 13.550 ; control:comb_11|t1score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[0] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.410     ; 4.076      ;
; 13.550 ; control:comb_11|t1score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[1] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.410     ; 4.076      ;
; 13.550 ; control:comb_11|t1score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[2] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.410     ; 4.076      ;
; 13.550 ; control:comb_11|t1score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[3] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.410     ; 4.076      ;
; 13.550 ; control:comb_11|t1score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[4] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.410     ; 4.076      ;
; 13.550 ; control:comb_11|t1score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[8] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.410     ; 4.076      ;
; 13.550 ; control:comb_11|t1score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[9] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.410     ; 4.076      ;
; 13.550 ; control:comb_11|t1score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[6] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.410     ; 4.076      ;
; 13.550 ; control:comb_11|t1score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[5] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.410     ; 4.076      ;
; 13.550 ; control:comb_11|t1score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[7] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.410     ; 4.076      ;
; 13.553 ; control:comb_11|t1score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.408     ; 4.075      ;
; 13.553 ; control:comb_11|t1score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.408     ; 4.075      ;
; 13.553 ; control:comb_11|t1score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.408     ; 4.075      ;
; 13.553 ; control:comb_11|t1score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.408     ; 4.075      ;
; 13.553 ; control:comb_11|t1score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[9] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.408     ; 4.075      ;
; 13.553 ; control:comb_11|t1score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[0] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.408     ; 4.075      ;
; 13.587 ; control:comb_11|t4score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.407     ; 4.042      ;
; 13.587 ; control:comb_11|t4score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.407     ; 4.042      ;
; 13.587 ; control:comb_11|t4score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.407     ; 4.042      ;
; 13.587 ; control:comb_11|t4score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.407     ; 4.042      ;
; 13.603 ; control:comb_11|t3score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[0] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.410     ; 4.023      ;
; 13.603 ; control:comb_11|t3score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[1] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.410     ; 4.023      ;
; 13.603 ; control:comb_11|t3score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[2] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.410     ; 4.023      ;
; 13.603 ; control:comb_11|t3score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[3] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.410     ; 4.023      ;
; 13.603 ; control:comb_11|t3score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[4] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.410     ; 4.023      ;
; 13.603 ; control:comb_11|t3score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[8] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.410     ; 4.023      ;
; 13.603 ; control:comb_11|t3score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[9] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.410     ; 4.023      ;
; 13.603 ; control:comb_11|t3score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[6] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.410     ; 4.023      ;
; 13.603 ; control:comb_11|t3score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[5] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.410     ; 4.023      ;
; 13.603 ; control:comb_11|t3score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[7] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.410     ; 4.023      ;
; 13.606 ; control:comb_11|t3score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.408     ; 4.022      ;
; 13.606 ; control:comb_11|t3score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.408     ; 4.022      ;
; 13.606 ; control:comb_11|t3score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.408     ; 4.022      ;
; 13.606 ; control:comb_11|t3score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.408     ; 4.022      ;
; 13.606 ; control:comb_11|t3score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[9] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.408     ; 4.022      ;
; 13.606 ; control:comb_11|t3score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[0] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.408     ; 4.022      ;
; 13.692 ; control:comb_11|t2score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[0] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.410     ; 3.934      ;
; 13.692 ; control:comb_11|t2score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[1] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.410     ; 3.934      ;
; 13.692 ; control:comb_11|t2score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[2] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.410     ; 3.934      ;
; 13.692 ; control:comb_11|t2score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[3] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.410     ; 3.934      ;
; 13.692 ; control:comb_11|t2score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[4] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.410     ; 3.934      ;
; 13.692 ; control:comb_11|t2score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[8] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.410     ; 3.934      ;
; 13.692 ; control:comb_11|t2score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[9] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.410     ; 3.934      ;
; 13.692 ; control:comb_11|t2score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[6] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.410     ; 3.934      ;
; 13.692 ; control:comb_11|t2score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[5] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.410     ; 3.934      ;
; 13.692 ; control:comb_11|t2score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[7] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.410     ; 3.934      ;
; 13.695 ; control:comb_11|t2score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.408     ; 3.933      ;
; 13.695 ; control:comb_11|t2score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.408     ; 3.933      ;
; 13.695 ; control:comb_11|t2score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.408     ; 3.933      ;
; 13.695 ; control:comb_11|t2score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.408     ; 3.933      ;
; 13.695 ; control:comb_11|t2score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[9] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.408     ; 3.933      ;
; 13.695 ; control:comb_11|t2score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[0] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.408     ; 3.933      ;
; 13.703 ; control:comb_11|t3score[3] ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.401     ; 3.932      ;
; 13.703 ; control:comb_11|t3score[3] ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.401     ; 3.932      ;
; 13.703 ; control:comb_11|t3score[3] ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.401     ; 3.932      ;
; 13.703 ; control:comb_11|t3score[3] ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.401     ; 3.932      ;
; 13.745 ; control:comb_11|t3score[2] ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.400     ; 3.891      ;
; 13.745 ; control:comb_11|t3score[2] ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.400     ; 3.891      ;
; 13.745 ; control:comb_11|t3score[2] ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.400     ; 3.891      ;
; 13.745 ; control:comb_11|t3score[2] ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.400     ; 3.891      ;
; 13.828 ; control:comb_11|t4score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[0] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.410     ; 3.798      ;
; 13.828 ; control:comb_11|t4score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[1] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.410     ; 3.798      ;
; 13.828 ; control:comb_11|t4score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[2] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.410     ; 3.798      ;
; 13.828 ; control:comb_11|t4score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[3] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.410     ; 3.798      ;
; 13.828 ; control:comb_11|t4score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[4] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.410     ; 3.798      ;
; 13.828 ; control:comb_11|t4score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[8] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.410     ; 3.798      ;
; 13.828 ; control:comb_11|t4score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[9] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.410     ; 3.798      ;
; 13.828 ; control:comb_11|t4score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[6] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.410     ; 3.798      ;
; 13.828 ; control:comb_11|t4score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[5] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.410     ; 3.798      ;
; 13.828 ; control:comb_11|t4score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[7] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.410     ; 3.798      ;
; 13.831 ; control:comb_11|t4score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.408     ; 3.797      ;
; 13.831 ; control:comb_11|t4score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.408     ; 3.797      ;
; 13.831 ; control:comb_11|t4score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.408     ; 3.797      ;
; 13.831 ; control:comb_11|t4score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.408     ; 3.797      ;
; 13.831 ; control:comb_11|t4score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[9] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.408     ; 3.797      ;
; 13.831 ; control:comb_11|t4score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[0] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.408     ; 3.797      ;
; 13.839 ; control:comb_11|t2score[2] ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.399     ; 3.798      ;
; 13.839 ; control:comb_11|t2score[2] ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.399     ; 3.798      ;
; 13.839 ; control:comb_11|t2score[2] ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.399     ; 3.798      ;
; 13.839 ; control:comb_11|t2score[2] ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.399     ; 3.798      ;
; 13.912 ; control:comb_11|t2score[3] ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.399     ; 3.725      ;
; 13.912 ; control:comb_11|t2score[3] ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.399     ; 3.725      ;
; 13.912 ; control:comb_11|t2score[3] ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.399     ; 3.725      ;
; 13.912 ; control:comb_11|t2score[3] ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.399     ; 3.725      ;
; 13.921 ; control:comb_11|t3score[1] ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.400     ; 3.715      ;
; 13.921 ; control:comb_11|t3score[1] ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.400     ; 3.715      ;
; 13.921 ; control:comb_11|t3score[1] ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.400     ; 3.715      ;
; 13.921 ; control:comb_11|t3score[1] ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -2.400     ; 3.715      ;
+--------+----------------------------+-------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                ;
+-------+----------------------------+-------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                                               ; Launch Clock ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+-------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; 5.148 ; control:comb_11|t4score[1] ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.400     ; 3.014      ;
; 5.148 ; control:comb_11|t4score[1] ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.400     ; 3.014      ;
; 5.148 ; control:comb_11|t4score[1] ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.400     ; 3.014      ;
; 5.148 ; control:comb_11|t4score[1] ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.400     ; 3.014      ;
; 5.148 ; control:comb_11|t4score[1] ; vga_adapter:VGA|vga_controller:controller|yCounter[9] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.400     ; 3.014      ;
; 5.148 ; control:comb_11|t4score[1] ; vga_adapter:VGA|vga_controller:controller|yCounter[0] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.400     ; 3.014      ;
; 5.151 ; control:comb_11|t4score[1] ; vga_adapter:VGA|vga_controller:controller|xCounter[0] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.402     ; 3.015      ;
; 5.151 ; control:comb_11|t4score[1] ; vga_adapter:VGA|vga_controller:controller|xCounter[1] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.402     ; 3.015      ;
; 5.151 ; control:comb_11|t4score[1] ; vga_adapter:VGA|vga_controller:controller|xCounter[2] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.402     ; 3.015      ;
; 5.151 ; control:comb_11|t4score[1] ; vga_adapter:VGA|vga_controller:controller|xCounter[3] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.402     ; 3.015      ;
; 5.151 ; control:comb_11|t4score[1] ; vga_adapter:VGA|vga_controller:controller|xCounter[4] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.402     ; 3.015      ;
; 5.151 ; control:comb_11|t4score[1] ; vga_adapter:VGA|vga_controller:controller|xCounter[8] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.402     ; 3.015      ;
; 5.151 ; control:comb_11|t4score[1] ; vga_adapter:VGA|vga_controller:controller|xCounter[9] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.402     ; 3.015      ;
; 5.151 ; control:comb_11|t4score[1] ; vga_adapter:VGA|vga_controller:controller|xCounter[6] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.402     ; 3.015      ;
; 5.151 ; control:comb_11|t4score[1] ; vga_adapter:VGA|vga_controller:controller|xCounter[5] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.402     ; 3.015      ;
; 5.151 ; control:comb_11|t4score[1] ; vga_adapter:VGA|vga_controller:controller|xCounter[7] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.402     ; 3.015      ;
; 5.257 ; control:comb_11|t1score[1] ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.401     ; 3.122      ;
; 5.257 ; control:comb_11|t1score[1] ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.401     ; 3.122      ;
; 5.257 ; control:comb_11|t1score[1] ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.401     ; 3.122      ;
; 5.257 ; control:comb_11|t1score[1] ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.401     ; 3.122      ;
; 5.257 ; control:comb_11|t1score[1] ; vga_adapter:VGA|vga_controller:controller|yCounter[9] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.401     ; 3.122      ;
; 5.257 ; control:comb_11|t1score[1] ; vga_adapter:VGA|vga_controller:controller|yCounter[0] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.401     ; 3.122      ;
; 5.260 ; control:comb_11|t1score[1] ; vga_adapter:VGA|vga_controller:controller|xCounter[0] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.403     ; 3.123      ;
; 5.260 ; control:comb_11|t1score[1] ; vga_adapter:VGA|vga_controller:controller|xCounter[1] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.403     ; 3.123      ;
; 5.260 ; control:comb_11|t1score[1] ; vga_adapter:VGA|vga_controller:controller|xCounter[2] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.403     ; 3.123      ;
; 5.260 ; control:comb_11|t1score[1] ; vga_adapter:VGA|vga_controller:controller|xCounter[3] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.403     ; 3.123      ;
; 5.260 ; control:comb_11|t1score[1] ; vga_adapter:VGA|vga_controller:controller|xCounter[4] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.403     ; 3.123      ;
; 5.260 ; control:comb_11|t1score[1] ; vga_adapter:VGA|vga_controller:controller|xCounter[8] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.403     ; 3.123      ;
; 5.260 ; control:comb_11|t1score[1] ; vga_adapter:VGA|vga_controller:controller|xCounter[9] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.403     ; 3.123      ;
; 5.260 ; control:comb_11|t1score[1] ; vga_adapter:VGA|vga_controller:controller|xCounter[6] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.403     ; 3.123      ;
; 5.260 ; control:comb_11|t1score[1] ; vga_adapter:VGA|vga_controller:controller|xCounter[5] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.403     ; 3.123      ;
; 5.260 ; control:comb_11|t1score[1] ; vga_adapter:VGA|vga_controller:controller|xCounter[7] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.403     ; 3.123      ;
; 5.369 ; control:comb_11|t4score[3] ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.400     ; 3.235      ;
; 5.369 ; control:comb_11|t4score[3] ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.400     ; 3.235      ;
; 5.369 ; control:comb_11|t4score[3] ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.400     ; 3.235      ;
; 5.369 ; control:comb_11|t4score[3] ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.400     ; 3.235      ;
; 5.369 ; control:comb_11|t4score[3] ; vga_adapter:VGA|vga_controller:controller|yCounter[9] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.400     ; 3.235      ;
; 5.369 ; control:comb_11|t4score[3] ; vga_adapter:VGA|vga_controller:controller|yCounter[0] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.400     ; 3.235      ;
; 5.372 ; control:comb_11|t4score[3] ; vga_adapter:VGA|vga_controller:controller|xCounter[0] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.402     ; 3.236      ;
; 5.372 ; control:comb_11|t4score[3] ; vga_adapter:VGA|vga_controller:controller|xCounter[1] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.402     ; 3.236      ;
; 5.372 ; control:comb_11|t4score[3] ; vga_adapter:VGA|vga_controller:controller|xCounter[2] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.402     ; 3.236      ;
; 5.372 ; control:comb_11|t4score[3] ; vga_adapter:VGA|vga_controller:controller|xCounter[3] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.402     ; 3.236      ;
; 5.372 ; control:comb_11|t4score[3] ; vga_adapter:VGA|vga_controller:controller|xCounter[4] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.402     ; 3.236      ;
; 5.372 ; control:comb_11|t4score[3] ; vga_adapter:VGA|vga_controller:controller|xCounter[8] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.402     ; 3.236      ;
; 5.372 ; control:comb_11|t4score[3] ; vga_adapter:VGA|vga_controller:controller|xCounter[9] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.402     ; 3.236      ;
; 5.372 ; control:comb_11|t4score[3] ; vga_adapter:VGA|vga_controller:controller|xCounter[6] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.402     ; 3.236      ;
; 5.372 ; control:comb_11|t4score[3] ; vga_adapter:VGA|vga_controller:controller|xCounter[5] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.402     ; 3.236      ;
; 5.372 ; control:comb_11|t4score[3] ; vga_adapter:VGA|vga_controller:controller|xCounter[7] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.402     ; 3.236      ;
; 5.374 ; control:comb_11|t1score[3] ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.401     ; 3.239      ;
; 5.374 ; control:comb_11|t1score[3] ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.401     ; 3.239      ;
; 5.374 ; control:comb_11|t1score[3] ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.401     ; 3.239      ;
; 5.374 ; control:comb_11|t1score[3] ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.401     ; 3.239      ;
; 5.374 ; control:comb_11|t1score[3] ; vga_adapter:VGA|vga_controller:controller|yCounter[9] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.401     ; 3.239      ;
; 5.374 ; control:comb_11|t1score[3] ; vga_adapter:VGA|vga_controller:controller|yCounter[0] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.401     ; 3.239      ;
; 5.377 ; control:comb_11|t1score[3] ; vga_adapter:VGA|vga_controller:controller|xCounter[0] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.403     ; 3.240      ;
; 5.377 ; control:comb_11|t1score[3] ; vga_adapter:VGA|vga_controller:controller|xCounter[1] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.403     ; 3.240      ;
; 5.377 ; control:comb_11|t1score[3] ; vga_adapter:VGA|vga_controller:controller|xCounter[2] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.403     ; 3.240      ;
; 5.377 ; control:comb_11|t1score[3] ; vga_adapter:VGA|vga_controller:controller|xCounter[3] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.403     ; 3.240      ;
; 5.377 ; control:comb_11|t1score[3] ; vga_adapter:VGA|vga_controller:controller|xCounter[4] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.403     ; 3.240      ;
; 5.377 ; control:comb_11|t1score[3] ; vga_adapter:VGA|vga_controller:controller|xCounter[8] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.403     ; 3.240      ;
; 5.377 ; control:comb_11|t1score[3] ; vga_adapter:VGA|vga_controller:controller|xCounter[9] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.403     ; 3.240      ;
; 5.377 ; control:comb_11|t1score[3] ; vga_adapter:VGA|vga_controller:controller|xCounter[6] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.403     ; 3.240      ;
; 5.377 ; control:comb_11|t1score[3] ; vga_adapter:VGA|vga_controller:controller|xCounter[5] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.403     ; 3.240      ;
; 5.377 ; control:comb_11|t1score[3] ; vga_adapter:VGA|vga_controller:controller|xCounter[7] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.403     ; 3.240      ;
; 5.392 ; control:comb_11|t4score[1] ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.399     ; 3.259      ;
; 5.392 ; control:comb_11|t4score[1] ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.399     ; 3.259      ;
; 5.392 ; control:comb_11|t4score[1] ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.399     ; 3.259      ;
; 5.392 ; control:comb_11|t4score[1] ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.399     ; 3.259      ;
; 5.447 ; control:comb_11|t4score[2] ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.400     ; 3.313      ;
; 5.447 ; control:comb_11|t4score[2] ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.400     ; 3.313      ;
; 5.447 ; control:comb_11|t4score[2] ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.400     ; 3.313      ;
; 5.447 ; control:comb_11|t4score[2] ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.400     ; 3.313      ;
; 5.447 ; control:comb_11|t4score[2] ; vga_adapter:VGA|vga_controller:controller|yCounter[9] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.400     ; 3.313      ;
; 5.447 ; control:comb_11|t4score[2] ; vga_adapter:VGA|vga_controller:controller|yCounter[0] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.400     ; 3.313      ;
; 5.450 ; control:comb_11|t4score[2] ; vga_adapter:VGA|vga_controller:controller|xCounter[0] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.402     ; 3.314      ;
; 5.450 ; control:comb_11|t4score[2] ; vga_adapter:VGA|vga_controller:controller|xCounter[1] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.402     ; 3.314      ;
; 5.450 ; control:comb_11|t4score[2] ; vga_adapter:VGA|vga_controller:controller|xCounter[2] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.402     ; 3.314      ;
; 5.450 ; control:comb_11|t4score[2] ; vga_adapter:VGA|vga_controller:controller|xCounter[3] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.402     ; 3.314      ;
; 5.450 ; control:comb_11|t4score[2] ; vga_adapter:VGA|vga_controller:controller|xCounter[4] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.402     ; 3.314      ;
; 5.450 ; control:comb_11|t4score[2] ; vga_adapter:VGA|vga_controller:controller|xCounter[8] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.402     ; 3.314      ;
; 5.450 ; control:comb_11|t4score[2] ; vga_adapter:VGA|vga_controller:controller|xCounter[9] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.402     ; 3.314      ;
; 5.450 ; control:comb_11|t4score[2] ; vga_adapter:VGA|vga_controller:controller|xCounter[6] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.402     ; 3.314      ;
; 5.450 ; control:comb_11|t4score[2] ; vga_adapter:VGA|vga_controller:controller|xCounter[5] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.402     ; 3.314      ;
; 5.450 ; control:comb_11|t4score[2] ; vga_adapter:VGA|vga_controller:controller|xCounter[7] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.402     ; 3.314      ;
; 5.476 ; control:comb_11|t2score[1] ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.400     ; 3.342      ;
; 5.476 ; control:comb_11|t2score[1] ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.400     ; 3.342      ;
; 5.476 ; control:comb_11|t2score[1] ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.400     ; 3.342      ;
; 5.476 ; control:comb_11|t2score[1] ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.400     ; 3.342      ;
; 5.476 ; control:comb_11|t2score[1] ; vga_adapter:VGA|vga_controller:controller|yCounter[9] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.400     ; 3.342      ;
; 5.476 ; control:comb_11|t2score[1] ; vga_adapter:VGA|vga_controller:controller|yCounter[0] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.400     ; 3.342      ;
; 5.479 ; control:comb_11|t2score[1] ; vga_adapter:VGA|vga_controller:controller|xCounter[0] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.402     ; 3.343      ;
; 5.479 ; control:comb_11|t2score[1] ; vga_adapter:VGA|vga_controller:controller|xCounter[1] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.402     ; 3.343      ;
; 5.479 ; control:comb_11|t2score[1] ; vga_adapter:VGA|vga_controller:controller|xCounter[2] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.402     ; 3.343      ;
; 5.479 ; control:comb_11|t2score[1] ; vga_adapter:VGA|vga_controller:controller|xCounter[3] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.402     ; 3.343      ;
; 5.479 ; control:comb_11|t2score[1] ; vga_adapter:VGA|vga_controller:controller|xCounter[4] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.402     ; 3.343      ;
; 5.479 ; control:comb_11|t2score[1] ; vga_adapter:VGA|vga_controller:controller|xCounter[8] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.402     ; 3.343      ;
; 5.479 ; control:comb_11|t2score[1] ; vga_adapter:VGA|vga_controller:controller|xCounter[9] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.402     ; 3.343      ;
; 5.479 ; control:comb_11|t2score[1] ; vga_adapter:VGA|vga_controller:controller|xCounter[6] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.402     ; 3.343      ;
; 5.479 ; control:comb_11|t2score[1] ; vga_adapter:VGA|vga_controller:controller|xCounter[5] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.402     ; 3.343      ;
; 5.479 ; control:comb_11|t2score[1] ; vga_adapter:VGA|vga_controller:controller|xCounter[7] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -2.402     ; 3.343      ;
+-------+----------------------------+-------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'bullet:bullet1|current_state.WAIT'                                                                                     ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+---------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                      ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+---------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; bullet:bullet1|current_state.WAIT ; Rise       ; bullet1|current_state.WAIT|regout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; bullet:bullet1|current_state.WAIT ; Rise       ; bullet1|current_state.WAIT|regout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; bullet:bullet1|current_state.WAIT ; Rise       ; bullet1|current_state.WAIT~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; bullet:bullet1|current_state.WAIT ; Rise       ; bullet1|current_state.WAIT~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; bullet:bullet1|current_state.WAIT ; Rise       ; bullet1|current_state.WAIT~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; bullet:bullet1|current_state.WAIT ; Rise       ; bullet1|current_state.WAIT~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; bullet:bullet1|current_state.WAIT ; Rise       ; comb_11|addselect.01_1854|datac             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; bullet:bullet1|current_state.WAIT ; Rise       ; comb_11|addselect.01_1854|datac             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; bullet:bullet1|current_state.WAIT ; Rise       ; comb_11|addselect.10_1846|datad             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; bullet:bullet1|current_state.WAIT ; Rise       ; comb_11|addselect.10_1846|datad             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; bullet:bullet1|current_state.WAIT ; Fall       ; control:comb_11|addselect.01_1854           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; bullet:bullet1|current_state.WAIT ; Fall       ; control:comb_11|addselect.01_1854           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; bullet:bullet1|current_state.WAIT ; Fall       ; control:comb_11|addselect.10_1846           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; bullet:bullet1|current_state.WAIT ; Fall       ; control:comb_11|addselect.10_1846           ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                              ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_address_reg0      ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_address_reg0      ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_address_reg1      ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_address_reg1      ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_address_reg2      ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_address_reg2      ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_address_reg3      ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_address_reg3      ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_address_reg4      ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_address_reg4      ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_address_reg5      ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_address_reg5      ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_address_reg6      ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_address_reg6      ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_address_reg7      ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_address_reg7      ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_datain_reg0       ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_datain_reg0       ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_memory_reg0       ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_memory_reg0       ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_we_reg            ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_we_reg            ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg6  ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 7.069  ; 7.069  ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 7.069  ; 7.069  ; Rise       ; CLOCK_50        ;
; PS2_CLK   ; CLOCK_50   ; 4.307  ; 4.307  ; Rise       ; CLOCK_50        ;
; PS2_DAT   ; CLOCK_50   ; 4.454  ; 4.454  ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 10.737 ; 10.737 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 10.293 ; 10.293 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 10.737 ; 10.737 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -4.368 ; -4.368 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -4.368 ; -4.368 ; Rise       ; CLOCK_50        ;
; PS2_CLK   ; CLOCK_50   ; -4.077 ; -4.077 ; Rise       ; CLOCK_50        ;
; PS2_DAT   ; CLOCK_50   ; -4.224 ; -4.224 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; -1.072 ; -1.072 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; -1.192 ; -1.192 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; -1.072 ; -1.072 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 9.506 ; 9.506 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 9.200 ; 9.200 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 9.200 ; 9.200 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 9.446 ; 9.446 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 9.436 ; 9.436 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 9.506 ; 9.506 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 9.496 ; 9.496 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 9.481 ; 9.481 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 9.481 ; 9.481 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 9.471 ; 9.471 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 9.471 ; 9.471 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 5.906 ; 5.906 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 2.937 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 8.791 ; 8.791 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 8.565 ; 8.565 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 8.565 ; 8.565 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 8.584 ; 8.584 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 8.584 ; 8.584 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 8.791 ; 8.791 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 8.791 ; 8.791 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 8.761 ; 8.761 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 8.781 ; 8.781 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 8.791 ; 8.791 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 8.791 ; 8.791 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 5.852 ; 5.852 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 9.394 ; 9.394 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 9.394 ; 9.394 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 9.374 ; 9.374 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 9.374 ; 9.374 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 9.376 ; 9.376 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 9.376 ; 9.376 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 9.386 ; 9.386 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 9.106 ; 9.106 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 9.116 ; 9.116 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 9.096 ; 9.096 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 9.096 ; 9.096 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 5.751 ; 5.751 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 2.937 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                               ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 6.921 ; 6.921 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 6.921 ; 6.921 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 6.921 ; 6.921 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 7.167 ; 7.167 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 7.157 ; 7.157 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 7.227 ; 7.227 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 7.217 ; 7.217 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 7.202 ; 7.202 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 7.202 ; 7.202 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 7.192 ; 7.192 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 7.192 ; 7.192 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 5.906 ; 5.906 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 2.937 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 6.505 ; 6.505 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 6.505 ; 6.505 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 6.505 ; 6.505 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 6.524 ; 6.524 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 6.524 ; 6.524 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 6.731 ; 6.731 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 6.731 ; 6.731 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 6.701 ; 6.701 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 6.721 ; 6.721 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 6.731 ; 6.731 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 6.731 ; 6.731 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 5.852 ; 5.852 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 6.547 ; 6.547 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 6.845 ; 6.845 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 6.825 ; 6.825 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 6.825 ; 6.825 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 6.827 ; 6.827 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 6.827 ; 6.827 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 6.837 ; 6.837 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 6.557 ; 6.557 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 6.567 ; 6.567 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 6.547 ; 6.547 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 6.547 ; 6.547 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 5.751 ; 5.751 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 2.937 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+----------------------------------------------------------------+
; Fast Model Setup Summary                                       ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; -1.461 ; -17.951       ;
; bullet:bullet1|current_state.WAIT     ; -0.969 ; -1.503        ;
; VGA|mypll|altpll_component|pll|clk[0] ; 37.222 ; 0.000         ;
+---------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Fast Model Hold Summary                                        ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; -1.578 ; -132.120      ;
; VGA|mypll|altpll_component|pll|clk[0] ; 0.215  ; 0.000         ;
; bullet:bullet1|current_state.WAIT     ; 1.174  ; 0.000         ;
+---------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Fast Model Recovery Summary                                    ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; VGA|mypll|altpll_component|pll|clk[0] ; 16.292 ; 0.000         ;
+---------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Fast Model Removal Summary                                    ;
+---------------------------------------+-------+---------------+
; Clock                                 ; Slack ; End Point TNS ;
+---------------------------------------+-------+---------------+
; VGA|mypll|altpll_component|pll|clk[0] ; 2.975 ; 0.000         ;
+---------------------------------------+-------+---------------+


+----------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                         ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; bullet:bullet1|current_state.WAIT     ; 0.500  ; 0.000         ;
; CLOCK_50                              ; 7.500  ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 17.873 ; 0.000         ;
+---------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                           ;
+--------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                                                                                                        ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; -1.461 ; control:comb_11|addselect.01_1854 ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_address_reg5 ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 0.114      ; 2.074      ;
; -1.396 ; control:comb_11|addselect.01_1854 ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_address_reg7 ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 0.114      ; 2.009      ;
; -1.334 ; control:comb_11|addselect.01_1854 ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_address_reg1 ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 0.114      ; 1.947      ;
; -1.320 ; control:comb_11|addselect.01_1854 ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_address_reg6 ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 0.114      ; 1.933      ;
; -1.291 ; control:comb_11|addselect.01_1854 ; control:comb_11|wall_destoryed[5]                                                                                              ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 0.048      ; 1.871      ;
; -1.273 ; control:comb_11|addselect.01_1854 ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_address_reg3 ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 0.114      ; 1.886      ;
; -1.265 ; control:comb_11|addselect.01_1854 ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_address_reg2 ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 0.114      ; 1.878      ;
; -1.260 ; control:comb_11|addselect.01_1854 ; control:comb_11|wall_destoryed[6]                                                                                              ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 0.052      ; 1.844      ;
; -1.194 ; control:comb_11|addselect.01_1854 ; control:comb_11|wall_destoryed[7]                                                                                              ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 0.053      ; 1.779      ;
; -1.143 ; control:comb_11|addselect.01_1854 ; control:comb_11|wall_destoryed[1]                                                                                              ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 0.053      ; 1.728      ;
; -1.138 ; control:comb_11|addselect.01_1854 ; control:comb_11|wall_destoryed[2]                                                                                              ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 0.053      ; 1.723      ;
; -1.094 ; control:comb_11|addselect.01_1854 ; control:comb_11|wall_destoryed[3]                                                                                              ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 0.053      ; 1.679      ;
; -0.924 ; control:comb_11|addselect.10_1846 ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_address_reg5 ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 0.143      ; 1.566      ;
; -0.905 ; control:comb_11|addselect.01_1854 ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_address_reg4 ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 0.114      ; 1.518      ;
; -0.904 ; control:comb_11|addselect.10_1846 ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_address_reg2 ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 0.143      ; 1.546      ;
; -0.850 ; control:comb_11|addselect.10_1846 ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_address_reg7 ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 0.143      ; 1.492      ;
; -0.807 ; control:comb_11|addselect.10_1846 ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_address_reg3 ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 0.143      ; 1.449      ;
; -0.777 ; control:comb_11|addselect.10_1846 ; control:comb_11|wall_destoryed[2]                                                                                              ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 0.082      ; 1.391      ;
; -0.754 ; control:comb_11|addselect.10_1846 ; control:comb_11|wall_destoryed[5]                                                                                              ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 0.077      ; 1.363      ;
; -0.725 ; control:comb_11|addselect.01_1854 ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_address_reg0 ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 0.114      ; 1.338      ;
; -0.689 ; control:comb_11|addselect.10_1846 ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_address_reg1 ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 0.143      ; 1.331      ;
; -0.673 ; control:comb_11|addselect.10_1846 ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_address_reg6 ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 0.143      ; 1.315      ;
; -0.648 ; control:comb_11|addselect.10_1846 ; control:comb_11|wall_destoryed[7]                                                                                              ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 0.082      ; 1.262      ;
; -0.628 ; control:comb_11|addselect.10_1846 ; control:comb_11|wall_destoryed[3]                                                                                              ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 0.082      ; 1.242      ;
; -0.615 ; control:comb_11|addselect.01_1854 ; control:comb_11|wall_destoryed[4]                                                                                              ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 0.053      ; 1.200      ;
; -0.613 ; control:comb_11|addselect.10_1846 ; control:comb_11|wall_destoryed[6]                                                                                              ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 0.081      ; 1.226      ;
; -0.537 ; control:comb_11|addselect.01_1854 ; control:comb_11|wall_destoryed[0]                                                                                              ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 0.053      ; 1.122      ;
; -0.498 ; control:comb_11|addselect.10_1846 ; control:comb_11|wall_destoryed[1]                                                                                              ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 0.082      ; 1.112      ;
; -0.187 ; control:comb_11|addselect.10_1846 ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_address_reg4 ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 0.143      ; 0.829      ;
; -0.166 ; control:comb_11|addselect.10_1846 ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_address_reg0 ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 0.143      ; 0.808      ;
; 0.022  ; control:comb_11|addselect.10_1846 ; control:comb_11|wall_destoryed[0]                                                                                              ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 0.082      ; 0.592      ;
; 0.103  ; control:comb_11|addselect.10_1846 ; control:comb_11|wall_destoryed[4]                                                                                              ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 0.082      ; 0.511      ;
; 0.212  ; bullet:bullet1|current_state.WAIT ; tank:tank4|current_state.UP                                                                                                    ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 1.651      ; 2.112      ;
; 0.213  ; bullet:bullet1|current_state.WAIT ; tank:tank4|current_state.DOWN                                                                                                  ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 1.651      ; 2.111      ;
; 0.217  ; bullet:bullet1|current_state.WAIT ; tank:tank4|current_state.LEFT                                                                                                  ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 1.651      ; 2.107      ;
; 0.217  ; bullet:bullet1|current_state.WAIT ; tank:tank4|current_state.RIGHT                                                                                                 ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 1.651      ; 2.107      ;
; 0.227  ; bullet:bullet1|current_state.WAIT ; tank:tank2|current_state.UP                                                                                                    ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 1.631      ; 2.077      ;
; 0.228  ; bullet:bullet1|current_state.WAIT ; tank:tank2|current_state.DOWN                                                                                                  ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 1.631      ; 2.076      ;
; 0.230  ; bullet:bullet1|current_state.WAIT ; tank:tank2|current_state.RIGHT                                                                                                 ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 1.631      ; 2.074      ;
; 0.230  ; bullet:bullet1|current_state.WAIT ; tank:tank2|current_state.LEFT                                                                                                  ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 1.631      ; 2.074      ;
; 0.257  ; bullet:bullet1|current_state.WAIT ; tank:tank1|current_state.LEFT                                                                                                  ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 1.629      ; 2.045      ;
; 0.258  ; bullet:bullet1|current_state.WAIT ; tank:tank1|current_state.RIGHT                                                                                                 ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 1.629      ; 2.044      ;
; 0.258  ; bullet:bullet1|current_state.WAIT ; tank:tank1|current_state.UP                                                                                                    ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 1.629      ; 2.044      ;
; 0.263  ; bullet:bullet1|current_state.WAIT ; tank:tank1|current_state.DOWN                                                                                                  ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 1.629      ; 2.039      ;
; 0.279  ; bullet:bullet1|current_state.WAIT ; tank:tank4|current_state.STATIC                                                                                                ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 1.651      ; 2.045      ;
; 0.308  ; bullet:bullet1|current_state.WAIT ; bullet:bullet3|by[0]                                                                                                           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 1.657      ; 2.022      ;
; 0.308  ; bullet:bullet1|current_state.WAIT ; bullet:bullet3|by[1]                                                                                                           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 1.657      ; 2.022      ;
; 0.308  ; bullet:bullet1|current_state.WAIT ; bullet:bullet3|by[2]                                                                                                           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 1.657      ; 2.022      ;
; 0.308  ; bullet:bullet1|current_state.WAIT ; bullet:bullet3|by[3]                                                                                                           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 1.657      ; 2.022      ;
; 0.308  ; bullet:bullet1|current_state.WAIT ; bullet:bullet3|by[4]                                                                                                           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 1.657      ; 2.022      ;
; 0.308  ; bullet:bullet1|current_state.WAIT ; bullet:bullet3|by[5]                                                                                                           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 1.657      ; 2.022      ;
; 0.308  ; bullet:bullet1|current_state.WAIT ; bullet:bullet3|by[6]                                                                                                           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 1.657      ; 2.022      ;
; 0.309  ; bullet:bullet1|current_state.WAIT ; tank:tank3|current_state.LEFT                                                                                                  ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 1.627      ; 1.991      ;
; 0.310  ; bullet:bullet1|current_state.WAIT ; tank:tank3|current_state.UP                                                                                                    ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 1.627      ; 1.990      ;
; 0.311  ; bullet:bullet1|current_state.WAIT ; tank:tank3|current_state.DOWN                                                                                                  ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 1.627      ; 1.989      ;
; 0.311  ; bullet:bullet1|current_state.WAIT ; tank:tank3|current_state.RIGHT                                                                                                 ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 1.627      ; 1.989      ;
; 0.325  ; bullet:bullet1|current_state.WAIT ; tank:tank3|current_state.STATIC                                                                                                ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 1.651      ; 1.999      ;
; 0.329  ; bullet:bullet1|current_state.WAIT ; tank:tank1|current_state.STATIC                                                                                                ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 1.651      ; 1.995      ;
; 0.331  ; bullet:bullet1|current_state.WAIT ; tank:tank2|current_state.STATIC                                                                                                ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 1.651      ; 1.993      ;
; 0.433  ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|bx[0]                                                                                                           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 1.667      ; 1.907      ;
; 0.433  ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|bx[1]                                                                                                           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 1.667      ; 1.907      ;
; 0.433  ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|bx[2]                                                                                                           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 1.667      ; 1.907      ;
; 0.433  ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|bx[3]                                                                                                           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 1.667      ; 1.907      ;
; 0.433  ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|bx[4]                                                                                                           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 1.667      ; 1.907      ;
; 0.433  ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|bx[5]                                                                                                           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 1.667      ; 1.907      ;
; 0.433  ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|bx[6]                                                                                                           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 1.667      ; 1.907      ;
; 0.433  ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|bx[7]                                                                                                           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 1.667      ; 1.907      ;
; 0.442  ; bullet:bullet1|current_state.WAIT ; tank:tank4|xpos[0]                                                                                                             ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 1.649      ; 1.880      ;
; 0.442  ; bullet:bullet1|current_state.WAIT ; tank:tank4|xpos[1]                                                                                                             ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 1.649      ; 1.880      ;
; 0.442  ; bullet:bullet1|current_state.WAIT ; tank:tank4|xpos[2]                                                                                                             ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 1.649      ; 1.880      ;
; 0.442  ; bullet:bullet1|current_state.WAIT ; tank:tank4|xpos[3]                                                                                                             ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 1.649      ; 1.880      ;
; 0.442  ; bullet:bullet1|current_state.WAIT ; tank:tank4|xpos[4]                                                                                                             ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 1.649      ; 1.880      ;
; 0.442  ; bullet:bullet1|current_state.WAIT ; tank:tank4|xpos[5]                                                                                                             ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 1.649      ; 1.880      ;
; 0.442  ; bullet:bullet1|current_state.WAIT ; tank:tank4|xpos[6]                                                                                                             ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 1.649      ; 1.880      ;
; 0.442  ; bullet:bullet1|current_state.WAIT ; tank:tank4|xpos[7]                                                                                                             ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 1.649      ; 1.880      ;
; 0.446  ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|by[0]                                                                                                           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 1.667      ; 1.894      ;
; 0.446  ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|by[1]                                                                                                           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 1.667      ; 1.894      ;
; 0.446  ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|by[2]                                                                                                           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 1.667      ; 1.894      ;
; 0.446  ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|by[3]                                                                                                           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 1.667      ; 1.894      ;
; 0.446  ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|by[4]                                                                                                           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 1.667      ; 1.894      ;
; 0.446  ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|by[5]                                                                                                           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 1.667      ; 1.894      ;
; 0.446  ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|by[6]                                                                                                           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 1.667      ; 1.894      ;
; 0.456  ; bullet:bullet1|current_state.WAIT ; tank:tank1|xpos[0]                                                                                                             ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 1.650      ; 1.867      ;
; 0.456  ; bullet:bullet1|current_state.WAIT ; tank:tank1|xpos[1]                                                                                                             ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 1.650      ; 1.867      ;
; 0.456  ; bullet:bullet1|current_state.WAIT ; tank:tank1|xpos[2]                                                                                                             ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 1.650      ; 1.867      ;
; 0.456  ; bullet:bullet1|current_state.WAIT ; tank:tank1|xpos[3]                                                                                                             ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 1.650      ; 1.867      ;
; 0.456  ; bullet:bullet1|current_state.WAIT ; tank:tank1|xpos[4]                                                                                                             ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 1.650      ; 1.867      ;
; 0.456  ; bullet:bullet1|current_state.WAIT ; tank:tank1|xpos[5]                                                                                                             ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 1.650      ; 1.867      ;
; 0.456  ; bullet:bullet1|current_state.WAIT ; tank:tank1|xpos[6]                                                                                                             ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 1.650      ; 1.867      ;
; 0.456  ; bullet:bullet1|current_state.WAIT ; tank:tank1|xpos[7]                                                                                                             ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 1.650      ; 1.867      ;
; 0.461  ; bullet:bullet1|current_state.WAIT ; tank:tank3|xpos[0]                                                                                                             ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 1.652      ; 1.864      ;
; 0.461  ; bullet:bullet1|current_state.WAIT ; tank:tank3|xpos[2]                                                                                                             ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 1.652      ; 1.864      ;
; 0.461  ; bullet:bullet1|current_state.WAIT ; tank:tank3|xpos[3]                                                                                                             ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 1.652      ; 1.864      ;
; 0.461  ; bullet:bullet1|current_state.WAIT ; tank:tank3|xpos[4]                                                                                                             ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 1.652      ; 1.864      ;
; 0.461  ; bullet:bullet1|current_state.WAIT ; tank:tank3|xpos[5]                                                                                                             ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 1.652      ; 1.864      ;
; 0.461  ; bullet:bullet1|current_state.WAIT ; tank:tank3|xpos[6]                                                                                                             ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 1.652      ; 1.864      ;
; 0.461  ; bullet:bullet1|current_state.WAIT ; tank:tank3|xpos[7]                                                                                                             ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 1.652      ; 1.864      ;
; 0.461  ; bullet:bullet1|current_state.WAIT ; tank:tank3|xpos[1]                                                                                                             ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 1.652      ; 1.864      ;
; 0.520  ; bullet:bullet1|current_state.WAIT ; tank:tank2|xpos[0]                                                                                                             ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 1.651      ; 1.804      ;
; 0.520  ; bullet:bullet1|current_state.WAIT ; tank:tank2|xpos[1]                                                                                                             ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.500        ; 1.651      ; 1.804      ;
+--------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'bullet:bullet1|current_state.WAIT'                                                                                                                           ;
+--------+----------------------------------------+-----------------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                           ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-----------------------------------+--------------+-----------------------------------+--------------+------------+------------+
; -0.969 ; control:comb_11|current_state.T4_WAIT  ; control:comb_11|addselect.01_1854 ; CLOCK_50     ; bullet:bullet1|current_state.WAIT ; 0.500        ; -0.032     ; 1.038      ;
; -0.941 ; control:comb_11|current_state.T4_CHECK ; control:comb_11|addselect.01_1854 ; CLOCK_50     ; bullet:bullet1|current_state.WAIT ; 0.500        ; -0.032     ; 1.010      ;
; -0.874 ; control:comb_11|current_state.T3_CHECK ; control:comb_11|addselect.01_1854 ; CLOCK_50     ; bullet:bullet1|current_state.WAIT ; 0.500        ; -0.032     ; 0.943      ;
; -0.816 ; control:comb_11|current_state.T3_WAIT  ; control:comb_11|addselect.01_1854 ; CLOCK_50     ; bullet:bullet1|current_state.WAIT ; 0.500        ; -0.032     ; 0.885      ;
; -0.795 ; control:comb_11|current_state.T2_WAIT  ; control:comb_11|addselect.01_1854 ; CLOCK_50     ; bullet:bullet1|current_state.WAIT ; 0.500        ; -0.032     ; 0.864      ;
; -0.781 ; control:comb_11|current_state.T1_CHECK ; control:comb_11|addselect.01_1854 ; CLOCK_50     ; bullet:bullet1|current_state.WAIT ; 0.500        ; -0.032     ; 0.850      ;
; -0.752 ; control:comb_11|current_state.SETMAP   ; control:comb_11|addselect.01_1854 ; CLOCK_50     ; bullet:bullet1|current_state.WAIT ; 0.500        ; -0.031     ; 0.822      ;
; -0.743 ; control:comb_11|current_state.T1_WAIT  ; control:comb_11|addselect.01_1854 ; CLOCK_50     ; bullet:bullet1|current_state.WAIT ; 0.500        ; -0.053     ; 0.791      ;
; -0.717 ; control:comb_11|current_state.T2_CHECK ; control:comb_11|addselect.01_1854 ; CLOCK_50     ; bullet:bullet1|current_state.WAIT ; 0.500        ; -0.032     ; 0.786      ;
; -0.534 ; control:comb_11|current_state.SETMAP   ; control:comb_11|addselect.10_1846 ; CLOCK_50     ; bullet:bullet1|current_state.WAIT ; 0.500        ; -0.060     ; 0.614      ;
+--------+----------------------------------------+-----------------------------------+--------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                                                                                             ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 37.222 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 2.829      ;
; 37.222 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 2.829      ;
; 37.222 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 2.829      ;
; 37.222 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 2.829      ;
; 37.222 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 2.829      ;
; 37.222 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 2.829      ;
; 37.222 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 2.829      ;
; 37.222 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 2.829      ;
; 37.222 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 2.829      ;
; 37.222 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 2.829      ;
; 37.222 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 2.829      ;
; 37.222 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 2.829      ;
; 37.238 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a14~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.045      ; 2.806      ;
; 37.238 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a14~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.045      ; 2.806      ;
; 37.238 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a14~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.045      ; 2.806      ;
; 37.238 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a14~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.045      ; 2.806      ;
; 37.238 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a14~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.045      ; 2.806      ;
; 37.238 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a14~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.045      ; 2.806      ;
; 37.238 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a14~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.045      ; 2.806      ;
; 37.238 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a14~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.045      ; 2.806      ;
; 37.238 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a14~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.045      ; 2.806      ;
; 37.238 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a14~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.045      ; 2.806      ;
; 37.238 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a14~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.045      ; 2.806      ;
; 37.238 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a14~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.045      ; 2.806      ;
; 37.241 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 2.813      ;
; 37.241 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 2.813      ;
; 37.241 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 2.813      ;
; 37.241 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 2.813      ;
; 37.241 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 2.813      ;
; 37.241 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 2.813      ;
; 37.241 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 2.813      ;
; 37.241 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 2.813      ;
; 37.241 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 2.813      ;
; 37.241 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 2.813      ;
; 37.241 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 2.813      ;
; 37.241 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 2.813      ;
; 37.299 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 2.754      ;
; 37.299 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 2.754      ;
; 37.299 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 2.754      ;
; 37.299 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 2.754      ;
; 37.299 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 2.754      ;
; 37.299 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 2.754      ;
; 37.299 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 2.754      ;
; 37.299 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 2.754      ;
; 37.299 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 2.754      ;
; 37.299 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 2.754      ;
; 37.299 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 2.754      ;
; 37.299 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 2.754      ;
; 37.303 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 2.766      ;
; 37.303 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 2.766      ;
; 37.303 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 2.766      ;
; 37.303 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 2.766      ;
; 37.303 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 2.766      ;
; 37.303 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 2.766      ;
; 37.303 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 2.766      ;
; 37.303 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 2.766      ;
; 37.303 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 2.766      ;
; 37.303 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 2.766      ;
; 37.303 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 2.766      ;
; 37.303 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 2.766      ;
; 37.304 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 2.749      ;
; 37.304 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 2.749      ;
; 37.304 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 2.749      ;
; 37.304 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 2.749      ;
; 37.304 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 2.749      ;
; 37.304 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 2.749      ;
; 37.304 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 2.749      ;
; 37.304 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 2.749      ;
; 37.304 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 2.749      ;
; 37.304 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 2.749      ;
; 37.304 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 2.749      ;
; 37.304 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 2.749      ;
; 37.315 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 2.736      ;
; 37.315 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 2.736      ;
; 37.315 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 2.736      ;
; 37.315 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 2.736      ;
; 37.315 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 2.736      ;
; 37.315 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 2.736      ;
; 37.315 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 2.736      ;
; 37.315 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 2.736      ;
; 37.315 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 2.736      ;
; 37.315 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 2.736      ;
; 37.315 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 2.736      ;
; 37.315 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 2.736      ;
; 37.315 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a14~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 2.731      ;
; 37.315 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a14~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 2.731      ;
; 37.315 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a14~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 2.731      ;
; 37.315 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a14~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 2.731      ;
; 37.315 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a14~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 2.731      ;
; 37.315 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a14~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 2.731      ;
; 37.315 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a14~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 2.731      ;
; 37.315 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a14~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 2.731      ;
; 37.315 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a14~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 2.731      ;
; 37.315 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a14~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 2.731      ;
; 37.315 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a14~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 2.731      ;
; 37.315 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a14~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 2.731      ;
; 37.318 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.057      ; 2.738      ;
; 37.318 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.057      ; 2.738      ;
; 37.318 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.057      ; 2.738      ;
; 37.318 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.057      ; 2.738      ;
+--------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                    ;
+--------+-----------------------------------+----------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+----------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; -1.578 ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|current_state.WAIT      ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.652      ; 0.367      ;
; -1.390 ; bullet:bullet1|current_state.WAIT ; tank:tank1|current_state.INITIAL       ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.652      ; 0.555      ;
; -1.078 ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|current_state.WAIT      ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; -0.500       ; 1.652      ; 0.367      ;
; -0.890 ; bullet:bullet1|current_state.WAIT ; tank:tank1|current_state.INITIAL       ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; -0.500       ; 1.652      ; 0.555      ;
; -0.817 ; bullet:bullet1|current_state.WAIT ; control:comb_11|current_state.B2_WAIT  ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.671      ; 1.147      ;
; -0.713 ; bullet:bullet1|current_state.WAIT ; control:comb_11|current_state.B3_CHECK ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.670      ; 1.250      ;
; -0.712 ; bullet:bullet1|current_state.WAIT ; draw:comb_12|b1dd[2]                   ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.671      ; 1.252      ;
; -0.704 ; bullet:bullet1|current_state.WAIT ; bullet:bullet2|current_state.READY     ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.661      ; 1.250      ;
; -0.680 ; bullet:bullet1|current_state.WAIT ; draw:comb_12|b2dd[2]                   ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.669      ; 1.282      ;
; -0.661 ; bullet:bullet1|current_state.WAIT ; control:comb_11|current_state.B4_WAIT  ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.670      ; 1.302      ;
; -0.646 ; bullet:bullet1|current_state.WAIT ; bullet:bullet4|current_state.READY     ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.657      ; 1.304      ;
; -0.642 ; bullet:bullet1|current_state.WAIT ; tank:tank3|dividerout[10]              ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.635      ; 1.286      ;
; -0.642 ; bullet:bullet1|current_state.WAIT ; tank:tank3|dividerout[11]              ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.635      ; 1.286      ;
; -0.642 ; bullet:bullet1|current_state.WAIT ; tank:tank3|dividerout[12]              ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.635      ; 1.286      ;
; -0.642 ; bullet:bullet1|current_state.WAIT ; tank:tank3|dividerout[13]              ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.635      ; 1.286      ;
; -0.642 ; bullet:bullet1|current_state.WAIT ; tank:tank3|dividerout[14]              ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.635      ; 1.286      ;
; -0.642 ; bullet:bullet1|current_state.WAIT ; tank:tank3|dividerout[15]              ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.635      ; 1.286      ;
; -0.642 ; bullet:bullet1|current_state.WAIT ; tank:tank3|dividerout[16]              ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.635      ; 1.286      ;
; -0.642 ; bullet:bullet1|current_state.WAIT ; tank:tank3|dividerout[17]              ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.635      ; 1.286      ;
; -0.642 ; bullet:bullet1|current_state.WAIT ; tank:tank3|dividerout[18]              ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.635      ; 1.286      ;
; -0.642 ; bullet:bullet1|current_state.WAIT ; tank:tank3|dividerout[19]              ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.635      ; 1.286      ;
; -0.642 ; bullet:bullet1|current_state.WAIT ; tank:tank3|dividerout[20]              ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.635      ; 1.286      ;
; -0.635 ; bullet:bullet1|current_state.WAIT ; draw:comb_12|b4dd[2]                   ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.665      ; 1.323      ;
; -0.627 ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|dividerout[10]          ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.653      ; 1.319      ;
; -0.627 ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|dividerout[11]          ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.653      ; 1.319      ;
; -0.627 ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|dividerout[12]          ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.653      ; 1.319      ;
; -0.627 ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|dividerout[13]          ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.653      ; 1.319      ;
; -0.627 ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|dividerout[14]          ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.653      ; 1.319      ;
; -0.627 ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|dividerout[15]          ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.653      ; 1.319      ;
; -0.627 ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|dividerout[16]          ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.653      ; 1.319      ;
; -0.627 ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|dividerout[17]          ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.653      ; 1.319      ;
; -0.627 ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|dividerout[18]          ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.653      ; 1.319      ;
; -0.627 ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|dividerout[19]          ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.653      ; 1.319      ;
; -0.623 ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|dividerout[0]           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.644      ; 1.314      ;
; -0.623 ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|dividerout[1]           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.644      ; 1.314      ;
; -0.623 ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|dividerout[2]           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.644      ; 1.314      ;
; -0.623 ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|dividerout[3]           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.644      ; 1.314      ;
; -0.623 ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|dividerout[4]           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.644      ; 1.314      ;
; -0.623 ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|dividerout[5]           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.644      ; 1.314      ;
; -0.623 ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|dividerout[6]           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.644      ; 1.314      ;
; -0.623 ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|dividerout[7]           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.644      ; 1.314      ;
; -0.623 ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|dividerout[8]           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.644      ; 1.314      ;
; -0.623 ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|dividerout[9]           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.644      ; 1.314      ;
; -0.622 ; bullet:bullet1|current_state.WAIT ; bullet:bullet1|current_state.READY     ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.650      ; 1.321      ;
; -0.604 ; bullet:bullet1|current_state.WAIT ; bullet:bullet3|bx[0]                   ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.670      ; 1.359      ;
; -0.604 ; bullet:bullet1|current_state.WAIT ; bullet:bullet3|bx[1]                   ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.670      ; 1.359      ;
; -0.604 ; bullet:bullet1|current_state.WAIT ; bullet:bullet3|bx[2]                   ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.670      ; 1.359      ;
; -0.604 ; bullet:bullet1|current_state.WAIT ; bullet:bullet3|bx[3]                   ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.670      ; 1.359      ;
; -0.604 ; bullet:bullet1|current_state.WAIT ; bullet:bullet3|bx[4]                   ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.670      ; 1.359      ;
; -0.604 ; bullet:bullet1|current_state.WAIT ; bullet:bullet3|bx[5]                   ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.670      ; 1.359      ;
; -0.604 ; bullet:bullet1|current_state.WAIT ; bullet:bullet3|bx[6]                   ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.670      ; 1.359      ;
; -0.604 ; bullet:bullet1|current_state.WAIT ; bullet:bullet3|bx[7]                   ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.670      ; 1.359      ;
; -0.571 ; bullet:bullet1|current_state.WAIT ; draw:comb_12|b3dd[2]                   ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.665      ; 1.387      ;
; -0.568 ; bullet:bullet1|current_state.WAIT ; control:comb_11|current_state.B3_WAIT  ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.670      ; 1.395      ;
; -0.560 ; bullet:bullet1|current_state.WAIT ; bullet:bullet3|current_state.READY     ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.666      ; 1.399      ;
; -0.560 ; bullet:bullet1|current_state.WAIT ; bullet:bullet4|bx[0]                   ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.670      ; 1.403      ;
; -0.560 ; bullet:bullet1|current_state.WAIT ; bullet:bullet4|bx[1]                   ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.670      ; 1.403      ;
; -0.560 ; bullet:bullet1|current_state.WAIT ; bullet:bullet4|bx[2]                   ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.670      ; 1.403      ;
; -0.560 ; bullet:bullet1|current_state.WAIT ; bullet:bullet4|bx[3]                   ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.670      ; 1.403      ;
; -0.560 ; bullet:bullet1|current_state.WAIT ; bullet:bullet4|bx[4]                   ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.670      ; 1.403      ;
; -0.560 ; bullet:bullet1|current_state.WAIT ; bullet:bullet4|bx[5]                   ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.670      ; 1.403      ;
; -0.560 ; bullet:bullet1|current_state.WAIT ; bullet:bullet4|bx[6]                   ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.670      ; 1.403      ;
; -0.560 ; bullet:bullet1|current_state.WAIT ; bullet:bullet4|bx[7]                   ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.670      ; 1.403      ;
; -0.553 ; bullet:bullet1|current_state.WAIT ; control:comb_11|current_state.B4_READY ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.670      ; 1.410      ;
; -0.551 ; bullet:bullet1|current_state.WAIT ; control:comb_11|current_state.B1_CHECK ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.671      ; 1.413      ;
; -0.519 ; bullet:bullet1|current_state.WAIT ; control:comb_11|current_state.B2_CHECK ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.671      ; 1.445      ;
; -0.515 ; bullet:bullet1|current_state.WAIT ; tank:tank4|counter_output[0]           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.642      ; 1.420      ;
; -0.515 ; bullet:bullet1|current_state.WAIT ; tank:tank4|counter_output[2]           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.642      ; 1.420      ;
; -0.515 ; bullet:bullet1|current_state.WAIT ; tank:tank4|counter_output[3]           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.642      ; 1.420      ;
; -0.515 ; bullet:bullet1|current_state.WAIT ; tank:tank4|counter_output[1]           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.642      ; 1.420      ;
; -0.504 ; bullet:bullet1|current_state.WAIT ; tank:tank3|counter_output[1]           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.644      ; 1.433      ;
; -0.504 ; bullet:bullet1|current_state.WAIT ; tank:tank3|counter_output[2]           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.644      ; 1.433      ;
; -0.504 ; bullet:bullet1|current_state.WAIT ; tank:tank3|counter_output[3]           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.644      ; 1.433      ;
; -0.504 ; bullet:bullet1|current_state.WAIT ; tank:tank3|counter_output[0]           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.644      ; 1.433      ;
; -0.494 ; bullet:bullet1|current_state.WAIT ; control:comb_11|current_state.T3_WAIT  ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.648      ; 1.447      ;
; -0.492 ; bullet:bullet1|current_state.WAIT ; control:comb_11|current_state.T2_CHECK ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.648      ; 1.449      ;
; -0.492 ; bullet:bullet1|current_state.WAIT ; control:comb_11|current_state.B4_CHECK ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.670      ; 1.471      ;
; -0.490 ; bullet:bullet1|current_state.WAIT ; bullet:bullet4|dividerout[0]           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.643      ; 1.446      ;
; -0.490 ; bullet:bullet1|current_state.WAIT ; bullet:bullet4|dividerout[1]           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.643      ; 1.446      ;
; -0.490 ; bullet:bullet1|current_state.WAIT ; bullet:bullet4|dividerout[2]           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.643      ; 1.446      ;
; -0.490 ; bullet:bullet1|current_state.WAIT ; bullet:bullet4|dividerout[3]           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.643      ; 1.446      ;
; -0.490 ; bullet:bullet1|current_state.WAIT ; bullet:bullet4|dividerout[4]           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.643      ; 1.446      ;
; -0.490 ; bullet:bullet1|current_state.WAIT ; bullet:bullet4|dividerout[5]           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.643      ; 1.446      ;
; -0.490 ; bullet:bullet1|current_state.WAIT ; bullet:bullet4|dividerout[6]           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.643      ; 1.446      ;
; -0.490 ; bullet:bullet1|current_state.WAIT ; bullet:bullet4|dividerout[7]           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.643      ; 1.446      ;
; -0.490 ; bullet:bullet1|current_state.WAIT ; bullet:bullet4|dividerout[8]           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.643      ; 1.446      ;
; -0.490 ; bullet:bullet1|current_state.WAIT ; bullet:bullet4|dividerout[9]           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.643      ; 1.446      ;
; -0.478 ; bullet:bullet1|current_state.WAIT ; bullet:bullet2|dividerout[0]           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.643      ; 1.458      ;
; -0.478 ; bullet:bullet1|current_state.WAIT ; bullet:bullet2|dividerout[1]           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.643      ; 1.458      ;
; -0.478 ; bullet:bullet1|current_state.WAIT ; bullet:bullet2|dividerout[2]           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.643      ; 1.458      ;
; -0.478 ; bullet:bullet1|current_state.WAIT ; bullet:bullet2|dividerout[3]           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.643      ; 1.458      ;
; -0.478 ; bullet:bullet1|current_state.WAIT ; bullet:bullet2|dividerout[4]           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.643      ; 1.458      ;
; -0.478 ; bullet:bullet1|current_state.WAIT ; bullet:bullet2|dividerout[5]           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.643      ; 1.458      ;
; -0.478 ; bullet:bullet1|current_state.WAIT ; bullet:bullet2|dividerout[6]           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.643      ; 1.458      ;
; -0.478 ; bullet:bullet1|current_state.WAIT ; bullet:bullet2|dividerout[7]           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.643      ; 1.458      ;
; -0.478 ; bullet:bullet1|current_state.WAIT ; bullet:bullet2|dividerout[8]           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.643      ; 1.458      ;
; -0.478 ; bullet:bullet1|current_state.WAIT ; bullet:bullet2|dividerout[9]           ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.643      ; 1.458      ;
; -0.473 ; bullet:bullet1|current_state.WAIT ; bullet:bullet4|dividerout[10]          ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.634      ; 1.454      ;
; -0.473 ; bullet:bullet1|current_state.WAIT ; bullet:bullet4|dividerout[11]          ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.634      ; 1.454      ;
; -0.473 ; bullet:bullet1|current_state.WAIT ; bullet:bullet4|dividerout[12]          ; bullet:bullet1|current_state.WAIT ; CLOCK_50    ; 0.000        ; 1.634      ; 1.454      ;
+--------+-----------------------------------+----------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                                            ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.251 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|address_reg_a[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|out_address_reg_a[0]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.403      ;
; 0.253 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|address_reg_a[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|out_address_reg_a[1]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.405      ;
; 0.319 ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                               ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK                                                                                ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.469      ;
; 0.320 ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                  ; vga_adapter:VGA|vga_controller:controller|VGA_HS                                                                                   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.470      ;
; 0.334 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.488      ;
; 0.338 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|address_reg_a[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|out_address_reg_a[2]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.490      ;
; 0.352 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.502      ;
; 0.363 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.365 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.517      ;
; 0.378 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.530      ;
; 0.384 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.534      ;
; 0.387 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.539      ;
; 0.387 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.539      ;
; 0.389 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.541      ;
; 0.411 ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                  ; vga_adapter:VGA|vga_controller:controller|VGA_VS                                                                                   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.561      ;
; 0.432 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.584      ;
; 0.444 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.598      ;
; 0.449 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.601      ;
; 0.507 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.659      ;
; 0.509 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.512 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.723      ;
; 0.515 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.726      ;
; 0.515 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg4 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 0.728      ;
; 0.517 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.669      ;
; 0.518 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.670      ;
; 0.526 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.526 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.676      ;
; 0.527 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.679      ;
; 0.529 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.679      ;
; 0.529 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.681      ;
; 0.542 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.694      ;
; 0.553 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.705      ;
; 0.553 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.705      ;
; 0.558 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.710      ;
; 0.562 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.714      ;
; 0.562 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.714      ;
; 0.570 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.722      ;
; 0.587 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.739      ;
; 0.593 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.745      ;
; 0.597 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.749      ;
; 0.606 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 0.753      ;
; 0.612 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.764      ;
; 0.613 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.821      ;
; 0.618 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.768      ;
; 0.628 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.780      ;
; 0.629 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.779      ;
; 0.632 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.784      ;
; 0.636 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.844      ;
; 0.637 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.077      ; 0.852      ;
; 0.640 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.077      ; 0.855      ;
; 0.643 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.851      ;
; 0.646 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.077      ; 0.861      ;
; 0.646 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.796      ;
; 0.647 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.797      ;
; 0.647 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.799      ;
; 0.649 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a3~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 0.855      ;
; 0.649 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.799      ;
; 0.649 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.799      ;
; 0.650 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.802      ;
; 0.657 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.809      ;
; 0.657 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.809      ;
; 0.663 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.813      ;
; 0.665 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg4 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.064      ; 0.867      ;
; 0.666 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.816      ;
; 0.667 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.819      ;
; 0.669 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 0.869      ;
; 0.670 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a3~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 0.876      ;
; 0.674 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.824      ;
; 0.681 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.831      ;
; 0.682 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.834      ;
; 0.684 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a4~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.057      ; 0.879      ;
; 0.689 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.046      ; 0.873      ;
; 0.689 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.839      ;
; 0.690 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.055      ; 0.883      ;
; 0.690 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.842      ;
; 0.690 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.842      ;
; 0.692 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.844      ;
; 0.698 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.850      ;
; 0.699 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.046      ; 0.883      ;
; 0.704 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a14~porta_address_reg4 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.048      ; 0.890      ;
; 0.708 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.055      ; 0.901      ;
; 0.714 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.867      ;
; 0.714 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.867      ;
; 0.715 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.055      ; 0.908      ;
; 0.717 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.870      ;
; 0.717 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.870      ;
; 0.722 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 0.935      ;
; 0.722 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.875      ;
; 0.722 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.875      ;
; 0.723 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.046      ; 0.907      ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'bullet:bullet1|current_state.WAIT'                                                                                                                           ;
+-------+----------------------------------------+-----------------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                           ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-----------------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 1.174 ; control:comb_11|current_state.SETMAP   ; control:comb_11|addselect.10_1846 ; CLOCK_50     ; bullet:bullet1|current_state.WAIT ; -0.500       ; -0.060     ; 0.614      ;
; 1.318 ; control:comb_11|current_state.T2_CHECK ; control:comb_11|addselect.01_1854 ; CLOCK_50     ; bullet:bullet1|current_state.WAIT ; -0.500       ; -0.032     ; 0.786      ;
; 1.344 ; control:comb_11|current_state.T1_WAIT  ; control:comb_11|addselect.01_1854 ; CLOCK_50     ; bullet:bullet1|current_state.WAIT ; -0.500       ; -0.053     ; 0.791      ;
; 1.353 ; control:comb_11|current_state.SETMAP   ; control:comb_11|addselect.01_1854 ; CLOCK_50     ; bullet:bullet1|current_state.WAIT ; -0.500       ; -0.031     ; 0.822      ;
; 1.382 ; control:comb_11|current_state.T1_CHECK ; control:comb_11|addselect.01_1854 ; CLOCK_50     ; bullet:bullet1|current_state.WAIT ; -0.500       ; -0.032     ; 0.850      ;
; 1.396 ; control:comb_11|current_state.T2_WAIT  ; control:comb_11|addselect.01_1854 ; CLOCK_50     ; bullet:bullet1|current_state.WAIT ; -0.500       ; -0.032     ; 0.864      ;
; 1.417 ; control:comb_11|current_state.T3_WAIT  ; control:comb_11|addselect.01_1854 ; CLOCK_50     ; bullet:bullet1|current_state.WAIT ; -0.500       ; -0.032     ; 0.885      ;
; 1.475 ; control:comb_11|current_state.T3_CHECK ; control:comb_11|addselect.01_1854 ; CLOCK_50     ; bullet:bullet1|current_state.WAIT ; -0.500       ; -0.032     ; 0.943      ;
; 1.542 ; control:comb_11|current_state.T4_CHECK ; control:comb_11|addselect.01_1854 ; CLOCK_50     ; bullet:bullet1|current_state.WAIT ; -0.500       ; -0.032     ; 1.010      ;
; 1.570 ; control:comb_11|current_state.T4_WAIT  ; control:comb_11|addselect.01_1854 ; CLOCK_50     ; bullet:bullet1|current_state.WAIT ; -0.500       ; -0.032     ; 1.038      ;
+-------+----------------------------------------+-----------------------------------+--------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                ;
+--------+----------------------------+-------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                                               ; Launch Clock ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+-------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; 16.292 ; control:comb_11|t1score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.626     ; 2.114      ;
; 16.292 ; control:comb_11|t1score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.626     ; 2.114      ;
; 16.292 ; control:comb_11|t1score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.626     ; 2.114      ;
; 16.292 ; control:comb_11|t1score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.626     ; 2.114      ;
; 16.336 ; control:comb_11|t3score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.626     ; 2.070      ;
; 16.336 ; control:comb_11|t3score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.626     ; 2.070      ;
; 16.336 ; control:comb_11|t3score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.626     ; 2.070      ;
; 16.336 ; control:comb_11|t3score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.626     ; 2.070      ;
; 16.383 ; control:comb_11|t2score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.626     ; 2.023      ;
; 16.383 ; control:comb_11|t2score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.626     ; 2.023      ;
; 16.383 ; control:comb_11|t2score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.626     ; 2.023      ;
; 16.383 ; control:comb_11|t2score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.626     ; 2.023      ;
; 16.398 ; control:comb_11|t1score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[0] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.629     ; 2.005      ;
; 16.398 ; control:comb_11|t1score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[1] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.629     ; 2.005      ;
; 16.398 ; control:comb_11|t1score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[2] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.629     ; 2.005      ;
; 16.398 ; control:comb_11|t1score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[3] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.629     ; 2.005      ;
; 16.398 ; control:comb_11|t1score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[4] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.629     ; 2.005      ;
; 16.398 ; control:comb_11|t1score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[8] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.629     ; 2.005      ;
; 16.398 ; control:comb_11|t1score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[9] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.629     ; 2.005      ;
; 16.398 ; control:comb_11|t1score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[6] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.629     ; 2.005      ;
; 16.398 ; control:comb_11|t1score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[5] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.629     ; 2.005      ;
; 16.398 ; control:comb_11|t1score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[7] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.629     ; 2.005      ;
; 16.400 ; control:comb_11|t1score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.628     ; 2.004      ;
; 16.400 ; control:comb_11|t1score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.628     ; 2.004      ;
; 16.400 ; control:comb_11|t1score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.628     ; 2.004      ;
; 16.400 ; control:comb_11|t1score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.628     ; 2.004      ;
; 16.400 ; control:comb_11|t1score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[9] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.628     ; 2.004      ;
; 16.400 ; control:comb_11|t1score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[0] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.628     ; 2.004      ;
; 16.424 ; control:comb_11|t4score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.626     ; 1.982      ;
; 16.424 ; control:comb_11|t4score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.626     ; 1.982      ;
; 16.424 ; control:comb_11|t4score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.626     ; 1.982      ;
; 16.424 ; control:comb_11|t4score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.626     ; 1.982      ;
; 16.442 ; control:comb_11|t3score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[0] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.629     ; 1.961      ;
; 16.442 ; control:comb_11|t3score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[1] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.629     ; 1.961      ;
; 16.442 ; control:comb_11|t3score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[2] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.629     ; 1.961      ;
; 16.442 ; control:comb_11|t3score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[3] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.629     ; 1.961      ;
; 16.442 ; control:comb_11|t3score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[4] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.629     ; 1.961      ;
; 16.442 ; control:comb_11|t3score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[8] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.629     ; 1.961      ;
; 16.442 ; control:comb_11|t3score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[9] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.629     ; 1.961      ;
; 16.442 ; control:comb_11|t3score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[6] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.629     ; 1.961      ;
; 16.442 ; control:comb_11|t3score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[5] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.629     ; 1.961      ;
; 16.442 ; control:comb_11|t3score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[7] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.629     ; 1.961      ;
; 16.444 ; control:comb_11|t3score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.628     ; 1.960      ;
; 16.444 ; control:comb_11|t3score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.628     ; 1.960      ;
; 16.444 ; control:comb_11|t3score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.628     ; 1.960      ;
; 16.444 ; control:comb_11|t3score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.628     ; 1.960      ;
; 16.444 ; control:comb_11|t3score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[9] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.628     ; 1.960      ;
; 16.444 ; control:comb_11|t3score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[0] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.628     ; 1.960      ;
; 16.478 ; control:comb_11|t3score[3] ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.620     ; 1.934      ;
; 16.478 ; control:comb_11|t3score[3] ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.620     ; 1.934      ;
; 16.478 ; control:comb_11|t3score[3] ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.620     ; 1.934      ;
; 16.478 ; control:comb_11|t3score[3] ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.620     ; 1.934      ;
; 16.489 ; control:comb_11|t2score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[0] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.629     ; 1.914      ;
; 16.489 ; control:comb_11|t2score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[1] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.629     ; 1.914      ;
; 16.489 ; control:comb_11|t2score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[2] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.629     ; 1.914      ;
; 16.489 ; control:comb_11|t2score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[3] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.629     ; 1.914      ;
; 16.489 ; control:comb_11|t2score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[4] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.629     ; 1.914      ;
; 16.489 ; control:comb_11|t2score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[8] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.629     ; 1.914      ;
; 16.489 ; control:comb_11|t2score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[9] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.629     ; 1.914      ;
; 16.489 ; control:comb_11|t2score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[6] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.629     ; 1.914      ;
; 16.489 ; control:comb_11|t2score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[5] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.629     ; 1.914      ;
; 16.489 ; control:comb_11|t2score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[7] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.629     ; 1.914      ;
; 16.491 ; control:comb_11|t2score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.628     ; 1.913      ;
; 16.491 ; control:comb_11|t2score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.628     ; 1.913      ;
; 16.491 ; control:comb_11|t2score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.628     ; 1.913      ;
; 16.491 ; control:comb_11|t2score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.628     ; 1.913      ;
; 16.491 ; control:comb_11|t2score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[9] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.628     ; 1.913      ;
; 16.491 ; control:comb_11|t2score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[0] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.628     ; 1.913      ;
; 16.519 ; control:comb_11|t3score[2] ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.619     ; 1.894      ;
; 16.519 ; control:comb_11|t3score[2] ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.619     ; 1.894      ;
; 16.519 ; control:comb_11|t3score[2] ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.619     ; 1.894      ;
; 16.519 ; control:comb_11|t3score[2] ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.619     ; 1.894      ;
; 16.530 ; control:comb_11|t4score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[0] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.629     ; 1.873      ;
; 16.530 ; control:comb_11|t4score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[1] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.629     ; 1.873      ;
; 16.530 ; control:comb_11|t4score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[2] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.629     ; 1.873      ;
; 16.530 ; control:comb_11|t4score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[3] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.629     ; 1.873      ;
; 16.530 ; control:comb_11|t4score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[4] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.629     ; 1.873      ;
; 16.530 ; control:comb_11|t4score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[8] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.629     ; 1.873      ;
; 16.530 ; control:comb_11|t4score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[9] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.629     ; 1.873      ;
; 16.530 ; control:comb_11|t4score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[6] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.629     ; 1.873      ;
; 16.530 ; control:comb_11|t4score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[5] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.629     ; 1.873      ;
; 16.530 ; control:comb_11|t4score[0] ; vga_adapter:VGA|vga_controller:controller|xCounter[7] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.629     ; 1.873      ;
; 16.532 ; control:comb_11|t4score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.628     ; 1.872      ;
; 16.532 ; control:comb_11|t4score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.628     ; 1.872      ;
; 16.532 ; control:comb_11|t4score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.628     ; 1.872      ;
; 16.532 ; control:comb_11|t4score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.628     ; 1.872      ;
; 16.532 ; control:comb_11|t4score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[9] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.628     ; 1.872      ;
; 16.532 ; control:comb_11|t4score[0] ; vga_adapter:VGA|vga_controller:controller|yCounter[0] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.628     ; 1.872      ;
; 16.582 ; control:comb_11|t2score[2] ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.617     ; 1.833      ;
; 16.582 ; control:comb_11|t2score[2] ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.617     ; 1.833      ;
; 16.582 ; control:comb_11|t2score[2] ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.617     ; 1.833      ;
; 16.582 ; control:comb_11|t2score[2] ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.617     ; 1.833      ;
; 16.584 ; control:comb_11|t3score[3] ; vga_adapter:VGA|vga_controller:controller|xCounter[0] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.623     ; 1.825      ;
; 16.584 ; control:comb_11|t3score[3] ; vga_adapter:VGA|vga_controller:controller|xCounter[1] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.623     ; 1.825      ;
; 16.584 ; control:comb_11|t3score[3] ; vga_adapter:VGA|vga_controller:controller|xCounter[2] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.623     ; 1.825      ;
; 16.584 ; control:comb_11|t3score[3] ; vga_adapter:VGA|vga_controller:controller|xCounter[3] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.623     ; 1.825      ;
; 16.584 ; control:comb_11|t3score[3] ; vga_adapter:VGA|vga_controller:controller|xCounter[4] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.623     ; 1.825      ;
; 16.584 ; control:comb_11|t3score[3] ; vga_adapter:VGA|vga_controller:controller|xCounter[8] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.623     ; 1.825      ;
; 16.584 ; control:comb_11|t3score[3] ; vga_adapter:VGA|vga_controller:controller|xCounter[9] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.623     ; 1.825      ;
; 16.584 ; control:comb_11|t3score[3] ; vga_adapter:VGA|vga_controller:controller|xCounter[6] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 20.000       ; -1.623     ; 1.825      ;
+--------+----------------------------+-------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                ;
+-------+----------------------------+-------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                                               ; Launch Clock ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+-------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; 2.975 ; control:comb_11|t4score[1] ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.619     ; 1.508      ;
; 2.975 ; control:comb_11|t4score[1] ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.619     ; 1.508      ;
; 2.975 ; control:comb_11|t4score[1] ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.619     ; 1.508      ;
; 2.975 ; control:comb_11|t4score[1] ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.619     ; 1.508      ;
; 2.975 ; control:comb_11|t4score[1] ; vga_adapter:VGA|vga_controller:controller|yCounter[9] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.619     ; 1.508      ;
; 2.975 ; control:comb_11|t4score[1] ; vga_adapter:VGA|vga_controller:controller|yCounter[0] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.619     ; 1.508      ;
; 2.977 ; control:comb_11|t4score[1] ; vga_adapter:VGA|vga_controller:controller|xCounter[0] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.620     ; 1.509      ;
; 2.977 ; control:comb_11|t4score[1] ; vga_adapter:VGA|vga_controller:controller|xCounter[1] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.620     ; 1.509      ;
; 2.977 ; control:comb_11|t4score[1] ; vga_adapter:VGA|vga_controller:controller|xCounter[2] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.620     ; 1.509      ;
; 2.977 ; control:comb_11|t4score[1] ; vga_adapter:VGA|vga_controller:controller|xCounter[3] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.620     ; 1.509      ;
; 2.977 ; control:comb_11|t4score[1] ; vga_adapter:VGA|vga_controller:controller|xCounter[4] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.620     ; 1.509      ;
; 2.977 ; control:comb_11|t4score[1] ; vga_adapter:VGA|vga_controller:controller|xCounter[8] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.620     ; 1.509      ;
; 2.977 ; control:comb_11|t4score[1] ; vga_adapter:VGA|vga_controller:controller|xCounter[9] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.620     ; 1.509      ;
; 2.977 ; control:comb_11|t4score[1] ; vga_adapter:VGA|vga_controller:controller|xCounter[6] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.620     ; 1.509      ;
; 2.977 ; control:comb_11|t4score[1] ; vga_adapter:VGA|vga_controller:controller|xCounter[5] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.620     ; 1.509      ;
; 2.977 ; control:comb_11|t4score[1] ; vga_adapter:VGA|vga_controller:controller|xCounter[7] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.620     ; 1.509      ;
; 3.018 ; control:comb_11|t1score[1] ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.621     ; 1.549      ;
; 3.018 ; control:comb_11|t1score[1] ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.621     ; 1.549      ;
; 3.018 ; control:comb_11|t1score[1] ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.621     ; 1.549      ;
; 3.018 ; control:comb_11|t1score[1] ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.621     ; 1.549      ;
; 3.018 ; control:comb_11|t1score[1] ; vga_adapter:VGA|vga_controller:controller|yCounter[9] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.621     ; 1.549      ;
; 3.018 ; control:comb_11|t1score[1] ; vga_adapter:VGA|vga_controller:controller|yCounter[0] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.621     ; 1.549      ;
; 3.020 ; control:comb_11|t1score[1] ; vga_adapter:VGA|vga_controller:controller|xCounter[0] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.622     ; 1.550      ;
; 3.020 ; control:comb_11|t1score[1] ; vga_adapter:VGA|vga_controller:controller|xCounter[1] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.622     ; 1.550      ;
; 3.020 ; control:comb_11|t1score[1] ; vga_adapter:VGA|vga_controller:controller|xCounter[2] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.622     ; 1.550      ;
; 3.020 ; control:comb_11|t1score[1] ; vga_adapter:VGA|vga_controller:controller|xCounter[3] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.622     ; 1.550      ;
; 3.020 ; control:comb_11|t1score[1] ; vga_adapter:VGA|vga_controller:controller|xCounter[4] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.622     ; 1.550      ;
; 3.020 ; control:comb_11|t1score[1] ; vga_adapter:VGA|vga_controller:controller|xCounter[8] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.622     ; 1.550      ;
; 3.020 ; control:comb_11|t1score[1] ; vga_adapter:VGA|vga_controller:controller|xCounter[9] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.622     ; 1.550      ;
; 3.020 ; control:comb_11|t1score[1] ; vga_adapter:VGA|vga_controller:controller|xCounter[6] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.622     ; 1.550      ;
; 3.020 ; control:comb_11|t1score[1] ; vga_adapter:VGA|vga_controller:controller|xCounter[5] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.622     ; 1.550      ;
; 3.020 ; control:comb_11|t1score[1] ; vga_adapter:VGA|vga_controller:controller|xCounter[7] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.622     ; 1.550      ;
; 3.063 ; control:comb_11|t1score[3] ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.621     ; 1.594      ;
; 3.063 ; control:comb_11|t1score[3] ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.621     ; 1.594      ;
; 3.063 ; control:comb_11|t1score[3] ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.621     ; 1.594      ;
; 3.063 ; control:comb_11|t1score[3] ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.621     ; 1.594      ;
; 3.063 ; control:comb_11|t1score[3] ; vga_adapter:VGA|vga_controller:controller|yCounter[9] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.621     ; 1.594      ;
; 3.063 ; control:comb_11|t1score[3] ; vga_adapter:VGA|vga_controller:controller|yCounter[0] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.621     ; 1.594      ;
; 3.065 ; control:comb_11|t1score[3] ; vga_adapter:VGA|vga_controller:controller|xCounter[0] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.622     ; 1.595      ;
; 3.065 ; control:comb_11|t1score[3] ; vga_adapter:VGA|vga_controller:controller|xCounter[1] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.622     ; 1.595      ;
; 3.065 ; control:comb_11|t1score[3] ; vga_adapter:VGA|vga_controller:controller|xCounter[2] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.622     ; 1.595      ;
; 3.065 ; control:comb_11|t1score[3] ; vga_adapter:VGA|vga_controller:controller|xCounter[3] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.622     ; 1.595      ;
; 3.065 ; control:comb_11|t1score[3] ; vga_adapter:VGA|vga_controller:controller|xCounter[4] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.622     ; 1.595      ;
; 3.065 ; control:comb_11|t1score[3] ; vga_adapter:VGA|vga_controller:controller|xCounter[8] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.622     ; 1.595      ;
; 3.065 ; control:comb_11|t1score[3] ; vga_adapter:VGA|vga_controller:controller|xCounter[9] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.622     ; 1.595      ;
; 3.065 ; control:comb_11|t1score[3] ; vga_adapter:VGA|vga_controller:controller|xCounter[6] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.622     ; 1.595      ;
; 3.065 ; control:comb_11|t1score[3] ; vga_adapter:VGA|vga_controller:controller|xCounter[5] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.622     ; 1.595      ;
; 3.065 ; control:comb_11|t1score[3] ; vga_adapter:VGA|vga_controller:controller|xCounter[7] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.622     ; 1.595      ;
; 3.083 ; control:comb_11|t4score[1] ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.617     ; 1.618      ;
; 3.083 ; control:comb_11|t4score[1] ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.617     ; 1.618      ;
; 3.083 ; control:comb_11|t4score[1] ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.617     ; 1.618      ;
; 3.083 ; control:comb_11|t4score[1] ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.617     ; 1.618      ;
; 3.093 ; control:comb_11|t4score[3] ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.619     ; 1.626      ;
; 3.093 ; control:comb_11|t4score[3] ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.619     ; 1.626      ;
; 3.093 ; control:comb_11|t4score[3] ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.619     ; 1.626      ;
; 3.093 ; control:comb_11|t4score[3] ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.619     ; 1.626      ;
; 3.093 ; control:comb_11|t4score[3] ; vga_adapter:VGA|vga_controller:controller|yCounter[9] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.619     ; 1.626      ;
; 3.093 ; control:comb_11|t4score[3] ; vga_adapter:VGA|vga_controller:controller|yCounter[0] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.619     ; 1.626      ;
; 3.095 ; control:comb_11|t4score[3] ; vga_adapter:VGA|vga_controller:controller|xCounter[0] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.620     ; 1.627      ;
; 3.095 ; control:comb_11|t4score[3] ; vga_adapter:VGA|vga_controller:controller|xCounter[1] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.620     ; 1.627      ;
; 3.095 ; control:comb_11|t4score[3] ; vga_adapter:VGA|vga_controller:controller|xCounter[2] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.620     ; 1.627      ;
; 3.095 ; control:comb_11|t4score[3] ; vga_adapter:VGA|vga_controller:controller|xCounter[3] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.620     ; 1.627      ;
; 3.095 ; control:comb_11|t4score[3] ; vga_adapter:VGA|vga_controller:controller|xCounter[4] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.620     ; 1.627      ;
; 3.095 ; control:comb_11|t4score[3] ; vga_adapter:VGA|vga_controller:controller|xCounter[8] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.620     ; 1.627      ;
; 3.095 ; control:comb_11|t4score[3] ; vga_adapter:VGA|vga_controller:controller|xCounter[9] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.620     ; 1.627      ;
; 3.095 ; control:comb_11|t4score[3] ; vga_adapter:VGA|vga_controller:controller|xCounter[6] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.620     ; 1.627      ;
; 3.095 ; control:comb_11|t4score[3] ; vga_adapter:VGA|vga_controller:controller|xCounter[5] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.620     ; 1.627      ;
; 3.095 ; control:comb_11|t4score[3] ; vga_adapter:VGA|vga_controller:controller|xCounter[7] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.620     ; 1.627      ;
; 3.104 ; control:comb_11|t4score[2] ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.619     ; 1.637      ;
; 3.104 ; control:comb_11|t4score[2] ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.619     ; 1.637      ;
; 3.104 ; control:comb_11|t4score[2] ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.619     ; 1.637      ;
; 3.104 ; control:comb_11|t4score[2] ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.619     ; 1.637      ;
; 3.104 ; control:comb_11|t4score[2] ; vga_adapter:VGA|vga_controller:controller|yCounter[9] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.619     ; 1.637      ;
; 3.104 ; control:comb_11|t4score[2] ; vga_adapter:VGA|vga_controller:controller|yCounter[0] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.619     ; 1.637      ;
; 3.106 ; control:comb_11|t4score[2] ; vga_adapter:VGA|vga_controller:controller|xCounter[0] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.620     ; 1.638      ;
; 3.106 ; control:comb_11|t4score[2] ; vga_adapter:VGA|vga_controller:controller|xCounter[1] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.620     ; 1.638      ;
; 3.106 ; control:comb_11|t4score[2] ; vga_adapter:VGA|vga_controller:controller|xCounter[2] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.620     ; 1.638      ;
; 3.106 ; control:comb_11|t4score[2] ; vga_adapter:VGA|vga_controller:controller|xCounter[3] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.620     ; 1.638      ;
; 3.106 ; control:comb_11|t4score[2] ; vga_adapter:VGA|vga_controller:controller|xCounter[4] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.620     ; 1.638      ;
; 3.106 ; control:comb_11|t4score[2] ; vga_adapter:VGA|vga_controller:controller|xCounter[8] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.620     ; 1.638      ;
; 3.106 ; control:comb_11|t4score[2] ; vga_adapter:VGA|vga_controller:controller|xCounter[9] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.620     ; 1.638      ;
; 3.106 ; control:comb_11|t4score[2] ; vga_adapter:VGA|vga_controller:controller|xCounter[6] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.620     ; 1.638      ;
; 3.106 ; control:comb_11|t4score[2] ; vga_adapter:VGA|vga_controller:controller|xCounter[5] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.620     ; 1.638      ;
; 3.106 ; control:comb_11|t4score[2] ; vga_adapter:VGA|vga_controller:controller|xCounter[7] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.620     ; 1.638      ;
; 3.113 ; control:comb_11|t2score[1] ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.619     ; 1.646      ;
; 3.113 ; control:comb_11|t2score[1] ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.619     ; 1.646      ;
; 3.113 ; control:comb_11|t2score[1] ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.619     ; 1.646      ;
; 3.113 ; control:comb_11|t2score[1] ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.619     ; 1.646      ;
; 3.113 ; control:comb_11|t2score[1] ; vga_adapter:VGA|vga_controller:controller|yCounter[9] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.619     ; 1.646      ;
; 3.113 ; control:comb_11|t2score[1] ; vga_adapter:VGA|vga_controller:controller|yCounter[0] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.619     ; 1.646      ;
; 3.115 ; control:comb_11|t2score[1] ; vga_adapter:VGA|vga_controller:controller|xCounter[0] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.620     ; 1.647      ;
; 3.115 ; control:comb_11|t2score[1] ; vga_adapter:VGA|vga_controller:controller|xCounter[1] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.620     ; 1.647      ;
; 3.115 ; control:comb_11|t2score[1] ; vga_adapter:VGA|vga_controller:controller|xCounter[2] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.620     ; 1.647      ;
; 3.115 ; control:comb_11|t2score[1] ; vga_adapter:VGA|vga_controller:controller|xCounter[3] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.620     ; 1.647      ;
; 3.115 ; control:comb_11|t2score[1] ; vga_adapter:VGA|vga_controller:controller|xCounter[4] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.620     ; 1.647      ;
; 3.115 ; control:comb_11|t2score[1] ; vga_adapter:VGA|vga_controller:controller|xCounter[8] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.620     ; 1.647      ;
; 3.115 ; control:comb_11|t2score[1] ; vga_adapter:VGA|vga_controller:controller|xCounter[9] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.620     ; 1.647      ;
; 3.115 ; control:comb_11|t2score[1] ; vga_adapter:VGA|vga_controller:controller|xCounter[6] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.620     ; 1.647      ;
; 3.115 ; control:comb_11|t2score[1] ; vga_adapter:VGA|vga_controller:controller|xCounter[5] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.620     ; 1.647      ;
; 3.115 ; control:comb_11|t2score[1] ; vga_adapter:VGA|vga_controller:controller|xCounter[7] ; CLOCK_50     ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -1.620     ; 1.647      ;
+-------+----------------------------+-------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'bullet:bullet1|current_state.WAIT'                                                                                     ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+---------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                      ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+---------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; bullet:bullet1|current_state.WAIT ; Rise       ; bullet1|current_state.WAIT|regout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; bullet:bullet1|current_state.WAIT ; Rise       ; bullet1|current_state.WAIT|regout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; bullet:bullet1|current_state.WAIT ; Rise       ; bullet1|current_state.WAIT~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; bullet:bullet1|current_state.WAIT ; Rise       ; bullet1|current_state.WAIT~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; bullet:bullet1|current_state.WAIT ; Rise       ; bullet1|current_state.WAIT~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; bullet:bullet1|current_state.WAIT ; Rise       ; bullet1|current_state.WAIT~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; bullet:bullet1|current_state.WAIT ; Rise       ; comb_11|addselect.01_1854|datac             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; bullet:bullet1|current_state.WAIT ; Rise       ; comb_11|addselect.01_1854|datac             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; bullet:bullet1|current_state.WAIT ; Rise       ; comb_11|addselect.10_1846|datad             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; bullet:bullet1|current_state.WAIT ; Rise       ; comb_11|addselect.10_1846|datad             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; bullet:bullet1|current_state.WAIT ; Fall       ; control:comb_11|addselect.01_1854           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; bullet:bullet1|current_state.WAIT ; Fall       ; control:comb_11|addselect.01_1854           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; bullet:bullet1|current_state.WAIT ; Fall       ; control:comb_11|addselect.10_1846           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; bullet:bullet1|current_state.WAIT ; Fall       ; control:comb_11|addselect.10_1846           ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                              ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_address_reg0      ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_address_reg0      ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_address_reg1      ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_address_reg1      ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_address_reg2      ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_address_reg2      ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_address_reg3      ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_address_reg3      ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_address_reg4      ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_address_reg4      ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_address_reg5      ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_address_reg5      ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_address_reg6      ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_address_reg6      ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_address_reg7      ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_address_reg7      ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_datain_reg0       ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_datain_reg0       ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_memory_reg0       ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_memory_reg0       ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_we_reg            ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; control:comb_11|ram256x1:comb_3|altsyncram:altsyncram_component|altsyncram_e0g1:auto_generated|ram_block1a0~porta_we_reg            ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg6  ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 3.676 ; 3.676 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 3.676 ; 3.676 ; Rise       ; CLOCK_50        ;
; PS2_CLK   ; CLOCK_50   ; 2.352 ; 2.352 ; Rise       ; CLOCK_50        ;
; PS2_DAT   ; CLOCK_50   ; 2.412 ; 2.412 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 4.483 ; 4.483 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 4.302 ; 4.302 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 4.483 ; 4.483 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -2.409 ; -2.409 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -2.409 ; -2.409 ; Rise       ; CLOCK_50        ;
; PS2_CLK   ; CLOCK_50   ; -2.232 ; -2.232 ; Rise       ; CLOCK_50        ;
; PS2_DAT   ; CLOCK_50   ; -2.292 ; -2.292 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; -0.109 ; -0.109 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; -0.155 ; -0.155 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; -0.109 ; -0.109 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 4.586 ; 4.586 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 4.409 ; 4.409 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 4.409 ; 4.409 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 4.526 ; 4.526 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 4.516 ; 4.516 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 4.586 ; 4.586 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 4.576 ; 4.576 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 4.560 ; 4.560 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 4.560 ; 4.560 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 4.550 ; 4.550 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 4.550 ; 4.550 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 2.961 ; 2.961 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 1.473 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 4.249 ; 4.249 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 4.147 ; 4.147 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 4.147 ; 4.147 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 4.149 ; 4.149 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 4.149 ; 4.149 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 4.249 ; 4.249 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 4.249 ; 4.249 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 4.216 ; 4.216 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 4.236 ; 4.236 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 4.246 ; 4.246 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 4.246 ; 4.246 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 2.943 ; 2.943 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 4.527 ; 4.527 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 4.527 ; 4.527 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 4.507 ; 4.507 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 4.507 ; 4.507 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 4.511 ; 4.511 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 4.511 ; 4.511 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 4.521 ; 4.521 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 4.378 ; 4.378 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 4.388 ; 4.388 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 4.368 ; 4.368 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 4.368 ; 4.368 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.890 ; 2.890 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 1.473 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                               ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 3.378 ; 3.378 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 3.378 ; 3.378 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 3.378 ; 3.378 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 3.495 ; 3.495 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 3.485 ; 3.485 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 3.555 ; 3.555 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 3.545 ; 3.545 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 3.529 ; 3.529 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 3.529 ; 3.529 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 3.519 ; 3.519 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 3.519 ; 3.519 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 2.961 ; 2.961 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 1.473 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 3.211 ; 3.211 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 3.211 ; 3.211 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 3.211 ; 3.211 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 3.213 ; 3.213 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 3.213 ; 3.213 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 3.313 ; 3.313 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 3.313 ; 3.313 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 3.280 ; 3.280 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 3.300 ; 3.300 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 3.310 ; 3.310 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 3.310 ; 3.310 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 2.943 ; 2.943 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 3.216 ; 3.216 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 3.375 ; 3.375 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 3.355 ; 3.355 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 3.355 ; 3.355 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 3.359 ; 3.359 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 3.359 ; 3.359 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 3.369 ; 3.369 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 3.226 ; 3.226 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 3.236 ; 3.236 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 3.216 ; 3.216 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 3.216 ; 3.216 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.890 ; 2.890 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 1.473 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                     ;
+----------------------------------------+----------+----------+----------+---------+---------------------+
; Clock                                  ; Setup    ; Hold     ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------+----------+----------+----------+---------+---------------------+
; Worst-case Slack                       ; -4.423   ; -2.535   ; 13.309   ; 2.975   ; 0.500               ;
;  CLOCK_50                              ; -4.423   ; -2.535   ; N/A      ; N/A     ; 7.500               ;
;  VGA|mypll|altpll_component|pll|clk[0] ; 33.791   ; 0.215    ; 13.309   ; 2.975   ; 17.873              ;
;  bullet:bullet1|current_state.WAIT     ; -2.483   ; 1.174    ; N/A      ; N/A     ; 0.500               ;
; Design-wide TNS                        ; -119.739 ; -132.12  ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                              ; -115.717 ; -132.120 ; N/A      ; N/A     ; 0.000               ;
;  VGA|mypll|altpll_component|pll|clk[0] ; 0.000    ; 0.000    ; 0.000    ; 0.000   ; 0.000               ;
;  bullet:bullet1|current_state.WAIT     ; -4.022   ; 0.000    ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------+----------+----------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 7.069  ; 7.069  ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 7.069  ; 7.069  ; Rise       ; CLOCK_50        ;
; PS2_CLK   ; CLOCK_50   ; 4.307  ; 4.307  ; Rise       ; CLOCK_50        ;
; PS2_DAT   ; CLOCK_50   ; 4.454  ; 4.454  ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 10.737 ; 10.737 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 10.293 ; 10.293 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 10.737 ; 10.737 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -2.409 ; -2.409 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -2.409 ; -2.409 ; Rise       ; CLOCK_50        ;
; PS2_CLK   ; CLOCK_50   ; -2.232 ; -2.232 ; Rise       ; CLOCK_50        ;
; PS2_DAT   ; CLOCK_50   ; -2.292 ; -2.292 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; -0.109 ; -0.109 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; -0.155 ; -0.155 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; -0.109 ; -0.109 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 9.506 ; 9.506 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 9.200 ; 9.200 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 9.200 ; 9.200 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 9.446 ; 9.446 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 9.436 ; 9.436 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 9.506 ; 9.506 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 9.496 ; 9.496 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 9.481 ; 9.481 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 9.481 ; 9.481 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 9.471 ; 9.471 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 9.471 ; 9.471 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 5.906 ; 5.906 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 2.937 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 8.791 ; 8.791 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 8.565 ; 8.565 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 8.565 ; 8.565 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 8.584 ; 8.584 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 8.584 ; 8.584 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 8.791 ; 8.791 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 8.791 ; 8.791 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 8.761 ; 8.761 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 8.781 ; 8.781 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 8.791 ; 8.791 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 8.791 ; 8.791 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 5.852 ; 5.852 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 9.394 ; 9.394 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 9.394 ; 9.394 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 9.374 ; 9.374 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 9.374 ; 9.374 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 9.376 ; 9.376 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 9.376 ; 9.376 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 9.386 ; 9.386 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 9.106 ; 9.106 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 9.116 ; 9.116 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 9.096 ; 9.096 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 9.096 ; 9.096 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 5.751 ; 5.751 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 2.937 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                               ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 3.378 ; 3.378 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 3.378 ; 3.378 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 3.378 ; 3.378 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 3.495 ; 3.495 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 3.485 ; 3.485 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 3.555 ; 3.555 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 3.545 ; 3.545 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 3.529 ; 3.529 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 3.529 ; 3.529 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 3.519 ; 3.519 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 3.519 ; 3.519 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 2.961 ; 2.961 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 1.473 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 3.211 ; 3.211 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 3.211 ; 3.211 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 3.211 ; 3.211 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 3.213 ; 3.213 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 3.213 ; 3.213 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 3.313 ; 3.313 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 3.313 ; 3.313 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 3.280 ; 3.280 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 3.300 ; 3.300 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 3.310 ; 3.310 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 3.310 ; 3.310 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 2.943 ; 2.943 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 3.216 ; 3.216 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 3.375 ; 3.375 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 3.355 ; 3.355 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 3.355 ; 3.355 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 3.359 ; 3.359 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 3.359 ; 3.359 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 3.369 ; 3.369 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 3.226 ; 3.226 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 3.236 ; 3.236 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 3.216 ; 3.216 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 3.216 ; 3.216 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.890 ; 2.890 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 1.473 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                             ;
+---------------------------------------+---------------------------------------+------------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+------------+----------+----------+----------+
; CLOCK_50                              ; bullet:bullet1|current_state.WAIT     ; 0          ; 0        ; 10       ; 0        ;
; bullet:bullet1|current_state.WAIT     ; CLOCK_50                              ; 519        ; 695      ; 0        ; 0        ;
; CLOCK_50                              ; CLOCK_50                              ; 1916322900 ; 0        ; 0        ; 0        ;
; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 33648      ; 0        ; 0        ; 0        ;
+---------------------------------------+---------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                              ;
+---------------------------------------+---------------------------------------+------------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+------------+----------+----------+----------+
; CLOCK_50                              ; bullet:bullet1|current_state.WAIT     ; 0          ; 0        ; 10       ; 0        ;
; bullet:bullet1|current_state.WAIT     ; CLOCK_50                              ; 519        ; 695      ; 0        ; 0        ;
; CLOCK_50                              ; CLOCK_50                              ; 1916322900 ; 0        ; 0        ; 0        ;
; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 33648      ; 0        ; 0        ; 0        ;
+---------------------------------------+---------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                             ;
+------------+---------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+---------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; VGA|mypll|altpll_component|pll|clk[0] ; 320      ; 0        ; 0        ; 0        ;
+------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                              ;
+------------+---------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+---------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; VGA|mypll|altpll_component|pll|clk[0] ; 320      ; 0        ; 0        ; 0        ;
+------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 433   ; 433  ;
; Unconstrained Output Ports      ; 34    ; 34   ;
; Unconstrained Output Port Paths ; 244   ; 244  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Nov 24 14:11:43 2021
Info: Command: quartus_sta project -c project
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {VGA|mypll|altpll_component|pll|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {VGA|mypll|altpll_component|pll|clk[0]} {VGA|mypll|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name bullet:bullet1|current_state.WAIT bullet:bullet1|current_state.WAIT
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.423      -115.717 CLOCK_50 
    Info (332119):    -2.483        -4.022 bullet:bullet1|current_state.WAIT 
    Info (332119):    33.791         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -2.535
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.535       -45.203 CLOCK_50 
    Info (332119):     0.391         0.000 VGA|mypll|altpll_component|pll|clk[0] 
    Info (332119):     1.677         0.000 bullet:bullet1|current_state.WAIT 
Info (332146): Worst-case recovery slack is 13.309
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    13.309         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332146): Worst-case removal slack is 5.148
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     5.148         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 0.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.500         0.000 bullet:bullet1|current_state.WAIT 
    Info (332119):     7.500         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.461
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.461       -17.951 CLOCK_50 
    Info (332119):    -0.969        -1.503 bullet:bullet1|current_state.WAIT 
    Info (332119):    37.222         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -1.578
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.578      -132.120 CLOCK_50 
    Info (332119):     0.215         0.000 VGA|mypll|altpll_component|pll|clk[0] 
    Info (332119):     1.174         0.000 bullet:bullet1|current_state.WAIT 
Info (332146): Worst-case recovery slack is 16.292
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    16.292         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332146): Worst-case removal slack is 2.975
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.975         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 0.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.500         0.000 bullet:bullet1|current_state.WAIT 
    Info (332119):     7.500         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4599 megabytes
    Info: Processing ended: Wed Nov 24 14:11:47 2021
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


