// Seed: 3813205258
module module_0 (
    output supply1 id_0,
    output tri id_1,
    output tri1 id_2,
    input tri id_3,
    output uwire id_4,
    input uwire id_5,
    input wor id_6,
    output uwire id_7,
    input tri id_8,
    output wire id_9
);
  assign id_9 = 1;
  wire id_11;
  wire id_12;
endmodule
module module_1 (
    output tri id_0,
    input tri1 id_1,
    input supply1 id_2,
    input wor id_3,
    output uwire id_4,
    output tri id_5,
    input tri id_6,
    output tri0 id_7,
    output supply0 id_8,
    input supply0 id_9,
    input supply0 id_10,
    output wand id_11,
    output tri0 id_12,
    input wand id_13,
    input tri0 id_14
);
  assign id_7 = id_14 ? ~id_6 : 1 - id_13;
  module_0(
      id_8, id_11, id_4, id_13, id_4, id_2, id_2, id_4, id_1, id_12
  );
endmodule
