<stg><name>FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2</name>


<trans_list>

<trans id="74" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %out_r, void @empty_70, i32 0, i32 0, void @empty_71, i32 0, i32 0, void @empty_71, void @empty_71, void @empty_71, i32 0, i32 0, i32 0, i32 0, void @empty_71, void @empty_71, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:2 %store_ln764 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln764"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.inc8

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc8:0 %i_1 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc8:1 %icmp_ln764 = icmp_eq  i7 %i_1, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln764"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc8:2 %add_ln764 = add i7 %i_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln764"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc8:3 %br_ln764 = br i1 %icmp_ln764, void %for.inc8.split, void %for.end10.exitStub

]]></Node>
<StgValue><ssdm name="br_ln764"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln764" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="7">
<![CDATA[
for.inc8.split:0 %zext_ln764 = zext i7 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln764"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln764" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc8.split:4 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_addr = getelementptr i32 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0, i64 0, i64 %zext_ln764

]]></Node>
<StgValue><ssdm name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_addr"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln764" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="6">
<![CDATA[
for.inc8.split:5 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_load = load i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_load"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln764" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc8.split:6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_addr = getelementptr i32 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0, i64 0, i64 %zext_ln764

]]></Node>
<StgValue><ssdm name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_addr"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln764" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="6">
<![CDATA[
for.inc8.split:7 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_load = load i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_load"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln764" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc8.split:8 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_addr = getelementptr i32 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1, i64 0, i64 %zext_ln764

]]></Node>
<StgValue><ssdm name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_addr"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln764" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="6">
<![CDATA[
for.inc8.split:9 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_load = load i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_load"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln764" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc8.split:10 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_addr = getelementptr i32 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1, i64 0, i64 %zext_ln764

]]></Node>
<StgValue><ssdm name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_addr"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln764" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="6">
<![CDATA[
for.inc8.split:11 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_load = load i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_load"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln764" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc8.split:12 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_addr = getelementptr i32 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2, i64 0, i64 %zext_ln764

]]></Node>
<StgValue><ssdm name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_addr"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln764" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="6">
<![CDATA[
for.inc8.split:13 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_load = load i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln764" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc8.split:14 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_addr = getelementptr i32 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2, i64 0, i64 %zext_ln764

]]></Node>
<StgValue><ssdm name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_addr"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln764" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="6">
<![CDATA[
for.inc8.split:15 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_load = load i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_load"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln764" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc8.split:16 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_addr = getelementptr i32 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3, i64 0, i64 %zext_ln764

]]></Node>
<StgValue><ssdm name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_addr"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln764" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="6">
<![CDATA[
for.inc8.split:17 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_load = load i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln764" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc8.split:18 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_addr = getelementptr i32 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3, i64 0, i64 %zext_ln764

]]></Node>
<StgValue><ssdm name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_addr"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln764" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="6">
<![CDATA[
for.inc8.split:19 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_load = load i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="33" st_id="3" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="6">
<![CDATA[
for.inc8.split:5 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_load = load i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_load"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="6">
<![CDATA[
for.inc8.split:7 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_load = load i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_load"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="6">
<![CDATA[
for.inc8.split:9 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_load = load i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_load"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="6">
<![CDATA[
for.inc8.split:11 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_load = load i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_load"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="6">
<![CDATA[
for.inc8.split:13 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_load = load i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_load"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="6">
<![CDATA[
for.inc8.split:15 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_load = load i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_load"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="6">
<![CDATA[
for.inc8.split:17 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_load = load i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_load"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="6">
<![CDATA[
for.inc8.split:19 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_load = load i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_load"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc8.split:30 %store_ln764 = store i7 %add_ln764, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln764"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln764" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0">
<![CDATA[
for.end10.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="42" st_id="4" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="6">
<![CDATA[
for.inc8.split:5 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_load = load i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_load"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="6">
<![CDATA[
for.inc8.split:7 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_load = load i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_load"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="6">
<![CDATA[
for.inc8.split:9 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_load = load i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_load"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="6">
<![CDATA[
for.inc8.split:11 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_load = load i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_load"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="6">
<![CDATA[
for.inc8.split:13 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_load = load i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_load"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="6">
<![CDATA[
for.inc8.split:15 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_load = load i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_load"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="6">
<![CDATA[
for.inc8.split:17 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_load = load i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_load"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="6">
<![CDATA[
for.inc8.split:19 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_load = load i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_load"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32">
<![CDATA[
for.inc8.split:20 %bitcast_ln765 = bitcast i32 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_load

]]></Node>
<StgValue><ssdm name="bitcast_ln765"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32">
<![CDATA[
for.inc8.split:21 %bitcast_ln765_1 = bitcast i32 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_load

]]></Node>
<StgValue><ssdm name="bitcast_ln765_1"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
for.inc8.split:22 %bitcast_ln765_2 = bitcast i32 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_load

]]></Node>
<StgValue><ssdm name="bitcast_ln765_2"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32">
<![CDATA[
for.inc8.split:23 %bitcast_ln765_3 = bitcast i32 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_load

]]></Node>
<StgValue><ssdm name="bitcast_ln765_3"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32">
<![CDATA[
for.inc8.split:24 %bitcast_ln765_4 = bitcast i32 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_load

]]></Node>
<StgValue><ssdm name="bitcast_ln765_4"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32">
<![CDATA[
for.inc8.split:25 %bitcast_ln765_5 = bitcast i32 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_load

]]></Node>
<StgValue><ssdm name="bitcast_ln765_5"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32">
<![CDATA[
for.inc8.split:26 %bitcast_ln765_6 = bitcast i32 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_load

]]></Node>
<StgValue><ssdm name="bitcast_ln765_6"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32">
<![CDATA[
for.inc8.split:27 %bitcast_ln765_7 = bitcast i32 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_load

]]></Node>
<StgValue><ssdm name="bitcast_ln765_7"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
for.inc8.split:28 %p_0 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32, i32 %bitcast_ln765_7, i32 %bitcast_ln765_6, i32 %bitcast_ln765_5, i32 %bitcast_ln765_4, i32 %bitcast_ln765_3, i32 %bitcast_ln765_2, i32 %bitcast_ln765_1, i32 %bitcast_ln765

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc8.split:1 %specpipeline_ln764 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_71

]]></Node>
<StgValue><ssdm name="specpipeline_ln764"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc8.split:2 %speclooptripcount_ln764 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln764"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc8.split:3 %specloopname_ln764 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln764"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
for.inc8.split:29 %write_ln765 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %out_r, i256 %p_0

]]></Node>
<StgValue><ssdm name="write_ln765"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
for.inc8.split:31 %br_ln764 = br void %for.inc8

]]></Node>
<StgValue><ssdm name="br_ln764"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="80" name="out_r" dir="1" iftype="3">
<core>FIFO</core><StgValue><ssdm name="out_r"/></StgValue>
</port>
<port id="81" name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="82" name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="83" name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="84" name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="85" name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="86" name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="87" name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="88" name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="90" from="StgValue_89" to="i" fromId="89" toId="8">
</dataflow>
<dataflow id="92" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="91" toId="9">
</dataflow>
<dataflow id="93" from="out_r" to="specinterface_ln0" fromId="80" toId="9">
</dataflow>
<dataflow id="95" from="empty_70" to="specinterface_ln0" fromId="94" toId="9">
</dataflow>
<dataflow id="97" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="9">
</dataflow>
<dataflow id="98" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="9">
</dataflow>
<dataflow id="100" from="empty_71" to="specinterface_ln0" fromId="99" toId="9">
</dataflow>
<dataflow id="101" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="9">
</dataflow>
<dataflow id="102" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="9">
</dataflow>
<dataflow id="103" from="empty_71" to="specinterface_ln0" fromId="99" toId="9">
</dataflow>
<dataflow id="104" from="empty_71" to="specinterface_ln0" fromId="99" toId="9">
</dataflow>
<dataflow id="105" from="empty_71" to="specinterface_ln0" fromId="99" toId="9">
</dataflow>
<dataflow id="106" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="9">
</dataflow>
<dataflow id="107" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="9">
</dataflow>
<dataflow id="108" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="9">
</dataflow>
<dataflow id="109" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="9">
</dataflow>
<dataflow id="110" from="empty_71" to="specinterface_ln0" fromId="99" toId="9">
</dataflow>
<dataflow id="111" from="empty_71" to="specinterface_ln0" fromId="99" toId="9">
</dataflow>
<dataflow id="113" from="StgValue_112" to="specinterface_ln0" fromId="112" toId="9">
</dataflow>
<dataflow id="114" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="9">
</dataflow>
<dataflow id="115" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="9">
</dataflow>
<dataflow id="117" from="StgValue_116" to="store_ln764" fromId="116" toId="10">
</dataflow>
<dataflow id="118" from="i" to="store_ln764" fromId="8" toId="10">
</dataflow>
<dataflow id="119" from="i" to="i_1" fromId="8" toId="12">
</dataflow>
<dataflow id="120" from="i_1" to="icmp_ln764" fromId="12" toId="13">
</dataflow>
<dataflow id="122" from="StgValue_121" to="icmp_ln764" fromId="121" toId="13">
</dataflow>
<dataflow id="123" from="i_1" to="add_ln764" fromId="12" toId="14">
</dataflow>
<dataflow id="125" from="StgValue_124" to="add_ln764" fromId="124" toId="14">
</dataflow>
<dataflow id="126" from="icmp_ln764" to="br_ln764" fromId="13" toId="15">
</dataflow>
<dataflow id="127" from="i_1" to="zext_ln764" fromId="12" toId="16">
</dataflow>
<dataflow id="128" from="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0" to="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_addr" fromId="81" toId="17">
</dataflow>
<dataflow id="130" from="StgValue_129" to="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_addr" fromId="129" toId="17">
</dataflow>
<dataflow id="131" from="zext_ln764" to="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_addr" fromId="16" toId="17">
</dataflow>
<dataflow id="132" from="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_addr" to="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_load" fromId="17" toId="18">
</dataflow>
<dataflow id="133" from="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0" to="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_addr" fromId="82" toId="19">
</dataflow>
<dataflow id="134" from="StgValue_129" to="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_addr" fromId="129" toId="19">
</dataflow>
<dataflow id="135" from="zext_ln764" to="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_addr" fromId="16" toId="19">
</dataflow>
<dataflow id="136" from="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_addr" to="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_load" fromId="19" toId="20">
</dataflow>
<dataflow id="137" from="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1" to="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_addr" fromId="83" toId="21">
</dataflow>
<dataflow id="138" from="StgValue_129" to="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_addr" fromId="129" toId="21">
</dataflow>
<dataflow id="139" from="zext_ln764" to="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_addr" fromId="16" toId="21">
</dataflow>
<dataflow id="140" from="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_addr" to="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_load" fromId="21" toId="22">
</dataflow>
<dataflow id="141" from="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1" to="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_addr" fromId="84" toId="23">
</dataflow>
<dataflow id="142" from="StgValue_129" to="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_addr" fromId="129" toId="23">
</dataflow>
<dataflow id="143" from="zext_ln764" to="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_addr" fromId="16" toId="23">
</dataflow>
<dataflow id="144" from="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_addr" to="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_load" fromId="23" toId="24">
</dataflow>
<dataflow id="145" from="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2" to="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_addr" fromId="85" toId="25">
</dataflow>
<dataflow id="146" from="StgValue_129" to="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_addr" fromId="129" toId="25">
</dataflow>
<dataflow id="147" from="zext_ln764" to="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_addr" fromId="16" toId="25">
</dataflow>
<dataflow id="148" from="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_addr" to="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_load" fromId="25" toId="26">
</dataflow>
<dataflow id="149" from="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2" to="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_addr" fromId="86" toId="27">
</dataflow>
<dataflow id="150" from="StgValue_129" to="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_addr" fromId="129" toId="27">
</dataflow>
<dataflow id="151" from="zext_ln764" to="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_addr" fromId="16" toId="27">
</dataflow>
<dataflow id="152" from="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_addr" to="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_load" fromId="27" toId="28">
</dataflow>
<dataflow id="153" from="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3" to="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_addr" fromId="87" toId="29">
</dataflow>
<dataflow id="154" from="StgValue_129" to="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_addr" fromId="129" toId="29">
</dataflow>
<dataflow id="155" from="zext_ln764" to="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_addr" fromId="16" toId="29">
</dataflow>
<dataflow id="156" from="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_addr" to="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_load" fromId="29" toId="30">
</dataflow>
<dataflow id="157" from="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3" to="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_addr" fromId="88" toId="31">
</dataflow>
<dataflow id="158" from="StgValue_129" to="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_addr" fromId="129" toId="31">
</dataflow>
<dataflow id="159" from="zext_ln764" to="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_addr" fromId="16" toId="31">
</dataflow>
<dataflow id="160" from="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_addr" to="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_load" fromId="31" toId="32">
</dataflow>
<dataflow id="161" from="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_addr" to="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_load" fromId="17" toId="33">
</dataflow>
<dataflow id="162" from="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_addr" to="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_load" fromId="19" toId="34">
</dataflow>
<dataflow id="163" from="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_addr" to="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_load" fromId="21" toId="35">
</dataflow>
<dataflow id="164" from="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_addr" to="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_load" fromId="23" toId="36">
</dataflow>
<dataflow id="165" from="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_addr" to="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_load" fromId="25" toId="37">
</dataflow>
<dataflow id="166" from="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_addr" to="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_load" fromId="27" toId="38">
</dataflow>
<dataflow id="167" from="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_addr" to="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_load" fromId="29" toId="39">
</dataflow>
<dataflow id="168" from="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_addr" to="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_load" fromId="31" toId="40">
</dataflow>
<dataflow id="169" from="add_ln764" to="store_ln764" fromId="14" toId="41">
</dataflow>
<dataflow id="170" from="i" to="store_ln764" fromId="8" toId="41">
</dataflow>
<dataflow id="171" from="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_addr" to="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_load" fromId="17" toId="42">
</dataflow>
<dataflow id="172" from="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_addr" to="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_load" fromId="19" toId="43">
</dataflow>
<dataflow id="173" from="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_addr" to="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_load" fromId="21" toId="44">
</dataflow>
<dataflow id="174" from="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_addr" to="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_load" fromId="23" toId="45">
</dataflow>
<dataflow id="175" from="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_addr" to="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_load" fromId="25" toId="46">
</dataflow>
<dataflow id="176" from="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_addr" to="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_load" fromId="27" toId="47">
</dataflow>
<dataflow id="177" from="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_addr" to="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_load" fromId="29" toId="48">
</dataflow>
<dataflow id="178" from="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_addr" to="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_load" fromId="31" toId="49">
</dataflow>
<dataflow id="179" from="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_load" to="bitcast_ln765" fromId="42" toId="50">
</dataflow>
<dataflow id="180" from="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_load" to="bitcast_ln765_1" fromId="43" toId="51">
</dataflow>
<dataflow id="181" from="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_load" to="bitcast_ln765_2" fromId="44" toId="52">
</dataflow>
<dataflow id="182" from="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_load" to="bitcast_ln765_3" fromId="45" toId="53">
</dataflow>
<dataflow id="183" from="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_load" to="bitcast_ln765_4" fromId="46" toId="54">
</dataflow>
<dataflow id="184" from="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_load" to="bitcast_ln765_5" fromId="47" toId="55">
</dataflow>
<dataflow id="185" from="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_load" to="bitcast_ln765_6" fromId="48" toId="56">
</dataflow>
<dataflow id="186" from="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_load" to="bitcast_ln765_7" fromId="49" toId="57">
</dataflow>
<dataflow id="188" from="_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32" to="p_0" fromId="187" toId="58">
</dataflow>
<dataflow id="189" from="bitcast_ln765_7" to="p_0" fromId="57" toId="58">
</dataflow>
<dataflow id="190" from="bitcast_ln765_6" to="p_0" fromId="56" toId="58">
</dataflow>
<dataflow id="191" from="bitcast_ln765_5" to="p_0" fromId="55" toId="58">
</dataflow>
<dataflow id="192" from="bitcast_ln765_4" to="p_0" fromId="54" toId="58">
</dataflow>
<dataflow id="193" from="bitcast_ln765_3" to="p_0" fromId="53" toId="58">
</dataflow>
<dataflow id="194" from="bitcast_ln765_2" to="p_0" fromId="52" toId="58">
</dataflow>
<dataflow id="195" from="bitcast_ln765_1" to="p_0" fromId="51" toId="58">
</dataflow>
<dataflow id="196" from="bitcast_ln765" to="p_0" fromId="50" toId="58">
</dataflow>
<dataflow id="198" from="_ssdm_op_SpecPipeline" to="specpipeline_ln764" fromId="197" toId="59">
</dataflow>
<dataflow id="199" from="StgValue_112" to="specpipeline_ln764" fromId="112" toId="59">
</dataflow>
<dataflow id="200" from="StgValue_96" to="specpipeline_ln764" fromId="96" toId="59">
</dataflow>
<dataflow id="201" from="StgValue_96" to="specpipeline_ln764" fromId="96" toId="59">
</dataflow>
<dataflow id="202" from="StgValue_96" to="specpipeline_ln764" fromId="96" toId="59">
</dataflow>
<dataflow id="203" from="empty_71" to="specpipeline_ln764" fromId="99" toId="59">
</dataflow>
<dataflow id="205" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln764" fromId="204" toId="60">
</dataflow>
<dataflow id="207" from="StgValue_206" to="speclooptripcount_ln764" fromId="206" toId="60">
</dataflow>
<dataflow id="208" from="StgValue_206" to="speclooptripcount_ln764" fromId="206" toId="60">
</dataflow>
<dataflow id="209" from="StgValue_206" to="speclooptripcount_ln764" fromId="206" toId="60">
</dataflow>
<dataflow id="211" from="_ssdm_op_SpecLoopName" to="specloopname_ln764" fromId="210" toId="61">
</dataflow>
<dataflow id="213" from="empty_18" to="specloopname_ln764" fromId="212" toId="61">
</dataflow>
<dataflow id="215" from="_ssdm_op_Write.ap_fifo.volatile.i256P0A" to="write_ln765" fromId="214" toId="62">
</dataflow>
<dataflow id="216" from="out_r" to="write_ln765" fromId="80" toId="62">
</dataflow>
<dataflow id="217" from="p_0" to="write_ln765" fromId="58" toId="62">
</dataflow>
<dataflow id="218" from="icmp_ln764" to="StgValue_3" fromId="13" toId="3">
</dataflow>
<dataflow id="219" from="icmp_ln764" to="StgValue_4" fromId="13" toId="4">
</dataflow>
</dataflows>


</stg>
