

================================================================
== Vitis HLS Report for 'feedforward_Pipeline_VITIS_LOOP_180_7'
================================================================
* Date:           Fri Jun 13 23:25:12 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        bnn_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.620 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       12|       12|  0.120 us|  0.120 us|   11|   11|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_180_7  |       10|       10|         2|          1|          1|    10|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [bnn.cpp:180]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %output_stream_V_data_V, i4 %output_stream_V_keep_V, i4 %output_stream_V_strb_V, i2 %output_stream_V_user_V, i1 %output_stream_V_last_V, i5 %output_stream_V_id_V, i8 %output_stream_V_dest_V, void @empty_4"   --->   Operation 6 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_stream_V_dest_V, i5 %output_stream_V_id_V, i1 %output_stream_V_last_V, i2 %output_stream_V_user_V, i4 %output_stream_V_strb_V, i4 %output_stream_V_keep_V, i32 %output_stream_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln180 = store i4 0, i4 %i" [bnn.cpp:180]   --->   Operation 8 'store' 'store_ln180' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln180 = br void %for.body88" [bnn.cpp:180]   --->   Operation 9 'br' 'br_ln180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [bnn.cpp:180]   --->   Operation 10 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.73ns)   --->   "%icmp_ln180 = icmp_eq  i4 %i_1, i4 10" [bnn.cpp:180]   --->   Operation 11 'icmp' 'icmp_ln180' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (1.73ns)   --->   "%add_ln180 = add i4 %i_1, i4 1" [bnn.cpp:180]   --->   Operation 12 'add' 'add_ln180' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln180 = br i1 %icmp_ln180, void %for.body88.split_ifconv, void %for.end100.exitStub" [bnn.cpp:180]   --->   Operation 13 'br' 'br_ln180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i4 %i_1" [bnn.cpp:180]   --->   Operation 14 'zext' 'zext_ln180' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%layer3_activations_addr = getelementptr i32 %layer3_activations, i64 0, i64 %zext_ln180" [bnn.cpp:184]   --->   Operation 15 'getelementptr' 'layer3_activations_addr' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (2.32ns)   --->   "%layer3_activations_load = load i4 %layer3_activations_addr" [bnn.cpp:184]   --->   Operation 16 'load' 'layer3_activations_load' <Predicate = (!icmp_ln180)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 17 [1/1] (1.73ns)   --->   "%temp_last = icmp_eq  i4 %i_1, i4 9" [bnn.cpp:187]   --->   Operation 17 'icmp' 'temp_last' <Predicate = (!icmp_ln180)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln180 = store i4 %add_ln180, i4 %i" [bnn.cpp:180]   --->   Operation 18 'store' 'store_ln180' <Predicate = (!icmp_ln180)> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 33 'ret' 'ret_ln0' <Predicate = (icmp_ln180)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.62>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln182 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [bnn.cpp:182]   --->   Operation 19 'specpipeline' 'specpipeline_ln182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%speclooptripcount_ln180 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [bnn.cpp:180]   --->   Operation 20 'speclooptripcount' 'speclooptripcount_ln180' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln180 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [bnn.cpp:180]   --->   Operation 21 'specloopname' 'specloopname_ln180' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/2] ( I:2.32ns O:2.32ns )   --->   "%layer3_activations_load = load i4 %layer3_activations_addr" [bnn.cpp:184]   --->   Operation 22 'load' 'layer3_activations_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32, i32 %layer3_activations_load, i32 8" [bnn.cpp:184]   --->   Operation 23 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node temp_data)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %layer3_activations_load, i32 31" [bnn.cpp:184]   --->   Operation 24 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln184 = trunc i32 %layer3_activations_load" [bnn.cpp:184]   --->   Operation 25 'trunc' 'trunc_ln184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.91ns)   --->   "%icmp_ln184 = icmp_ne  i8 %trunc_ln184, i8 0" [bnn.cpp:184]   --->   Operation 26 'icmp' 'icmp_ln184' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (2.31ns)   --->   "%add_ln184 = add i24 %tmp, i24 1" [bnn.cpp:184]   --->   Operation 27 'add' 'add_ln184' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node temp_data)   --->   "%select_ln184 = select i1 %icmp_ln184, i24 %add_ln184, i24 %tmp" [bnn.cpp:184]   --->   Operation 28 'select' 'select_ln184' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.69ns) (out node of the LUT)   --->   "%temp_data = select i1 %tmp_1, i24 %select_ln184, i24 %tmp" [bnn.cpp:184]   --->   Operation 29 'select' 'temp_data' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln184 = sext i24 %temp_data" [bnn.cpp:184]   --->   Operation 30 'sext' 'sext_ln184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.29ns)   --->   "%write_ln188 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i8P0A, i32 %output_stream_V_data_V, i4 %output_stream_V_keep_V, i4 %output_stream_V_strb_V, i2 %output_stream_V_user_V, i1 %output_stream_V_last_V, i5 %output_stream_V_id_V, i8 %output_stream_V_dest_V, i32 %sext_ln184, i4 15, i4 15, i2 0, i1 %temp_last, i5 0, i8 0" [bnn.cpp:188]   --->   Operation 31 'write' 'write_ln188' <Predicate = true> <Delay = 1.29> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln180 = br void %for.body88" [bnn.cpp:180]   --->   Operation 32 'br' 'br_ln180' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.911ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln180', bnn.cpp:180) of constant 0 on local variable 'i', bnn.cpp:180 [12]  (1.588 ns)
	'load' operation 4 bit ('i', bnn.cpp:180) on local variable 'i', bnn.cpp:180 [15]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln180', bnn.cpp:180) [16]  (1.735 ns)
	'store' operation 0 bit ('store_ln180', bnn.cpp:180) of variable 'add_ln180', bnn.cpp:180 on local variable 'i', bnn.cpp:180 [36]  (1.588 ns)

 <State 2>: 6.620ns
The critical path consists of the following:
	'load' operation 32 bit ('layer3_activations_load', bnn.cpp:184) on array 'layer3_activations' [25]  (2.322 ns)
	'add' operation 24 bit ('add_ln184', bnn.cpp:184) [30]  (2.314 ns)
	'select' operation 24 bit ('select_ln184', bnn.cpp:184) [31]  (0.000 ns)
	'select' operation 24 bit ('temp.data', bnn.cpp:184) [32]  (0.694 ns)
	axis write operation ('write_ln188', bnn.cpp:188) on port 'output_stream_V_data_V' (bnn.cpp:188) [35]  (1.290 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
