

================================================================
== Vitis HLS Report for 'conv2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2'
================================================================
* Date:           Tue Oct 31 16:54:23 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2326|     2326|  23.260 us|  23.260 us|  2326|  2326|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_104_1_VITIS_LOOP_105_2  |     2324|     2324|        30|         17|          1|   136|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 17, depth = 30


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 30
* Pipeline : 1
  Pipeline-0 : II = 17, D = 30, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.96>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%by = alloca i32 1"   --->   Operation 33 'alloca' 'by' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%nin = alloca i32 1"   --->   Operation 34 'alloca' 'nin' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 35 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_15, i32 0, i32 0, void @empty_10, i32 0, i32 512, void @empty_19, void @empty_20, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap"   --->   Operation 37 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%select_ln30_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %select_ln30"   --->   Operation 38 'read' 'select_ln30_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%select_ln30_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %select_ln30_1"   --->   Operation 39 'read' 'select_ln30_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%shl_ln3_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %shl_ln3"   --->   Operation 40 'read' 'shl_ln3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %nin"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %by"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_106_3.i"   --->   Operation 44 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i8 %indvar_flatten" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 45 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 46 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.76ns)   --->   "%icmp_ln104 = icmp_eq  i8 %indvar_flatten_load, i8 136" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 47 'icmp' 'icmp_ln104' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.76ns)   --->   "%add_ln104_2 = add i8 %indvar_flatten_load, i8 1" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 48 'add' 'add_ln104_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %for.inc26.i, void %VITIS_LOOP_119_5.i.preheader.exitStub" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 49 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%by_load = load i5 %by" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 50 'load' 'by_load' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%nin_load = load i4 %nin" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 51 'load' 'nin_load' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.79ns)   --->   "%add_ln104 = add i4 %nin_load, i4 1" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 52 'add' 'add_ln104' <Predicate = (!icmp_ln104)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.78ns)   --->   "%icmp_ln105 = icmp_eq  i5 %by_load, i5 17" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 53 'icmp' 'icmp_ln105' <Predicate = (!icmp_ln104)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.41ns)   --->   "%select_ln104 = select i1 %icmp_ln105, i5 0, i5 %by_load" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 54 'select' 'select_ln104' <Predicate = (!icmp_ln104)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.39ns)   --->   "%select_ln104_1 = select i1 %icmp_ln105, i4 %add_ln104, i4 %nin_load" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 55 'select' 'select_ln104_1' <Predicate = (!icmp_ln104)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln104_1 = zext i4 %select_ln104_1" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 56 'zext' 'zext_ln104_1' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.78ns)   --->   "%add_ln104_1 = add i6 %zext_ln104_1, i6 %shl_ln3_read" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 57 'add' 'add_ln104_1' <Predicate = (!icmp_ln104)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln104_2 = zext i6 %add_ln104_1" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 58 'zext' 'zext_ln104_2' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 59 [3/3] (0.99ns) (grouped into DSP with root node tmp2)   --->   "%mul_ln104 = mul i24 %zext_ln104_2, i24 260100" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 59 'mul' 'mul_ln104' <Predicate = (!icmp_ln104)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 60 [1/1] (0.78ns)   --->   "%add_ln105 = add i5 %select_ln104, i5 1" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 60 'add' 'add_ln105' <Predicate = (!icmp_ln104)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.42ns)   --->   "%store_ln105 = store i8 %add_ln104_2, i8 %indvar_flatten" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 61 'store' 'store_ln105' <Predicate = (!icmp_ln104)> <Delay = 0.42>
ST_1 : Operation 62 [1/1] (0.42ns)   --->   "%store_ln105 = store i4 %select_ln104_1, i4 %nin" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 62 'store' 'store_ln105' <Predicate = (!icmp_ln104)> <Delay = 0.42>
ST_1 : Operation 63 [1/1] (0.42ns)   --->   "%store_ln105 = store i5 %add_ln105, i5 %by" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 63 'store' 'store_ln105' <Predicate = (!icmp_ln104)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.99>
ST_2 : Operation 64 [2/3] (0.99ns) (grouped into DSP with root node tmp2)   --->   "%mul_ln104 = mul i24 %zext_ln104_2, i24 260100" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 64 'mul' 'mul_ln104' <Predicate = (!icmp_ln104)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.28>
ST_3 : Operation 65 [1/3] (0.00ns) (grouped into DSP with root node tmp2)   --->   "%mul_ln104 = mul i24 %zext_ln104_2, i24 260100" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 65 'mul' 'mul_ln104' <Predicate = (!icmp_ln104)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into DSP with root node tmp2)   --->   "%zext_ln104_3 = zext i24 %mul_ln104" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 66 'zext' 'zext_ln104_3' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%by_cast = zext i5 %select_ln104" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 67 'zext' 'by_cast' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.76ns)   --->   "%empty = add i8 %by_cast, i8 %select_ln30_1_read" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 68 'add' 'empty' <Predicate = (!icmp_ln104)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %empty, i10 0" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 69 'bitconcatenate' 'p_shl4' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%p_shl4_cast = zext i18 %p_shl4" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 70 'zext' 'p_shl4_cast' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %empty, i2 0" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 71 'bitconcatenate' 'p_shl5' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%p_shl5_cast = zext i10 %p_shl5" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 72 'zext' 'p_shl5_cast' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.87ns)   --->   "%empty_100 = sub i19 %p_shl4_cast, i19 %p_shl5_cast" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 73 'sub' 'empty_100' <Predicate = (!icmp_ln104)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%p_cast19 = sext i19 %empty_100" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 74 'sext' 'p_cast19' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 75 [2/2] (0.64ns) (root node of the DSP)   --->   "%tmp2 = add i25 %zext_ln104_3, i25 %p_cast19" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 75 'add' 'tmp2' <Predicate = (!icmp_ln104)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.46>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 %select_ln30_read, i4 %select_ln30_read, i2 0"   --->   Operation 76 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_cast = zext i10 %tmp"   --->   Operation 77 'zext' 'tmp_cast' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_4 : Operation 78 [1/2] (0.64ns) (root node of the DSP)   --->   "%tmp2 = add i25 %zext_ln104_3, i25 %p_cast19" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 78 'add' 'tmp2' <Predicate = (!icmp_ln104)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%tmp2_cast = sext i25 %tmp2" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 79 'sext' 'tmp2_cast' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i64 %tmp2_cast, i64 %input_ftmap_read" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 80 'add' 'tmp1' <Predicate = (!icmp_ln104)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 81 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%empty_101 = add i64 %tmp1, i64 %tmp_cast" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 81 'add' 'empty_101' <Predicate = (!icmp_ln104)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_101, i32 2, i32 63" [src/conv2.cpp:106->src/conv2.cpp:51]   --->   Operation 82 'partselect' 'trunc_ln7' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln106 = sext i62 %trunc_ln7" [src/conv2.cpp:106->src/conv2.cpp:51]   --->   Operation 83 'sext' 'sext_ln106' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%gmem_addr_13 = getelementptr i32 %gmem, i64 %sext_ln106" [src/conv2.cpp:106->src/conv2.cpp:51]   --->   Operation 84 'getelementptr' 'gmem_addr_13' <Predicate = (!icmp_ln104)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 85 [8/8] (7.30ns)   --->   "%empty_102 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_13, i32 17" [src/conv2.cpp:106->src/conv2.cpp:51]   --->   Operation 85 'readreq' 'empty_102' <Predicate = (!icmp_ln104)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 86 [7/8] (7.30ns)   --->   "%empty_102 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_13, i32 17" [src/conv2.cpp:106->src/conv2.cpp:51]   --->   Operation 86 'readreq' 'empty_102' <Predicate = (!icmp_ln104)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 87 [6/8] (7.30ns)   --->   "%empty_102 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_13, i32 17" [src/conv2.cpp:106->src/conv2.cpp:51]   --->   Operation 87 'readreq' 'empty_102' <Predicate = (!icmp_ln104)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 88 [5/8] (7.30ns)   --->   "%empty_102 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_13, i32 17" [src/conv2.cpp:106->src/conv2.cpp:51]   --->   Operation 88 'readreq' 'empty_102' <Predicate = (!icmp_ln104)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 89 [4/8] (7.30ns)   --->   "%empty_102 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_13, i32 17" [src/conv2.cpp:106->src/conv2.cpp:51]   --->   Operation 89 'readreq' 'empty_102' <Predicate = (!icmp_ln104)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 90 [3/8] (7.30ns)   --->   "%empty_102 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_13, i32 17" [src/conv2.cpp:106->src/conv2.cpp:51]   --->   Operation 90 'readreq' 'empty_102' <Predicate = (!icmp_ln104)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 91 [2/8] (7.30ns)   --->   "%empty_102 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_13, i32 17" [src/conv2.cpp:106->src/conv2.cpp:51]   --->   Operation 91 'readreq' 'empty_102' <Predicate = (!icmp_ln104)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 92 [1/8] (7.30ns)   --->   "%empty_102 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_13, i32 17" [src/conv2.cpp:106->src/conv2.cpp:51]   --->   Operation 92 'readreq' 'empty_102' <Predicate = (!icmp_ln104)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 93 [1/1] (7.30ns)   --->   "%gmem_addr_13_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_13" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 93 'read' 'gmem_addr_13_read' <Predicate = (!icmp_ln104)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 207 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 207 'ret' 'ret_ln0' <Predicate = (icmp_ln104)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 94 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln104_1, i4 %select_ln104_1" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 94 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_14 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i8 %or_ln" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 95 'zext' 'zext_ln104' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_14 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i5 %select_ln104" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 96 'zext' 'zext_ln113' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_14 : Operation 97 [1/1] (0.76ns)   --->   "%add_ln113 = add i9 %zext_ln104, i9 %zext_ln113" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 97 'add' 'add_ln113' <Predicate = (!icmp_ln104)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln113_1 = zext i9 %add_ln113" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 98 'zext' 'zext_ln113_1' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_14 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln113 = trunc i9 %add_ln113" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 99 'trunc' 'trunc_ln113' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_14 : Operation 100 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln113, i4 0" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 100 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_14 : Operation 101 [1/1] (0.80ns)   --->   "%add_ln113_1 = add i12 %p_shl, i12 %zext_ln113_1" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 101 'add' 'add_ln113_1' <Predicate = (!icmp_ln104)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln113_2 = zext i12 %add_ln113_1" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 102 'zext' 'zext_ln113_2' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_14 : Operation 103 [1/1] (0.00ns)   --->   "%input_fm_buffer_1_addr = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln113_2" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 103 'getelementptr' 'input_fm_buffer_1_addr' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_14 : Operation 104 [1/1] (0.00ns)   --->   "%bitcast_ln113 = bitcast i32 %gmem_addr_13_read" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 104 'bitcast' 'bitcast_ln113' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_14 : Operation 105 [1/1] (1.23ns)   --->   "%store_ln113 = store i32 %bitcast_ln113, i12 %input_fm_buffer_1_addr" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 105 'store' 'store_ln113' <Predicate = (!icmp_ln104)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2312> <RAM>
ST_14 : Operation 106 [1/1] (7.30ns)   --->   "%gmem_addr_13_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_13" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 106 'read' 'gmem_addr_13_read_1' <Predicate = (!icmp_ln104)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 107 [1/1] (0.80ns)   --->   "%add_ln113_2 = add i12 %add_ln113_1, i12 1" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 107 'add' 'add_ln113_2' <Predicate = (!icmp_ln104)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln113_3 = zext i12 %add_ln113_2" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 108 'zext' 'zext_ln113_3' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_15 : Operation 109 [1/1] (0.00ns)   --->   "%input_fm_buffer_1_addr_1 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln113_3" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 109 'getelementptr' 'input_fm_buffer_1_addr_1' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_15 : Operation 110 [1/1] (0.00ns)   --->   "%bitcast_ln113_1 = bitcast i32 %gmem_addr_13_read_1" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 110 'bitcast' 'bitcast_ln113_1' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_15 : Operation 111 [1/1] (1.23ns)   --->   "%store_ln113 = store i32 %bitcast_ln113_1, i12 %input_fm_buffer_1_addr_1" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 111 'store' 'store_ln113' <Predicate = (!icmp_ln104)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2312> <RAM>
ST_15 : Operation 112 [1/1] (7.30ns)   --->   "%gmem_addr_13_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_13" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 112 'read' 'gmem_addr_13_read_2' <Predicate = (!icmp_ln104)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 113 [1/1] (0.80ns)   --->   "%add_ln113_3 = add i12 %add_ln113_1, i12 2" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 113 'add' 'add_ln113_3' <Predicate = (!icmp_ln104)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln113_4 = zext i12 %add_ln113_3" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 114 'zext' 'zext_ln113_4' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_16 : Operation 115 [1/1] (0.00ns)   --->   "%input_fm_buffer_1_addr_2 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln113_4" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 115 'getelementptr' 'input_fm_buffer_1_addr_2' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_16 : Operation 116 [1/1] (0.00ns)   --->   "%bitcast_ln113_2 = bitcast i32 %gmem_addr_13_read_2" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 116 'bitcast' 'bitcast_ln113_2' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_16 : Operation 117 [1/1] (1.23ns)   --->   "%store_ln113 = store i32 %bitcast_ln113_2, i12 %input_fm_buffer_1_addr_2" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 117 'store' 'store_ln113' <Predicate = (!icmp_ln104)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2312> <RAM>
ST_16 : Operation 118 [1/1] (7.30ns)   --->   "%gmem_addr_13_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_13" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 118 'read' 'gmem_addr_13_read_3' <Predicate = (!icmp_ln104)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 119 [1/1] (0.80ns)   --->   "%add_ln113_4 = add i12 %add_ln113_1, i12 3" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 119 'add' 'add_ln113_4' <Predicate = (!icmp_ln104)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln113_5 = zext i12 %add_ln113_4" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 120 'zext' 'zext_ln113_5' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_17 : Operation 121 [1/1] (0.00ns)   --->   "%input_fm_buffer_1_addr_3 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln113_5" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 121 'getelementptr' 'input_fm_buffer_1_addr_3' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_17 : Operation 122 [1/1] (0.00ns)   --->   "%bitcast_ln113_3 = bitcast i32 %gmem_addr_13_read_3" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 122 'bitcast' 'bitcast_ln113_3' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_17 : Operation 123 [1/1] (1.23ns)   --->   "%store_ln113 = store i32 %bitcast_ln113_3, i12 %input_fm_buffer_1_addr_3" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 123 'store' 'store_ln113' <Predicate = (!icmp_ln104)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2312> <RAM>
ST_17 : Operation 124 [1/1] (7.30ns)   --->   "%gmem_addr_13_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_13" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 124 'read' 'gmem_addr_13_read_4' <Predicate = (!icmp_ln104)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 125 [1/1] (0.80ns)   --->   "%add_ln113_5 = add i12 %add_ln113_1, i12 4" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 125 'add' 'add_ln113_5' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln113_6 = zext i12 %add_ln113_5" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 126 'zext' 'zext_ln113_6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 127 [1/1] (0.00ns)   --->   "%input_fm_buffer_1_addr_4 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln113_6" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 127 'getelementptr' 'input_fm_buffer_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 128 [1/1] (0.00ns)   --->   "%bitcast_ln113_4 = bitcast i32 %gmem_addr_13_read_4" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 128 'bitcast' 'bitcast_ln113_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 129 [1/1] (1.23ns)   --->   "%store_ln113 = store i32 %bitcast_ln113_4, i12 %input_fm_buffer_1_addr_4" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 129 'store' 'store_ln113' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2312> <RAM>
ST_18 : Operation 130 [1/1] (7.30ns)   --->   "%gmem_addr_13_read_5 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_13" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 130 'read' 'gmem_addr_13_read_5' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 131 [1/1] (0.80ns)   --->   "%add_ln113_6 = add i12 %add_ln113_1, i12 5" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 131 'add' 'add_ln113_6' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln113_7 = zext i12 %add_ln113_6" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 132 'zext' 'zext_ln113_7' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 133 [1/1] (0.00ns)   --->   "%input_fm_buffer_1_addr_5 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln113_7" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 133 'getelementptr' 'input_fm_buffer_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 134 [1/1] (0.00ns)   --->   "%bitcast_ln113_5 = bitcast i32 %gmem_addr_13_read_5" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 134 'bitcast' 'bitcast_ln113_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 135 [1/1] (1.23ns)   --->   "%store_ln113 = store i32 %bitcast_ln113_5, i12 %input_fm_buffer_1_addr_5" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 135 'store' 'store_ln113' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2312> <RAM>
ST_19 : Operation 136 [1/1] (7.30ns)   --->   "%gmem_addr_13_read_6 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_13" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 136 'read' 'gmem_addr_13_read_6' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 137 [1/1] (0.80ns)   --->   "%add_ln113_7 = add i12 %add_ln113_1, i12 6" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 137 'add' 'add_ln113_7' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln113_8 = zext i12 %add_ln113_7" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 138 'zext' 'zext_ln113_8' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 139 [1/1] (0.00ns)   --->   "%input_fm_buffer_1_addr_6 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln113_8" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 139 'getelementptr' 'input_fm_buffer_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 140 [1/1] (0.00ns)   --->   "%bitcast_ln113_6 = bitcast i32 %gmem_addr_13_read_6" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 140 'bitcast' 'bitcast_ln113_6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 141 [1/1] (1.23ns)   --->   "%store_ln113 = store i32 %bitcast_ln113_6, i12 %input_fm_buffer_1_addr_6" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 141 'store' 'store_ln113' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2312> <RAM>
ST_20 : Operation 142 [1/1] (7.30ns)   --->   "%gmem_addr_13_read_7 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_13" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 142 'read' 'gmem_addr_13_read_7' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 143 [1/1] (0.80ns)   --->   "%add_ln113_8 = add i12 %add_ln113_1, i12 7" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 143 'add' 'add_ln113_8' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln113_9 = zext i12 %add_ln113_8" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 144 'zext' 'zext_ln113_9' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 145 [1/1] (0.00ns)   --->   "%input_fm_buffer_1_addr_7 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln113_9" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 145 'getelementptr' 'input_fm_buffer_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 146 [1/1] (0.00ns)   --->   "%bitcast_ln113_7 = bitcast i32 %gmem_addr_13_read_7" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 146 'bitcast' 'bitcast_ln113_7' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 147 [1/1] (1.23ns)   --->   "%store_ln113 = store i32 %bitcast_ln113_7, i12 %input_fm_buffer_1_addr_7" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 147 'store' 'store_ln113' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2312> <RAM>
ST_21 : Operation 148 [1/1] (7.30ns)   --->   "%gmem_addr_13_read_8 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_13" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 148 'read' 'gmem_addr_13_read_8' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 149 [1/1] (0.80ns)   --->   "%add_ln113_9 = add i12 %add_ln113_1, i12 8" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 149 'add' 'add_ln113_9' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln113_10 = zext i12 %add_ln113_9" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 150 'zext' 'zext_ln113_10' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 151 [1/1] (0.00ns)   --->   "%input_fm_buffer_1_addr_8 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln113_10" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 151 'getelementptr' 'input_fm_buffer_1_addr_8' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 152 [1/1] (0.00ns)   --->   "%bitcast_ln113_8 = bitcast i32 %gmem_addr_13_read_8" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 152 'bitcast' 'bitcast_ln113_8' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 153 [1/1] (1.23ns)   --->   "%store_ln113 = store i32 %bitcast_ln113_8, i12 %input_fm_buffer_1_addr_8" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 153 'store' 'store_ln113' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2312> <RAM>
ST_22 : Operation 154 [1/1] (7.30ns)   --->   "%gmem_addr_13_read_9 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_13" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 154 'read' 'gmem_addr_13_read_9' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 155 [1/1] (0.80ns)   --->   "%add_ln113_10 = add i12 %add_ln113_1, i12 9" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 155 'add' 'add_ln113_10' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln113_11 = zext i12 %add_ln113_10" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 156 'zext' 'zext_ln113_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 157 [1/1] (0.00ns)   --->   "%input_fm_buffer_1_addr_9 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln113_11" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 157 'getelementptr' 'input_fm_buffer_1_addr_9' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 158 [1/1] (0.00ns)   --->   "%bitcast_ln113_9 = bitcast i32 %gmem_addr_13_read_9" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 158 'bitcast' 'bitcast_ln113_9' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 159 [1/1] (1.23ns)   --->   "%store_ln113 = store i32 %bitcast_ln113_9, i12 %input_fm_buffer_1_addr_9" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 159 'store' 'store_ln113' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2312> <RAM>
ST_23 : Operation 160 [1/1] (7.30ns)   --->   "%gmem_addr_13_read_10 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_13" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 160 'read' 'gmem_addr_13_read_10' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 161 [1/1] (0.80ns)   --->   "%add_ln113_11 = add i12 %add_ln113_1, i12 10" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 161 'add' 'add_ln113_11' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln113_12 = zext i12 %add_ln113_11" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 162 'zext' 'zext_ln113_12' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 163 [1/1] (0.00ns)   --->   "%input_fm_buffer_1_addr_10 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln113_12" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 163 'getelementptr' 'input_fm_buffer_1_addr_10' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 164 [1/1] (0.00ns)   --->   "%bitcast_ln113_10 = bitcast i32 %gmem_addr_13_read_10" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 164 'bitcast' 'bitcast_ln113_10' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 165 [1/1] (1.23ns)   --->   "%store_ln113 = store i32 %bitcast_ln113_10, i12 %input_fm_buffer_1_addr_10" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 165 'store' 'store_ln113' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2312> <RAM>
ST_24 : Operation 166 [1/1] (7.30ns)   --->   "%gmem_addr_13_read_11 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_13" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 166 'read' 'gmem_addr_13_read_11' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 167 [1/1] (0.80ns)   --->   "%add_ln113_12 = add i12 %add_ln113_1, i12 11" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 167 'add' 'add_ln113_12' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln113_13 = zext i12 %add_ln113_12" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 168 'zext' 'zext_ln113_13' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 169 [1/1] (0.00ns)   --->   "%input_fm_buffer_1_addr_11 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln113_13" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 169 'getelementptr' 'input_fm_buffer_1_addr_11' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 170 [1/1] (0.00ns)   --->   "%bitcast_ln113_11 = bitcast i32 %gmem_addr_13_read_11" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 170 'bitcast' 'bitcast_ln113_11' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 171 [1/1] (1.23ns)   --->   "%store_ln113 = store i32 %bitcast_ln113_11, i12 %input_fm_buffer_1_addr_11" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 171 'store' 'store_ln113' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2312> <RAM>
ST_25 : Operation 172 [1/1] (7.30ns)   --->   "%gmem_addr_13_read_12 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_13" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 172 'read' 'gmem_addr_13_read_12' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 173 [1/1] (0.80ns)   --->   "%add_ln113_13 = add i12 %add_ln113_1, i12 12" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 173 'add' 'add_ln113_13' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln113_14 = zext i12 %add_ln113_13" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 174 'zext' 'zext_ln113_14' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 175 [1/1] (0.00ns)   --->   "%input_fm_buffer_1_addr_12 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln113_14" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 175 'getelementptr' 'input_fm_buffer_1_addr_12' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 176 [1/1] (0.00ns)   --->   "%bitcast_ln113_12 = bitcast i32 %gmem_addr_13_read_12" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 176 'bitcast' 'bitcast_ln113_12' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 177 [1/1] (1.23ns)   --->   "%store_ln113 = store i32 %bitcast_ln113_12, i12 %input_fm_buffer_1_addr_12" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 177 'store' 'store_ln113' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2312> <RAM>
ST_26 : Operation 178 [1/1] (7.30ns)   --->   "%gmem_addr_13_read_13 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_13" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 178 'read' 'gmem_addr_13_read_13' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 179 [1/1] (0.80ns)   --->   "%add_ln113_14 = add i12 %add_ln113_1, i12 13" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 179 'add' 'add_ln113_14' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln113_15 = zext i12 %add_ln113_14" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 180 'zext' 'zext_ln113_15' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 181 [1/1] (0.00ns)   --->   "%input_fm_buffer_1_addr_13 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln113_15" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 181 'getelementptr' 'input_fm_buffer_1_addr_13' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 182 [1/1] (0.00ns)   --->   "%bitcast_ln113_13 = bitcast i32 %gmem_addr_13_read_13" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 182 'bitcast' 'bitcast_ln113_13' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 183 [1/1] (1.23ns)   --->   "%store_ln113 = store i32 %bitcast_ln113_13, i12 %input_fm_buffer_1_addr_13" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 183 'store' 'store_ln113' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2312> <RAM>
ST_27 : Operation 184 [1/1] (7.30ns)   --->   "%gmem_addr_13_read_14 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_13" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 184 'read' 'gmem_addr_13_read_14' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 185 [1/1] (0.80ns)   --->   "%add_ln113_15 = add i12 %add_ln113_1, i12 14" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 185 'add' 'add_ln113_15' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln113_16 = zext i12 %add_ln113_15" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 186 'zext' 'zext_ln113_16' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 187 [1/1] (0.00ns)   --->   "%input_fm_buffer_1_addr_14 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln113_16" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 187 'getelementptr' 'input_fm_buffer_1_addr_14' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 188 [1/1] (0.00ns)   --->   "%bitcast_ln113_14 = bitcast i32 %gmem_addr_13_read_14" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 188 'bitcast' 'bitcast_ln113_14' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 189 [1/1] (1.23ns)   --->   "%store_ln113 = store i32 %bitcast_ln113_14, i12 %input_fm_buffer_1_addr_14" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 189 'store' 'store_ln113' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2312> <RAM>
ST_28 : Operation 190 [1/1] (7.30ns)   --->   "%gmem_addr_13_read_15 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_13" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 190 'read' 'gmem_addr_13_read_15' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 191 [1/1] (0.80ns)   --->   "%add_ln113_16 = add i12 %add_ln113_1, i12 15" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 191 'add' 'add_ln113_16' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln113_17 = zext i12 %add_ln113_16" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 192 'zext' 'zext_ln113_17' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 193 [1/1] (0.00ns)   --->   "%input_fm_buffer_1_addr_15 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln113_17" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 193 'getelementptr' 'input_fm_buffer_1_addr_15' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 194 [1/1] (0.00ns)   --->   "%bitcast_ln113_15 = bitcast i32 %gmem_addr_13_read_15" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 194 'bitcast' 'bitcast_ln113_15' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 195 [1/1] (1.23ns)   --->   "%store_ln113 = store i32 %bitcast_ln113_15, i12 %input_fm_buffer_1_addr_15" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 195 'store' 'store_ln113' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2312> <RAM>
ST_29 : Operation 196 [1/1] (7.30ns)   --->   "%gmem_addr_13_read_16 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_13" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 196 'read' 'gmem_addr_13_read_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 2.04>
ST_30 : Operation 197 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_104_1_VITIS_LOOP_105_2_str"   --->   Operation 197 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 198 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 136, i64 136, i64 136"   --->   Operation 198 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 199 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 199 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 200 [1/1] (0.80ns)   --->   "%add_ln113_17 = add i12 %add_ln113_1, i12 16" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 200 'add' 'add_ln113_17' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln113_18 = zext i12 %add_ln113_17" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 201 'zext' 'zext_ln113_18' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 202 [1/1] (0.00ns)   --->   "%input_fm_buffer_1_addr_16 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln113_18" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 202 'getelementptr' 'input_fm_buffer_1_addr_16' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 203 [1/1] (0.00ns)   --->   "%specloopname_ln105 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 203 'specloopname' 'specloopname_ln105' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 204 [1/1] (0.00ns)   --->   "%bitcast_ln113_16 = bitcast i32 %gmem_addr_13_read_16" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 204 'bitcast' 'bitcast_ln113_16' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 205 [1/1] (1.23ns)   --->   "%store_ln113 = store i32 %bitcast_ln113_16, i12 %input_fm_buffer_1_addr_16" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 205 'store' 'store_ln113' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2312> <RAM>
ST_30 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln105 = br void %VITIS_LOOP_106_3.i" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 206 'br' 'br_ln105' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.965ns
The critical path consists of the following:
	'alloca' operation ('nin') [8]  (0.000 ns)
	'load' operation ('nin_load', src/conv2.cpp:104->src/conv2.cpp:51) on local variable 'nin' [27]  (0.000 ns)
	'add' operation ('add_ln104', src/conv2.cpp:104->src/conv2.cpp:51) [28]  (0.797 ns)
	'select' operation ('select_ln104_1', src/conv2.cpp:104->src/conv2.cpp:51) [33]  (0.391 ns)
	'add' operation ('add_ln104_1', src/conv2.cpp:104->src/conv2.cpp:51) [37]  (0.781 ns)
	'mul' operation of DSP[109] ('mul_ln104', src/conv2.cpp:104->src/conv2.cpp:51) [39]  (0.996 ns)

 <State 2>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[109] ('mul_ln104', src/conv2.cpp:104->src/conv2.cpp:51) [39]  (0.996 ns)

 <State 3>: 2.283ns
The critical path consists of the following:
	'add' operation ('empty', src/conv2.cpp:104->src/conv2.cpp:51) [100]  (0.765 ns)
	'sub' operation ('empty_100', src/conv2.cpp:104->src/conv2.cpp:51) [105]  (0.873 ns)
	'add' operation of DSP[109] ('tmp2', src/conv2.cpp:104->src/conv2.cpp:51) [109]  (0.645 ns)

 <State 4>: 1.464ns
The critical path consists of the following:
	'add' operation of DSP[109] ('tmp2', src/conv2.cpp:104->src/conv2.cpp:51) [109]  (0.645 ns)
	'add' operation ('tmp1', src/conv2.cpp:104->src/conv2.cpp:51) [111]  (0.000 ns)
	'add' operation ('empty_101', src/conv2.cpp:104->src/conv2.cpp:51) [112]  (0.819 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_102', src/conv2.cpp:106->src/conv2.cpp:51) on port 'gmem' (src/conv2.cpp:106->src/conv2.cpp:51) [116]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_102', src/conv2.cpp:106->src/conv2.cpp:51) on port 'gmem' (src/conv2.cpp:106->src/conv2.cpp:51) [116]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_102', src/conv2.cpp:106->src/conv2.cpp:51) on port 'gmem' (src/conv2.cpp:106->src/conv2.cpp:51) [116]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_102', src/conv2.cpp:106->src/conv2.cpp:51) on port 'gmem' (src/conv2.cpp:106->src/conv2.cpp:51) [116]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_102', src/conv2.cpp:106->src/conv2.cpp:51) on port 'gmem' (src/conv2.cpp:106->src/conv2.cpp:51) [116]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_102', src/conv2.cpp:106->src/conv2.cpp:51) on port 'gmem' (src/conv2.cpp:106->src/conv2.cpp:51) [116]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_102', src/conv2.cpp:106->src/conv2.cpp:51) on port 'gmem' (src/conv2.cpp:106->src/conv2.cpp:51) [116]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_102', src/conv2.cpp:106->src/conv2.cpp:51) on port 'gmem' (src/conv2.cpp:106->src/conv2.cpp:51) [116]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_13_read', src/conv2.cpp:113->src/conv2.cpp:51) on port 'gmem' (src/conv2.cpp:113->src/conv2.cpp:51) [117]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_13_read_1', src/conv2.cpp:113->src/conv2.cpp:51) on port 'gmem' (src/conv2.cpp:113->src/conv2.cpp:51) [120]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_13_read_2', src/conv2.cpp:113->src/conv2.cpp:51) on port 'gmem' (src/conv2.cpp:113->src/conv2.cpp:51) [123]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_13_read_3', src/conv2.cpp:113->src/conv2.cpp:51) on port 'gmem' (src/conv2.cpp:113->src/conv2.cpp:51) [126]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_13_read_4', src/conv2.cpp:113->src/conv2.cpp:51) on port 'gmem' (src/conv2.cpp:113->src/conv2.cpp:51) [129]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_13_read_5', src/conv2.cpp:113->src/conv2.cpp:51) on port 'gmem' (src/conv2.cpp:113->src/conv2.cpp:51) [132]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_13_read_6', src/conv2.cpp:113->src/conv2.cpp:51) on port 'gmem' (src/conv2.cpp:113->src/conv2.cpp:51) [135]  (7.300 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_13_read_7', src/conv2.cpp:113->src/conv2.cpp:51) on port 'gmem' (src/conv2.cpp:113->src/conv2.cpp:51) [138]  (7.300 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_13_read_8', src/conv2.cpp:113->src/conv2.cpp:51) on port 'gmem' (src/conv2.cpp:113->src/conv2.cpp:51) [141]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_13_read_9', src/conv2.cpp:113->src/conv2.cpp:51) on port 'gmem' (src/conv2.cpp:113->src/conv2.cpp:51) [144]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_13_read_10', src/conv2.cpp:113->src/conv2.cpp:51) on port 'gmem' (src/conv2.cpp:113->src/conv2.cpp:51) [147]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_13_read_11', src/conv2.cpp:113->src/conv2.cpp:51) on port 'gmem' (src/conv2.cpp:113->src/conv2.cpp:51) [150]  (7.300 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_13_read_12', src/conv2.cpp:113->src/conv2.cpp:51) on port 'gmem' (src/conv2.cpp:113->src/conv2.cpp:51) [153]  (7.300 ns)

 <State 26>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_13_read_13', src/conv2.cpp:113->src/conv2.cpp:51) on port 'gmem' (src/conv2.cpp:113->src/conv2.cpp:51) [156]  (7.300 ns)

 <State 27>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_13_read_14', src/conv2.cpp:113->src/conv2.cpp:51) on port 'gmem' (src/conv2.cpp:113->src/conv2.cpp:51) [159]  (7.300 ns)

 <State 28>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_13_read_15', src/conv2.cpp:113->src/conv2.cpp:51) on port 'gmem' (src/conv2.cpp:113->src/conv2.cpp:51) [162]  (7.300 ns)

 <State 29>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_13_read_16', src/conv2.cpp:113->src/conv2.cpp:51) on port 'gmem' (src/conv2.cpp:113->src/conv2.cpp:51) [165]  (7.300 ns)

 <State 30>: 2.046ns
The critical path consists of the following:
	'add' operation ('add_ln113_17', src/conv2.cpp:113->src/conv2.cpp:51) [95]  (0.809 ns)
	'getelementptr' operation ('input_fm_buffer_1_addr_16', src/conv2.cpp:113->src/conv2.cpp:51) [97]  (0.000 ns)
	'store' operation ('store_ln113', src/conv2.cpp:113->src/conv2.cpp:51) of variable 'bitcast_ln113_16', src/conv2.cpp:113->src/conv2.cpp:51 on array 'input_fm_buffer_1' [167]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
