#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Jan  4 14:59:59 2025
# Process ID: 41904
# Current directory: E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2380 E:\yingzong\CO-lab-material-CQU-2022\vivado\lab4\project_1\project_1.xpr
# Log file: E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/vivado.log
# Journal file: E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.xpr
update_compile_order -fileset sources_1
launch_simulation
open_wave_config E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/tb_top_behav.wcfg
source tb_top.tcl
relaunch_sim
reset_target all [get_files  E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci]
export_ip_user_files -of_objects  [get_files  E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci] -sync -no_script -force -quiet
set_property -dict [list CONFIG.Coe_File {E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/funcTest_independent/LogicInstTest/obj/inst_ram.coe}] [get_ips inst_ram]
generate_target all [get_files  E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci]
catch { config_ip_cache -export [get_ips -all inst_ram] }
export_ip_user_files -of_objects [get_files E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci]
export_simulation -of_objects [get_files E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci] -directory E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.ip_user_files -ipstatic_source_dir E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.cache/compile_simlib/modelsim} {questa=E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
save_wave_config {E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/tb_top_behav.wcfg}
close_sim
launch_simulation
open_wave_config E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/tb_top_behav.wcfg
source tb_top.tcl
set_property -dict [list CONFIG.Enable_A {Always_Enabled}] [get_ips inst_ram]
generate_target all [get_files  E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci]
catch { config_ip_cache -export [get_ips -all inst_ram] }
export_ip_user_files -of_objects [get_files E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci]
export_simulation -of_objects [get_files E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci] -directory E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.ip_user_files -ipstatic_source_dir E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.cache/compile_simlib/modelsim} {questa=E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
set_property -dict [list CONFIG.Enable_A {Use_ENA_Pin}] [get_ips inst_ram]
generate_target all [get_files  E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci]
catch { config_ip_cache -export [get_ips -all inst_ram] }
export_ip_user_files -of_objects [get_files E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci]
export_simulation -of_objects [get_files E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci] -directory E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.ip_user_files -ipstatic_source_dir E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.cache/compile_simlib/modelsim} {questa=E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
close_sim
launch_simulation
open_wave_config E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/tb_top_behav.wcfg
source tb_top.tcl
relaunch_sim
close_sim
