
freertos_singlethread/main.elf:     file format elf32-littlearm


Disassembly of section .text:

00000000 <g_pfnVectors>:
       0:	00 50 00 20 21 8e 00 00 65 8e 00 00 65 8e 00 00     .P. !...e...e...
      10:	65 8e 00 00 65 8e 00 00 65 8e 00 00 00 00 00 00     e...e...e.......
	...
      2c:	cb 8a 00 00 65 8e 00 00 00 00 00 00 c9 8b 00 00     ....e...........
      3c:	17 8c 00 00 65 8e 00 00 65 8e 00 00 65 8e 00 00     ....e...e...e...
      4c:	65 8e 00 00 65 8e 00 00 65 8e 00 00 65 8e 00 00     e...e...e...e...
      5c:	65 8e 00 00 65 8e 00 00 65 8e 00 00 65 8e 00 00     e...e...e...e...
      6c:	65 8e 00 00 65 8e 00 00 65 8e 00 00 65 8e 00 00     e...e...e...e...
      7c:	65 8e 00 00 65 8e 00 00 65 8e 00 00 65 8e 00 00     e...e...e...e...
      8c:	65 8e 00 00 65 8e 00 00 65 8e 00 00 65 8e 00 00     e...e...e...e...
      9c:	65 8e 00 00 65 8e 00 00 65 8e 00 00 65 8e 00 00     e...e...e...e...
      ac:	65 8e 00 00 65 8e 00 00 65 8e 00 00 65 8e 00 00     e...e...e...e...
      bc:	65 8e 00 00 65 8e 00 00 65 8e 00 00 65 8e 00 00     e...e...e...e...
      cc:	65 8e 00 00 65 8e 00 00 65 8e 00 00 65 8e 00 00     e...e...e...e...
      dc:	65 8e 00 00 65 8e 00 00 65 8e 00 00 65 8e 00 00     e...e...e...e...
	...
     108:	5f f8 08 f1                                         _...

0000010c <pvPortMalloc>:
static size_t xNextFreeByte = ( size_t ) 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
     10c:	b580      	push	{r7, lr}
     10e:	b084      	sub	sp, #16
     110:	af00      	add	r7, sp, #0
     112:	6078      	str	r0, [r7, #4]
void *pvReturn = NULL;
     114:	2300      	movs	r3, #0
     116:	60fb      	str	r3, [r7, #12]
static uint8_t *pucAlignedHeap = NULL;

	/* Ensure that blocks are always aligned to the required number of bytes. */
	#if( portBYTE_ALIGNMENT != 1 )
	{
		if( xWantedSize & portBYTE_ALIGNMENT_MASK )
     118:	687b      	ldr	r3, [r7, #4]
     11a:	f003 0307 	and.w	r3, r3, #7
     11e:	2b00      	cmp	r3, #0
     120:	d004      	beq.n	12c <pvPortMalloc+0x20>
		{
			/* Byte alignment required. */
			xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
     122:	687b      	ldr	r3, [r7, #4]
     124:	f023 0307 	bic.w	r3, r3, #7
     128:	3308      	adds	r3, #8
     12a:	607b      	str	r3, [r7, #4]
		}
	}
	#endif

	vTaskSuspendAll();
     12c:	f007 f808 	bl	7140 <vTaskSuspendAll>
	{
		if( pucAlignedHeap == NULL )
     130:	4b16      	ldr	r3, [pc, #88]	; (18c <pvPortMalloc+0x80>)
     132:	681b      	ldr	r3, [r3, #0]
     134:	2b00      	cmp	r3, #0
     136:	d105      	bne.n	144 <pvPortMalloc+0x38>
		{
			/* Ensure the heap starts on a correctly aligned boundary. */
			pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
     138:	4b15      	ldr	r3, [pc, #84]	; (190 <pvPortMalloc+0x84>)
     13a:	f023 0307 	bic.w	r3, r3, #7
     13e:	461a      	mov	r2, r3
     140:	4b12      	ldr	r3, [pc, #72]	; (18c <pvPortMalloc+0x80>)
     142:	601a      	str	r2, [r3, #0]
		}

		/* Check there is enough room left for the allocation. */
		if( ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
     144:	4b13      	ldr	r3, [pc, #76]	; (194 <pvPortMalloc+0x88>)
     146:	681a      	ldr	r2, [r3, #0]
     148:	687b      	ldr	r3, [r7, #4]
     14a:	4413      	add	r3, r2
     14c:	f244 32f7 	movw	r2, #17399	; 0x43f7
     150:	4293      	cmp	r3, r2
     152:	d813      	bhi.n	17c <pvPortMalloc+0x70>
			( ( xNextFreeByte + xWantedSize ) > xNextFreeByte )	)/* Check for overflow. */
     154:	4b0f      	ldr	r3, [pc, #60]	; (194 <pvPortMalloc+0x88>)
     156:	681a      	ldr	r2, [r3, #0]
     158:	687b      	ldr	r3, [r7, #4]
     15a:	441a      	add	r2, r3
     15c:	4b0d      	ldr	r3, [pc, #52]	; (194 <pvPortMalloc+0x88>)
     15e:	681b      	ldr	r3, [r3, #0]
		if( ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
     160:	429a      	cmp	r2, r3
     162:	d90b      	bls.n	17c <pvPortMalloc+0x70>
		{
			/* Return the next free byte then increment the index past this
			block. */
			pvReturn = pucAlignedHeap + xNextFreeByte;
     164:	4b09      	ldr	r3, [pc, #36]	; (18c <pvPortMalloc+0x80>)
     166:	681a      	ldr	r2, [r3, #0]
     168:	4b0a      	ldr	r3, [pc, #40]	; (194 <pvPortMalloc+0x88>)
     16a:	681b      	ldr	r3, [r3, #0]
     16c:	4413      	add	r3, r2
     16e:	60fb      	str	r3, [r7, #12]
			xNextFreeByte += xWantedSize;
     170:	4b08      	ldr	r3, [pc, #32]	; (194 <pvPortMalloc+0x88>)
     172:	681a      	ldr	r2, [r3, #0]
     174:	687b      	ldr	r3, [r7, #4]
     176:	4413      	add	r3, r2
     178:	4a06      	ldr	r2, [pc, #24]	; (194 <pvPortMalloc+0x88>)
     17a:	6013      	str	r3, [r2, #0]
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
     17c:	f006 ffee 	bl	715c <xTaskResumeAll>
			vApplicationMallocFailedHook();
		}
	}
	#endif

	return pvReturn;
     180:	68fb      	ldr	r3, [r7, #12]
}
     182:	4618      	mov	r0, r3
     184:	3710      	adds	r7, #16
     186:	46bd      	mov	sp, r7
     188:	bd80      	pop	{r7, pc}
     18a:	bf00      	nop
     18c:	20004430 	.word	0x20004430
     190:	20000034 	.word	0x20000034
     194:	2000442c 	.word	0x2000442c

00000198 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
     198:	b480      	push	{r7}
     19a:	b083      	sub	sp, #12
     19c:	af00      	add	r7, sp, #0
     19e:	6078      	str	r0, [r7, #4]
	http://www.FreeRTOS.org for more information. */
	( void ) pv;

	/* Force an assert as it is invalid to call this function. */
	configASSERT( pv == NULL );
}
     1a0:	bf00      	nop
     1a2:	370c      	adds	r7, #12
     1a4:	46bd      	mov	sp, r7
     1a6:	bc80      	pop	{r7}
     1a8:	4770      	bx	lr

000001aa <vPortInitialiseBlocks>:
/*-----------------------------------------------------------*/

void vPortInitialiseBlocks( void )
{
     1aa:	b480      	push	{r7}
     1ac:	af00      	add	r7, sp, #0
	/* Only required when static memory is not cleared. */
	xNextFreeByte = ( size_t ) 0;
     1ae:	4b03      	ldr	r3, [pc, #12]	; (1bc <vPortInitialiseBlocks+0x12>)
     1b0:	2200      	movs	r2, #0
     1b2:	601a      	str	r2, [r3, #0]
}
     1b4:	bf00      	nop
     1b6:	46bd      	mov	sp, r7
     1b8:	bc80      	pop	{r7}
     1ba:	4770      	bx	lr
     1bc:	2000442c 	.word	0x2000442c

000001c0 <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
     1c0:	b480      	push	{r7}
     1c2:	af00      	add	r7, sp, #0
	return ( configADJUSTED_HEAP_SIZE - xNextFreeByte );
     1c4:	4b04      	ldr	r3, [pc, #16]	; (1d8 <xPortGetFreeHeapSize+0x18>)
     1c6:	681b      	ldr	r3, [r3, #0]
     1c8:	f5c3 4387 	rsb	r3, r3, #17280	; 0x4380
     1cc:	3378      	adds	r3, #120	; 0x78
}
     1ce:	4618      	mov	r0, r3
     1d0:	46bd      	mov	sp, r7
     1d2:	bc80      	pop	{r7}
     1d4:	4770      	bx	lr
     1d6:	bf00      	nop
     1d8:	2000442c 	.word	0x2000442c

000001dc <led_flash_task>:
#include "semphr.h"

static void setup_hardware( void );

void led_flash_task( void *pvParameters )
{
     1dc:	b580      	push	{r7, lr}
     1de:	b082      	sub	sp, #8
     1e0:	af00      	add	r7, sp, #0
     1e2:	6078      	str	r0, [r7, #4]
    while(1) {
        /* Toggle the LED. */
        //GPIOC->ODR = GPIOC->ODR ^ 0x00001000;
        GPIO_WriteBit(GPIOC,GPIO_Pin_13,Bit_SET);
     1e4:	2201      	movs	r2, #1
     1e6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
     1ea:	4808      	ldr	r0, [pc, #32]	; (20c <led_flash_task+0x30>)
     1ec:	f001 fddf 	bl	1dae <GPIO_WriteBit>
        vTaskDelay(100);
     1f0:	2064      	movs	r0, #100	; 0x64
     1f2:	f006 fceb 	bl	6bcc <vTaskDelay>
        GPIO_WriteBit(GPIOC,GPIO_Pin_13,Bit_RESET);
     1f6:	2200      	movs	r2, #0
     1f8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
     1fc:	4803      	ldr	r0, [pc, #12]	; (20c <led_flash_task+0x30>)
     1fe:	f001 fdd6 	bl	1dae <GPIO_WriteBit>
        /* Wait one second. */
        vTaskDelay(100);
     202:	2064      	movs	r0, #100	; 0x64
     204:	f006 fce2 	bl	6bcc <vTaskDelay>
        GPIO_WriteBit(GPIOC,GPIO_Pin_13,Bit_SET);
     208:	e7ec      	b.n	1e4 <led_flash_task+0x8>
     20a:	bf00      	nop
     20c:	40011000 	.word	0x40011000

00000210 <main>:
    }
}


int main(void)
{
     210:	b580      	push	{r7, lr}
     212:	b082      	sub	sp, #8
     214:	af02      	add	r7, sp, #8
    init_led();
     216:	f000 fa7b 	bl	710 <init_led>

    xTaskCreate( led_flash_task, ( signed portCHAR * ) "LED Flash", 512 /* stack size */, NULL, tskIDLE_PRIORITY + 5, NULL );
     21a:	2300      	movs	r3, #0
     21c:	9301      	str	r3, [sp, #4]
     21e:	2305      	movs	r3, #5
     220:	9300      	str	r3, [sp, #0]
     222:	2300      	movs	r3, #0
     224:	f44f 7200 	mov.w	r2, #512	; 0x200
     228:	4904      	ldr	r1, [pc, #16]	; (23c <main+0x2c>)
     22a:	4805      	ldr	r0, [pc, #20]	; (240 <main+0x30>)
     22c:	f006 fae6 	bl	67fc <xTaskCreate>

    /* Start running the task. */
    vTaskStartScheduler();
     230:	f006 ff36 	bl	70a0 <vTaskStartScheduler>

    return 0;
     234:	2300      	movs	r3, #0
}
     236:	4618      	mov	r0, r3
     238:	46bd      	mov	sp, r7
     23a:	bd80      	pop	{r7, pc}
     23c:	00008e68 	.word	0x00008e68
     240:	000001dd 	.word	0x000001dd

00000244 <vApplicationTickHook>:

void vApplicationTickHook( void )
{
     244:	b480      	push	{r7}
     246:	af00      	add	r7, sp, #0
}
     248:	bf00      	nop
     24a:	46bd      	mov	sp, r7
     24c:	bc80      	pop	{r7}
     24e:	4770      	bx	lr

00000250 <__get_PSP>:
 * Return the actual process stack pointer
 */
uint32_t __get_PSP(void) __attribute__( ( naked ) );
uint32_t __get_PSP(void)
{
  uint32_t result=0;
     250:	2400      	movs	r4, #0

  __ASM volatile ("MRS %0, psp\n\t" 
     252:	f3ef 8309 	mrs	r3, PSP
     256:	4618      	mov	r0, r3
     258:	4770      	bx	lr
     25a:	461c      	mov	r4, r3
                  "MOV r0, %0 \n\t"
                  "BX  lr     \n\t"  : "=r" (result) );
  return(result);
     25c:	4623      	mov	r3, r4
}
     25e:	4618      	mov	r0, r3

00000260 <__set_PSP>:
 * Assign the value ProcessStackPointer to the MSP 
 * (process stack pointer) Cortex processor register
 */
void __set_PSP(uint32_t topOfProcStack) __attribute__( ( naked ) );
void __set_PSP(uint32_t topOfProcStack)
{
     260:	4603      	mov	r3, r0
  __ASM volatile ("MSR psp, %0\n\t"
     262:	f383 8809 	msr	PSP, r3
     266:	4770      	bx	lr
                  "BX  lr     \n\t" : : "r" (topOfProcStack) );
}
     268:	bf00      	nop

0000026a <__get_MSP>:
 * Cortex processor register
 */
uint32_t __get_MSP(void) __attribute__( ( naked ) );
uint32_t __get_MSP(void)
{
  uint32_t result=0;
     26a:	2400      	movs	r4, #0

  __ASM volatile ("MRS %0, msp\n\t" 
     26c:	f3ef 8308 	mrs	r3, MSP
     270:	4618      	mov	r0, r3
     272:	4770      	bx	lr
     274:	461c      	mov	r4, r3
                  "MOV r0, %0 \n\t"
                  "BX  lr     \n\t"  : "=r" (result) );
  return(result);
     276:	4623      	mov	r3, r4
}
     278:	4618      	mov	r0, r3

0000027a <__set_MSP>:
 * Assign the value mainStackPointer to the MSP 
 * (main stack pointer) Cortex processor register
 */
void __set_MSP(uint32_t topOfMainStack) __attribute__( ( naked ) );
void __set_MSP(uint32_t topOfMainStack)
{
     27a:	4603      	mov	r3, r0
  __ASM volatile ("MSR msp, %0\n\t"
     27c:	f383 8808 	msr	MSP, r3
     280:	4770      	bx	lr
                  "BX  lr     \n\t" : : "r" (topOfMainStack) );
}
     282:	bf00      	nop

00000284 <__get_BASEPRI>:
 * @return BasePriority
 *
 * Return the content of the base priority register
 */
uint32_t __get_BASEPRI(void)
{
     284:	b480      	push	{r7}
     286:	b083      	sub	sp, #12
     288:	af00      	add	r7, sp, #0
  uint32_t result=0;
     28a:	2300      	movs	r3, #0
     28c:	607b      	str	r3, [r7, #4]
  
  __ASM volatile ("MRS %0, basepri_max" : "=r" (result) );
     28e:	f3ef 8312 	mrs	r3, BASEPRI_MAX
     292:	607b      	str	r3, [r7, #4]
  return(result);
     294:	687b      	ldr	r3, [r7, #4]
}
     296:	4618      	mov	r0, r3
     298:	370c      	adds	r7, #12
     29a:	46bd      	mov	sp, r7
     29c:	bc80      	pop	{r7}
     29e:	4770      	bx	lr

000002a0 <__set_BASEPRI>:
 * @param  basePri  BasePriority
 *
 * Set the base priority register
 */
void __set_BASEPRI(uint32_t value)
{
     2a0:	b480      	push	{r7}
     2a2:	b083      	sub	sp, #12
     2a4:	af00      	add	r7, sp, #0
     2a6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (value) );
     2a8:	687b      	ldr	r3, [r7, #4]
     2aa:	f383 8811 	msr	BASEPRI, r3
}
     2ae:	bf00      	nop
     2b0:	370c      	adds	r7, #12
     2b2:	46bd      	mov	sp, r7
     2b4:	bc80      	pop	{r7}
     2b6:	4770      	bx	lr

000002b8 <__get_PRIMASK>:
 * @return PriMask
 *
 * Return state of the priority mask bit from the priority mask register
 */
uint32_t __get_PRIMASK(void)
{
     2b8:	b480      	push	{r7}
     2ba:	b083      	sub	sp, #12
     2bc:	af00      	add	r7, sp, #0
  uint32_t result=0;
     2be:	2300      	movs	r3, #0
     2c0:	607b      	str	r3, [r7, #4]

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     2c2:	f3ef 8310 	mrs	r3, PRIMASK
     2c6:	607b      	str	r3, [r7, #4]
  return(result);
     2c8:	687b      	ldr	r3, [r7, #4]
}
     2ca:	4618      	mov	r0, r3
     2cc:	370c      	adds	r7, #12
     2ce:	46bd      	mov	sp, r7
     2d0:	bc80      	pop	{r7}
     2d2:	4770      	bx	lr

000002d4 <__set_PRIMASK>:
 * @param  priMask  PriMask
 *
 * Set the priority mask bit in the priority mask register
 */
void __set_PRIMASK(uint32_t priMask)
{
     2d4:	b480      	push	{r7}
     2d6:	b083      	sub	sp, #12
     2d8:	af00      	add	r7, sp, #0
     2da:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) );
     2dc:	687b      	ldr	r3, [r7, #4]
     2de:	f383 8810 	msr	PRIMASK, r3
}
     2e2:	bf00      	nop
     2e4:	370c      	adds	r7, #12
     2e6:	46bd      	mov	sp, r7
     2e8:	bc80      	pop	{r7}
     2ea:	4770      	bx	lr

000002ec <__get_FAULTMASK>:
 * @return FaultMask
 *
 * Return the content of the fault mask register
 */
uint32_t __get_FAULTMASK(void)
{
     2ec:	b480      	push	{r7}
     2ee:	b083      	sub	sp, #12
     2f0:	af00      	add	r7, sp, #0
  uint32_t result=0;
     2f2:	2300      	movs	r3, #0
     2f4:	607b      	str	r3, [r7, #4]
  
  __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
     2f6:	f3ef 8313 	mrs	r3, FAULTMASK
     2fa:	607b      	str	r3, [r7, #4]
  return(result);
     2fc:	687b      	ldr	r3, [r7, #4]
}
     2fe:	4618      	mov	r0, r3
     300:	370c      	adds	r7, #12
     302:	46bd      	mov	sp, r7
     304:	bc80      	pop	{r7}
     306:	4770      	bx	lr

00000308 <__set_FAULTMASK>:
 * @param  faultMask  faultMask value
 *
 * Set the fault mask register
 */
void __set_FAULTMASK(uint32_t faultMask)
{
     308:	b480      	push	{r7}
     30a:	b083      	sub	sp, #12
     30c:	af00      	add	r7, sp, #0
     30e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) );
     310:	687b      	ldr	r3, [r7, #4]
     312:	f383 8813 	msr	FAULTMASK, r3
}
     316:	bf00      	nop
     318:	370c      	adds	r7, #12
     31a:	46bd      	mov	sp, r7
     31c:	bc80      	pop	{r7}
     31e:	4770      	bx	lr

00000320 <__get_CONTROL>:
*  @return Control value
 *
 * Return the content of the control register
 */
uint32_t __get_CONTROL(void)
{
     320:	b480      	push	{r7}
     322:	b083      	sub	sp, #12
     324:	af00      	add	r7, sp, #0
  uint32_t result=0;
     326:	2300      	movs	r3, #0
     328:	607b      	str	r3, [r7, #4]

  __ASM volatile ("MRS %0, control" : "=r" (result) );
     32a:	f3ef 8314 	mrs	r3, CONTROL
     32e:	607b      	str	r3, [r7, #4]
  return(result);
     330:	687b      	ldr	r3, [r7, #4]
}
     332:	4618      	mov	r0, r3
     334:	370c      	adds	r7, #12
     336:	46bd      	mov	sp, r7
     338:	bc80      	pop	{r7}
     33a:	4770      	bx	lr

0000033c <__set_CONTROL>:
 * @param  control  Control value
 *
 * Set the control register
 */
void __set_CONTROL(uint32_t control)
{
     33c:	b480      	push	{r7}
     33e:	b083      	sub	sp, #12
     340:	af00      	add	r7, sp, #0
     342:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR control, %0" : : "r" (control) );
     344:	687b      	ldr	r3, [r7, #4]
     346:	f383 8814 	msr	CONTROL, r3
}
     34a:	bf00      	nop
     34c:	370c      	adds	r7, #12
     34e:	46bd      	mov	sp, r7
     350:	bc80      	pop	{r7}
     352:	4770      	bx	lr

00000354 <__REV>:
 * @return        reversed value
 *
 * Reverse byte order in integer value
 */
uint32_t __REV(uint32_t value)
{
     354:	b480      	push	{r7}
     356:	b085      	sub	sp, #20
     358:	af00      	add	r7, sp, #0
     35a:	6078      	str	r0, [r7, #4]
  uint32_t result=0;
     35c:	2300      	movs	r3, #0
     35e:	60fb      	str	r3, [r7, #12]
  
  __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
     360:	687b      	ldr	r3, [r7, #4]
     362:	ba1b      	rev	r3, r3
     364:	60fb      	str	r3, [r7, #12]
  return(result);
     366:	68fb      	ldr	r3, [r7, #12]
}
     368:	4618      	mov	r0, r3
     36a:	3714      	adds	r7, #20
     36c:	46bd      	mov	sp, r7
     36e:	bc80      	pop	{r7}
     370:	4770      	bx	lr

00000372 <__REV16>:
 * @return        reversed value
 *
 * Reverse byte order in unsigned short value
 */
uint32_t __REV16(uint16_t value)
{
     372:	b480      	push	{r7}
     374:	b085      	sub	sp, #20
     376:	af00      	add	r7, sp, #0
     378:	4603      	mov	r3, r0
     37a:	80fb      	strh	r3, [r7, #6]
  uint32_t result=0;
     37c:	2300      	movs	r3, #0
     37e:	60fb      	str	r3, [r7, #12]
  
  __ASM volatile ("rev16 %0, %1" : "=r" (result) : "r" (value) );
     380:	88fb      	ldrh	r3, [r7, #6]
     382:	ba5b      	rev16	r3, r3
     384:	60fb      	str	r3, [r7, #12]
  return(result);
     386:	68fb      	ldr	r3, [r7, #12]
}
     388:	4618      	mov	r0, r3
     38a:	3714      	adds	r7, #20
     38c:	46bd      	mov	sp, r7
     38e:	bc80      	pop	{r7}
     390:	4770      	bx	lr

00000392 <__REVSH>:
 * @return        reversed value
 *
 * Reverse byte order in signed short value with sign extension to integer
 */
int32_t __REVSH(int16_t value)
{
     392:	b480      	push	{r7}
     394:	b085      	sub	sp, #20
     396:	af00      	add	r7, sp, #0
     398:	4603      	mov	r3, r0
     39a:	80fb      	strh	r3, [r7, #6]
  uint32_t result=0;
     39c:	2300      	movs	r3, #0
     39e:	60fb      	str	r3, [r7, #12]
  
  __ASM volatile ("revsh %0, %1" : "=r" (result) : "r" (value) );
     3a0:	88fb      	ldrh	r3, [r7, #6]
     3a2:	badb      	revsh	r3, r3
     3a4:	60fb      	str	r3, [r7, #12]
  return(result);
     3a6:	68fb      	ldr	r3, [r7, #12]
}
     3a8:	4618      	mov	r0, r3
     3aa:	3714      	adds	r7, #20
     3ac:	46bd      	mov	sp, r7
     3ae:	bc80      	pop	{r7}
     3b0:	4770      	bx	lr

000003b2 <__RBIT>:
 * @return        reversed value
 *
 * Reverse bit order of value
 */
uint32_t __RBIT(uint32_t value)
{
     3b2:	b480      	push	{r7}
     3b4:	b085      	sub	sp, #20
     3b6:	af00      	add	r7, sp, #0
     3b8:	6078      	str	r0, [r7, #4]
  uint32_t result=0;
     3ba:	2300      	movs	r3, #0
     3bc:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
     3be:	687b      	ldr	r3, [r7, #4]
     3c0:	fa93 f3a3 	rbit	r3, r3
     3c4:	60fb      	str	r3, [r7, #12]
   return(result);
     3c6:	68fb      	ldr	r3, [r7, #12]
}
     3c8:	4618      	mov	r0, r3
     3ca:	3714      	adds	r7, #20
     3cc:	46bd      	mov	sp, r7
     3ce:	bc80      	pop	{r7}
     3d0:	4770      	bx	lr

000003d2 <__LDREXB>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 8 bit value
 */
uint8_t __LDREXB(uint8_t *addr)
{
     3d2:	b480      	push	{r7}
     3d4:	b085      	sub	sp, #20
     3d6:	af00      	add	r7, sp, #0
     3d8:	6078      	str	r0, [r7, #4]
    uint8_t result=0;
     3da:	2300      	movs	r3, #0
     3dc:	73fb      	strb	r3, [r7, #15]
  
   __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) );
     3de:	687b      	ldr	r3, [r7, #4]
     3e0:	e8d3 3f4f 	ldrexb	r3, [r3]
     3e4:	73fb      	strb	r3, [r7, #15]
   return(result);
     3e6:	7bfb      	ldrb	r3, [r7, #15]
}
     3e8:	4618      	mov	r0, r3
     3ea:	3714      	adds	r7, #20
     3ec:	46bd      	mov	sp, r7
     3ee:	bc80      	pop	{r7}
     3f0:	4770      	bx	lr

000003f2 <__LDREXH>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 16 bit values
 */
uint16_t __LDREXH(uint16_t *addr)
{
     3f2:	b480      	push	{r7}
     3f4:	b085      	sub	sp, #20
     3f6:	af00      	add	r7, sp, #0
     3f8:	6078      	str	r0, [r7, #4]
    uint16_t result=0;
     3fa:	2300      	movs	r3, #0
     3fc:	81fb      	strh	r3, [r7, #14]
  
   __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) );
     3fe:	687b      	ldr	r3, [r7, #4]
     400:	e8d3 3f5f 	ldrexh	r3, [r3]
     404:	81fb      	strh	r3, [r7, #14]
   return(result);
     406:	89fb      	ldrh	r3, [r7, #14]
}
     408:	4618      	mov	r0, r3
     40a:	3714      	adds	r7, #20
     40c:	46bd      	mov	sp, r7
     40e:	bc80      	pop	{r7}
     410:	4770      	bx	lr

00000412 <__LDREXW>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 32 bit values
 */
uint32_t __LDREXW(uint32_t *addr)
{
     412:	b480      	push	{r7}
     414:	b085      	sub	sp, #20
     416:	af00      	add	r7, sp, #0
     418:	6078      	str	r0, [r7, #4]
    uint32_t result=0;
     41a:	2300      	movs	r3, #0
     41c:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
     41e:	687b      	ldr	r3, [r7, #4]
     420:	e853 3f00 	ldrex	r3, [r3]
     424:	60fb      	str	r3, [r7, #12]
   return(result);
     426:	68fb      	ldr	r3, [r7, #12]
}
     428:	4618      	mov	r0, r3
     42a:	3714      	adds	r7, #20
     42c:	46bd      	mov	sp, r7
     42e:	bc80      	pop	{r7}
     430:	4770      	bx	lr

00000432 <__STREXB>:
 * @return        successful / failed
 *
 * Exclusive STR command for 8 bit values
 */
uint32_t __STREXB(uint8_t value, uint8_t *addr)
{
     432:	b480      	push	{r7}
     434:	b085      	sub	sp, #20
     436:	af00      	add	r7, sp, #0
     438:	4603      	mov	r3, r0
     43a:	6039      	str	r1, [r7, #0]
     43c:	71fb      	strb	r3, [r7, #7]
   uint32_t result=0;
     43e:	2300      	movs	r3, #0
     440:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("strexb %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
     442:	683a      	ldr	r2, [r7, #0]
     444:	79f9      	ldrb	r1, [r7, #7]
     446:	e8c2 1f43 	strexb	r3, r1, [r2]
     44a:	60fb      	str	r3, [r7, #12]
   return(result);
     44c:	68fb      	ldr	r3, [r7, #12]
}
     44e:	4618      	mov	r0, r3
     450:	3714      	adds	r7, #20
     452:	46bd      	mov	sp, r7
     454:	bc80      	pop	{r7}
     456:	4770      	bx	lr

00000458 <__STREXH>:
 * @return        successful / failed
 *
 * Exclusive STR command for 16 bit values
 */
uint32_t __STREXH(uint16_t value, uint16_t *addr)
{
     458:	b480      	push	{r7}
     45a:	b085      	sub	sp, #20
     45c:	af00      	add	r7, sp, #0
     45e:	4603      	mov	r3, r0
     460:	6039      	str	r1, [r7, #0]
     462:	80fb      	strh	r3, [r7, #6]
   uint32_t result=0;
     464:	2300      	movs	r3, #0
     466:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("strexh %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
     468:	683a      	ldr	r2, [r7, #0]
     46a:	88f9      	ldrh	r1, [r7, #6]
     46c:	e8c2 1f53 	strexh	r3, r1, [r2]
     470:	60fb      	str	r3, [r7, #12]
   return(result);
     472:	68fb      	ldr	r3, [r7, #12]
}
     474:	4618      	mov	r0, r3
     476:	3714      	adds	r7, #20
     478:	46bd      	mov	sp, r7
     47a:	bc80      	pop	{r7}
     47c:	4770      	bx	lr

0000047e <__STREXW>:
 * @return        successful / failed
 *
 * Exclusive STR command for 32 bit values
 */
uint32_t __STREXW(uint32_t value, uint32_t *addr)
{
     47e:	b480      	push	{r7}
     480:	b085      	sub	sp, #20
     482:	af00      	add	r7, sp, #0
     484:	6078      	str	r0, [r7, #4]
     486:	6039      	str	r1, [r7, #0]
   uint32_t result=0;
     488:	2300      	movs	r3, #0
     48a:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("strex %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
     48c:	683b      	ldr	r3, [r7, #0]
     48e:	687a      	ldr	r2, [r7, #4]
     490:	e843 2300 	strex	r3, r2, [r3]
     494:	60fb      	str	r3, [r7, #12]
   return(result);
     496:	68fb      	ldr	r3, [r7, #12]
}
     498:	4618      	mov	r0, r3
     49a:	3714      	adds	r7, #20
     49c:	46bd      	mov	sp, r7
     49e:	bc80      	pop	{r7}
     4a0:	4770      	bx	lr
	...

000004a4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
     4a4:	b580      	push	{r7, lr}
     4a6:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
     4a8:	4b15      	ldr	r3, [pc, #84]	; (500 <SystemInit+0x5c>)
     4aa:	681b      	ldr	r3, [r3, #0]
     4ac:	4a14      	ldr	r2, [pc, #80]	; (500 <SystemInit+0x5c>)
     4ae:	f043 0301 	orr.w	r3, r3, #1
     4b2:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
     4b4:	4b12      	ldr	r3, [pc, #72]	; (500 <SystemInit+0x5c>)
     4b6:	685a      	ldr	r2, [r3, #4]
     4b8:	4911      	ldr	r1, [pc, #68]	; (500 <SystemInit+0x5c>)
     4ba:	4b12      	ldr	r3, [pc, #72]	; (504 <SystemInit+0x60>)
     4bc:	4013      	ands	r3, r2
     4be:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
     4c0:	4b0f      	ldr	r3, [pc, #60]	; (500 <SystemInit+0x5c>)
     4c2:	681b      	ldr	r3, [r3, #0]
     4c4:	4a0e      	ldr	r2, [pc, #56]	; (500 <SystemInit+0x5c>)
     4c6:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
     4ca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
     4ce:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
     4d0:	4b0b      	ldr	r3, [pc, #44]	; (500 <SystemInit+0x5c>)
     4d2:	681b      	ldr	r3, [r3, #0]
     4d4:	4a0a      	ldr	r2, [pc, #40]	; (500 <SystemInit+0x5c>)
     4d6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
     4da:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
     4dc:	4b08      	ldr	r3, [pc, #32]	; (500 <SystemInit+0x5c>)
     4de:	685b      	ldr	r3, [r3, #4]
     4e0:	4a07      	ldr	r2, [pc, #28]	; (500 <SystemInit+0x5c>)
     4e2:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
     4e6:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
     4e8:	4b05      	ldr	r3, [pc, #20]	; (500 <SystemInit+0x5c>)
     4ea:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
     4ee:	609a      	str	r2, [r3, #8]
  #endif /* DATA_IN_ExtSRAM */
#endif 

  /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  /* Configure the Flash Latency cycles and enable prefetch buffer */
  SetSysClock();
     4f0:	f000 f87e 	bl	5f0 <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
     4f4:	4b04      	ldr	r3, [pc, #16]	; (508 <SystemInit+0x64>)
     4f6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
     4fa:	609a      	str	r2, [r3, #8]
#endif 
}
     4fc:	bf00      	nop
     4fe:	bd80      	pop	{r7, pc}
     500:	40021000 	.word	0x40021000
     504:	f8ff0000 	.word	0xf8ff0000
     508:	e000ed00 	.word	0xe000ed00

0000050c <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
     50c:	b480      	push	{r7}
     50e:	b085      	sub	sp, #20
     510:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0;
     512:	2300      	movs	r3, #0
     514:	60fb      	str	r3, [r7, #12]
     516:	2300      	movs	r3, #0
     518:	60bb      	str	r3, [r7, #8]
     51a:	2300      	movs	r3, #0
     51c:	607b      	str	r3, [r7, #4]
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
#endif /* STM32F10X_LD_VL or STM32F10X_MD_VL or STM32F10X_HD_VL */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
     51e:	4b2f      	ldr	r3, [pc, #188]	; (5dc <SystemCoreClockUpdate+0xd0>)
     520:	685b      	ldr	r3, [r3, #4]
     522:	f003 030c 	and.w	r3, r3, #12
     526:	60fb      	str	r3, [r7, #12]
  
  switch (tmp)
     528:	68fb      	ldr	r3, [r7, #12]
     52a:	2b08      	cmp	r3, #8
     52c:	d011      	beq.n	552 <SystemCoreClockUpdate+0x46>
     52e:	68fb      	ldr	r3, [r7, #12]
     530:	2b08      	cmp	r3, #8
     532:	d83a      	bhi.n	5aa <SystemCoreClockUpdate+0x9e>
     534:	68fb      	ldr	r3, [r7, #12]
     536:	2b00      	cmp	r3, #0
     538:	d003      	beq.n	542 <SystemCoreClockUpdate+0x36>
     53a:	68fb      	ldr	r3, [r7, #12]
     53c:	2b04      	cmp	r3, #4
     53e:	d004      	beq.n	54a <SystemCoreClockUpdate+0x3e>
     540:	e033      	b.n	5aa <SystemCoreClockUpdate+0x9e>
  {
    case 0x00:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
     542:	4b27      	ldr	r3, [pc, #156]	; (5e0 <SystemCoreClockUpdate+0xd4>)
     544:	4a27      	ldr	r2, [pc, #156]	; (5e4 <SystemCoreClockUpdate+0xd8>)
     546:	601a      	str	r2, [r3, #0]
      break;
     548:	e033      	b.n	5b2 <SystemCoreClockUpdate+0xa6>
    case 0x04:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
     54a:	4b25      	ldr	r3, [pc, #148]	; (5e0 <SystemCoreClockUpdate+0xd4>)
     54c:	4a25      	ldr	r2, [pc, #148]	; (5e4 <SystemCoreClockUpdate+0xd8>)
     54e:	601a      	str	r2, [r3, #0]
      break;
     550:	e02f      	b.n	5b2 <SystemCoreClockUpdate+0xa6>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
     552:	4b22      	ldr	r3, [pc, #136]	; (5dc <SystemCoreClockUpdate+0xd0>)
     554:	685b      	ldr	r3, [r3, #4]
     556:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
     55a:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
     55c:	4b1f      	ldr	r3, [pc, #124]	; (5dc <SystemCoreClockUpdate+0xd0>)
     55e:	685b      	ldr	r3, [r3, #4]
     560:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
     564:	607b      	str	r3, [r7, #4]
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
     566:	68bb      	ldr	r3, [r7, #8]
     568:	0c9b      	lsrs	r3, r3, #18
     56a:	3302      	adds	r3, #2
     56c:	60bb      	str	r3, [r7, #8]
      
      if (pllsource == 0x00)
     56e:	687b      	ldr	r3, [r7, #4]
     570:	2b00      	cmp	r3, #0
     572:	d106      	bne.n	582 <SystemCoreClockUpdate+0x76>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
     574:	68bb      	ldr	r3, [r7, #8]
     576:	4a1c      	ldr	r2, [pc, #112]	; (5e8 <SystemCoreClockUpdate+0xdc>)
     578:	fb02 f303 	mul.w	r3, r2, r3
     57c:	4a18      	ldr	r2, [pc, #96]	; (5e0 <SystemCoreClockUpdate+0xd4>)
     57e:	6013      	str	r3, [r2, #0]
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
     580:	e017      	b.n	5b2 <SystemCoreClockUpdate+0xa6>
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
     582:	4b16      	ldr	r3, [pc, #88]	; (5dc <SystemCoreClockUpdate+0xd0>)
     584:	685b      	ldr	r3, [r3, #4]
     586:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
     58a:	2b00      	cmp	r3, #0
     58c:	d006      	beq.n	59c <SystemCoreClockUpdate+0x90>
          SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
     58e:	68bb      	ldr	r3, [r7, #8]
     590:	4a15      	ldr	r2, [pc, #84]	; (5e8 <SystemCoreClockUpdate+0xdc>)
     592:	fb02 f303 	mul.w	r3, r2, r3
     596:	4a12      	ldr	r2, [pc, #72]	; (5e0 <SystemCoreClockUpdate+0xd4>)
     598:	6013      	str	r3, [r2, #0]
      break;
     59a:	e00a      	b.n	5b2 <SystemCoreClockUpdate+0xa6>
          SystemCoreClock = HSE_VALUE * pllmull;
     59c:	68bb      	ldr	r3, [r7, #8]
     59e:	4a11      	ldr	r2, [pc, #68]	; (5e4 <SystemCoreClockUpdate+0xd8>)
     5a0:	fb02 f303 	mul.w	r3, r2, r3
     5a4:	4a0e      	ldr	r2, [pc, #56]	; (5e0 <SystemCoreClockUpdate+0xd4>)
     5a6:	6013      	str	r3, [r2, #0]
      break;
     5a8:	e003      	b.n	5b2 <SystemCoreClockUpdate+0xa6>

    default:
      SystemCoreClock = HSI_VALUE;
     5aa:	4b0d      	ldr	r3, [pc, #52]	; (5e0 <SystemCoreClockUpdate+0xd4>)
     5ac:	4a0d      	ldr	r2, [pc, #52]	; (5e4 <SystemCoreClockUpdate+0xd8>)
     5ae:	601a      	str	r2, [r3, #0]
      break;
     5b0:	bf00      	nop
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
     5b2:	4b0a      	ldr	r3, [pc, #40]	; (5dc <SystemCoreClockUpdate+0xd0>)
     5b4:	685b      	ldr	r3, [r3, #4]
     5b6:	091b      	lsrs	r3, r3, #4
     5b8:	f003 030f 	and.w	r3, r3, #15
     5bc:	4a0b      	ldr	r2, [pc, #44]	; (5ec <SystemCoreClockUpdate+0xe0>)
     5be:	5cd3      	ldrb	r3, [r2, r3]
     5c0:	b2db      	uxtb	r3, r3
     5c2:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
     5c4:	4b06      	ldr	r3, [pc, #24]	; (5e0 <SystemCoreClockUpdate+0xd4>)
     5c6:	681a      	ldr	r2, [r3, #0]
     5c8:	68fb      	ldr	r3, [r7, #12]
     5ca:	fa22 f303 	lsr.w	r3, r2, r3
     5ce:	4a04      	ldr	r2, [pc, #16]	; (5e0 <SystemCoreClockUpdate+0xd4>)
     5d0:	6013      	str	r3, [r2, #0]
}
     5d2:	bf00      	nop
     5d4:	3714      	adds	r7, #20
     5d6:	46bd      	mov	sp, r7
     5d8:	bc80      	pop	{r7}
     5da:	4770      	bx	lr
     5dc:	40021000 	.word	0x40021000
     5e0:	20000000 	.word	0x20000000
     5e4:	007a1200 	.word	0x007a1200
     5e8:	003d0900 	.word	0x003d0900
     5ec:	20000004 	.word	0x20000004

000005f0 <SetSysClock>:
  * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
     5f0:	b580      	push	{r7, lr}
     5f2:	af00      	add	r7, sp, #0
#elif defined SYSCLK_FREQ_48MHz
  SetSysClockTo48();
#elif defined SYSCLK_FREQ_56MHz
  SetSysClockTo56();  
#elif defined SYSCLK_FREQ_72MHz
  SetSysClockTo72();
     5f4:	f000 f802 	bl	5fc <SetSysClockTo72>
#endif
 
 /* If none of the define above is enabled, the HSI is used as System clock
    source (default after reset) */ 
}
     5f8:	bf00      	nop
     5fa:	bd80      	pop	{r7, pc}

000005fc <SetSysClockTo72>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
static void SetSysClockTo72(void)
{
     5fc:	b480      	push	{r7}
     5fe:	b083      	sub	sp, #12
     600:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
     602:	2300      	movs	r3, #0
     604:	607b      	str	r3, [r7, #4]
     606:	2300      	movs	r3, #0
     608:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
  /* Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
     60a:	4b3a      	ldr	r3, [pc, #232]	; (6f4 <SetSysClockTo72+0xf8>)
     60c:	681b      	ldr	r3, [r3, #0]
     60e:	4a39      	ldr	r2, [pc, #228]	; (6f4 <SetSysClockTo72+0xf8>)
     610:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
     614:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
     616:	4b37      	ldr	r3, [pc, #220]	; (6f4 <SetSysClockTo72+0xf8>)
     618:	681b      	ldr	r3, [r3, #0]
     61a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
     61e:	603b      	str	r3, [r7, #0]
    StartUpCounter++;  
     620:	687b      	ldr	r3, [r7, #4]
     622:	3301      	adds	r3, #1
     624:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
     626:	683b      	ldr	r3, [r7, #0]
     628:	2b00      	cmp	r3, #0
     62a:	d103      	bne.n	634 <SetSysClockTo72+0x38>
     62c:	687b      	ldr	r3, [r7, #4]
     62e:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
     632:	d1f0      	bne.n	616 <SetSysClockTo72+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
     634:	4b2f      	ldr	r3, [pc, #188]	; (6f4 <SetSysClockTo72+0xf8>)
     636:	681b      	ldr	r3, [r3, #0]
     638:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
     63c:	2b00      	cmp	r3, #0
     63e:	d002      	beq.n	646 <SetSysClockTo72+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
     640:	2301      	movs	r3, #1
     642:	603b      	str	r3, [r7, #0]
     644:	e001      	b.n	64a <SetSysClockTo72+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
     646:	2300      	movs	r3, #0
     648:	603b      	str	r3, [r7, #0]
  }  

  if (HSEStatus == (uint32_t)0x01)
     64a:	683b      	ldr	r3, [r7, #0]
     64c:	2b01      	cmp	r3, #1
     64e:	d14b      	bne.n	6e8 <SetSysClockTo72+0xec>
  {
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
     650:	4b29      	ldr	r3, [pc, #164]	; (6f8 <SetSysClockTo72+0xfc>)
     652:	681b      	ldr	r3, [r3, #0]
     654:	4a28      	ldr	r2, [pc, #160]	; (6f8 <SetSysClockTo72+0xfc>)
     656:	f043 0310 	orr.w	r3, r3, #16
     65a:	6013      	str	r3, [r2, #0]

    /* Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
     65c:	4b26      	ldr	r3, [pc, #152]	; (6f8 <SetSysClockTo72+0xfc>)
     65e:	681b      	ldr	r3, [r3, #0]
     660:	4a25      	ldr	r2, [pc, #148]	; (6f8 <SetSysClockTo72+0xfc>)
     662:	f023 0303 	bic.w	r3, r3, #3
     666:	6013      	str	r3, [r2, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
     668:	4b23      	ldr	r3, [pc, #140]	; (6f8 <SetSysClockTo72+0xfc>)
     66a:	681b      	ldr	r3, [r3, #0]
     66c:	4a22      	ldr	r2, [pc, #136]	; (6f8 <SetSysClockTo72+0xfc>)
     66e:	f043 0302 	orr.w	r3, r3, #2
     672:	6013      	str	r3, [r2, #0]

 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
     674:	4b1f      	ldr	r3, [pc, #124]	; (6f4 <SetSysClockTo72+0xf8>)
     676:	4a1f      	ldr	r2, [pc, #124]	; (6f4 <SetSysClockTo72+0xf8>)
     678:	685b      	ldr	r3, [r3, #4]
     67a:	6053      	str	r3, [r2, #4]
      
    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
     67c:	4b1d      	ldr	r3, [pc, #116]	; (6f4 <SetSysClockTo72+0xf8>)
     67e:	4a1d      	ldr	r2, [pc, #116]	; (6f4 <SetSysClockTo72+0xf8>)
     680:	685b      	ldr	r3, [r3, #4]
     682:	6053      	str	r3, [r2, #4]
    
    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
     684:	4b1b      	ldr	r3, [pc, #108]	; (6f4 <SetSysClockTo72+0xf8>)
     686:	685b      	ldr	r3, [r3, #4]
     688:	4a1a      	ldr	r2, [pc, #104]	; (6f4 <SetSysClockTo72+0xf8>)
     68a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
     68e:	6053      	str	r3, [r2, #4]
    RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
                            RCC_CFGR_PLLMULL9); 
#else    
    /*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE |
     690:	4b18      	ldr	r3, [pc, #96]	; (6f4 <SetSysClockTo72+0xf8>)
     692:	685b      	ldr	r3, [r3, #4]
     694:	4a17      	ldr	r2, [pc, #92]	; (6f4 <SetSysClockTo72+0xf8>)
     696:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
     69a:	6053      	str	r3, [r2, #4]
                                        RCC_CFGR_PLLMULL));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
     69c:	4b15      	ldr	r3, [pc, #84]	; (6f4 <SetSysClockTo72+0xf8>)
     69e:	685b      	ldr	r3, [r3, #4]
     6a0:	4a14      	ldr	r2, [pc, #80]	; (6f4 <SetSysClockTo72+0xf8>)
     6a2:	f443 13e8 	orr.w	r3, r3, #1900544	; 0x1d0000
     6a6:	6053      	str	r3, [r2, #4]
#endif /* STM32F10X_CL */

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
     6a8:	4b12      	ldr	r3, [pc, #72]	; (6f4 <SetSysClockTo72+0xf8>)
     6aa:	681b      	ldr	r3, [r3, #0]
     6ac:	4a11      	ldr	r2, [pc, #68]	; (6f4 <SetSysClockTo72+0xf8>)
     6ae:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
     6b2:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
     6b4:	bf00      	nop
     6b6:	4b0f      	ldr	r3, [pc, #60]	; (6f4 <SetSysClockTo72+0xf8>)
     6b8:	681b      	ldr	r3, [r3, #0]
     6ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
     6be:	2b00      	cmp	r3, #0
     6c0:	d0f9      	beq.n	6b6 <SetSysClockTo72+0xba>
    {
    }
    
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
     6c2:	4b0c      	ldr	r3, [pc, #48]	; (6f4 <SetSysClockTo72+0xf8>)
     6c4:	685b      	ldr	r3, [r3, #4]
     6c6:	4a0b      	ldr	r2, [pc, #44]	; (6f4 <SetSysClockTo72+0xf8>)
     6c8:	f023 0303 	bic.w	r3, r3, #3
     6cc:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
     6ce:	4b09      	ldr	r3, [pc, #36]	; (6f4 <SetSysClockTo72+0xf8>)
     6d0:	685b      	ldr	r3, [r3, #4]
     6d2:	4a08      	ldr	r2, [pc, #32]	; (6f4 <SetSysClockTo72+0xf8>)
     6d4:	f043 0302 	orr.w	r3, r3, #2
     6d8:	6053      	str	r3, [r2, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
     6da:	bf00      	nop
     6dc:	4b05      	ldr	r3, [pc, #20]	; (6f4 <SetSysClockTo72+0xf8>)
     6de:	685b      	ldr	r3, [r3, #4]
     6e0:	f003 030c 	and.w	r3, r3, #12
     6e4:	2b08      	cmp	r3, #8
     6e6:	d1f9      	bne.n	6dc <SetSysClockTo72+0xe0>
  }
  else
  { /* If HSE fails to start-up, the application will have wrong clock 
         configuration. User can add here some code to deal with this error */
  }
}
     6e8:	bf00      	nop
     6ea:	370c      	adds	r7, #12
     6ec:	46bd      	mov	sp, r7
     6ee:	bc80      	pop	{r7}
     6f0:	4770      	bx	lr
     6f2:	bf00      	nop
     6f4:	40021000 	.word	0x40021000
     6f8:	40022000 	.word	0x40022000
     6fc:	00008ed1 	.word	0x00008ed1
     700:	20000000 	.word	0x20000000
     704:	2000002c 	.word	0x2000002c
     708:	2000002c 	.word	0x2000002c
     70c:	20004538 	.word	0x20004538

00000710 <init_led>:
#include "stm32f10x_exti.h"
#include "stm32f10x_adc.h"
#include "misc.h"

void init_led(void)
{
     710:	b580      	push	{r7, lr}
     712:	b082      	sub	sp, #8
     714:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStructure;

    /* Enable GPIO C clock. */
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC, ENABLE);
     716:	2101      	movs	r1, #1
     718:	2010      	movs	r0, #16
     71a:	f001 f87b 	bl	1814 <RCC_APB2PeriphClockCmd>

    /* Set the LED pin state such that the LED is off.  The LED is connected
     * between power and the microcontroller pin, which makes it turn on when
     * the pin is low.
     */
    GPIO_WriteBit(GPIOC,GPIO_Pin_13,Bit_SET);
     71e:	2201      	movs	r2, #1
     720:	f44f 5100 	mov.w	r1, #8192	; 0x2000
     724:	4809      	ldr	r0, [pc, #36]	; (74c <init_led+0x3c>)
     726:	f001 fb42 	bl	1dae <GPIO_WriteBit>

    /* Configure the LED pin as push-pull output. */
    GPIO_InitStructure.GPIO_Pin =  GPIO_Pin_13;
     72a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
     72e:	80bb      	strh	r3, [r7, #4]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
     730:	2310      	movs	r3, #16
     732:	71fb      	strb	r3, [r7, #7]
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
     734:	2303      	movs	r3, #3
     736:	71bb      	strb	r3, [r7, #6]
    GPIO_Init(GPIOC, &GPIO_InitStructure);
     738:	1d3b      	adds	r3, r7, #4
     73a:	4619      	mov	r1, r3
     73c:	4803      	ldr	r0, [pc, #12]	; (74c <init_led+0x3c>)
     73e:	f001 fa01 	bl	1b44 <GPIO_Init>
}
     742:	bf00      	nop
     744:	3708      	adds	r7, #8
     746:	46bd      	mov	sp, r7
     748:	bd80      	pop	{r7, pc}
     74a:	bf00      	nop
     74c:	40011000 	.word	0x40011000

00000750 <init_button>:

void init_button(void)
{
     750:	b580      	push	{r7, lr}
     752:	b082      	sub	sp, #8
     754:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStructure;

    /* Enable GPIO A clock */
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA, ENABLE);
     756:	2101      	movs	r1, #1
     758:	2004      	movs	r0, #4
     75a:	f001 f85b 	bl	1814 <RCC_APB2PeriphClockCmd>

    /* Configure the button pin as a floating input.*/
    GPIO_InitStructure.GPIO_Pin =  GPIO_Pin_0;
     75e:	2301      	movs	r3, #1
     760:	80bb      	strh	r3, [r7, #4]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
     762:	2304      	movs	r3, #4
     764:	71fb      	strb	r3, [r7, #7]
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
     766:	2303      	movs	r3, #3
     768:	71bb      	strb	r3, [r7, #6]
    GPIO_Init(GPIOA,  &GPIO_InitStructure);
     76a:	1d3b      	adds	r3, r7, #4
     76c:	4619      	mov	r1, r3
     76e:	4803      	ldr	r0, [pc, #12]	; (77c <init_button+0x2c>)
     770:	f001 f9e8 	bl	1b44 <GPIO_Init>


}
     774:	bf00      	nop
     776:	3708      	adds	r7, #8
     778:	46bd      	mov	sp, r7
     77a:	bd80      	pop	{r7, pc}
     77c:	40010800 	.word	0x40010800

00000780 <enable_button_interrupts>:


void enable_button_interrupts(void)
{
     780:	b580      	push	{r7, lr}
     782:	b084      	sub	sp, #16
     784:	af00      	add	r7, sp, #0
    NVIC_InitTypeDef NVIC_InitStructure;

    /* Enable the AFIO clock.  GPIO_EXTILineConfig sets registers in
     * the AFIO.
     */
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_AFIO, ENABLE);
     786:	2101      	movs	r1, #1
     788:	2001      	movs	r0, #1
     78a:	f001 f843 	bl	1814 <RCC_APB2PeriphClockCmd>

    /* Connect EXTI Line 0 to the button GPIO Pin */
    GPIO_EXTILineConfig(GPIO_PortSourceGPIOA, GPIO_PinSource0);
     78e:	2100      	movs	r1, #0
     790:	2000      	movs	r0, #0
     792:	f001 fbf7 	bl	1f84 <GPIO_EXTILineConfig>

    /* Configure the EXTI line to generate an interrupt when the button is
     * pressed.  The button pin is high when pressed, so it needs to trigger
     * when rising from low to high. */
    EXTI_InitStructure.EXTI_Line = EXTI_Line0;
     796:	2301      	movs	r3, #1
     798:	60bb      	str	r3, [r7, #8]
    EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;
     79a:	2300      	movs	r3, #0
     79c:	733b      	strb	r3, [r7, #12]
    EXTI_InitStructure.EXTI_Trigger = EXTI_Trigger_Rising;
     79e:	2308      	movs	r3, #8
     7a0:	737b      	strb	r3, [r7, #13]
    EXTI_InitStructure.EXTI_LineCmd = ENABLE;
     7a2:	2301      	movs	r3, #1
     7a4:	73bb      	strb	r3, [r7, #14]
    EXTI_Init(&EXTI_InitStructure);
     7a6:	f107 0308 	add.w	r3, r7, #8
     7aa:	4618      	mov	r0, r3
     7ac:	f002 f8c0 	bl	2930 <EXTI_Init>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    NVIC_InitStructure.NVIC_IRQChannel = EXTI0_IRQn;
     7b0:	2306      	movs	r3, #6
     7b2:	713b      	strb	r3, [r7, #4]
    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0x0F;
     7b4:	230f      	movs	r3, #15
     7b6:	717b      	strb	r3, [r7, #5]
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0x0F;
     7b8:	230f      	movs	r3, #15
     7ba:	71bb      	strb	r3, [r7, #6]
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
     7bc:	2301      	movs	r3, #1
     7be:	71fb      	strb	r3, [r7, #7]
    NVIC_Init(&NVIC_InitStructure);
     7c0:	1d3b      	adds	r3, r7, #4
     7c2:	4618      	mov	r0, r3
     7c4:	f005 f860 	bl	5888 <NVIC_Init>
}
     7c8:	bf00      	nop
     7ca:	3710      	adds	r7, #16
     7cc:	46bd      	mov	sp, r7
     7ce:	bd80      	pop	{r7, pc}

000007d0 <init_rs232>:


void init_rs232(void)
{
     7d0:	b580      	push	{r7, lr}
     7d2:	b086      	sub	sp, #24
     7d4:	af00      	add	r7, sp, #0
    USART_InitTypeDef USART_InitStructure;
    GPIO_InitTypeDef GPIO_InitStructure;

    /* Enable peripheral clocks. */
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA | RCC_APB2Periph_AFIO|RCC_APB2Periph_USART1, ENABLE);
     7d6:	2101      	movs	r1, #1
     7d8:	f244 0005 	movw	r0, #16389	; 0x4005
     7dc:	f001 f81a 	bl	1814 <RCC_APB2PeriphClockCmd>
    //RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART1, ENABLE);

    /* Configure USART2 Rx pin as floating input. */
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
     7e0:	f44f 6380 	mov.w	r3, #1024	; 0x400
     7e4:	80bb      	strh	r3, [r7, #4]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
     7e6:	2304      	movs	r3, #4
     7e8:	71fb      	strb	r3, [r7, #7]
    GPIO_Init(GPIOA, &GPIO_InitStructure);
     7ea:	1d3b      	adds	r3, r7, #4
     7ec:	4619      	mov	r1, r3
     7ee:	4815      	ldr	r0, [pc, #84]	; (844 <init_rs232+0x74>)
     7f0:	f001 f9a8 	bl	1b44 <GPIO_Init>

    /* Configure USART2 Tx as alternate function push-pull. */
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
     7f4:	f44f 7300 	mov.w	r3, #512	; 0x200
     7f8:	80bb      	strh	r3, [r7, #4]
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
     7fa:	2303      	movs	r3, #3
     7fc:	71bb      	strb	r3, [r7, #6]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
     7fe:	2318      	movs	r3, #24
     800:	71fb      	strb	r3, [r7, #7]
    GPIO_Init(GPIOA, &GPIO_InitStructure);
     802:	1d3b      	adds	r3, r7, #4
     804:	4619      	mov	r1, r3
     806:	480f      	ldr	r0, [pc, #60]	; (844 <init_rs232+0x74>)
     808:	f001 f99c 	bl	1b44 <GPIO_Init>

    /* Configure the USART2 */
    USART_InitStructure.USART_BaudRate = 9600;
     80c:	f44f 5316 	mov.w	r3, #9600	; 0x2580
     810:	60bb      	str	r3, [r7, #8]
    USART_InitStructure.USART_WordLength = USART_WordLength_8b;
     812:	2300      	movs	r3, #0
     814:	81bb      	strh	r3, [r7, #12]
    USART_InitStructure.USART_StopBits = USART_StopBits_1;
     816:	2300      	movs	r3, #0
     818:	81fb      	strh	r3, [r7, #14]
    USART_InitStructure.USART_Parity = USART_Parity_No;
     81a:	2300      	movs	r3, #0
     81c:	823b      	strh	r3, [r7, #16]
    USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
     81e:	2300      	movs	r3, #0
     820:	82bb      	strh	r3, [r7, #20]
    USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
     822:	230c      	movs	r3, #12
     824:	827b      	strh	r3, [r7, #18]
    USART_Init(USART1, &USART_InitStructure);
     826:	f107 0308 	add.w	r3, r7, #8
     82a:	4619      	mov	r1, r3
     82c:	4806      	ldr	r0, [pc, #24]	; (848 <init_rs232+0x78>)
     82e:	f001 fc53 	bl	20d8 <USART_Init>
    USART_Cmd(USART1, ENABLE);
     832:	2101      	movs	r1, #1
     834:	4804      	ldr	r0, [pc, #16]	; (848 <init_rs232+0x78>)
     836:	f001 fd65 	bl	2304 <USART_Cmd>
}
     83a:	bf00      	nop
     83c:	3718      	adds	r7, #24
     83e:	46bd      	mov	sp, r7
     840:	bd80      	pop	{r7, pc}
     842:	bf00      	nop
     844:	40010800 	.word	0x40010800
     848:	40013800 	.word	0x40013800

0000084c <enable_rs232_interrupts>:

void enable_rs232_interrupts(void)
{
     84c:	b580      	push	{r7, lr}
     84e:	b082      	sub	sp, #8
     850:	af00      	add	r7, sp, #0
    NVIC_InitTypeDef NVIC_InitStructure;

    /* Enable transmit and receive interrupts for the USART2. */
    USART_ITConfig(USART1, USART_IT_TXE, DISABLE);
     852:	2200      	movs	r2, #0
     854:	f240 7127 	movw	r1, #1831	; 0x727
     858:	480b      	ldr	r0, [pc, #44]	; (888 <enable_rs232_interrupts+0x3c>)
     85a:	f001 fd72 	bl	2342 <USART_ITConfig>
    USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
     85e:	2201      	movs	r2, #1
     860:	f240 5125 	movw	r1, #1317	; 0x525
     864:	4808      	ldr	r0, [pc, #32]	; (888 <enable_rs232_interrupts+0x3c>)
     866:	f001 fd6c 	bl	2342 <USART_ITConfig>

    /* Enable the USART2 IRQ in the NVIC module (so that the USART2 interrupt
     * handler is enabled). */
    NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQn;
     86a:	2325      	movs	r3, #37	; 0x25
     86c:	713b      	strb	r3, [r7, #4]
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
     86e:	2300      	movs	r3, #0
     870:	71bb      	strb	r3, [r7, #6]
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
     872:	2301      	movs	r3, #1
     874:	71fb      	strb	r3, [r7, #7]
    NVIC_Init(&NVIC_InitStructure);
     876:	1d3b      	adds	r3, r7, #4
     878:	4618      	mov	r0, r3
     87a:	f005 f805 	bl	5888 <NVIC_Init>
}
     87e:	bf00      	nop
     880:	3708      	adds	r7, #8
     882:	46bd      	mov	sp, r7
     884:	bd80      	pop	{r7, pc}
     886:	bf00      	nop
     888:	40013800 	.word	0x40013800

0000088c <enable_rs232>:

void enable_rs232(void)
{
     88c:	b580      	push	{r7, lr}
     88e:	af00      	add	r7, sp, #0
    /* Enable the RS232 port. */
    USART_Cmd(USART1, ENABLE);
     890:	2101      	movs	r1, #1
     892:	4802      	ldr	r0, [pc, #8]	; (89c <enable_rs232+0x10>)
     894:	f001 fd36 	bl	2304 <USART_Cmd>
}
     898:	bf00      	nop
     89a:	bd80      	pop	{r7, pc}
     89c:	40013800 	.word	0x40013800

000008a0 <rs232_print_str>:

void rs232_print_str(const char *str)
{
     8a0:	b580      	push	{r7, lr}
     8a2:	b084      	sub	sp, #16
     8a4:	af00      	add	r7, sp, #0
     8a6:	6078      	str	r0, [r7, #4]
    const char *curr_char = str;
     8a8:	687b      	ldr	r3, [r7, #4]
     8aa:	60fb      	str	r3, [r7, #12]

    while(*curr_char != '\0') {
     8ac:	e011      	b.n	8d2 <rs232_print_str+0x32>
        while(USART_GetFlagStatus(USART1, USART_FLAG_TXE) == RESET);
     8ae:	bf00      	nop
     8b0:	2180      	movs	r1, #128	; 0x80
     8b2:	480c      	ldr	r0, [pc, #48]	; (8e4 <rs232_print_str+0x44>)
     8b4:	f001 ff80 	bl	27b8 <USART_GetFlagStatus>
     8b8:	4603      	mov	r3, r0
     8ba:	2b00      	cmp	r3, #0
     8bc:	d0f8      	beq.n	8b0 <rs232_print_str+0x10>
        USART_SendData(USART1, *curr_char);
     8be:	68fb      	ldr	r3, [r7, #12]
     8c0:	781b      	ldrb	r3, [r3, #0]
     8c2:	b29b      	uxth	r3, r3
     8c4:	4619      	mov	r1, r3
     8c6:	4807      	ldr	r0, [pc, #28]	; (8e4 <rs232_print_str+0x44>)
     8c8:	f001 fe35 	bl	2536 <USART_SendData>
        curr_char++;
     8cc:	68fb      	ldr	r3, [r7, #12]
     8ce:	3301      	adds	r3, #1
     8d0:	60fb      	str	r3, [r7, #12]
    while(*curr_char != '\0') {
     8d2:	68fb      	ldr	r3, [r7, #12]
     8d4:	781b      	ldrb	r3, [r3, #0]
     8d6:	2b00      	cmp	r3, #0
     8d8:	d1e9      	bne.n	8ae <rs232_print_str+0xe>
    }
}
     8da:	bf00      	nop
     8dc:	bf00      	nop
     8de:	3710      	adds	r7, #16
     8e0:	46bd      	mov	sp, r7
     8e2:	bd80      	pop	{r7, pc}
     8e4:	40013800 	.word	0x40013800

000008e8 <hex_to_char>:

/* Functions for sending numbers through the UART */
char hex_to_char(unsigned hex_number)
{
     8e8:	b480      	push	{r7}
     8ea:	b083      	sub	sp, #12
     8ec:	af00      	add	r7, sp, #0
     8ee:	6078      	str	r0, [r7, #4]
    if(hex_number < 0xA) {
     8f0:	687b      	ldr	r3, [r7, #4]
     8f2:	2b09      	cmp	r3, #9
     8f4:	d804      	bhi.n	900 <hex_to_char+0x18>
        return       hex_number + '0';
     8f6:	687b      	ldr	r3, [r7, #4]
     8f8:	b2db      	uxtb	r3, r3
     8fa:	3330      	adds	r3, #48	; 0x30
     8fc:	b2db      	uxtb	r3, r3
     8fe:	e003      	b.n	908 <hex_to_char+0x20>
    } else {
        return hex_number - 0xA + 'A';
     900:	687b      	ldr	r3, [r7, #4]
     902:	b2db      	uxtb	r3, r3
     904:	3337      	adds	r3, #55	; 0x37
     906:	b2db      	uxtb	r3, r3
    }
}
     908:	4618      	mov	r0, r3
     90a:	370c      	adds	r7, #12
     90c:	46bd      	mov	sp, r7
     90e:	bc80      	pop	{r7}
     910:	4770      	bx	lr

00000912 <send_byte>:

void send_byte(uint8_t b)
{
     912:	b580      	push	{r7, lr}
     914:	b082      	sub	sp, #8
     916:	af00      	add	r7, sp, #0
     918:	4603      	mov	r3, r0
     91a:	71fb      	strb	r3, [r7, #7]
    /* Wait until the RS232 port can receive another byte. */
    while(USART_GetFlagStatus(USART1, USART_FLAG_TXE) == RESET);
     91c:	bf00      	nop
     91e:	2180      	movs	r1, #128	; 0x80
     920:	4807      	ldr	r0, [pc, #28]	; (940 <send_byte+0x2e>)
     922:	f001 ff49 	bl	27b8 <USART_GetFlagStatus>
     926:	4603      	mov	r3, r0
     928:	2b00      	cmp	r3, #0
     92a:	d0f8      	beq.n	91e <send_byte+0xc>

    /* Toggle the LED just to show that progress is being made. */
    //GPIOC->ODR ^= 0x00001000;

    /* Send the byte */
    USART_SendData(USART1, b);
     92c:	79fb      	ldrb	r3, [r7, #7]
     92e:	b29b      	uxth	r3, r3
     930:	4619      	mov	r1, r3
     932:	4803      	ldr	r0, [pc, #12]	; (940 <send_byte+0x2e>)
     934:	f001 fdff 	bl	2536 <USART_SendData>
}
     938:	bf00      	nop
     93a:	3708      	adds	r7, #8
     93c:	46bd      	mov	sp, r7
     93e:	bd80      	pop	{r7, pc}
     940:	40013800 	.word	0x40013800

00000944 <send_number>:

void send_number(unsigned long sample, int radix)
{
     944:	b580      	push	{r7, lr}
     946:	b09e      	sub	sp, #120	; 0x78
     948:	af00      	add	r7, sp, #0
     94a:	6078      	str	r0, [r7, #4]
     94c:	6039      	str	r1, [r7, #0]
    int digit;
    unsigned long  mod;
    char str[100];

    digit = 0;
     94e:	2300      	movs	r3, #0
     950:	677b      	str	r3, [r7, #116]	; 0x74
    do {
        mod = sample % radix;
     952:	683a      	ldr	r2, [r7, #0]
     954:	687b      	ldr	r3, [r7, #4]
     956:	fbb3 f1f2 	udiv	r1, r3, r2
     95a:	fb02 f201 	mul.w	r2, r2, r1
     95e:	1a9b      	subs	r3, r3, r2
     960:	673b      	str	r3, [r7, #112]	; 0x70
        str[digit] = hex_to_char(mod);
     962:	6f38      	ldr	r0, [r7, #112]	; 0x70
     964:	f7ff ffc0 	bl	8e8 <hex_to_char>
     968:	4603      	mov	r3, r0
     96a:	4619      	mov	r1, r3
     96c:	f107 020c 	add.w	r2, r7, #12
     970:	6f7b      	ldr	r3, [r7, #116]	; 0x74
     972:	4413      	add	r3, r2
     974:	460a      	mov	r2, r1
     976:	701a      	strb	r2, [r3, #0]
        sample /= radix;
     978:	683b      	ldr	r3, [r7, #0]
     97a:	687a      	ldr	r2, [r7, #4]
     97c:	fbb2 f3f3 	udiv	r3, r2, r3
     980:	607b      	str	r3, [r7, #4]
        digit++;
     982:	6f7b      	ldr	r3, [r7, #116]	; 0x74
     984:	3301      	adds	r3, #1
     986:	677b      	str	r3, [r7, #116]	; 0x74
    } while(sample != 0);
     988:	687b      	ldr	r3, [r7, #4]
     98a:	2b00      	cmp	r3, #0
     98c:	d1e1      	bne.n	952 <send_number+0xe>

    while(digit != 0) {
     98e:	e014      	b.n	9ba <send_number+0x76>
        digit--;
     990:	6f7b      	ldr	r3, [r7, #116]	; 0x74
     992:	3b01      	subs	r3, #1
     994:	677b      	str	r3, [r7, #116]	; 0x74
        while(USART_GetFlagStatus(USART1, USART_FLAG_TXE) == RESET);
     996:	bf00      	nop
     998:	2180      	movs	r1, #128	; 0x80
     99a:	480c      	ldr	r0, [pc, #48]	; (9cc <send_number+0x88>)
     99c:	f001 ff0c 	bl	27b8 <USART_GetFlagStatus>
     9a0:	4603      	mov	r3, r0
     9a2:	2b00      	cmp	r3, #0
     9a4:	d0f8      	beq.n	998 <send_number+0x54>
        USART_SendData(USART1, str[digit]);
     9a6:	f107 020c 	add.w	r2, r7, #12
     9aa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
     9ac:	4413      	add	r3, r2
     9ae:	781b      	ldrb	r3, [r3, #0]
     9b0:	b29b      	uxth	r3, r3
     9b2:	4619      	mov	r1, r3
     9b4:	4805      	ldr	r0, [pc, #20]	; (9cc <send_number+0x88>)
     9b6:	f001 fdbe 	bl	2536 <USART_SendData>
    while(digit != 0) {
     9ba:	6f7b      	ldr	r3, [r7, #116]	; 0x74
     9bc:	2b00      	cmp	r3, #0
     9be:	d1e7      	bne.n	990 <send_number+0x4c>
    }
}
     9c0:	bf00      	nop
     9c2:	bf00      	nop
     9c4:	3778      	adds	r7, #120	; 0x78
     9c6:	46bd      	mov	sp, r7
     9c8:	bd80      	pop	{r7, pc}
     9ca:	bf00      	nop
     9cc:	40013800 	.word	0x40013800

000009d0 <myprintf_init>:
#define LARGE  	64		/* use 'ABCDEF' instead of 'abcdef' */
#define SMALL  	64		/* use 'abcdef' instead of 'ABCDEF' */
#define PBSIZE 128 /* Print Buffer Size  */

void myprintf_init()
{
     9d0:	b580      	push	{r7, lr}
     9d2:	af00      	add	r7, sp, #0
    init_rs232();
     9d4:	f7ff fefc 	bl	7d0 <init_rs232>
    enable_rs232_interrupts();
     9d8:	f7ff ff38 	bl	84c <enable_rs232_interrupts>
    enable_rs232();
     9dc:	f7ff ff56 	bl	88c <enable_rs232>
}
     9e0:	bf00      	nop
     9e2:	bd80      	pop	{r7, pc}

000009e4 <usart_send_bytes>:

void usart_send_bytes(uint8_t data)
{
     9e4:	b580      	push	{r7, lr}
     9e6:	b082      	sub	sp, #8
     9e8:	af00      	add	r7, sp, #0
     9ea:	4603      	mov	r3, r0
     9ec:	71fb      	strb	r3, [r7, #7]
    while(!USART_GetFlagStatus(USART1 ,USART_FLAG_TXE)) {
     9ee:	bf00      	nop
     9f0:	2180      	movs	r1, #128	; 0x80
     9f2:	4808      	ldr	r0, [pc, #32]	; (a14 <usart_send_bytes+0x30>)
     9f4:	f001 fee0 	bl	27b8 <USART_GetFlagStatus>
     9f8:	4603      	mov	r3, r0
     9fa:	2b00      	cmp	r3, #0
     9fc:	d0f8      	beq.n	9f0 <usart_send_bytes+0xc>
    }
    USART_SendData( USART1, data);
     9fe:	79fb      	ldrb	r3, [r7, #7]
     a00:	b29b      	uxth	r3, r3
     a02:	4619      	mov	r1, r3
     a04:	4803      	ldr	r0, [pc, #12]	; (a14 <usart_send_bytes+0x30>)
     a06:	f001 fd96 	bl	2536 <USART_SendData>
}
     a0a:	bf00      	nop
     a0c:	3708      	adds	r7, #8
     a0e:	46bd      	mov	sp, r7
     a10:	bd80      	pop	{r7, pc}
     a12:	bf00      	nop
     a14:	40013800 	.word	0x40013800

00000a18 <mystrnlen>:


signed int mystrnlen (const char * s, signed int count)
{
     a18:	b480      	push	{r7}
     a1a:	b085      	sub	sp, #20
     a1c:	af00      	add	r7, sp, #0
     a1e:	6078      	str	r0, [r7, #4]
     a20:	6039      	str	r1, [r7, #0]
    const char *sc;

    for (sc = s; count-- && *sc != '\0'; ++sc) {
     a22:	687b      	ldr	r3, [r7, #4]
     a24:	60fb      	str	r3, [r7, #12]
     a26:	e002      	b.n	a2e <mystrnlen+0x16>
     a28:	68fb      	ldr	r3, [r7, #12]
     a2a:	3301      	adds	r3, #1
     a2c:	60fb      	str	r3, [r7, #12]
     a2e:	683b      	ldr	r3, [r7, #0]
     a30:	1e5a      	subs	r2, r3, #1
     a32:	603a      	str	r2, [r7, #0]
     a34:	2b00      	cmp	r3, #0
     a36:	d003      	beq.n	a40 <mystrnlen+0x28>
     a38:	68fb      	ldr	r3, [r7, #12]
     a3a:	781b      	ldrb	r3, [r3, #0]
     a3c:	2b00      	cmp	r3, #0
     a3e:	d1f3      	bne.n	a28 <mystrnlen+0x10>
        /* nothing */
    }
    return sc - s;
     a40:	68fa      	ldr	r2, [r7, #12]
     a42:	687b      	ldr	r3, [r7, #4]
     a44:	1ad3      	subs	r3, r2, r3
}
     a46:	4618      	mov	r0, r3
     a48:	3714      	adds	r7, #20
     a4a:	46bd      	mov	sp, r7
     a4c:	bc80      	pop	{r7}
     a4e:	4770      	bx	lr

00000a50 <myskip_atoi>:

static int myskip_atoi (const char **s)
{
     a50:	b480      	push	{r7}
     a52:	b085      	sub	sp, #20
     a54:	af00      	add	r7, sp, #0
     a56:	6078      	str	r0, [r7, #4]
    int i = 0;
     a58:	2300      	movs	r3, #0
     a5a:	60fb      	str	r3, [r7, #12]

    while (isdigit(**s) != 0) {
     a5c:	e00e      	b.n	a7c <myskip_atoi+0x2c>
        i = i * 10 + *((*s)++) - '0';
     a5e:	68fa      	ldr	r2, [r7, #12]
     a60:	4613      	mov	r3, r2
     a62:	009b      	lsls	r3, r3, #2
     a64:	4413      	add	r3, r2
     a66:	005b      	lsls	r3, r3, #1
     a68:	4618      	mov	r0, r3
     a6a:	687b      	ldr	r3, [r7, #4]
     a6c:	681b      	ldr	r3, [r3, #0]
     a6e:	1c59      	adds	r1, r3, #1
     a70:	687a      	ldr	r2, [r7, #4]
     a72:	6011      	str	r1, [r2, #0]
     a74:	781b      	ldrb	r3, [r3, #0]
     a76:	4403      	add	r3, r0
     a78:	3b30      	subs	r3, #48	; 0x30
     a7a:	60fb      	str	r3, [r7, #12]
    while (isdigit(**s) != 0) {
     a7c:	687b      	ldr	r3, [r7, #4]
     a7e:	681b      	ldr	r3, [r3, #0]
     a80:	781b      	ldrb	r3, [r3, #0]
     a82:	3b30      	subs	r3, #48	; 0x30
     a84:	2b09      	cmp	r3, #9
     a86:	d9ea      	bls.n	a5e <myskip_atoi+0xe>
    }
    return i;
     a88:	68fb      	ldr	r3, [r7, #12]
}
     a8a:	4618      	mov	r0, r3
     a8c:	3714      	adds	r7, #20
     a8e:	46bd      	mov	sp, r7
     a90:	bc80      	pop	{r7}
     a92:	4770      	bx	lr

00000a94 <mynumber>:

static char * mynumber (char * str, long num, int base, int size, int precision ,int type)
{
     a94:	b580      	push	{r7, lr}
     a96:	b09a      	sub	sp, #104	; 0x68
     a98:	af00      	add	r7, sp, #0
     a9a:	60f8      	str	r0, [r7, #12]
     a9c:	60b9      	str	r1, [r7, #8]
     a9e:	607a      	str	r2, [r7, #4]
     aa0:	603b      	str	r3, [r7, #0]
    char c = 0;
     aa2:	2300      	movs	r3, #0
     aa4:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
    char sign = 0;
     aa8:	2300      	movs	r3, #0
     aaa:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
    char tmp[66] = {0};
     aae:	2300      	movs	r3, #0
     ab0:	613b      	str	r3, [r7, #16]
     ab2:	f107 0314 	add.w	r3, r7, #20
     ab6:	223e      	movs	r2, #62	; 0x3e
     ab8:	2100      	movs	r1, #0
     aba:	4618      	mov	r0, r3
     abc:	f008 f960 	bl	8d80 <memset>
    int  i = 0;
     ac0:	2300      	movs	r3, #0
     ac2:	663b      	str	r3, [r7, #96]	; 0x60
    const char *digits = "0123456789abcdefghijklmnopqrstuvwxyz";
     ac4:	4b85      	ldr	r3, [pc, #532]	; (cdc <mynumber+0x248>)
     ac6:	65fb      	str	r3, [r7, #92]	; 0x5c

    if ((type & LARGE) != 0) {
     ac8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
     aca:	f003 0340 	and.w	r3, r3, #64	; 0x40
     ace:	2b00      	cmp	r3, #0
     ad0:	d001      	beq.n	ad6 <mynumber+0x42>
        digits = "0123456789ABCDEFGHIJKLMNOPQRSTUVWXYZ";
     ad2:	4b83      	ldr	r3, [pc, #524]	; (ce0 <mynumber+0x24c>)
     ad4:	65fb      	str	r3, [r7, #92]	; 0x5c
    }
    if ((type & LEFT) != 0) {
     ad6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
     ad8:	f003 0310 	and.w	r3, r3, #16
     adc:	2b00      	cmp	r3, #0
     ade:	d003      	beq.n	ae8 <mynumber+0x54>
        type &= ~ZEROPAD;
     ae0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
     ae2:	f023 0301 	bic.w	r3, r3, #1
     ae6:	677b      	str	r3, [r7, #116]	; 0x74
    }
    if ((base < 2) || (base > 36)) {
     ae8:	687b      	ldr	r3, [r7, #4]
     aea:	2b01      	cmp	r3, #1
     aec:	dd02      	ble.n	af4 <mynumber+0x60>
     aee:	687b      	ldr	r3, [r7, #4]
     af0:	2b24      	cmp	r3, #36	; 0x24
     af2:	dd01      	ble.n	af8 <mynumber+0x64>
        return 0;
     af4:	2300      	movs	r3, #0
     af6:	e0ec      	b.n	cd2 <mynumber+0x23e>
    }

    c = (type & ZEROPAD) ? '0' : ' ';
     af8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
     afa:	f003 0301 	and.w	r3, r3, #1
     afe:	2b00      	cmp	r3, #0
     b00:	d001      	beq.n	b06 <mynumber+0x72>
     b02:	2330      	movs	r3, #48	; 0x30
     b04:	e000      	b.n	b08 <mynumber+0x74>
     b06:	2320      	movs	r3, #32
     b08:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
    sign = 0;
     b0c:	2300      	movs	r3, #0
     b0e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67

    if ((type & SIGN) != 0) {
     b12:	6f7b      	ldr	r3, [r7, #116]	; 0x74
     b14:	f003 0302 	and.w	r3, r3, #2
     b18:	2b00      	cmp	r3, #0
     b1a:	d023      	beq.n	b64 <mynumber+0xd0>
        if (num < 0) {
     b1c:	68bb      	ldr	r3, [r7, #8]
     b1e:	2b00      	cmp	r3, #0
     b20:	da09      	bge.n	b36 <mynumber+0xa2>
            sign = '-';
     b22:	232d      	movs	r3, #45	; 0x2d
     b24:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
            num = -num;
     b28:	68bb      	ldr	r3, [r7, #8]
     b2a:	425b      	negs	r3, r3
     b2c:	60bb      	str	r3, [r7, #8]
            size--;
     b2e:	683b      	ldr	r3, [r7, #0]
     b30:	3b01      	subs	r3, #1
     b32:	603b      	str	r3, [r7, #0]
     b34:	e016      	b.n	b64 <mynumber+0xd0>
        } else if ((type & PLUS) != 0) {
     b36:	6f7b      	ldr	r3, [r7, #116]	; 0x74
     b38:	f003 0304 	and.w	r3, r3, #4
     b3c:	2b00      	cmp	r3, #0
     b3e:	d006      	beq.n	b4e <mynumber+0xba>
            sign = '+';
     b40:	232b      	movs	r3, #43	; 0x2b
     b42:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
            size--;
     b46:	683b      	ldr	r3, [r7, #0]
     b48:	3b01      	subs	r3, #1
     b4a:	603b      	str	r3, [r7, #0]
     b4c:	e00a      	b.n	b64 <mynumber+0xd0>
        } else if ((type & SPACE) != 0) {
     b4e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
     b50:	f003 0308 	and.w	r3, r3, #8
     b54:	2b00      	cmp	r3, #0
     b56:	d005      	beq.n	b64 <mynumber+0xd0>
            sign = ' ';
     b58:	2320      	movs	r3, #32
     b5a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
            size--;
     b5e:	683b      	ldr	r3, [r7, #0]
     b60:	3b01      	subs	r3, #1
     b62:	603b      	str	r3, [r7, #0]
        }
    }
    if ((type & SPECIAL) != 0) {
     b64:	6f7b      	ldr	r3, [r7, #116]	; 0x74
     b66:	f003 0320 	and.w	r3, r3, #32
     b6a:	2b00      	cmp	r3, #0
     b6c:	d00c      	beq.n	b88 <mynumber+0xf4>
        if (16 == base) {
     b6e:	687b      	ldr	r3, [r7, #4]
     b70:	2b10      	cmp	r3, #16
     b72:	d103      	bne.n	b7c <mynumber+0xe8>
            size -= 2;
     b74:	683b      	ldr	r3, [r7, #0]
     b76:	3b02      	subs	r3, #2
     b78:	603b      	str	r3, [r7, #0]
     b7a:	e005      	b.n	b88 <mynumber+0xf4>
        } else if (8 == base) {
     b7c:	687b      	ldr	r3, [r7, #4]
     b7e:	2b08      	cmp	r3, #8
     b80:	d102      	bne.n	b88 <mynumber+0xf4>
            size--;
     b82:	683b      	ldr	r3, [r7, #0]
     b84:	3b01      	subs	r3, #1
     b86:	603b      	str	r3, [r7, #0]
        }
    }
    i = 0;
     b88:	2300      	movs	r3, #0
     b8a:	663b      	str	r3, [r7, #96]	; 0x60
    if (0 == num) {
     b8c:	68bb      	ldr	r3, [r7, #8]
     b8e:	2b00      	cmp	r3, #0
     b90:	d123      	bne.n	bda <mynumber+0x146>
        tmp[i++] = '0';
     b92:	6e3b      	ldr	r3, [r7, #96]	; 0x60
     b94:	1c5a      	adds	r2, r3, #1
     b96:	663a      	str	r2, [r7, #96]	; 0x60
     b98:	f107 0268 	add.w	r2, r7, #104	; 0x68
     b9c:	4413      	add	r3, r2
     b9e:	2230      	movs	r2, #48	; 0x30
     ba0:	f803 2c58 	strb.w	r2, [r3, #-88]
     ba4:	e01c      	b.n	be0 <mynumber+0x14c>
    } else {
        while (num != 0) {
            tmp[i++] = digits[mydo_div(num,base)];
     ba6:	68bb      	ldr	r3, [r7, #8]
     ba8:	687a      	ldr	r2, [r7, #4]
     baa:	fbb3 f1f2 	udiv	r1, r3, r2
     bae:	fb02 f201 	mul.w	r2, r2, r1
     bb2:	1a9b      	subs	r3, r3, r2
     bb4:	657b      	str	r3, [r7, #84]	; 0x54
     bb6:	68ba      	ldr	r2, [r7, #8]
     bb8:	687b      	ldr	r3, [r7, #4]
     bba:	fbb2 f3f3 	udiv	r3, r2, r3
     bbe:	60bb      	str	r3, [r7, #8]
     bc0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
     bc2:	461a      	mov	r2, r3
     bc4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
     bc6:	441a      	add	r2, r3
     bc8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
     bca:	1c59      	adds	r1, r3, #1
     bcc:	6639      	str	r1, [r7, #96]	; 0x60
     bce:	7812      	ldrb	r2, [r2, #0]
     bd0:	f107 0168 	add.w	r1, r7, #104	; 0x68
     bd4:	440b      	add	r3, r1
     bd6:	f803 2c58 	strb.w	r2, [r3, #-88]
        while (num != 0) {
     bda:	68bb      	ldr	r3, [r7, #8]
     bdc:	2b00      	cmp	r3, #0
     bde:	d1e2      	bne.n	ba6 <mynumber+0x112>
        }
    }
    if (i > precision) {
     be0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
     be2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
     be4:	429a      	cmp	r2, r3
     be6:	dd01      	ble.n	bec <mynumber+0x158>
        precision = i;
     be8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
     bea:	673b      	str	r3, [r7, #112]	; 0x70
    }
    size -= precision;
     bec:	683a      	ldr	r2, [r7, #0]
     bee:	6f3b      	ldr	r3, [r7, #112]	; 0x70
     bf0:	1ad3      	subs	r3, r2, r3
     bf2:	603b      	str	r3, [r7, #0]
    if (0 == (type & (ZEROPAD + LEFT))) {
     bf4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
     bf6:	f003 0311 	and.w	r3, r3, #17
     bfa:	2b00      	cmp	r3, #0
     bfc:	d10a      	bne.n	c14 <mynumber+0x180>
        while (size-- > 0) {
     bfe:	e004      	b.n	c0a <mynumber+0x176>
            *str++ = ' ';
     c00:	68fb      	ldr	r3, [r7, #12]
     c02:	1c5a      	adds	r2, r3, #1
     c04:	60fa      	str	r2, [r7, #12]
     c06:	2220      	movs	r2, #32
     c08:	701a      	strb	r2, [r3, #0]
        while (size-- > 0) {
     c0a:	683b      	ldr	r3, [r7, #0]
     c0c:	1e5a      	subs	r2, r3, #1
     c0e:	603a      	str	r2, [r7, #0]
     c10:	2b00      	cmp	r3, #0
     c12:	dcf5      	bgt.n	c00 <mynumber+0x16c>
        }
    }
    if (sign != 0) {
     c14:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
     c18:	2b00      	cmp	r3, #0
     c1a:	d005      	beq.n	c28 <mynumber+0x194>
        *str++ = sign;
     c1c:	68fb      	ldr	r3, [r7, #12]
     c1e:	1c5a      	adds	r2, r3, #1
     c20:	60fa      	str	r2, [r7, #12]
     c22:	f897 2067 	ldrb.w	r2, [r7, #103]	; 0x67
     c26:	701a      	strb	r2, [r3, #0]
    }
    if ((type & SPECIAL) != 0) {
     c28:	6f7b      	ldr	r3, [r7, #116]	; 0x74
     c2a:	f003 0320 	and.w	r3, r3, #32
     c2e:	2b00      	cmp	r3, #0
     c30:	d017      	beq.n	c62 <mynumber+0x1ce>
        if (8 == base) {
     c32:	687b      	ldr	r3, [r7, #4]
     c34:	2b08      	cmp	r3, #8
     c36:	d105      	bne.n	c44 <mynumber+0x1b0>
            *str++ = '0';
     c38:	68fb      	ldr	r3, [r7, #12]
     c3a:	1c5a      	adds	r2, r3, #1
     c3c:	60fa      	str	r2, [r7, #12]
     c3e:	2230      	movs	r2, #48	; 0x30
     c40:	701a      	strb	r2, [r3, #0]
     c42:	e00e      	b.n	c62 <mynumber+0x1ce>
        } else if (16 == base) {
     c44:	687b      	ldr	r3, [r7, #4]
     c46:	2b10      	cmp	r3, #16
     c48:	d10b      	bne.n	c62 <mynumber+0x1ce>
            *str++ = '0';
     c4a:	68fb      	ldr	r3, [r7, #12]
     c4c:	1c5a      	adds	r2, r3, #1
     c4e:	60fa      	str	r2, [r7, #12]
     c50:	2230      	movs	r2, #48	; 0x30
     c52:	701a      	strb	r2, [r3, #0]
            *str++ = digits[33];
     c54:	68fb      	ldr	r3, [r7, #12]
     c56:	1c5a      	adds	r2, r3, #1
     c58:	60fa      	str	r2, [r7, #12]
     c5a:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
     c5c:	f892 2021 	ldrb.w	r2, [r2, #33]	; 0x21
     c60:	701a      	strb	r2, [r3, #0]
        }
    }
    if (0 == (type & LEFT)) {
     c62:	6f7b      	ldr	r3, [r7, #116]	; 0x74
     c64:	f003 0310 	and.w	r3, r3, #16
     c68:	2b00      	cmp	r3, #0
     c6a:	d111      	bne.n	c90 <mynumber+0x1fc>
        while (size-- > 0) {
     c6c:	e005      	b.n	c7a <mynumber+0x1e6>
            *str++ = c;
     c6e:	68fb      	ldr	r3, [r7, #12]
     c70:	1c5a      	adds	r2, r3, #1
     c72:	60fa      	str	r2, [r7, #12]
     c74:	f897 205b 	ldrb.w	r2, [r7, #91]	; 0x5b
     c78:	701a      	strb	r2, [r3, #0]
        while (size-- > 0) {
     c7a:	683b      	ldr	r3, [r7, #0]
     c7c:	1e5a      	subs	r2, r3, #1
     c7e:	603a      	str	r2, [r7, #0]
     c80:	2b00      	cmp	r3, #0
     c82:	dcf4      	bgt.n	c6e <mynumber+0x1da>
        }
    }
    while (i < precision--) {
     c84:	e004      	b.n	c90 <mynumber+0x1fc>
        *str++ = '0';
     c86:	68fb      	ldr	r3, [r7, #12]
     c88:	1c5a      	adds	r2, r3, #1
     c8a:	60fa      	str	r2, [r7, #12]
     c8c:	2230      	movs	r2, #48	; 0x30
     c8e:	701a      	strb	r2, [r3, #0]
    while (i < precision--) {
     c90:	6f3b      	ldr	r3, [r7, #112]	; 0x70
     c92:	1e5a      	subs	r2, r3, #1
     c94:	673a      	str	r2, [r7, #112]	; 0x70
     c96:	6e3a      	ldr	r2, [r7, #96]	; 0x60
     c98:	429a      	cmp	r2, r3
     c9a:	dbf4      	blt.n	c86 <mynumber+0x1f2>
    }
    while (i-- > 0) {
     c9c:	e008      	b.n	cb0 <mynumber+0x21c>
        *str++ = tmp[i];
     c9e:	68fb      	ldr	r3, [r7, #12]
     ca0:	1c5a      	adds	r2, r3, #1
     ca2:	60fa      	str	r2, [r7, #12]
     ca4:	f107 0110 	add.w	r1, r7, #16
     ca8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
     caa:	440a      	add	r2, r1
     cac:	7812      	ldrb	r2, [r2, #0]
     cae:	701a      	strb	r2, [r3, #0]
    while (i-- > 0) {
     cb0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
     cb2:	1e5a      	subs	r2, r3, #1
     cb4:	663a      	str	r2, [r7, #96]	; 0x60
     cb6:	2b00      	cmp	r3, #0
     cb8:	dcf1      	bgt.n	c9e <mynumber+0x20a>
    }
    while (size-- > 0) {
     cba:	e004      	b.n	cc6 <mynumber+0x232>
        *str++ = ' ';
     cbc:	68fb      	ldr	r3, [r7, #12]
     cbe:	1c5a      	adds	r2, r3, #1
     cc0:	60fa      	str	r2, [r7, #12]
     cc2:	2220      	movs	r2, #32
     cc4:	701a      	strb	r2, [r3, #0]
    while (size-- > 0) {
     cc6:	683b      	ldr	r3, [r7, #0]
     cc8:	1e5a      	subs	r2, r3, #1
     cca:	603a      	str	r2, [r7, #0]
     ccc:	2b00      	cmp	r3, #0
     cce:	dcf5      	bgt.n	cbc <mynumber+0x228>
    }

    return str;
     cd0:	68fb      	ldr	r3, [r7, #12]
}
     cd2:	4618      	mov	r0, r3
     cd4:	3768      	adds	r7, #104	; 0x68
     cd6:	46bd      	mov	sp, r7
     cd8:	bd80      	pop	{r7, pc}
     cda:	bf00      	nop
     cdc:	00008e74 	.word	0x00008e74
     ce0:	00008e9c 	.word	0x00008e9c

00000ce4 <myvsprintf>:
 *
 * If you're not already dealing with a va_list consider using sprintf().
 */

int myvsprintf (char *buf, const char *fmt, va_list args)
{
     ce4:	b580      	push	{r7, lr}
     ce6:	b092      	sub	sp, #72	; 0x48
     ce8:	af02      	add	r7, sp, #8
     cea:	60f8      	str	r0, [r7, #12]
     cec:	60b9      	str	r1, [r7, #8]
     cee:	607a      	str	r2, [r7, #4]
    int qualifier;		//'h', 'l', or 'q' for integer fields
    char * str;
    const char *s;
    unsigned long num;

    for (str = buf; *fmt; ++fmt) {
     cf0:	68fb      	ldr	r3, [r7, #12]
     cf2:	627b      	str	r3, [r7, #36]	; 0x24
     cf4:	e264      	b.n	11c0 <myvsprintf+0x4dc>
        if (*fmt != '%') {
     cf6:	68bb      	ldr	r3, [r7, #8]
     cf8:	781b      	ldrb	r3, [r3, #0]
     cfa:	2b25      	cmp	r3, #37	; 0x25
     cfc:	d006      	beq.n	d0c <myvsprintf+0x28>
            *str++ = *fmt;
     cfe:	68ba      	ldr	r2, [r7, #8]
     d00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     d02:	1c59      	adds	r1, r3, #1
     d04:	6279      	str	r1, [r7, #36]	; 0x24
     d06:	7812      	ldrb	r2, [r2, #0]
     d08:	701a      	strb	r2, [r3, #0]
            continue;
     d0a:	e256      	b.n	11ba <myvsprintf+0x4d6>
        }

        flags = 0;     //process flags
     d0c:	2300      	movs	r3, #0
     d0e:	63bb      	str	r3, [r7, #56]	; 0x38

repeat:
        ++fmt;		   //this also skips first '%'
     d10:	68bb      	ldr	r3, [r7, #8]
     d12:	3301      	adds	r3, #1
     d14:	60bb      	str	r3, [r7, #8]
        switch (*fmt) {
     d16:	68bb      	ldr	r3, [r7, #8]
     d18:	781b      	ldrb	r3, [r3, #0]
     d1a:	3b20      	subs	r3, #32
     d1c:	2b10      	cmp	r3, #16
     d1e:	d83e      	bhi.n	d9e <myvsprintf+0xba>
     d20:	a201      	add	r2, pc, #4	; (adr r2, d28 <myvsprintf+0x44>)
     d22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
     d26:	bf00      	nop
     d28:	00000d81 	.word	0x00000d81
     d2c:	00000d9f 	.word	0x00000d9f
     d30:	00000d9f 	.word	0x00000d9f
     d34:	00000d8b 	.word	0x00000d8b
     d38:	00000d9f 	.word	0x00000d9f
     d3c:	00000d9f 	.word	0x00000d9f
     d40:	00000d9f 	.word	0x00000d9f
     d44:	00000d9f 	.word	0x00000d9f
     d48:	00000d9f 	.word	0x00000d9f
     d4c:	00000d9f 	.word	0x00000d9f
     d50:	00000d9f 	.word	0x00000d9f
     d54:	00000d77 	.word	0x00000d77
     d58:	00000d9f 	.word	0x00000d9f
     d5c:	00000d6d 	.word	0x00000d6d
     d60:	00000d9f 	.word	0x00000d9f
     d64:	00000d9f 	.word	0x00000d9f
     d68:	00000d95 	.word	0x00000d95
        case '-':
            flags |= LEFT;
     d6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     d6e:	f043 0310 	orr.w	r3, r3, #16
     d72:	63bb      	str	r3, [r7, #56]	; 0x38
            goto repeat;
     d74:	e7cc      	b.n	d10 <myvsprintf+0x2c>
        case '+':
            flags |= PLUS;
     d76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     d78:	f043 0304 	orr.w	r3, r3, #4
     d7c:	63bb      	str	r3, [r7, #56]	; 0x38
            goto repeat;
     d7e:	e7c7      	b.n	d10 <myvsprintf+0x2c>
        case ' ':
            flags |= SPACE;
     d80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     d82:	f043 0308 	orr.w	r3, r3, #8
     d86:	63bb      	str	r3, [r7, #56]	; 0x38
            goto repeat;
     d88:	e7c2      	b.n	d10 <myvsprintf+0x2c>
        case '#':
            flags |= SPECIAL;
     d8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     d8c:	f043 0320 	orr.w	r3, r3, #32
     d90:	63bb      	str	r3, [r7, #56]	; 0x38
            goto repeat;
     d92:	e7bd      	b.n	d10 <myvsprintf+0x2c>
        case '0':
            flags |= ZEROPAD;
     d94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     d96:	f043 0301 	orr.w	r3, r3, #1
     d9a:	63bb      	str	r3, [r7, #56]	; 0x38
            goto repeat;
     d9c:	e7b8      	b.n	d10 <myvsprintf+0x2c>
        }

        field_width = -1;  //get field width
     d9e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
     da2:	633b      	str	r3, [r7, #48]	; 0x30
        if (isdigit(*fmt) != 0) {
     da4:	68bb      	ldr	r3, [r7, #8]
     da6:	781b      	ldrb	r3, [r3, #0]
     da8:	3b30      	subs	r3, #48	; 0x30
     daa:	2b09      	cmp	r3, #9
     dac:	d806      	bhi.n	dbc <myvsprintf+0xd8>

            field_width = myskip_atoi(&fmt);
     dae:	f107 0308 	add.w	r3, r7, #8
     db2:	4618      	mov	r0, r3
     db4:	f7ff fe4c 	bl	a50 <myskip_atoi>
     db8:	6338      	str	r0, [r7, #48]	; 0x30
     dba:	e015      	b.n	de8 <myvsprintf+0x104>
        } else if ('*' == *fmt) {
     dbc:	68bb      	ldr	r3, [r7, #8]
     dbe:	781b      	ldrb	r3, [r3, #0]
     dc0:	2b2a      	cmp	r3, #42	; 0x2a
     dc2:	d111      	bne.n	de8 <myvsprintf+0x104>
            ++fmt;
     dc4:	68bb      	ldr	r3, [r7, #8]
     dc6:	3301      	adds	r3, #1
     dc8:	60bb      	str	r3, [r7, #8]
            field_width = va_arg(args, int); //it's the next argument
     dca:	687b      	ldr	r3, [r7, #4]
     dcc:	1d1a      	adds	r2, r3, #4
     dce:	607a      	str	r2, [r7, #4]
     dd0:	681b      	ldr	r3, [r3, #0]
     dd2:	633b      	str	r3, [r7, #48]	; 0x30
            if (field_width < 0) {
     dd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
     dd6:	2b00      	cmp	r3, #0
     dd8:	da06      	bge.n	de8 <myvsprintf+0x104>
                field_width = -field_width;
     dda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
     ddc:	425b      	negs	r3, r3
     dde:	633b      	str	r3, [r7, #48]	; 0x30
                flags |= LEFT;
     de0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     de2:	f043 0310 	orr.w	r3, r3, #16
     de6:	63bb      	str	r3, [r7, #56]	; 0x38
            }
        }

        precision = -1;      //get the precision
     de8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
     dec:	62fb      	str	r3, [r7, #44]	; 0x2c
        if ('.' == *fmt) {
     dee:	68bb      	ldr	r3, [r7, #8]
     df0:	781b      	ldrb	r3, [r3, #0]
     df2:	2b2e      	cmp	r3, #46	; 0x2e
     df4:	d11f      	bne.n	e36 <myvsprintf+0x152>
            ++fmt;
     df6:	68bb      	ldr	r3, [r7, #8]
     df8:	3301      	adds	r3, #1
     dfa:	60bb      	str	r3, [r7, #8]
            if (isdigit(*fmt)) {
     dfc:	68bb      	ldr	r3, [r7, #8]
     dfe:	781b      	ldrb	r3, [r3, #0]
     e00:	3b30      	subs	r3, #48	; 0x30
     e02:	2b09      	cmp	r3, #9
     e04:	d806      	bhi.n	e14 <myvsprintf+0x130>
                precision = myskip_atoi(&fmt);
     e06:	f107 0308 	add.w	r3, r7, #8
     e0a:	4618      	mov	r0, r3
     e0c:	f7ff fe20 	bl	a50 <myskip_atoi>
     e10:	62f8      	str	r0, [r7, #44]	; 0x2c
     e12:	e00b      	b.n	e2c <myvsprintf+0x148>
            } else if ('*' == *fmt) {
     e14:	68bb      	ldr	r3, [r7, #8]
     e16:	781b      	ldrb	r3, [r3, #0]
     e18:	2b2a      	cmp	r3, #42	; 0x2a
     e1a:	d107      	bne.n	e2c <myvsprintf+0x148>
                ++fmt;
     e1c:	68bb      	ldr	r3, [r7, #8]
     e1e:	3301      	adds	r3, #1
     e20:	60bb      	str	r3, [r7, #8]
                precision = va_arg(args, int); //it's the next argument
     e22:	687b      	ldr	r3, [r7, #4]
     e24:	1d1a      	adds	r2, r3, #4
     e26:	607a      	str	r2, [r7, #4]
     e28:	681b      	ldr	r3, [r3, #0]
     e2a:	62fb      	str	r3, [r7, #44]	; 0x2c
            }
            if (precision < 0) {
     e2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     e2e:	2b00      	cmp	r3, #0
     e30:	da01      	bge.n	e36 <myvsprintf+0x152>
                precision = 0;
     e32:	2300      	movs	r3, #0
     e34:	62fb      	str	r3, [r7, #44]	; 0x2c
            }
        }

        qualifier = -1;         //get the conversion qualifier
     e36:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
     e3a:	62bb      	str	r3, [r7, #40]	; 0x28
        if (('h' == *fmt) || ('l' == *fmt) || ('q' == *fmt)) {
     e3c:	68bb      	ldr	r3, [r7, #8]
     e3e:	781b      	ldrb	r3, [r3, #0]
     e40:	2b68      	cmp	r3, #104	; 0x68
     e42:	d007      	beq.n	e54 <myvsprintf+0x170>
     e44:	68bb      	ldr	r3, [r7, #8]
     e46:	781b      	ldrb	r3, [r3, #0]
     e48:	2b6c      	cmp	r3, #108	; 0x6c
     e4a:	d003      	beq.n	e54 <myvsprintf+0x170>
     e4c:	68bb      	ldr	r3, [r7, #8]
     e4e:	781b      	ldrb	r3, [r3, #0]
     e50:	2b71      	cmp	r3, #113	; 0x71
     e52:	d105      	bne.n	e60 <myvsprintf+0x17c>
            qualifier = *fmt;
     e54:	68bb      	ldr	r3, [r7, #8]
     e56:	781b      	ldrb	r3, [r3, #0]
     e58:	62bb      	str	r3, [r7, #40]	; 0x28
            ++fmt;
     e5a:	68bb      	ldr	r3, [r7, #8]
     e5c:	3301      	adds	r3, #1
     e5e:	60bb      	str	r3, [r7, #8]
        }

        base = 10;          //default base
     e60:	230a      	movs	r3, #10
     e62:	637b      	str	r3, [r7, #52]	; 0x34
        switch (*fmt) {
     e64:	68bb      	ldr	r3, [r7, #8]
     e66:	781b      	ldrb	r3, [r3, #0]
     e68:	3b25      	subs	r3, #37	; 0x25
     e6a:	2b53      	cmp	r3, #83	; 0x53
     e6c:	f200 815a 	bhi.w	1124 <myvsprintf+0x440>
     e70:	a201      	add	r2, pc, #4	; (adr r2, e78 <myvsprintf+0x194>)
     e72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
     e76:	bf00      	nop
     e78:	000010fb 	.word	0x000010fb
     e7c:	00001125 	.word	0x00001125
     e80:	00001125 	.word	0x00001125
     e84:	00001125 	.word	0x00001125
     e88:	00001125 	.word	0x00001125
     e8c:	00001125 	.word	0x00001125
     e90:	00001125 	.word	0x00001125
     e94:	00001125 	.word	0x00001125
     e98:	00001125 	.word	0x00001125
     e9c:	00001125 	.word	0x00001125
     ea0:	00001125 	.word	0x00001125
     ea4:	00001125 	.word	0x00001125
     ea8:	00001125 	.word	0x00001125
     eac:	00001125 	.word	0x00001125
     eb0:	00001125 	.word	0x00001125
     eb4:	00001125 	.word	0x00001125
     eb8:	00001125 	.word	0x00001125
     ebc:	00001125 	.word	0x00001125
     ec0:	00001125 	.word	0x00001125
     ec4:	00001125 	.word	0x00001125
     ec8:	00001125 	.word	0x00001125
     ecc:	00001125 	.word	0x00001125
     ed0:	00001125 	.word	0x00001125
     ed4:	00001125 	.word	0x00001125
     ed8:	00001125 	.word	0x00001125
     edc:	00001125 	.word	0x00001125
     ee0:	00001125 	.word	0x00001125
     ee4:	00001125 	.word	0x00001125
     ee8:	00001125 	.word	0x00001125
     eec:	00001125 	.word	0x00001125
     ef0:	00001125 	.word	0x00001125
     ef4:	00001125 	.word	0x00001125
     ef8:	00001125 	.word	0x00001125
     efc:	00001125 	.word	0x00001125
     f00:	00001125 	.word	0x00001125
     f04:	00001125 	.word	0x00001125
     f08:	00001125 	.word	0x00001125
     f0c:	00001125 	.word	0x00001125
     f10:	00001125 	.word	0x00001125
     f14:	00001125 	.word	0x00001125
     f18:	00001125 	.word	0x00001125
     f1c:	00001125 	.word	0x00001125
     f20:	00001125 	.word	0x00001125
     f24:	00001125 	.word	0x00001125
     f28:	00001125 	.word	0x00001125
     f2c:	00001125 	.word	0x00001125
     f30:	00001125 	.word	0x00001125
     f34:	00001125 	.word	0x00001125
     f38:	00001125 	.word	0x00001125
     f3c:	00001125 	.word	0x00001125
     f40:	00001125 	.word	0x00001125
     f44:	0000110d 	.word	0x0000110d
     f48:	00001125 	.word	0x00001125
     f4c:	00001125 	.word	0x00001125
     f50:	00001125 	.word	0x00001125
     f54:	00001125 	.word	0x00001125
     f58:	00001125 	.word	0x00001125
     f5c:	00001125 	.word	0x00001125
     f60:	00001125 	.word	0x00001125
     f64:	00001125 	.word	0x00001125
     f68:	00001125 	.word	0x00001125
     f6c:	00001125 	.word	0x00001125
     f70:	00000fc9 	.word	0x00000fc9
     f74:	0000111b 	.word	0x0000111b
     f78:	00001125 	.word	0x00001125
     f7c:	00001125 	.word	0x00001125
     f80:	00001125 	.word	0x00001125
     f84:	00001125 	.word	0x00001125
     f88:	0000111b 	.word	0x0000111b
     f8c:	00001125 	.word	0x00001125
     f90:	00001125 	.word	0x00001125
     f94:	00001125 	.word	0x00001125
     f98:	00001125 	.word	0x00001125
     f9c:	000010c9 	.word	0x000010c9
     fa0:	00001107 	.word	0x00001107
     fa4:	00001095 	.word	0x00001095
     fa8:	00001125 	.word	0x00001125
     fac:	00001125 	.word	0x00001125
     fb0:	00001017 	.word	0x00001017
     fb4:	00001125 	.word	0x00001125
     fb8:	0000114d 	.word	0x0000114d
     fbc:	00001125 	.word	0x00001125
     fc0:	00001125 	.word	0x00001125
     fc4:	00001115 	.word	0x00001115
        case 'c': {
            if (0 == (flags & LEFT)) {
     fc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     fca:	f003 0310 	and.w	r3, r3, #16
     fce:	2b00      	cmp	r3, #0
     fd0:	d10b      	bne.n	fea <myvsprintf+0x306>
                while (--field_width > 0) {
     fd2:	e004      	b.n	fde <myvsprintf+0x2fa>
                    *str++ = ' ';
     fd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     fd6:	1c5a      	adds	r2, r3, #1
     fd8:	627a      	str	r2, [r7, #36]	; 0x24
     fda:	2220      	movs	r2, #32
     fdc:	701a      	strb	r2, [r3, #0]
                while (--field_width > 0) {
     fde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
     fe0:	3b01      	subs	r3, #1
     fe2:	633b      	str	r3, [r7, #48]	; 0x30
     fe4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
     fe6:	2b00      	cmp	r3, #0
     fe8:	dcf4      	bgt.n	fd4 <myvsprintf+0x2f0>
                }
            }
            *str++ = (unsigned char) va_arg(args, int);
     fea:	687b      	ldr	r3, [r7, #4]
     fec:	1d1a      	adds	r2, r3, #4
     fee:	607a      	str	r2, [r7, #4]
     ff0:	6819      	ldr	r1, [r3, #0]
     ff2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     ff4:	1c5a      	adds	r2, r3, #1
     ff6:	627a      	str	r2, [r7, #36]	; 0x24
     ff8:	b2ca      	uxtb	r2, r1
     ffa:	701a      	strb	r2, [r3, #0]
            while (--field_width > 0) {
     ffc:	e004      	b.n	1008 <myvsprintf+0x324>
                *str++ = ' ';
     ffe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    1000:	1c5a      	adds	r2, r3, #1
    1002:	627a      	str	r2, [r7, #36]	; 0x24
    1004:	2220      	movs	r2, #32
    1006:	701a      	strb	r2, [r3, #0]
            while (--field_width > 0) {
    1008:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    100a:	3b01      	subs	r3, #1
    100c:	633b      	str	r3, [r7, #48]	; 0x30
    100e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    1010:	2b00      	cmp	r3, #0
    1012:	dcf4      	bgt.n	ffe <myvsprintf+0x31a>
            }
            continue;
    1014:	e0d1      	b.n	11ba <myvsprintf+0x4d6>
        }
        case 's': {
            s = va_arg(args, char *);
    1016:	687b      	ldr	r3, [r7, #4]
    1018:	1d1a      	adds	r2, r3, #4
    101a:	607a      	str	r2, [r7, #4]
    101c:	681b      	ldr	r3, [r3, #0]
    101e:	623b      	str	r3, [r7, #32]
            if (!s) {
    1020:	6a3b      	ldr	r3, [r7, #32]
    1022:	2b00      	cmp	r3, #0
    1024:	d101      	bne.n	102a <myvsprintf+0x346>
                s = "<NULL>";
    1026:	4b6e      	ldr	r3, [pc, #440]	; (11e0 <myvsprintf+0x4fc>)
    1028:	623b      	str	r3, [r7, #32]
            }
            len = mystrnlen(s, precision);
    102a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
    102c:	6a38      	ldr	r0, [r7, #32]
    102e:	f7ff fcf3 	bl	a18 <mystrnlen>
    1032:	61b8      	str	r0, [r7, #24]
            if (0 == (flags & LEFT)) {
    1034:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    1036:	f003 0310 	and.w	r3, r3, #16
    103a:	2b00      	cmp	r3, #0
    103c:	d10b      	bne.n	1056 <myvsprintf+0x372>
                while (len < field_width--) {
    103e:	e004      	b.n	104a <myvsprintf+0x366>
                    *str++ = ' ';
    1040:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    1042:	1c5a      	adds	r2, r3, #1
    1044:	627a      	str	r2, [r7, #36]	; 0x24
    1046:	2220      	movs	r2, #32
    1048:	701a      	strb	r2, [r3, #0]
                while (len < field_width--) {
    104a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    104c:	1e5a      	subs	r2, r3, #1
    104e:	633a      	str	r2, [r7, #48]	; 0x30
    1050:	69ba      	ldr	r2, [r7, #24]
    1052:	429a      	cmp	r2, r3
    1054:	dbf4      	blt.n	1040 <myvsprintf+0x35c>
                }
            }
            for (i = 0; i < len; ++i) {
    1056:	2300      	movs	r3, #0
    1058:	63fb      	str	r3, [r7, #60]	; 0x3c
    105a:	e00a      	b.n	1072 <myvsprintf+0x38e>
                *str++ = *s++;
    105c:	6a3a      	ldr	r2, [r7, #32]
    105e:	1c53      	adds	r3, r2, #1
    1060:	623b      	str	r3, [r7, #32]
    1062:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    1064:	1c59      	adds	r1, r3, #1
    1066:	6279      	str	r1, [r7, #36]	; 0x24
    1068:	7812      	ldrb	r2, [r2, #0]
    106a:	701a      	strb	r2, [r3, #0]
            for (i = 0; i < len; ++i) {
    106c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    106e:	3301      	adds	r3, #1
    1070:	63fb      	str	r3, [r7, #60]	; 0x3c
    1072:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    1074:	69bb      	ldr	r3, [r7, #24]
    1076:	429a      	cmp	r2, r3
    1078:	dbf0      	blt.n	105c <myvsprintf+0x378>
            }
            while (len < field_width--) {
    107a:	e004      	b.n	1086 <myvsprintf+0x3a2>
                *str++ = ' ';
    107c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    107e:	1c5a      	adds	r2, r3, #1
    1080:	627a      	str	r2, [r7, #36]	; 0x24
    1082:	2220      	movs	r2, #32
    1084:	701a      	strb	r2, [r3, #0]
            while (len < field_width--) {
    1086:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    1088:	1e5a      	subs	r2, r3, #1
    108a:	633a      	str	r2, [r7, #48]	; 0x30
    108c:	69ba      	ldr	r2, [r7, #24]
    108e:	429a      	cmp	r2, r3
    1090:	dbf4      	blt.n	107c <myvsprintf+0x398>
            }
            continue;
    1092:	e092      	b.n	11ba <myvsprintf+0x4d6>
        }
        case 'p': {
            if (-1 == field_width) {
    1094:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    1096:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    109a:	d105      	bne.n	10a8 <myvsprintf+0x3c4>
                field_width = 2 * sizeof(void *);
    109c:	2308      	movs	r3, #8
    109e:	633b      	str	r3, [r7, #48]	; 0x30
                flags |= ZEROPAD;
    10a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    10a2:	f043 0301 	orr.w	r3, r3, #1
    10a6:	63bb      	str	r3, [r7, #56]	; 0x38
            }
            str = mynumber(str, (unsigned long)va_arg(args, void *), 16, field_width, precision, flags);
    10a8:	687b      	ldr	r3, [r7, #4]
    10aa:	1d1a      	adds	r2, r3, #4
    10ac:	607a      	str	r2, [r7, #4]
    10ae:	681b      	ldr	r3, [r3, #0]
    10b0:	4619      	mov	r1, r3
    10b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    10b4:	9301      	str	r3, [sp, #4]
    10b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    10b8:	9300      	str	r3, [sp, #0]
    10ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    10bc:	2210      	movs	r2, #16
    10be:	6a78      	ldr	r0, [r7, #36]	; 0x24
    10c0:	f7ff fce8 	bl	a94 <mynumber>
    10c4:	6278      	str	r0, [r7, #36]	; 0x24
            continue;
    10c6:	e078      	b.n	11ba <myvsprintf+0x4d6>
        }
        case 'n': {
            if ('l' == qualifier) {
    10c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
    10ca:	2b6c      	cmp	r3, #108	; 0x6c
    10cc:	d10a      	bne.n	10e4 <myvsprintf+0x400>
                long * ip = va_arg(args, long *);
    10ce:	687b      	ldr	r3, [r7, #4]
    10d0:	1d1a      	adds	r2, r3, #4
    10d2:	607a      	str	r2, [r7, #4]
    10d4:	681b      	ldr	r3, [r3, #0]
    10d6:	613b      	str	r3, [r7, #16]
                *ip = (str - buf);
    10d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    10da:	68fb      	ldr	r3, [r7, #12]
    10dc:	1ad2      	subs	r2, r2, r3
    10de:	693b      	ldr	r3, [r7, #16]
    10e0:	601a      	str	r2, [r3, #0]
            } else {
                int * ip = va_arg(args, int *);
                *ip = (str - buf);
            }
            continue;
    10e2:	e06a      	b.n	11ba <myvsprintf+0x4d6>
                int * ip = va_arg(args, int *);
    10e4:	687b      	ldr	r3, [r7, #4]
    10e6:	1d1a      	adds	r2, r3, #4
    10e8:	607a      	str	r2, [r7, #4]
    10ea:	681b      	ldr	r3, [r3, #0]
    10ec:	617b      	str	r3, [r7, #20]
                *ip = (str - buf);
    10ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    10f0:	68fb      	ldr	r3, [r7, #12]
    10f2:	1ad2      	subs	r2, r2, r3
    10f4:	697b      	ldr	r3, [r7, #20]
    10f6:	601a      	str	r2, [r3, #0]
            continue;
    10f8:	e05f      	b.n	11ba <myvsprintf+0x4d6>
        }
        case '%': {
            *str++ = '%';
    10fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    10fc:	1c5a      	adds	r2, r3, #1
    10fe:	627a      	str	r2, [r7, #36]	; 0x24
    1100:	2225      	movs	r2, #37	; 0x25
    1102:	701a      	strb	r2, [r3, #0]
            continue;
    1104:	e059      	b.n	11ba <myvsprintf+0x4d6>
        }

        case 'o': { //integer number formats - set up the flags and "break"
            base = 8;
    1106:	2308      	movs	r3, #8
    1108:	637b      	str	r3, [r7, #52]	; 0x34
            break;
    110a:	e020      	b.n	114e <myvsprintf+0x46a>
        }

        case 'X': {
            flags |= LARGE;
    110c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    110e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    1112:	63bb      	str	r3, [r7, #56]	; 0x38
        }
        case 'x': {
            base = 16;
    1114:	2310      	movs	r3, #16
    1116:	637b      	str	r3, [r7, #52]	; 0x34
            break;
    1118:	e019      	b.n	114e <myvsprintf+0x46a>
        }
        case 'd':
        case 'i': {
            flags |= SIGN;
    111a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    111c:	f043 0302 	orr.w	r3, r3, #2
    1120:	63bb      	str	r3, [r7, #56]	; 0x38
        }
        case 'u': {
            break;
    1122:	e013      	b.n	114c <myvsprintf+0x468>
        }
        default: {
            *str++ = '%';
    1124:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    1126:	1c5a      	adds	r2, r3, #1
    1128:	627a      	str	r2, [r7, #36]	; 0x24
    112a:	2225      	movs	r2, #37	; 0x25
    112c:	701a      	strb	r2, [r3, #0]
            if (0 == *fmt) {
    112e:	68bb      	ldr	r3, [r7, #8]
    1130:	781b      	ldrb	r3, [r3, #0]
    1132:	2b00      	cmp	r3, #0
    1134:	d106      	bne.n	1144 <myvsprintf+0x460>
                *str++ = *fmt;
    1136:	68ba      	ldr	r2, [r7, #8]
    1138:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    113a:	1c59      	adds	r1, r3, #1
    113c:	6279      	str	r1, [r7, #36]	; 0x24
    113e:	7812      	ldrb	r2, [r2, #0]
    1140:	701a      	strb	r2, [r3, #0]
            } else {
                --fmt;
            }
            continue;
    1142:	e03a      	b.n	11ba <myvsprintf+0x4d6>
                --fmt;
    1144:	68bb      	ldr	r3, [r7, #8]
    1146:	3b01      	subs	r3, #1
    1148:	60bb      	str	r3, [r7, #8]
            continue;
    114a:	e036      	b.n	11ba <myvsprintf+0x4d6>
            break;
    114c:	bf00      	nop
        }
        }

        if ('l' == qualifier) {
    114e:	6abb      	ldr	r3, [r7, #40]	; 0x28
    1150:	2b6c      	cmp	r3, #108	; 0x6c
    1152:	d105      	bne.n	1160 <myvsprintf+0x47c>
            num = va_arg(args, unsigned long);
    1154:	687b      	ldr	r3, [r7, #4]
    1156:	1d1a      	adds	r2, r3, #4
    1158:	607a      	str	r2, [r7, #4]
    115a:	681b      	ldr	r3, [r3, #0]
    115c:	61fb      	str	r3, [r7, #28]
    115e:	e021      	b.n	11a4 <myvsprintf+0x4c0>
        } else if ('h' == qualifier) {
    1160:	6abb      	ldr	r3, [r7, #40]	; 0x28
    1162:	2b68      	cmp	r3, #104	; 0x68
    1164:	d10e      	bne.n	1184 <myvsprintf+0x4a0>
            num = (unsigned short) va_arg(args, int);
    1166:	687b      	ldr	r3, [r7, #4]
    1168:	1d1a      	adds	r2, r3, #4
    116a:	607a      	str	r2, [r7, #4]
    116c:	681b      	ldr	r3, [r3, #0]
    116e:	b29b      	uxth	r3, r3
    1170:	61fb      	str	r3, [r7, #28]
            if (0 == (flags & SIGN)) {
    1172:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    1174:	f003 0302 	and.w	r3, r3, #2
    1178:	2b00      	cmp	r3, #0
    117a:	d113      	bne.n	11a4 <myvsprintf+0x4c0>
                num = (short) num;
    117c:	69fb      	ldr	r3, [r7, #28]
    117e:	b21b      	sxth	r3, r3
    1180:	61fb      	str	r3, [r7, #28]
    1182:	e00f      	b.n	11a4 <myvsprintf+0x4c0>
            }
        } else if (0 == (flags & SIGN)) {
    1184:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    1186:	f003 0302 	and.w	r3, r3, #2
    118a:	2b00      	cmp	r3, #0
    118c:	d105      	bne.n	119a <myvsprintf+0x4b6>
            num = va_arg(args, int);
    118e:	687b      	ldr	r3, [r7, #4]
    1190:	1d1a      	adds	r2, r3, #4
    1192:	607a      	str	r2, [r7, #4]
    1194:	681b      	ldr	r3, [r3, #0]
    1196:	61fb      	str	r3, [r7, #28]
    1198:	e004      	b.n	11a4 <myvsprintf+0x4c0>
        } else {
            num = va_arg(args, unsigned int);
    119a:	687b      	ldr	r3, [r7, #4]
    119c:	1d1a      	adds	r2, r3, #4
    119e:	607a      	str	r2, [r7, #4]
    11a0:	681b      	ldr	r3, [r3, #0]
    11a2:	61fb      	str	r3, [r7, #28]
        }

        str = mynumber(str, num, base, field_width, precision, flags);
    11a4:	69f9      	ldr	r1, [r7, #28]
    11a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    11a8:	9301      	str	r3, [sp, #4]
    11aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    11ac:	9300      	str	r3, [sp, #0]
    11ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    11b0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
    11b2:	6a78      	ldr	r0, [r7, #36]	; 0x24
    11b4:	f7ff fc6e 	bl	a94 <mynumber>
    11b8:	6278      	str	r0, [r7, #36]	; 0x24
    for (str = buf; *fmt; ++fmt) {
    11ba:	68bb      	ldr	r3, [r7, #8]
    11bc:	3301      	adds	r3, #1
    11be:	60bb      	str	r3, [r7, #8]
    11c0:	68bb      	ldr	r3, [r7, #8]
    11c2:	781b      	ldrb	r3, [r3, #0]
    11c4:	2b00      	cmp	r3, #0
    11c6:	f47f ad96 	bne.w	cf6 <myvsprintf+0x12>

    }
    *str = '\0';
    11ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    11cc:	2200      	movs	r2, #0
    11ce:	701a      	strb	r2, [r3, #0]

    return str-buf;
    11d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    11d2:	68fb      	ldr	r3, [r7, #12]
    11d4:	1ad3      	subs	r3, r2, r3
}
    11d6:	4618      	mov	r0, r3
    11d8:	3740      	adds	r7, #64	; 0x40
    11da:	46bd      	mov	sp, r7
    11dc:	bd80      	pop	{r7, pc}
    11de:	bf00      	nop
    11e0:	00008ec4 	.word	0x00008ec4

000011e4 <myputc>:

void myputc (const char c)
{
    11e4:	b580      	push	{r7, lr}
    11e6:	b082      	sub	sp, #8
    11e8:	af00      	add	r7, sp, #0
    11ea:	4603      	mov	r3, r0
    11ec:	71fb      	strb	r3, [r7, #7]
    if (c == '\n')
    11ee:	79fb      	ldrb	r3, [r7, #7]
    11f0:	2b0a      	cmp	r3, #10
    11f2:	d102      	bne.n	11fa <myputc+0x16>
        usart_send_bytes('\r');
    11f4:	200d      	movs	r0, #13
    11f6:	f7ff fbf5 	bl	9e4 <usart_send_bytes>
    usart_send_bytes(c);
    11fa:	79fb      	ldrb	r3, [r7, #7]
    11fc:	4618      	mov	r0, r3
    11fe:	f7ff fbf1 	bl	9e4 <usart_send_bytes>
}
    1202:	bf00      	nop
    1204:	3708      	adds	r7, #8
    1206:	46bd      	mov	sp, r7
    1208:	bd80      	pop	{r7, pc}

0000120a <myputs>:

void myputs (const unsigned char *s)
{
    120a:	b580      	push	{r7, lr}
    120c:	b082      	sub	sp, #8
    120e:	af00      	add	r7, sp, #0
    1210:	6078      	str	r0, [r7, #4]
    while (*s) {
    1212:	e006      	b.n	1222 <myputs+0x18>
        myputc (*s++);
    1214:	687b      	ldr	r3, [r7, #4]
    1216:	1c5a      	adds	r2, r3, #1
    1218:	607a      	str	r2, [r7, #4]
    121a:	781b      	ldrb	r3, [r3, #0]
    121c:	4618      	mov	r0, r3
    121e:	f7ff ffe1 	bl	11e4 <myputc>
    while (*s) {
    1222:	687b      	ldr	r3, [r7, #4]
    1224:	781b      	ldrb	r3, [r3, #0]
    1226:	2b00      	cmp	r3, #0
    1228:	d1f4      	bne.n	1214 <myputs+0xa>
    }
}
    122a:	bf00      	nop
    122c:	bf00      	nop
    122e:	3708      	adds	r7, #8
    1230:	46bd      	mov	sp, r7
    1232:	bd80      	pop	{r7, pc}

00001234 <myprintf>:

void myprintf (const char *fmt,...)
{
    1234:	b40f      	push	{r0, r1, r2, r3}
    1236:	b580      	push	{r7, lr}
    1238:	b0a2      	sub	sp, #136	; 0x88
    123a:	af00      	add	r7, sp, #0
    va_list args;
    char printbuffer[PBSIZE];

    va_start(args, fmt);
    123c:	f107 0394 	add.w	r3, r7, #148	; 0x94
    1240:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    myvsprintf(printbuffer, fmt, args);
    1244:	1d3b      	adds	r3, r7, #4
    1246:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
    124a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
    124e:	4618      	mov	r0, r3
    1250:	f7ff fd48 	bl	ce4 <myvsprintf>
    va_end(args);

    myputs((const unsigned char *)printbuffer);  // Print the string
    1254:	1d3b      	adds	r3, r7, #4
    1256:	4618      	mov	r0, r3
    1258:	f7ff ffd7 	bl	120a <myputs>
}
    125c:	bf00      	nop
    125e:	3788      	adds	r7, #136	; 0x88
    1260:	46bd      	mov	sp, r7
    1262:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
    1266:	b004      	add	sp, #16
    1268:	4770      	bx	lr
    126a:	bf00      	nop

0000126c <RCC_DeInit>:
  * @brief  Resets the RCC clock configuration to the default reset state.
  * @param  None
  * @retval None
  */
void RCC_DeInit(void)
{
    126c:	b480      	push	{r7}
    126e:	af00      	add	r7, sp, #0
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
    1270:	4b13      	ldr	r3, [pc, #76]	; (12c0 <RCC_DeInit+0x54>)
    1272:	681b      	ldr	r3, [r3, #0]
    1274:	4a12      	ldr	r2, [pc, #72]	; (12c0 <RCC_DeInit+0x54>)
    1276:	f043 0301 	orr.w	r3, r3, #1
    127a:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
    127c:	4b10      	ldr	r3, [pc, #64]	; (12c0 <RCC_DeInit+0x54>)
    127e:	685a      	ldr	r2, [r3, #4]
    1280:	490f      	ldr	r1, [pc, #60]	; (12c0 <RCC_DeInit+0x54>)
    1282:	4b10      	ldr	r3, [pc, #64]	; (12c4 <RCC_DeInit+0x58>)
    1284:	4013      	ands	r3, r2
    1286:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
    1288:	4b0d      	ldr	r3, [pc, #52]	; (12c0 <RCC_DeInit+0x54>)
    128a:	681b      	ldr	r3, [r3, #0]
    128c:	4a0c      	ldr	r2, [pc, #48]	; (12c0 <RCC_DeInit+0x54>)
    128e:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
    1292:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
    1296:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
    1298:	4b09      	ldr	r3, [pc, #36]	; (12c0 <RCC_DeInit+0x54>)
    129a:	681b      	ldr	r3, [r3, #0]
    129c:	4a08      	ldr	r2, [pc, #32]	; (12c0 <RCC_DeInit+0x54>)
    129e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
    12a2:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
    12a4:	4b06      	ldr	r3, [pc, #24]	; (12c0 <RCC_DeInit+0x54>)
    12a6:	685b      	ldr	r3, [r3, #4]
    12a8:	4a05      	ldr	r2, [pc, #20]	; (12c0 <RCC_DeInit+0x54>)
    12aa:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
    12ae:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
    12b0:	4b03      	ldr	r3, [pc, #12]	; (12c0 <RCC_DeInit+0x54>)
    12b2:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
    12b6:	609a      	str	r2, [r3, #8]
#endif /* STM32F10X_CL */

}
    12b8:	bf00      	nop
    12ba:	46bd      	mov	sp, r7
    12bc:	bc80      	pop	{r7}
    12be:	4770      	bx	lr
    12c0:	40021000 	.word	0x40021000
    12c4:	f8ff0000 	.word	0xf8ff0000

000012c8 <RCC_HSEConfig>:
  *     @arg RCC_HSE_ON: HSE oscillator ON
  *     @arg RCC_HSE_Bypass: HSE oscillator bypassed with external clock
  * @retval None
  */
void RCC_HSEConfig(uint32_t RCC_HSE)
{
    12c8:	b480      	push	{r7}
    12ca:	b083      	sub	sp, #12
    12cc:	af00      	add	r7, sp, #0
    12ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));
  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
    12d0:	4b13      	ldr	r3, [pc, #76]	; (1320 <RCC_HSEConfig+0x58>)
    12d2:	681b      	ldr	r3, [r3, #0]
    12d4:	4a12      	ldr	r2, [pc, #72]	; (1320 <RCC_HSEConfig+0x58>)
    12d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
    12da:	6013      	str	r3, [r2, #0]
  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;
    12dc:	4b10      	ldr	r3, [pc, #64]	; (1320 <RCC_HSEConfig+0x58>)
    12de:	681b      	ldr	r3, [r3, #0]
    12e0:	4a0f      	ldr	r2, [pc, #60]	; (1320 <RCC_HSEConfig+0x58>)
    12e2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
    12e6:	6013      	str	r3, [r2, #0]
  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
    12e8:	687b      	ldr	r3, [r7, #4]
    12ea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
    12ee:	d004      	beq.n	12fa <RCC_HSEConfig+0x32>
    12f0:	687b      	ldr	r3, [r7, #4]
    12f2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
    12f6:	d007      	beq.n	1308 <RCC_HSEConfig+0x40>
      /* Set HSEBYP and HSEON bits */
      RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
      break;
      
    default:
      break;
    12f8:	e00d      	b.n	1316 <RCC_HSEConfig+0x4e>
      RCC->CR |= CR_HSEON_Set;
    12fa:	4b09      	ldr	r3, [pc, #36]	; (1320 <RCC_HSEConfig+0x58>)
    12fc:	681b      	ldr	r3, [r3, #0]
    12fe:	4a08      	ldr	r2, [pc, #32]	; (1320 <RCC_HSEConfig+0x58>)
    1300:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
    1304:	6013      	str	r3, [r2, #0]
      break;
    1306:	e006      	b.n	1316 <RCC_HSEConfig+0x4e>
      RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
    1308:	4b05      	ldr	r3, [pc, #20]	; (1320 <RCC_HSEConfig+0x58>)
    130a:	681b      	ldr	r3, [r3, #0]
    130c:	4a04      	ldr	r2, [pc, #16]	; (1320 <RCC_HSEConfig+0x58>)
    130e:	f443 23a0 	orr.w	r3, r3, #327680	; 0x50000
    1312:	6013      	str	r3, [r2, #0]
      break;
    1314:	bf00      	nop
  }
}
    1316:	bf00      	nop
    1318:	370c      	adds	r7, #12
    131a:	46bd      	mov	sp, r7
    131c:	bc80      	pop	{r7}
    131e:	4770      	bx	lr
    1320:	40021000 	.word	0x40021000

00001324 <RCC_WaitForHSEStartUp>:
  * @retval An ErrorStatus enumuration value:
  * - SUCCESS: HSE oscillator is stable and ready to use
  * - ERROR: HSE oscillator not yet ready
  */
ErrorStatus RCC_WaitForHSEStartUp(void)
{
    1324:	b580      	push	{r7, lr}
    1326:	b082      	sub	sp, #8
    1328:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0;
    132a:	2300      	movs	r3, #0
    132c:	603b      	str	r3, [r7, #0]
  ErrorStatus status = ERROR;
    132e:	2300      	movs	r3, #0
    1330:	71fb      	strb	r3, [r7, #7]
  FlagStatus HSEStatus = RESET;
    1332:	2300      	movs	r3, #0
    1334:	71bb      	strb	r3, [r7, #6]
  
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
    1336:	2031      	movs	r0, #49	; 0x31
    1338:	f000 fb14 	bl	1964 <RCC_GetFlagStatus>
    133c:	4603      	mov	r3, r0
    133e:	71bb      	strb	r3, [r7, #6]
    StartUpCounter++;  
    1340:	683b      	ldr	r3, [r7, #0]
    1342:	3301      	adds	r3, #1
    1344:	603b      	str	r3, [r7, #0]
  } while((StartUpCounter != HSE_STARTUP_TIMEOUT) && (HSEStatus == RESET));
    1346:	683b      	ldr	r3, [r7, #0]
    1348:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
    134c:	d002      	beq.n	1354 <RCC_WaitForHSEStartUp+0x30>
    134e:	79bb      	ldrb	r3, [r7, #6]
    1350:	2b00      	cmp	r3, #0
    1352:	d0f0      	beq.n	1336 <RCC_WaitForHSEStartUp+0x12>
  
  if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
    1354:	2031      	movs	r0, #49	; 0x31
    1356:	f000 fb05 	bl	1964 <RCC_GetFlagStatus>
    135a:	4603      	mov	r3, r0
    135c:	2b00      	cmp	r3, #0
    135e:	d002      	beq.n	1366 <RCC_WaitForHSEStartUp+0x42>
  {
    status = SUCCESS;
    1360:	2301      	movs	r3, #1
    1362:	71fb      	strb	r3, [r7, #7]
    1364:	e001      	b.n	136a <RCC_WaitForHSEStartUp+0x46>
  }
  else
  {
    status = ERROR;
    1366:	2300      	movs	r3, #0
    1368:	71fb      	strb	r3, [r7, #7]
  }  
  return (status);
    136a:	79fb      	ldrb	r3, [r7, #7]
}
    136c:	4618      	mov	r0, r3
    136e:	3708      	adds	r7, #8
    1370:	46bd      	mov	sp, r7
    1372:	bd80      	pop	{r7, pc}

00001374 <RCC_AdjustHSICalibrationValue>:
  * @param  HSICalibrationValue: specifies the calibration trimming value.
  *   This parameter must be a number between 0 and 0x1F.
  * @retval None
  */
void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue)
{
    1374:	b480      	push	{r7}
    1376:	b085      	sub	sp, #20
    1378:	af00      	add	r7, sp, #0
    137a:	4603      	mov	r3, r0
    137c:	71fb      	strb	r3, [r7, #7]
  uint32_t tmpreg = 0;
    137e:	2300      	movs	r3, #0
    1380:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));
  tmpreg = RCC->CR;
    1382:	4b0a      	ldr	r3, [pc, #40]	; (13ac <RCC_AdjustHSICalibrationValue+0x38>)
    1384:	681b      	ldr	r3, [r3, #0]
    1386:	60fb      	str	r3, [r7, #12]
  /* Clear HSITRIM[4:0] bits */
  tmpreg &= CR_HSITRIM_Mask;
    1388:	68fb      	ldr	r3, [r7, #12]
    138a:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
    138e:	60fb      	str	r3, [r7, #12]
  /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
  tmpreg |= (uint32_t)HSICalibrationValue << 3;
    1390:	79fb      	ldrb	r3, [r7, #7]
    1392:	00db      	lsls	r3, r3, #3
    1394:	68fa      	ldr	r2, [r7, #12]
    1396:	4313      	orrs	r3, r2
    1398:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CR = tmpreg;
    139a:	4a04      	ldr	r2, [pc, #16]	; (13ac <RCC_AdjustHSICalibrationValue+0x38>)
    139c:	68fb      	ldr	r3, [r7, #12]
    139e:	6013      	str	r3, [r2, #0]
}
    13a0:	bf00      	nop
    13a2:	3714      	adds	r7, #20
    13a4:	46bd      	mov	sp, r7
    13a6:	bc80      	pop	{r7}
    13a8:	4770      	bx	lr
    13aa:	bf00      	nop
    13ac:	40021000 	.word	0x40021000

000013b0 <RCC_HSICmd>:
  * @note   HSI can not be stopped if it is used directly or through the PLL as system clock.
  * @param  NewState: new state of the HSI. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_HSICmd(FunctionalState NewState)
{
    13b0:	b480      	push	{r7}
    13b2:	b083      	sub	sp, #12
    13b4:	af00      	add	r7, sp, #0
    13b6:	4603      	mov	r3, r0
    13b8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
    13ba:	4a04      	ldr	r2, [pc, #16]	; (13cc <RCC_HSICmd+0x1c>)
    13bc:	79fb      	ldrb	r3, [r7, #7]
    13be:	6013      	str	r3, [r2, #0]
}
    13c0:	bf00      	nop
    13c2:	370c      	adds	r7, #12
    13c4:	46bd      	mov	sp, r7
    13c6:	bc80      	pop	{r7}
    13c8:	4770      	bx	lr
    13ca:	bf00      	nop
    13cc:	42420000 	.word	0x42420000

000013d0 <RCC_PLLConfig>:
  *   For @b STM32_Connectivity_line_devices, this parameter can be RCC_PLLMul_x where x:{[4,9], 6_5}
  *   For @b other_STM32_devices, this parameter can be RCC_PLLMul_x where x:[2,16]  
  * @retval None
  */
void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t RCC_PLLMul)
{
    13d0:	b480      	push	{r7}
    13d2:	b085      	sub	sp, #20
    13d4:	af00      	add	r7, sp, #0
    13d6:	6078      	str	r0, [r7, #4]
    13d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
    13da:	2300      	movs	r3, #0
    13dc:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
  assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));

  tmpreg = RCC->CFGR;
    13de:	4b0a      	ldr	r3, [pc, #40]	; (1408 <RCC_PLLConfig+0x38>)
    13e0:	685b      	ldr	r3, [r3, #4]
    13e2:	60fb      	str	r3, [r7, #12]
  /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  tmpreg &= CFGR_PLL_Mask;
    13e4:	68fb      	ldr	r3, [r7, #12]
    13e6:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
    13ea:	60fb      	str	r3, [r7, #12]
  /* Set the PLL configuration bits */
  tmpreg |= RCC_PLLSource | RCC_PLLMul;
    13ec:	687a      	ldr	r2, [r7, #4]
    13ee:	683b      	ldr	r3, [r7, #0]
    13f0:	4313      	orrs	r3, r2
    13f2:	68fa      	ldr	r2, [r7, #12]
    13f4:	4313      	orrs	r3, r2
    13f6:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
    13f8:	4a03      	ldr	r2, [pc, #12]	; (1408 <RCC_PLLConfig+0x38>)
    13fa:	68fb      	ldr	r3, [r7, #12]
    13fc:	6053      	str	r3, [r2, #4]
}
    13fe:	bf00      	nop
    1400:	3714      	adds	r7, #20
    1402:	46bd      	mov	sp, r7
    1404:	bc80      	pop	{r7}
    1406:	4770      	bx	lr
    1408:	40021000 	.word	0x40021000

0000140c <RCC_PLLCmd>:
  * @note   The PLL can not be disabled if it is used as system clock.
  * @param  NewState: new state of the PLL. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_PLLCmd(FunctionalState NewState)
{
    140c:	b480      	push	{r7}
    140e:	b083      	sub	sp, #12
    1410:	af00      	add	r7, sp, #0
    1412:	4603      	mov	r3, r0
    1414:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
    1416:	4a04      	ldr	r2, [pc, #16]	; (1428 <RCC_PLLCmd+0x1c>)
    1418:	79fb      	ldrb	r3, [r7, #7]
    141a:	6013      	str	r3, [r2, #0]
}
    141c:	bf00      	nop
    141e:	370c      	adds	r7, #12
    1420:	46bd      	mov	sp, r7
    1422:	bc80      	pop	{r7}
    1424:	4770      	bx	lr
    1426:	bf00      	nop
    1428:	42420060 	.word	0x42420060

0000142c <RCC_SYSCLKConfig>:
  *     @arg RCC_SYSCLKSource_HSE: HSE selected as system clock
  *     @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock
  * @retval None
  */
void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
{
    142c:	b480      	push	{r7}
    142e:	b085      	sub	sp, #20
    1430:	af00      	add	r7, sp, #0
    1432:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
    1434:	2300      	movs	r3, #0
    1436:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));
  tmpreg = RCC->CFGR;
    1438:	4b09      	ldr	r3, [pc, #36]	; (1460 <RCC_SYSCLKConfig+0x34>)
    143a:	685b      	ldr	r3, [r3, #4]
    143c:	60fb      	str	r3, [r7, #12]
  /* Clear SW[1:0] bits */
  tmpreg &= CFGR_SW_Mask;
    143e:	68fb      	ldr	r3, [r7, #12]
    1440:	f023 0303 	bic.w	r3, r3, #3
    1444:	60fb      	str	r3, [r7, #12]
  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
    1446:	68fa      	ldr	r2, [r7, #12]
    1448:	687b      	ldr	r3, [r7, #4]
    144a:	4313      	orrs	r3, r2
    144c:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
    144e:	4a04      	ldr	r2, [pc, #16]	; (1460 <RCC_SYSCLKConfig+0x34>)
    1450:	68fb      	ldr	r3, [r7, #12]
    1452:	6053      	str	r3, [r2, #4]
}
    1454:	bf00      	nop
    1456:	3714      	adds	r7, #20
    1458:	46bd      	mov	sp, r7
    145a:	bc80      	pop	{r7}
    145c:	4770      	bx	lr
    145e:	bf00      	nop
    1460:	40021000 	.word	0x40021000

00001464 <RCC_GetSYSCLKSource>:
  *     - 0x00: HSI used as system clock
  *     - 0x04: HSE used as system clock
  *     - 0x08: PLL used as system clock
  */
uint8_t RCC_GetSYSCLKSource(void)
{
    1464:	b480      	push	{r7}
    1466:	af00      	add	r7, sp, #0
  return ((uint8_t)(RCC->CFGR & CFGR_SWS_Mask));
    1468:	4b04      	ldr	r3, [pc, #16]	; (147c <RCC_GetSYSCLKSource+0x18>)
    146a:	685b      	ldr	r3, [r3, #4]
    146c:	b2db      	uxtb	r3, r3
    146e:	f003 030c 	and.w	r3, r3, #12
    1472:	b2db      	uxtb	r3, r3
}
    1474:	4618      	mov	r0, r3
    1476:	46bd      	mov	sp, r7
    1478:	bc80      	pop	{r7}
    147a:	4770      	bx	lr
    147c:	40021000 	.word	0x40021000

00001480 <RCC_HCLKConfig>:
  *     @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
  *     @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
  * @retval None
  */
void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
{
    1480:	b480      	push	{r7}
    1482:	b085      	sub	sp, #20
    1484:	af00      	add	r7, sp, #0
    1486:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
    1488:	2300      	movs	r3, #0
    148a:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));
  tmpreg = RCC->CFGR;
    148c:	4b09      	ldr	r3, [pc, #36]	; (14b4 <RCC_HCLKConfig+0x34>)
    148e:	685b      	ldr	r3, [r3, #4]
    1490:	60fb      	str	r3, [r7, #12]
  /* Clear HPRE[3:0] bits */
  tmpreg &= CFGR_HPRE_Reset_Mask;
    1492:	68fb      	ldr	r3, [r7, #12]
    1494:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
    1498:	60fb      	str	r3, [r7, #12]
  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
    149a:	68fa      	ldr	r2, [r7, #12]
    149c:	687b      	ldr	r3, [r7, #4]
    149e:	4313      	orrs	r3, r2
    14a0:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
    14a2:	4a04      	ldr	r2, [pc, #16]	; (14b4 <RCC_HCLKConfig+0x34>)
    14a4:	68fb      	ldr	r3, [r7, #12]
    14a6:	6053      	str	r3, [r2, #4]
}
    14a8:	bf00      	nop
    14aa:	3714      	adds	r7, #20
    14ac:	46bd      	mov	sp, r7
    14ae:	bc80      	pop	{r7}
    14b0:	4770      	bx	lr
    14b2:	bf00      	nop
    14b4:	40021000 	.word	0x40021000

000014b8 <RCC_PCLK1Config>:
  *     @arg RCC_HCLK_Div8: APB1 clock = HCLK/8
  *     @arg RCC_HCLK_Div16: APB1 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK1Config(uint32_t RCC_HCLK)
{
    14b8:	b480      	push	{r7}
    14ba:	b085      	sub	sp, #20
    14bc:	af00      	add	r7, sp, #0
    14be:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
    14c0:	2300      	movs	r3, #0
    14c2:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));
  tmpreg = RCC->CFGR;
    14c4:	4b09      	ldr	r3, [pc, #36]	; (14ec <RCC_PCLK1Config+0x34>)
    14c6:	685b      	ldr	r3, [r3, #4]
    14c8:	60fb      	str	r3, [r7, #12]
  /* Clear PPRE1[2:0] bits */
  tmpreg &= CFGR_PPRE1_Reset_Mask;
    14ca:	68fb      	ldr	r3, [r7, #12]
    14cc:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
    14d0:	60fb      	str	r3, [r7, #12]
  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
    14d2:	68fa      	ldr	r2, [r7, #12]
    14d4:	687b      	ldr	r3, [r7, #4]
    14d6:	4313      	orrs	r3, r2
    14d8:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
    14da:	4a04      	ldr	r2, [pc, #16]	; (14ec <RCC_PCLK1Config+0x34>)
    14dc:	68fb      	ldr	r3, [r7, #12]
    14de:	6053      	str	r3, [r2, #4]
}
    14e0:	bf00      	nop
    14e2:	3714      	adds	r7, #20
    14e4:	46bd      	mov	sp, r7
    14e6:	bc80      	pop	{r7}
    14e8:	4770      	bx	lr
    14ea:	bf00      	nop
    14ec:	40021000 	.word	0x40021000

000014f0 <RCC_PCLK2Config>:
  *     @arg RCC_HCLK_Div8: APB2 clock = HCLK/8
  *     @arg RCC_HCLK_Div16: APB2 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK2Config(uint32_t RCC_HCLK)
{
    14f0:	b480      	push	{r7}
    14f2:	b085      	sub	sp, #20
    14f4:	af00      	add	r7, sp, #0
    14f6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
    14f8:	2300      	movs	r3, #0
    14fa:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));
  tmpreg = RCC->CFGR;
    14fc:	4b09      	ldr	r3, [pc, #36]	; (1524 <RCC_PCLK2Config+0x34>)
    14fe:	685b      	ldr	r3, [r3, #4]
    1500:	60fb      	str	r3, [r7, #12]
  /* Clear PPRE2[2:0] bits */
  tmpreg &= CFGR_PPRE2_Reset_Mask;
    1502:	68fb      	ldr	r3, [r7, #12]
    1504:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
    1508:	60fb      	str	r3, [r7, #12]
  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
    150a:	687b      	ldr	r3, [r7, #4]
    150c:	00db      	lsls	r3, r3, #3
    150e:	68fa      	ldr	r2, [r7, #12]
    1510:	4313      	orrs	r3, r2
    1512:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
    1514:	4a03      	ldr	r2, [pc, #12]	; (1524 <RCC_PCLK2Config+0x34>)
    1516:	68fb      	ldr	r3, [r7, #12]
    1518:	6053      	str	r3, [r2, #4]
}
    151a:	bf00      	nop
    151c:	3714      	adds	r7, #20
    151e:	46bd      	mov	sp, r7
    1520:	bc80      	pop	{r7}
    1522:	4770      	bx	lr
    1524:	40021000 	.word	0x40021000

00001528 <RCC_ITConfig>:
  * @param  NewState: new state of the specified RCC interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
{
    1528:	b480      	push	{r7}
    152a:	b083      	sub	sp, #12
    152c:	af00      	add	r7, sp, #0
    152e:	4603      	mov	r3, r0
    1530:	460a      	mov	r2, r1
    1532:	71fb      	strb	r3, [r7, #7]
    1534:	4613      	mov	r3, r2
    1536:	71bb      	strb	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    1538:	79bb      	ldrb	r3, [r7, #6]
    153a:	2b00      	cmp	r3, #0
    153c:	d008      	beq.n	1550 <RCC_ITConfig+0x28>
  {
    /* Perform Byte access to RCC_CIR bits to enable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
    153e:	4b0c      	ldr	r3, [pc, #48]	; (1570 <RCC_ITConfig+0x48>)
    1540:	781b      	ldrb	r3, [r3, #0]
    1542:	b2da      	uxtb	r2, r3
    1544:	490a      	ldr	r1, [pc, #40]	; (1570 <RCC_ITConfig+0x48>)
    1546:	79fb      	ldrb	r3, [r7, #7]
    1548:	4313      	orrs	r3, r2
    154a:	b2db      	uxtb	r3, r3
    154c:	700b      	strb	r3, [r1, #0]
  else
  {
    /* Perform Byte access to RCC_CIR bits to disable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
  }
}
    154e:	e009      	b.n	1564 <RCC_ITConfig+0x3c>
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
    1550:	4b07      	ldr	r3, [pc, #28]	; (1570 <RCC_ITConfig+0x48>)
    1552:	781b      	ldrb	r3, [r3, #0]
    1554:	b2da      	uxtb	r2, r3
    1556:	79fb      	ldrb	r3, [r7, #7]
    1558:	43db      	mvns	r3, r3
    155a:	b2db      	uxtb	r3, r3
    155c:	4904      	ldr	r1, [pc, #16]	; (1570 <RCC_ITConfig+0x48>)
    155e:	4013      	ands	r3, r2
    1560:	b2db      	uxtb	r3, r3
    1562:	700b      	strb	r3, [r1, #0]
}
    1564:	bf00      	nop
    1566:	370c      	adds	r7, #12
    1568:	46bd      	mov	sp, r7
    156a:	bc80      	pop	{r7}
    156c:	4770      	bx	lr
    156e:	bf00      	nop
    1570:	40021009 	.word	0x40021009

00001574 <RCC_USBCLKConfig>:
  *                                     clock source
  *     @arg RCC_USBCLKSource_PLLCLK_Div1: PLL clock selected as USB clock source
  * @retval None
  */
void RCC_USBCLKConfig(uint32_t RCC_USBCLKSource)
{
    1574:	b480      	push	{r7}
    1576:	b083      	sub	sp, #12
    1578:	af00      	add	r7, sp, #0
    157a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_USBCLK_SOURCE(RCC_USBCLKSource));

  *(__IO uint32_t *) CFGR_USBPRE_BB = RCC_USBCLKSource;
    157c:	4a03      	ldr	r2, [pc, #12]	; (158c <RCC_USBCLKConfig+0x18>)
    157e:	687b      	ldr	r3, [r7, #4]
    1580:	6013      	str	r3, [r2, #0]
}
    1582:	bf00      	nop
    1584:	370c      	adds	r7, #12
    1586:	46bd      	mov	sp, r7
    1588:	bc80      	pop	{r7}
    158a:	4770      	bx	lr
    158c:	424200d8 	.word	0x424200d8

00001590 <RCC_ADCCLKConfig>:
  *     @arg RCC_PCLK2_Div6: ADC clock = PCLK2/6
  *     @arg RCC_PCLK2_Div8: ADC clock = PCLK2/8
  * @retval None
  */
void RCC_ADCCLKConfig(uint32_t RCC_PCLK2)
{
    1590:	b480      	push	{r7}
    1592:	b085      	sub	sp, #20
    1594:	af00      	add	r7, sp, #0
    1596:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
    1598:	2300      	movs	r3, #0
    159a:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_ADCCLK(RCC_PCLK2));
  tmpreg = RCC->CFGR;
    159c:	4b09      	ldr	r3, [pc, #36]	; (15c4 <RCC_ADCCLKConfig+0x34>)
    159e:	685b      	ldr	r3, [r3, #4]
    15a0:	60fb      	str	r3, [r7, #12]
  /* Clear ADCPRE[1:0] bits */
  tmpreg &= CFGR_ADCPRE_Reset_Mask;
    15a2:	68fb      	ldr	r3, [r7, #12]
    15a4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
    15a8:	60fb      	str	r3, [r7, #12]
  /* Set ADCPRE[1:0] bits according to RCC_PCLK2 value */
  tmpreg |= RCC_PCLK2;
    15aa:	68fa      	ldr	r2, [r7, #12]
    15ac:	687b      	ldr	r3, [r7, #4]
    15ae:	4313      	orrs	r3, r2
    15b0:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
    15b2:	4a04      	ldr	r2, [pc, #16]	; (15c4 <RCC_ADCCLKConfig+0x34>)
    15b4:	68fb      	ldr	r3, [r7, #12]
    15b6:	6053      	str	r3, [r2, #4]
}
    15b8:	bf00      	nop
    15ba:	3714      	adds	r7, #20
    15bc:	46bd      	mov	sp, r7
    15be:	bc80      	pop	{r7}
    15c0:	4770      	bx	lr
    15c2:	bf00      	nop
    15c4:	40021000 	.word	0x40021000

000015c8 <RCC_LSEConfig>:
  *     @arg RCC_LSE_ON: LSE oscillator ON
  *     @arg RCC_LSE_Bypass: LSE oscillator bypassed with external clock
  * @retval None
  */
void RCC_LSEConfig(uint8_t RCC_LSE)
{
    15c8:	b480      	push	{r7}
    15ca:	b083      	sub	sp, #12
    15cc:	af00      	add	r7, sp, #0
    15ce:	4603      	mov	r3, r0
    15d0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));
  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
    15d2:	4b0c      	ldr	r3, [pc, #48]	; (1604 <RCC_LSEConfig+0x3c>)
    15d4:	2200      	movs	r2, #0
    15d6:	701a      	strb	r2, [r3, #0]
  /* Reset LSEBYP bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
    15d8:	4b0a      	ldr	r3, [pc, #40]	; (1604 <RCC_LSEConfig+0x3c>)
    15da:	2200      	movs	r2, #0
    15dc:	701a      	strb	r2, [r3, #0]
  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
    15de:	79fb      	ldrb	r3, [r7, #7]
    15e0:	2b01      	cmp	r3, #1
    15e2:	d002      	beq.n	15ea <RCC_LSEConfig+0x22>
    15e4:	2b04      	cmp	r3, #4
    15e6:	d004      	beq.n	15f2 <RCC_LSEConfig+0x2a>
      /* Set LSEBYP and LSEON bits */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
      break;            
      
    default:
      break;      
    15e8:	e007      	b.n	15fa <RCC_LSEConfig+0x32>
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
    15ea:	4b06      	ldr	r3, [pc, #24]	; (1604 <RCC_LSEConfig+0x3c>)
    15ec:	2201      	movs	r2, #1
    15ee:	701a      	strb	r2, [r3, #0]
      break;
    15f0:	e003      	b.n	15fa <RCC_LSEConfig+0x32>
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
    15f2:	4b04      	ldr	r3, [pc, #16]	; (1604 <RCC_LSEConfig+0x3c>)
    15f4:	2205      	movs	r2, #5
    15f6:	701a      	strb	r2, [r3, #0]
      break;            
    15f8:	bf00      	nop
  }
}
    15fa:	bf00      	nop
    15fc:	370c      	adds	r7, #12
    15fe:	46bd      	mov	sp, r7
    1600:	bc80      	pop	{r7}
    1602:	4770      	bx	lr
    1604:	40021020 	.word	0x40021020

00001608 <RCC_LSICmd>:
  * @note   LSI can not be disabled if the IWDG is running.
  * @param  NewState: new state of the LSI. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_LSICmd(FunctionalState NewState)
{
    1608:	b480      	push	{r7}
    160a:	b083      	sub	sp, #12
    160c:	af00      	add	r7, sp, #0
    160e:	4603      	mov	r3, r0
    1610:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
    1612:	4a04      	ldr	r2, [pc, #16]	; (1624 <RCC_LSICmd+0x1c>)
    1614:	79fb      	ldrb	r3, [r7, #7]
    1616:	6013      	str	r3, [r2, #0]
}
    1618:	bf00      	nop
    161a:	370c      	adds	r7, #12
    161c:	46bd      	mov	sp, r7
    161e:	bc80      	pop	{r7}
    1620:	4770      	bx	lr
    1622:	bf00      	nop
    1624:	42420480 	.word	0x42420480

00001628 <RCC_RTCCLKConfig>:
  *     @arg RCC_RTCCLKSource_LSI: LSI selected as RTC clock
  *     @arg RCC_RTCCLKSource_HSE_Div128: HSE clock divided by 128 selected as RTC clock
  * @retval None
  */
void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)
{
    1628:	b480      	push	{r7}
    162a:	b083      	sub	sp, #12
    162c:	af00      	add	r7, sp, #0
    162e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));
  /* Select the RTC clock source */
  RCC->BDCR |= RCC_RTCCLKSource;
    1630:	4b05      	ldr	r3, [pc, #20]	; (1648 <RCC_RTCCLKConfig+0x20>)
    1632:	6a1a      	ldr	r2, [r3, #32]
    1634:	4904      	ldr	r1, [pc, #16]	; (1648 <RCC_RTCCLKConfig+0x20>)
    1636:	687b      	ldr	r3, [r7, #4]
    1638:	4313      	orrs	r3, r2
    163a:	620b      	str	r3, [r1, #32]
}
    163c:	bf00      	nop
    163e:	370c      	adds	r7, #12
    1640:	46bd      	mov	sp, r7
    1642:	bc80      	pop	{r7}
    1644:	4770      	bx	lr
    1646:	bf00      	nop
    1648:	40021000 	.word	0x40021000

0000164c <RCC_RTCCLKCmd>:
  * @note   This function must be used only after the RTC clock was selected using the RCC_RTCCLKConfig function.
  * @param  NewState: new state of the RTC clock. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_RTCCLKCmd(FunctionalState NewState)
{
    164c:	b480      	push	{r7}
    164e:	b083      	sub	sp, #12
    1650:	af00      	add	r7, sp, #0
    1652:	4603      	mov	r3, r0
    1654:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
    1656:	4a04      	ldr	r2, [pc, #16]	; (1668 <RCC_RTCCLKCmd+0x1c>)
    1658:	79fb      	ldrb	r3, [r7, #7]
    165a:	6013      	str	r3, [r2, #0]
}
    165c:	bf00      	nop
    165e:	370c      	adds	r7, #12
    1660:	46bd      	mov	sp, r7
    1662:	bc80      	pop	{r7}
    1664:	4770      	bx	lr
    1666:	bf00      	nop
    1668:	4242043c 	.word	0x4242043c

0000166c <RCC_GetClocksFreq>:
  * @note   The result of this function could be not correct when using 
  *         fractional value for HSE crystal.  
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
    166c:	b480      	push	{r7}
    166e:	b087      	sub	sp, #28
    1670:	af00      	add	r7, sp, #0
    1672:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
    1674:	2300      	movs	r3, #0
    1676:	617b      	str	r3, [r7, #20]
    1678:	2300      	movs	r3, #0
    167a:	613b      	str	r3, [r7, #16]
    167c:	2300      	movs	r3, #0
    167e:	60fb      	str	r3, [r7, #12]
    1680:	2300      	movs	r3, #0
    1682:	60bb      	str	r3, [r7, #8]
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
#endif
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
    1684:	4b4f      	ldr	r3, [pc, #316]	; (17c4 <RCC_GetClocksFreq+0x158>)
    1686:	685b      	ldr	r3, [r3, #4]
    1688:	f003 030c 	and.w	r3, r3, #12
    168c:	617b      	str	r3, [r7, #20]
  
  switch (tmp)
    168e:	697b      	ldr	r3, [r7, #20]
    1690:	2b08      	cmp	r3, #8
    1692:	d011      	beq.n	16b8 <RCC_GetClocksFreq+0x4c>
    1694:	697b      	ldr	r3, [r7, #20]
    1696:	2b08      	cmp	r3, #8
    1698:	d83a      	bhi.n	1710 <RCC_GetClocksFreq+0xa4>
    169a:	697b      	ldr	r3, [r7, #20]
    169c:	2b00      	cmp	r3, #0
    169e:	d003      	beq.n	16a8 <RCC_GetClocksFreq+0x3c>
    16a0:	697b      	ldr	r3, [r7, #20]
    16a2:	2b04      	cmp	r3, #4
    16a4:	d004      	beq.n	16b0 <RCC_GetClocksFreq+0x44>
    16a6:	e033      	b.n	1710 <RCC_GetClocksFreq+0xa4>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
    16a8:	687b      	ldr	r3, [r7, #4]
    16aa:	4a47      	ldr	r2, [pc, #284]	; (17c8 <RCC_GetClocksFreq+0x15c>)
    16ac:	601a      	str	r2, [r3, #0]
      break;
    16ae:	e033      	b.n	1718 <RCC_GetClocksFreq+0xac>
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
    16b0:	687b      	ldr	r3, [r7, #4]
    16b2:	4a45      	ldr	r2, [pc, #276]	; (17c8 <RCC_GetClocksFreq+0x15c>)
    16b4:	601a      	str	r2, [r3, #0]
      break;
    16b6:	e02f      	b.n	1718 <RCC_GetClocksFreq+0xac>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
    16b8:	4b42      	ldr	r3, [pc, #264]	; (17c4 <RCC_GetClocksFreq+0x158>)
    16ba:	685b      	ldr	r3, [r3, #4]
    16bc:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
    16c0:	613b      	str	r3, [r7, #16]
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
    16c2:	4b40      	ldr	r3, [pc, #256]	; (17c4 <RCC_GetClocksFreq+0x158>)
    16c4:	685b      	ldr	r3, [r3, #4]
    16c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
    16ca:	60fb      	str	r3, [r7, #12]
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
    16cc:	693b      	ldr	r3, [r7, #16]
    16ce:	0c9b      	lsrs	r3, r3, #18
    16d0:	3302      	adds	r3, #2
    16d2:	613b      	str	r3, [r7, #16]
      
      if (pllsource == 0x00)
    16d4:	68fb      	ldr	r3, [r7, #12]
    16d6:	2b00      	cmp	r3, #0
    16d8:	d106      	bne.n	16e8 <RCC_GetClocksFreq+0x7c>
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
    16da:	693b      	ldr	r3, [r7, #16]
    16dc:	4a3b      	ldr	r2, [pc, #236]	; (17cc <RCC_GetClocksFreq+0x160>)
    16de:	fb02 f203 	mul.w	r2, r2, r3
    16e2:	687b      	ldr	r3, [r7, #4]
    16e4:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
          RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
    16e6:	e017      	b.n	1718 <RCC_GetClocksFreq+0xac>
        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
    16e8:	4b36      	ldr	r3, [pc, #216]	; (17c4 <RCC_GetClocksFreq+0x158>)
    16ea:	685b      	ldr	r3, [r3, #4]
    16ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
    16f0:	2b00      	cmp	r3, #0
    16f2:	d006      	beq.n	1702 <RCC_GetClocksFreq+0x96>
          RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
    16f4:	693b      	ldr	r3, [r7, #16]
    16f6:	4a35      	ldr	r2, [pc, #212]	; (17cc <RCC_GetClocksFreq+0x160>)
    16f8:	fb02 f203 	mul.w	r2, r2, r3
    16fc:	687b      	ldr	r3, [r7, #4]
    16fe:	601a      	str	r2, [r3, #0]
      break;
    1700:	e00a      	b.n	1718 <RCC_GetClocksFreq+0xac>
          RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
    1702:	693b      	ldr	r3, [r7, #16]
    1704:	4a30      	ldr	r2, [pc, #192]	; (17c8 <RCC_GetClocksFreq+0x15c>)
    1706:	fb02 f203 	mul.w	r2, r2, r3
    170a:	687b      	ldr	r3, [r7, #4]
    170c:	601a      	str	r2, [r3, #0]
      break;
    170e:	e003      	b.n	1718 <RCC_GetClocksFreq+0xac>

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
    1710:	687b      	ldr	r3, [r7, #4]
    1712:	4a2d      	ldr	r2, [pc, #180]	; (17c8 <RCC_GetClocksFreq+0x15c>)
    1714:	601a      	str	r2, [r3, #0]
      break;
    1716:	bf00      	nop
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
    1718:	4b2a      	ldr	r3, [pc, #168]	; (17c4 <RCC_GetClocksFreq+0x158>)
    171a:	685b      	ldr	r3, [r3, #4]
    171c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    1720:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 4;
    1722:	697b      	ldr	r3, [r7, #20]
    1724:	091b      	lsrs	r3, r3, #4
    1726:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
    1728:	4a29      	ldr	r2, [pc, #164]	; (17d0 <RCC_GetClocksFreq+0x164>)
    172a:	697b      	ldr	r3, [r7, #20]
    172c:	4413      	add	r3, r2
    172e:	781b      	ldrb	r3, [r3, #0]
    1730:	b2db      	uxtb	r3, r3
    1732:	60bb      	str	r3, [r7, #8]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
    1734:	687b      	ldr	r3, [r7, #4]
    1736:	681a      	ldr	r2, [r3, #0]
    1738:	68bb      	ldr	r3, [r7, #8]
    173a:	40da      	lsrs	r2, r3
    173c:	687b      	ldr	r3, [r7, #4]
    173e:	605a      	str	r2, [r3, #4]
  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
    1740:	4b20      	ldr	r3, [pc, #128]	; (17c4 <RCC_GetClocksFreq+0x158>)
    1742:	685b      	ldr	r3, [r3, #4]
    1744:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
    1748:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 8;
    174a:	697b      	ldr	r3, [r7, #20]
    174c:	0a1b      	lsrs	r3, r3, #8
    174e:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
    1750:	4a1f      	ldr	r2, [pc, #124]	; (17d0 <RCC_GetClocksFreq+0x164>)
    1752:	697b      	ldr	r3, [r7, #20]
    1754:	4413      	add	r3, r2
    1756:	781b      	ldrb	r3, [r3, #0]
    1758:	b2db      	uxtb	r3, r3
    175a:	60bb      	str	r3, [r7, #8]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
    175c:	687b      	ldr	r3, [r7, #4]
    175e:	685a      	ldr	r2, [r3, #4]
    1760:	68bb      	ldr	r3, [r7, #8]
    1762:	40da      	lsrs	r2, r3
    1764:	687b      	ldr	r3, [r7, #4]
    1766:	609a      	str	r2, [r3, #8]
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
    1768:	4b16      	ldr	r3, [pc, #88]	; (17c4 <RCC_GetClocksFreq+0x158>)
    176a:	685b      	ldr	r3, [r3, #4]
    176c:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
    1770:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 11;
    1772:	697b      	ldr	r3, [r7, #20]
    1774:	0adb      	lsrs	r3, r3, #11
    1776:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
    1778:	4a15      	ldr	r2, [pc, #84]	; (17d0 <RCC_GetClocksFreq+0x164>)
    177a:	697b      	ldr	r3, [r7, #20]
    177c:	4413      	add	r3, r2
    177e:	781b      	ldrb	r3, [r3, #0]
    1780:	b2db      	uxtb	r3, r3
    1782:	60bb      	str	r3, [r7, #8]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
    1784:	687b      	ldr	r3, [r7, #4]
    1786:	685a      	ldr	r2, [r3, #4]
    1788:	68bb      	ldr	r3, [r7, #8]
    178a:	40da      	lsrs	r2, r3
    178c:	687b      	ldr	r3, [r7, #4]
    178e:	60da      	str	r2, [r3, #12]
  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
    1790:	4b0c      	ldr	r3, [pc, #48]	; (17c4 <RCC_GetClocksFreq+0x158>)
    1792:	685b      	ldr	r3, [r3, #4]
    1794:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
    1798:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 14;
    179a:	697b      	ldr	r3, [r7, #20]
    179c:	0b9b      	lsrs	r3, r3, #14
    179e:	617b      	str	r3, [r7, #20]
  presc = ADCPrescTable[tmp];
    17a0:	4a0c      	ldr	r2, [pc, #48]	; (17d4 <RCC_GetClocksFreq+0x168>)
    17a2:	697b      	ldr	r3, [r7, #20]
    17a4:	4413      	add	r3, r2
    17a6:	781b      	ldrb	r3, [r3, #0]
    17a8:	b2db      	uxtb	r3, r3
    17aa:	60bb      	str	r3, [r7, #8]
  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
    17ac:	687b      	ldr	r3, [r7, #4]
    17ae:	68da      	ldr	r2, [r3, #12]
    17b0:	68bb      	ldr	r3, [r7, #8]
    17b2:	fbb2 f2f3 	udiv	r2, r2, r3
    17b6:	687b      	ldr	r3, [r7, #4]
    17b8:	611a      	str	r2, [r3, #16]
}
    17ba:	bf00      	nop
    17bc:	371c      	adds	r7, #28
    17be:	46bd      	mov	sp, r7
    17c0:	bc80      	pop	{r7}
    17c2:	4770      	bx	lr
    17c4:	40021000 	.word	0x40021000
    17c8:	007a1200 	.word	0x007a1200
    17cc:	003d0900 	.word	0x003d0900
    17d0:	20000014 	.word	0x20000014
    17d4:	20000024 	.word	0x20000024

000017d8 <RCC_AHBPeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
    17d8:	b480      	push	{r7}
    17da:	b083      	sub	sp, #12
    17dc:	af00      	add	r7, sp, #0
    17de:	6078      	str	r0, [r7, #4]
    17e0:	460b      	mov	r3, r1
    17e2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
    17e4:	78fb      	ldrb	r3, [r7, #3]
    17e6:	2b00      	cmp	r3, #0
    17e8:	d006      	beq.n	17f8 <RCC_AHBPeriphClockCmd+0x20>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
    17ea:	4b09      	ldr	r3, [pc, #36]	; (1810 <RCC_AHBPeriphClockCmd+0x38>)
    17ec:	695a      	ldr	r2, [r3, #20]
    17ee:	4908      	ldr	r1, [pc, #32]	; (1810 <RCC_AHBPeriphClockCmd+0x38>)
    17f0:	687b      	ldr	r3, [r7, #4]
    17f2:	4313      	orrs	r3, r2
    17f4:	614b      	str	r3, [r1, #20]
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
  }
}
    17f6:	e006      	b.n	1806 <RCC_AHBPeriphClockCmd+0x2e>
    RCC->AHBENR &= ~RCC_AHBPeriph;
    17f8:	4b05      	ldr	r3, [pc, #20]	; (1810 <RCC_AHBPeriphClockCmd+0x38>)
    17fa:	695a      	ldr	r2, [r3, #20]
    17fc:	687b      	ldr	r3, [r7, #4]
    17fe:	43db      	mvns	r3, r3
    1800:	4903      	ldr	r1, [pc, #12]	; (1810 <RCC_AHBPeriphClockCmd+0x38>)
    1802:	4013      	ands	r3, r2
    1804:	614b      	str	r3, [r1, #20]
}
    1806:	bf00      	nop
    1808:	370c      	adds	r7, #12
    180a:	46bd      	mov	sp, r7
    180c:	bc80      	pop	{r7}
    180e:	4770      	bx	lr
    1810:	40021000 	.word	0x40021000

00001814 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
    1814:	b480      	push	{r7}
    1816:	b083      	sub	sp, #12
    1818:	af00      	add	r7, sp, #0
    181a:	6078      	str	r0, [r7, #4]
    181c:	460b      	mov	r3, r1
    181e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    1820:	78fb      	ldrb	r3, [r7, #3]
    1822:	2b00      	cmp	r3, #0
    1824:	d006      	beq.n	1834 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
    1826:	4b09      	ldr	r3, [pc, #36]	; (184c <RCC_APB2PeriphClockCmd+0x38>)
    1828:	699a      	ldr	r2, [r3, #24]
    182a:	4908      	ldr	r1, [pc, #32]	; (184c <RCC_APB2PeriphClockCmd+0x38>)
    182c:	687b      	ldr	r3, [r7, #4]
    182e:	4313      	orrs	r3, r2
    1830:	618b      	str	r3, [r1, #24]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
    1832:	e006      	b.n	1842 <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
    1834:	4b05      	ldr	r3, [pc, #20]	; (184c <RCC_APB2PeriphClockCmd+0x38>)
    1836:	699a      	ldr	r2, [r3, #24]
    1838:	687b      	ldr	r3, [r7, #4]
    183a:	43db      	mvns	r3, r3
    183c:	4903      	ldr	r1, [pc, #12]	; (184c <RCC_APB2PeriphClockCmd+0x38>)
    183e:	4013      	ands	r3, r2
    1840:	618b      	str	r3, [r1, #24]
}
    1842:	bf00      	nop
    1844:	370c      	adds	r7, #12
    1846:	46bd      	mov	sp, r7
    1848:	bc80      	pop	{r7}
    184a:	4770      	bx	lr
    184c:	40021000 	.word	0x40021000

00001850 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
    1850:	b480      	push	{r7}
    1852:	b083      	sub	sp, #12
    1854:	af00      	add	r7, sp, #0
    1856:	6078      	str	r0, [r7, #4]
    1858:	460b      	mov	r3, r1
    185a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    185c:	78fb      	ldrb	r3, [r7, #3]
    185e:	2b00      	cmp	r3, #0
    1860:	d006      	beq.n	1870 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
    1862:	4b09      	ldr	r3, [pc, #36]	; (1888 <RCC_APB1PeriphClockCmd+0x38>)
    1864:	69da      	ldr	r2, [r3, #28]
    1866:	4908      	ldr	r1, [pc, #32]	; (1888 <RCC_APB1PeriphClockCmd+0x38>)
    1868:	687b      	ldr	r3, [r7, #4]
    186a:	4313      	orrs	r3, r2
    186c:	61cb      	str	r3, [r1, #28]
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
    186e:	e006      	b.n	187e <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
    1870:	4b05      	ldr	r3, [pc, #20]	; (1888 <RCC_APB1PeriphClockCmd+0x38>)
    1872:	69da      	ldr	r2, [r3, #28]
    1874:	687b      	ldr	r3, [r7, #4]
    1876:	43db      	mvns	r3, r3
    1878:	4903      	ldr	r1, [pc, #12]	; (1888 <RCC_APB1PeriphClockCmd+0x38>)
    187a:	4013      	ands	r3, r2
    187c:	61cb      	str	r3, [r1, #28]
}
    187e:	bf00      	nop
    1880:	370c      	adds	r7, #12
    1882:	46bd      	mov	sp, r7
    1884:	bc80      	pop	{r7}
    1886:	4770      	bx	lr
    1888:	40021000 	.word	0x40021000

0000188c <RCC_APB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
    188c:	b480      	push	{r7}
    188e:	b083      	sub	sp, #12
    1890:	af00      	add	r7, sp, #0
    1892:	6078      	str	r0, [r7, #4]
    1894:	460b      	mov	r3, r1
    1896:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    1898:	78fb      	ldrb	r3, [r7, #3]
    189a:	2b00      	cmp	r3, #0
    189c:	d006      	beq.n	18ac <RCC_APB2PeriphResetCmd+0x20>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
    189e:	4b09      	ldr	r3, [pc, #36]	; (18c4 <RCC_APB2PeriphResetCmd+0x38>)
    18a0:	68da      	ldr	r2, [r3, #12]
    18a2:	4908      	ldr	r1, [pc, #32]	; (18c4 <RCC_APB2PeriphResetCmd+0x38>)
    18a4:	687b      	ldr	r3, [r7, #4]
    18a6:	4313      	orrs	r3, r2
    18a8:	60cb      	str	r3, [r1, #12]
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
  }
}
    18aa:	e006      	b.n	18ba <RCC_APB2PeriphResetCmd+0x2e>
    RCC->APB2RSTR &= ~RCC_APB2Periph;
    18ac:	4b05      	ldr	r3, [pc, #20]	; (18c4 <RCC_APB2PeriphResetCmd+0x38>)
    18ae:	68da      	ldr	r2, [r3, #12]
    18b0:	687b      	ldr	r3, [r7, #4]
    18b2:	43db      	mvns	r3, r3
    18b4:	4903      	ldr	r1, [pc, #12]	; (18c4 <RCC_APB2PeriphResetCmd+0x38>)
    18b6:	4013      	ands	r3, r2
    18b8:	60cb      	str	r3, [r1, #12]
}
    18ba:	bf00      	nop
    18bc:	370c      	adds	r7, #12
    18be:	46bd      	mov	sp, r7
    18c0:	bc80      	pop	{r7}
    18c2:	4770      	bx	lr
    18c4:	40021000 	.word	0x40021000

000018c8 <RCC_APB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
    18c8:	b480      	push	{r7}
    18ca:	b083      	sub	sp, #12
    18cc:	af00      	add	r7, sp, #0
    18ce:	6078      	str	r0, [r7, #4]
    18d0:	460b      	mov	r3, r1
    18d2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    18d4:	78fb      	ldrb	r3, [r7, #3]
    18d6:	2b00      	cmp	r3, #0
    18d8:	d006      	beq.n	18e8 <RCC_APB1PeriphResetCmd+0x20>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
    18da:	4b09      	ldr	r3, [pc, #36]	; (1900 <RCC_APB1PeriphResetCmd+0x38>)
    18dc:	691a      	ldr	r2, [r3, #16]
    18de:	4908      	ldr	r1, [pc, #32]	; (1900 <RCC_APB1PeriphResetCmd+0x38>)
    18e0:	687b      	ldr	r3, [r7, #4]
    18e2:	4313      	orrs	r3, r2
    18e4:	610b      	str	r3, [r1, #16]
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
  }
}
    18e6:	e006      	b.n	18f6 <RCC_APB1PeriphResetCmd+0x2e>
    RCC->APB1RSTR &= ~RCC_APB1Periph;
    18e8:	4b05      	ldr	r3, [pc, #20]	; (1900 <RCC_APB1PeriphResetCmd+0x38>)
    18ea:	691a      	ldr	r2, [r3, #16]
    18ec:	687b      	ldr	r3, [r7, #4]
    18ee:	43db      	mvns	r3, r3
    18f0:	4903      	ldr	r1, [pc, #12]	; (1900 <RCC_APB1PeriphResetCmd+0x38>)
    18f2:	4013      	ands	r3, r2
    18f4:	610b      	str	r3, [r1, #16]
}
    18f6:	bf00      	nop
    18f8:	370c      	adds	r7, #12
    18fa:	46bd      	mov	sp, r7
    18fc:	bc80      	pop	{r7}
    18fe:	4770      	bx	lr
    1900:	40021000 	.word	0x40021000

00001904 <RCC_BackupResetCmd>:
  * @param  NewState: new state of the Backup domain reset.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_BackupResetCmd(FunctionalState NewState)
{
    1904:	b480      	push	{r7}
    1906:	b083      	sub	sp, #12
    1908:	af00      	add	r7, sp, #0
    190a:	4603      	mov	r3, r0
    190c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
    190e:	4a04      	ldr	r2, [pc, #16]	; (1920 <RCC_BackupResetCmd+0x1c>)
    1910:	79fb      	ldrb	r3, [r7, #7]
    1912:	6013      	str	r3, [r2, #0]
}
    1914:	bf00      	nop
    1916:	370c      	adds	r7, #12
    1918:	46bd      	mov	sp, r7
    191a:	bc80      	pop	{r7}
    191c:	4770      	bx	lr
    191e:	bf00      	nop
    1920:	42420440 	.word	0x42420440

00001924 <RCC_ClockSecuritySystemCmd>:
  * @param  NewState: new state of the Clock Security System..
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
{
    1924:	b480      	push	{r7}
    1926:	b083      	sub	sp, #12
    1928:	af00      	add	r7, sp, #0
    192a:	4603      	mov	r3, r0
    192c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
    192e:	4a04      	ldr	r2, [pc, #16]	; (1940 <RCC_ClockSecuritySystemCmd+0x1c>)
    1930:	79fb      	ldrb	r3, [r7, #7]
    1932:	6013      	str	r3, [r2, #0]
}
    1934:	bf00      	nop
    1936:	370c      	adds	r7, #12
    1938:	46bd      	mov	sp, r7
    193a:	bc80      	pop	{r7}
    193c:	4770      	bx	lr
    193e:	bf00      	nop
    1940:	4242004c 	.word	0x4242004c

00001944 <RCC_MCOConfig>:
  *     @arg RCC_MCO_PLLCLK_Div2: PLL clock divided by 2 selected
  *   
  * @retval None
  */
void RCC_MCOConfig(uint8_t RCC_MCO)
{
    1944:	b480      	push	{r7}
    1946:	b083      	sub	sp, #12
    1948:	af00      	add	r7, sp, #0
    194a:	4603      	mov	r3, r0
    194c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCO));

  /* Perform Byte access to MCO bits to select the MCO source */
  *(__IO uint8_t *) CFGR_BYTE4_ADDRESS = RCC_MCO;
    194e:	4a04      	ldr	r2, [pc, #16]	; (1960 <RCC_MCOConfig+0x1c>)
    1950:	79fb      	ldrb	r3, [r7, #7]
    1952:	7013      	strb	r3, [r2, #0]
}
    1954:	bf00      	nop
    1956:	370c      	adds	r7, #12
    1958:	46bd      	mov	sp, r7
    195a:	bc80      	pop	{r7}
    195c:	4770      	bx	lr
    195e:	bf00      	nop
    1960:	40021007 	.word	0x40021007

00001964 <RCC_GetFlagStatus>:
  *     @arg RCC_FLAG_LPWRRST: Low Power reset
  *   
  * @retval The new state of RCC_FLAG (SET or RESET).
  */
FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
{
    1964:	b480      	push	{r7}
    1966:	b087      	sub	sp, #28
    1968:	af00      	add	r7, sp, #0
    196a:	4603      	mov	r3, r0
    196c:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0;
    196e:	2300      	movs	r3, #0
    1970:	60fb      	str	r3, [r7, #12]
  uint32_t statusreg = 0;
    1972:	2300      	movs	r3, #0
    1974:	617b      	str	r3, [r7, #20]
  FlagStatus bitstatus = RESET;
    1976:	2300      	movs	r3, #0
    1978:	74fb      	strb	r3, [r7, #19]
  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
    197a:	79fb      	ldrb	r3, [r7, #7]
    197c:	095b      	lsrs	r3, r3, #5
    197e:	b2db      	uxtb	r3, r3
    1980:	60fb      	str	r3, [r7, #12]
  if (tmp == 1)               /* The flag to check is in CR register */
    1982:	68fb      	ldr	r3, [r7, #12]
    1984:	2b01      	cmp	r3, #1
    1986:	d103      	bne.n	1990 <RCC_GetFlagStatus+0x2c>
  {
    statusreg = RCC->CR;
    1988:	4b12      	ldr	r3, [pc, #72]	; (19d4 <RCC_GetFlagStatus+0x70>)
    198a:	681b      	ldr	r3, [r3, #0]
    198c:	617b      	str	r3, [r7, #20]
    198e:	e009      	b.n	19a4 <RCC_GetFlagStatus+0x40>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
    1990:	68fb      	ldr	r3, [r7, #12]
    1992:	2b02      	cmp	r3, #2
    1994:	d103      	bne.n	199e <RCC_GetFlagStatus+0x3a>
  {
    statusreg = RCC->BDCR;
    1996:	4b0f      	ldr	r3, [pc, #60]	; (19d4 <RCC_GetFlagStatus+0x70>)
    1998:	6a1b      	ldr	r3, [r3, #32]
    199a:	617b      	str	r3, [r7, #20]
    199c:	e002      	b.n	19a4 <RCC_GetFlagStatus+0x40>
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
    199e:	4b0d      	ldr	r3, [pc, #52]	; (19d4 <RCC_GetFlagStatus+0x70>)
    19a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    19a2:	617b      	str	r3, [r7, #20]
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_Mask;
    19a4:	79fb      	ldrb	r3, [r7, #7]
    19a6:	f003 031f 	and.w	r3, r3, #31
    19aa:	60fb      	str	r3, [r7, #12]
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
    19ac:	697a      	ldr	r2, [r7, #20]
    19ae:	68fb      	ldr	r3, [r7, #12]
    19b0:	fa22 f303 	lsr.w	r3, r2, r3
    19b4:	f003 0301 	and.w	r3, r3, #1
    19b8:	2b00      	cmp	r3, #0
    19ba:	d002      	beq.n	19c2 <RCC_GetFlagStatus+0x5e>
  {
    bitstatus = SET;
    19bc:	2301      	movs	r3, #1
    19be:	74fb      	strb	r3, [r7, #19]
    19c0:	e001      	b.n	19c6 <RCC_GetFlagStatus+0x62>
  }
  else
  {
    bitstatus = RESET;
    19c2:	2300      	movs	r3, #0
    19c4:	74fb      	strb	r3, [r7, #19]
  }

  /* Return the flag status */
  return bitstatus;
    19c6:	7cfb      	ldrb	r3, [r7, #19]
}
    19c8:	4618      	mov	r0, r3
    19ca:	371c      	adds	r7, #28
    19cc:	46bd      	mov	sp, r7
    19ce:	bc80      	pop	{r7}
    19d0:	4770      	bx	lr
    19d2:	bf00      	nop
    19d4:	40021000 	.word	0x40021000

000019d8 <RCC_ClearFlag>:
  *   RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST
  * @param  None
  * @retval None
  */
void RCC_ClearFlag(void)
{
    19d8:	b480      	push	{r7}
    19da:	af00      	add	r7, sp, #0
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= CSR_RMVF_Set;
    19dc:	4b04      	ldr	r3, [pc, #16]	; (19f0 <RCC_ClearFlag+0x18>)
    19de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    19e0:	4a03      	ldr	r2, [pc, #12]	; (19f0 <RCC_ClearFlag+0x18>)
    19e2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
    19e6:	6253      	str	r3, [r2, #36]	; 0x24
}
    19e8:	bf00      	nop
    19ea:	46bd      	mov	sp, r7
    19ec:	bc80      	pop	{r7}
    19ee:	4770      	bx	lr
    19f0:	40021000 	.word	0x40021000

000019f4 <RCC_GetITStatus>:
  *     @arg RCC_IT_CSS: Clock Security System interrupt
  *   
  * @retval The new state of RCC_IT (SET or RESET).
  */
ITStatus RCC_GetITStatus(uint8_t RCC_IT)
{
    19f4:	b480      	push	{r7}
    19f6:	b085      	sub	sp, #20
    19f8:	af00      	add	r7, sp, #0
    19fa:	4603      	mov	r3, r0
    19fc:	71fb      	strb	r3, [r7, #7]
  ITStatus bitstatus = RESET;
    19fe:	2300      	movs	r3, #0
    1a00:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_RCC_GET_IT(RCC_IT));

  /* Check the status of the specified RCC interrupt */
  if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
    1a02:	4b08      	ldr	r3, [pc, #32]	; (1a24 <RCC_GetITStatus+0x30>)
    1a04:	689a      	ldr	r2, [r3, #8]
    1a06:	79fb      	ldrb	r3, [r7, #7]
    1a08:	4013      	ands	r3, r2
    1a0a:	2b00      	cmp	r3, #0
    1a0c:	d002      	beq.n	1a14 <RCC_GetITStatus+0x20>
  {
    bitstatus = SET;
    1a0e:	2301      	movs	r3, #1
    1a10:	73fb      	strb	r3, [r7, #15]
    1a12:	e001      	b.n	1a18 <RCC_GetITStatus+0x24>
  }
  else
  {
    bitstatus = RESET;
    1a14:	2300      	movs	r3, #0
    1a16:	73fb      	strb	r3, [r7, #15]
  }

  /* Return the RCC_IT status */
  return  bitstatus;
    1a18:	7bfb      	ldrb	r3, [r7, #15]
}
    1a1a:	4618      	mov	r0, r3
    1a1c:	3714      	adds	r7, #20
    1a1e:	46bd      	mov	sp, r7
    1a20:	bc80      	pop	{r7}
    1a22:	4770      	bx	lr
    1a24:	40021000 	.word	0x40021000

00001a28 <RCC_ClearITPendingBit>:
  *   
  *     @arg RCC_IT_CSS: Clock Security System interrupt
  * @retval None
  */
void RCC_ClearITPendingBit(uint8_t RCC_IT)
{
    1a28:	b480      	push	{r7}
    1a2a:	b083      	sub	sp, #12
    1a2c:	af00      	add	r7, sp, #0
    1a2e:	4603      	mov	r3, r0
    1a30:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_CLEAR_IT(RCC_IT));

  /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
     pending bits */
  *(__IO uint8_t *) CIR_BYTE3_ADDRESS = RCC_IT;
    1a32:	4a04      	ldr	r2, [pc, #16]	; (1a44 <RCC_ClearITPendingBit+0x1c>)
    1a34:	79fb      	ldrb	r3, [r7, #7]
    1a36:	7013      	strb	r3, [r2, #0]
}
    1a38:	bf00      	nop
    1a3a:	370c      	adds	r7, #12
    1a3c:	46bd      	mov	sp, r7
    1a3e:	bc80      	pop	{r7}
    1a40:	4770      	bx	lr
    1a42:	bf00      	nop
    1a44:	4002100a 	.word	0x4002100a

00001a48 <GPIO_DeInit>:
  * @brief  Deinitializes the GPIOx peripheral registers to their default reset values.
  * @param  GPIOx: where x can be (A..G) to select the GPIO peripheral.
  * @retval None
  */
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
    1a48:	b580      	push	{r7, lr}
    1a4a:	b082      	sub	sp, #8
    1a4c:	af00      	add	r7, sp, #0
    1a4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  if (GPIOx == GPIOA)
    1a50:	687b      	ldr	r3, [r7, #4]
    1a52:	4a2f      	ldr	r2, [pc, #188]	; (1b10 <GPIO_DeInit+0xc8>)
    1a54:	4293      	cmp	r3, r2
    1a56:	d108      	bne.n	1a6a <GPIO_DeInit+0x22>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, ENABLE);
    1a58:	2101      	movs	r1, #1
    1a5a:	2004      	movs	r0, #4
    1a5c:	f7ff ff16 	bl	188c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, DISABLE);
    1a60:	2100      	movs	r1, #0
    1a62:	2004      	movs	r0, #4
    1a64:	f7ff ff12 	bl	188c <RCC_APB2PeriphResetCmd>
    {
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
    }
  }
}
    1a68:	e04e      	b.n	1b08 <GPIO_DeInit+0xc0>
  else if (GPIOx == GPIOB)
    1a6a:	687b      	ldr	r3, [r7, #4]
    1a6c:	4a29      	ldr	r2, [pc, #164]	; (1b14 <GPIO_DeInit+0xcc>)
    1a6e:	4293      	cmp	r3, r2
    1a70:	d108      	bne.n	1a84 <GPIO_DeInit+0x3c>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, ENABLE);
    1a72:	2101      	movs	r1, #1
    1a74:	2008      	movs	r0, #8
    1a76:	f7ff ff09 	bl	188c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, DISABLE);
    1a7a:	2100      	movs	r1, #0
    1a7c:	2008      	movs	r0, #8
    1a7e:	f7ff ff05 	bl	188c <RCC_APB2PeriphResetCmd>
}
    1a82:	e041      	b.n	1b08 <GPIO_DeInit+0xc0>
  else if (GPIOx == GPIOC)
    1a84:	687b      	ldr	r3, [r7, #4]
    1a86:	4a24      	ldr	r2, [pc, #144]	; (1b18 <GPIO_DeInit+0xd0>)
    1a88:	4293      	cmp	r3, r2
    1a8a:	d108      	bne.n	1a9e <GPIO_DeInit+0x56>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, ENABLE);
    1a8c:	2101      	movs	r1, #1
    1a8e:	2010      	movs	r0, #16
    1a90:	f7ff fefc 	bl	188c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, DISABLE);
    1a94:	2100      	movs	r1, #0
    1a96:	2010      	movs	r0, #16
    1a98:	f7ff fef8 	bl	188c <RCC_APB2PeriphResetCmd>
}
    1a9c:	e034      	b.n	1b08 <GPIO_DeInit+0xc0>
  else if (GPIOx == GPIOD)
    1a9e:	687b      	ldr	r3, [r7, #4]
    1aa0:	4a1e      	ldr	r2, [pc, #120]	; (1b1c <GPIO_DeInit+0xd4>)
    1aa2:	4293      	cmp	r3, r2
    1aa4:	d108      	bne.n	1ab8 <GPIO_DeInit+0x70>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, ENABLE);
    1aa6:	2101      	movs	r1, #1
    1aa8:	2020      	movs	r0, #32
    1aaa:	f7ff feef 	bl	188c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, DISABLE);
    1aae:	2100      	movs	r1, #0
    1ab0:	2020      	movs	r0, #32
    1ab2:	f7ff feeb 	bl	188c <RCC_APB2PeriphResetCmd>
}
    1ab6:	e027      	b.n	1b08 <GPIO_DeInit+0xc0>
  else if (GPIOx == GPIOE)
    1ab8:	687b      	ldr	r3, [r7, #4]
    1aba:	4a19      	ldr	r2, [pc, #100]	; (1b20 <GPIO_DeInit+0xd8>)
    1abc:	4293      	cmp	r3, r2
    1abe:	d108      	bne.n	1ad2 <GPIO_DeInit+0x8a>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, ENABLE);
    1ac0:	2101      	movs	r1, #1
    1ac2:	2040      	movs	r0, #64	; 0x40
    1ac4:	f7ff fee2 	bl	188c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, DISABLE);
    1ac8:	2100      	movs	r1, #0
    1aca:	2040      	movs	r0, #64	; 0x40
    1acc:	f7ff fede 	bl	188c <RCC_APB2PeriphResetCmd>
}
    1ad0:	e01a      	b.n	1b08 <GPIO_DeInit+0xc0>
  else if (GPIOx == GPIOF)
    1ad2:	687b      	ldr	r3, [r7, #4]
    1ad4:	4a13      	ldr	r2, [pc, #76]	; (1b24 <GPIO_DeInit+0xdc>)
    1ad6:	4293      	cmp	r3, r2
    1ad8:	d108      	bne.n	1aec <GPIO_DeInit+0xa4>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, ENABLE);
    1ada:	2101      	movs	r1, #1
    1adc:	2080      	movs	r0, #128	; 0x80
    1ade:	f7ff fed5 	bl	188c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, DISABLE);
    1ae2:	2100      	movs	r1, #0
    1ae4:	2080      	movs	r0, #128	; 0x80
    1ae6:	f7ff fed1 	bl	188c <RCC_APB2PeriphResetCmd>
}
    1aea:	e00d      	b.n	1b08 <GPIO_DeInit+0xc0>
    if (GPIOx == GPIOG)
    1aec:	687b      	ldr	r3, [r7, #4]
    1aee:	4a0e      	ldr	r2, [pc, #56]	; (1b28 <GPIO_DeInit+0xe0>)
    1af0:	4293      	cmp	r3, r2
    1af2:	d109      	bne.n	1b08 <GPIO_DeInit+0xc0>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, ENABLE);
    1af4:	2101      	movs	r1, #1
    1af6:	f44f 7080 	mov.w	r0, #256	; 0x100
    1afa:	f7ff fec7 	bl	188c <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
    1afe:	2100      	movs	r1, #0
    1b00:	f44f 7080 	mov.w	r0, #256	; 0x100
    1b04:	f7ff fec2 	bl	188c <RCC_APB2PeriphResetCmd>
}
    1b08:	bf00      	nop
    1b0a:	3708      	adds	r7, #8
    1b0c:	46bd      	mov	sp, r7
    1b0e:	bd80      	pop	{r7, pc}
    1b10:	40010800 	.word	0x40010800
    1b14:	40010c00 	.word	0x40010c00
    1b18:	40011000 	.word	0x40011000
    1b1c:	40011400 	.word	0x40011400
    1b20:	40011800 	.word	0x40011800
    1b24:	40011c00 	.word	0x40011c00
    1b28:	40012000 	.word	0x40012000

00001b2c <GPIO_AFIODeInit>:
  *   and EXTI configuration) registers to their default reset values.
  * @param  None
  * @retval None
  */
void GPIO_AFIODeInit(void)
{
    1b2c:	b580      	push	{r7, lr}
    1b2e:	af00      	add	r7, sp, #0
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, ENABLE);
    1b30:	2101      	movs	r1, #1
    1b32:	2001      	movs	r0, #1
    1b34:	f7ff feaa 	bl	188c <RCC_APB2PeriphResetCmd>
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, DISABLE);
    1b38:	2100      	movs	r1, #0
    1b3a:	2001      	movs	r0, #1
    1b3c:	f7ff fea6 	bl	188c <RCC_APB2PeriphResetCmd>
}
    1b40:	bf00      	nop
    1b42:	bd80      	pop	{r7, pc}

00001b44 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
  *         contains the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
    1b44:	b480      	push	{r7}
    1b46:	b089      	sub	sp, #36	; 0x24
    1b48:	af00      	add	r7, sp, #0
    1b4a:	6078      	str	r0, [r7, #4]
    1b4c:	6039      	str	r1, [r7, #0]
  uint32_t currentmode = 0x00, currentpin = 0x00, pinpos = 0x00, pos = 0x00;
    1b4e:	2300      	movs	r3, #0
    1b50:	61fb      	str	r3, [r7, #28]
    1b52:	2300      	movs	r3, #0
    1b54:	613b      	str	r3, [r7, #16]
    1b56:	2300      	movs	r3, #0
    1b58:	61bb      	str	r3, [r7, #24]
    1b5a:	2300      	movs	r3, #0
    1b5c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg = 0x00, pinmask = 0x00;
    1b5e:	2300      	movs	r3, #0
    1b60:	617b      	str	r3, [r7, #20]
    1b62:	2300      	movs	r3, #0
    1b64:	60bb      	str	r3, [r7, #8]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
    1b66:	683b      	ldr	r3, [r7, #0]
    1b68:	78db      	ldrb	r3, [r3, #3]
    1b6a:	f003 030f 	and.w	r3, r3, #15
    1b6e:	61fb      	str	r3, [r7, #28]
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
    1b70:	683b      	ldr	r3, [r7, #0]
    1b72:	78db      	ldrb	r3, [r3, #3]
    1b74:	f003 0310 	and.w	r3, r3, #16
    1b78:	2b00      	cmp	r3, #0
    1b7a:	d005      	beq.n	1b88 <GPIO_Init+0x44>
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
    1b7c:	683b      	ldr	r3, [r7, #0]
    1b7e:	789b      	ldrb	r3, [r3, #2]
    1b80:	461a      	mov	r2, r3
    1b82:	69fb      	ldr	r3, [r7, #28]
    1b84:	4313      	orrs	r3, r2
    1b86:	61fb      	str	r3, [r7, #28]
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
    1b88:	683b      	ldr	r3, [r7, #0]
    1b8a:	881b      	ldrh	r3, [r3, #0]
    1b8c:	b2db      	uxtb	r3, r3
    1b8e:	2b00      	cmp	r3, #0
    1b90:	d044      	beq.n	1c1c <GPIO_Init+0xd8>
  {
    tmpreg = GPIOx->CRL;
    1b92:	687b      	ldr	r3, [r7, #4]
    1b94:	681b      	ldr	r3, [r3, #0]
    1b96:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    1b98:	2300      	movs	r3, #0
    1b9a:	61bb      	str	r3, [r7, #24]
    1b9c:	e038      	b.n	1c10 <GPIO_Init+0xcc>
    {
      pos = ((uint32_t)0x01) << pinpos;
    1b9e:	2201      	movs	r2, #1
    1ba0:	69bb      	ldr	r3, [r7, #24]
    1ba2:	fa02 f303 	lsl.w	r3, r2, r3
    1ba6:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
    1ba8:	683b      	ldr	r3, [r7, #0]
    1baa:	881b      	ldrh	r3, [r3, #0]
    1bac:	461a      	mov	r2, r3
    1bae:	68fb      	ldr	r3, [r7, #12]
    1bb0:	4013      	ands	r3, r2
    1bb2:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
    1bb4:	693a      	ldr	r2, [r7, #16]
    1bb6:	68fb      	ldr	r3, [r7, #12]
    1bb8:	429a      	cmp	r2, r3
    1bba:	d126      	bne.n	1c0a <GPIO_Init+0xc6>
      {
        pos = pinpos << 2;
    1bbc:	69bb      	ldr	r3, [r7, #24]
    1bbe:	009b      	lsls	r3, r3, #2
    1bc0:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
    1bc2:	220f      	movs	r2, #15
    1bc4:	68fb      	ldr	r3, [r7, #12]
    1bc6:	fa02 f303 	lsl.w	r3, r2, r3
    1bca:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
    1bcc:	68bb      	ldr	r3, [r7, #8]
    1bce:	43db      	mvns	r3, r3
    1bd0:	697a      	ldr	r2, [r7, #20]
    1bd2:	4013      	ands	r3, r2
    1bd4:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
    1bd6:	69fa      	ldr	r2, [r7, #28]
    1bd8:	68fb      	ldr	r3, [r7, #12]
    1bda:	fa02 f303 	lsl.w	r3, r2, r3
    1bde:	697a      	ldr	r2, [r7, #20]
    1be0:	4313      	orrs	r3, r2
    1be2:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
    1be4:	683b      	ldr	r3, [r7, #0]
    1be6:	78db      	ldrb	r3, [r3, #3]
    1be8:	2b28      	cmp	r3, #40	; 0x28
    1bea:	d105      	bne.n	1bf8 <GPIO_Init+0xb4>
        {
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
    1bec:	2201      	movs	r2, #1
    1bee:	69bb      	ldr	r3, [r7, #24]
    1bf0:	409a      	lsls	r2, r3
    1bf2:	687b      	ldr	r3, [r7, #4]
    1bf4:	615a      	str	r2, [r3, #20]
    1bf6:	e008      	b.n	1c0a <GPIO_Init+0xc6>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
    1bf8:	683b      	ldr	r3, [r7, #0]
    1bfa:	78db      	ldrb	r3, [r3, #3]
    1bfc:	2b48      	cmp	r3, #72	; 0x48
    1bfe:	d104      	bne.n	1c0a <GPIO_Init+0xc6>
          {
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
    1c00:	2201      	movs	r2, #1
    1c02:	69bb      	ldr	r3, [r7, #24]
    1c04:	409a      	lsls	r2, r3
    1c06:	687b      	ldr	r3, [r7, #4]
    1c08:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    1c0a:	69bb      	ldr	r3, [r7, #24]
    1c0c:	3301      	adds	r3, #1
    1c0e:	61bb      	str	r3, [r7, #24]
    1c10:	69bb      	ldr	r3, [r7, #24]
    1c12:	2b07      	cmp	r3, #7
    1c14:	d9c3      	bls.n	1b9e <GPIO_Init+0x5a>
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
    1c16:	687b      	ldr	r3, [r7, #4]
    1c18:	697a      	ldr	r2, [r7, #20]
    1c1a:	601a      	str	r2, [r3, #0]
  }
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
    1c1c:	683b      	ldr	r3, [r7, #0]
    1c1e:	881b      	ldrh	r3, [r3, #0]
    1c20:	2bff      	cmp	r3, #255	; 0xff
    1c22:	d946      	bls.n	1cb2 <GPIO_Init+0x16e>
  {
    tmpreg = GPIOx->CRH;
    1c24:	687b      	ldr	r3, [r7, #4]
    1c26:	685b      	ldr	r3, [r3, #4]
    1c28:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    1c2a:	2300      	movs	r3, #0
    1c2c:	61bb      	str	r3, [r7, #24]
    1c2e:	e03a      	b.n	1ca6 <GPIO_Init+0x162>
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
    1c30:	69bb      	ldr	r3, [r7, #24]
    1c32:	3308      	adds	r3, #8
    1c34:	2201      	movs	r2, #1
    1c36:	fa02 f303 	lsl.w	r3, r2, r3
    1c3a:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
    1c3c:	683b      	ldr	r3, [r7, #0]
    1c3e:	881b      	ldrh	r3, [r3, #0]
    1c40:	461a      	mov	r2, r3
    1c42:	68fb      	ldr	r3, [r7, #12]
    1c44:	4013      	ands	r3, r2
    1c46:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
    1c48:	693a      	ldr	r2, [r7, #16]
    1c4a:	68fb      	ldr	r3, [r7, #12]
    1c4c:	429a      	cmp	r2, r3
    1c4e:	d127      	bne.n	1ca0 <GPIO_Init+0x15c>
      {
        pos = pinpos << 2;
    1c50:	69bb      	ldr	r3, [r7, #24]
    1c52:	009b      	lsls	r3, r3, #2
    1c54:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
    1c56:	220f      	movs	r2, #15
    1c58:	68fb      	ldr	r3, [r7, #12]
    1c5a:	fa02 f303 	lsl.w	r3, r2, r3
    1c5e:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
    1c60:	68bb      	ldr	r3, [r7, #8]
    1c62:	43db      	mvns	r3, r3
    1c64:	697a      	ldr	r2, [r7, #20]
    1c66:	4013      	ands	r3, r2
    1c68:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
    1c6a:	69fa      	ldr	r2, [r7, #28]
    1c6c:	68fb      	ldr	r3, [r7, #12]
    1c6e:	fa02 f303 	lsl.w	r3, r2, r3
    1c72:	697a      	ldr	r2, [r7, #20]
    1c74:	4313      	orrs	r3, r2
    1c76:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
    1c78:	683b      	ldr	r3, [r7, #0]
    1c7a:	78db      	ldrb	r3, [r3, #3]
    1c7c:	2b28      	cmp	r3, #40	; 0x28
    1c7e:	d105      	bne.n	1c8c <GPIO_Init+0x148>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
    1c80:	69bb      	ldr	r3, [r7, #24]
    1c82:	3308      	adds	r3, #8
    1c84:	2201      	movs	r2, #1
    1c86:	409a      	lsls	r2, r3
    1c88:	687b      	ldr	r3, [r7, #4]
    1c8a:	615a      	str	r2, [r3, #20]
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
    1c8c:	683b      	ldr	r3, [r7, #0]
    1c8e:	78db      	ldrb	r3, [r3, #3]
    1c90:	2b48      	cmp	r3, #72	; 0x48
    1c92:	d105      	bne.n	1ca0 <GPIO_Init+0x15c>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
    1c94:	69bb      	ldr	r3, [r7, #24]
    1c96:	3308      	adds	r3, #8
    1c98:	2201      	movs	r2, #1
    1c9a:	409a      	lsls	r2, r3
    1c9c:	687b      	ldr	r3, [r7, #4]
    1c9e:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    1ca0:	69bb      	ldr	r3, [r7, #24]
    1ca2:	3301      	adds	r3, #1
    1ca4:	61bb      	str	r3, [r7, #24]
    1ca6:	69bb      	ldr	r3, [r7, #24]
    1ca8:	2b07      	cmp	r3, #7
    1caa:	d9c1      	bls.n	1c30 <GPIO_Init+0xec>
        }
      }
    }
    GPIOx->CRH = tmpreg;
    1cac:	687b      	ldr	r3, [r7, #4]
    1cae:	697a      	ldr	r2, [r7, #20]
    1cb0:	605a      	str	r2, [r3, #4]
  }
}
    1cb2:	bf00      	nop
    1cb4:	3724      	adds	r7, #36	; 0x24
    1cb6:	46bd      	mov	sp, r7
    1cb8:	bc80      	pop	{r7}
    1cba:	4770      	bx	lr

00001cbc <GPIO_StructInit>:
  * @param  GPIO_InitStruct : pointer to a GPIO_InitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
    1cbc:	b480      	push	{r7}
    1cbe:	b083      	sub	sp, #12
    1cc0:	af00      	add	r7, sp, #0
    1cc2:	6078      	str	r0, [r7, #4]
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
    1cc4:	687b      	ldr	r3, [r7, #4]
    1cc6:	f64f 72ff 	movw	r2, #65535	; 0xffff
    1cca:	801a      	strh	r2, [r3, #0]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
    1ccc:	687b      	ldr	r3, [r7, #4]
    1cce:	2202      	movs	r2, #2
    1cd0:	709a      	strb	r2, [r3, #2]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN_FLOATING;
    1cd2:	687b      	ldr	r3, [r7, #4]
    1cd4:	2204      	movs	r2, #4
    1cd6:	70da      	strb	r2, [r3, #3]
}
    1cd8:	bf00      	nop
    1cda:	370c      	adds	r7, #12
    1cdc:	46bd      	mov	sp, r7
    1cde:	bc80      	pop	{r7}
    1ce0:	4770      	bx	lr

00001ce2 <GPIO_ReadInputDataBit>:
  * @param  GPIO_Pin:  specifies the port bit to read.
  *   This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
    1ce2:	b480      	push	{r7}
    1ce4:	b085      	sub	sp, #20
    1ce6:	af00      	add	r7, sp, #0
    1ce8:	6078      	str	r0, [r7, #4]
    1cea:	460b      	mov	r3, r1
    1cec:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
    1cee:	2300      	movs	r3, #0
    1cf0:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
    1cf2:	687b      	ldr	r3, [r7, #4]
    1cf4:	689a      	ldr	r2, [r3, #8]
    1cf6:	887b      	ldrh	r3, [r7, #2]
    1cf8:	4013      	ands	r3, r2
    1cfa:	2b00      	cmp	r3, #0
    1cfc:	d002      	beq.n	1d04 <GPIO_ReadInputDataBit+0x22>
  {
    bitstatus = (uint8_t)Bit_SET;
    1cfe:	2301      	movs	r3, #1
    1d00:	73fb      	strb	r3, [r7, #15]
    1d02:	e001      	b.n	1d08 <GPIO_ReadInputDataBit+0x26>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
    1d04:	2300      	movs	r3, #0
    1d06:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
    1d08:	7bfb      	ldrb	r3, [r7, #15]
}
    1d0a:	4618      	mov	r0, r3
    1d0c:	3714      	adds	r7, #20
    1d0e:	46bd      	mov	sp, r7
    1d10:	bc80      	pop	{r7}
    1d12:	4770      	bx	lr

00001d14 <GPIO_ReadInputData>:
  * @brief  Reads the specified GPIO input data port.
  * @param  GPIOx: where x can be (A..G) to select the GPIO peripheral.
  * @retval GPIO input data port value.
  */
uint16_t GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
{
    1d14:	b480      	push	{r7}
    1d16:	b083      	sub	sp, #12
    1d18:	af00      	add	r7, sp, #0
    1d1a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  return ((uint16_t)GPIOx->IDR);
    1d1c:	687b      	ldr	r3, [r7, #4]
    1d1e:	689b      	ldr	r3, [r3, #8]
    1d20:	b29b      	uxth	r3, r3
}
    1d22:	4618      	mov	r0, r3
    1d24:	370c      	adds	r7, #12
    1d26:	46bd      	mov	sp, r7
    1d28:	bc80      	pop	{r7}
    1d2a:	4770      	bx	lr

00001d2c <GPIO_ReadOutputDataBit>:
  * @param  GPIO_Pin:  specifies the port bit to read.
  *   This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The output port pin value.
  */
uint8_t GPIO_ReadOutputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
    1d2c:	b480      	push	{r7}
    1d2e:	b085      	sub	sp, #20
    1d30:	af00      	add	r7, sp, #0
    1d32:	6078      	str	r0, [r7, #4]
    1d34:	460b      	mov	r3, r1
    1d36:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
    1d38:	2300      	movs	r3, #0
    1d3a:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->ODR & GPIO_Pin) != (uint32_t)Bit_RESET)
    1d3c:	687b      	ldr	r3, [r7, #4]
    1d3e:	68da      	ldr	r2, [r3, #12]
    1d40:	887b      	ldrh	r3, [r7, #2]
    1d42:	4013      	ands	r3, r2
    1d44:	2b00      	cmp	r3, #0
    1d46:	d002      	beq.n	1d4e <GPIO_ReadOutputDataBit+0x22>
  {
    bitstatus = (uint8_t)Bit_SET;
    1d48:	2301      	movs	r3, #1
    1d4a:	73fb      	strb	r3, [r7, #15]
    1d4c:	e001      	b.n	1d52 <GPIO_ReadOutputDataBit+0x26>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
    1d4e:	2300      	movs	r3, #0
    1d50:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
    1d52:	7bfb      	ldrb	r3, [r7, #15]
}
    1d54:	4618      	mov	r0, r3
    1d56:	3714      	adds	r7, #20
    1d58:	46bd      	mov	sp, r7
    1d5a:	bc80      	pop	{r7}
    1d5c:	4770      	bx	lr

00001d5e <GPIO_ReadOutputData>:
  * @brief  Reads the specified GPIO output data port.
  * @param  GPIOx: where x can be (A..G) to select the GPIO peripheral.
  * @retval GPIO output data port value.
  */
uint16_t GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)
{
    1d5e:	b480      	push	{r7}
    1d60:	b083      	sub	sp, #12
    1d62:	af00      	add	r7, sp, #0
    1d64:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
    
  return ((uint16_t)GPIOx->ODR);
    1d66:	687b      	ldr	r3, [r7, #4]
    1d68:	68db      	ldr	r3, [r3, #12]
    1d6a:	b29b      	uxth	r3, r3
}
    1d6c:	4618      	mov	r0, r3
    1d6e:	370c      	adds	r7, #12
    1d70:	46bd      	mov	sp, r7
    1d72:	bc80      	pop	{r7}
    1d74:	4770      	bx	lr

00001d76 <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
    1d76:	b480      	push	{r7}
    1d78:	b083      	sub	sp, #12
    1d7a:	af00      	add	r7, sp, #0
    1d7c:	6078      	str	r0, [r7, #4]
    1d7e:	460b      	mov	r3, r1
    1d80:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
    1d82:	887a      	ldrh	r2, [r7, #2]
    1d84:	687b      	ldr	r3, [r7, #4]
    1d86:	611a      	str	r2, [r3, #16]
}
    1d88:	bf00      	nop
    1d8a:	370c      	adds	r7, #12
    1d8c:	46bd      	mov	sp, r7
    1d8e:	bc80      	pop	{r7}
    1d90:	4770      	bx	lr

00001d92 <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
    1d92:	b480      	push	{r7}
    1d94:	b083      	sub	sp, #12
    1d96:	af00      	add	r7, sp, #0
    1d98:	6078      	str	r0, [r7, #4]
    1d9a:	460b      	mov	r3, r1
    1d9c:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
    1d9e:	887a      	ldrh	r2, [r7, #2]
    1da0:	687b      	ldr	r3, [r7, #4]
    1da2:	615a      	str	r2, [r3, #20]
}
    1da4:	bf00      	nop
    1da6:	370c      	adds	r7, #12
    1da8:	46bd      	mov	sp, r7
    1daa:	bc80      	pop	{r7}
    1dac:	4770      	bx	lr

00001dae <GPIO_WriteBit>:
  *     @arg Bit_RESET: to clear the port pin
  *     @arg Bit_SET: to set the port pin
  * @retval None
  */
void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)
{
    1dae:	b480      	push	{r7}
    1db0:	b083      	sub	sp, #12
    1db2:	af00      	add	r7, sp, #0
    1db4:	6078      	str	r0, [r7, #4]
    1db6:	460b      	mov	r3, r1
    1db8:	807b      	strh	r3, [r7, #2]
    1dba:	4613      	mov	r3, r2
    1dbc:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal)); 
  
  if (BitVal != Bit_RESET)
    1dbe:	787b      	ldrb	r3, [r7, #1]
    1dc0:	2b00      	cmp	r3, #0
    1dc2:	d003      	beq.n	1dcc <GPIO_WriteBit+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
    1dc4:	887a      	ldrh	r2, [r7, #2]
    1dc6:	687b      	ldr	r3, [r7, #4]
    1dc8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin;
  }
}
    1dca:	e002      	b.n	1dd2 <GPIO_WriteBit+0x24>
    GPIOx->BRR = GPIO_Pin;
    1dcc:	887a      	ldrh	r2, [r7, #2]
    1dce:	687b      	ldr	r3, [r7, #4]
    1dd0:	615a      	str	r2, [r3, #20]
}
    1dd2:	bf00      	nop
    1dd4:	370c      	adds	r7, #12
    1dd6:	46bd      	mov	sp, r7
    1dd8:	bc80      	pop	{r7}
    1dda:	4770      	bx	lr

00001ddc <GPIO_Write>:
  * @param  GPIOx: where x can be (A..G) to select the GPIO peripheral.
  * @param  PortVal: specifies the value to be written to the port output data register.
  * @retval None
  */
void GPIO_Write(GPIO_TypeDef* GPIOx, uint16_t PortVal)
{
    1ddc:	b480      	push	{r7}
    1dde:	b083      	sub	sp, #12
    1de0:	af00      	add	r7, sp, #0
    1de2:	6078      	str	r0, [r7, #4]
    1de4:	460b      	mov	r3, r1
    1de6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  GPIOx->ODR = PortVal;
    1de8:	887a      	ldrh	r2, [r7, #2]
    1dea:	687b      	ldr	r3, [r7, #4]
    1dec:	60da      	str	r2, [r3, #12]
}
    1dee:	bf00      	nop
    1df0:	370c      	adds	r7, #12
    1df2:	46bd      	mov	sp, r7
    1df4:	bc80      	pop	{r7}
    1df6:	4770      	bx	lr

00001df8 <GPIO_PinLockConfig>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_PinLockConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
    1df8:	b480      	push	{r7}
    1dfa:	b085      	sub	sp, #20
    1dfc:	af00      	add	r7, sp, #0
    1dfe:	6078      	str	r0, [r7, #4]
    1e00:	460b      	mov	r3, r1
    1e02:	807b      	strh	r3, [r7, #2]
  uint32_t tmp = 0x00010000;
    1e04:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    1e08:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  tmp |= GPIO_Pin;
    1e0a:	887b      	ldrh	r3, [r7, #2]
    1e0c:	68fa      	ldr	r2, [r7, #12]
    1e0e:	4313      	orrs	r3, r2
    1e10:	60fb      	str	r3, [r7, #12]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
    1e12:	687b      	ldr	r3, [r7, #4]
    1e14:	68fa      	ldr	r2, [r7, #12]
    1e16:	619a      	str	r2, [r3, #24]
  /* Reset LCKK bit */
  GPIOx->LCKR =  GPIO_Pin;
    1e18:	887a      	ldrh	r2, [r7, #2]
    1e1a:	687b      	ldr	r3, [r7, #4]
    1e1c:	619a      	str	r2, [r3, #24]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
    1e1e:	687b      	ldr	r3, [r7, #4]
    1e20:	68fa      	ldr	r2, [r7, #12]
    1e22:	619a      	str	r2, [r3, #24]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
    1e24:	687b      	ldr	r3, [r7, #4]
    1e26:	699b      	ldr	r3, [r3, #24]
    1e28:	60fb      	str	r3, [r7, #12]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
    1e2a:	687b      	ldr	r3, [r7, #4]
    1e2c:	699b      	ldr	r3, [r3, #24]
    1e2e:	60fb      	str	r3, [r7, #12]
}
    1e30:	bf00      	nop
    1e32:	3714      	adds	r7, #20
    1e34:	46bd      	mov	sp, r7
    1e36:	bc80      	pop	{r7}
    1e38:	4770      	bx	lr

00001e3a <GPIO_EventOutputConfig>:
  * @param  GPIO_PinSource: specifies the pin for the Event output.
  *   This parameter can be GPIO_PinSourcex where x can be (0..15).
  * @retval None
  */
void GPIO_EventOutputConfig(uint8_t GPIO_PortSource, uint8_t GPIO_PinSource)
{
    1e3a:	b480      	push	{r7}
    1e3c:	b085      	sub	sp, #20
    1e3e:	af00      	add	r7, sp, #0
    1e40:	4603      	mov	r3, r0
    1e42:	460a      	mov	r2, r1
    1e44:	71fb      	strb	r3, [r7, #7]
    1e46:	4613      	mov	r3, r2
    1e48:	71bb      	strb	r3, [r7, #6]
  uint32_t tmpreg = 0x00;
    1e4a:	2300      	movs	r3, #0
    1e4c:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_GPIO_EVENTOUT_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
    
  tmpreg = AFIO->EVCR;
    1e4e:	4b0c      	ldr	r3, [pc, #48]	; (1e80 <GPIO_EventOutputConfig+0x46>)
    1e50:	681b      	ldr	r3, [r3, #0]
    1e52:	60fb      	str	r3, [r7, #12]
  /* Clear the PORT[6:4] and PIN[3:0] bits */
  tmpreg &= EVCR_PORTPINCONFIG_MASK;
    1e54:	68fa      	ldr	r2, [r7, #12]
    1e56:	f64f 7380 	movw	r3, #65408	; 0xff80
    1e5a:	4013      	ands	r3, r2
    1e5c:	60fb      	str	r3, [r7, #12]
  tmpreg |= (uint32_t)GPIO_PortSource << 0x04;
    1e5e:	79fb      	ldrb	r3, [r7, #7]
    1e60:	011b      	lsls	r3, r3, #4
    1e62:	68fa      	ldr	r2, [r7, #12]
    1e64:	4313      	orrs	r3, r2
    1e66:	60fb      	str	r3, [r7, #12]
  tmpreg |= GPIO_PinSource;
    1e68:	79bb      	ldrb	r3, [r7, #6]
    1e6a:	68fa      	ldr	r2, [r7, #12]
    1e6c:	4313      	orrs	r3, r2
    1e6e:	60fb      	str	r3, [r7, #12]
  AFIO->EVCR = tmpreg;
    1e70:	4a03      	ldr	r2, [pc, #12]	; (1e80 <GPIO_EventOutputConfig+0x46>)
    1e72:	68fb      	ldr	r3, [r7, #12]
    1e74:	6013      	str	r3, [r2, #0]
}
    1e76:	bf00      	nop
    1e78:	3714      	adds	r7, #20
    1e7a:	46bd      	mov	sp, r7
    1e7c:	bc80      	pop	{r7}
    1e7e:	4770      	bx	lr
    1e80:	40010000 	.word	0x40010000

00001e84 <GPIO_EventOutputCmd>:
  * @param  NewState: new state of the Event output.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void GPIO_EventOutputCmd(FunctionalState NewState)
{
    1e84:	b480      	push	{r7}
    1e86:	b083      	sub	sp, #12
    1e88:	af00      	add	r7, sp, #0
    1e8a:	4603      	mov	r3, r0
    1e8c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) EVCR_EVOE_BB = (uint32_t)NewState;
    1e8e:	4a04      	ldr	r2, [pc, #16]	; (1ea0 <GPIO_EventOutputCmd+0x1c>)
    1e90:	79fb      	ldrb	r3, [r7, #7]
    1e92:	6013      	str	r3, [r2, #0]
}
    1e94:	bf00      	nop
    1e96:	370c      	adds	r7, #12
    1e98:	46bd      	mov	sp, r7
    1e9a:	bc80      	pop	{r7}
    1e9c:	4770      	bx	lr
    1e9e:	bf00      	nop
    1ea0:	4220001c 	.word	0x4220001c

00001ea4 <GPIO_PinRemapConfig>:
  * @param  NewState: new state of the port pin remapping.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void GPIO_PinRemapConfig(uint32_t GPIO_Remap, FunctionalState NewState)
{
    1ea4:	b480      	push	{r7}
    1ea6:	b087      	sub	sp, #28
    1ea8:	af00      	add	r7, sp, #0
    1eaa:	6078      	str	r0, [r7, #4]
    1eac:	460b      	mov	r3, r1
    1eae:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp = 0x00, tmp1 = 0x00, tmpreg = 0x00, tmpmask = 0x00;
    1eb0:	2300      	movs	r3, #0
    1eb2:	613b      	str	r3, [r7, #16]
    1eb4:	2300      	movs	r3, #0
    1eb6:	60fb      	str	r3, [r7, #12]
    1eb8:	2300      	movs	r3, #0
    1eba:	617b      	str	r3, [r7, #20]
    1ebc:	2300      	movs	r3, #0
    1ebe:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if((GPIO_Remap & 0x80000000) == 0x80000000)
    1ec0:	687b      	ldr	r3, [r7, #4]
    1ec2:	2b00      	cmp	r3, #0
    1ec4:	da03      	bge.n	1ece <GPIO_PinRemapConfig+0x2a>
  {
    tmpreg = AFIO->MAPR2;
    1ec6:	4b2e      	ldr	r3, [pc, #184]	; (1f80 <GPIO_PinRemapConfig+0xdc>)
    1ec8:	69db      	ldr	r3, [r3, #28]
    1eca:	617b      	str	r3, [r7, #20]
    1ecc:	e002      	b.n	1ed4 <GPIO_PinRemapConfig+0x30>
  }
  else
  {
    tmpreg = AFIO->MAPR;
    1ece:	4b2c      	ldr	r3, [pc, #176]	; (1f80 <GPIO_PinRemapConfig+0xdc>)
    1ed0:	685b      	ldr	r3, [r3, #4]
    1ed2:	617b      	str	r3, [r7, #20]
  }

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
    1ed4:	687b      	ldr	r3, [r7, #4]
    1ed6:	0c1b      	lsrs	r3, r3, #16
    1ed8:	f003 030f 	and.w	r3, r3, #15
    1edc:	60bb      	str	r3, [r7, #8]
  tmp = GPIO_Remap & LSB_MASK;
    1ede:	687b      	ldr	r3, [r7, #4]
    1ee0:	b29b      	uxth	r3, r3
    1ee2:	613b      	str	r3, [r7, #16]

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
    1ee4:	687b      	ldr	r3, [r7, #4]
    1ee6:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    1eea:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
    1eee:	d10a      	bne.n	1f06 <GPIO_PinRemapConfig+0x62>
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
    1ef0:	697b      	ldr	r3, [r7, #20]
    1ef2:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
    1ef6:	617b      	str	r3, [r7, #20]
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
    1ef8:	4b21      	ldr	r3, [pc, #132]	; (1f80 <GPIO_PinRemapConfig+0xdc>)
    1efa:	685b      	ldr	r3, [r3, #4]
    1efc:	4a20      	ldr	r2, [pc, #128]	; (1f80 <GPIO_PinRemapConfig+0xdc>)
    1efe:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
    1f02:	6053      	str	r3, [r2, #4]
    1f04:	e021      	b.n	1f4a <GPIO_PinRemapConfig+0xa6>
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
    1f06:	687b      	ldr	r3, [r7, #4]
    1f08:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    1f0c:	2b00      	cmp	r3, #0
    1f0e:	d00e      	beq.n	1f2e <GPIO_PinRemapConfig+0x8a>
  {
    tmp1 = ((uint32_t)0x03) << tmpmask;
    1f10:	2203      	movs	r2, #3
    1f12:	68bb      	ldr	r3, [r7, #8]
    1f14:	fa02 f303 	lsl.w	r3, r2, r3
    1f18:	60fb      	str	r3, [r7, #12]
    tmpreg &= ~tmp1;
    1f1a:	68fb      	ldr	r3, [r7, #12]
    1f1c:	43db      	mvns	r3, r3
    1f1e:	697a      	ldr	r2, [r7, #20]
    1f20:	4013      	ands	r3, r2
    1f22:	617b      	str	r3, [r7, #20]
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
    1f24:	697b      	ldr	r3, [r7, #20]
    1f26:	f043 6370 	orr.w	r3, r3, #251658240	; 0xf000000
    1f2a:	617b      	str	r3, [r7, #20]
    1f2c:	e00d      	b.n	1f4a <GPIO_PinRemapConfig+0xa6>
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
    1f2e:	687b      	ldr	r3, [r7, #4]
    1f30:	0d5b      	lsrs	r3, r3, #21
    1f32:	011b      	lsls	r3, r3, #4
    1f34:	693a      	ldr	r2, [r7, #16]
    1f36:	fa02 f303 	lsl.w	r3, r2, r3
    1f3a:	43db      	mvns	r3, r3
    1f3c:	697a      	ldr	r2, [r7, #20]
    1f3e:	4013      	ands	r3, r2
    1f40:	617b      	str	r3, [r7, #20]
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
    1f42:	697b      	ldr	r3, [r7, #20]
    1f44:	f043 6370 	orr.w	r3, r3, #251658240	; 0xf000000
    1f48:	617b      	str	r3, [r7, #20]
  }

  if (NewState != DISABLE)
    1f4a:	78fb      	ldrb	r3, [r7, #3]
    1f4c:	2b00      	cmp	r3, #0
    1f4e:	d008      	beq.n	1f62 <GPIO_PinRemapConfig+0xbe>
  {
    tmpreg |= (tmp << ((GPIO_Remap >> 0x15)*0x10));
    1f50:	687b      	ldr	r3, [r7, #4]
    1f52:	0d5b      	lsrs	r3, r3, #21
    1f54:	011b      	lsls	r3, r3, #4
    1f56:	693a      	ldr	r2, [r7, #16]
    1f58:	fa02 f303 	lsl.w	r3, r2, r3
    1f5c:	697a      	ldr	r2, [r7, #20]
    1f5e:	4313      	orrs	r3, r2
    1f60:	617b      	str	r3, [r7, #20]
  }

  if((GPIO_Remap & 0x80000000) == 0x80000000)
    1f62:	687b      	ldr	r3, [r7, #4]
    1f64:	2b00      	cmp	r3, #0
    1f66:	da03      	bge.n	1f70 <GPIO_PinRemapConfig+0xcc>
  {
    AFIO->MAPR2 = tmpreg;
    1f68:	4a05      	ldr	r2, [pc, #20]	; (1f80 <GPIO_PinRemapConfig+0xdc>)
    1f6a:	697b      	ldr	r3, [r7, #20]
    1f6c:	61d3      	str	r3, [r2, #28]
  }
  else
  {
    AFIO->MAPR = tmpreg;
  }  
}
    1f6e:	e002      	b.n	1f76 <GPIO_PinRemapConfig+0xd2>
    AFIO->MAPR = tmpreg;
    1f70:	4a03      	ldr	r2, [pc, #12]	; (1f80 <GPIO_PinRemapConfig+0xdc>)
    1f72:	697b      	ldr	r3, [r7, #20]
    1f74:	6053      	str	r3, [r2, #4]
}
    1f76:	bf00      	nop
    1f78:	371c      	adds	r7, #28
    1f7a:	46bd      	mov	sp, r7
    1f7c:	bc80      	pop	{r7}
    1f7e:	4770      	bx	lr
    1f80:	40010000 	.word	0x40010000

00001f84 <GPIO_EXTILineConfig>:
  * @param  GPIO_PinSource: specifies the EXTI line to be configured.
  *   This parameter can be GPIO_PinSourcex where x can be (0..15).
  * @retval None
  */
void GPIO_EXTILineConfig(uint8_t GPIO_PortSource, uint8_t GPIO_PinSource)
{
    1f84:	b480      	push	{r7}
    1f86:	b085      	sub	sp, #20
    1f88:	af00      	add	r7, sp, #0
    1f8a:	4603      	mov	r3, r0
    1f8c:	460a      	mov	r2, r1
    1f8e:	71fb      	strb	r3, [r7, #7]
    1f90:	4613      	mov	r3, r2
    1f92:	71bb      	strb	r3, [r7, #6]
  uint32_t tmp = 0x00;
    1f94:	2300      	movs	r3, #0
    1f96:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((uint32_t)0x0F) << (0x04 * (GPIO_PinSource & (uint8_t)0x03));
    1f98:	79bb      	ldrb	r3, [r7, #6]
    1f9a:	f003 0303 	and.w	r3, r3, #3
    1f9e:	009b      	lsls	r3, r3, #2
    1fa0:	220f      	movs	r2, #15
    1fa2:	fa02 f303 	lsl.w	r3, r2, r3
    1fa6:	60fb      	str	r3, [r7, #12]
  AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
    1fa8:	4a15      	ldr	r2, [pc, #84]	; (2000 <GPIO_EXTILineConfig+0x7c>)
    1faa:	79bb      	ldrb	r3, [r7, #6]
    1fac:	089b      	lsrs	r3, r3, #2
    1fae:	b2db      	uxtb	r3, r3
    1fb0:	3302      	adds	r3, #2
    1fb2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
    1fb6:	68fb      	ldr	r3, [r7, #12]
    1fb8:	43db      	mvns	r3, r3
    1fba:	4811      	ldr	r0, [pc, #68]	; (2000 <GPIO_EXTILineConfig+0x7c>)
    1fbc:	79b9      	ldrb	r1, [r7, #6]
    1fbe:	0889      	lsrs	r1, r1, #2
    1fc0:	b2c9      	uxtb	r1, r1
    1fc2:	401a      	ands	r2, r3
    1fc4:	1c8b      	adds	r3, r1, #2
    1fc6:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
  AFIO->EXTICR[GPIO_PinSource >> 0x02] |= (((uint32_t)GPIO_PortSource) << (0x04 * (GPIO_PinSource & (uint8_t)0x03)));
    1fca:	4a0d      	ldr	r2, [pc, #52]	; (2000 <GPIO_EXTILineConfig+0x7c>)
    1fcc:	79bb      	ldrb	r3, [r7, #6]
    1fce:	089b      	lsrs	r3, r3, #2
    1fd0:	b2db      	uxtb	r3, r3
    1fd2:	3302      	adds	r3, #2
    1fd4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
    1fd8:	79f9      	ldrb	r1, [r7, #7]
    1fda:	79bb      	ldrb	r3, [r7, #6]
    1fdc:	f003 0303 	and.w	r3, r3, #3
    1fe0:	009b      	lsls	r3, r3, #2
    1fe2:	fa01 f303 	lsl.w	r3, r1, r3
    1fe6:	4806      	ldr	r0, [pc, #24]	; (2000 <GPIO_EXTILineConfig+0x7c>)
    1fe8:	79b9      	ldrb	r1, [r7, #6]
    1fea:	0889      	lsrs	r1, r1, #2
    1fec:	b2c9      	uxtb	r1, r1
    1fee:	431a      	orrs	r2, r3
    1ff0:	1c8b      	adds	r3, r1, #2
    1ff2:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
    1ff6:	bf00      	nop
    1ff8:	3714      	adds	r7, #20
    1ffa:	46bd      	mov	sp, r7
    1ffc:	bc80      	pop	{r7}
    1ffe:	4770      	bx	lr
    2000:	40010000 	.word	0x40010000

00002004 <GPIO_ETH_MediaInterfaceConfig>:
  *     @arg GPIO_ETH_MediaInterface_MII: MII mode
  *     @arg GPIO_ETH_MediaInterface_RMII: RMII mode    
  * @retval None
  */
void GPIO_ETH_MediaInterfaceConfig(uint32_t GPIO_ETH_MediaInterface) 
{ 
    2004:	b480      	push	{r7}
    2006:	b083      	sub	sp, #12
    2008:	af00      	add	r7, sp, #0
    200a:	6078      	str	r0, [r7, #4]
  assert_param(IS_GPIO_ETH_MEDIA_INTERFACE(GPIO_ETH_MediaInterface)); 

  /* Configure MII_RMII selection bit */ 
  *(__IO uint32_t *) MAPR_MII_RMII_SEL_BB = GPIO_ETH_MediaInterface; 
    200c:	4a03      	ldr	r2, [pc, #12]	; (201c <GPIO_ETH_MediaInterfaceConfig+0x18>)
    200e:	687b      	ldr	r3, [r7, #4]
    2010:	6013      	str	r3, [r2, #0]
}
    2012:	bf00      	nop
    2014:	370c      	adds	r7, #12
    2016:	46bd      	mov	sp, r7
    2018:	bc80      	pop	{r7}
    201a:	4770      	bx	lr
    201c:	422000dc 	.word	0x422000dc

00002020 <USART_DeInit>:
  *   This parameter can be one of the following values: 
  *      USART1, USART2, USART3, UART4 or UART5.
  * @retval None
  */
void USART_DeInit(USART_TypeDef* USARTx)
{
    2020:	b580      	push	{r7, lr}
    2022:	b082      	sub	sp, #8
    2024:	af00      	add	r7, sp, #0
    2026:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  if (USARTx == USART1)
    2028:	687b      	ldr	r3, [r7, #4]
    202a:	4a26      	ldr	r2, [pc, #152]	; (20c4 <USART_DeInit+0xa4>)
    202c:	4293      	cmp	r3, r2
    202e:	d10a      	bne.n	2046 <USART_DeInit+0x26>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
    2030:	2101      	movs	r1, #1
    2032:	f44f 4080 	mov.w	r0, #16384	; 0x4000
    2036:	f7ff fc29 	bl	188c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
    203a:	2100      	movs	r1, #0
    203c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
    2040:	f7ff fc24 	bl	188c <RCC_APB2PeriphResetCmd>
    { 
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
    }
  }
}
    2044:	e03a      	b.n	20bc <USART_DeInit+0x9c>
  else if (USARTx == USART2)
    2046:	687b      	ldr	r3, [r7, #4]
    2048:	4a1f      	ldr	r2, [pc, #124]	; (20c8 <USART_DeInit+0xa8>)
    204a:	4293      	cmp	r3, r2
    204c:	d10a      	bne.n	2064 <USART_DeInit+0x44>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
    204e:	2101      	movs	r1, #1
    2050:	f44f 3000 	mov.w	r0, #131072	; 0x20000
    2054:	f7ff fc38 	bl	18c8 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
    2058:	2100      	movs	r1, #0
    205a:	f44f 3000 	mov.w	r0, #131072	; 0x20000
    205e:	f7ff fc33 	bl	18c8 <RCC_APB1PeriphResetCmd>
}
    2062:	e02b      	b.n	20bc <USART_DeInit+0x9c>
  else if (USARTx == USART3)
    2064:	687b      	ldr	r3, [r7, #4]
    2066:	4a19      	ldr	r2, [pc, #100]	; (20cc <USART_DeInit+0xac>)
    2068:	4293      	cmp	r3, r2
    206a:	d10a      	bne.n	2082 <USART_DeInit+0x62>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
    206c:	2101      	movs	r1, #1
    206e:	f44f 2080 	mov.w	r0, #262144	; 0x40000
    2072:	f7ff fc29 	bl	18c8 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
    2076:	2100      	movs	r1, #0
    2078:	f44f 2080 	mov.w	r0, #262144	; 0x40000
    207c:	f7ff fc24 	bl	18c8 <RCC_APB1PeriphResetCmd>
}
    2080:	e01c      	b.n	20bc <USART_DeInit+0x9c>
  else if (USARTx == UART4)
    2082:	687b      	ldr	r3, [r7, #4]
    2084:	4a12      	ldr	r2, [pc, #72]	; (20d0 <USART_DeInit+0xb0>)
    2086:	4293      	cmp	r3, r2
    2088:	d10a      	bne.n	20a0 <USART_DeInit+0x80>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
    208a:	2101      	movs	r1, #1
    208c:	f44f 2000 	mov.w	r0, #524288	; 0x80000
    2090:	f7ff fc1a 	bl	18c8 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
    2094:	2100      	movs	r1, #0
    2096:	f44f 2000 	mov.w	r0, #524288	; 0x80000
    209a:	f7ff fc15 	bl	18c8 <RCC_APB1PeriphResetCmd>
}
    209e:	e00d      	b.n	20bc <USART_DeInit+0x9c>
    if (USARTx == UART5)
    20a0:	687b      	ldr	r3, [r7, #4]
    20a2:	4a0c      	ldr	r2, [pc, #48]	; (20d4 <USART_DeInit+0xb4>)
    20a4:	4293      	cmp	r3, r2
    20a6:	d109      	bne.n	20bc <USART_DeInit+0x9c>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
    20a8:	2101      	movs	r1, #1
    20aa:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    20ae:	f7ff fc0b 	bl	18c8 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
    20b2:	2100      	movs	r1, #0
    20b4:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    20b8:	f7ff fc06 	bl	18c8 <RCC_APB1PeriphResetCmd>
}
    20bc:	bf00      	nop
    20be:	3708      	adds	r7, #8
    20c0:	46bd      	mov	sp, r7
    20c2:	bd80      	pop	{r7, pc}
    20c4:	40013800 	.word	0x40013800
    20c8:	40004400 	.word	0x40004400
    20cc:	40004800 	.word	0x40004800
    20d0:	40004c00 	.word	0x40004c00
    20d4:	40005000 	.word	0x40005000

000020d8 <USART_Init>:
  *         that contains the configuration information for the specified USART 
  *         peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
    20d8:	b580      	push	{r7, lr}
    20da:	b08c      	sub	sp, #48	; 0x30
    20dc:	af00      	add	r7, sp, #0
    20de:	6078      	str	r0, [r7, #4]
    20e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
    20e2:	2300      	movs	r3, #0
    20e4:	62fb      	str	r3, [r7, #44]	; 0x2c
    20e6:	2300      	movs	r3, #0
    20e8:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t integerdivider = 0x00;
    20ea:	2300      	movs	r3, #0
    20ec:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t fractionaldivider = 0x00;
    20ee:	2300      	movs	r3, #0
    20f0:	623b      	str	r3, [r7, #32]
  uint32_t usartxbase = 0;
    20f2:	2300      	movs	r3, #0
    20f4:	61fb      	str	r3, [r7, #28]
  if (USART_InitStruct->USART_HardwareFlowControl != USART_HardwareFlowControl_None)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }

  usartxbase = (uint32_t)USARTx;
    20f6:	687b      	ldr	r3, [r7, #4]
    20f8:	61fb      	str	r3, [r7, #28]

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
    20fa:	687b      	ldr	r3, [r7, #4]
    20fc:	8a1b      	ldrh	r3, [r3, #16]
    20fe:	b29b      	uxth	r3, r3
    2100:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
    2102:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    2104:	f64c 73ff 	movw	r3, #53247	; 0xcfff
    2108:	4013      	ands	r3, r2
    210a:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
    210c:	683b      	ldr	r3, [r7, #0]
    210e:	88db      	ldrh	r3, [r3, #6]
    2110:	461a      	mov	r2, r3
    2112:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    2114:	4313      	orrs	r3, r2
    2116:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
    2118:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    211a:	b29a      	uxth	r2, r3
    211c:	687b      	ldr	r3, [r7, #4]
    211e:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
    2120:	687b      	ldr	r3, [r7, #4]
    2122:	899b      	ldrh	r3, [r3, #12]
    2124:	b29b      	uxth	r3, r3
    2126:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
    2128:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    212a:	f64e 13f3 	movw	r3, #59891	; 0xe9f3
    212e:	4013      	ands	r3, r2
    2130:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
    2132:	683b      	ldr	r3, [r7, #0]
    2134:	889a      	ldrh	r2, [r3, #4]
    2136:	683b      	ldr	r3, [r7, #0]
    2138:	891b      	ldrh	r3, [r3, #8]
    213a:	4313      	orrs	r3, r2
    213c:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
    213e:	683b      	ldr	r3, [r7, #0]
    2140:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
    2142:	4313      	orrs	r3, r2
    2144:	b29b      	uxth	r3, r3
    2146:	461a      	mov	r2, r3
    2148:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    214a:	4313      	orrs	r3, r2
    214c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
    214e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    2150:	b29a      	uxth	r2, r3
    2152:	687b      	ldr	r3, [r7, #4]
    2154:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
    2156:	687b      	ldr	r3, [r7, #4]
    2158:	8a9b      	ldrh	r3, [r3, #20]
    215a:	b29b      	uxth	r3, r3
    215c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
    215e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    2160:	f64f 43ff 	movw	r3, #64767	; 0xfcff
    2164:	4013      	ands	r3, r2
    2166:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
    2168:	683b      	ldr	r3, [r7, #0]
    216a:	899b      	ldrh	r3, [r3, #12]
    216c:	461a      	mov	r2, r3
    216e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    2170:	4313      	orrs	r3, r2
    2172:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
    2174:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    2176:	b29a      	uxth	r2, r3
    2178:	687b      	ldr	r3, [r7, #4]
    217a:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
    217c:	f107 0308 	add.w	r3, r7, #8
    2180:	4618      	mov	r0, r3
    2182:	f7ff fa73 	bl	166c <RCC_GetClocksFreq>
  if (usartxbase == USART1_BASE)
    2186:	69fb      	ldr	r3, [r7, #28]
    2188:	4a2e      	ldr	r2, [pc, #184]	; (2244 <USART_Init+0x16c>)
    218a:	4293      	cmp	r3, r2
    218c:	d102      	bne.n	2194 <USART_Init+0xbc>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
    218e:	697b      	ldr	r3, [r7, #20]
    2190:	62bb      	str	r3, [r7, #40]	; 0x28
    2192:	e001      	b.n	2198 <USART_Init+0xc0>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
    2194:	693b      	ldr	r3, [r7, #16]
    2196:	62bb      	str	r3, [r7, #40]	; 0x28
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
    2198:	687b      	ldr	r3, [r7, #4]
    219a:	899b      	ldrh	r3, [r3, #12]
    219c:	b29b      	uxth	r3, r3
    219e:	b21b      	sxth	r3, r3
    21a0:	2b00      	cmp	r3, #0
    21a2:	da0c      	bge.n	21be <USART_Init+0xe6>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
    21a4:	6aba      	ldr	r2, [r7, #40]	; 0x28
    21a6:	4613      	mov	r3, r2
    21a8:	009b      	lsls	r3, r3, #2
    21aa:	4413      	add	r3, r2
    21ac:	009a      	lsls	r2, r3, #2
    21ae:	441a      	add	r2, r3
    21b0:	683b      	ldr	r3, [r7, #0]
    21b2:	681b      	ldr	r3, [r3, #0]
    21b4:	005b      	lsls	r3, r3, #1
    21b6:	fbb2 f3f3 	udiv	r3, r2, r3
    21ba:	627b      	str	r3, [r7, #36]	; 0x24
    21bc:	e00b      	b.n	21d6 <USART_Init+0xfe>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
    21be:	6aba      	ldr	r2, [r7, #40]	; 0x28
    21c0:	4613      	mov	r3, r2
    21c2:	009b      	lsls	r3, r3, #2
    21c4:	4413      	add	r3, r2
    21c6:	009a      	lsls	r2, r3, #2
    21c8:	441a      	add	r2, r3
    21ca:	683b      	ldr	r3, [r7, #0]
    21cc:	681b      	ldr	r3, [r3, #0]
    21ce:	009b      	lsls	r3, r3, #2
    21d0:	fbb2 f3f3 	udiv	r3, r2, r3
    21d4:	627b      	str	r3, [r7, #36]	; 0x24
  }
  tmpreg = (integerdivider / 100) << 4;
    21d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    21d8:	4a1b      	ldr	r2, [pc, #108]	; (2248 <USART_Init+0x170>)
    21da:	fba2 2303 	umull	r2, r3, r2, r3
    21de:	095b      	lsrs	r3, r3, #5
    21e0:	011b      	lsls	r3, r3, #4
    21e2:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
    21e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    21e6:	091b      	lsrs	r3, r3, #4
    21e8:	2264      	movs	r2, #100	; 0x64
    21ea:	fb02 f303 	mul.w	r3, r2, r3
    21ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    21f0:	1ad3      	subs	r3, r2, r3
    21f2:	623b      	str	r3, [r7, #32]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
    21f4:	687b      	ldr	r3, [r7, #4]
    21f6:	899b      	ldrh	r3, [r3, #12]
    21f8:	b29b      	uxth	r3, r3
    21fa:	b21b      	sxth	r3, r3
    21fc:	2b00      	cmp	r3, #0
    21fe:	da0c      	bge.n	221a <USART_Init+0x142>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
    2200:	6a3b      	ldr	r3, [r7, #32]
    2202:	00db      	lsls	r3, r3, #3
    2204:	3332      	adds	r3, #50	; 0x32
    2206:	4a10      	ldr	r2, [pc, #64]	; (2248 <USART_Init+0x170>)
    2208:	fba2 2303 	umull	r2, r3, r2, r3
    220c:	095b      	lsrs	r3, r3, #5
    220e:	f003 0307 	and.w	r3, r3, #7
    2212:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    2214:	4313      	orrs	r3, r2
    2216:	62fb      	str	r3, [r7, #44]	; 0x2c
    2218:	e00b      	b.n	2232 <USART_Init+0x15a>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
    221a:	6a3b      	ldr	r3, [r7, #32]
    221c:	011b      	lsls	r3, r3, #4
    221e:	3332      	adds	r3, #50	; 0x32
    2220:	4a09      	ldr	r2, [pc, #36]	; (2248 <USART_Init+0x170>)
    2222:	fba2 2303 	umull	r2, r3, r2, r3
    2226:	095b      	lsrs	r3, r3, #5
    2228:	f003 030f 	and.w	r3, r3, #15
    222c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    222e:	4313      	orrs	r3, r2
    2230:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)tmpreg;
    2232:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    2234:	b29a      	uxth	r2, r3
    2236:	687b      	ldr	r3, [r7, #4]
    2238:	811a      	strh	r2, [r3, #8]
}
    223a:	bf00      	nop
    223c:	3730      	adds	r7, #48	; 0x30
    223e:	46bd      	mov	sp, r7
    2240:	bd80      	pop	{r7, pc}
    2242:	bf00      	nop
    2244:	40013800 	.word	0x40013800
    2248:	51eb851f 	.word	0x51eb851f

0000224c <USART_StructInit>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure
  *         which will be initialized.
  * @retval None
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
    224c:	b480      	push	{r7}
    224e:	b083      	sub	sp, #12
    2250:	af00      	add	r7, sp, #0
    2252:	6078      	str	r0, [r7, #4]
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
    2254:	687b      	ldr	r3, [r7, #4]
    2256:	f44f 5216 	mov.w	r2, #9600	; 0x2580
    225a:	601a      	str	r2, [r3, #0]
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
    225c:	687b      	ldr	r3, [r7, #4]
    225e:	2200      	movs	r2, #0
    2260:	809a      	strh	r2, [r3, #4]
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
    2262:	687b      	ldr	r3, [r7, #4]
    2264:	2200      	movs	r2, #0
    2266:	80da      	strh	r2, [r3, #6]
  USART_InitStruct->USART_Parity = USART_Parity_No ;
    2268:	687b      	ldr	r3, [r7, #4]
    226a:	2200      	movs	r2, #0
    226c:	811a      	strh	r2, [r3, #8]
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
    226e:	687b      	ldr	r3, [r7, #4]
    2270:	220c      	movs	r2, #12
    2272:	815a      	strh	r2, [r3, #10]
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;  
    2274:	687b      	ldr	r3, [r7, #4]
    2276:	2200      	movs	r2, #0
    2278:	819a      	strh	r2, [r3, #12]
}
    227a:	bf00      	nop
    227c:	370c      	adds	r7, #12
    227e:	46bd      	mov	sp, r7
    2280:	bc80      	pop	{r7}
    2282:	4770      	bx	lr

00002284 <USART_ClockInit>:
  *         USART peripheral.  
  * @note The Smart Card and Synchronous modes are not available for UART4 and UART5.
  * @retval None
  */
void USART_ClockInit(USART_TypeDef* USARTx, USART_ClockInitTypeDef* USART_ClockInitStruct)
{
    2284:	b480      	push	{r7}
    2286:	b085      	sub	sp, #20
    2288:	af00      	add	r7, sp, #0
    228a:	6078      	str	r0, [r7, #4]
    228c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00;
    228e:	2300      	movs	r3, #0
    2290:	60fb      	str	r3, [r7, #12]
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
    2292:	687b      	ldr	r3, [r7, #4]
    2294:	8a1b      	ldrh	r3, [r3, #16]
    2296:	b29b      	uxth	r3, r3
    2298:	60fb      	str	r3, [r7, #12]
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= CR2_CLOCK_CLEAR_Mask;
    229a:	68fa      	ldr	r2, [r7, #12]
    229c:	f24f 03ff 	movw	r3, #61695	; 0xf0ff
    22a0:	4013      	ands	r3, r2
    22a2:	60fb      	str	r3, [r7, #12]
  /* Configure the USART Clock, CPOL, CPHA and LastBit ------------*/
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
    22a4:	683b      	ldr	r3, [r7, #0]
    22a6:	881a      	ldrh	r2, [r3, #0]
    22a8:	683b      	ldr	r3, [r7, #0]
    22aa:	885b      	ldrh	r3, [r3, #2]
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
    22ac:	4313      	orrs	r3, r2
    22ae:	b29a      	uxth	r2, r3
    22b0:	683b      	ldr	r3, [r7, #0]
    22b2:	889b      	ldrh	r3, [r3, #4]
    22b4:	4313      	orrs	r3, r2
    22b6:	b29a      	uxth	r2, r3
    22b8:	683b      	ldr	r3, [r7, #0]
    22ba:	88db      	ldrh	r3, [r3, #6]
    22bc:	4313      	orrs	r3, r2
    22be:	b29b      	uxth	r3, r3
    22c0:	461a      	mov	r2, r3
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
    22c2:	68fb      	ldr	r3, [r7, #12]
    22c4:	4313      	orrs	r3, r2
    22c6:	60fb      	str	r3, [r7, #12]
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
    22c8:	68fb      	ldr	r3, [r7, #12]
    22ca:	b29a      	uxth	r2, r3
    22cc:	687b      	ldr	r3, [r7, #4]
    22ce:	821a      	strh	r2, [r3, #16]
}
    22d0:	bf00      	nop
    22d2:	3714      	adds	r7, #20
    22d4:	46bd      	mov	sp, r7
    22d6:	bc80      	pop	{r7}
    22d8:	4770      	bx	lr

000022da <USART_ClockStructInit>:
  * @param  USART_ClockInitStruct: pointer to a USART_ClockInitTypeDef
  *         structure which will be initialized.
  * @retval None
  */
void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct)
{
    22da:	b480      	push	{r7}
    22dc:	b083      	sub	sp, #12
    22de:	af00      	add	r7, sp, #0
    22e0:	6078      	str	r0, [r7, #4]
  /* USART_ClockInitStruct members default value */
  USART_ClockInitStruct->USART_Clock = USART_Clock_Disable;
    22e2:	687b      	ldr	r3, [r7, #4]
    22e4:	2200      	movs	r2, #0
    22e6:	801a      	strh	r2, [r3, #0]
  USART_ClockInitStruct->USART_CPOL = USART_CPOL_Low;
    22e8:	687b      	ldr	r3, [r7, #4]
    22ea:	2200      	movs	r2, #0
    22ec:	805a      	strh	r2, [r3, #2]
  USART_ClockInitStruct->USART_CPHA = USART_CPHA_1Edge;
    22ee:	687b      	ldr	r3, [r7, #4]
    22f0:	2200      	movs	r2, #0
    22f2:	809a      	strh	r2, [r3, #4]
  USART_ClockInitStruct->USART_LastBit = USART_LastBit_Disable;
    22f4:	687b      	ldr	r3, [r7, #4]
    22f6:	2200      	movs	r2, #0
    22f8:	80da      	strh	r2, [r3, #6]
}
    22fa:	bf00      	nop
    22fc:	370c      	adds	r7, #12
    22fe:	46bd      	mov	sp, r7
    2300:	bc80      	pop	{r7}
    2302:	4770      	bx	lr

00002304 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
    2304:	b480      	push	{r7}
    2306:	b083      	sub	sp, #12
    2308:	af00      	add	r7, sp, #0
    230a:	6078      	str	r0, [r7, #4]
    230c:	460b      	mov	r3, r1
    230e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
    2310:	78fb      	ldrb	r3, [r7, #3]
    2312:	2b00      	cmp	r3, #0
    2314:	d008      	beq.n	2328 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
    2316:	687b      	ldr	r3, [r7, #4]
    2318:	899b      	ldrh	r3, [r3, #12]
    231a:	b29b      	uxth	r3, r3
    231c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
    2320:	b29a      	uxth	r2, r3
    2322:	687b      	ldr	r3, [r7, #4]
    2324:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
  }
}
    2326:	e007      	b.n	2338 <USART_Cmd+0x34>
    USARTx->CR1 &= CR1_UE_Reset;
    2328:	687b      	ldr	r3, [r7, #4]
    232a:	899b      	ldrh	r3, [r3, #12]
    232c:	b29b      	uxth	r3, r3
    232e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
    2332:	b29a      	uxth	r2, r3
    2334:	687b      	ldr	r3, [r7, #4]
    2336:	819a      	strh	r2, [r3, #12]
}
    2338:	bf00      	nop
    233a:	370c      	adds	r7, #12
    233c:	46bd      	mov	sp, r7
    233e:	bc80      	pop	{r7}
    2340:	4770      	bx	lr

00002342 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
    2342:	b480      	push	{r7}
    2344:	b087      	sub	sp, #28
    2346:	af00      	add	r7, sp, #0
    2348:	6078      	str	r0, [r7, #4]
    234a:	460b      	mov	r3, r1
    234c:	807b      	strh	r3, [r7, #2]
    234e:	4613      	mov	r3, r2
    2350:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
    2352:	2300      	movs	r3, #0
    2354:	613b      	str	r3, [r7, #16]
    2356:	2300      	movs	r3, #0
    2358:	60fb      	str	r3, [r7, #12]
    235a:	2300      	movs	r3, #0
    235c:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
    235e:	2300      	movs	r3, #0
    2360:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  usartxbase = (uint32_t)USARTx;
    2362:	687b      	ldr	r3, [r7, #4]
    2364:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
    2366:	887b      	ldrh	r3, [r7, #2]
    2368:	b2db      	uxtb	r3, r3
    236a:	095b      	lsrs	r3, r3, #5
    236c:	b2db      	uxtb	r3, r3
    236e:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;
    2370:	887b      	ldrh	r3, [r7, #2]
    2372:	f003 031f 	and.w	r3, r3, #31
    2376:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
    2378:	2201      	movs	r2, #1
    237a:	68fb      	ldr	r3, [r7, #12]
    237c:	fa02 f303 	lsl.w	r3, r2, r3
    2380:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
    2382:	693b      	ldr	r3, [r7, #16]
    2384:	2b01      	cmp	r3, #1
    2386:	d103      	bne.n	2390 <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
    2388:	697b      	ldr	r3, [r7, #20]
    238a:	330c      	adds	r3, #12
    238c:	617b      	str	r3, [r7, #20]
    238e:	e009      	b.n	23a4 <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
    2390:	693b      	ldr	r3, [r7, #16]
    2392:	2b02      	cmp	r3, #2
    2394:	d103      	bne.n	239e <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
    2396:	697b      	ldr	r3, [r7, #20]
    2398:	3310      	adds	r3, #16
    239a:	617b      	str	r3, [r7, #20]
    239c:	e002      	b.n	23a4 <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
    239e:	697b      	ldr	r3, [r7, #20]
    23a0:	3314      	adds	r3, #20
    23a2:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
    23a4:	787b      	ldrb	r3, [r7, #1]
    23a6:	2b00      	cmp	r3, #0
    23a8:	d006      	beq.n	23b8 <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
    23aa:	697b      	ldr	r3, [r7, #20]
    23ac:	6819      	ldr	r1, [r3, #0]
    23ae:	697b      	ldr	r3, [r7, #20]
    23b0:	68ba      	ldr	r2, [r7, #8]
    23b2:	430a      	orrs	r2, r1
    23b4:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
    23b6:	e006      	b.n	23c6 <USART_ITConfig+0x84>
    *(__IO uint32_t*)usartxbase &= ~itmask;
    23b8:	697b      	ldr	r3, [r7, #20]
    23ba:	6819      	ldr	r1, [r3, #0]
    23bc:	68bb      	ldr	r3, [r7, #8]
    23be:	43da      	mvns	r2, r3
    23c0:	697b      	ldr	r3, [r7, #20]
    23c2:	400a      	ands	r2, r1
    23c4:	601a      	str	r2, [r3, #0]
}
    23c6:	bf00      	nop
    23c8:	371c      	adds	r7, #28
    23ca:	46bd      	mov	sp, r7
    23cc:	bc80      	pop	{r7}
    23ce:	4770      	bx	lr

000023d0 <USART_DMACmd>:
  * @note The DMA mode is not available for UART5 except in the STM32
  *       High density value line devices(STM32F10X_HD_VL).  
  * @retval None
  */
void USART_DMACmd(USART_TypeDef* USARTx, uint16_t USART_DMAReq, FunctionalState NewState)
{
    23d0:	b480      	push	{r7}
    23d2:	b083      	sub	sp, #12
    23d4:	af00      	add	r7, sp, #0
    23d6:	6078      	str	r0, [r7, #4]
    23d8:	460b      	mov	r3, r1
    23da:	807b      	strh	r3, [r7, #2]
    23dc:	4613      	mov	r3, r2
    23de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DMAREQ(USART_DMAReq));  
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  if (NewState != DISABLE)
    23e0:	787b      	ldrb	r3, [r7, #1]
    23e2:	2b00      	cmp	r3, #0
    23e4:	d008      	beq.n	23f8 <USART_DMACmd+0x28>
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
    23e6:	687b      	ldr	r3, [r7, #4]
    23e8:	8a9b      	ldrh	r3, [r3, #20]
    23ea:	b29a      	uxth	r2, r3
    23ec:	887b      	ldrh	r3, [r7, #2]
    23ee:	4313      	orrs	r3, r2
    23f0:	b29a      	uxth	r2, r3
    23f2:	687b      	ldr	r3, [r7, #4]
    23f4:	829a      	strh	r2, [r3, #20]
  {
    /* Disable the DMA transfer for selected requests by clearing the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 &= (uint16_t)~USART_DMAReq;
  }
}
    23f6:	e009      	b.n	240c <USART_DMACmd+0x3c>
    USARTx->CR3 &= (uint16_t)~USART_DMAReq;
    23f8:	687b      	ldr	r3, [r7, #4]
    23fa:	8a9b      	ldrh	r3, [r3, #20]
    23fc:	b29a      	uxth	r2, r3
    23fe:	887b      	ldrh	r3, [r7, #2]
    2400:	43db      	mvns	r3, r3
    2402:	b29b      	uxth	r3, r3
    2404:	4013      	ands	r3, r2
    2406:	b29a      	uxth	r2, r3
    2408:	687b      	ldr	r3, [r7, #4]
    240a:	829a      	strh	r2, [r3, #20]
}
    240c:	bf00      	nop
    240e:	370c      	adds	r7, #12
    2410:	46bd      	mov	sp, r7
    2412:	bc80      	pop	{r7}
    2414:	4770      	bx	lr

00002416 <USART_SetAddress>:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @param  USART_Address: Indicates the address of the USART node.
  * @retval None
  */
void USART_SetAddress(USART_TypeDef* USARTx, uint8_t USART_Address)
{
    2416:	b480      	push	{r7}
    2418:	b083      	sub	sp, #12
    241a:	af00      	add	r7, sp, #0
    241c:	6078      	str	r0, [r7, #4]
    241e:	460b      	mov	r3, r1
    2420:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_ADDRESS(USART_Address)); 
    
  /* Clear the USART address */
  USARTx->CR2 &= CR2_Address_Mask;
    2422:	687b      	ldr	r3, [r7, #4]
    2424:	8a1b      	ldrh	r3, [r3, #16]
    2426:	b29b      	uxth	r3, r3
    2428:	f023 030f 	bic.w	r3, r3, #15
    242c:	b29a      	uxth	r2, r3
    242e:	687b      	ldr	r3, [r7, #4]
    2430:	821a      	strh	r2, [r3, #16]
  /* Set the USART address node */
  USARTx->CR2 |= USART_Address;
    2432:	687b      	ldr	r3, [r7, #4]
    2434:	8a1b      	ldrh	r3, [r3, #16]
    2436:	b29a      	uxth	r2, r3
    2438:	78fb      	ldrb	r3, [r7, #3]
    243a:	b29b      	uxth	r3, r3
    243c:	4313      	orrs	r3, r2
    243e:	b29a      	uxth	r2, r3
    2440:	687b      	ldr	r3, [r7, #4]
    2442:	821a      	strh	r2, [r3, #16]
}
    2444:	bf00      	nop
    2446:	370c      	adds	r7, #12
    2448:	46bd      	mov	sp, r7
    244a:	bc80      	pop	{r7}
    244c:	4770      	bx	lr

0000244e <USART_WakeUpConfig>:
  *     @arg USART_WakeUp_IdleLine: WakeUp by an idle line detection
  *     @arg USART_WakeUp_AddressMark: WakeUp by an address mark
  * @retval None
  */
void USART_WakeUpConfig(USART_TypeDef* USARTx, uint16_t USART_WakeUp)
{
    244e:	b480      	push	{r7}
    2450:	b083      	sub	sp, #12
    2452:	af00      	add	r7, sp, #0
    2454:	6078      	str	r0, [r7, #4]
    2456:	460b      	mov	r3, r1
    2458:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_WAKEUP(USART_WakeUp));
  
  USARTx->CR1 &= CR1_WAKE_Mask;
    245a:	687b      	ldr	r3, [r7, #4]
    245c:	899b      	ldrh	r3, [r3, #12]
    245e:	b29b      	uxth	r3, r3
    2460:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    2464:	b29a      	uxth	r2, r3
    2466:	687b      	ldr	r3, [r7, #4]
    2468:	819a      	strh	r2, [r3, #12]
  USARTx->CR1 |= USART_WakeUp;
    246a:	687b      	ldr	r3, [r7, #4]
    246c:	899b      	ldrh	r3, [r3, #12]
    246e:	b29a      	uxth	r2, r3
    2470:	887b      	ldrh	r3, [r7, #2]
    2472:	4313      	orrs	r3, r2
    2474:	b29a      	uxth	r2, r3
    2476:	687b      	ldr	r3, [r7, #4]
    2478:	819a      	strh	r2, [r3, #12]
}
    247a:	bf00      	nop
    247c:	370c      	adds	r7, #12
    247e:	46bd      	mov	sp, r7
    2480:	bc80      	pop	{r7}
    2482:	4770      	bx	lr

00002484 <USART_ReceiverWakeUpCmd>:
  * @param  NewState: new state of the USART mute mode.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ReceiverWakeUpCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
    2484:	b480      	push	{r7}
    2486:	b083      	sub	sp, #12
    2488:	af00      	add	r7, sp, #0
    248a:	6078      	str	r0, [r7, #4]
    248c:	460b      	mov	r3, r1
    248e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
    2490:	78fb      	ldrb	r3, [r7, #3]
    2492:	2b00      	cmp	r3, #0
    2494:	d008      	beq.n	24a8 <USART_ReceiverWakeUpCmd+0x24>
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= CR1_RWU_Set;
    2496:	687b      	ldr	r3, [r7, #4]
    2498:	899b      	ldrh	r3, [r3, #12]
    249a:	b29b      	uxth	r3, r3
    249c:	f043 0302 	orr.w	r3, r3, #2
    24a0:	b29a      	uxth	r2, r3
    24a2:	687b      	ldr	r3, [r7, #4]
    24a4:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the USART mute mode by clearing the RWU bit in the CR1 register */
    USARTx->CR1 &= CR1_RWU_Reset;
  }
}
    24a6:	e007      	b.n	24b8 <USART_ReceiverWakeUpCmd+0x34>
    USARTx->CR1 &= CR1_RWU_Reset;
    24a8:	687b      	ldr	r3, [r7, #4]
    24aa:	899b      	ldrh	r3, [r3, #12]
    24ac:	b29b      	uxth	r3, r3
    24ae:	f023 0302 	bic.w	r3, r3, #2
    24b2:	b29a      	uxth	r2, r3
    24b4:	687b      	ldr	r3, [r7, #4]
    24b6:	819a      	strh	r2, [r3, #12]
}
    24b8:	bf00      	nop
    24ba:	370c      	adds	r7, #12
    24bc:	46bd      	mov	sp, r7
    24be:	bc80      	pop	{r7}
    24c0:	4770      	bx	lr

000024c2 <USART_LINBreakDetectLengthConfig>:
  *     @arg USART_LINBreakDetectLength_10b: 10-bit break detection
  *     @arg USART_LINBreakDetectLength_11b: 11-bit break detection
  * @retval None
  */
void USART_LINBreakDetectLengthConfig(USART_TypeDef* USARTx, uint16_t USART_LINBreakDetectLength)
{
    24c2:	b480      	push	{r7}
    24c4:	b083      	sub	sp, #12
    24c6:	af00      	add	r7, sp, #0
    24c8:	6078      	str	r0, [r7, #4]
    24ca:	460b      	mov	r3, r1
    24cc:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_LIN_BREAK_DETECT_LENGTH(USART_LINBreakDetectLength));
  
  USARTx->CR2 &= CR2_LBDL_Mask;
    24ce:	687b      	ldr	r3, [r7, #4]
    24d0:	8a1b      	ldrh	r3, [r3, #16]
    24d2:	b29b      	uxth	r3, r3
    24d4:	f023 0320 	bic.w	r3, r3, #32
    24d8:	b29a      	uxth	r2, r3
    24da:	687b      	ldr	r3, [r7, #4]
    24dc:	821a      	strh	r2, [r3, #16]
  USARTx->CR2 |= USART_LINBreakDetectLength;  
    24de:	687b      	ldr	r3, [r7, #4]
    24e0:	8a1b      	ldrh	r3, [r3, #16]
    24e2:	b29a      	uxth	r2, r3
    24e4:	887b      	ldrh	r3, [r7, #2]
    24e6:	4313      	orrs	r3, r2
    24e8:	b29a      	uxth	r2, r3
    24ea:	687b      	ldr	r3, [r7, #4]
    24ec:	821a      	strh	r2, [r3, #16]
}
    24ee:	bf00      	nop
    24f0:	370c      	adds	r7, #12
    24f2:	46bd      	mov	sp, r7
    24f4:	bc80      	pop	{r7}
    24f6:	4770      	bx	lr

000024f8 <USART_LINCmd>:
  * @param  NewState: new state of the USART LIN mode.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_LINCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
    24f8:	b480      	push	{r7}
    24fa:	b083      	sub	sp, #12
    24fc:	af00      	add	r7, sp, #0
    24fe:	6078      	str	r0, [r7, #4]
    2500:	460b      	mov	r3, r1
    2502:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
    2504:	78fb      	ldrb	r3, [r7, #3]
    2506:	2b00      	cmp	r3, #0
    2508:	d008      	beq.n	251c <USART_LINCmd+0x24>
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= CR2_LINEN_Set;
    250a:	687b      	ldr	r3, [r7, #4]
    250c:	8a1b      	ldrh	r3, [r3, #16]
    250e:	b29b      	uxth	r3, r3
    2510:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    2514:	b29a      	uxth	r2, r3
    2516:	687b      	ldr	r3, [r7, #4]
    2518:	821a      	strh	r2, [r3, #16]
  else
  {
    /* Disable the LIN mode by clearing the LINEN bit in the CR2 register */
    USARTx->CR2 &= CR2_LINEN_Reset;
  }
}
    251a:	e007      	b.n	252c <USART_LINCmd+0x34>
    USARTx->CR2 &= CR2_LINEN_Reset;
    251c:	687b      	ldr	r3, [r7, #4]
    251e:	8a1b      	ldrh	r3, [r3, #16]
    2520:	b29b      	uxth	r3, r3
    2522:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
    2526:	b29a      	uxth	r2, r3
    2528:	687b      	ldr	r3, [r7, #4]
    252a:	821a      	strh	r2, [r3, #16]
}
    252c:	bf00      	nop
    252e:	370c      	adds	r7, #12
    2530:	46bd      	mov	sp, r7
    2532:	bc80      	pop	{r7}
    2534:	4770      	bx	lr

00002536 <USART_SendData>:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
    2536:	b480      	push	{r7}
    2538:	b083      	sub	sp, #12
    253a:	af00      	add	r7, sp, #0
    253c:	6078      	str	r0, [r7, #4]
    253e:	460b      	mov	r3, r1
    2540:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
    2542:	887b      	ldrh	r3, [r7, #2]
    2544:	f3c3 0308 	ubfx	r3, r3, #0, #9
    2548:	b29a      	uxth	r2, r3
    254a:	687b      	ldr	r3, [r7, #4]
    254c:	809a      	strh	r2, [r3, #4]
}
    254e:	bf00      	nop
    2550:	370c      	adds	r7, #12
    2552:	46bd      	mov	sp, r7
    2554:	bc80      	pop	{r7}
    2556:	4770      	bx	lr

00002558 <USART_ReceiveData>:
  *   This parameter can be one of the following values:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
    2558:	b480      	push	{r7}
    255a:	b083      	sub	sp, #12
    255c:	af00      	add	r7, sp, #0
    255e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
    2560:	687b      	ldr	r3, [r7, #4]
    2562:	889b      	ldrh	r3, [r3, #4]
    2564:	b29b      	uxth	r3, r3
    2566:	f3c3 0308 	ubfx	r3, r3, #0, #9
    256a:	b29b      	uxth	r3, r3
}
    256c:	4618      	mov	r0, r3
    256e:	370c      	adds	r7, #12
    2570:	46bd      	mov	sp, r7
    2572:	bc80      	pop	{r7}
    2574:	4770      	bx	lr

00002576 <USART_SendBreak>:
  *   This parameter can be one of the following values:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @retval None
  */
void USART_SendBreak(USART_TypeDef* USARTx)
{
    2576:	b480      	push	{r7}
    2578:	b083      	sub	sp, #12
    257a:	af00      	add	r7, sp, #0
    257c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Send break characters */
  USARTx->CR1 |= CR1_SBK_Set;
    257e:	687b      	ldr	r3, [r7, #4]
    2580:	899b      	ldrh	r3, [r3, #12]
    2582:	b29b      	uxth	r3, r3
    2584:	f043 0301 	orr.w	r3, r3, #1
    2588:	b29a      	uxth	r2, r3
    258a:	687b      	ldr	r3, [r7, #4]
    258c:	819a      	strh	r2, [r3, #12]
}
    258e:	bf00      	nop
    2590:	370c      	adds	r7, #12
    2592:	46bd      	mov	sp, r7
    2594:	bc80      	pop	{r7}
    2596:	4770      	bx	lr

00002598 <USART_SetGuardTime>:
  * @param  USART_GuardTime: specifies the guard time.
  * @note The guard time bits are not available for UART4 and UART5.   
  * @retval None
  */
void USART_SetGuardTime(USART_TypeDef* USARTx, uint8_t USART_GuardTime)
{    
    2598:	b480      	push	{r7}
    259a:	b083      	sub	sp, #12
    259c:	af00      	add	r7, sp, #0
    259e:	6078      	str	r0, [r7, #4]
    25a0:	460b      	mov	r3, r1
    25a2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));
  
  /* Clear the USART Guard time */
  USARTx->GTPR &= GTPR_LSB_Mask;
    25a4:	687b      	ldr	r3, [r7, #4]
    25a6:	8b1b      	ldrh	r3, [r3, #24]
    25a8:	b29b      	uxth	r3, r3
    25aa:	b2db      	uxtb	r3, r3
    25ac:	b29a      	uxth	r2, r3
    25ae:	687b      	ldr	r3, [r7, #4]
    25b0:	831a      	strh	r2, [r3, #24]
  /* Set the USART guard time */
  USARTx->GTPR |= (uint16_t)((uint16_t)USART_GuardTime << 0x08);
    25b2:	687b      	ldr	r3, [r7, #4]
    25b4:	8b1b      	ldrh	r3, [r3, #24]
    25b6:	b29a      	uxth	r2, r3
    25b8:	78fb      	ldrb	r3, [r7, #3]
    25ba:	b29b      	uxth	r3, r3
    25bc:	021b      	lsls	r3, r3, #8
    25be:	b29b      	uxth	r3, r3
    25c0:	4313      	orrs	r3, r2
    25c2:	b29a      	uxth	r2, r3
    25c4:	687b      	ldr	r3, [r7, #4]
    25c6:	831a      	strh	r2, [r3, #24]
}
    25c8:	bf00      	nop
    25ca:	370c      	adds	r7, #12
    25cc:	46bd      	mov	sp, r7
    25ce:	bc80      	pop	{r7}
    25d0:	4770      	bx	lr

000025d2 <USART_SetPrescaler>:
  * @param  USART_Prescaler: specifies the prescaler clock.  
  * @note   The function is used for IrDA mode with UART4 and UART5.
  * @retval None
  */
void USART_SetPrescaler(USART_TypeDef* USARTx, uint8_t USART_Prescaler)
{ 
    25d2:	b480      	push	{r7}
    25d4:	b083      	sub	sp, #12
    25d6:	af00      	add	r7, sp, #0
    25d8:	6078      	str	r0, [r7, #4]
    25da:	460b      	mov	r3, r1
    25dc:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Clear the USART prescaler */
  USARTx->GTPR &= GTPR_MSB_Mask;
    25de:	687b      	ldr	r3, [r7, #4]
    25e0:	8b1b      	ldrh	r3, [r3, #24]
    25e2:	b29b      	uxth	r3, r3
    25e4:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
    25e8:	b29a      	uxth	r2, r3
    25ea:	687b      	ldr	r3, [r7, #4]
    25ec:	831a      	strh	r2, [r3, #24]
  /* Set the USART prescaler */
  USARTx->GTPR |= USART_Prescaler;
    25ee:	687b      	ldr	r3, [r7, #4]
    25f0:	8b1b      	ldrh	r3, [r3, #24]
    25f2:	b29a      	uxth	r2, r3
    25f4:	78fb      	ldrb	r3, [r7, #3]
    25f6:	b29b      	uxth	r3, r3
    25f8:	4313      	orrs	r3, r2
    25fa:	b29a      	uxth	r2, r3
    25fc:	687b      	ldr	r3, [r7, #4]
    25fe:	831a      	strh	r2, [r3, #24]
}
    2600:	bf00      	nop
    2602:	370c      	adds	r7, #12
    2604:	46bd      	mov	sp, r7
    2606:	bc80      	pop	{r7}
    2608:	4770      	bx	lr

0000260a <USART_SmartCardCmd>:
  *   This parameter can be: ENABLE or DISABLE.     
  * @note The Smart Card mode is not available for UART4 and UART5. 
  * @retval None
  */
void USART_SmartCardCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
    260a:	b480      	push	{r7}
    260c:	b083      	sub	sp, #12
    260e:	af00      	add	r7, sp, #0
    2610:	6078      	str	r0, [r7, #4]
    2612:	460b      	mov	r3, r1
    2614:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    2616:	78fb      	ldrb	r3, [r7, #3]
    2618:	2b00      	cmp	r3, #0
    261a:	d008      	beq.n	262e <USART_SmartCardCmd+0x24>
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= CR3_SCEN_Set;
    261c:	687b      	ldr	r3, [r7, #4]
    261e:	8a9b      	ldrh	r3, [r3, #20]
    2620:	b29b      	uxth	r3, r3
    2622:	f043 0320 	orr.w	r3, r3, #32
    2626:	b29a      	uxth	r2, r3
    2628:	687b      	ldr	r3, [r7, #4]
    262a:	829a      	strh	r2, [r3, #20]
  else
  {
    /* Disable the SC mode by clearing the SCEN bit in the CR3 register */
    USARTx->CR3 &= CR3_SCEN_Reset;
  }
}
    262c:	e007      	b.n	263e <USART_SmartCardCmd+0x34>
    USARTx->CR3 &= CR3_SCEN_Reset;
    262e:	687b      	ldr	r3, [r7, #4]
    2630:	8a9b      	ldrh	r3, [r3, #20]
    2632:	b29b      	uxth	r3, r3
    2634:	f023 0320 	bic.w	r3, r3, #32
    2638:	b29a      	uxth	r2, r3
    263a:	687b      	ldr	r3, [r7, #4]
    263c:	829a      	strh	r2, [r3, #20]
}
    263e:	bf00      	nop
    2640:	370c      	adds	r7, #12
    2642:	46bd      	mov	sp, r7
    2644:	bc80      	pop	{r7}
    2646:	4770      	bx	lr

00002648 <USART_SmartCardNACKCmd>:
  *   This parameter can be: ENABLE or DISABLE.  
  * @note The Smart Card mode is not available for UART4 and UART5.
  * @retval None
  */
void USART_SmartCardNACKCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
    2648:	b480      	push	{r7}
    264a:	b083      	sub	sp, #12
    264c:	af00      	add	r7, sp, #0
    264e:	6078      	str	r0, [r7, #4]
    2650:	460b      	mov	r3, r1
    2652:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    2654:	78fb      	ldrb	r3, [r7, #3]
    2656:	2b00      	cmp	r3, #0
    2658:	d008      	beq.n	266c <USART_SmartCardNACKCmd+0x24>
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= CR3_NACK_Set;
    265a:	687b      	ldr	r3, [r7, #4]
    265c:	8a9b      	ldrh	r3, [r3, #20]
    265e:	b29b      	uxth	r3, r3
    2660:	f043 0310 	orr.w	r3, r3, #16
    2664:	b29a      	uxth	r2, r3
    2666:	687b      	ldr	r3, [r7, #4]
    2668:	829a      	strh	r2, [r3, #20]
  else
  {
    /* Disable the NACK transmission by clearing the NACK bit in the CR3 register */
    USARTx->CR3 &= CR3_NACK_Reset;
  }
}
    266a:	e007      	b.n	267c <USART_SmartCardNACKCmd+0x34>
    USARTx->CR3 &= CR3_NACK_Reset;
    266c:	687b      	ldr	r3, [r7, #4]
    266e:	8a9b      	ldrh	r3, [r3, #20]
    2670:	b29b      	uxth	r3, r3
    2672:	f023 0310 	bic.w	r3, r3, #16
    2676:	b29a      	uxth	r2, r3
    2678:	687b      	ldr	r3, [r7, #4]
    267a:	829a      	strh	r2, [r3, #20]
}
    267c:	bf00      	nop
    267e:	370c      	adds	r7, #12
    2680:	46bd      	mov	sp, r7
    2682:	bc80      	pop	{r7}
    2684:	4770      	bx	lr

00002686 <USART_HalfDuplexCmd>:
  * @param  NewState: new state of the USART Communication.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_HalfDuplexCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
    2686:	b480      	push	{r7}
    2688:	b083      	sub	sp, #12
    268a:	af00      	add	r7, sp, #0
    268c:	6078      	str	r0, [r7, #4]
    268e:	460b      	mov	r3, r1
    2690:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
    2692:	78fb      	ldrb	r3, [r7, #3]
    2694:	2b00      	cmp	r3, #0
    2696:	d008      	beq.n	26aa <USART_HalfDuplexCmd+0x24>
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= CR3_HDSEL_Set;
    2698:	687b      	ldr	r3, [r7, #4]
    269a:	8a9b      	ldrh	r3, [r3, #20]
    269c:	b29b      	uxth	r3, r3
    269e:	f043 0308 	orr.w	r3, r3, #8
    26a2:	b29a      	uxth	r2, r3
    26a4:	687b      	ldr	r3, [r7, #4]
    26a6:	829a      	strh	r2, [r3, #20]
  else
  {
    /* Disable the Half-Duplex mode by clearing the HDSEL bit in the CR3 register */
    USARTx->CR3 &= CR3_HDSEL_Reset;
  }
}
    26a8:	e007      	b.n	26ba <USART_HalfDuplexCmd+0x34>
    USARTx->CR3 &= CR3_HDSEL_Reset;
    26aa:	687b      	ldr	r3, [r7, #4]
    26ac:	8a9b      	ldrh	r3, [r3, #20]
    26ae:	b29b      	uxth	r3, r3
    26b0:	f023 0308 	bic.w	r3, r3, #8
    26b4:	b29a      	uxth	r2, r3
    26b6:	687b      	ldr	r3, [r7, #4]
    26b8:	829a      	strh	r2, [r3, #20]
}
    26ba:	bf00      	nop
    26bc:	370c      	adds	r7, #12
    26be:	46bd      	mov	sp, r7
    26c0:	bc80      	pop	{r7}
    26c2:	4770      	bx	lr

000026c4 <USART_OverSampling8Cmd>:
  *     This function has to be called before calling USART_Init()
  *     function in order to have correct baudrate Divider value.   
  * @retval None
  */
void USART_OverSampling8Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
    26c4:	b480      	push	{r7}
    26c6:	b083      	sub	sp, #12
    26c8:	af00      	add	r7, sp, #0
    26ca:	6078      	str	r0, [r7, #4]
    26cc:	460b      	mov	r3, r1
    26ce:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
    26d0:	78fb      	ldrb	r3, [r7, #3]
    26d2:	2b00      	cmp	r3, #0
    26d4:	d00a      	beq.n	26ec <USART_OverSampling8Cmd+0x28>
  {
    /* Enable the 8x Oversampling mode by setting the OVER8 bit in the CR1 register */
    USARTx->CR1 |= CR1_OVER8_Set;
    26d6:	687b      	ldr	r3, [r7, #4]
    26d8:	899b      	ldrh	r3, [r3, #12]
    26da:	b29b      	uxth	r3, r3
    26dc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
    26e0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
    26e4:	b29a      	uxth	r2, r3
    26e6:	687b      	ldr	r3, [r7, #4]
    26e8:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the 8x Oversampling mode by clearing the OVER8 bit in the CR1 register */
    USARTx->CR1 &= CR1_OVER8_Reset;
  }
}
    26ea:	e007      	b.n	26fc <USART_OverSampling8Cmd+0x38>
    USARTx->CR1 &= CR1_OVER8_Reset;
    26ec:	687b      	ldr	r3, [r7, #4]
    26ee:	899b      	ldrh	r3, [r3, #12]
    26f0:	b29b      	uxth	r3, r3
    26f2:	f3c3 030e 	ubfx	r3, r3, #0, #15
    26f6:	b29a      	uxth	r2, r3
    26f8:	687b      	ldr	r3, [r7, #4]
    26fa:	819a      	strh	r2, [r3, #12]
}
    26fc:	bf00      	nop
    26fe:	370c      	adds	r7, #12
    2700:	46bd      	mov	sp, r7
    2702:	bc80      	pop	{r7}
    2704:	4770      	bx	lr

00002706 <USART_OneBitMethodCmd>:
  * @param  NewState: new state of the USART one bit sampling method.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_OneBitMethodCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
    2706:	b480      	push	{r7}
    2708:	b083      	sub	sp, #12
    270a:	af00      	add	r7, sp, #0
    270c:	6078      	str	r0, [r7, #4]
    270e:	460b      	mov	r3, r1
    2710:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
    2712:	78fb      	ldrb	r3, [r7, #3]
    2714:	2b00      	cmp	r3, #0
    2716:	d008      	beq.n	272a <USART_OneBitMethodCmd+0x24>
  {
    /* Enable the one bit method by setting the ONEBITE bit in the CR3 register */
    USARTx->CR3 |= CR3_ONEBITE_Set;
    2718:	687b      	ldr	r3, [r7, #4]
    271a:	8a9b      	ldrh	r3, [r3, #20]
    271c:	b29b      	uxth	r3, r3
    271e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    2722:	b29a      	uxth	r2, r3
    2724:	687b      	ldr	r3, [r7, #4]
    2726:	829a      	strh	r2, [r3, #20]
  else
  {
    /* Disable tthe one bit method by clearing the ONEBITE bit in the CR3 register */
    USARTx->CR3 &= CR3_ONEBITE_Reset;
  }
}
    2728:	e007      	b.n	273a <USART_OneBitMethodCmd+0x34>
    USARTx->CR3 &= CR3_ONEBITE_Reset;
    272a:	687b      	ldr	r3, [r7, #4]
    272c:	8a9b      	ldrh	r3, [r3, #20]
    272e:	b29b      	uxth	r3, r3
    2730:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    2734:	b29a      	uxth	r2, r3
    2736:	687b      	ldr	r3, [r7, #4]
    2738:	829a      	strh	r2, [r3, #20]
}
    273a:	bf00      	nop
    273c:	370c      	adds	r7, #12
    273e:	46bd      	mov	sp, r7
    2740:	bc80      	pop	{r7}
    2742:	4770      	bx	lr

00002744 <USART_IrDAConfig>:
  *     @arg USART_IrDAMode_LowPower
  *     @arg USART_IrDAMode_Normal
  * @retval None
  */
void USART_IrDAConfig(USART_TypeDef* USARTx, uint16_t USART_IrDAMode)
{
    2744:	b480      	push	{r7}
    2746:	b083      	sub	sp, #12
    2748:	af00      	add	r7, sp, #0
    274a:	6078      	str	r0, [r7, #4]
    274c:	460b      	mov	r3, r1
    274e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_IRDA_MODE(USART_IrDAMode));
    
  USARTx->CR3 &= CR3_IRLP_Mask;
    2750:	687b      	ldr	r3, [r7, #4]
    2752:	8a9b      	ldrh	r3, [r3, #20]
    2754:	b29b      	uxth	r3, r3
    2756:	f023 0304 	bic.w	r3, r3, #4
    275a:	b29a      	uxth	r2, r3
    275c:	687b      	ldr	r3, [r7, #4]
    275e:	829a      	strh	r2, [r3, #20]
  USARTx->CR3 |= USART_IrDAMode;
    2760:	687b      	ldr	r3, [r7, #4]
    2762:	8a9b      	ldrh	r3, [r3, #20]
    2764:	b29a      	uxth	r2, r3
    2766:	887b      	ldrh	r3, [r7, #2]
    2768:	4313      	orrs	r3, r2
    276a:	b29a      	uxth	r2, r3
    276c:	687b      	ldr	r3, [r7, #4]
    276e:	829a      	strh	r2, [r3, #20]
}
    2770:	bf00      	nop
    2772:	370c      	adds	r7, #12
    2774:	46bd      	mov	sp, r7
    2776:	bc80      	pop	{r7}
    2778:	4770      	bx	lr

0000277a <USART_IrDACmd>:
  * @param  NewState: new state of the IrDA mode.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_IrDACmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
    277a:	b480      	push	{r7}
    277c:	b083      	sub	sp, #12
    277e:	af00      	add	r7, sp, #0
    2780:	6078      	str	r0, [r7, #4]
    2782:	460b      	mov	r3, r1
    2784:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
    2786:	78fb      	ldrb	r3, [r7, #3]
    2788:	2b00      	cmp	r3, #0
    278a:	d008      	beq.n	279e <USART_IrDACmd+0x24>
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= CR3_IREN_Set;
    278c:	687b      	ldr	r3, [r7, #4]
    278e:	8a9b      	ldrh	r3, [r3, #20]
    2790:	b29b      	uxth	r3, r3
    2792:	f043 0302 	orr.w	r3, r3, #2
    2796:	b29a      	uxth	r2, r3
    2798:	687b      	ldr	r3, [r7, #4]
    279a:	829a      	strh	r2, [r3, #20]
  else
  {
    /* Disable the IrDA mode by clearing the IREN bit in the CR3 register */
    USARTx->CR3 &= CR3_IREN_Reset;
  }
}
    279c:	e007      	b.n	27ae <USART_IrDACmd+0x34>
    USARTx->CR3 &= CR3_IREN_Reset;
    279e:	687b      	ldr	r3, [r7, #4]
    27a0:	8a9b      	ldrh	r3, [r3, #20]
    27a2:	b29b      	uxth	r3, r3
    27a4:	f023 0302 	bic.w	r3, r3, #2
    27a8:	b29a      	uxth	r2, r3
    27aa:	687b      	ldr	r3, [r7, #4]
    27ac:	829a      	strh	r2, [r3, #20]
}
    27ae:	bf00      	nop
    27b0:	370c      	adds	r7, #12
    27b2:	46bd      	mov	sp, r7
    27b4:	bc80      	pop	{r7}
    27b6:	4770      	bx	lr

000027b8 <USART_GetFlagStatus>:
  *     @arg USART_FLAG_FE:   Framing Error flag
  *     @arg USART_FLAG_PE:   Parity Error flag
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
    27b8:	b480      	push	{r7}
    27ba:	b085      	sub	sp, #20
    27bc:	af00      	add	r7, sp, #0
    27be:	6078      	str	r0, [r7, #4]
    27c0:	460b      	mov	r3, r1
    27c2:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
    27c4:	2300      	movs	r3, #0
    27c6:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }  
  
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
    27c8:	687b      	ldr	r3, [r7, #4]
    27ca:	881b      	ldrh	r3, [r3, #0]
    27cc:	b29a      	uxth	r2, r3
    27ce:	887b      	ldrh	r3, [r7, #2]
    27d0:	4013      	ands	r3, r2
    27d2:	b29b      	uxth	r3, r3
    27d4:	2b00      	cmp	r3, #0
    27d6:	d002      	beq.n	27de <USART_GetFlagStatus+0x26>
  {
    bitstatus = SET;
    27d8:	2301      	movs	r3, #1
    27da:	73fb      	strb	r3, [r7, #15]
    27dc:	e001      	b.n	27e2 <USART_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
    27de:	2300      	movs	r3, #0
    27e0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
    27e2:	7bfb      	ldrb	r3, [r7, #15]
}
    27e4:	4618      	mov	r0, r3
    27e6:	3714      	adds	r7, #20
    27e8:	46bd      	mov	sp, r7
    27ea:	bc80      	pop	{r7}
    27ec:	4770      	bx	lr

000027ee <USART_ClearFlag>:
  *   - TXE flag is cleared only by a write to the USART_DR register 
  *     (USART_SendData()).
  * @retval None
  */
void USART_ClearFlag(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
    27ee:	b480      	push	{r7}
    27f0:	b083      	sub	sp, #12
    27f2:	af00      	add	r7, sp, #0
    27f4:	6078      	str	r0, [r7, #4]
    27f6:	460b      	mov	r3, r1
    27f8:	807b      	strh	r3, [r7, #2]
  if ((USART_FLAG & USART_FLAG_CTS) == USART_FLAG_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  } 
   
  USARTx->SR = (uint16_t)~USART_FLAG;
    27fa:	887b      	ldrh	r3, [r7, #2]
    27fc:	43db      	mvns	r3, r3
    27fe:	b29a      	uxth	r2, r3
    2800:	687b      	ldr	r3, [r7, #4]
    2802:	801a      	strh	r2, [r3, #0]
}
    2804:	bf00      	nop
    2806:	370c      	adds	r7, #12
    2808:	46bd      	mov	sp, r7
    280a:	bc80      	pop	{r7}
    280c:	4770      	bx	lr

0000280e <USART_GetITStatus>:
  *     @arg USART_IT_FE:   Framing Error interrupt
  *     @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
    280e:	b480      	push	{r7}
    2810:	b087      	sub	sp, #28
    2812:	af00      	add	r7, sp, #0
    2814:	6078      	str	r0, [r7, #4]
    2816:	460b      	mov	r3, r1
    2818:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
    281a:	2300      	movs	r3, #0
    281c:	60fb      	str	r3, [r7, #12]
    281e:	2300      	movs	r3, #0
    2820:	617b      	str	r3, [r7, #20]
    2822:	2300      	movs	r3, #0
    2824:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
    2826:	2300      	movs	r3, #0
    2828:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
    282a:	887b      	ldrh	r3, [r7, #2]
    282c:	b2db      	uxtb	r3, r3
    282e:	095b      	lsrs	r3, r3, #5
    2830:	b2db      	uxtb	r3, r3
    2832:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;
    2834:	887b      	ldrh	r3, [r7, #2]
    2836:	f003 031f 	and.w	r3, r3, #31
    283a:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
    283c:	2201      	movs	r2, #1
    283e:	697b      	ldr	r3, [r7, #20]
    2840:	fa02 f303 	lsl.w	r3, r2, r3
    2844:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
    2846:	68bb      	ldr	r3, [r7, #8]
    2848:	2b01      	cmp	r3, #1
    284a:	d107      	bne.n	285c <USART_GetITStatus+0x4e>
  {
    itmask &= USARTx->CR1;
    284c:	687b      	ldr	r3, [r7, #4]
    284e:	899b      	ldrh	r3, [r3, #12]
    2850:	b29b      	uxth	r3, r3
    2852:	461a      	mov	r2, r3
    2854:	697b      	ldr	r3, [r7, #20]
    2856:	4013      	ands	r3, r2
    2858:	617b      	str	r3, [r7, #20]
    285a:	e011      	b.n	2880 <USART_GetITStatus+0x72>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
    285c:	68bb      	ldr	r3, [r7, #8]
    285e:	2b02      	cmp	r3, #2
    2860:	d107      	bne.n	2872 <USART_GetITStatus+0x64>
  {
    itmask &= USARTx->CR2;
    2862:	687b      	ldr	r3, [r7, #4]
    2864:	8a1b      	ldrh	r3, [r3, #16]
    2866:	b29b      	uxth	r3, r3
    2868:	461a      	mov	r2, r3
    286a:	697b      	ldr	r3, [r7, #20]
    286c:	4013      	ands	r3, r2
    286e:	617b      	str	r3, [r7, #20]
    2870:	e006      	b.n	2880 <USART_GetITStatus+0x72>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
    2872:	687b      	ldr	r3, [r7, #4]
    2874:	8a9b      	ldrh	r3, [r3, #20]
    2876:	b29b      	uxth	r3, r3
    2878:	461a      	mov	r2, r3
    287a:	697b      	ldr	r3, [r7, #20]
    287c:	4013      	ands	r3, r2
    287e:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
    2880:	887b      	ldrh	r3, [r7, #2]
    2882:	0a1b      	lsrs	r3, r3, #8
    2884:	b29b      	uxth	r3, r3
    2886:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
    2888:	2201      	movs	r2, #1
    288a:	68fb      	ldr	r3, [r7, #12]
    288c:	fa02 f303 	lsl.w	r3, r2, r3
    2890:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
    2892:	687b      	ldr	r3, [r7, #4]
    2894:	881b      	ldrh	r3, [r3, #0]
    2896:	b29b      	uxth	r3, r3
    2898:	461a      	mov	r2, r3
    289a:	68fb      	ldr	r3, [r7, #12]
    289c:	4013      	ands	r3, r2
    289e:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
    28a0:	697b      	ldr	r3, [r7, #20]
    28a2:	2b00      	cmp	r3, #0
    28a4:	d005      	beq.n	28b2 <USART_GetITStatus+0xa4>
    28a6:	68fb      	ldr	r3, [r7, #12]
    28a8:	2b00      	cmp	r3, #0
    28aa:	d002      	beq.n	28b2 <USART_GetITStatus+0xa4>
  {
    bitstatus = SET;
    28ac:	2301      	movs	r3, #1
    28ae:	74fb      	strb	r3, [r7, #19]
    28b0:	e001      	b.n	28b6 <USART_GetITStatus+0xa8>
  }
  else
  {
    bitstatus = RESET;
    28b2:	2300      	movs	r3, #0
    28b4:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
    28b6:	7cfb      	ldrb	r3, [r7, #19]
}
    28b8:	4618      	mov	r0, r3
    28ba:	371c      	adds	r7, #28
    28bc:	46bd      	mov	sp, r7
    28be:	bc80      	pop	{r7}
    28c0:	4770      	bx	lr

000028c2 <USART_ClearITPendingBit>:
  *   - TXE pending bit is cleared only by a write to the USART_DR register 
  *     (USART_SendData()).
  * @retval None
  */
void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint16_t USART_IT)
{
    28c2:	b480      	push	{r7}
    28c4:	b085      	sub	sp, #20
    28c6:	af00      	add	r7, sp, #0
    28c8:	6078      	str	r0, [r7, #4]
    28ca:	460b      	mov	r3, r1
    28cc:	807b      	strh	r3, [r7, #2]
  uint16_t bitpos = 0x00, itmask = 0x00;
    28ce:	2300      	movs	r3, #0
    28d0:	81fb      	strh	r3, [r7, #14]
    28d2:	2300      	movs	r3, #0
    28d4:	81bb      	strh	r3, [r7, #12]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  bitpos = USART_IT >> 0x08;
    28d6:	887b      	ldrh	r3, [r7, #2]
    28d8:	0a1b      	lsrs	r3, r3, #8
    28da:	81fb      	strh	r3, [r7, #14]
  itmask = ((uint16_t)0x01 << (uint16_t)bitpos);
    28dc:	89fb      	ldrh	r3, [r7, #14]
    28de:	2201      	movs	r2, #1
    28e0:	fa02 f303 	lsl.w	r3, r2, r3
    28e4:	81bb      	strh	r3, [r7, #12]
  USARTx->SR = (uint16_t)~itmask;
    28e6:	89bb      	ldrh	r3, [r7, #12]
    28e8:	43db      	mvns	r3, r3
    28ea:	b29a      	uxth	r2, r3
    28ec:	687b      	ldr	r3, [r7, #4]
    28ee:	801a      	strh	r2, [r3, #0]
}
    28f0:	bf00      	nop
    28f2:	3714      	adds	r7, #20
    28f4:	46bd      	mov	sp, r7
    28f6:	bc80      	pop	{r7}
    28f8:	4770      	bx	lr
    28fa:	bf00      	nop

000028fc <EXTI_DeInit>:
  * @brief  Deinitializes the EXTI peripheral registers to their default reset values.
  * @param  None
  * @retval None
  */
void EXTI_DeInit(void)
{
    28fc:	b480      	push	{r7}
    28fe:	af00      	add	r7, sp, #0
  EXTI->IMR = 0x00000000;
    2900:	4b09      	ldr	r3, [pc, #36]	; (2928 <EXTI_DeInit+0x2c>)
    2902:	2200      	movs	r2, #0
    2904:	601a      	str	r2, [r3, #0]
  EXTI->EMR = 0x00000000;
    2906:	4b08      	ldr	r3, [pc, #32]	; (2928 <EXTI_DeInit+0x2c>)
    2908:	2200      	movs	r2, #0
    290a:	605a      	str	r2, [r3, #4]
  EXTI->RTSR = 0x00000000; 
    290c:	4b06      	ldr	r3, [pc, #24]	; (2928 <EXTI_DeInit+0x2c>)
    290e:	2200      	movs	r2, #0
    2910:	609a      	str	r2, [r3, #8]
  EXTI->FTSR = 0x00000000; 
    2912:	4b05      	ldr	r3, [pc, #20]	; (2928 <EXTI_DeInit+0x2c>)
    2914:	2200      	movs	r2, #0
    2916:	60da      	str	r2, [r3, #12]
  EXTI->PR = 0x000FFFFF;
    2918:	4b03      	ldr	r3, [pc, #12]	; (2928 <EXTI_DeInit+0x2c>)
    291a:	4a04      	ldr	r2, [pc, #16]	; (292c <EXTI_DeInit+0x30>)
    291c:	615a      	str	r2, [r3, #20]
}
    291e:	bf00      	nop
    2920:	46bd      	mov	sp, r7
    2922:	bc80      	pop	{r7}
    2924:	4770      	bx	lr
    2926:	bf00      	nop
    2928:	40010400 	.word	0x40010400
    292c:	000fffff 	.word	0x000fffff

00002930 <EXTI_Init>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure
  *         that contains the configuration information for the EXTI peripheral.
  * @retval None
  */
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
    2930:	b480      	push	{r7}
    2932:	b085      	sub	sp, #20
    2934:	af00      	add	r7, sp, #0
    2936:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
    2938:	2300      	movs	r3, #0
    293a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
  assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
    293c:	4b34      	ldr	r3, [pc, #208]	; (2a10 <EXTI_Init+0xe0>)
    293e:	60fb      	str	r3, [r7, #12]
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
    2940:	687b      	ldr	r3, [r7, #4]
    2942:	799b      	ldrb	r3, [r3, #6]
    2944:	2b00      	cmp	r3, #0
    2946:	d04f      	beq.n	29e8 <EXTI_Init+0xb8>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
    2948:	4b31      	ldr	r3, [pc, #196]	; (2a10 <EXTI_Init+0xe0>)
    294a:	681a      	ldr	r2, [r3, #0]
    294c:	687b      	ldr	r3, [r7, #4]
    294e:	681b      	ldr	r3, [r3, #0]
    2950:	43db      	mvns	r3, r3
    2952:	492f      	ldr	r1, [pc, #188]	; (2a10 <EXTI_Init+0xe0>)
    2954:	4013      	ands	r3, r2
    2956:	600b      	str	r3, [r1, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
    2958:	4b2d      	ldr	r3, [pc, #180]	; (2a10 <EXTI_Init+0xe0>)
    295a:	685a      	ldr	r2, [r3, #4]
    295c:	687b      	ldr	r3, [r7, #4]
    295e:	681b      	ldr	r3, [r3, #0]
    2960:	43db      	mvns	r3, r3
    2962:	492b      	ldr	r1, [pc, #172]	; (2a10 <EXTI_Init+0xe0>)
    2964:	4013      	ands	r3, r2
    2966:	604b      	str	r3, [r1, #4]
    
    tmp += EXTI_InitStruct->EXTI_Mode;
    2968:	687b      	ldr	r3, [r7, #4]
    296a:	791b      	ldrb	r3, [r3, #4]
    296c:	461a      	mov	r2, r3
    296e:	68fb      	ldr	r3, [r7, #12]
    2970:	4413      	add	r3, r2
    2972:	60fb      	str	r3, [r7, #12]

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
    2974:	68fb      	ldr	r3, [r7, #12]
    2976:	6819      	ldr	r1, [r3, #0]
    2978:	687b      	ldr	r3, [r7, #4]
    297a:	681a      	ldr	r2, [r3, #0]
    297c:	68fb      	ldr	r3, [r7, #12]
    297e:	430a      	orrs	r2, r1
    2980:	601a      	str	r2, [r3, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
    2982:	4b23      	ldr	r3, [pc, #140]	; (2a10 <EXTI_Init+0xe0>)
    2984:	689a      	ldr	r2, [r3, #8]
    2986:	687b      	ldr	r3, [r7, #4]
    2988:	681b      	ldr	r3, [r3, #0]
    298a:	43db      	mvns	r3, r3
    298c:	4920      	ldr	r1, [pc, #128]	; (2a10 <EXTI_Init+0xe0>)
    298e:	4013      	ands	r3, r2
    2990:	608b      	str	r3, [r1, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
    2992:	4b1f      	ldr	r3, [pc, #124]	; (2a10 <EXTI_Init+0xe0>)
    2994:	68da      	ldr	r2, [r3, #12]
    2996:	687b      	ldr	r3, [r7, #4]
    2998:	681b      	ldr	r3, [r3, #0]
    299a:	43db      	mvns	r3, r3
    299c:	491c      	ldr	r1, [pc, #112]	; (2a10 <EXTI_Init+0xe0>)
    299e:	4013      	ands	r3, r2
    29a0:	60cb      	str	r3, [r1, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
    29a2:	687b      	ldr	r3, [r7, #4]
    29a4:	795b      	ldrb	r3, [r3, #5]
    29a6:	2b10      	cmp	r3, #16
    29a8:	d10e      	bne.n	29c8 <EXTI_Init+0x98>
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
    29aa:	4b19      	ldr	r3, [pc, #100]	; (2a10 <EXTI_Init+0xe0>)
    29ac:	689a      	ldr	r2, [r3, #8]
    29ae:	687b      	ldr	r3, [r7, #4]
    29b0:	681b      	ldr	r3, [r3, #0]
    29b2:	4917      	ldr	r1, [pc, #92]	; (2a10 <EXTI_Init+0xe0>)
    29b4:	4313      	orrs	r3, r2
    29b6:	608b      	str	r3, [r1, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
    29b8:	4b15      	ldr	r3, [pc, #84]	; (2a10 <EXTI_Init+0xe0>)
    29ba:	68da      	ldr	r2, [r3, #12]
    29bc:	687b      	ldr	r3, [r7, #4]
    29be:	681b      	ldr	r3, [r3, #0]
    29c0:	4913      	ldr	r1, [pc, #76]	; (2a10 <EXTI_Init+0xe0>)
    29c2:	4313      	orrs	r3, r2
    29c4:	60cb      	str	r3, [r1, #12]
    tmp += EXTI_InitStruct->EXTI_Mode;

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
  }
}
    29c6:	e01d      	b.n	2a04 <EXTI_Init+0xd4>
      tmp = (uint32_t)EXTI_BASE;
    29c8:	4b11      	ldr	r3, [pc, #68]	; (2a10 <EXTI_Init+0xe0>)
    29ca:	60fb      	str	r3, [r7, #12]
      tmp += EXTI_InitStruct->EXTI_Trigger;
    29cc:	687b      	ldr	r3, [r7, #4]
    29ce:	795b      	ldrb	r3, [r3, #5]
    29d0:	461a      	mov	r2, r3
    29d2:	68fb      	ldr	r3, [r7, #12]
    29d4:	4413      	add	r3, r2
    29d6:	60fb      	str	r3, [r7, #12]
      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
    29d8:	68fb      	ldr	r3, [r7, #12]
    29da:	6819      	ldr	r1, [r3, #0]
    29dc:	687b      	ldr	r3, [r7, #4]
    29de:	681a      	ldr	r2, [r3, #0]
    29e0:	68fb      	ldr	r3, [r7, #12]
    29e2:	430a      	orrs	r2, r1
    29e4:	601a      	str	r2, [r3, #0]
}
    29e6:	e00d      	b.n	2a04 <EXTI_Init+0xd4>
    tmp += EXTI_InitStruct->EXTI_Mode;
    29e8:	687b      	ldr	r3, [r7, #4]
    29ea:	791b      	ldrb	r3, [r3, #4]
    29ec:	461a      	mov	r2, r3
    29ee:	68fb      	ldr	r3, [r7, #12]
    29f0:	4413      	add	r3, r2
    29f2:	60fb      	str	r3, [r7, #12]
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
    29f4:	68fb      	ldr	r3, [r7, #12]
    29f6:	6819      	ldr	r1, [r3, #0]
    29f8:	687b      	ldr	r3, [r7, #4]
    29fa:	681b      	ldr	r3, [r3, #0]
    29fc:	43da      	mvns	r2, r3
    29fe:	68fb      	ldr	r3, [r7, #12]
    2a00:	400a      	ands	r2, r1
    2a02:	601a      	str	r2, [r3, #0]
}
    2a04:	bf00      	nop
    2a06:	3714      	adds	r7, #20
    2a08:	46bd      	mov	sp, r7
    2a0a:	bc80      	pop	{r7}
    2a0c:	4770      	bx	lr
    2a0e:	bf00      	nop
    2a10:	40010400 	.word	0x40010400

00002a14 <EXTI_StructInit>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void EXTI_StructInit(EXTI_InitTypeDef* EXTI_InitStruct)
{
    2a14:	b480      	push	{r7}
    2a16:	b083      	sub	sp, #12
    2a18:	af00      	add	r7, sp, #0
    2a1a:	6078      	str	r0, [r7, #4]
  EXTI_InitStruct->EXTI_Line = EXTI_LINENONE;
    2a1c:	687b      	ldr	r3, [r7, #4]
    2a1e:	2200      	movs	r2, #0
    2a20:	601a      	str	r2, [r3, #0]
  EXTI_InitStruct->EXTI_Mode = EXTI_Mode_Interrupt;
    2a22:	687b      	ldr	r3, [r7, #4]
    2a24:	2200      	movs	r2, #0
    2a26:	711a      	strb	r2, [r3, #4]
  EXTI_InitStruct->EXTI_Trigger = EXTI_Trigger_Falling;
    2a28:	687b      	ldr	r3, [r7, #4]
    2a2a:	220c      	movs	r2, #12
    2a2c:	715a      	strb	r2, [r3, #5]
  EXTI_InitStruct->EXTI_LineCmd = DISABLE;
    2a2e:	687b      	ldr	r3, [r7, #4]
    2a30:	2200      	movs	r2, #0
    2a32:	719a      	strb	r2, [r3, #6]
}
    2a34:	bf00      	nop
    2a36:	370c      	adds	r7, #12
    2a38:	46bd      	mov	sp, r7
    2a3a:	bc80      	pop	{r7}
    2a3c:	4770      	bx	lr

00002a3e <EXTI_GenerateSWInterrupt>:
  * @param  EXTI_Line: specifies the EXTI lines to be enabled or disabled.
  *   This parameter can be any combination of EXTI_Linex where x can be (0..19).
  * @retval None
  */
void EXTI_GenerateSWInterrupt(uint32_t EXTI_Line)
{
    2a3e:	b480      	push	{r7}
    2a40:	b083      	sub	sp, #12
    2a42:	af00      	add	r7, sp, #0
    2a44:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->SWIER |= EXTI_Line;
    2a46:	4b05      	ldr	r3, [pc, #20]	; (2a5c <EXTI_GenerateSWInterrupt+0x1e>)
    2a48:	691a      	ldr	r2, [r3, #16]
    2a4a:	4904      	ldr	r1, [pc, #16]	; (2a5c <EXTI_GenerateSWInterrupt+0x1e>)
    2a4c:	687b      	ldr	r3, [r7, #4]
    2a4e:	4313      	orrs	r3, r2
    2a50:	610b      	str	r3, [r1, #16]
}
    2a52:	bf00      	nop
    2a54:	370c      	adds	r7, #12
    2a56:	46bd      	mov	sp, r7
    2a58:	bc80      	pop	{r7}
    2a5a:	4770      	bx	lr
    2a5c:	40010400 	.word	0x40010400

00002a60 <EXTI_GetFlagStatus>:
  *   This parameter can be:
  *     @arg EXTI_Linex: External interrupt line x where x(0..19)
  * @retval The new state of EXTI_Line (SET or RESET).
  */
FlagStatus EXTI_GetFlagStatus(uint32_t EXTI_Line)
{
    2a60:	b480      	push	{r7}
    2a62:	b085      	sub	sp, #20
    2a64:	af00      	add	r7, sp, #0
    2a66:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
    2a68:	2300      	movs	r3, #0
    2a6a:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  if ((EXTI->PR & EXTI_Line) != (uint32_t)RESET)
    2a6c:	4b08      	ldr	r3, [pc, #32]	; (2a90 <EXTI_GetFlagStatus+0x30>)
    2a6e:	695a      	ldr	r2, [r3, #20]
    2a70:	687b      	ldr	r3, [r7, #4]
    2a72:	4013      	ands	r3, r2
    2a74:	2b00      	cmp	r3, #0
    2a76:	d002      	beq.n	2a7e <EXTI_GetFlagStatus+0x1e>
  {
    bitstatus = SET;
    2a78:	2301      	movs	r3, #1
    2a7a:	73fb      	strb	r3, [r7, #15]
    2a7c:	e001      	b.n	2a82 <EXTI_GetFlagStatus+0x22>
  }
  else
  {
    bitstatus = RESET;
    2a7e:	2300      	movs	r3, #0
    2a80:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
    2a82:	7bfb      	ldrb	r3, [r7, #15]
}
    2a84:	4618      	mov	r0, r3
    2a86:	3714      	adds	r7, #20
    2a88:	46bd      	mov	sp, r7
    2a8a:	bc80      	pop	{r7}
    2a8c:	4770      	bx	lr
    2a8e:	bf00      	nop
    2a90:	40010400 	.word	0x40010400

00002a94 <EXTI_ClearFlag>:
  * @param  EXTI_Line: specifies the EXTI lines flags to clear.
  *   This parameter can be any combination of EXTI_Linex where x can be (0..19).
  * @retval None
  */
void EXTI_ClearFlag(uint32_t EXTI_Line)
{
    2a94:	b480      	push	{r7}
    2a96:	b083      	sub	sp, #12
    2a98:	af00      	add	r7, sp, #0
    2a9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
    2a9c:	4a03      	ldr	r2, [pc, #12]	; (2aac <EXTI_ClearFlag+0x18>)
    2a9e:	687b      	ldr	r3, [r7, #4]
    2aa0:	6153      	str	r3, [r2, #20]
}
    2aa2:	bf00      	nop
    2aa4:	370c      	adds	r7, #12
    2aa6:	46bd      	mov	sp, r7
    2aa8:	bc80      	pop	{r7}
    2aaa:	4770      	bx	lr
    2aac:	40010400 	.word	0x40010400

00002ab0 <EXTI_GetITStatus>:
  *   This parameter can be:
  *     @arg EXTI_Linex: External interrupt line x where x(0..19)
  * @retval The new state of EXTI_Line (SET or RESET).
  */
ITStatus EXTI_GetITStatus(uint32_t EXTI_Line)
{
    2ab0:	b480      	push	{r7}
    2ab2:	b085      	sub	sp, #20
    2ab4:	af00      	add	r7, sp, #0
    2ab6:	6078      	str	r0, [r7, #4]
  ITStatus bitstatus = RESET;
    2ab8:	2300      	movs	r3, #0
    2aba:	73fb      	strb	r3, [r7, #15]
  uint32_t enablestatus = 0;
    2abc:	2300      	movs	r3, #0
    2abe:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  enablestatus =  EXTI->IMR & EXTI_Line;
    2ac0:	4b0c      	ldr	r3, [pc, #48]	; (2af4 <EXTI_GetITStatus+0x44>)
    2ac2:	681b      	ldr	r3, [r3, #0]
    2ac4:	687a      	ldr	r2, [r7, #4]
    2ac6:	4013      	ands	r3, r2
    2ac8:	60bb      	str	r3, [r7, #8]
  if (((EXTI->PR & EXTI_Line) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
    2aca:	4b0a      	ldr	r3, [pc, #40]	; (2af4 <EXTI_GetITStatus+0x44>)
    2acc:	695a      	ldr	r2, [r3, #20]
    2ace:	687b      	ldr	r3, [r7, #4]
    2ad0:	4013      	ands	r3, r2
    2ad2:	2b00      	cmp	r3, #0
    2ad4:	d005      	beq.n	2ae2 <EXTI_GetITStatus+0x32>
    2ad6:	68bb      	ldr	r3, [r7, #8]
    2ad8:	2b00      	cmp	r3, #0
    2ada:	d002      	beq.n	2ae2 <EXTI_GetITStatus+0x32>
  {
    bitstatus = SET;
    2adc:	2301      	movs	r3, #1
    2ade:	73fb      	strb	r3, [r7, #15]
    2ae0:	e001      	b.n	2ae6 <EXTI_GetITStatus+0x36>
  }
  else
  {
    bitstatus = RESET;
    2ae2:	2300      	movs	r3, #0
    2ae4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
    2ae6:	7bfb      	ldrb	r3, [r7, #15]
}
    2ae8:	4618      	mov	r0, r3
    2aea:	3714      	adds	r7, #20
    2aec:	46bd      	mov	sp, r7
    2aee:	bc80      	pop	{r7}
    2af0:	4770      	bx	lr
    2af2:	bf00      	nop
    2af4:	40010400 	.word	0x40010400

00002af8 <EXTI_ClearITPendingBit>:
  * @param  EXTI_Line: specifies the EXTI lines to clear.
  *   This parameter can be any combination of EXTI_Linex where x can be (0..19).
  * @retval None
  */
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
    2af8:	b480      	push	{r7}
    2afa:	b083      	sub	sp, #12
    2afc:	af00      	add	r7, sp, #0
    2afe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
    2b00:	4a03      	ldr	r2, [pc, #12]	; (2b10 <EXTI_ClearITPendingBit+0x18>)
    2b02:	687b      	ldr	r3, [r7, #4]
    2b04:	6153      	str	r3, [r2, #20]
}
    2b06:	bf00      	nop
    2b08:	370c      	adds	r7, #12
    2b0a:	46bd      	mov	sp, r7
    2b0c:	bc80      	pop	{r7}
    2b0e:	4770      	bx	lr
    2b10:	40010400 	.word	0x40010400

00002b14 <ADC_DeInit>:
  * @brief  Deinitializes the ADCx peripheral registers to their default reset values.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_DeInit(ADC_TypeDef* ADCx)
{
    2b14:	b580      	push	{r7, lr}
    2b16:	b082      	sub	sp, #8
    2b18:	af00      	add	r7, sp, #0
    2b1a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  if (ADCx == ADC1)
    2b1c:	687b      	ldr	r3, [r7, #4]
    2b1e:	4a17      	ldr	r2, [pc, #92]	; (2b7c <ADC_DeInit+0x68>)
    2b20:	4293      	cmp	r3, r2
    2b22:	d10a      	bne.n	2b3a <ADC_DeInit+0x26>
  {
    /* Enable ADC1 reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, ENABLE);
    2b24:	2101      	movs	r1, #1
    2b26:	f44f 7000 	mov.w	r0, #512	; 0x200
    2b2a:	f7fe feaf 	bl	188c <RCC_APB2PeriphResetCmd>
    /* Release ADC1 from reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, DISABLE);
    2b2e:	2100      	movs	r1, #0
    2b30:	f44f 7000 	mov.w	r0, #512	; 0x200
    2b34:	f7fe feaa 	bl	188c <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, ENABLE);
      /* Release ADC3 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, DISABLE);
    }
  }
}
    2b38:	e01c      	b.n	2b74 <ADC_DeInit+0x60>
  else if (ADCx == ADC2)
    2b3a:	687b      	ldr	r3, [r7, #4]
    2b3c:	4a10      	ldr	r2, [pc, #64]	; (2b80 <ADC_DeInit+0x6c>)
    2b3e:	4293      	cmp	r3, r2
    2b40:	d10a      	bne.n	2b58 <ADC_DeInit+0x44>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, ENABLE);
    2b42:	2101      	movs	r1, #1
    2b44:	f44f 6080 	mov.w	r0, #1024	; 0x400
    2b48:	f7fe fea0 	bl	188c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, DISABLE);
    2b4c:	2100      	movs	r1, #0
    2b4e:	f44f 6080 	mov.w	r0, #1024	; 0x400
    2b52:	f7fe fe9b 	bl	188c <RCC_APB2PeriphResetCmd>
}
    2b56:	e00d      	b.n	2b74 <ADC_DeInit+0x60>
    if (ADCx == ADC3)
    2b58:	687b      	ldr	r3, [r7, #4]
    2b5a:	4a0a      	ldr	r2, [pc, #40]	; (2b84 <ADC_DeInit+0x70>)
    2b5c:	4293      	cmp	r3, r2
    2b5e:	d109      	bne.n	2b74 <ADC_DeInit+0x60>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, ENABLE);
    2b60:	2101      	movs	r1, #1
    2b62:	f44f 4000 	mov.w	r0, #32768	; 0x8000
    2b66:	f7fe fe91 	bl	188c <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, DISABLE);
    2b6a:	2100      	movs	r1, #0
    2b6c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
    2b70:	f7fe fe8c 	bl	188c <RCC_APB2PeriphResetCmd>
}
    2b74:	bf00      	nop
    2b76:	3708      	adds	r7, #8
    2b78:	46bd      	mov	sp, r7
    2b7a:	bd80      	pop	{r7, pc}
    2b7c:	40012400 	.word	0x40012400
    2b80:	40012800 	.word	0x40012800
    2b84:	40013c00 	.word	0x40013c00

00002b88 <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
    2b88:	b480      	push	{r7}
    2b8a:	b085      	sub	sp, #20
    2b8c:	af00      	add	r7, sp, #0
    2b8e:	6078      	str	r0, [r7, #4]
    2b90:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
    2b92:	2300      	movs	r3, #0
    2b94:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
    2b96:	2300      	movs	r3, #0
    2b98:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfChannel));

  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
    2b9a:	687b      	ldr	r3, [r7, #4]
    2b9c:	685b      	ldr	r3, [r3, #4]
    2b9e:	60fb      	str	r3, [r7, #12]
  /* Clear DUALMOD and SCAN bits */
  tmpreg1 &= CR1_CLEAR_Mask;
    2ba0:	68fb      	ldr	r3, [r7, #12]
    2ba2:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
    2ba6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    2baa:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: Dual mode and scan conversion mode */
  /* Set DUALMOD bits according to ADC_Mode value */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_Mode | ((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8));
    2bac:	683b      	ldr	r3, [r7, #0]
    2bae:	681a      	ldr	r2, [r3, #0]
    2bb0:	683b      	ldr	r3, [r7, #0]
    2bb2:	791b      	ldrb	r3, [r3, #4]
    2bb4:	021b      	lsls	r3, r3, #8
    2bb6:	4313      	orrs	r3, r2
    2bb8:	68fa      	ldr	r2, [r7, #12]
    2bba:	4313      	orrs	r3, r2
    2bbc:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
    2bbe:	687b      	ldr	r3, [r7, #4]
    2bc0:	68fa      	ldr	r2, [r7, #12]
    2bc2:	605a      	str	r2, [r3, #4]

  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
    2bc4:	687b      	ldr	r3, [r7, #4]
    2bc6:	689b      	ldr	r3, [r3, #8]
    2bc8:	60fb      	str	r3, [r7, #12]
  /* Clear CONT, ALIGN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_Mask;
    2bca:	68fa      	ldr	r2, [r7, #12]
    2bcc:	4b16      	ldr	r3, [pc, #88]	; (2c28 <ADC_Init+0xa0>)
    2bce:	4013      	ands	r3, r2
    2bd0:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
    2bd2:	683b      	ldr	r3, [r7, #0]
    2bd4:	68da      	ldr	r2, [r3, #12]
    2bd6:	683b      	ldr	r3, [r7, #0]
    2bd8:	689b      	ldr	r3, [r3, #8]
    2bda:	431a      	orrs	r2, r3
            ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
    2bdc:	683b      	ldr	r3, [r7, #0]
    2bde:	795b      	ldrb	r3, [r3, #5]
    2be0:	005b      	lsls	r3, r3, #1
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
    2be2:	4313      	orrs	r3, r2
    2be4:	68fa      	ldr	r2, [r7, #12]
    2be6:	4313      	orrs	r3, r2
    2be8:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
    2bea:	687b      	ldr	r3, [r7, #4]
    2bec:	68fa      	ldr	r2, [r7, #12]
    2bee:	609a      	str	r2, [r3, #8]

  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
    2bf0:	687b      	ldr	r3, [r7, #4]
    2bf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    2bf4:	60fb      	str	r3, [r7, #12]
  /* Clear L bits */
  tmpreg1 &= SQR1_CLEAR_Mask;
    2bf6:	68fb      	ldr	r3, [r7, #12]
    2bf8:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    2bfc:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfChannel value */
  tmpreg2 |= (uint8_t) (ADC_InitStruct->ADC_NbrOfChannel - (uint8_t)1);
    2bfe:	683b      	ldr	r3, [r7, #0]
    2c00:	7c1b      	ldrb	r3, [r3, #16]
    2c02:	3b01      	subs	r3, #1
    2c04:	b2da      	uxtb	r2, r3
    2c06:	7afb      	ldrb	r3, [r7, #11]
    2c08:	4313      	orrs	r3, r2
    2c0a:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= (uint32_t)tmpreg2 << 20;
    2c0c:	7afb      	ldrb	r3, [r7, #11]
    2c0e:	051b      	lsls	r3, r3, #20
    2c10:	68fa      	ldr	r2, [r7, #12]
    2c12:	4313      	orrs	r3, r2
    2c14:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
    2c16:	687b      	ldr	r3, [r7, #4]
    2c18:	68fa      	ldr	r2, [r7, #12]
    2c1a:	62da      	str	r2, [r3, #44]	; 0x2c
}
    2c1c:	bf00      	nop
    2c1e:	3714      	adds	r7, #20
    2c20:	46bd      	mov	sp, r7
    2c22:	bc80      	pop	{r7}
    2c24:	4770      	bx	lr
    2c26:	bf00      	nop
    2c28:	fff1f7fd 	.word	0xfff1f7fd

00002c2c <ADC_StructInit>:
  * @brief  Fills each ADC_InitStruct member with its default value.
  * @param  ADC_InitStruct : pointer to an ADC_InitTypeDef structure which will be initialized.
  * @retval None
  */
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)
{
    2c2c:	b480      	push	{r7}
    2c2e:	b083      	sub	sp, #12
    2c30:	af00      	add	r7, sp, #0
    2c32:	6078      	str	r0, [r7, #4]
  /* Reset ADC init structure parameters values */
  /* Initialize the ADC_Mode member */
  ADC_InitStruct->ADC_Mode = ADC_Mode_Independent;
    2c34:	687b      	ldr	r3, [r7, #4]
    2c36:	2200      	movs	r2, #0
    2c38:	601a      	str	r2, [r3, #0]
  /* initialize the ADC_ScanConvMode member */
  ADC_InitStruct->ADC_ScanConvMode = DISABLE;
    2c3a:	687b      	ldr	r3, [r7, #4]
    2c3c:	2200      	movs	r2, #0
    2c3e:	711a      	strb	r2, [r3, #4]
  /* Initialize the ADC_ContinuousConvMode member */
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
    2c40:	687b      	ldr	r3, [r7, #4]
    2c42:	2200      	movs	r2, #0
    2c44:	715a      	strb	r2, [r3, #5]
  /* Initialize the ADC_ExternalTrigConv member */
  ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1;
    2c46:	687b      	ldr	r3, [r7, #4]
    2c48:	2200      	movs	r2, #0
    2c4a:	609a      	str	r2, [r3, #8]
  /* Initialize the ADC_DataAlign member */
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
    2c4c:	687b      	ldr	r3, [r7, #4]
    2c4e:	2200      	movs	r2, #0
    2c50:	60da      	str	r2, [r3, #12]
  /* Initialize the ADC_NbrOfChannel member */
  ADC_InitStruct->ADC_NbrOfChannel = 1;
    2c52:	687b      	ldr	r3, [r7, #4]
    2c54:	2201      	movs	r2, #1
    2c56:	741a      	strb	r2, [r3, #16]
}
    2c58:	bf00      	nop
    2c5a:	370c      	adds	r7, #12
    2c5c:	46bd      	mov	sp, r7
    2c5e:	bc80      	pop	{r7}
    2c60:	4770      	bx	lr

00002c62 <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
    2c62:	b480      	push	{r7}
    2c64:	b083      	sub	sp, #12
    2c66:	af00      	add	r7, sp, #0
    2c68:	6078      	str	r0, [r7, #4]
    2c6a:	460b      	mov	r3, r1
    2c6c:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    2c6e:	78fb      	ldrb	r3, [r7, #3]
    2c70:	2b00      	cmp	r3, #0
    2c72:	d006      	beq.n	2c82 <ADC_Cmd+0x20>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= CR2_ADON_Set;
    2c74:	687b      	ldr	r3, [r7, #4]
    2c76:	689b      	ldr	r3, [r3, #8]
    2c78:	f043 0201 	orr.w	r2, r3, #1
    2c7c:	687b      	ldr	r3, [r7, #4]
    2c7e:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= CR2_ADON_Reset;
  }
}
    2c80:	e005      	b.n	2c8e <ADC_Cmd+0x2c>
    ADCx->CR2 &= CR2_ADON_Reset;
    2c82:	687b      	ldr	r3, [r7, #4]
    2c84:	689b      	ldr	r3, [r3, #8]
    2c86:	f023 0201 	bic.w	r2, r3, #1
    2c8a:	687b      	ldr	r3, [r7, #4]
    2c8c:	609a      	str	r2, [r3, #8]
}
    2c8e:	bf00      	nop
    2c90:	370c      	adds	r7, #12
    2c92:	46bd      	mov	sp, r7
    2c94:	bc80      	pop	{r7}
    2c96:	4770      	bx	lr

00002c98 <ADC_DMACmd>:
  * @param  NewState: new state of the selected ADC DMA transfer.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_DMACmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
    2c98:	b480      	push	{r7}
    2c9a:	b083      	sub	sp, #12
    2c9c:	af00      	add	r7, sp, #0
    2c9e:	6078      	str	r0, [r7, #4]
    2ca0:	460b      	mov	r3, r1
    2ca2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_DMA_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    2ca4:	78fb      	ldrb	r3, [r7, #3]
    2ca6:	2b00      	cmp	r3, #0
    2ca8:	d006      	beq.n	2cb8 <ADC_DMACmd+0x20>
  {
    /* Enable the selected ADC DMA request */
    ADCx->CR2 |= CR2_DMA_Set;
    2caa:	687b      	ldr	r3, [r7, #4]
    2cac:	689b      	ldr	r3, [r3, #8]
    2cae:	f443 7280 	orr.w	r2, r3, #256	; 0x100
    2cb2:	687b      	ldr	r3, [r7, #4]
    2cb4:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC DMA request */
    ADCx->CR2 &= CR2_DMA_Reset;
  }
}
    2cb6:	e005      	b.n	2cc4 <ADC_DMACmd+0x2c>
    ADCx->CR2 &= CR2_DMA_Reset;
    2cb8:	687b      	ldr	r3, [r7, #4]
    2cba:	689b      	ldr	r3, [r3, #8]
    2cbc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
    2cc0:	687b      	ldr	r3, [r7, #4]
    2cc2:	609a      	str	r2, [r3, #8]
}
    2cc4:	bf00      	nop
    2cc6:	370c      	adds	r7, #12
    2cc8:	46bd      	mov	sp, r7
    2cca:	bc80      	pop	{r7}
    2ccc:	4770      	bx	lr

00002cce <ADC_ITConfig>:
  * @param  NewState: new state of the specified ADC interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_ITConfig(ADC_TypeDef* ADCx, uint16_t ADC_IT, FunctionalState NewState)
{
    2cce:	b480      	push	{r7}
    2cd0:	b085      	sub	sp, #20
    2cd2:	af00      	add	r7, sp, #0
    2cd4:	6078      	str	r0, [r7, #4]
    2cd6:	460b      	mov	r3, r1
    2cd8:	807b      	strh	r3, [r7, #2]
    2cda:	4613      	mov	r3, r2
    2cdc:	707b      	strb	r3, [r7, #1]
  uint8_t itmask = 0;
    2cde:	2300      	movs	r3, #0
    2ce0:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_ADC_IT(ADC_IT));
  /* Get the ADC IT index */
  itmask = (uint8_t)ADC_IT;
    2ce2:	887b      	ldrh	r3, [r7, #2]
    2ce4:	73fb      	strb	r3, [r7, #15]
  if (NewState != DISABLE)
    2ce6:	787b      	ldrb	r3, [r7, #1]
    2ce8:	2b00      	cmp	r3, #0
    2cea:	d006      	beq.n	2cfa <ADC_ITConfig+0x2c>
  {
    /* Enable the selected ADC interrupts */
    ADCx->CR1 |= itmask;
    2cec:	687b      	ldr	r3, [r7, #4]
    2cee:	685a      	ldr	r2, [r3, #4]
    2cf0:	7bfb      	ldrb	r3, [r7, #15]
    2cf2:	431a      	orrs	r2, r3
    2cf4:	687b      	ldr	r3, [r7, #4]
    2cf6:	605a      	str	r2, [r3, #4]
  else
  {
    /* Disable the selected ADC interrupts */
    ADCx->CR1 &= (~(uint32_t)itmask);
  }
}
    2cf8:	e006      	b.n	2d08 <ADC_ITConfig+0x3a>
    ADCx->CR1 &= (~(uint32_t)itmask);
    2cfa:	687b      	ldr	r3, [r7, #4]
    2cfc:	685a      	ldr	r2, [r3, #4]
    2cfe:	7bfb      	ldrb	r3, [r7, #15]
    2d00:	43db      	mvns	r3, r3
    2d02:	401a      	ands	r2, r3
    2d04:	687b      	ldr	r3, [r7, #4]
    2d06:	605a      	str	r2, [r3, #4]
}
    2d08:	bf00      	nop
    2d0a:	3714      	adds	r7, #20
    2d0c:	46bd      	mov	sp, r7
    2d0e:	bc80      	pop	{r7}
    2d10:	4770      	bx	lr

00002d12 <ADC_ResetCalibration>:
  * @brief  Resets the selected ADC calibration registers.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_ResetCalibration(ADC_TypeDef* ADCx)
{
    2d12:	b480      	push	{r7}
    2d14:	b083      	sub	sp, #12
    2d16:	af00      	add	r7, sp, #0
    2d18:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Resets the selected ADC calibration registers */  
  ADCx->CR2 |= CR2_RSTCAL_Set;
    2d1a:	687b      	ldr	r3, [r7, #4]
    2d1c:	689b      	ldr	r3, [r3, #8]
    2d1e:	f043 0208 	orr.w	r2, r3, #8
    2d22:	687b      	ldr	r3, [r7, #4]
    2d24:	609a      	str	r2, [r3, #8]
}
    2d26:	bf00      	nop
    2d28:	370c      	adds	r7, #12
    2d2a:	46bd      	mov	sp, r7
    2d2c:	bc80      	pop	{r7}
    2d2e:	4770      	bx	lr

00002d30 <ADC_GetResetCalibrationStatus>:
  * @brief  Gets the selected ADC reset calibration registers status.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The new state of ADC reset calibration registers (SET or RESET).
  */
FlagStatus ADC_GetResetCalibrationStatus(ADC_TypeDef* ADCx)
{
    2d30:	b480      	push	{r7}
    2d32:	b085      	sub	sp, #20
    2d34:	af00      	add	r7, sp, #0
    2d36:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
    2d38:	2300      	movs	r3, #0
    2d3a:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of RSTCAL bit */
  if ((ADCx->CR2 & CR2_RSTCAL_Set) != (uint32_t)RESET)
    2d3c:	687b      	ldr	r3, [r7, #4]
    2d3e:	689b      	ldr	r3, [r3, #8]
    2d40:	f003 0308 	and.w	r3, r3, #8
    2d44:	2b00      	cmp	r3, #0
    2d46:	d002      	beq.n	2d4e <ADC_GetResetCalibrationStatus+0x1e>
  {
    /* RSTCAL bit is set */
    bitstatus = SET;
    2d48:	2301      	movs	r3, #1
    2d4a:	73fb      	strb	r3, [r7, #15]
    2d4c:	e001      	b.n	2d52 <ADC_GetResetCalibrationStatus+0x22>
  }
  else
  {
    /* RSTCAL bit is reset */
    bitstatus = RESET;
    2d4e:	2300      	movs	r3, #0
    2d50:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the RSTCAL bit status */
  return  bitstatus;
    2d52:	7bfb      	ldrb	r3, [r7, #15]
}
    2d54:	4618      	mov	r0, r3
    2d56:	3714      	adds	r7, #20
    2d58:	46bd      	mov	sp, r7
    2d5a:	bc80      	pop	{r7}
    2d5c:	4770      	bx	lr

00002d5e <ADC_StartCalibration>:
  * @brief  Starts the selected ADC calibration process.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_StartCalibration(ADC_TypeDef* ADCx)
{
    2d5e:	b480      	push	{r7}
    2d60:	b083      	sub	sp, #12
    2d62:	af00      	add	r7, sp, #0
    2d64:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Enable the selected ADC calibration process */  
  ADCx->CR2 |= CR2_CAL_Set;
    2d66:	687b      	ldr	r3, [r7, #4]
    2d68:	689b      	ldr	r3, [r3, #8]
    2d6a:	f043 0204 	orr.w	r2, r3, #4
    2d6e:	687b      	ldr	r3, [r7, #4]
    2d70:	609a      	str	r2, [r3, #8]
}
    2d72:	bf00      	nop
    2d74:	370c      	adds	r7, #12
    2d76:	46bd      	mov	sp, r7
    2d78:	bc80      	pop	{r7}
    2d7a:	4770      	bx	lr

00002d7c <ADC_GetCalibrationStatus>:
  * @brief  Gets the selected ADC calibration status.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The new state of ADC calibration (SET or RESET).
  */
FlagStatus ADC_GetCalibrationStatus(ADC_TypeDef* ADCx)
{
    2d7c:	b480      	push	{r7}
    2d7e:	b085      	sub	sp, #20
    2d80:	af00      	add	r7, sp, #0
    2d82:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
    2d84:	2300      	movs	r3, #0
    2d86:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of CAL bit */
  if ((ADCx->CR2 & CR2_CAL_Set) != (uint32_t)RESET)
    2d88:	687b      	ldr	r3, [r7, #4]
    2d8a:	689b      	ldr	r3, [r3, #8]
    2d8c:	f003 0304 	and.w	r3, r3, #4
    2d90:	2b00      	cmp	r3, #0
    2d92:	d002      	beq.n	2d9a <ADC_GetCalibrationStatus+0x1e>
  {
    /* CAL bit is set: calibration on going */
    bitstatus = SET;
    2d94:	2301      	movs	r3, #1
    2d96:	73fb      	strb	r3, [r7, #15]
    2d98:	e001      	b.n	2d9e <ADC_GetCalibrationStatus+0x22>
  }
  else
  {
    /* CAL bit is reset: end of calibration */
    bitstatus = RESET;
    2d9a:	2300      	movs	r3, #0
    2d9c:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the CAL bit status */
  return  bitstatus;
    2d9e:	7bfb      	ldrb	r3, [r7, #15]
}
    2da0:	4618      	mov	r0, r3
    2da2:	3714      	adds	r7, #20
    2da4:	46bd      	mov	sp, r7
    2da6:	bc80      	pop	{r7}
    2da8:	4770      	bx	lr

00002daa <ADC_SoftwareStartConvCmd>:
  * @param  NewState: new state of the selected ADC software start conversion.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_SoftwareStartConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
    2daa:	b480      	push	{r7}
    2dac:	b083      	sub	sp, #12
    2dae:	af00      	add	r7, sp, #0
    2db0:	6078      	str	r0, [r7, #4]
    2db2:	460b      	mov	r3, r1
    2db4:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    2db6:	78fb      	ldrb	r3, [r7, #3]
    2db8:	2b00      	cmp	r3, #0
    2dba:	d006      	beq.n	2dca <ADC_SoftwareStartConvCmd+0x20>
  {
    /* Enable the selected ADC conversion on external event and start the selected
       ADC conversion */
    ADCx->CR2 |= CR2_EXTTRIG_SWSTART_Set;
    2dbc:	687b      	ldr	r3, [r7, #4]
    2dbe:	689b      	ldr	r3, [r3, #8]
    2dc0:	f443 02a0 	orr.w	r2, r3, #5242880	; 0x500000
    2dc4:	687b      	ldr	r3, [r7, #4]
    2dc6:	609a      	str	r2, [r3, #8]
  {
    /* Disable the selected ADC conversion on external event and stop the selected
       ADC conversion */
    ADCx->CR2 &= CR2_EXTTRIG_SWSTART_Reset;
  }
}
    2dc8:	e005      	b.n	2dd6 <ADC_SoftwareStartConvCmd+0x2c>
    ADCx->CR2 &= CR2_EXTTRIG_SWSTART_Reset;
    2dca:	687b      	ldr	r3, [r7, #4]
    2dcc:	689b      	ldr	r3, [r3, #8]
    2dce:	f423 02a0 	bic.w	r2, r3, #5242880	; 0x500000
    2dd2:	687b      	ldr	r3, [r7, #4]
    2dd4:	609a      	str	r2, [r3, #8]
}
    2dd6:	bf00      	nop
    2dd8:	370c      	adds	r7, #12
    2dda:	46bd      	mov	sp, r7
    2ddc:	bc80      	pop	{r7}
    2dde:	4770      	bx	lr

00002de0 <ADC_GetSoftwareStartConvStatus>:
  * @brief  Gets the selected ADC Software start conversion Status.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The new state of ADC software start conversion (SET or RESET).
  */
FlagStatus ADC_GetSoftwareStartConvStatus(ADC_TypeDef* ADCx)
{
    2de0:	b480      	push	{r7}
    2de2:	b085      	sub	sp, #20
    2de4:	af00      	add	r7, sp, #0
    2de6:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
    2de8:	2300      	movs	r3, #0
    2dea:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of SWSTART bit */
  if ((ADCx->CR2 & CR2_SWSTART_Set) != (uint32_t)RESET)
    2dec:	687b      	ldr	r3, [r7, #4]
    2dee:	689b      	ldr	r3, [r3, #8]
    2df0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
    2df4:	2b00      	cmp	r3, #0
    2df6:	d002      	beq.n	2dfe <ADC_GetSoftwareStartConvStatus+0x1e>
  {
    /* SWSTART bit is set */
    bitstatus = SET;
    2df8:	2301      	movs	r3, #1
    2dfa:	73fb      	strb	r3, [r7, #15]
    2dfc:	e001      	b.n	2e02 <ADC_GetSoftwareStartConvStatus+0x22>
  }
  else
  {
    /* SWSTART bit is reset */
    bitstatus = RESET;
    2dfe:	2300      	movs	r3, #0
    2e00:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SWSTART bit status */
  return  bitstatus;
    2e02:	7bfb      	ldrb	r3, [r7, #15]
}
    2e04:	4618      	mov	r0, r3
    2e06:	3714      	adds	r7, #20
    2e08:	46bd      	mov	sp, r7
    2e0a:	bc80      	pop	{r7}
    2e0c:	4770      	bx	lr

00002e0e <ADC_DiscModeChannelCountConfig>:
  * @param  Number: specifies the discontinuous mode regular channel
  *         count value. This number must be between 1 and 8.
  * @retval None
  */
void ADC_DiscModeChannelCountConfig(ADC_TypeDef* ADCx, uint8_t Number)
{
    2e0e:	b480      	push	{r7}
    2e10:	b085      	sub	sp, #20
    2e12:	af00      	add	r7, sp, #0
    2e14:	6078      	str	r0, [r7, #4]
    2e16:	460b      	mov	r3, r1
    2e18:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpreg1 = 0;
    2e1a:	2300      	movs	r3, #0
    2e1c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg2 = 0;
    2e1e:	2300      	movs	r3, #0
    2e20:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_REGULAR_DISC_NUMBER(Number));
  /* Get the old register value */
  tmpreg1 = ADCx->CR1;
    2e22:	687b      	ldr	r3, [r7, #4]
    2e24:	685b      	ldr	r3, [r3, #4]
    2e26:	60fb      	str	r3, [r7, #12]
  /* Clear the old discontinuous mode channel count */
  tmpreg1 &= CR1_DISCNUM_Reset;
    2e28:	68fb      	ldr	r3, [r7, #12]
    2e2a:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
    2e2e:	60fb      	str	r3, [r7, #12]
  /* Set the discontinuous mode channel count */
  tmpreg2 = Number - 1;
    2e30:	78fb      	ldrb	r3, [r7, #3]
    2e32:	3b01      	subs	r3, #1
    2e34:	60bb      	str	r3, [r7, #8]
  tmpreg1 |= tmpreg2 << 13;
    2e36:	68bb      	ldr	r3, [r7, #8]
    2e38:	035b      	lsls	r3, r3, #13
    2e3a:	68fa      	ldr	r2, [r7, #12]
    2e3c:	4313      	orrs	r3, r2
    2e3e:	60fb      	str	r3, [r7, #12]
  /* Store the new register value */
  ADCx->CR1 = tmpreg1;
    2e40:	687b      	ldr	r3, [r7, #4]
    2e42:	68fa      	ldr	r2, [r7, #12]
    2e44:	605a      	str	r2, [r3, #4]
}
    2e46:	bf00      	nop
    2e48:	3714      	adds	r7, #20
    2e4a:	46bd      	mov	sp, r7
    2e4c:	bc80      	pop	{r7}
    2e4e:	4770      	bx	lr

00002e50 <ADC_DiscModeCmd>:
  *         on regular group channel.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_DiscModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
    2e50:	b480      	push	{r7}
    2e52:	b083      	sub	sp, #12
    2e54:	af00      	add	r7, sp, #0
    2e56:	6078      	str	r0, [r7, #4]
    2e58:	460b      	mov	r3, r1
    2e5a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    2e5c:	78fb      	ldrb	r3, [r7, #3]
    2e5e:	2b00      	cmp	r3, #0
    2e60:	d006      	beq.n	2e70 <ADC_DiscModeCmd+0x20>
  {
    /* Enable the selected ADC regular discontinuous mode */
    ADCx->CR1 |= CR1_DISCEN_Set;
    2e62:	687b      	ldr	r3, [r7, #4]
    2e64:	685b      	ldr	r3, [r3, #4]
    2e66:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
    2e6a:	687b      	ldr	r3, [r7, #4]
    2e6c:	605a      	str	r2, [r3, #4]
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    ADCx->CR1 &= CR1_DISCEN_Reset;
  }
}
    2e6e:	e005      	b.n	2e7c <ADC_DiscModeCmd+0x2c>
    ADCx->CR1 &= CR1_DISCEN_Reset;
    2e70:	687b      	ldr	r3, [r7, #4]
    2e72:	685b      	ldr	r3, [r3, #4]
    2e74:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
    2e78:	687b      	ldr	r3, [r7, #4]
    2e7a:	605a      	str	r2, [r3, #4]
}
    2e7c:	bf00      	nop
    2e7e:	370c      	adds	r7, #12
    2e80:	46bd      	mov	sp, r7
    2e82:	bc80      	pop	{r7}
    2e84:	4770      	bx	lr

00002e86 <ADC_RegularChannelConfig>:
  *     @arg ADC_SampleTime_71Cycles5: Sample time equal to 71.5 cycles	
  *     @arg ADC_SampleTime_239Cycles5: Sample time equal to 239.5 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
    2e86:	b480      	push	{r7}
    2e88:	b085      	sub	sp, #20
    2e8a:	af00      	add	r7, sp, #0
    2e8c:	6078      	str	r0, [r7, #4]
    2e8e:	4608      	mov	r0, r1
    2e90:	4611      	mov	r1, r2
    2e92:	461a      	mov	r2, r3
    2e94:	4603      	mov	r3, r0
    2e96:	70fb      	strb	r3, [r7, #3]
    2e98:	460b      	mov	r3, r1
    2e9a:	70bb      	strb	r3, [r7, #2]
    2e9c:	4613      	mov	r3, r2
    2e9e:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
    2ea0:	2300      	movs	r3, #0
    2ea2:	60fb      	str	r3, [r7, #12]
    2ea4:	2300      	movs	r3, #0
    2ea6:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
    2ea8:	78fb      	ldrb	r3, [r7, #3]
    2eaa:	2b09      	cmp	r3, #9
    2eac:	d923      	bls.n	2ef6 <ADC_RegularChannelConfig+0x70>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
    2eae:	687b      	ldr	r3, [r7, #4]
    2eb0:	68db      	ldr	r3, [r3, #12]
    2eb2:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3 * (ADC_Channel - 10));
    2eb4:	78fb      	ldrb	r3, [r7, #3]
    2eb6:	f1a3 020a 	sub.w	r2, r3, #10
    2eba:	4613      	mov	r3, r2
    2ebc:	005b      	lsls	r3, r3, #1
    2ebe:	4413      	add	r3, r2
    2ec0:	2207      	movs	r2, #7
    2ec2:	fa02 f303 	lsl.w	r3, r2, r3
    2ec6:	60bb      	str	r3, [r7, #8]
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
    2ec8:	68bb      	ldr	r3, [r7, #8]
    2eca:	43db      	mvns	r3, r3
    2ecc:	68fa      	ldr	r2, [r7, #12]
    2ece:	4013      	ands	r3, r2
    2ed0:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
    2ed2:	7879      	ldrb	r1, [r7, #1]
    2ed4:	78fb      	ldrb	r3, [r7, #3]
    2ed6:	f1a3 020a 	sub.w	r2, r3, #10
    2eda:	4613      	mov	r3, r2
    2edc:	005b      	lsls	r3, r3, #1
    2ede:	4413      	add	r3, r2
    2ee0:	fa01 f303 	lsl.w	r3, r1, r3
    2ee4:	60bb      	str	r3, [r7, #8]
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
    2ee6:	68fa      	ldr	r2, [r7, #12]
    2ee8:	68bb      	ldr	r3, [r7, #8]
    2eea:	4313      	orrs	r3, r2
    2eec:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
    2eee:	687b      	ldr	r3, [r7, #4]
    2ef0:	68fa      	ldr	r2, [r7, #12]
    2ef2:	60da      	str	r2, [r3, #12]
    2ef4:	e01e      	b.n	2f34 <ADC_RegularChannelConfig+0xae>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
    2ef6:	687b      	ldr	r3, [r7, #4]
    2ef8:	691b      	ldr	r3, [r3, #16]
    2efa:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
    2efc:	78fa      	ldrb	r2, [r7, #3]
    2efe:	4613      	mov	r3, r2
    2f00:	005b      	lsls	r3, r3, #1
    2f02:	4413      	add	r3, r2
    2f04:	2207      	movs	r2, #7
    2f06:	fa02 f303 	lsl.w	r3, r2, r3
    2f0a:	60bb      	str	r3, [r7, #8]
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
    2f0c:	68bb      	ldr	r3, [r7, #8]
    2f0e:	43db      	mvns	r3, r3
    2f10:	68fa      	ldr	r2, [r7, #12]
    2f12:	4013      	ands	r3, r2
    2f14:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
    2f16:	7879      	ldrb	r1, [r7, #1]
    2f18:	78fa      	ldrb	r2, [r7, #3]
    2f1a:	4613      	mov	r3, r2
    2f1c:	005b      	lsls	r3, r3, #1
    2f1e:	4413      	add	r3, r2
    2f20:	fa01 f303 	lsl.w	r3, r1, r3
    2f24:	60bb      	str	r3, [r7, #8]
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
    2f26:	68fa      	ldr	r2, [r7, #12]
    2f28:	68bb      	ldr	r3, [r7, #8]
    2f2a:	4313      	orrs	r3, r2
    2f2c:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
    2f2e:	687b      	ldr	r3, [r7, #4]
    2f30:	68fa      	ldr	r2, [r7, #12]
    2f32:	611a      	str	r2, [r3, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
    2f34:	78bb      	ldrb	r3, [r7, #2]
    2f36:	2b06      	cmp	r3, #6
    2f38:	d821      	bhi.n	2f7e <ADC_RegularChannelConfig+0xf8>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
    2f3a:	687b      	ldr	r3, [r7, #4]
    2f3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    2f3e:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_Set << (5 * (Rank - 1));
    2f40:	78bb      	ldrb	r3, [r7, #2]
    2f42:	1e5a      	subs	r2, r3, #1
    2f44:	4613      	mov	r3, r2
    2f46:	009b      	lsls	r3, r3, #2
    2f48:	4413      	add	r3, r2
    2f4a:	221f      	movs	r2, #31
    2f4c:	fa02 f303 	lsl.w	r3, r2, r3
    2f50:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
    2f52:	68bb      	ldr	r3, [r7, #8]
    2f54:	43db      	mvns	r3, r3
    2f56:	68fa      	ldr	r2, [r7, #12]
    2f58:	4013      	ands	r3, r2
    2f5a:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
    2f5c:	78f9      	ldrb	r1, [r7, #3]
    2f5e:	78bb      	ldrb	r3, [r7, #2]
    2f60:	1e5a      	subs	r2, r3, #1
    2f62:	4613      	mov	r3, r2
    2f64:	009b      	lsls	r3, r3, #2
    2f66:	4413      	add	r3, r2
    2f68:	fa01 f303 	lsl.w	r3, r1, r3
    2f6c:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
    2f6e:	68fa      	ldr	r2, [r7, #12]
    2f70:	68bb      	ldr	r3, [r7, #8]
    2f72:	4313      	orrs	r3, r2
    2f74:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
    2f76:	687b      	ldr	r3, [r7, #4]
    2f78:	68fa      	ldr	r2, [r7, #12]
    2f7a:	635a      	str	r2, [r3, #52]	; 0x34
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
    2f7c:	e047      	b.n	300e <ADC_RegularChannelConfig+0x188>
  else if (Rank < 13)
    2f7e:	78bb      	ldrb	r3, [r7, #2]
    2f80:	2b0c      	cmp	r3, #12
    2f82:	d821      	bhi.n	2fc8 <ADC_RegularChannelConfig+0x142>
    tmpreg1 = ADCx->SQR2;
    2f84:	687b      	ldr	r3, [r7, #4]
    2f86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    2f88:	60fb      	str	r3, [r7, #12]
    tmpreg2 = SQR2_SQ_Set << (5 * (Rank - 7));
    2f8a:	78bb      	ldrb	r3, [r7, #2]
    2f8c:	1fda      	subs	r2, r3, #7
    2f8e:	4613      	mov	r3, r2
    2f90:	009b      	lsls	r3, r3, #2
    2f92:	4413      	add	r3, r2
    2f94:	221f      	movs	r2, #31
    2f96:	fa02 f303 	lsl.w	r3, r2, r3
    2f9a:	60bb      	str	r3, [r7, #8]
    tmpreg1 &= ~tmpreg2;
    2f9c:	68bb      	ldr	r3, [r7, #8]
    2f9e:	43db      	mvns	r3, r3
    2fa0:	68fa      	ldr	r2, [r7, #12]
    2fa2:	4013      	ands	r3, r2
    2fa4:	60fb      	str	r3, [r7, #12]
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
    2fa6:	78f9      	ldrb	r1, [r7, #3]
    2fa8:	78bb      	ldrb	r3, [r7, #2]
    2faa:	1fda      	subs	r2, r3, #7
    2fac:	4613      	mov	r3, r2
    2fae:	009b      	lsls	r3, r3, #2
    2fb0:	4413      	add	r3, r2
    2fb2:	fa01 f303 	lsl.w	r3, r1, r3
    2fb6:	60bb      	str	r3, [r7, #8]
    tmpreg1 |= tmpreg2;
    2fb8:	68fa      	ldr	r2, [r7, #12]
    2fba:	68bb      	ldr	r3, [r7, #8]
    2fbc:	4313      	orrs	r3, r2
    2fbe:	60fb      	str	r3, [r7, #12]
    ADCx->SQR2 = tmpreg1;
    2fc0:	687b      	ldr	r3, [r7, #4]
    2fc2:	68fa      	ldr	r2, [r7, #12]
    2fc4:	631a      	str	r2, [r3, #48]	; 0x30
}
    2fc6:	e022      	b.n	300e <ADC_RegularChannelConfig+0x188>
    tmpreg1 = ADCx->SQR1;
    2fc8:	687b      	ldr	r3, [r7, #4]
    2fca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    2fcc:	60fb      	str	r3, [r7, #12]
    tmpreg2 = SQR1_SQ_Set << (5 * (Rank - 13));
    2fce:	78bb      	ldrb	r3, [r7, #2]
    2fd0:	f1a3 020d 	sub.w	r2, r3, #13
    2fd4:	4613      	mov	r3, r2
    2fd6:	009b      	lsls	r3, r3, #2
    2fd8:	4413      	add	r3, r2
    2fda:	221f      	movs	r2, #31
    2fdc:	fa02 f303 	lsl.w	r3, r2, r3
    2fe0:	60bb      	str	r3, [r7, #8]
    tmpreg1 &= ~tmpreg2;
    2fe2:	68bb      	ldr	r3, [r7, #8]
    2fe4:	43db      	mvns	r3, r3
    2fe6:	68fa      	ldr	r2, [r7, #12]
    2fe8:	4013      	ands	r3, r2
    2fea:	60fb      	str	r3, [r7, #12]
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
    2fec:	78f9      	ldrb	r1, [r7, #3]
    2fee:	78bb      	ldrb	r3, [r7, #2]
    2ff0:	f1a3 020d 	sub.w	r2, r3, #13
    2ff4:	4613      	mov	r3, r2
    2ff6:	009b      	lsls	r3, r3, #2
    2ff8:	4413      	add	r3, r2
    2ffa:	fa01 f303 	lsl.w	r3, r1, r3
    2ffe:	60bb      	str	r3, [r7, #8]
    tmpreg1 |= tmpreg2;
    3000:	68fa      	ldr	r2, [r7, #12]
    3002:	68bb      	ldr	r3, [r7, #8]
    3004:	4313      	orrs	r3, r2
    3006:	60fb      	str	r3, [r7, #12]
    ADCx->SQR1 = tmpreg1;
    3008:	687b      	ldr	r3, [r7, #4]
    300a:	68fa      	ldr	r2, [r7, #12]
    300c:	62da      	str	r2, [r3, #44]	; 0x2c
}
    300e:	bf00      	nop
    3010:	3714      	adds	r7, #20
    3012:	46bd      	mov	sp, r7
    3014:	bc80      	pop	{r7}
    3016:	4770      	bx	lr

00003018 <ADC_ExternalTrigConvCmd>:
  * @param  NewState: new state of the selected ADC external trigger start of conversion.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_ExternalTrigConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
    3018:	b480      	push	{r7}
    301a:	b083      	sub	sp, #12
    301c:	af00      	add	r7, sp, #0
    301e:	6078      	str	r0, [r7, #4]
    3020:	460b      	mov	r3, r1
    3022:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    3024:	78fb      	ldrb	r3, [r7, #3]
    3026:	2b00      	cmp	r3, #0
    3028:	d006      	beq.n	3038 <ADC_ExternalTrigConvCmd+0x20>
  {
    /* Enable the selected ADC conversion on external event */
    ADCx->CR2 |= CR2_EXTTRIG_Set;
    302a:	687b      	ldr	r3, [r7, #4]
    302c:	689b      	ldr	r3, [r3, #8]
    302e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
    3032:	687b      	ldr	r3, [r7, #4]
    3034:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC conversion on external event */
    ADCx->CR2 &= CR2_EXTTRIG_Reset;
  }
}
    3036:	e005      	b.n	3044 <ADC_ExternalTrigConvCmd+0x2c>
    ADCx->CR2 &= CR2_EXTTRIG_Reset;
    3038:	687b      	ldr	r3, [r7, #4]
    303a:	689b      	ldr	r3, [r3, #8]
    303c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
    3040:	687b      	ldr	r3, [r7, #4]
    3042:	609a      	str	r2, [r3, #8]
}
    3044:	bf00      	nop
    3046:	370c      	adds	r7, #12
    3048:	46bd      	mov	sp, r7
    304a:	bc80      	pop	{r7}
    304c:	4770      	bx	lr

0000304e <ADC_GetConversionValue>:
  * @brief  Returns the last ADCx conversion result data for regular channel.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The Data conversion value.
  */
uint16_t ADC_GetConversionValue(ADC_TypeDef* ADCx)
{
    304e:	b480      	push	{r7}
    3050:	b083      	sub	sp, #12
    3052:	af00      	add	r7, sp, #0
    3054:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Return the selected ADC conversion value */
  return (uint16_t) ADCx->DR;
    3056:	687b      	ldr	r3, [r7, #4]
    3058:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    305a:	b29b      	uxth	r3, r3
}
    305c:	4618      	mov	r0, r3
    305e:	370c      	adds	r7, #12
    3060:	46bd      	mov	sp, r7
    3062:	bc80      	pop	{r7}
    3064:	4770      	bx	lr

00003066 <ADC_GetDualModeConversionValue>:
/**
  * @brief  Returns the last ADC1 and ADC2 conversion result data in dual mode.
  * @retval The Data conversion value.
  */
uint32_t ADC_GetDualModeConversionValue(void)
{
    3066:	b480      	push	{r7}
    3068:	af00      	add	r7, sp, #0
  /* Return the dual mode conversion value */
  return (*(__IO uint32_t *) DR_ADDRESS);
    306a:	4b03      	ldr	r3, [pc, #12]	; (3078 <ADC_GetDualModeConversionValue+0x12>)
    306c:	681b      	ldr	r3, [r3, #0]
}
    306e:	4618      	mov	r0, r3
    3070:	46bd      	mov	sp, r7
    3072:	bc80      	pop	{r7}
    3074:	4770      	bx	lr
    3076:	bf00      	nop
    3078:	4001244c 	.word	0x4001244c

0000307c <ADC_AutoInjectedConvCmd>:
  * @param  NewState: new state of the selected ADC auto injected conversion
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_AutoInjectedConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
    307c:	b480      	push	{r7}
    307e:	b083      	sub	sp, #12
    3080:	af00      	add	r7, sp, #0
    3082:	6078      	str	r0, [r7, #4]
    3084:	460b      	mov	r3, r1
    3086:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    3088:	78fb      	ldrb	r3, [r7, #3]
    308a:	2b00      	cmp	r3, #0
    308c:	d006      	beq.n	309c <ADC_AutoInjectedConvCmd+0x20>
  {
    /* Enable the selected ADC automatic injected group conversion */
    ADCx->CR1 |= CR1_JAUTO_Set;
    308e:	687b      	ldr	r3, [r7, #4]
    3090:	685b      	ldr	r3, [r3, #4]
    3092:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
    3096:	687b      	ldr	r3, [r7, #4]
    3098:	605a      	str	r2, [r3, #4]
  else
  {
    /* Disable the selected ADC automatic injected group conversion */
    ADCx->CR1 &= CR1_JAUTO_Reset;
  }
}
    309a:	e005      	b.n	30a8 <ADC_AutoInjectedConvCmd+0x2c>
    ADCx->CR1 &= CR1_JAUTO_Reset;
    309c:	687b      	ldr	r3, [r7, #4]
    309e:	685b      	ldr	r3, [r3, #4]
    30a0:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
    30a4:	687b      	ldr	r3, [r7, #4]
    30a6:	605a      	str	r2, [r3, #4]
}
    30a8:	bf00      	nop
    30aa:	370c      	adds	r7, #12
    30ac:	46bd      	mov	sp, r7
    30ae:	bc80      	pop	{r7}
    30b0:	4770      	bx	lr

000030b2 <ADC_InjectedDiscModeCmd>:
  *         on injected group channel.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_InjectedDiscModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
    30b2:	b480      	push	{r7}
    30b4:	b083      	sub	sp, #12
    30b6:	af00      	add	r7, sp, #0
    30b8:	6078      	str	r0, [r7, #4]
    30ba:	460b      	mov	r3, r1
    30bc:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    30be:	78fb      	ldrb	r3, [r7, #3]
    30c0:	2b00      	cmp	r3, #0
    30c2:	d006      	beq.n	30d2 <ADC_InjectedDiscModeCmd+0x20>
  {
    /* Enable the selected ADC injected discontinuous mode */
    ADCx->CR1 |= CR1_JDISCEN_Set;
    30c4:	687b      	ldr	r3, [r7, #4]
    30c6:	685b      	ldr	r3, [r3, #4]
    30c8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
    30cc:	687b      	ldr	r3, [r7, #4]
    30ce:	605a      	str	r2, [r3, #4]
  else
  {
    /* Disable the selected ADC injected discontinuous mode */
    ADCx->CR1 &= CR1_JDISCEN_Reset;
  }
}
    30d0:	e005      	b.n	30de <ADC_InjectedDiscModeCmd+0x2c>
    ADCx->CR1 &= CR1_JDISCEN_Reset;
    30d2:	687b      	ldr	r3, [r7, #4]
    30d4:	685b      	ldr	r3, [r3, #4]
    30d6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
    30da:	687b      	ldr	r3, [r7, #4]
    30dc:	605a      	str	r2, [r3, #4]
}
    30de:	bf00      	nop
    30e0:	370c      	adds	r7, #12
    30e2:	46bd      	mov	sp, r7
    30e4:	bc80      	pop	{r7}
    30e6:	4770      	bx	lr

000030e8 <ADC_ExternalTrigInjectedConvConfig>:
  *     @arg ADC_ExternalTrigInjecConv_None: Injected conversion started by software and not
  *                                          by external trigger (for ADC1, ADC2 and ADC3)
  * @retval None
  */
void ADC_ExternalTrigInjectedConvConfig(ADC_TypeDef* ADCx, uint32_t ADC_ExternalTrigInjecConv)
{
    30e8:	b480      	push	{r7}
    30ea:	b085      	sub	sp, #20
    30ec:	af00      	add	r7, sp, #0
    30ee:	6078      	str	r0, [r7, #4]
    30f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
    30f2:	2300      	movs	r3, #0
    30f4:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_EXT_INJEC_TRIG(ADC_ExternalTrigInjecConv));
  /* Get the old register value */
  tmpreg = ADCx->CR2;
    30f6:	687b      	ldr	r3, [r7, #4]
    30f8:	689b      	ldr	r3, [r3, #8]
    30fa:	60fb      	str	r3, [r7, #12]
  /* Clear the old external event selection for injected group */
  tmpreg &= CR2_JEXTSEL_Reset;
    30fc:	68fb      	ldr	r3, [r7, #12]
    30fe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
    3102:	60fb      	str	r3, [r7, #12]
  /* Set the external event selection for injected group */
  tmpreg |= ADC_ExternalTrigInjecConv;
    3104:	68fa      	ldr	r2, [r7, #12]
    3106:	683b      	ldr	r3, [r7, #0]
    3108:	4313      	orrs	r3, r2
    310a:	60fb      	str	r3, [r7, #12]
  /* Store the new register value */
  ADCx->CR2 = tmpreg;
    310c:	687b      	ldr	r3, [r7, #4]
    310e:	68fa      	ldr	r2, [r7, #12]
    3110:	609a      	str	r2, [r3, #8]
}
    3112:	bf00      	nop
    3114:	3714      	adds	r7, #20
    3116:	46bd      	mov	sp, r7
    3118:	bc80      	pop	{r7}
    311a:	4770      	bx	lr

0000311c <ADC_ExternalTrigInjectedConvCmd>:
  *         injected conversion.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_ExternalTrigInjectedConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
    311c:	b480      	push	{r7}
    311e:	b083      	sub	sp, #12
    3120:	af00      	add	r7, sp, #0
    3122:	6078      	str	r0, [r7, #4]
    3124:	460b      	mov	r3, r1
    3126:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    3128:	78fb      	ldrb	r3, [r7, #3]
    312a:	2b00      	cmp	r3, #0
    312c:	d006      	beq.n	313c <ADC_ExternalTrigInjectedConvCmd+0x20>
  {
    /* Enable the selected ADC external event selection for injected group */
    ADCx->CR2 |= CR2_JEXTTRIG_Set;
    312e:	687b      	ldr	r3, [r7, #4]
    3130:	689b      	ldr	r3, [r3, #8]
    3132:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
    3136:	687b      	ldr	r3, [r7, #4]
    3138:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC external event selection for injected group */
    ADCx->CR2 &= CR2_JEXTTRIG_Reset;
  }
}
    313a:	e005      	b.n	3148 <ADC_ExternalTrigInjectedConvCmd+0x2c>
    ADCx->CR2 &= CR2_JEXTTRIG_Reset;
    313c:	687b      	ldr	r3, [r7, #4]
    313e:	689b      	ldr	r3, [r3, #8]
    3140:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
    3144:	687b      	ldr	r3, [r7, #4]
    3146:	609a      	str	r2, [r3, #8]
}
    3148:	bf00      	nop
    314a:	370c      	adds	r7, #12
    314c:	46bd      	mov	sp, r7
    314e:	bc80      	pop	{r7}
    3150:	4770      	bx	lr

00003152 <ADC_SoftwareStartInjectedConvCmd>:
  * @param  NewState: new state of the selected ADC software start injected conversion.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_SoftwareStartInjectedConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
    3152:	b480      	push	{r7}
    3154:	b083      	sub	sp, #12
    3156:	af00      	add	r7, sp, #0
    3158:	6078      	str	r0, [r7, #4]
    315a:	460b      	mov	r3, r1
    315c:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    315e:	78fb      	ldrb	r3, [r7, #3]
    3160:	2b00      	cmp	r3, #0
    3162:	d006      	beq.n	3172 <ADC_SoftwareStartInjectedConvCmd+0x20>
  {
    /* Enable the selected ADC conversion for injected group on external event and start the selected
       ADC injected conversion */
    ADCx->CR2 |= CR2_JEXTTRIG_JSWSTART_Set;
    3164:	687b      	ldr	r3, [r7, #4]
    3166:	689b      	ldr	r3, [r3, #8]
    3168:	f443 1202 	orr.w	r2, r3, #2129920	; 0x208000
    316c:	687b      	ldr	r3, [r7, #4]
    316e:	609a      	str	r2, [r3, #8]
  {
    /* Disable the selected ADC conversion on external event for injected group and stop the selected
       ADC injected conversion */
    ADCx->CR2 &= CR2_JEXTTRIG_JSWSTART_Reset;
  }
}
    3170:	e005      	b.n	317e <ADC_SoftwareStartInjectedConvCmd+0x2c>
    ADCx->CR2 &= CR2_JEXTTRIG_JSWSTART_Reset;
    3172:	687b      	ldr	r3, [r7, #4]
    3174:	689b      	ldr	r3, [r3, #8]
    3176:	f423 1202 	bic.w	r2, r3, #2129920	; 0x208000
    317a:	687b      	ldr	r3, [r7, #4]
    317c:	609a      	str	r2, [r3, #8]
}
    317e:	bf00      	nop
    3180:	370c      	adds	r7, #12
    3182:	46bd      	mov	sp, r7
    3184:	bc80      	pop	{r7}
    3186:	4770      	bx	lr

00003188 <ADC_GetSoftwareStartInjectedConvCmdStatus>:
  * @brief  Gets the selected ADC Software start injected conversion Status.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The new state of ADC software start injected conversion (SET or RESET).
  */
FlagStatus ADC_GetSoftwareStartInjectedConvCmdStatus(ADC_TypeDef* ADCx)
{
    3188:	b480      	push	{r7}
    318a:	b085      	sub	sp, #20
    318c:	af00      	add	r7, sp, #0
    318e:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
    3190:	2300      	movs	r3, #0
    3192:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of JSWSTART bit */
  if ((ADCx->CR2 & CR2_JSWSTART_Set) != (uint32_t)RESET)
    3194:	687b      	ldr	r3, [r7, #4]
    3196:	689b      	ldr	r3, [r3, #8]
    3198:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
    319c:	2b00      	cmp	r3, #0
    319e:	d002      	beq.n	31a6 <ADC_GetSoftwareStartInjectedConvCmdStatus+0x1e>
  {
    /* JSWSTART bit is set */
    bitstatus = SET;
    31a0:	2301      	movs	r3, #1
    31a2:	73fb      	strb	r3, [r7, #15]
    31a4:	e001      	b.n	31aa <ADC_GetSoftwareStartInjectedConvCmdStatus+0x22>
  }
  else
  {
    /* JSWSTART bit is reset */
    bitstatus = RESET;
    31a6:	2300      	movs	r3, #0
    31a8:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the JSWSTART bit status */
  return  bitstatus;
    31aa:	7bfb      	ldrb	r3, [r7, #15]
}
    31ac:	4618      	mov	r0, r3
    31ae:	3714      	adds	r7, #20
    31b0:	46bd      	mov	sp, r7
    31b2:	bc80      	pop	{r7}
    31b4:	4770      	bx	lr

000031b6 <ADC_InjectedChannelConfig>:
  *     @arg ADC_SampleTime_71Cycles5: Sample time equal to 71.5 cycles	
  *     @arg ADC_SampleTime_239Cycles5: Sample time equal to 239.5 cycles	
  * @retval None
  */
void ADC_InjectedChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
    31b6:	b480      	push	{r7}
    31b8:	b087      	sub	sp, #28
    31ba:	af00      	add	r7, sp, #0
    31bc:	6078      	str	r0, [r7, #4]
    31be:	4608      	mov	r0, r1
    31c0:	4611      	mov	r1, r2
    31c2:	461a      	mov	r2, r3
    31c4:	4603      	mov	r3, r0
    31c6:	70fb      	strb	r3, [r7, #3]
    31c8:	460b      	mov	r3, r1
    31ca:	70bb      	strb	r3, [r7, #2]
    31cc:	4613      	mov	r3, r2
    31ce:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0, tmpreg3 = 0;
    31d0:	2300      	movs	r3, #0
    31d2:	617b      	str	r3, [r7, #20]
    31d4:	2300      	movs	r3, #0
    31d6:	613b      	str	r3, [r7, #16]
    31d8:	2300      	movs	r3, #0
    31da:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_INJECTED_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
    31dc:	78fb      	ldrb	r3, [r7, #3]
    31de:	2b09      	cmp	r3, #9
    31e0:	d923      	bls.n	322a <ADC_InjectedChannelConfig+0x74>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
    31e2:	687b      	ldr	r3, [r7, #4]
    31e4:	68db      	ldr	r3, [r3, #12]
    31e6:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3*(ADC_Channel - 10));
    31e8:	78fb      	ldrb	r3, [r7, #3]
    31ea:	f1a3 020a 	sub.w	r2, r3, #10
    31ee:	4613      	mov	r3, r2
    31f0:	005b      	lsls	r3, r3, #1
    31f2:	4413      	add	r3, r2
    31f4:	2207      	movs	r2, #7
    31f6:	fa02 f303 	lsl.w	r3, r2, r3
    31fa:	613b      	str	r3, [r7, #16]
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
    31fc:	693b      	ldr	r3, [r7, #16]
    31fe:	43db      	mvns	r3, r3
    3200:	697a      	ldr	r2, [r7, #20]
    3202:	4013      	ands	r3, r2
    3204:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3*(ADC_Channel - 10));
    3206:	7879      	ldrb	r1, [r7, #1]
    3208:	78fb      	ldrb	r3, [r7, #3]
    320a:	f1a3 020a 	sub.w	r2, r3, #10
    320e:	4613      	mov	r3, r2
    3210:	005b      	lsls	r3, r3, #1
    3212:	4413      	add	r3, r2
    3214:	fa01 f303 	lsl.w	r3, r1, r3
    3218:	613b      	str	r3, [r7, #16]
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
    321a:	697a      	ldr	r2, [r7, #20]
    321c:	693b      	ldr	r3, [r7, #16]
    321e:	4313      	orrs	r3, r2
    3220:	617b      	str	r3, [r7, #20]
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
    3222:	687b      	ldr	r3, [r7, #4]
    3224:	697a      	ldr	r2, [r7, #20]
    3226:	60da      	str	r2, [r3, #12]
    3228:	e01e      	b.n	3268 <ADC_InjectedChannelConfig+0xb2>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
    322a:	687b      	ldr	r3, [r7, #4]
    322c:	691b      	ldr	r3, [r3, #16]
    322e:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
    3230:	78fa      	ldrb	r2, [r7, #3]
    3232:	4613      	mov	r3, r2
    3234:	005b      	lsls	r3, r3, #1
    3236:	4413      	add	r3, r2
    3238:	2207      	movs	r2, #7
    323a:	fa02 f303 	lsl.w	r3, r2, r3
    323e:	613b      	str	r3, [r7, #16]
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
    3240:	693b      	ldr	r3, [r7, #16]
    3242:	43db      	mvns	r3, r3
    3244:	697a      	ldr	r2, [r7, #20]
    3246:	4013      	ands	r3, r2
    3248:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
    324a:	7879      	ldrb	r1, [r7, #1]
    324c:	78fa      	ldrb	r2, [r7, #3]
    324e:	4613      	mov	r3, r2
    3250:	005b      	lsls	r3, r3, #1
    3252:	4413      	add	r3, r2
    3254:	fa01 f303 	lsl.w	r3, r1, r3
    3258:	613b      	str	r3, [r7, #16]
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
    325a:	697a      	ldr	r2, [r7, #20]
    325c:	693b      	ldr	r3, [r7, #16]
    325e:	4313      	orrs	r3, r2
    3260:	617b      	str	r3, [r7, #20]
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
    3262:	687b      	ldr	r3, [r7, #4]
    3264:	697a      	ldr	r2, [r7, #20]
    3266:	611a      	str	r2, [r3, #16]
  }
  /* Rank configuration */
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
    3268:	687b      	ldr	r3, [r7, #4]
    326a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    326c:	617b      	str	r3, [r7, #20]
  /* Get JL value: Number = JL+1 */
  tmpreg3 =  (tmpreg1 & JSQR_JL_Set)>> 20;
    326e:	697b      	ldr	r3, [r7, #20]
    3270:	0d1b      	lsrs	r3, r3, #20
    3272:	f003 0303 	and.w	r3, r3, #3
    3276:	60fb      	str	r3, [r7, #12]
  /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = JSQR_JSQ_Set << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
    3278:	68fb      	ldr	r3, [r7, #12]
    327a:	b2db      	uxtb	r3, r3
    327c:	78ba      	ldrb	r2, [r7, #2]
    327e:	1ad3      	subs	r3, r2, r3
    3280:	b2db      	uxtb	r3, r3
    3282:	3302      	adds	r3, #2
    3284:	b2db      	uxtb	r3, r3
    3286:	461a      	mov	r2, r3
    3288:	4613      	mov	r3, r2
    328a:	009b      	lsls	r3, r3, #2
    328c:	4413      	add	r3, r2
    328e:	221f      	movs	r2, #31
    3290:	fa02 f303 	lsl.w	r3, r2, r3
    3294:	613b      	str	r3, [r7, #16]
  /* Clear the old JSQx bits for the selected rank */
  tmpreg1 &= ~tmpreg2;
    3296:	693b      	ldr	r3, [r7, #16]
    3298:	43db      	mvns	r3, r3
    329a:	697a      	ldr	r2, [r7, #20]
    329c:	4013      	ands	r3, r2
    329e:	617b      	str	r3, [r7, #20]
  /* Calculate the mask to set: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = (uint32_t)ADC_Channel << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
    32a0:	78fa      	ldrb	r2, [r7, #3]
    32a2:	68fb      	ldr	r3, [r7, #12]
    32a4:	b2db      	uxtb	r3, r3
    32a6:	78b9      	ldrb	r1, [r7, #2]
    32a8:	1acb      	subs	r3, r1, r3
    32aa:	b2db      	uxtb	r3, r3
    32ac:	3302      	adds	r3, #2
    32ae:	b2db      	uxtb	r3, r3
    32b0:	4619      	mov	r1, r3
    32b2:	460b      	mov	r3, r1
    32b4:	009b      	lsls	r3, r3, #2
    32b6:	440b      	add	r3, r1
    32b8:	fa02 f303 	lsl.w	r3, r2, r3
    32bc:	613b      	str	r3, [r7, #16]
  /* Set the JSQx bits for the selected rank */
  tmpreg1 |= tmpreg2;
    32be:	697a      	ldr	r2, [r7, #20]
    32c0:	693b      	ldr	r3, [r7, #16]
    32c2:	4313      	orrs	r3, r2
    32c4:	617b      	str	r3, [r7, #20]
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
    32c6:	687b      	ldr	r3, [r7, #4]
    32c8:	697a      	ldr	r2, [r7, #20]
    32ca:	639a      	str	r2, [r3, #56]	; 0x38
}
    32cc:	bf00      	nop
    32ce:	371c      	adds	r7, #28
    32d0:	46bd      	mov	sp, r7
    32d2:	bc80      	pop	{r7}
    32d4:	4770      	bx	lr

000032d6 <ADC_InjectedSequencerLengthConfig>:
  * @param  Length: The sequencer length. 
  *   This parameter must be a number between 1 to 4.
  * @retval None
  */
void ADC_InjectedSequencerLengthConfig(ADC_TypeDef* ADCx, uint8_t Length)
{
    32d6:	b480      	push	{r7}
    32d8:	b085      	sub	sp, #20
    32da:	af00      	add	r7, sp, #0
    32dc:	6078      	str	r0, [r7, #4]
    32de:	460b      	mov	r3, r1
    32e0:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpreg1 = 0;
    32e2:	2300      	movs	r3, #0
    32e4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg2 = 0;
    32e6:	2300      	movs	r3, #0
    32e8:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_LENGTH(Length));
  
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
    32ea:	687b      	ldr	r3, [r7, #4]
    32ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    32ee:	60fb      	str	r3, [r7, #12]
  /* Clear the old injected sequnence lenght JL bits */
  tmpreg1 &= JSQR_JL_Reset;
    32f0:	68fb      	ldr	r3, [r7, #12]
    32f2:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
    32f6:	60fb      	str	r3, [r7, #12]
  /* Set the injected sequnence lenght JL bits */
  tmpreg2 = Length - 1; 
    32f8:	78fb      	ldrb	r3, [r7, #3]
    32fa:	3b01      	subs	r3, #1
    32fc:	60bb      	str	r3, [r7, #8]
  tmpreg1 |= tmpreg2 << 20;
    32fe:	68bb      	ldr	r3, [r7, #8]
    3300:	051b      	lsls	r3, r3, #20
    3302:	68fa      	ldr	r2, [r7, #12]
    3304:	4313      	orrs	r3, r2
    3306:	60fb      	str	r3, [r7, #12]
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
    3308:	687b      	ldr	r3, [r7, #4]
    330a:	68fa      	ldr	r2, [r7, #12]
    330c:	639a      	str	r2, [r3, #56]	; 0x38
}
    330e:	bf00      	nop
    3310:	3714      	adds	r7, #20
    3312:	46bd      	mov	sp, r7
    3314:	bc80      	pop	{r7}
    3316:	4770      	bx	lr

00003318 <ADC_SetInjectedOffset>:
  * @param  Offset: the offset value for the selected ADC injected channel
  *   This parameter must be a 12bit value.
  * @retval None
  */
void ADC_SetInjectedOffset(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel, uint16_t Offset)
{
    3318:	b480      	push	{r7}
    331a:	b085      	sub	sp, #20
    331c:	af00      	add	r7, sp, #0
    331e:	6078      	str	r0, [r7, #4]
    3320:	460b      	mov	r3, r1
    3322:	70fb      	strb	r3, [r7, #3]
    3324:	4613      	mov	r3, r2
    3326:	803b      	strh	r3, [r7, #0]
  __IO uint32_t tmp = 0;
    3328:	2300      	movs	r3, #0
    332a:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));
  assert_param(IS_ADC_OFFSET(Offset));  
  
  tmp = (uint32_t)ADCx;
    332c:	687b      	ldr	r3, [r7, #4]
    332e:	60fb      	str	r3, [r7, #12]
  tmp += ADC_InjectedChannel;
    3330:	78fa      	ldrb	r2, [r7, #3]
    3332:	68fb      	ldr	r3, [r7, #12]
    3334:	4413      	add	r3, r2
    3336:	60fb      	str	r3, [r7, #12]
  
  /* Set the selected injected channel data offset */
  *(__IO uint32_t *) tmp = (uint32_t)Offset;
    3338:	68fb      	ldr	r3, [r7, #12]
    333a:	461a      	mov	r2, r3
    333c:	883b      	ldrh	r3, [r7, #0]
    333e:	6013      	str	r3, [r2, #0]
}
    3340:	bf00      	nop
    3342:	3714      	adds	r7, #20
    3344:	46bd      	mov	sp, r7
    3346:	bc80      	pop	{r7}
    3348:	4770      	bx	lr

0000334a <ADC_GetInjectedConversionValue>:
  *     @arg ADC_InjectedChannel_3: Injected Channel3 selected
  *     @arg ADC_InjectedChannel_4: Injected Channel4 selected
  * @retval The Data conversion value.
  */
uint16_t ADC_GetInjectedConversionValue(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel)
{
    334a:	b480      	push	{r7}
    334c:	b085      	sub	sp, #20
    334e:	af00      	add	r7, sp, #0
    3350:	6078      	str	r0, [r7, #4]
    3352:	460b      	mov	r3, r1
    3354:	70fb      	strb	r3, [r7, #3]
  __IO uint32_t tmp = 0;
    3356:	2300      	movs	r3, #0
    3358:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));

  tmp = (uint32_t)ADCx;
    335a:	687b      	ldr	r3, [r7, #4]
    335c:	60fb      	str	r3, [r7, #12]
  tmp += ADC_InjectedChannel + JDR_Offset;
    335e:	78fa      	ldrb	r2, [r7, #3]
    3360:	68fb      	ldr	r3, [r7, #12]
    3362:	4413      	add	r3, r2
    3364:	3328      	adds	r3, #40	; 0x28
    3366:	60fb      	str	r3, [r7, #12]
  
  /* Returns the selected injected channel conversion data value */
  return (uint16_t) (*(__IO uint32_t*)  tmp);   
    3368:	68fb      	ldr	r3, [r7, #12]
    336a:	681b      	ldr	r3, [r3, #0]
    336c:	b29b      	uxth	r3, r3
}
    336e:	4618      	mov	r0, r3
    3370:	3714      	adds	r7, #20
    3372:	46bd      	mov	sp, r7
    3374:	bc80      	pop	{r7}
    3376:	4770      	bx	lr

00003378 <ADC_AnalogWatchdogCmd>:
  *     @arg ADC_AnalogWatchdog_AllRegAllInjecEnable: Analog watchdog on all regular and injected channels
  *     @arg ADC_AnalogWatchdog_None: No channel guarded by the analog watchdog
  * @retval None	  
  */
void ADC_AnalogWatchdogCmd(ADC_TypeDef* ADCx, uint32_t ADC_AnalogWatchdog)
{
    3378:	b480      	push	{r7}
    337a:	b085      	sub	sp, #20
    337c:	af00      	add	r7, sp, #0
    337e:	6078      	str	r0, [r7, #4]
    3380:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
    3382:	2300      	movs	r3, #0
    3384:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_ANALOG_WATCHDOG(ADC_AnalogWatchdog));
  /* Get the old register value */
  tmpreg = ADCx->CR1;
    3386:	687b      	ldr	r3, [r7, #4]
    3388:	685b      	ldr	r3, [r3, #4]
    338a:	60fb      	str	r3, [r7, #12]
  /* Clear AWDEN, AWDENJ and AWDSGL bits */
  tmpreg &= CR1_AWDMode_Reset;
    338c:	68fb      	ldr	r3, [r7, #12]
    338e:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
    3392:	f423 7300 	bic.w	r3, r3, #512	; 0x200
    3396:	60fb      	str	r3, [r7, #12]
  /* Set the analog watchdog enable mode */
  tmpreg |= ADC_AnalogWatchdog;
    3398:	68fa      	ldr	r2, [r7, #12]
    339a:	683b      	ldr	r3, [r7, #0]
    339c:	4313      	orrs	r3, r2
    339e:	60fb      	str	r3, [r7, #12]
  /* Store the new register value */
  ADCx->CR1 = tmpreg;
    33a0:	687b      	ldr	r3, [r7, #4]
    33a2:	68fa      	ldr	r2, [r7, #12]
    33a4:	605a      	str	r2, [r3, #4]
}
    33a6:	bf00      	nop
    33a8:	3714      	adds	r7, #20
    33aa:	46bd      	mov	sp, r7
    33ac:	bc80      	pop	{r7}
    33ae:	4770      	bx	lr

000033b0 <ADC_AnalogWatchdogThresholdsConfig>:
  *   This parameter must be a 12bit value.
  * @retval None
  */
void ADC_AnalogWatchdogThresholdsConfig(ADC_TypeDef* ADCx, uint16_t HighThreshold,
                                        uint16_t LowThreshold)
{
    33b0:	b480      	push	{r7}
    33b2:	b083      	sub	sp, #12
    33b4:	af00      	add	r7, sp, #0
    33b6:	6078      	str	r0, [r7, #4]
    33b8:	460b      	mov	r3, r1
    33ba:	807b      	strh	r3, [r7, #2]
    33bc:	4613      	mov	r3, r2
    33be:	803b      	strh	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_THRESHOLD(HighThreshold));
  assert_param(IS_ADC_THRESHOLD(LowThreshold));
  /* Set the ADCx high threshold */
  ADCx->HTR = HighThreshold;
    33c0:	887a      	ldrh	r2, [r7, #2]
    33c2:	687b      	ldr	r3, [r7, #4]
    33c4:	625a      	str	r2, [r3, #36]	; 0x24
  /* Set the ADCx low threshold */
  ADCx->LTR = LowThreshold;
    33c6:	883a      	ldrh	r2, [r7, #0]
    33c8:	687b      	ldr	r3, [r7, #4]
    33ca:	629a      	str	r2, [r3, #40]	; 0x28
}
    33cc:	bf00      	nop
    33ce:	370c      	adds	r7, #12
    33d0:	46bd      	mov	sp, r7
    33d2:	bc80      	pop	{r7}
    33d4:	4770      	bx	lr

000033d6 <ADC_AnalogWatchdogSingleChannelConfig>:
  *     @arg ADC_Channel_16: ADC Channel16 selected
  *     @arg ADC_Channel_17: ADC Channel17 selected
  * @retval None
  */
void ADC_AnalogWatchdogSingleChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel)
{
    33d6:	b480      	push	{r7}
    33d8:	b085      	sub	sp, #20
    33da:	af00      	add	r7, sp, #0
    33dc:	6078      	str	r0, [r7, #4]
    33de:	460b      	mov	r3, r1
    33e0:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpreg = 0;
    33e2:	2300      	movs	r3, #0
    33e4:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  /* Get the old register value */
  tmpreg = ADCx->CR1;
    33e6:	687b      	ldr	r3, [r7, #4]
    33e8:	685b      	ldr	r3, [r3, #4]
    33ea:	60fb      	str	r3, [r7, #12]
  /* Clear the Analog watchdog channel select bits */
  tmpreg &= CR1_AWDCH_Reset;
    33ec:	68fb      	ldr	r3, [r7, #12]
    33ee:	f023 031f 	bic.w	r3, r3, #31
    33f2:	60fb      	str	r3, [r7, #12]
  /* Set the Analog watchdog channel */
  tmpreg |= ADC_Channel;
    33f4:	78fb      	ldrb	r3, [r7, #3]
    33f6:	68fa      	ldr	r2, [r7, #12]
    33f8:	4313      	orrs	r3, r2
    33fa:	60fb      	str	r3, [r7, #12]
  /* Store the new register value */
  ADCx->CR1 = tmpreg;
    33fc:	687b      	ldr	r3, [r7, #4]
    33fe:	68fa      	ldr	r2, [r7, #12]
    3400:	605a      	str	r2, [r3, #4]
}
    3402:	bf00      	nop
    3404:	3714      	adds	r7, #20
    3406:	46bd      	mov	sp, r7
    3408:	bc80      	pop	{r7}
    340a:	4770      	bx	lr

0000340c <ADC_TempSensorVrefintCmd>:
  * @param  NewState: new state of the temperature sensor.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_TempSensorVrefintCmd(FunctionalState NewState)
{
    340c:	b480      	push	{r7}
    340e:	b083      	sub	sp, #12
    3410:	af00      	add	r7, sp, #0
    3412:	4603      	mov	r3, r0
    3414:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    3416:	79fb      	ldrb	r3, [r7, #7]
    3418:	2b00      	cmp	r3, #0
    341a:	d006      	beq.n	342a <ADC_TempSensorVrefintCmd+0x1e>
  {
    /* Enable the temperature sensor and Vrefint channel*/
    ADC1->CR2 |= CR2_TSVREFE_Set;
    341c:	4b08      	ldr	r3, [pc, #32]	; (3440 <ADC_TempSensorVrefintCmd+0x34>)
    341e:	689b      	ldr	r3, [r3, #8]
    3420:	4a07      	ldr	r2, [pc, #28]	; (3440 <ADC_TempSensorVrefintCmd+0x34>)
    3422:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
    3426:	6093      	str	r3, [r2, #8]
  else
  {
    /* Disable the temperature sensor and Vrefint channel*/
    ADC1->CR2 &= CR2_TSVREFE_Reset;
  }
}
    3428:	e005      	b.n	3436 <ADC_TempSensorVrefintCmd+0x2a>
    ADC1->CR2 &= CR2_TSVREFE_Reset;
    342a:	4b05      	ldr	r3, [pc, #20]	; (3440 <ADC_TempSensorVrefintCmd+0x34>)
    342c:	689b      	ldr	r3, [r3, #8]
    342e:	4a04      	ldr	r2, [pc, #16]	; (3440 <ADC_TempSensorVrefintCmd+0x34>)
    3430:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
    3434:	6093      	str	r3, [r2, #8]
}
    3436:	bf00      	nop
    3438:	370c      	adds	r7, #12
    343a:	46bd      	mov	sp, r7
    343c:	bc80      	pop	{r7}
    343e:	4770      	bx	lr
    3440:	40012400 	.word	0x40012400

00003444 <ADC_GetFlagStatus>:
  *     @arg ADC_FLAG_JSTRT: Start of injected group conversion flag
  *     @arg ADC_FLAG_STRT: Start of regular group conversion flag
  * @retval The new state of ADC_FLAG (SET or RESET).
  */
FlagStatus ADC_GetFlagStatus(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)
{
    3444:	b480      	push	{r7}
    3446:	b085      	sub	sp, #20
    3448:	af00      	add	r7, sp, #0
    344a:	6078      	str	r0, [r7, #4]
    344c:	460b      	mov	r3, r1
    344e:	70fb      	strb	r3, [r7, #3]
  FlagStatus bitstatus = RESET;
    3450:	2300      	movs	r3, #0
    3452:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));
  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (uint8_t)RESET)
    3454:	687b      	ldr	r3, [r7, #4]
    3456:	681a      	ldr	r2, [r3, #0]
    3458:	78fb      	ldrb	r3, [r7, #3]
    345a:	4013      	ands	r3, r2
    345c:	2b00      	cmp	r3, #0
    345e:	d002      	beq.n	3466 <ADC_GetFlagStatus+0x22>
  {
    /* ADC_FLAG is set */
    bitstatus = SET;
    3460:	2301      	movs	r3, #1
    3462:	73fb      	strb	r3, [r7, #15]
    3464:	e001      	b.n	346a <ADC_GetFlagStatus+0x26>
  }
  else
  {
    /* ADC_FLAG is reset */
    bitstatus = RESET;
    3466:	2300      	movs	r3, #0
    3468:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the ADC_FLAG status */
  return  bitstatus;
    346a:	7bfb      	ldrb	r3, [r7, #15]
}
    346c:	4618      	mov	r0, r3
    346e:	3714      	adds	r7, #20
    3470:	46bd      	mov	sp, r7
    3472:	bc80      	pop	{r7}
    3474:	4770      	bx	lr

00003476 <ADC_ClearFlag>:
  *     @arg ADC_FLAG_JSTRT: Start of injected group conversion flag
  *     @arg ADC_FLAG_STRT: Start of regular group conversion flag
  * @retval None
  */
void ADC_ClearFlag(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)
{
    3476:	b480      	push	{r7}
    3478:	b083      	sub	sp, #12
    347a:	af00      	add	r7, sp, #0
    347c:	6078      	str	r0, [r7, #4]
    347e:	460b      	mov	r3, r1
    3480:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CLEAR_FLAG(ADC_FLAG));
  /* Clear the selected ADC flags */
  ADCx->SR = ~(uint32_t)ADC_FLAG;
    3482:	78fb      	ldrb	r3, [r7, #3]
    3484:	43da      	mvns	r2, r3
    3486:	687b      	ldr	r3, [r7, #4]
    3488:	601a      	str	r2, [r3, #0]
}
    348a:	bf00      	nop
    348c:	370c      	adds	r7, #12
    348e:	46bd      	mov	sp, r7
    3490:	bc80      	pop	{r7}
    3492:	4770      	bx	lr

00003494 <ADC_GetITStatus>:
  *     @arg ADC_IT_AWD: Analog watchdog interrupt mask
  *     @arg ADC_IT_JEOC: End of injected conversion interrupt mask
  * @retval The new state of ADC_IT (SET or RESET).
  */
ITStatus ADC_GetITStatus(ADC_TypeDef* ADCx, uint16_t ADC_IT)
{
    3494:	b480      	push	{r7}
    3496:	b087      	sub	sp, #28
    3498:	af00      	add	r7, sp, #0
    349a:	6078      	str	r0, [r7, #4]
    349c:	460b      	mov	r3, r1
    349e:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;
    34a0:	2300      	movs	r3, #0
    34a2:	75fb      	strb	r3, [r7, #23]
  uint32_t itmask = 0, enablestatus = 0;
    34a4:	2300      	movs	r3, #0
    34a6:	613b      	str	r3, [r7, #16]
    34a8:	2300      	movs	r3, #0
    34aa:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_IT(ADC_IT));
  /* Get the ADC IT index */
  itmask = ADC_IT >> 8;
    34ac:	887b      	ldrh	r3, [r7, #2]
    34ae:	0a1b      	lsrs	r3, r3, #8
    34b0:	b29b      	uxth	r3, r3
    34b2:	613b      	str	r3, [r7, #16]
  /* Get the ADC_IT enable bit status */
  enablestatus = (ADCx->CR1 & (uint8_t)ADC_IT) ;
    34b4:	687b      	ldr	r3, [r7, #4]
    34b6:	685b      	ldr	r3, [r3, #4]
    34b8:	887a      	ldrh	r2, [r7, #2]
    34ba:	b2d2      	uxtb	r2, r2
    34bc:	4013      	ands	r3, r2
    34be:	60fb      	str	r3, [r7, #12]
  /* Check the status of the specified ADC interrupt */
  if (((ADCx->SR & itmask) != (uint32_t)RESET) && enablestatus)
    34c0:	687b      	ldr	r3, [r7, #4]
    34c2:	681a      	ldr	r2, [r3, #0]
    34c4:	693b      	ldr	r3, [r7, #16]
    34c6:	4013      	ands	r3, r2
    34c8:	2b00      	cmp	r3, #0
    34ca:	d005      	beq.n	34d8 <ADC_GetITStatus+0x44>
    34cc:	68fb      	ldr	r3, [r7, #12]
    34ce:	2b00      	cmp	r3, #0
    34d0:	d002      	beq.n	34d8 <ADC_GetITStatus+0x44>
  {
    /* ADC_IT is set */
    bitstatus = SET;
    34d2:	2301      	movs	r3, #1
    34d4:	75fb      	strb	r3, [r7, #23]
    34d6:	e001      	b.n	34dc <ADC_GetITStatus+0x48>
  }
  else
  {
    /* ADC_IT is reset */
    bitstatus = RESET;
    34d8:	2300      	movs	r3, #0
    34da:	75fb      	strb	r3, [r7, #23]
  }
  /* Return the ADC_IT status */
  return  bitstatus;
    34dc:	7dfb      	ldrb	r3, [r7, #23]
}
    34de:	4618      	mov	r0, r3
    34e0:	371c      	adds	r7, #28
    34e2:	46bd      	mov	sp, r7
    34e4:	bc80      	pop	{r7}
    34e6:	4770      	bx	lr

000034e8 <ADC_ClearITPendingBit>:
  *     @arg ADC_IT_AWD: Analog watchdog interrupt mask
  *     @arg ADC_IT_JEOC: End of injected conversion interrupt mask
  * @retval None
  */
void ADC_ClearITPendingBit(ADC_TypeDef* ADCx, uint16_t ADC_IT)
{
    34e8:	b480      	push	{r7}
    34ea:	b085      	sub	sp, #20
    34ec:	af00      	add	r7, sp, #0
    34ee:	6078      	str	r0, [r7, #4]
    34f0:	460b      	mov	r3, r1
    34f2:	807b      	strh	r3, [r7, #2]
  uint8_t itmask = 0;
    34f4:	2300      	movs	r3, #0
    34f6:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_IT(ADC_IT));
  /* Get the ADC IT index */
  itmask = (uint8_t)(ADC_IT >> 8);
    34f8:	887b      	ldrh	r3, [r7, #2]
    34fa:	0a1b      	lsrs	r3, r3, #8
    34fc:	b29b      	uxth	r3, r3
    34fe:	73fb      	strb	r3, [r7, #15]
  /* Clear the selected ADC interrupt pending bits */
  ADCx->SR = ~(uint32_t)itmask;
    3500:	7bfb      	ldrb	r3, [r7, #15]
    3502:	43da      	mvns	r2, r3
    3504:	687b      	ldr	r3, [r7, #4]
    3506:	601a      	str	r2, [r3, #0]
}
    3508:	bf00      	nop
    350a:	3714      	adds	r7, #20
    350c:	46bd      	mov	sp, r7
    350e:	bc80      	pop	{r7}
    3510:	4770      	bx	lr
    3512:	bf00      	nop

00003514 <TIM_DeInit>:
  * @brief  Deinitializes the TIMx peripheral registers to their default reset values.
  * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
  * @retval None
  */
void TIM_DeInit(TIM_TypeDef* TIMx)
{
    3514:	b580      	push	{r7, lr}
    3516:	b082      	sub	sp, #8
    3518:	af00      	add	r7, sp, #0
    351a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  if (TIMx == TIM1)
    351c:	687b      	ldr	r3, [r7, #4]
    351e:	4a78      	ldr	r2, [pc, #480]	; (3700 <TIM_DeInit+0x1ec>)
    3520:	4293      	cmp	r3, r2
    3522:	d10a      	bne.n	353a <TIM_DeInit+0x26>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
    3524:	2101      	movs	r1, #1
    3526:	f44f 6000 	mov.w	r0, #2048	; 0x800
    352a:	f7fe f9af 	bl	188c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
    352e:	2100      	movs	r1, #0
    3530:	f44f 6000 	mov.w	r0, #2048	; 0x800
    3534:	f7fe f9aa 	bl	188c <RCC_APB2PeriphResetCmd>
    {
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM17, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM17, DISABLE);
    }  
  }
}
    3538:	e0de      	b.n	36f8 <TIM_DeInit+0x1e4>
  else if (TIMx == TIM2)
    353a:	687b      	ldr	r3, [r7, #4]
    353c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
    3540:	d108      	bne.n	3554 <TIM_DeInit+0x40>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
    3542:	2101      	movs	r1, #1
    3544:	2001      	movs	r0, #1
    3546:	f7fe f9bf 	bl	18c8 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
    354a:	2100      	movs	r1, #0
    354c:	2001      	movs	r0, #1
    354e:	f7fe f9bb 	bl	18c8 <RCC_APB1PeriphResetCmd>
}
    3552:	e0d1      	b.n	36f8 <TIM_DeInit+0x1e4>
  else if (TIMx == TIM3)
    3554:	687b      	ldr	r3, [r7, #4]
    3556:	4a6b      	ldr	r2, [pc, #428]	; (3704 <TIM_DeInit+0x1f0>)
    3558:	4293      	cmp	r3, r2
    355a:	d108      	bne.n	356e <TIM_DeInit+0x5a>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
    355c:	2101      	movs	r1, #1
    355e:	2002      	movs	r0, #2
    3560:	f7fe f9b2 	bl	18c8 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
    3564:	2100      	movs	r1, #0
    3566:	2002      	movs	r0, #2
    3568:	f7fe f9ae 	bl	18c8 <RCC_APB1PeriphResetCmd>
}
    356c:	e0c4      	b.n	36f8 <TIM_DeInit+0x1e4>
  else if (TIMx == TIM4)
    356e:	687b      	ldr	r3, [r7, #4]
    3570:	4a65      	ldr	r2, [pc, #404]	; (3708 <TIM_DeInit+0x1f4>)
    3572:	4293      	cmp	r3, r2
    3574:	d108      	bne.n	3588 <TIM_DeInit+0x74>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
    3576:	2101      	movs	r1, #1
    3578:	2004      	movs	r0, #4
    357a:	f7fe f9a5 	bl	18c8 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
    357e:	2100      	movs	r1, #0
    3580:	2004      	movs	r0, #4
    3582:	f7fe f9a1 	bl	18c8 <RCC_APB1PeriphResetCmd>
}
    3586:	e0b7      	b.n	36f8 <TIM_DeInit+0x1e4>
  else if (TIMx == TIM5)
    3588:	687b      	ldr	r3, [r7, #4]
    358a:	4a60      	ldr	r2, [pc, #384]	; (370c <TIM_DeInit+0x1f8>)
    358c:	4293      	cmp	r3, r2
    358e:	d108      	bne.n	35a2 <TIM_DeInit+0x8e>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
    3590:	2101      	movs	r1, #1
    3592:	2008      	movs	r0, #8
    3594:	f7fe f998 	bl	18c8 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
    3598:	2100      	movs	r1, #0
    359a:	2008      	movs	r0, #8
    359c:	f7fe f994 	bl	18c8 <RCC_APB1PeriphResetCmd>
}
    35a0:	e0aa      	b.n	36f8 <TIM_DeInit+0x1e4>
  else if (TIMx == TIM6)
    35a2:	687b      	ldr	r3, [r7, #4]
    35a4:	4a5a      	ldr	r2, [pc, #360]	; (3710 <TIM_DeInit+0x1fc>)
    35a6:	4293      	cmp	r3, r2
    35a8:	d108      	bne.n	35bc <TIM_DeInit+0xa8>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
    35aa:	2101      	movs	r1, #1
    35ac:	2010      	movs	r0, #16
    35ae:	f7fe f98b 	bl	18c8 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
    35b2:	2100      	movs	r1, #0
    35b4:	2010      	movs	r0, #16
    35b6:	f7fe f987 	bl	18c8 <RCC_APB1PeriphResetCmd>
}
    35ba:	e09d      	b.n	36f8 <TIM_DeInit+0x1e4>
  else if (TIMx == TIM7)
    35bc:	687b      	ldr	r3, [r7, #4]
    35be:	4a55      	ldr	r2, [pc, #340]	; (3714 <TIM_DeInit+0x200>)
    35c0:	4293      	cmp	r3, r2
    35c2:	d108      	bne.n	35d6 <TIM_DeInit+0xc2>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
    35c4:	2101      	movs	r1, #1
    35c6:	2020      	movs	r0, #32
    35c8:	f7fe f97e 	bl	18c8 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
    35cc:	2100      	movs	r1, #0
    35ce:	2020      	movs	r0, #32
    35d0:	f7fe f97a 	bl	18c8 <RCC_APB1PeriphResetCmd>
}
    35d4:	e090      	b.n	36f8 <TIM_DeInit+0x1e4>
  else if (TIMx == TIM8)
    35d6:	687b      	ldr	r3, [r7, #4]
    35d8:	4a4f      	ldr	r2, [pc, #316]	; (3718 <TIM_DeInit+0x204>)
    35da:	4293      	cmp	r3, r2
    35dc:	d10a      	bne.n	35f4 <TIM_DeInit+0xe0>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
    35de:	2101      	movs	r1, #1
    35e0:	f44f 5000 	mov.w	r0, #8192	; 0x2000
    35e4:	f7fe f952 	bl	188c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);
    35e8:	2100      	movs	r1, #0
    35ea:	f44f 5000 	mov.w	r0, #8192	; 0x2000
    35ee:	f7fe f94d 	bl	188c <RCC_APB2PeriphResetCmd>
}
    35f2:	e081      	b.n	36f8 <TIM_DeInit+0x1e4>
  else if (TIMx == TIM9)
    35f4:	687b      	ldr	r3, [r7, #4]
    35f6:	4a49      	ldr	r2, [pc, #292]	; (371c <TIM_DeInit+0x208>)
    35f8:	4293      	cmp	r3, r2
    35fa:	d10a      	bne.n	3612 <TIM_DeInit+0xfe>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, ENABLE);
    35fc:	2101      	movs	r1, #1
    35fe:	f44f 2000 	mov.w	r0, #524288	; 0x80000
    3602:	f7fe f943 	bl	188c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
    3606:	2100      	movs	r1, #0
    3608:	f44f 2000 	mov.w	r0, #524288	; 0x80000
    360c:	f7fe f93e 	bl	188c <RCC_APB2PeriphResetCmd>
}
    3610:	e072      	b.n	36f8 <TIM_DeInit+0x1e4>
  else if (TIMx == TIM10)
    3612:	687b      	ldr	r3, [r7, #4]
    3614:	4a42      	ldr	r2, [pc, #264]	; (3720 <TIM_DeInit+0x20c>)
    3616:	4293      	cmp	r3, r2
    3618:	d10a      	bne.n	3630 <TIM_DeInit+0x11c>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, ENABLE);
    361a:	2101      	movs	r1, #1
    361c:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    3620:	f7fe f934 	bl	188c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
    3624:	2100      	movs	r1, #0
    3626:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    362a:	f7fe f92f 	bl	188c <RCC_APB2PeriphResetCmd>
}
    362e:	e063      	b.n	36f8 <TIM_DeInit+0x1e4>
  else if (TIMx == TIM11) 
    3630:	687b      	ldr	r3, [r7, #4]
    3632:	4a3c      	ldr	r2, [pc, #240]	; (3724 <TIM_DeInit+0x210>)
    3634:	4293      	cmp	r3, r2
    3636:	d10a      	bne.n	364e <TIM_DeInit+0x13a>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, ENABLE);
    3638:	2101      	movs	r1, #1
    363a:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
    363e:	f7fe f925 	bl	188c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
    3642:	2100      	movs	r1, #0
    3644:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
    3648:	f7fe f920 	bl	188c <RCC_APB2PeriphResetCmd>
}
    364c:	e054      	b.n	36f8 <TIM_DeInit+0x1e4>
  else if (TIMx == TIM12)
    364e:	687b      	ldr	r3, [r7, #4]
    3650:	4a35      	ldr	r2, [pc, #212]	; (3728 <TIM_DeInit+0x214>)
    3652:	4293      	cmp	r3, r2
    3654:	d108      	bne.n	3668 <TIM_DeInit+0x154>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, ENABLE);
    3656:	2101      	movs	r1, #1
    3658:	2040      	movs	r0, #64	; 0x40
    365a:	f7fe f935 	bl	18c8 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
    365e:	2100      	movs	r1, #0
    3660:	2040      	movs	r0, #64	; 0x40
    3662:	f7fe f931 	bl	18c8 <RCC_APB1PeriphResetCmd>
}
    3666:	e047      	b.n	36f8 <TIM_DeInit+0x1e4>
  else if (TIMx == TIM13) 
    3668:	687b      	ldr	r3, [r7, #4]
    366a:	4a30      	ldr	r2, [pc, #192]	; (372c <TIM_DeInit+0x218>)
    366c:	4293      	cmp	r3, r2
    366e:	d108      	bne.n	3682 <TIM_DeInit+0x16e>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, ENABLE);
    3670:	2101      	movs	r1, #1
    3672:	2080      	movs	r0, #128	; 0x80
    3674:	f7fe f928 	bl	18c8 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
    3678:	2100      	movs	r1, #0
    367a:	2080      	movs	r0, #128	; 0x80
    367c:	f7fe f924 	bl	18c8 <RCC_APB1PeriphResetCmd>
}
    3680:	e03a      	b.n	36f8 <TIM_DeInit+0x1e4>
  else if (TIMx == TIM14) 
    3682:	687b      	ldr	r3, [r7, #4]
    3684:	4a2a      	ldr	r2, [pc, #168]	; (3730 <TIM_DeInit+0x21c>)
    3686:	4293      	cmp	r3, r2
    3688:	d10a      	bne.n	36a0 <TIM_DeInit+0x18c>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
    368a:	2101      	movs	r1, #1
    368c:	f44f 7080 	mov.w	r0, #256	; 0x100
    3690:	f7fe f91a 	bl	18c8 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE);  
    3694:	2100      	movs	r1, #0
    3696:	f44f 7080 	mov.w	r0, #256	; 0x100
    369a:	f7fe f915 	bl	18c8 <RCC_APB1PeriphResetCmd>
}
    369e:	e02b      	b.n	36f8 <TIM_DeInit+0x1e4>
  else if (TIMx == TIM15)
    36a0:	687b      	ldr	r3, [r7, #4]
    36a2:	4a24      	ldr	r2, [pc, #144]	; (3734 <TIM_DeInit+0x220>)
    36a4:	4293      	cmp	r3, r2
    36a6:	d10a      	bne.n	36be <TIM_DeInit+0x1aa>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM15, ENABLE);
    36a8:	2101      	movs	r1, #1
    36aa:	f44f 3080 	mov.w	r0, #65536	; 0x10000
    36ae:	f7fe f8ed 	bl	188c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM15, DISABLE);
    36b2:	2100      	movs	r1, #0
    36b4:	f44f 3080 	mov.w	r0, #65536	; 0x10000
    36b8:	f7fe f8e8 	bl	188c <RCC_APB2PeriphResetCmd>
}
    36bc:	e01c      	b.n	36f8 <TIM_DeInit+0x1e4>
  else if (TIMx == TIM16)
    36be:	687b      	ldr	r3, [r7, #4]
    36c0:	4a1d      	ldr	r2, [pc, #116]	; (3738 <TIM_DeInit+0x224>)
    36c2:	4293      	cmp	r3, r2
    36c4:	d10a      	bne.n	36dc <TIM_DeInit+0x1c8>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM16, ENABLE);
    36c6:	2101      	movs	r1, #1
    36c8:	f44f 3000 	mov.w	r0, #131072	; 0x20000
    36cc:	f7fe f8de 	bl	188c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM16, DISABLE);
    36d0:	2100      	movs	r1, #0
    36d2:	f44f 3000 	mov.w	r0, #131072	; 0x20000
    36d6:	f7fe f8d9 	bl	188c <RCC_APB2PeriphResetCmd>
}
    36da:	e00d      	b.n	36f8 <TIM_DeInit+0x1e4>
    if (TIMx == TIM17)
    36dc:	687b      	ldr	r3, [r7, #4]
    36de:	4a17      	ldr	r2, [pc, #92]	; (373c <TIM_DeInit+0x228>)
    36e0:	4293      	cmp	r3, r2
    36e2:	d109      	bne.n	36f8 <TIM_DeInit+0x1e4>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM17, ENABLE);
    36e4:	2101      	movs	r1, #1
    36e6:	f44f 2080 	mov.w	r0, #262144	; 0x40000
    36ea:	f7fe f8cf 	bl	188c <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM17, DISABLE);
    36ee:	2100      	movs	r1, #0
    36f0:	f44f 2080 	mov.w	r0, #262144	; 0x40000
    36f4:	f7fe f8ca 	bl	188c <RCC_APB2PeriphResetCmd>
}
    36f8:	bf00      	nop
    36fa:	3708      	adds	r7, #8
    36fc:	46bd      	mov	sp, r7
    36fe:	bd80      	pop	{r7, pc}
    3700:	40012c00 	.word	0x40012c00
    3704:	40000400 	.word	0x40000400
    3708:	40000800 	.word	0x40000800
    370c:	40000c00 	.word	0x40000c00
    3710:	40001000 	.word	0x40001000
    3714:	40001400 	.word	0x40001400
    3718:	40013400 	.word	0x40013400
    371c:	40014c00 	.word	0x40014c00
    3720:	40015000 	.word	0x40015000
    3724:	40015400 	.word	0x40015400
    3728:	40001800 	.word	0x40001800
    372c:	40001c00 	.word	0x40001c00
    3730:	40002000 	.word	0x40002000
    3734:	40014000 	.word	0x40014000
    3738:	40014400 	.word	0x40014400
    373c:	40014800 	.word	0x40014800

00003740 <TIM_TimeBaseInit>:
  *         structure that contains the configuration information for the 
  *         specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
    3740:	b480      	push	{r7}
    3742:	b085      	sub	sp, #20
    3744:	af00      	add	r7, sp, #0
    3746:	6078      	str	r0, [r7, #4]
    3748:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
    374a:	2300      	movs	r3, #0
    374c:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
    374e:	687b      	ldr	r3, [r7, #4]
    3750:	881b      	ldrh	r3, [r3, #0]
    3752:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM2) || (TIMx == TIM3)||
    3754:	687b      	ldr	r3, [r7, #4]
    3756:	4a2e      	ldr	r2, [pc, #184]	; (3810 <TIM_TimeBaseInit+0xd0>)
    3758:	4293      	cmp	r3, r2
    375a:	d013      	beq.n	3784 <TIM_TimeBaseInit+0x44>
    375c:	687b      	ldr	r3, [r7, #4]
    375e:	4a2d      	ldr	r2, [pc, #180]	; (3814 <TIM_TimeBaseInit+0xd4>)
    3760:	4293      	cmp	r3, r2
    3762:	d00f      	beq.n	3784 <TIM_TimeBaseInit+0x44>
    3764:	687b      	ldr	r3, [r7, #4]
    3766:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
    376a:	d00b      	beq.n	3784 <TIM_TimeBaseInit+0x44>
    376c:	687b      	ldr	r3, [r7, #4]
    376e:	4a2a      	ldr	r2, [pc, #168]	; (3818 <TIM_TimeBaseInit+0xd8>)
    3770:	4293      	cmp	r3, r2
    3772:	d007      	beq.n	3784 <TIM_TimeBaseInit+0x44>
    3774:	687b      	ldr	r3, [r7, #4]
    3776:	4a29      	ldr	r2, [pc, #164]	; (381c <TIM_TimeBaseInit+0xdc>)
    3778:	4293      	cmp	r3, r2
    377a:	d003      	beq.n	3784 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
    377c:	687b      	ldr	r3, [r7, #4]
    377e:	4a28      	ldr	r2, [pc, #160]	; (3820 <TIM_TimeBaseInit+0xe0>)
    3780:	4293      	cmp	r3, r2
    3782:	d108      	bne.n	3796 <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
    3784:	89fb      	ldrh	r3, [r7, #14]
    3786:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    378a:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
    378c:	683b      	ldr	r3, [r7, #0]
    378e:	885a      	ldrh	r2, [r3, #2]
    3790:	89fb      	ldrh	r3, [r7, #14]
    3792:	4313      	orrs	r3, r2
    3794:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
    3796:	687b      	ldr	r3, [r7, #4]
    3798:	4a22      	ldr	r2, [pc, #136]	; (3824 <TIM_TimeBaseInit+0xe4>)
    379a:	4293      	cmp	r3, r2
    379c:	d00c      	beq.n	37b8 <TIM_TimeBaseInit+0x78>
    379e:	687b      	ldr	r3, [r7, #4]
    37a0:	4a21      	ldr	r2, [pc, #132]	; (3828 <TIM_TimeBaseInit+0xe8>)
    37a2:	4293      	cmp	r3, r2
    37a4:	d008      	beq.n	37b8 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= (uint16_t)(~((uint16_t)TIM_CR1_CKD));
    37a6:	89fb      	ldrh	r3, [r7, #14]
    37a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    37ac:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
    37ae:	683b      	ldr	r3, [r7, #0]
    37b0:	88da      	ldrh	r2, [r3, #6]
    37b2:	89fb      	ldrh	r3, [r7, #14]
    37b4:	4313      	orrs	r3, r2
    37b6:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
    37b8:	687b      	ldr	r3, [r7, #4]
    37ba:	89fa      	ldrh	r2, [r7, #14]
    37bc:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
    37be:	683b      	ldr	r3, [r7, #0]
    37c0:	889a      	ldrh	r2, [r3, #4]
    37c2:	687b      	ldr	r3, [r7, #4]
    37c4:	859a      	strh	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
    37c6:	683b      	ldr	r3, [r7, #0]
    37c8:	881a      	ldrh	r2, [r3, #0]
    37ca:	687b      	ldr	r3, [r7, #4]
    37cc:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)|| (TIMx == TIM16) || (TIMx == TIM17))  
    37ce:	687b      	ldr	r3, [r7, #4]
    37d0:	4a0f      	ldr	r2, [pc, #60]	; (3810 <TIM_TimeBaseInit+0xd0>)
    37d2:	4293      	cmp	r3, r2
    37d4:	d00f      	beq.n	37f6 <TIM_TimeBaseInit+0xb6>
    37d6:	687b      	ldr	r3, [r7, #4]
    37d8:	4a0e      	ldr	r2, [pc, #56]	; (3814 <TIM_TimeBaseInit+0xd4>)
    37da:	4293      	cmp	r3, r2
    37dc:	d00b      	beq.n	37f6 <TIM_TimeBaseInit+0xb6>
    37de:	687b      	ldr	r3, [r7, #4]
    37e0:	4a12      	ldr	r2, [pc, #72]	; (382c <TIM_TimeBaseInit+0xec>)
    37e2:	4293      	cmp	r3, r2
    37e4:	d007      	beq.n	37f6 <TIM_TimeBaseInit+0xb6>
    37e6:	687b      	ldr	r3, [r7, #4]
    37e8:	4a11      	ldr	r2, [pc, #68]	; (3830 <TIM_TimeBaseInit+0xf0>)
    37ea:	4293      	cmp	r3, r2
    37ec:	d003      	beq.n	37f6 <TIM_TimeBaseInit+0xb6>
    37ee:	687b      	ldr	r3, [r7, #4]
    37f0:	4a10      	ldr	r2, [pc, #64]	; (3834 <TIM_TimeBaseInit+0xf4>)
    37f2:	4293      	cmp	r3, r2
    37f4:	d104      	bne.n	3800 <TIM_TimeBaseInit+0xc0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
    37f6:	683b      	ldr	r3, [r7, #0]
    37f8:	7a1b      	ldrb	r3, [r3, #8]
    37fa:	b29a      	uxth	r2, r3
    37fc:	687b      	ldr	r3, [r7, #4]
    37fe:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler and the Repetition counter
     values immediately */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;           
    3800:	687b      	ldr	r3, [r7, #4]
    3802:	2201      	movs	r2, #1
    3804:	829a      	strh	r2, [r3, #20]
}
    3806:	bf00      	nop
    3808:	3714      	adds	r7, #20
    380a:	46bd      	mov	sp, r7
    380c:	bc80      	pop	{r7}
    380e:	4770      	bx	lr
    3810:	40012c00 	.word	0x40012c00
    3814:	40013400 	.word	0x40013400
    3818:	40000400 	.word	0x40000400
    381c:	40000800 	.word	0x40000800
    3820:	40000c00 	.word	0x40000c00
    3824:	40001000 	.word	0x40001000
    3828:	40001400 	.word	0x40001400
    382c:	40014000 	.word	0x40014000
    3830:	40014400 	.word	0x40014400
    3834:	40014800 	.word	0x40014800

00003838 <TIM_OC1Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
    3838:	b480      	push	{r7}
    383a:	b085      	sub	sp, #20
    383c:	af00      	add	r7, sp, #0
    383e:	6078      	str	r0, [r7, #4]
    3840:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
    3842:	2300      	movs	r3, #0
    3844:	817b      	strh	r3, [r7, #10]
    3846:	2300      	movs	r3, #0
    3848:	81fb      	strh	r3, [r7, #14]
    384a:	2300      	movs	r3, #0
    384c:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)(~(uint16_t)TIM_CCER_CC1E);
    384e:	687b      	ldr	r3, [r7, #4]
    3850:	8c1b      	ldrh	r3, [r3, #32]
    3852:	b29b      	uxth	r3, r3
    3854:	f023 0301 	bic.w	r3, r3, #1
    3858:	b29a      	uxth	r2, r3
    385a:	687b      	ldr	r3, [r7, #4]
    385c:	841a      	strh	r2, [r3, #32]
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
    385e:	687b      	ldr	r3, [r7, #4]
    3860:	8c1b      	ldrh	r3, [r3, #32]
    3862:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
    3864:	687b      	ldr	r3, [r7, #4]
    3866:	889b      	ldrh	r3, [r3, #4]
    3868:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    386a:	687b      	ldr	r3, [r7, #4]
    386c:	8b1b      	ldrh	r3, [r3, #24]
    386e:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC1M));
    3870:	897b      	ldrh	r3, [r7, #10]
    3872:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    3876:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC1S));
    3878:	897b      	ldrh	r3, [r7, #10]
    387a:	f023 0303 	bic.w	r3, r3, #3
    387e:	817b      	strh	r3, [r7, #10]

  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
    3880:	683b      	ldr	r3, [r7, #0]
    3882:	881a      	ldrh	r2, [r3, #0]
    3884:	897b      	ldrh	r3, [r7, #10]
    3886:	4313      	orrs	r3, r2
    3888:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1P));
    388a:	89fb      	ldrh	r3, [r7, #14]
    388c:	f023 0302 	bic.w	r3, r3, #2
    3890:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
    3892:	683b      	ldr	r3, [r7, #0]
    3894:	891a      	ldrh	r2, [r3, #8]
    3896:	89fb      	ldrh	r3, [r7, #14]
    3898:	4313      	orrs	r3, r2
    389a:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
    389c:	683b      	ldr	r3, [r7, #0]
    389e:	885a      	ldrh	r2, [r3, #2]
    38a0:	89fb      	ldrh	r3, [r7, #14]
    38a2:	4313      	orrs	r3, r2
    38a4:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)||
    38a6:	687b      	ldr	r3, [r7, #4]
    38a8:	4a24      	ldr	r2, [pc, #144]	; (393c <TIM_OC1Init+0x104>)
    38aa:	4293      	cmp	r3, r2
    38ac:	d00f      	beq.n	38ce <TIM_OC1Init+0x96>
    38ae:	687b      	ldr	r3, [r7, #4]
    38b0:	4a23      	ldr	r2, [pc, #140]	; (3940 <TIM_OC1Init+0x108>)
    38b2:	4293      	cmp	r3, r2
    38b4:	d00b      	beq.n	38ce <TIM_OC1Init+0x96>
    38b6:	687b      	ldr	r3, [r7, #4]
    38b8:	4a22      	ldr	r2, [pc, #136]	; (3944 <TIM_OC1Init+0x10c>)
    38ba:	4293      	cmp	r3, r2
    38bc:	d007      	beq.n	38ce <TIM_OC1Init+0x96>
    38be:	687b      	ldr	r3, [r7, #4]
    38c0:	4a21      	ldr	r2, [pc, #132]	; (3948 <TIM_OC1Init+0x110>)
    38c2:	4293      	cmp	r3, r2
    38c4:	d003      	beq.n	38ce <TIM_OC1Init+0x96>
     (TIMx == TIM16)|| (TIMx == TIM17))
    38c6:	687b      	ldr	r3, [r7, #4]
    38c8:	4a20      	ldr	r2, [pc, #128]	; (394c <TIM_OC1Init+0x114>)
    38ca:	4293      	cmp	r3, r2
    38cc:	d123      	bne.n	3916 <TIM_OC1Init+0xde>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NP));
    38ce:	89fb      	ldrh	r3, [r7, #14]
    38d0:	f023 0308 	bic.w	r3, r3, #8
    38d4:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
    38d6:	683b      	ldr	r3, [r7, #0]
    38d8:	895a      	ldrh	r2, [r3, #10]
    38da:	89fb      	ldrh	r3, [r7, #14]
    38dc:	4313      	orrs	r3, r2
    38de:	81fb      	strh	r3, [r7, #14]
    
    /* Reset the Output N State */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NE));    
    38e0:	89fb      	ldrh	r3, [r7, #14]
    38e2:	f023 0304 	bic.w	r3, r3, #4
    38e6:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
    38e8:	683b      	ldr	r3, [r7, #0]
    38ea:	889a      	ldrh	r2, [r3, #4]
    38ec:	89fb      	ldrh	r3, [r7, #14]
    38ee:	4313      	orrs	r3, r2
    38f0:	81fb      	strh	r3, [r7, #14]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS1));
    38f2:	89bb      	ldrh	r3, [r7, #12]
    38f4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    38f8:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS1N));
    38fa:	89bb      	ldrh	r3, [r7, #12]
    38fc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
    3900:	81bb      	strh	r3, [r7, #12]
    
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
    3902:	683b      	ldr	r3, [r7, #0]
    3904:	899a      	ldrh	r2, [r3, #12]
    3906:	89bb      	ldrh	r3, [r7, #12]
    3908:	4313      	orrs	r3, r2
    390a:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
    390c:	683b      	ldr	r3, [r7, #0]
    390e:	89da      	ldrh	r2, [r3, #14]
    3910:	89bb      	ldrh	r3, [r7, #12]
    3912:	4313      	orrs	r3, r2
    3914:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
    3916:	687b      	ldr	r3, [r7, #4]
    3918:	89ba      	ldrh	r2, [r7, #12]
    391a:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
    391c:	687b      	ldr	r3, [r7, #4]
    391e:	897a      	ldrh	r2, [r7, #10]
    3920:	831a      	strh	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse; 
    3922:	683b      	ldr	r3, [r7, #0]
    3924:	88da      	ldrh	r2, [r3, #6]
    3926:	687b      	ldr	r3, [r7, #4]
    3928:	869a      	strh	r2, [r3, #52]	; 0x34
 
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
    392a:	687b      	ldr	r3, [r7, #4]
    392c:	89fa      	ldrh	r2, [r7, #14]
    392e:	841a      	strh	r2, [r3, #32]
}
    3930:	bf00      	nop
    3932:	3714      	adds	r7, #20
    3934:	46bd      	mov	sp, r7
    3936:	bc80      	pop	{r7}
    3938:	4770      	bx	lr
    393a:	bf00      	nop
    393c:	40012c00 	.word	0x40012c00
    3940:	40013400 	.word	0x40013400
    3944:	40014000 	.word	0x40014000
    3948:	40014400 	.word	0x40014400
    394c:	40014800 	.word	0x40014800

00003950 <TIM_OC2Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
    3950:	b480      	push	{r7}
    3952:	b085      	sub	sp, #20
    3954:	af00      	add	r7, sp, #0
    3956:	6078      	str	r0, [r7, #4]
    3958:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
    395a:	2300      	movs	r3, #0
    395c:	817b      	strh	r3, [r7, #10]
    395e:	2300      	movs	r3, #0
    3960:	81fb      	strh	r3, [r7, #14]
    3962:	2300      	movs	r3, #0
    3964:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_LIST6_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
   /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC2E));
    3966:	687b      	ldr	r3, [r7, #4]
    3968:	8c1b      	ldrh	r3, [r3, #32]
    396a:	b29b      	uxth	r3, r3
    396c:	f023 0310 	bic.w	r3, r3, #16
    3970:	b29a      	uxth	r2, r3
    3972:	687b      	ldr	r3, [r7, #4]
    3974:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
    3976:	687b      	ldr	r3, [r7, #4]
    3978:	8c1b      	ldrh	r3, [r3, #32]
    397a:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
    397c:	687b      	ldr	r3, [r7, #4]
    397e:	889b      	ldrh	r3, [r3, #4]
    3980:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    3982:	687b      	ldr	r3, [r7, #4]
    3984:	8b1b      	ldrh	r3, [r3, #24]
    3986:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC2M));
    3988:	897b      	ldrh	r3, [r7, #10]
    398a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
    398e:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC2S));
    3990:	897b      	ldrh	r3, [r7, #10]
    3992:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    3996:	817b      	strh	r3, [r7, #10]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
    3998:	683b      	ldr	r3, [r7, #0]
    399a:	881b      	ldrh	r3, [r3, #0]
    399c:	021b      	lsls	r3, r3, #8
    399e:	b29a      	uxth	r2, r3
    39a0:	897b      	ldrh	r3, [r7, #10]
    39a2:	4313      	orrs	r3, r2
    39a4:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2P));
    39a6:	89fb      	ldrh	r3, [r7, #14]
    39a8:	f023 0320 	bic.w	r3, r3, #32
    39ac:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
    39ae:	683b      	ldr	r3, [r7, #0]
    39b0:	891b      	ldrh	r3, [r3, #8]
    39b2:	011b      	lsls	r3, r3, #4
    39b4:	b29a      	uxth	r2, r3
    39b6:	89fb      	ldrh	r3, [r7, #14]
    39b8:	4313      	orrs	r3, r2
    39ba:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
    39bc:	683b      	ldr	r3, [r7, #0]
    39be:	885b      	ldrh	r3, [r3, #2]
    39c0:	011b      	lsls	r3, r3, #4
    39c2:	b29a      	uxth	r2, r3
    39c4:	89fb      	ldrh	r3, [r7, #14]
    39c6:	4313      	orrs	r3, r2
    39c8:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
    39ca:	687b      	ldr	r3, [r7, #4]
    39cc:	4a22      	ldr	r2, [pc, #136]	; (3a58 <TIM_OC2Init+0x108>)
    39ce:	4293      	cmp	r3, r2
    39d0:	d003      	beq.n	39da <TIM_OC2Init+0x8a>
    39d2:	687b      	ldr	r3, [r7, #4]
    39d4:	4a21      	ldr	r2, [pc, #132]	; (3a5c <TIM_OC2Init+0x10c>)
    39d6:	4293      	cmp	r3, r2
    39d8:	d12b      	bne.n	3a32 <TIM_OC2Init+0xe2>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2NP));
    39da:	89fb      	ldrh	r3, [r7, #14]
    39dc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    39e0:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
    39e2:	683b      	ldr	r3, [r7, #0]
    39e4:	895b      	ldrh	r3, [r3, #10]
    39e6:	011b      	lsls	r3, r3, #4
    39e8:	b29a      	uxth	r2, r3
    39ea:	89fb      	ldrh	r3, [r7, #14]
    39ec:	4313      	orrs	r3, r2
    39ee:	81fb      	strh	r3, [r7, #14]
    
    /* Reset the Output N State */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2NE));    
    39f0:	89fb      	ldrh	r3, [r7, #14]
    39f2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    39f6:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
    39f8:	683b      	ldr	r3, [r7, #0]
    39fa:	889b      	ldrh	r3, [r3, #4]
    39fc:	011b      	lsls	r3, r3, #4
    39fe:	b29a      	uxth	r2, r3
    3a00:	89fb      	ldrh	r3, [r7, #14]
    3a02:	4313      	orrs	r3, r2
    3a04:	81fb      	strh	r3, [r7, #14]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS2));
    3a06:	89bb      	ldrh	r3, [r7, #12]
    3a08:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    3a0c:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS2N));
    3a0e:	89bb      	ldrh	r3, [r7, #12]
    3a10:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    3a14:	81bb      	strh	r3, [r7, #12]
    
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
    3a16:	683b      	ldr	r3, [r7, #0]
    3a18:	899b      	ldrh	r3, [r3, #12]
    3a1a:	009b      	lsls	r3, r3, #2
    3a1c:	b29a      	uxth	r2, r3
    3a1e:	89bb      	ldrh	r3, [r7, #12]
    3a20:	4313      	orrs	r3, r2
    3a22:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
    3a24:	683b      	ldr	r3, [r7, #0]
    3a26:	89db      	ldrh	r3, [r3, #14]
    3a28:	009b      	lsls	r3, r3, #2
    3a2a:	b29a      	uxth	r2, r3
    3a2c:	89bb      	ldrh	r3, [r7, #12]
    3a2e:	4313      	orrs	r3, r2
    3a30:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
    3a32:	687b      	ldr	r3, [r7, #4]
    3a34:	89ba      	ldrh	r2, [r7, #12]
    3a36:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
    3a38:	687b      	ldr	r3, [r7, #4]
    3a3a:	897a      	ldrh	r2, [r7, #10]
    3a3c:	831a      	strh	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
    3a3e:	683b      	ldr	r3, [r7, #0]
    3a40:	88da      	ldrh	r2, [r3, #6]
    3a42:	687b      	ldr	r3, [r7, #4]
    3a44:	871a      	strh	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
    3a46:	687b      	ldr	r3, [r7, #4]
    3a48:	89fa      	ldrh	r2, [r7, #14]
    3a4a:	841a      	strh	r2, [r3, #32]
}
    3a4c:	bf00      	nop
    3a4e:	3714      	adds	r7, #20
    3a50:	46bd      	mov	sp, r7
    3a52:	bc80      	pop	{r7}
    3a54:	4770      	bx	lr
    3a56:	bf00      	nop
    3a58:	40012c00 	.word	0x40012c00
    3a5c:	40013400 	.word	0x40013400

00003a60 <TIM_OC3Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
    3a60:	b480      	push	{r7}
    3a62:	b085      	sub	sp, #20
    3a64:	af00      	add	r7, sp, #0
    3a66:	6078      	str	r0, [r7, #4]
    3a68:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
    3a6a:	2300      	movs	r3, #0
    3a6c:	817b      	strh	r3, [r7, #10]
    3a6e:	2300      	movs	r3, #0
    3a70:	81fb      	strh	r3, [r7, #14]
    3a72:	2300      	movs	r3, #0
    3a74:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC3E));
    3a76:	687b      	ldr	r3, [r7, #4]
    3a78:	8c1b      	ldrh	r3, [r3, #32]
    3a7a:	b29b      	uxth	r3, r3
    3a7c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    3a80:	b29a      	uxth	r2, r3
    3a82:	687b      	ldr	r3, [r7, #4]
    3a84:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
    3a86:	687b      	ldr	r3, [r7, #4]
    3a88:	8c1b      	ldrh	r3, [r3, #32]
    3a8a:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
    3a8c:	687b      	ldr	r3, [r7, #4]
    3a8e:	889b      	ldrh	r3, [r3, #4]
    3a90:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    3a92:	687b      	ldr	r3, [r7, #4]
    3a94:	8b9b      	ldrh	r3, [r3, #28]
    3a96:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC3M));
    3a98:	897b      	ldrh	r3, [r7, #10]
    3a9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    3a9e:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC3S));  
    3aa0:	897b      	ldrh	r3, [r7, #10]
    3aa2:	f023 0303 	bic.w	r3, r3, #3
    3aa6:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
    3aa8:	683b      	ldr	r3, [r7, #0]
    3aaa:	881a      	ldrh	r2, [r3, #0]
    3aac:	897b      	ldrh	r3, [r7, #10]
    3aae:	4313      	orrs	r3, r2
    3ab0:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3P));
    3ab2:	89fb      	ldrh	r3, [r7, #14]
    3ab4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
    3ab8:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
    3aba:	683b      	ldr	r3, [r7, #0]
    3abc:	891b      	ldrh	r3, [r3, #8]
    3abe:	021b      	lsls	r3, r3, #8
    3ac0:	b29a      	uxth	r2, r3
    3ac2:	89fb      	ldrh	r3, [r7, #14]
    3ac4:	4313      	orrs	r3, r2
    3ac6:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
    3ac8:	683b      	ldr	r3, [r7, #0]
    3aca:	885b      	ldrh	r3, [r3, #2]
    3acc:	021b      	lsls	r3, r3, #8
    3ace:	b29a      	uxth	r2, r3
    3ad0:	89fb      	ldrh	r3, [r7, #14]
    3ad2:	4313      	orrs	r3, r2
    3ad4:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
    3ad6:	687b      	ldr	r3, [r7, #4]
    3ad8:	4a22      	ldr	r2, [pc, #136]	; (3b64 <TIM_OC3Init+0x104>)
    3ada:	4293      	cmp	r3, r2
    3adc:	d003      	beq.n	3ae6 <TIM_OC3Init+0x86>
    3ade:	687b      	ldr	r3, [r7, #4]
    3ae0:	4a21      	ldr	r2, [pc, #132]	; (3b68 <TIM_OC3Init+0x108>)
    3ae2:	4293      	cmp	r3, r2
    3ae4:	d12b      	bne.n	3b3e <TIM_OC3Init+0xde>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3NP));
    3ae6:	89fb      	ldrh	r3, [r7, #14]
    3ae8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    3aec:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
    3aee:	683b      	ldr	r3, [r7, #0]
    3af0:	895b      	ldrh	r3, [r3, #10]
    3af2:	021b      	lsls	r3, r3, #8
    3af4:	b29a      	uxth	r2, r3
    3af6:	89fb      	ldrh	r3, [r7, #14]
    3af8:	4313      	orrs	r3, r2
    3afa:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3NE));
    3afc:	89fb      	ldrh	r3, [r7, #14]
    3afe:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    3b02:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
    3b04:	683b      	ldr	r3, [r7, #0]
    3b06:	889b      	ldrh	r3, [r3, #4]
    3b08:	021b      	lsls	r3, r3, #8
    3b0a:	b29a      	uxth	r2, r3
    3b0c:	89fb      	ldrh	r3, [r7, #14]
    3b0e:	4313      	orrs	r3, r2
    3b10:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS3));
    3b12:	89bb      	ldrh	r3, [r7, #12]
    3b14:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    3b18:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS3N));
    3b1a:	89bb      	ldrh	r3, [r7, #12]
    3b1c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
    3b20:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
    3b22:	683b      	ldr	r3, [r7, #0]
    3b24:	899b      	ldrh	r3, [r3, #12]
    3b26:	011b      	lsls	r3, r3, #4
    3b28:	b29a      	uxth	r2, r3
    3b2a:	89bb      	ldrh	r3, [r7, #12]
    3b2c:	4313      	orrs	r3, r2
    3b2e:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
    3b30:	683b      	ldr	r3, [r7, #0]
    3b32:	89db      	ldrh	r3, [r3, #14]
    3b34:	011b      	lsls	r3, r3, #4
    3b36:	b29a      	uxth	r2, r3
    3b38:	89bb      	ldrh	r3, [r7, #12]
    3b3a:	4313      	orrs	r3, r2
    3b3c:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
    3b3e:	687b      	ldr	r3, [r7, #4]
    3b40:	89ba      	ldrh	r2, [r7, #12]
    3b42:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
    3b44:	687b      	ldr	r3, [r7, #4]
    3b46:	897a      	ldrh	r2, [r7, #10]
    3b48:	839a      	strh	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
    3b4a:	683b      	ldr	r3, [r7, #0]
    3b4c:	88da      	ldrh	r2, [r3, #6]
    3b4e:	687b      	ldr	r3, [r7, #4]
    3b50:	879a      	strh	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
    3b52:	687b      	ldr	r3, [r7, #4]
    3b54:	89fa      	ldrh	r2, [r7, #14]
    3b56:	841a      	strh	r2, [r3, #32]
}
    3b58:	bf00      	nop
    3b5a:	3714      	adds	r7, #20
    3b5c:	46bd      	mov	sp, r7
    3b5e:	bc80      	pop	{r7}
    3b60:	4770      	bx	lr
    3b62:	bf00      	nop
    3b64:	40012c00 	.word	0x40012c00
    3b68:	40013400 	.word	0x40013400

00003b6c <TIM_OC4Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
    3b6c:	b480      	push	{r7}
    3b6e:	b085      	sub	sp, #20
    3b70:	af00      	add	r7, sp, #0
    3b72:	6078      	str	r0, [r7, #4]
    3b74:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
    3b76:	2300      	movs	r3, #0
    3b78:	81bb      	strh	r3, [r7, #12]
    3b7a:	2300      	movs	r3, #0
    3b7c:	817b      	strh	r3, [r7, #10]
    3b7e:	2300      	movs	r3, #0
    3b80:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC4E));
    3b82:	687b      	ldr	r3, [r7, #4]
    3b84:	8c1b      	ldrh	r3, [r3, #32]
    3b86:	b29b      	uxth	r3, r3
    3b88:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    3b8c:	b29a      	uxth	r2, r3
    3b8e:	687b      	ldr	r3, [r7, #4]
    3b90:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
    3b92:	687b      	ldr	r3, [r7, #4]
    3b94:	8c1b      	ldrh	r3, [r3, #32]
    3b96:	817b      	strh	r3, [r7, #10]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
    3b98:	687b      	ldr	r3, [r7, #4]
    3b9a:	889b      	ldrh	r3, [r3, #4]
    3b9c:	81fb      	strh	r3, [r7, #14]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    3b9e:	687b      	ldr	r3, [r7, #4]
    3ba0:	8b9b      	ldrh	r3, [r3, #28]
    3ba2:	81bb      	strh	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC4M));
    3ba4:	89bb      	ldrh	r3, [r7, #12]
    3ba6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
    3baa:	81bb      	strh	r3, [r7, #12]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC4S));
    3bac:	89bb      	ldrh	r3, [r7, #12]
    3bae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    3bb2:	81bb      	strh	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
    3bb4:	683b      	ldr	r3, [r7, #0]
    3bb6:	881b      	ldrh	r3, [r3, #0]
    3bb8:	021b      	lsls	r3, r3, #8
    3bba:	b29a      	uxth	r2, r3
    3bbc:	89bb      	ldrh	r3, [r7, #12]
    3bbe:	4313      	orrs	r3, r2
    3bc0:	81bb      	strh	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC4P));
    3bc2:	897b      	ldrh	r3, [r7, #10]
    3bc4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
    3bc8:	817b      	strh	r3, [r7, #10]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
    3bca:	683b      	ldr	r3, [r7, #0]
    3bcc:	891b      	ldrh	r3, [r3, #8]
    3bce:	031b      	lsls	r3, r3, #12
    3bd0:	b29a      	uxth	r2, r3
    3bd2:	897b      	ldrh	r3, [r7, #10]
    3bd4:	4313      	orrs	r3, r2
    3bd6:	817b      	strh	r3, [r7, #10]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
    3bd8:	683b      	ldr	r3, [r7, #0]
    3bda:	885b      	ldrh	r3, [r3, #2]
    3bdc:	031b      	lsls	r3, r3, #12
    3bde:	b29a      	uxth	r2, r3
    3be0:	897b      	ldrh	r3, [r7, #10]
    3be2:	4313      	orrs	r3, r2
    3be4:	817b      	strh	r3, [r7, #10]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
    3be6:	687b      	ldr	r3, [r7, #4]
    3be8:	4a12      	ldr	r2, [pc, #72]	; (3c34 <TIM_OC4Init+0xc8>)
    3bea:	4293      	cmp	r3, r2
    3bec:	d003      	beq.n	3bf6 <TIM_OC4Init+0x8a>
    3bee:	687b      	ldr	r3, [r7, #4]
    3bf0:	4a11      	ldr	r2, [pc, #68]	; (3c38 <TIM_OC4Init+0xcc>)
    3bf2:	4293      	cmp	r3, r2
    3bf4:	d10a      	bne.n	3c0c <TIM_OC4Init+0xa0>
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS4));
    3bf6:	89fb      	ldrh	r3, [r7, #14]
    3bf8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
    3bfc:	81fb      	strh	r3, [r7, #14]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
    3bfe:	683b      	ldr	r3, [r7, #0]
    3c00:	899b      	ldrh	r3, [r3, #12]
    3c02:	019b      	lsls	r3, r3, #6
    3c04:	b29a      	uxth	r2, r3
    3c06:	89fb      	ldrh	r3, [r7, #14]
    3c08:	4313      	orrs	r3, r2
    3c0a:	81fb      	strh	r3, [r7, #14]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
    3c0c:	687b      	ldr	r3, [r7, #4]
    3c0e:	89fa      	ldrh	r2, [r7, #14]
    3c10:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
    3c12:	687b      	ldr	r3, [r7, #4]
    3c14:	89ba      	ldrh	r2, [r7, #12]
    3c16:	839a      	strh	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
    3c18:	683b      	ldr	r3, [r7, #0]
    3c1a:	88da      	ldrh	r2, [r3, #6]
    3c1c:	687b      	ldr	r3, [r7, #4]
    3c1e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
    3c22:	687b      	ldr	r3, [r7, #4]
    3c24:	897a      	ldrh	r2, [r7, #10]
    3c26:	841a      	strh	r2, [r3, #32]
}
    3c28:	bf00      	nop
    3c2a:	3714      	adds	r7, #20
    3c2c:	46bd      	mov	sp, r7
    3c2e:	bc80      	pop	{r7}
    3c30:	4770      	bx	lr
    3c32:	bf00      	nop
    3c34:	40012c00 	.word	0x40012c00
    3c38:	40013400 	.word	0x40013400

00003c3c <TIM_ICInit>:
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
    3c3c:	b580      	push	{r7, lr}
    3c3e:	b082      	sub	sp, #8
    3c40:	af00      	add	r7, sp, #0
    3c42:	6078      	str	r0, [r7, #4]
    3c44:	6039      	str	r1, [r7, #0]
  }
  else
  {
    assert_param(IS_TIM_IC_POLARITY_LITE(TIM_ICInitStruct->TIM_ICPolarity));
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
    3c46:	683b      	ldr	r3, [r7, #0]
    3c48:	881b      	ldrh	r3, [r3, #0]
    3c4a:	2b00      	cmp	r3, #0
    3c4c:	d10f      	bne.n	3c6e <TIM_ICInit+0x32>
  {
    assert_param(IS_TIM_LIST8_PERIPH(TIMx));
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
    3c4e:	683b      	ldr	r3, [r7, #0]
    3c50:	8859      	ldrh	r1, [r3, #2]
    3c52:	683b      	ldr	r3, [r7, #0]
    3c54:	889a      	ldrh	r2, [r3, #4]
    3c56:	683b      	ldr	r3, [r7, #0]
    3c58:	891b      	ldrh	r3, [r3, #8]
    3c5a:	6878      	ldr	r0, [r7, #4]
    3c5c:	f001 f947 	bl	4eee <TI1_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
    3c60:	683b      	ldr	r3, [r7, #0]
    3c62:	88db      	ldrh	r3, [r3, #6]
    3c64:	4619      	mov	r1, r3
    3c66:	6878      	ldr	r0, [r7, #4]
    3c68:	f001 f809 	bl	4c7e <TIM_SetIC1Prescaler>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
    3c6c:	e036      	b.n	3cdc <TIM_ICInit+0xa0>
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
    3c6e:	683b      	ldr	r3, [r7, #0]
    3c70:	881b      	ldrh	r3, [r3, #0]
    3c72:	2b04      	cmp	r3, #4
    3c74:	d10f      	bne.n	3c96 <TIM_ICInit+0x5a>
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
    3c76:	683b      	ldr	r3, [r7, #0]
    3c78:	8859      	ldrh	r1, [r3, #2]
    3c7a:	683b      	ldr	r3, [r7, #0]
    3c7c:	889a      	ldrh	r2, [r3, #4]
    3c7e:	683b      	ldr	r3, [r7, #0]
    3c80:	891b      	ldrh	r3, [r3, #8]
    3c82:	6878      	ldr	r0, [r7, #4]
    3c84:	f001 f9a4 	bl	4fd0 <TI2_Config>
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
    3c88:	683b      	ldr	r3, [r7, #0]
    3c8a:	88db      	ldrh	r3, [r3, #6]
    3c8c:	4619      	mov	r1, r3
    3c8e:	6878      	ldr	r0, [r7, #4]
    3c90:	f001 f810 	bl	4cb4 <TIM_SetIC2Prescaler>
}
    3c94:	e022      	b.n	3cdc <TIM_ICInit+0xa0>
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
    3c96:	683b      	ldr	r3, [r7, #0]
    3c98:	881b      	ldrh	r3, [r3, #0]
    3c9a:	2b08      	cmp	r3, #8
    3c9c:	d10f      	bne.n	3cbe <TIM_ICInit+0x82>
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
    3c9e:	683b      	ldr	r3, [r7, #0]
    3ca0:	8859      	ldrh	r1, [r3, #2]
    3ca2:	683b      	ldr	r3, [r7, #0]
    3ca4:	889a      	ldrh	r2, [r3, #4]
    3ca6:	683b      	ldr	r3, [r7, #0]
    3ca8:	891b      	ldrh	r3, [r3, #8]
    3caa:	6878      	ldr	r0, [r7, #4]
    3cac:	f001 fa0a 	bl	50c4 <TI3_Config>
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
    3cb0:	683b      	ldr	r3, [r7, #0]
    3cb2:	88db      	ldrh	r3, [r3, #6]
    3cb4:	4619      	mov	r1, r3
    3cb6:	6878      	ldr	r0, [r7, #4]
    3cb8:	f001 f819 	bl	4cee <TIM_SetIC3Prescaler>
}
    3cbc:	e00e      	b.n	3cdc <TIM_ICInit+0xa0>
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
    3cbe:	683b      	ldr	r3, [r7, #0]
    3cc0:	8859      	ldrh	r1, [r3, #2]
    3cc2:	683b      	ldr	r3, [r7, #0]
    3cc4:	889a      	ldrh	r2, [r3, #4]
    3cc6:	683b      	ldr	r3, [r7, #0]
    3cc8:	891b      	ldrh	r3, [r3, #8]
    3cca:	6878      	ldr	r0, [r7, #4]
    3ccc:	f001 fa70 	bl	51b0 <TI4_Config>
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
    3cd0:	683b      	ldr	r3, [r7, #0]
    3cd2:	88db      	ldrh	r3, [r3, #6]
    3cd4:	4619      	mov	r1, r3
    3cd6:	6878      	ldr	r0, [r7, #4]
    3cd8:	f001 f824 	bl	4d24 <TIM_SetIC4Prescaler>
}
    3cdc:	bf00      	nop
    3cde:	3708      	adds	r7, #8
    3ce0:	46bd      	mov	sp, r7
    3ce2:	bd80      	pop	{r7, pc}

00003ce4 <TIM_PWMIConfig>:
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
    3ce4:	b580      	push	{r7, lr}
    3ce6:	b084      	sub	sp, #16
    3ce8:	af00      	add	r7, sp, #0
    3cea:	6078      	str	r0, [r7, #4]
    3cec:	6039      	str	r1, [r7, #0]
  uint16_t icoppositepolarity = TIM_ICPolarity_Rising;
    3cee:	2300      	movs	r3, #0
    3cf0:	81fb      	strh	r3, [r7, #14]
  uint16_t icoppositeselection = TIM_ICSelection_DirectTI;
    3cf2:	2301      	movs	r3, #1
    3cf4:	81bb      	strh	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
    3cf6:	683b      	ldr	r3, [r7, #0]
    3cf8:	885b      	ldrh	r3, [r3, #2]
    3cfa:	2b00      	cmp	r3, #0
    3cfc:	d102      	bne.n	3d04 <TIM_PWMIConfig+0x20>
  {
    icoppositepolarity = TIM_ICPolarity_Falling;
    3cfe:	2302      	movs	r3, #2
    3d00:	81fb      	strh	r3, [r7, #14]
    3d02:	e001      	b.n	3d08 <TIM_PWMIConfig+0x24>
  }
  else
  {
    icoppositepolarity = TIM_ICPolarity_Rising;
    3d04:	2300      	movs	r3, #0
    3d06:	81fb      	strh	r3, [r7, #14]
  }
  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
    3d08:	683b      	ldr	r3, [r7, #0]
    3d0a:	889b      	ldrh	r3, [r3, #4]
    3d0c:	2b01      	cmp	r3, #1
    3d0e:	d102      	bne.n	3d16 <TIM_PWMIConfig+0x32>
  {
    icoppositeselection = TIM_ICSelection_IndirectTI;
    3d10:	2302      	movs	r3, #2
    3d12:	81bb      	strh	r3, [r7, #12]
    3d14:	e001      	b.n	3d1a <TIM_PWMIConfig+0x36>
  }
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
    3d16:	2301      	movs	r3, #1
    3d18:	81bb      	strh	r3, [r7, #12]
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
    3d1a:	683b      	ldr	r3, [r7, #0]
    3d1c:	881b      	ldrh	r3, [r3, #0]
    3d1e:	2b00      	cmp	r3, #0
    3d20:	d11c      	bne.n	3d5c <TIM_PWMIConfig+0x78>
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
    3d22:	683b      	ldr	r3, [r7, #0]
    3d24:	8859      	ldrh	r1, [r3, #2]
    3d26:	683b      	ldr	r3, [r7, #0]
    3d28:	889a      	ldrh	r2, [r3, #4]
    3d2a:	683b      	ldr	r3, [r7, #0]
    3d2c:	891b      	ldrh	r3, [r3, #8]
    3d2e:	6878      	ldr	r0, [r7, #4]
    3d30:	f001 f8dd 	bl	4eee <TI1_Config>
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
    3d34:	683b      	ldr	r3, [r7, #0]
    3d36:	88db      	ldrh	r3, [r3, #6]
    3d38:	4619      	mov	r1, r3
    3d3a:	6878      	ldr	r0, [r7, #4]
    3d3c:	f000 ff9f 	bl	4c7e <TIM_SetIC1Prescaler>
    /* TI2 Configuration */
    TI2_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
    3d40:	683b      	ldr	r3, [r7, #0]
    3d42:	891b      	ldrh	r3, [r3, #8]
    3d44:	89ba      	ldrh	r2, [r7, #12]
    3d46:	89f9      	ldrh	r1, [r7, #14]
    3d48:	6878      	ldr	r0, [r7, #4]
    3d4a:	f001 f941 	bl	4fd0 <TI2_Config>
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
    3d4e:	683b      	ldr	r3, [r7, #0]
    3d50:	88db      	ldrh	r3, [r3, #6]
    3d52:	4619      	mov	r1, r3
    3d54:	6878      	ldr	r0, [r7, #4]
    3d56:	f000 ffad 	bl	4cb4 <TIM_SetIC2Prescaler>
    /* TI1 Configuration */
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
    3d5a:	e01b      	b.n	3d94 <TIM_PWMIConfig+0xb0>
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
    3d5c:	683b      	ldr	r3, [r7, #0]
    3d5e:	8859      	ldrh	r1, [r3, #2]
    3d60:	683b      	ldr	r3, [r7, #0]
    3d62:	889a      	ldrh	r2, [r3, #4]
    3d64:	683b      	ldr	r3, [r7, #0]
    3d66:	891b      	ldrh	r3, [r3, #8]
    3d68:	6878      	ldr	r0, [r7, #4]
    3d6a:	f001 f931 	bl	4fd0 <TI2_Config>
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
    3d6e:	683b      	ldr	r3, [r7, #0]
    3d70:	88db      	ldrh	r3, [r3, #6]
    3d72:	4619      	mov	r1, r3
    3d74:	6878      	ldr	r0, [r7, #4]
    3d76:	f000 ff9d 	bl	4cb4 <TIM_SetIC2Prescaler>
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
    3d7a:	683b      	ldr	r3, [r7, #0]
    3d7c:	891b      	ldrh	r3, [r3, #8]
    3d7e:	89ba      	ldrh	r2, [r7, #12]
    3d80:	89f9      	ldrh	r1, [r7, #14]
    3d82:	6878      	ldr	r0, [r7, #4]
    3d84:	f001 f8b3 	bl	4eee <TI1_Config>
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
    3d88:	683b      	ldr	r3, [r7, #0]
    3d8a:	88db      	ldrh	r3, [r3, #6]
    3d8c:	4619      	mov	r1, r3
    3d8e:	6878      	ldr	r0, [r7, #4]
    3d90:	f000 ff75 	bl	4c7e <TIM_SetIC1Prescaler>
}
    3d94:	bf00      	nop
    3d96:	3710      	adds	r7, #16
    3d98:	46bd      	mov	sp, r7
    3d9a:	bd80      	pop	{r7, pc}

00003d9c <TIM_BDTRConfig>:
  * @param  TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure that
  *         contains the BDTR Register configuration  information for the TIM peripheral.
  * @retval None
  */
void TIM_BDTRConfig(TIM_TypeDef* TIMx, TIM_BDTRInitTypeDef *TIM_BDTRInitStruct)
{
    3d9c:	b480      	push	{r7}
    3d9e:	b083      	sub	sp, #12
    3da0:	af00      	add	r7, sp, #0
    3da2:	6078      	str	r0, [r7, #4]
    3da4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_BREAK_STATE(TIM_BDTRInitStruct->TIM_Break));
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));
  /* Set the Lock level, the Break enable Bit and the Ploarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
    3da6:	683b      	ldr	r3, [r7, #0]
    3da8:	881a      	ldrh	r2, [r3, #0]
    3daa:	683b      	ldr	r3, [r7, #0]
    3dac:	885b      	ldrh	r3, [r3, #2]
    3dae:	4313      	orrs	r3, r2
    3db0:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
    3db2:	683b      	ldr	r3, [r7, #0]
    3db4:	889b      	ldrh	r3, [r3, #4]
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
    3db6:	4313      	orrs	r3, r2
    3db8:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
    3dba:	683b      	ldr	r3, [r7, #0]
    3dbc:	88db      	ldrh	r3, [r3, #6]
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
    3dbe:	4313      	orrs	r3, r2
    3dc0:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
    3dc2:	683b      	ldr	r3, [r7, #0]
    3dc4:	891b      	ldrh	r3, [r3, #8]
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
    3dc6:	4313      	orrs	r3, r2
    3dc8:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
    3dca:	683b      	ldr	r3, [r7, #0]
    3dcc:	895b      	ldrh	r3, [r3, #10]
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
    3dce:	4313      	orrs	r3, r2
    3dd0:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_AutomaticOutput;
    3dd2:	683b      	ldr	r3, [r7, #0]
    3dd4:	899b      	ldrh	r3, [r3, #12]
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
    3dd6:	4313      	orrs	r3, r2
    3dd8:	b29a      	uxth	r2, r3
    3dda:	687b      	ldr	r3, [r7, #4]
    3ddc:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
}
    3de0:	bf00      	nop
    3de2:	370c      	adds	r7, #12
    3de4:	46bd      	mov	sp, r7
    3de6:	bc80      	pop	{r7}
    3de8:	4770      	bx	lr

00003dea <TIM_TimeBaseStructInit>:
  * @param  TIM_TimeBaseInitStruct : pointer to a TIM_TimeBaseInitTypeDef
  *         structure which will be initialized.
  * @retval None
  */
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
    3dea:	b480      	push	{r7}
    3dec:	b083      	sub	sp, #12
    3dee:	af00      	add	r7, sp, #0
    3df0:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFF;
    3df2:	687b      	ldr	r3, [r7, #4]
    3df4:	f64f 72ff 	movw	r2, #65535	; 0xffff
    3df8:	809a      	strh	r2, [r3, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
    3dfa:	687b      	ldr	r3, [r7, #4]
    3dfc:	2200      	movs	r2, #0
    3dfe:	801a      	strh	r2, [r3, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
    3e00:	687b      	ldr	r3, [r7, #4]
    3e02:	2200      	movs	r2, #0
    3e04:	80da      	strh	r2, [r3, #6]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
    3e06:	687b      	ldr	r3, [r7, #4]
    3e08:	2200      	movs	r2, #0
    3e0a:	805a      	strh	r2, [r3, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
    3e0c:	687b      	ldr	r3, [r7, #4]
    3e0e:	2200      	movs	r2, #0
    3e10:	721a      	strb	r2, [r3, #8]
}
    3e12:	bf00      	nop
    3e14:	370c      	adds	r7, #12
    3e16:	46bd      	mov	sp, r7
    3e18:	bc80      	pop	{r7}
    3e1a:	4770      	bx	lr

00003e1c <TIM_OCStructInit>:
  * @param  TIM_OCInitStruct : pointer to a TIM_OCInitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
{
    3e1c:	b480      	push	{r7}
    3e1e:	b083      	sub	sp, #12
    3e20:	af00      	add	r7, sp, #0
    3e22:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
    3e24:	687b      	ldr	r3, [r7, #4]
    3e26:	2200      	movs	r2, #0
    3e28:	801a      	strh	r2, [r3, #0]
  TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
    3e2a:	687b      	ldr	r3, [r7, #4]
    3e2c:	2200      	movs	r2, #0
    3e2e:	805a      	strh	r2, [r3, #2]
  TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
    3e30:	687b      	ldr	r3, [r7, #4]
    3e32:	2200      	movs	r2, #0
    3e34:	809a      	strh	r2, [r3, #4]
  TIM_OCInitStruct->TIM_Pulse = 0x0000;
    3e36:	687b      	ldr	r3, [r7, #4]
    3e38:	2200      	movs	r2, #0
    3e3a:	80da      	strh	r2, [r3, #6]
  TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
    3e3c:	687b      	ldr	r3, [r7, #4]
    3e3e:	2200      	movs	r2, #0
    3e40:	811a      	strh	r2, [r3, #8]
  TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
    3e42:	687b      	ldr	r3, [r7, #4]
    3e44:	2200      	movs	r2, #0
    3e46:	815a      	strh	r2, [r3, #10]
  TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
    3e48:	687b      	ldr	r3, [r7, #4]
    3e4a:	2200      	movs	r2, #0
    3e4c:	819a      	strh	r2, [r3, #12]
  TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
    3e4e:	687b      	ldr	r3, [r7, #4]
    3e50:	2200      	movs	r2, #0
    3e52:	81da      	strh	r2, [r3, #14]
}
    3e54:	bf00      	nop
    3e56:	370c      	adds	r7, #12
    3e58:	46bd      	mov	sp, r7
    3e5a:	bc80      	pop	{r7}
    3e5c:	4770      	bx	lr

00003e5e <TIM_ICStructInit>:
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
{
    3e5e:	b480      	push	{r7}
    3e60:	b083      	sub	sp, #12
    3e62:	af00      	add	r7, sp, #0
    3e64:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
    3e66:	687b      	ldr	r3, [r7, #4]
    3e68:	2200      	movs	r2, #0
    3e6a:	801a      	strh	r2, [r3, #0]
  TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
    3e6c:	687b      	ldr	r3, [r7, #4]
    3e6e:	2200      	movs	r2, #0
    3e70:	805a      	strh	r2, [r3, #2]
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
    3e72:	687b      	ldr	r3, [r7, #4]
    3e74:	2201      	movs	r2, #1
    3e76:	809a      	strh	r2, [r3, #4]
  TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
    3e78:	687b      	ldr	r3, [r7, #4]
    3e7a:	2200      	movs	r2, #0
    3e7c:	80da      	strh	r2, [r3, #6]
  TIM_ICInitStruct->TIM_ICFilter = 0x00;
    3e7e:	687b      	ldr	r3, [r7, #4]
    3e80:	2200      	movs	r2, #0
    3e82:	811a      	strh	r2, [r3, #8]
}
    3e84:	bf00      	nop
    3e86:	370c      	adds	r7, #12
    3e88:	46bd      	mov	sp, r7
    3e8a:	bc80      	pop	{r7}
    3e8c:	4770      	bx	lr

00003e8e <TIM_BDTRStructInit>:
  * @param  TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure which
  *         will be initialized.
  * @retval None
  */
void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)
{
    3e8e:	b480      	push	{r7}
    3e90:	b083      	sub	sp, #12
    3e92:	af00      	add	r7, sp, #0
    3e94:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable;
    3e96:	687b      	ldr	r3, [r7, #4]
    3e98:	2200      	movs	r2, #0
    3e9a:	801a      	strh	r2, [r3, #0]
  TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
    3e9c:	687b      	ldr	r3, [r7, #4]
    3e9e:	2200      	movs	r2, #0
    3ea0:	805a      	strh	r2, [r3, #2]
  TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
    3ea2:	687b      	ldr	r3, [r7, #4]
    3ea4:	2200      	movs	r2, #0
    3ea6:	809a      	strh	r2, [r3, #4]
  TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
    3ea8:	687b      	ldr	r3, [r7, #4]
    3eaa:	2200      	movs	r2, #0
    3eac:	80da      	strh	r2, [r3, #6]
  TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
    3eae:	687b      	ldr	r3, [r7, #4]
    3eb0:	2200      	movs	r2, #0
    3eb2:	811a      	strh	r2, [r3, #8]
  TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
    3eb4:	687b      	ldr	r3, [r7, #4]
    3eb6:	2200      	movs	r2, #0
    3eb8:	815a      	strh	r2, [r3, #10]
  TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
    3eba:	687b      	ldr	r3, [r7, #4]
    3ebc:	2200      	movs	r2, #0
    3ebe:	819a      	strh	r2, [r3, #12]
}
    3ec0:	bf00      	nop
    3ec2:	370c      	adds	r7, #12
    3ec4:	46bd      	mov	sp, r7
    3ec6:	bc80      	pop	{r7}
    3ec8:	4770      	bx	lr

00003eca <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
    3eca:	b480      	push	{r7}
    3ecc:	b083      	sub	sp, #12
    3ece:	af00      	add	r7, sp, #0
    3ed0:	6078      	str	r0, [r7, #4]
    3ed2:	460b      	mov	r3, r1
    3ed4:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
    3ed6:	78fb      	ldrb	r3, [r7, #3]
    3ed8:	2b00      	cmp	r3, #0
    3eda:	d008      	beq.n	3eee <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
    3edc:	687b      	ldr	r3, [r7, #4]
    3ede:	881b      	ldrh	r3, [r3, #0]
    3ee0:	b29b      	uxth	r3, r3
    3ee2:	f043 0301 	orr.w	r3, r3, #1
    3ee6:	b29a      	uxth	r2, r3
    3ee8:	687b      	ldr	r3, [r7, #4]
    3eea:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
  }
}
    3eec:	e007      	b.n	3efe <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
    3eee:	687b      	ldr	r3, [r7, #4]
    3ef0:	881b      	ldrh	r3, [r3, #0]
    3ef2:	b29b      	uxth	r3, r3
    3ef4:	f023 0301 	bic.w	r3, r3, #1
    3ef8:	b29a      	uxth	r2, r3
    3efa:	687b      	ldr	r3, [r7, #4]
    3efc:	801a      	strh	r2, [r3, #0]
}
    3efe:	bf00      	nop
    3f00:	370c      	adds	r7, #12
    3f02:	46bd      	mov	sp, r7
    3f04:	bc80      	pop	{r7}
    3f06:	4770      	bx	lr

00003f08 <TIM_CtrlPWMOutputs>:
  * @param  NewState: new state of the TIM peripheral Main Outputs.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState)
{
    3f08:	b480      	push	{r7}
    3f0a:	b083      	sub	sp, #12
    3f0c:	af00      	add	r7, sp, #0
    3f0e:	6078      	str	r0, [r7, #4]
    3f10:	460b      	mov	r3, r1
    3f12:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    3f14:	78fb      	ldrb	r3, [r7, #3]
    3f16:	2b00      	cmp	r3, #0
    3f18:	d00c      	beq.n	3f34 <TIM_CtrlPWMOutputs+0x2c>
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= TIM_BDTR_MOE;
    3f1a:	687b      	ldr	r3, [r7, #4]
    3f1c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
    3f20:	b29b      	uxth	r3, r3
    3f22:	ea6f 4343 	mvn.w	r3, r3, lsl #17
    3f26:	ea6f 4353 	mvn.w	r3, r3, lsr #17
    3f2a:	b29a      	uxth	r2, r3
    3f2c:	687b      	ldr	r3, [r7, #4]
    3f2e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= (uint16_t)(~((uint16_t)TIM_BDTR_MOE));
  }  
}
    3f32:	e009      	b.n	3f48 <TIM_CtrlPWMOutputs+0x40>
    TIMx->BDTR &= (uint16_t)(~((uint16_t)TIM_BDTR_MOE));
    3f34:	687b      	ldr	r3, [r7, #4]
    3f36:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
    3f3a:	b29b      	uxth	r3, r3
    3f3c:	f3c3 030e 	ubfx	r3, r3, #0, #15
    3f40:	b29a      	uxth	r2, r3
    3f42:	687b      	ldr	r3, [r7, #4]
    3f44:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
}
    3f48:	bf00      	nop
    3f4a:	370c      	adds	r7, #12
    3f4c:	46bd      	mov	sp, r7
    3f4e:	bc80      	pop	{r7}
    3f50:	4770      	bx	lr

00003f52 <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
    3f52:	b480      	push	{r7}
    3f54:	b083      	sub	sp, #12
    3f56:	af00      	add	r7, sp, #0
    3f58:	6078      	str	r0, [r7, #4]
    3f5a:	460b      	mov	r3, r1
    3f5c:	807b      	strh	r3, [r7, #2]
    3f5e:	4613      	mov	r3, r2
    3f60:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
    3f62:	787b      	ldrb	r3, [r7, #1]
    3f64:	2b00      	cmp	r3, #0
    3f66:	d008      	beq.n	3f7a <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
    3f68:	687b      	ldr	r3, [r7, #4]
    3f6a:	899b      	ldrh	r3, [r3, #12]
    3f6c:	b29a      	uxth	r2, r3
    3f6e:	887b      	ldrh	r3, [r7, #2]
    3f70:	4313      	orrs	r3, r2
    3f72:	b29a      	uxth	r2, r3
    3f74:	687b      	ldr	r3, [r7, #4]
    3f76:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
    3f78:	e009      	b.n	3f8e <TIM_ITConfig+0x3c>
    TIMx->DIER &= (uint16_t)~TIM_IT;
    3f7a:	687b      	ldr	r3, [r7, #4]
    3f7c:	899b      	ldrh	r3, [r3, #12]
    3f7e:	b29a      	uxth	r2, r3
    3f80:	887b      	ldrh	r3, [r7, #2]
    3f82:	43db      	mvns	r3, r3
    3f84:	b29b      	uxth	r3, r3
    3f86:	4013      	ands	r3, r2
    3f88:	b29a      	uxth	r2, r3
    3f8a:	687b      	ldr	r3, [r7, #4]
    3f8c:	819a      	strh	r2, [r3, #12]
}
    3f8e:	bf00      	nop
    3f90:	370c      	adds	r7, #12
    3f92:	46bd      	mov	sp, r7
    3f94:	bc80      	pop	{r7}
    3f96:	4770      	bx	lr

00003f98 <TIM_GenerateEvent>:
  *   - TIM6 and TIM7 can only generate an update event. 
  *   - TIM_EventSource_COM and TIM_EventSource_Break are used only with TIM1 and TIM8.      
  * @retval None
  */
void TIM_GenerateEvent(TIM_TypeDef* TIMx, uint16_t TIM_EventSource)
{ 
    3f98:	b480      	push	{r7}
    3f9a:	b083      	sub	sp, #12
    3f9c:	af00      	add	r7, sp, #0
    3f9e:	6078      	str	r0, [r7, #4]
    3fa0:	460b      	mov	r3, r1
    3fa2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_EVENT_SOURCE(TIM_EventSource));
  
  /* Set the event sources */
  TIMx->EGR = TIM_EventSource;
    3fa4:	687b      	ldr	r3, [r7, #4]
    3fa6:	887a      	ldrh	r2, [r7, #2]
    3fa8:	829a      	strh	r2, [r3, #20]
}
    3faa:	bf00      	nop
    3fac:	370c      	adds	r7, #12
    3fae:	46bd      	mov	sp, r7
    3fb0:	bc80      	pop	{r7}
    3fb2:	4770      	bx	lr

00003fb4 <TIM_DMAConfig>:
  *   This parameter can be one value between:
  *   TIM_DMABurstLength_1Transfer and TIM_DMABurstLength_18Transfers.
  * @retval None
  */
void TIM_DMAConfig(TIM_TypeDef* TIMx, uint16_t TIM_DMABase, uint16_t TIM_DMABurstLength)
{
    3fb4:	b480      	push	{r7}
    3fb6:	b083      	sub	sp, #12
    3fb8:	af00      	add	r7, sp, #0
    3fba:	6078      	str	r0, [r7, #4]
    3fbc:	460b      	mov	r3, r1
    3fbe:	807b      	strh	r3, [r7, #2]
    3fc0:	4613      	mov	r3, r2
    3fc2:	803b      	strh	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_BASE(TIM_DMABase));
  assert_param(IS_TIM_DMA_LENGTH(TIM_DMABurstLength));
  /* Set the DMA Base and the DMA Burst Length */
  TIMx->DCR = TIM_DMABase | TIM_DMABurstLength;
    3fc4:	887a      	ldrh	r2, [r7, #2]
    3fc6:	883b      	ldrh	r3, [r7, #0]
    3fc8:	4313      	orrs	r3, r2
    3fca:	b29a      	uxth	r2, r3
    3fcc:	687b      	ldr	r3, [r7, #4]
    3fce:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
}
    3fd2:	bf00      	nop
    3fd4:	370c      	adds	r7, #12
    3fd6:	46bd      	mov	sp, r7
    3fd8:	bc80      	pop	{r7}
    3fda:	4770      	bx	lr

00003fdc <TIM_DMACmd>:
  * @param  NewState: new state of the DMA Request sources.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_DMACmd(TIM_TypeDef* TIMx, uint16_t TIM_DMASource, FunctionalState NewState)
{ 
    3fdc:	b480      	push	{r7}
    3fde:	b083      	sub	sp, #12
    3fe0:	af00      	add	r7, sp, #0
    3fe2:	6078      	str	r0, [r7, #4]
    3fe4:	460b      	mov	r3, r1
    3fe6:	807b      	strh	r3, [r7, #2]
    3fe8:	4613      	mov	r3, r2
    3fea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_LIST9_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
    3fec:	787b      	ldrb	r3, [r7, #1]
    3fee:	2b00      	cmp	r3, #0
    3ff0:	d008      	beq.n	4004 <TIM_DMACmd+0x28>
  {
    /* Enable the DMA sources */
    TIMx->DIER |= TIM_DMASource; 
    3ff2:	687b      	ldr	r3, [r7, #4]
    3ff4:	899b      	ldrh	r3, [r3, #12]
    3ff6:	b29a      	uxth	r2, r3
    3ff8:	887b      	ldrh	r3, [r7, #2]
    3ffa:	4313      	orrs	r3, r2
    3ffc:	b29a      	uxth	r2, r3
    3ffe:	687b      	ldr	r3, [r7, #4]
    4000:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the DMA sources */
    TIMx->DIER &= (uint16_t)~TIM_DMASource;
  }
}
    4002:	e009      	b.n	4018 <TIM_DMACmd+0x3c>
    TIMx->DIER &= (uint16_t)~TIM_DMASource;
    4004:	687b      	ldr	r3, [r7, #4]
    4006:	899b      	ldrh	r3, [r3, #12]
    4008:	b29a      	uxth	r2, r3
    400a:	887b      	ldrh	r3, [r7, #2]
    400c:	43db      	mvns	r3, r3
    400e:	b29b      	uxth	r3, r3
    4010:	4013      	ands	r3, r2
    4012:	b29a      	uxth	r2, r3
    4014:	687b      	ldr	r3, [r7, #4]
    4016:	819a      	strh	r2, [r3, #12]
}
    4018:	bf00      	nop
    401a:	370c      	adds	r7, #12
    401c:	46bd      	mov	sp, r7
    401e:	bc80      	pop	{r7}
    4020:	4770      	bx	lr

00004022 <TIM_InternalClockConfig>:
  * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9, 12 or 15
  *         to select the TIM peripheral.
  * @retval None
  */
void TIM_InternalClockConfig(TIM_TypeDef* TIMx)
{
    4022:	b480      	push	{r7}
    4024:	b083      	sub	sp, #12
    4026:	af00      	add	r7, sp, #0
    4028:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  /* Disable slave mode to clock the prescaler directly with the internal clock */
  TIMx->SMCR &=  (uint16_t)(~((uint16_t)TIM_SMCR_SMS));
    402a:	687b      	ldr	r3, [r7, #4]
    402c:	891b      	ldrh	r3, [r3, #8]
    402e:	b29b      	uxth	r3, r3
    4030:	f023 0307 	bic.w	r3, r3, #7
    4034:	b29a      	uxth	r2, r3
    4036:	687b      	ldr	r3, [r7, #4]
    4038:	811a      	strh	r2, [r3, #8]
}
    403a:	bf00      	nop
    403c:	370c      	adds	r7, #12
    403e:	46bd      	mov	sp, r7
    4040:	bc80      	pop	{r7}
    4042:	4770      	bx	lr

00004044 <TIM_ITRxExternalClockConfig>:
  * @param  TIM_TS_ITR2: Internal Trigger 2
  * @param  TIM_TS_ITR3: Internal Trigger 3
  * @retval None
  */
void TIM_ITRxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
{
    4044:	b580      	push	{r7, lr}
    4046:	b082      	sub	sp, #8
    4048:	af00      	add	r7, sp, #0
    404a:	6078      	str	r0, [r7, #4]
    404c:	460b      	mov	r3, r1
    404e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_INTERNAL_TRIGGER_SELECTION(TIM_InputTriggerSource));
  /* Select the Internal Trigger */
  TIM_SelectInputTrigger(TIMx, TIM_InputTriggerSource);
    4050:	887b      	ldrh	r3, [r7, #2]
    4052:	4619      	mov	r1, r3
    4054:	6878      	ldr	r0, [r7, #4]
    4056:	f000 f8df 	bl	4218 <TIM_SelectInputTrigger>
  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
    405a:	687b      	ldr	r3, [r7, #4]
    405c:	891b      	ldrh	r3, [r3, #8]
    405e:	b29b      	uxth	r3, r3
    4060:	f043 0307 	orr.w	r3, r3, #7
    4064:	b29a      	uxth	r2, r3
    4066:	687b      	ldr	r3, [r7, #4]
    4068:	811a      	strh	r2, [r3, #8]
}
    406a:	bf00      	nop
    406c:	3708      	adds	r7, #8
    406e:	46bd      	mov	sp, r7
    4070:	bd80      	pop	{r7, pc}

00004072 <TIM_TIxExternalClockConfig>:
  *   This parameter must be a value between 0x0 and 0xF.
  * @retval None
  */
void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_TIxExternalCLKSource,
                                uint16_t TIM_ICPolarity, uint16_t ICFilter)
{
    4072:	b580      	push	{r7, lr}
    4074:	b084      	sub	sp, #16
    4076:	af00      	add	r7, sp, #0
    4078:	60f8      	str	r0, [r7, #12]
    407a:	4608      	mov	r0, r1
    407c:	4611      	mov	r1, r2
    407e:	461a      	mov	r2, r3
    4080:	4603      	mov	r3, r0
    4082:	817b      	strh	r3, [r7, #10]
    4084:	460b      	mov	r3, r1
    4086:	813b      	strh	r3, [r7, #8]
    4088:	4613      	mov	r3, r2
    408a:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_TIXCLK_SOURCE(TIM_TIxExternalCLKSource));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));
  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
    408c:	897b      	ldrh	r3, [r7, #10]
    408e:	2b60      	cmp	r3, #96	; 0x60
    4090:	d106      	bne.n	40a0 <TIM_TIxExternalClockConfig+0x2e>
  {
    TI2_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
    4092:	88fb      	ldrh	r3, [r7, #6]
    4094:	8939      	ldrh	r1, [r7, #8]
    4096:	2201      	movs	r2, #1
    4098:	68f8      	ldr	r0, [r7, #12]
    409a:	f000 ff99 	bl	4fd0 <TI2_Config>
    409e:	e005      	b.n	40ac <TIM_TIxExternalClockConfig+0x3a>
  }
  else
  {
    TI1_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
    40a0:	88fb      	ldrh	r3, [r7, #6]
    40a2:	8939      	ldrh	r1, [r7, #8]
    40a4:	2201      	movs	r2, #1
    40a6:	68f8      	ldr	r0, [r7, #12]
    40a8:	f000 ff21 	bl	4eee <TI1_Config>
  }
  /* Select the Trigger source */
  TIM_SelectInputTrigger(TIMx, TIM_TIxExternalCLKSource);
    40ac:	897b      	ldrh	r3, [r7, #10]
    40ae:	4619      	mov	r1, r3
    40b0:	68f8      	ldr	r0, [r7, #12]
    40b2:	f000 f8b1 	bl	4218 <TIM_SelectInputTrigger>
  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
    40b6:	68fb      	ldr	r3, [r7, #12]
    40b8:	891b      	ldrh	r3, [r3, #8]
    40ba:	b29b      	uxth	r3, r3
    40bc:	f043 0307 	orr.w	r3, r3, #7
    40c0:	b29a      	uxth	r2, r3
    40c2:	68fb      	ldr	r3, [r7, #12]
    40c4:	811a      	strh	r2, [r3, #8]
}
    40c6:	bf00      	nop
    40c8:	3710      	adds	r7, #16
    40ca:	46bd      	mov	sp, r7
    40cc:	bd80      	pop	{r7, pc}

000040ce <TIM_ETRClockMode1Config>:
  *   This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETRClockMode1Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity,
                             uint16_t ExtTRGFilter)
{
    40ce:	b580      	push	{r7, lr}
    40d0:	b086      	sub	sp, #24
    40d2:	af00      	add	r7, sp, #0
    40d4:	60f8      	str	r0, [r7, #12]
    40d6:	4608      	mov	r0, r1
    40d8:	4611      	mov	r1, r2
    40da:	461a      	mov	r2, r3
    40dc:	4603      	mov	r3, r0
    40de:	817b      	strh	r3, [r7, #10]
    40e0:	460b      	mov	r3, r1
    40e2:	813b      	strh	r3, [r7, #8]
    40e4:	4613      	mov	r3, r2
    40e6:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpsmcr = 0;
    40e8:	2300      	movs	r3, #0
    40ea:	82fb      	strh	r3, [r7, #22]
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
    40ec:	88fb      	ldrh	r3, [r7, #6]
    40ee:	893a      	ldrh	r2, [r7, #8]
    40f0:	8979      	ldrh	r1, [r7, #10]
    40f2:	68f8      	ldr	r0, [r7, #12]
    40f4:	f000 f839 	bl	416a <TIM_ETRConfig>
  
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
    40f8:	68fb      	ldr	r3, [r7, #12]
    40fa:	891b      	ldrh	r3, [r3, #8]
    40fc:	82fb      	strh	r3, [r7, #22]
  /* Reset the SMS Bits */
  tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_SMS));
    40fe:	8afb      	ldrh	r3, [r7, #22]
    4100:	f023 0307 	bic.w	r3, r3, #7
    4104:	82fb      	strh	r3, [r7, #22]
  /* Select the External clock mode1 */
  tmpsmcr |= TIM_SlaveMode_External1;
    4106:	8afb      	ldrh	r3, [r7, #22]
    4108:	f043 0307 	orr.w	r3, r3, #7
    410c:	82fb      	strh	r3, [r7, #22]
  /* Select the Trigger selection : ETRF */
  tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_TS));
    410e:	8afb      	ldrh	r3, [r7, #22]
    4110:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    4114:	82fb      	strh	r3, [r7, #22]
  tmpsmcr |= TIM_TS_ETRF;
    4116:	8afb      	ldrh	r3, [r7, #22]
    4118:	f043 0370 	orr.w	r3, r3, #112	; 0x70
    411c:	82fb      	strh	r3, [r7, #22]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
    411e:	68fb      	ldr	r3, [r7, #12]
    4120:	8afa      	ldrh	r2, [r7, #22]
    4122:	811a      	strh	r2, [r3, #8]
}
    4124:	bf00      	nop
    4126:	3718      	adds	r7, #24
    4128:	46bd      	mov	sp, r7
    412a:	bd80      	pop	{r7, pc}

0000412c <TIM_ETRClockMode2Config>:
  *   This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETRClockMode2Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, 
                             uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
{
    412c:	b580      	push	{r7, lr}
    412e:	b084      	sub	sp, #16
    4130:	af00      	add	r7, sp, #0
    4132:	60f8      	str	r0, [r7, #12]
    4134:	4608      	mov	r0, r1
    4136:	4611      	mov	r1, r2
    4138:	461a      	mov	r2, r3
    413a:	4603      	mov	r3, r0
    413c:	817b      	strh	r3, [r7, #10]
    413e:	460b      	mov	r3, r1
    4140:	813b      	strh	r3, [r7, #8]
    4142:	4613      	mov	r3, r2
    4144:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
    4146:	88fb      	ldrh	r3, [r7, #6]
    4148:	893a      	ldrh	r2, [r7, #8]
    414a:	8979      	ldrh	r1, [r7, #10]
    414c:	68f8      	ldr	r0, [r7, #12]
    414e:	f000 f80c 	bl	416a <TIM_ETRConfig>
  /* Enable the External clock mode2 */
  TIMx->SMCR |= TIM_SMCR_ECE;
    4152:	68fb      	ldr	r3, [r7, #12]
    4154:	891b      	ldrh	r3, [r3, #8]
    4156:	b29b      	uxth	r3, r3
    4158:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    415c:	b29a      	uxth	r2, r3
    415e:	68fb      	ldr	r3, [r7, #12]
    4160:	811a      	strh	r2, [r3, #8]
}
    4162:	bf00      	nop
    4164:	3710      	adds	r7, #16
    4166:	46bd      	mov	sp, r7
    4168:	bd80      	pop	{r7, pc}

0000416a <TIM_ETRConfig>:
  *   This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETRConfig(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity,
                   uint16_t ExtTRGFilter)
{
    416a:	b480      	push	{r7}
    416c:	b087      	sub	sp, #28
    416e:	af00      	add	r7, sp, #0
    4170:	60f8      	str	r0, [r7, #12]
    4172:	4608      	mov	r0, r1
    4174:	4611      	mov	r1, r2
    4176:	461a      	mov	r2, r3
    4178:	4603      	mov	r3, r0
    417a:	817b      	strh	r3, [r7, #10]
    417c:	460b      	mov	r3, r1
    417e:	813b      	strh	r3, [r7, #8]
    4180:	4613      	mov	r3, r2
    4182:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpsmcr = 0;
    4184:	2300      	movs	r3, #0
    4186:	82fb      	strh	r3, [r7, #22]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  tmpsmcr = TIMx->SMCR;
    4188:	68fb      	ldr	r3, [r7, #12]
    418a:	891b      	ldrh	r3, [r3, #8]
    418c:	82fb      	strh	r3, [r7, #22]
  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_Mask;
    418e:	8afb      	ldrh	r3, [r7, #22]
    4190:	b2db      	uxtb	r3, r3
    4192:	82fb      	strh	r3, [r7, #22]
  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint16_t)(TIM_ExtTRGPrescaler | (uint16_t)(TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilter << (uint16_t)8)));
    4194:	88fb      	ldrh	r3, [r7, #6]
    4196:	021b      	lsls	r3, r3, #8
    4198:	b29a      	uxth	r2, r3
    419a:	893b      	ldrh	r3, [r7, #8]
    419c:	4313      	orrs	r3, r2
    419e:	b29a      	uxth	r2, r3
    41a0:	897b      	ldrh	r3, [r7, #10]
    41a2:	4313      	orrs	r3, r2
    41a4:	b29a      	uxth	r2, r3
    41a6:	8afb      	ldrh	r3, [r7, #22]
    41a8:	4313      	orrs	r3, r2
    41aa:	82fb      	strh	r3, [r7, #22]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
    41ac:	68fb      	ldr	r3, [r7, #12]
    41ae:	8afa      	ldrh	r2, [r7, #22]
    41b0:	811a      	strh	r2, [r3, #8]
}
    41b2:	bf00      	nop
    41b4:	371c      	adds	r7, #28
    41b6:	46bd      	mov	sp, r7
    41b8:	bc80      	pop	{r7}
    41ba:	4770      	bx	lr

000041bc <TIM_PrescalerConfig>:
  *     @arg TIM_PSCReloadMode_Update: The Prescaler is loaded at the update event.
  *     @arg TIM_PSCReloadMode_Immediate: The Prescaler is loaded immediately.
  * @retval None
  */
void TIM_PrescalerConfig(TIM_TypeDef* TIMx, uint16_t Prescaler, uint16_t TIM_PSCReloadMode)
{
    41bc:	b480      	push	{r7}
    41be:	b083      	sub	sp, #12
    41c0:	af00      	add	r7, sp, #0
    41c2:	6078      	str	r0, [r7, #4]
    41c4:	460b      	mov	r3, r1
    41c6:	807b      	strh	r3, [r7, #2]
    41c8:	4613      	mov	r3, r2
    41ca:	803b      	strh	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));
  /* Set the Prescaler value */
  TIMx->PSC = Prescaler;
    41cc:	687b      	ldr	r3, [r7, #4]
    41ce:	887a      	ldrh	r2, [r7, #2]
    41d0:	851a      	strh	r2, [r3, #40]	; 0x28
  /* Set or reset the UG Bit */
  TIMx->EGR = TIM_PSCReloadMode;
    41d2:	687b      	ldr	r3, [r7, #4]
    41d4:	883a      	ldrh	r2, [r7, #0]
    41d6:	829a      	strh	r2, [r3, #20]
}
    41d8:	bf00      	nop
    41da:	370c      	adds	r7, #12
    41dc:	46bd      	mov	sp, r7
    41de:	bc80      	pop	{r7}
    41e0:	4770      	bx	lr

000041e2 <TIM_CounterModeConfig>:
  *     @arg TIM_CounterMode_CenterAligned2: TIM Center Aligned Mode2
  *     @arg TIM_CounterMode_CenterAligned3: TIM Center Aligned Mode3
  * @retval None
  */
void TIM_CounterModeConfig(TIM_TypeDef* TIMx, uint16_t TIM_CounterMode)
{
    41e2:	b480      	push	{r7}
    41e4:	b085      	sub	sp, #20
    41e6:	af00      	add	r7, sp, #0
    41e8:	6078      	str	r0, [r7, #4]
    41ea:	460b      	mov	r3, r1
    41ec:	807b      	strh	r3, [r7, #2]
  uint16_t tmpcr1 = 0;
    41ee:	2300      	movs	r3, #0
    41f0:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode));
  tmpcr1 = TIMx->CR1;
    41f2:	687b      	ldr	r3, [r7, #4]
    41f4:	881b      	ldrh	r3, [r3, #0]
    41f6:	81fb      	strh	r3, [r7, #14]
  /* Reset the CMS and DIR Bits */
  tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
    41f8:	89fb      	ldrh	r3, [r7, #14]
    41fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    41fe:	81fb      	strh	r3, [r7, #14]
  /* Set the Counter Mode */
  tmpcr1 |= TIM_CounterMode;
    4200:	89fa      	ldrh	r2, [r7, #14]
    4202:	887b      	ldrh	r3, [r7, #2]
    4204:	4313      	orrs	r3, r2
    4206:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CR1 register */
  TIMx->CR1 = tmpcr1;
    4208:	687b      	ldr	r3, [r7, #4]
    420a:	89fa      	ldrh	r2, [r7, #14]
    420c:	801a      	strh	r2, [r3, #0]
}
    420e:	bf00      	nop
    4210:	3714      	adds	r7, #20
    4212:	46bd      	mov	sp, r7
    4214:	bc80      	pop	{r7}
    4216:	4770      	bx	lr

00004218 <TIM_SelectInputTrigger>:
  *     @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *     @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
void TIM_SelectInputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
{
    4218:	b480      	push	{r7}
    421a:	b085      	sub	sp, #20
    421c:	af00      	add	r7, sp, #0
    421e:	6078      	str	r0, [r7, #4]
    4220:	460b      	mov	r3, r1
    4222:	807b      	strh	r3, [r7, #2]
  uint16_t tmpsmcr = 0;
    4224:	2300      	movs	r3, #0
    4226:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
    4228:	687b      	ldr	r3, [r7, #4]
    422a:	891b      	ldrh	r3, [r3, #8]
    422c:	81fb      	strh	r3, [r7, #14]
  /* Reset the TS Bits */
  tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_TS));
    422e:	89fb      	ldrh	r3, [r7, #14]
    4230:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    4234:	81fb      	strh	r3, [r7, #14]
  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
    4236:	89fa      	ldrh	r2, [r7, #14]
    4238:	887b      	ldrh	r3, [r7, #2]
    423a:	4313      	orrs	r3, r2
    423c:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
    423e:	687b      	ldr	r3, [r7, #4]
    4240:	89fa      	ldrh	r2, [r7, #14]
    4242:	811a      	strh	r2, [r3, #8]
}
    4244:	bf00      	nop
    4246:	3714      	adds	r7, #20
    4248:	46bd      	mov	sp, r7
    424a:	bc80      	pop	{r7}
    424c:	4770      	bx	lr

0000424e <TIM_EncoderInterfaceConfig>:
  *     @arg TIM_ICPolarity_Rising: IC Rising edge.
  * @retval None
  */
void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, uint16_t TIM_EncoderMode,
                                uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity)
{
    424e:	b480      	push	{r7}
    4250:	b087      	sub	sp, #28
    4252:	af00      	add	r7, sp, #0
    4254:	60f8      	str	r0, [r7, #12]
    4256:	4608      	mov	r0, r1
    4258:	4611      	mov	r1, r2
    425a:	461a      	mov	r2, r3
    425c:	4603      	mov	r3, r0
    425e:	817b      	strh	r3, [r7, #10]
    4260:	460b      	mov	r3, r1
    4262:	813b      	strh	r3, [r7, #8]
    4264:	4613      	mov	r3, r2
    4266:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpsmcr = 0;
    4268:	2300      	movs	r3, #0
    426a:	82fb      	strh	r3, [r7, #22]
  uint16_t tmpccmr1 = 0;
    426c:	2300      	movs	r3, #0
    426e:	82bb      	strh	r3, [r7, #20]
  uint16_t tmpccer = 0;
    4270:	2300      	movs	r3, #0
    4272:	827b      	strh	r3, [r7, #18]
  assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
    4274:	68fb      	ldr	r3, [r7, #12]
    4276:	891b      	ldrh	r3, [r3, #8]
    4278:	82fb      	strh	r3, [r7, #22]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
    427a:	68fb      	ldr	r3, [r7, #12]
    427c:	8b1b      	ldrh	r3, [r3, #24]
    427e:	82bb      	strh	r3, [r7, #20]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
    4280:	68fb      	ldr	r3, [r7, #12]
    4282:	8c1b      	ldrh	r3, [r3, #32]
    4284:	827b      	strh	r3, [r7, #18]
  
  /* Set the encoder Mode */
  tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_SMS));
    4286:	8afb      	ldrh	r3, [r7, #22]
    4288:	f023 0307 	bic.w	r3, r3, #7
    428c:	82fb      	strh	r3, [r7, #22]
  tmpsmcr |= TIM_EncoderMode;
    428e:	8afa      	ldrh	r2, [r7, #22]
    4290:	897b      	ldrh	r3, [r7, #10]
    4292:	4313      	orrs	r3, r2
    4294:	82fb      	strh	r3, [r7, #22]
  
  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & (uint16_t)(~((uint16_t)TIM_CCMR1_CC2S)));
    4296:	8abb      	ldrh	r3, [r7, #20]
    4298:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    429c:	f023 0303 	bic.w	r3, r3, #3
    42a0:	82bb      	strh	r3, [r7, #20]
  tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
    42a2:	8abb      	ldrh	r3, [r7, #20]
    42a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    42a8:	f043 0301 	orr.w	r3, r3, #1
    42ac:	82bb      	strh	r3, [r7, #20]
  
  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCER_CC1P)) & ((uint16_t)~((uint16_t)TIM_CCER_CC2P)));
    42ae:	8a7b      	ldrh	r3, [r7, #18]
    42b0:	f023 0322 	bic.w	r3, r3, #34	; 0x22
    42b4:	827b      	strh	r3, [r7, #18]
  tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
    42b6:	88fb      	ldrh	r3, [r7, #6]
    42b8:	011b      	lsls	r3, r3, #4
    42ba:	b29a      	uxth	r2, r3
    42bc:	893b      	ldrh	r3, [r7, #8]
    42be:	4313      	orrs	r3, r2
    42c0:	b29a      	uxth	r2, r3
    42c2:	8a7b      	ldrh	r3, [r7, #18]
    42c4:	4313      	orrs	r3, r2
    42c6:	827b      	strh	r3, [r7, #18]
  
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
    42c8:	68fb      	ldr	r3, [r7, #12]
    42ca:	8afa      	ldrh	r2, [r7, #22]
    42cc:	811a      	strh	r2, [r3, #8]
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
    42ce:	68fb      	ldr	r3, [r7, #12]
    42d0:	8aba      	ldrh	r2, [r7, #20]
    42d2:	831a      	strh	r2, [r3, #24]
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
    42d4:	68fb      	ldr	r3, [r7, #12]
    42d6:	8a7a      	ldrh	r2, [r7, #18]
    42d8:	841a      	strh	r2, [r3, #32]
}
    42da:	bf00      	nop
    42dc:	371c      	adds	r7, #28
    42de:	46bd      	mov	sp, r7
    42e0:	bc80      	pop	{r7}
    42e2:	4770      	bx	lr

000042e4 <TIM_ForcedOC1Config>:
  *     @arg TIM_ForcedAction_Active: Force active level on OC1REF
  *     @arg TIM_ForcedAction_InActive: Force inactive level on OC1REF.
  * @retval None
  */
void TIM_ForcedOC1Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
{
    42e4:	b480      	push	{r7}
    42e6:	b085      	sub	sp, #20
    42e8:	af00      	add	r7, sp, #0
    42ea:	6078      	str	r0, [r7, #4]
    42ec:	460b      	mov	r3, r1
    42ee:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
    42f0:	2300      	movs	r3, #0
    42f2:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr1 = TIMx->CCMR1;
    42f4:	687b      	ldr	r3, [r7, #4]
    42f6:	8b1b      	ldrh	r3, [r3, #24]
    42f8:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC1M Bits */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1M);
    42fa:	89fb      	ldrh	r3, [r7, #14]
    42fc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    4300:	81fb      	strh	r3, [r7, #14]
  /* Configure The Forced output Mode */
  tmpccmr1 |= TIM_ForcedAction;
    4302:	89fa      	ldrh	r2, [r7, #14]
    4304:	887b      	ldrh	r3, [r7, #2]
    4306:	4313      	orrs	r3, r2
    4308:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
    430a:	687b      	ldr	r3, [r7, #4]
    430c:	89fa      	ldrh	r2, [r7, #14]
    430e:	831a      	strh	r2, [r3, #24]
}
    4310:	bf00      	nop
    4312:	3714      	adds	r7, #20
    4314:	46bd      	mov	sp, r7
    4316:	bc80      	pop	{r7}
    4318:	4770      	bx	lr

0000431a <TIM_ForcedOC2Config>:
  *     @arg TIM_ForcedAction_Active: Force active level on OC2REF
  *     @arg TIM_ForcedAction_InActive: Force inactive level on OC2REF.
  * @retval None
  */
void TIM_ForcedOC2Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
{
    431a:	b480      	push	{r7}
    431c:	b085      	sub	sp, #20
    431e:	af00      	add	r7, sp, #0
    4320:	6078      	str	r0, [r7, #4]
    4322:	460b      	mov	r3, r1
    4324:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
    4326:	2300      	movs	r3, #0
    4328:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr1 = TIMx->CCMR1;
    432a:	687b      	ldr	r3, [r7, #4]
    432c:	8b1b      	ldrh	r3, [r3, #24]
    432e:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC2M Bits */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2M);
    4330:	89fb      	ldrh	r3, [r7, #14]
    4332:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
    4336:	81fb      	strh	r3, [r7, #14]
  /* Configure The Forced output Mode */
  tmpccmr1 |= (uint16_t)(TIM_ForcedAction << 8);
    4338:	887b      	ldrh	r3, [r7, #2]
    433a:	021b      	lsls	r3, r3, #8
    433c:	b29a      	uxth	r2, r3
    433e:	89fb      	ldrh	r3, [r7, #14]
    4340:	4313      	orrs	r3, r2
    4342:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
    4344:	687b      	ldr	r3, [r7, #4]
    4346:	89fa      	ldrh	r2, [r7, #14]
    4348:	831a      	strh	r2, [r3, #24]
}
    434a:	bf00      	nop
    434c:	3714      	adds	r7, #20
    434e:	46bd      	mov	sp, r7
    4350:	bc80      	pop	{r7}
    4352:	4770      	bx	lr

00004354 <TIM_ForcedOC3Config>:
  *     @arg TIM_ForcedAction_Active: Force active level on OC3REF
  *     @arg TIM_ForcedAction_InActive: Force inactive level on OC3REF.
  * @retval None
  */
void TIM_ForcedOC3Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
{
    4354:	b480      	push	{r7}
    4356:	b085      	sub	sp, #20
    4358:	af00      	add	r7, sp, #0
    435a:	6078      	str	r0, [r7, #4]
    435c:	460b      	mov	r3, r1
    435e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
    4360:	2300      	movs	r3, #0
    4362:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr2 = TIMx->CCMR2;
    4364:	687b      	ldr	r3, [r7, #4]
    4366:	8b9b      	ldrh	r3, [r3, #28]
    4368:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC1M Bits */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3M);
    436a:	89fb      	ldrh	r3, [r7, #14]
    436c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    4370:	81fb      	strh	r3, [r7, #14]
  /* Configure The Forced output Mode */
  tmpccmr2 |= TIM_ForcedAction;
    4372:	89fa      	ldrh	r2, [r7, #14]
    4374:	887b      	ldrh	r3, [r7, #2]
    4376:	4313      	orrs	r3, r2
    4378:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
    437a:	687b      	ldr	r3, [r7, #4]
    437c:	89fa      	ldrh	r2, [r7, #14]
    437e:	839a      	strh	r2, [r3, #28]
}
    4380:	bf00      	nop
    4382:	3714      	adds	r7, #20
    4384:	46bd      	mov	sp, r7
    4386:	bc80      	pop	{r7}
    4388:	4770      	bx	lr

0000438a <TIM_ForcedOC4Config>:
  *     @arg TIM_ForcedAction_Active: Force active level on OC4REF
  *     @arg TIM_ForcedAction_InActive: Force inactive level on OC4REF.
  * @retval None
  */
void TIM_ForcedOC4Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
{
    438a:	b480      	push	{r7}
    438c:	b085      	sub	sp, #20
    438e:	af00      	add	r7, sp, #0
    4390:	6078      	str	r0, [r7, #4]
    4392:	460b      	mov	r3, r1
    4394:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
    4396:	2300      	movs	r3, #0
    4398:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr2 = TIMx->CCMR2;
    439a:	687b      	ldr	r3, [r7, #4]
    439c:	8b9b      	ldrh	r3, [r3, #28]
    439e:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC2M Bits */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4M);
    43a0:	89fb      	ldrh	r3, [r7, #14]
    43a2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
    43a6:	81fb      	strh	r3, [r7, #14]
  /* Configure The Forced output Mode */
  tmpccmr2 |= (uint16_t)(TIM_ForcedAction << 8);
    43a8:	887b      	ldrh	r3, [r7, #2]
    43aa:	021b      	lsls	r3, r3, #8
    43ac:	b29a      	uxth	r2, r3
    43ae:	89fb      	ldrh	r3, [r7, #14]
    43b0:	4313      	orrs	r3, r2
    43b2:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
    43b4:	687b      	ldr	r3, [r7, #4]
    43b6:	89fa      	ldrh	r2, [r7, #14]
    43b8:	839a      	strh	r2, [r3, #28]
}
    43ba:	bf00      	nop
    43bc:	3714      	adds	r7, #20
    43be:	46bd      	mov	sp, r7
    43c0:	bc80      	pop	{r7}
    43c2:	4770      	bx	lr

000043c4 <TIM_ARRPreloadConfig>:
  * @param  NewState: new state of the TIMx peripheral Preload register
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
    43c4:	b480      	push	{r7}
    43c6:	b083      	sub	sp, #12
    43c8:	af00      	add	r7, sp, #0
    43ca:	6078      	str	r0, [r7, #4]
    43cc:	460b      	mov	r3, r1
    43ce:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    43d0:	78fb      	ldrb	r3, [r7, #3]
    43d2:	2b00      	cmp	r3, #0
    43d4:	d008      	beq.n	43e8 <TIM_ARRPreloadConfig+0x24>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
    43d6:	687b      	ldr	r3, [r7, #4]
    43d8:	881b      	ldrh	r3, [r3, #0]
    43da:	b29b      	uxth	r3, r3
    43dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    43e0:	b29a      	uxth	r2, r3
    43e2:	687b      	ldr	r3, [r7, #4]
    43e4:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_ARPE);
  }
}
    43e6:	e007      	b.n	43f8 <TIM_ARRPreloadConfig+0x34>
    TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_ARPE);
    43e8:	687b      	ldr	r3, [r7, #4]
    43ea:	881b      	ldrh	r3, [r3, #0]
    43ec:	b29b      	uxth	r3, r3
    43ee:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    43f2:	b29a      	uxth	r2, r3
    43f4:	687b      	ldr	r3, [r7, #4]
    43f6:	801a      	strh	r2, [r3, #0]
}
    43f8:	bf00      	nop
    43fa:	370c      	adds	r7, #12
    43fc:	46bd      	mov	sp, r7
    43fe:	bc80      	pop	{r7}
    4400:	4770      	bx	lr

00004402 <TIM_SelectCOM>:
  * @param  NewState: new state of the Commutation event.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_SelectCOM(TIM_TypeDef* TIMx, FunctionalState NewState)
{
    4402:	b480      	push	{r7}
    4404:	b083      	sub	sp, #12
    4406:	af00      	add	r7, sp, #0
    4408:	6078      	str	r0, [r7, #4]
    440a:	460b      	mov	r3, r1
    440c:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    440e:	78fb      	ldrb	r3, [r7, #3]
    4410:	2b00      	cmp	r3, #0
    4412:	d008      	beq.n	4426 <TIM_SelectCOM+0x24>
  {
    /* Set the COM Bit */
    TIMx->CR2 |= TIM_CR2_CCUS;
    4414:	687b      	ldr	r3, [r7, #4]
    4416:	889b      	ldrh	r3, [r3, #4]
    4418:	b29b      	uxth	r3, r3
    441a:	f043 0304 	orr.w	r3, r3, #4
    441e:	b29a      	uxth	r2, r3
    4420:	687b      	ldr	r3, [r7, #4]
    4422:	809a      	strh	r2, [r3, #4]
  else
  {
    /* Reset the COM Bit */
    TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_CCUS);
  }
}
    4424:	e007      	b.n	4436 <TIM_SelectCOM+0x34>
    TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_CCUS);
    4426:	687b      	ldr	r3, [r7, #4]
    4428:	889b      	ldrh	r3, [r3, #4]
    442a:	b29b      	uxth	r3, r3
    442c:	f023 0304 	bic.w	r3, r3, #4
    4430:	b29a      	uxth	r2, r3
    4432:	687b      	ldr	r3, [r7, #4]
    4434:	809a      	strh	r2, [r3, #4]
}
    4436:	bf00      	nop
    4438:	370c      	adds	r7, #12
    443a:	46bd      	mov	sp, r7
    443c:	bc80      	pop	{r7}
    443e:	4770      	bx	lr

00004440 <TIM_SelectCCDMA>:
  * @param  NewState: new state of the Capture Compare DMA source
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_SelectCCDMA(TIM_TypeDef* TIMx, FunctionalState NewState)
{
    4440:	b480      	push	{r7}
    4442:	b083      	sub	sp, #12
    4444:	af00      	add	r7, sp, #0
    4446:	6078      	str	r0, [r7, #4]
    4448:	460b      	mov	r3, r1
    444a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    444c:	78fb      	ldrb	r3, [r7, #3]
    444e:	2b00      	cmp	r3, #0
    4450:	d008      	beq.n	4464 <TIM_SelectCCDMA+0x24>
  {
    /* Set the CCDS Bit */
    TIMx->CR2 |= TIM_CR2_CCDS;
    4452:	687b      	ldr	r3, [r7, #4]
    4454:	889b      	ldrh	r3, [r3, #4]
    4456:	b29b      	uxth	r3, r3
    4458:	f043 0308 	orr.w	r3, r3, #8
    445c:	b29a      	uxth	r2, r3
    445e:	687b      	ldr	r3, [r7, #4]
    4460:	809a      	strh	r2, [r3, #4]
  else
  {
    /* Reset the CCDS Bit */
    TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_CCDS);
  }
}
    4462:	e007      	b.n	4474 <TIM_SelectCCDMA+0x34>
    TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_CCDS);
    4464:	687b      	ldr	r3, [r7, #4]
    4466:	889b      	ldrh	r3, [r3, #4]
    4468:	b29b      	uxth	r3, r3
    446a:	f023 0308 	bic.w	r3, r3, #8
    446e:	b29a      	uxth	r2, r3
    4470:	687b      	ldr	r3, [r7, #4]
    4472:	809a      	strh	r2, [r3, #4]
}
    4474:	bf00      	nop
    4476:	370c      	adds	r7, #12
    4478:	46bd      	mov	sp, r7
    447a:	bc80      	pop	{r7}
    447c:	4770      	bx	lr

0000447e <TIM_CCPreloadControl>:
  * @param  NewState: new state of the Capture Compare Preload Control bit
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_CCPreloadControl(TIM_TypeDef* TIMx, FunctionalState NewState)
{ 
    447e:	b480      	push	{r7}
    4480:	b083      	sub	sp, #12
    4482:	af00      	add	r7, sp, #0
    4484:	6078      	str	r0, [r7, #4]
    4486:	460b      	mov	r3, r1
    4488:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST5_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    448a:	78fb      	ldrb	r3, [r7, #3]
    448c:	2b00      	cmp	r3, #0
    448e:	d008      	beq.n	44a2 <TIM_CCPreloadControl+0x24>
  {
    /* Set the CCPC Bit */
    TIMx->CR2 |= TIM_CR2_CCPC;
    4490:	687b      	ldr	r3, [r7, #4]
    4492:	889b      	ldrh	r3, [r3, #4]
    4494:	b29b      	uxth	r3, r3
    4496:	f043 0301 	orr.w	r3, r3, #1
    449a:	b29a      	uxth	r2, r3
    449c:	687b      	ldr	r3, [r7, #4]
    449e:	809a      	strh	r2, [r3, #4]
  else
  {
    /* Reset the CCPC Bit */
    TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_CCPC);
  }
}
    44a0:	e007      	b.n	44b2 <TIM_CCPreloadControl+0x34>
    TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_CCPC);
    44a2:	687b      	ldr	r3, [r7, #4]
    44a4:	889b      	ldrh	r3, [r3, #4]
    44a6:	b29b      	uxth	r3, r3
    44a8:	f023 0301 	bic.w	r3, r3, #1
    44ac:	b29a      	uxth	r2, r3
    44ae:	687b      	ldr	r3, [r7, #4]
    44b0:	809a      	strh	r2, [r3, #4]
}
    44b2:	bf00      	nop
    44b4:	370c      	adds	r7, #12
    44b6:	46bd      	mov	sp, r7
    44b8:	bc80      	pop	{r7}
    44ba:	4770      	bx	lr

000044bc <TIM_OC1PreloadConfig>:
  *     @arg TIM_OCPreload_Enable
  *     @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
    44bc:	b480      	push	{r7}
    44be:	b085      	sub	sp, #20
    44c0:	af00      	add	r7, sp, #0
    44c2:	6078      	str	r0, [r7, #4]
    44c4:	460b      	mov	r3, r1
    44c6:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
    44c8:	2300      	movs	r3, #0
    44ca:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr1 = TIMx->CCMR1;
    44cc:	687b      	ldr	r3, [r7, #4]
    44ce:	8b1b      	ldrh	r3, [r3, #24]
    44d0:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1PE);
    44d2:	89fb      	ldrh	r3, [r7, #14]
    44d4:	f023 0308 	bic.w	r3, r3, #8
    44d8:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
    44da:	89fa      	ldrh	r2, [r7, #14]
    44dc:	887b      	ldrh	r3, [r7, #2]
    44de:	4313      	orrs	r3, r2
    44e0:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
    44e2:	687b      	ldr	r3, [r7, #4]
    44e4:	89fa      	ldrh	r2, [r7, #14]
    44e6:	831a      	strh	r2, [r3, #24]
}
    44e8:	bf00      	nop
    44ea:	3714      	adds	r7, #20
    44ec:	46bd      	mov	sp, r7
    44ee:	bc80      	pop	{r7}
    44f0:	4770      	bx	lr

000044f2 <TIM_OC2PreloadConfig>:
  *     @arg TIM_OCPreload_Enable
  *     @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
    44f2:	b480      	push	{r7}
    44f4:	b085      	sub	sp, #20
    44f6:	af00      	add	r7, sp, #0
    44f8:	6078      	str	r0, [r7, #4]
    44fa:	460b      	mov	r3, r1
    44fc:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
    44fe:	2300      	movs	r3, #0
    4500:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr1 = TIMx->CCMR1;
    4502:	687b      	ldr	r3, [r7, #4]
    4504:	8b1b      	ldrh	r3, [r3, #24]
    4506:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC2PE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2PE);
    4508:	89fb      	ldrh	r3, [r7, #14]
    450a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    450e:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
    4510:	887b      	ldrh	r3, [r7, #2]
    4512:	021b      	lsls	r3, r3, #8
    4514:	b29a      	uxth	r2, r3
    4516:	89fb      	ldrh	r3, [r7, #14]
    4518:	4313      	orrs	r3, r2
    451a:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
    451c:	687b      	ldr	r3, [r7, #4]
    451e:	89fa      	ldrh	r2, [r7, #14]
    4520:	831a      	strh	r2, [r3, #24]
}
    4522:	bf00      	nop
    4524:	3714      	adds	r7, #20
    4526:	46bd      	mov	sp, r7
    4528:	bc80      	pop	{r7}
    452a:	4770      	bx	lr

0000452c <TIM_OC3PreloadConfig>:
  *     @arg TIM_OCPreload_Enable
  *     @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
    452c:	b480      	push	{r7}
    452e:	b085      	sub	sp, #20
    4530:	af00      	add	r7, sp, #0
    4532:	6078      	str	r0, [r7, #4]
    4534:	460b      	mov	r3, r1
    4536:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
    4538:	2300      	movs	r3, #0
    453a:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr2 = TIMx->CCMR2;
    453c:	687b      	ldr	r3, [r7, #4]
    453e:	8b9b      	ldrh	r3, [r3, #28]
    4540:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC3PE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3PE);
    4542:	89fb      	ldrh	r3, [r7, #14]
    4544:	f023 0308 	bic.w	r3, r3, #8
    4548:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
    454a:	89fa      	ldrh	r2, [r7, #14]
    454c:	887b      	ldrh	r3, [r7, #2]
    454e:	4313      	orrs	r3, r2
    4550:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
    4552:	687b      	ldr	r3, [r7, #4]
    4554:	89fa      	ldrh	r2, [r7, #14]
    4556:	839a      	strh	r2, [r3, #28]
}
    4558:	bf00      	nop
    455a:	3714      	adds	r7, #20
    455c:	46bd      	mov	sp, r7
    455e:	bc80      	pop	{r7}
    4560:	4770      	bx	lr

00004562 <TIM_OC4PreloadConfig>:
  *     @arg TIM_OCPreload_Enable
  *     @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
    4562:	b480      	push	{r7}
    4564:	b085      	sub	sp, #20
    4566:	af00      	add	r7, sp, #0
    4568:	6078      	str	r0, [r7, #4]
    456a:	460b      	mov	r3, r1
    456c:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
    456e:	2300      	movs	r3, #0
    4570:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr2 = TIMx->CCMR2;
    4572:	687b      	ldr	r3, [r7, #4]
    4574:	8b9b      	ldrh	r3, [r3, #28]
    4576:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC4PE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4PE);
    4578:	89fb      	ldrh	r3, [r7, #14]
    457a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    457e:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
    4580:	887b      	ldrh	r3, [r7, #2]
    4582:	021b      	lsls	r3, r3, #8
    4584:	b29a      	uxth	r2, r3
    4586:	89fb      	ldrh	r3, [r7, #14]
    4588:	4313      	orrs	r3, r2
    458a:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
    458c:	687b      	ldr	r3, [r7, #4]
    458e:	89fa      	ldrh	r2, [r7, #14]
    4590:	839a      	strh	r2, [r3, #28]
}
    4592:	bf00      	nop
    4594:	3714      	adds	r7, #20
    4596:	46bd      	mov	sp, r7
    4598:	bc80      	pop	{r7}
    459a:	4770      	bx	lr

0000459c <TIM_OC1FastConfig>:
  *     @arg TIM_OCFast_Enable: TIM output compare fast enable
  *     @arg TIM_OCFast_Disable: TIM output compare fast disable
  * @retval None
  */
void TIM_OC1FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
    459c:	b480      	push	{r7}
    459e:	b085      	sub	sp, #20
    45a0:	af00      	add	r7, sp, #0
    45a2:	6078      	str	r0, [r7, #4]
    45a4:	460b      	mov	r3, r1
    45a6:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
    45a8:	2300      	movs	r3, #0
    45aa:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
    45ac:	687b      	ldr	r3, [r7, #4]
    45ae:	8b1b      	ldrh	r3, [r3, #24]
    45b0:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC1FE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1FE);
    45b2:	89fb      	ldrh	r3, [r7, #14]
    45b4:	f023 0304 	bic.w	r3, r3, #4
    45b8:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= TIM_OCFast;
    45ba:	89fa      	ldrh	r2, [r7, #14]
    45bc:	887b      	ldrh	r3, [r7, #2]
    45be:	4313      	orrs	r3, r2
    45c0:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
    45c2:	687b      	ldr	r3, [r7, #4]
    45c4:	89fa      	ldrh	r2, [r7, #14]
    45c6:	831a      	strh	r2, [r3, #24]
}
    45c8:	bf00      	nop
    45ca:	3714      	adds	r7, #20
    45cc:	46bd      	mov	sp, r7
    45ce:	bc80      	pop	{r7}
    45d0:	4770      	bx	lr

000045d2 <TIM_OC2FastConfig>:
  *     @arg TIM_OCFast_Enable: TIM output compare fast enable
  *     @arg TIM_OCFast_Disable: TIM output compare fast disable
  * @retval None
  */
void TIM_OC2FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
    45d2:	b480      	push	{r7}
    45d4:	b085      	sub	sp, #20
    45d6:	af00      	add	r7, sp, #0
    45d8:	6078      	str	r0, [r7, #4]
    45da:	460b      	mov	r3, r1
    45dc:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
    45de:	2300      	movs	r3, #0
    45e0:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
    45e2:	687b      	ldr	r3, [r7, #4]
    45e4:	8b1b      	ldrh	r3, [r3, #24]
    45e6:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC2FE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2FE);
    45e8:	89fb      	ldrh	r3, [r7, #14]
    45ea:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    45ee:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= (uint16_t)(TIM_OCFast << 8);
    45f0:	887b      	ldrh	r3, [r7, #2]
    45f2:	021b      	lsls	r3, r3, #8
    45f4:	b29a      	uxth	r2, r3
    45f6:	89fb      	ldrh	r3, [r7, #14]
    45f8:	4313      	orrs	r3, r2
    45fa:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
    45fc:	687b      	ldr	r3, [r7, #4]
    45fe:	89fa      	ldrh	r2, [r7, #14]
    4600:	831a      	strh	r2, [r3, #24]
}
    4602:	bf00      	nop
    4604:	3714      	adds	r7, #20
    4606:	46bd      	mov	sp, r7
    4608:	bc80      	pop	{r7}
    460a:	4770      	bx	lr

0000460c <TIM_OC3FastConfig>:
  *     @arg TIM_OCFast_Enable: TIM output compare fast enable
  *     @arg TIM_OCFast_Disable: TIM output compare fast disable
  * @retval None
  */
void TIM_OC3FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
    460c:	b480      	push	{r7}
    460e:	b085      	sub	sp, #20
    4610:	af00      	add	r7, sp, #0
    4612:	6078      	str	r0, [r7, #4]
    4614:	460b      	mov	r3, r1
    4616:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
    4618:	2300      	movs	r3, #0
    461a:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
    461c:	687b      	ldr	r3, [r7, #4]
    461e:	8b9b      	ldrh	r3, [r3, #28]
    4620:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC3FE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3FE);
    4622:	89fb      	ldrh	r3, [r7, #14]
    4624:	f023 0304 	bic.w	r3, r3, #4
    4628:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= TIM_OCFast;
    462a:	89fa      	ldrh	r2, [r7, #14]
    462c:	887b      	ldrh	r3, [r7, #2]
    462e:	4313      	orrs	r3, r2
    4630:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
    4632:	687b      	ldr	r3, [r7, #4]
    4634:	89fa      	ldrh	r2, [r7, #14]
    4636:	839a      	strh	r2, [r3, #28]
}
    4638:	bf00      	nop
    463a:	3714      	adds	r7, #20
    463c:	46bd      	mov	sp, r7
    463e:	bc80      	pop	{r7}
    4640:	4770      	bx	lr

00004642 <TIM_OC4FastConfig>:
  *     @arg TIM_OCFast_Enable: TIM output compare fast enable
  *     @arg TIM_OCFast_Disable: TIM output compare fast disable
  * @retval None
  */
void TIM_OC4FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
    4642:	b480      	push	{r7}
    4644:	b085      	sub	sp, #20
    4646:	af00      	add	r7, sp, #0
    4648:	6078      	str	r0, [r7, #4]
    464a:	460b      	mov	r3, r1
    464c:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
    464e:	2300      	movs	r3, #0
    4650:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
    4652:	687b      	ldr	r3, [r7, #4]
    4654:	8b9b      	ldrh	r3, [r3, #28]
    4656:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC4FE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4FE);
    4658:	89fb      	ldrh	r3, [r7, #14]
    465a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    465e:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= (uint16_t)(TIM_OCFast << 8);
    4660:	887b      	ldrh	r3, [r7, #2]
    4662:	021b      	lsls	r3, r3, #8
    4664:	b29a      	uxth	r2, r3
    4666:	89fb      	ldrh	r3, [r7, #14]
    4668:	4313      	orrs	r3, r2
    466a:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
    466c:	687b      	ldr	r3, [r7, #4]
    466e:	89fa      	ldrh	r2, [r7, #14]
    4670:	839a      	strh	r2, [r3, #28]
}
    4672:	bf00      	nop
    4674:	3714      	adds	r7, #20
    4676:	46bd      	mov	sp, r7
    4678:	bc80      	pop	{r7}
    467a:	4770      	bx	lr

0000467c <TIM_ClearOC1Ref>:
  *     @arg TIM_OCClear_Enable: TIM Output clear enable
  *     @arg TIM_OCClear_Disable: TIM Output clear disable
  * @retval None
  */
void TIM_ClearOC1Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
{
    467c:	b480      	push	{r7}
    467e:	b085      	sub	sp, #20
    4680:	af00      	add	r7, sp, #0
    4682:	6078      	str	r0, [r7, #4]
    4684:	460b      	mov	r3, r1
    4686:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
    4688:	2300      	movs	r3, #0
    468a:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;
    468c:	687b      	ldr	r3, [r7, #4]
    468e:	8b1b      	ldrh	r3, [r3, #24]
    4690:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC1CE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1CE);
    4692:	89fb      	ldrh	r3, [r7, #14]
    4694:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    4698:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= TIM_OCClear;
    469a:	89fa      	ldrh	r2, [r7, #14]
    469c:	887b      	ldrh	r3, [r7, #2]
    469e:	4313      	orrs	r3, r2
    46a0:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
    46a2:	687b      	ldr	r3, [r7, #4]
    46a4:	89fa      	ldrh	r2, [r7, #14]
    46a6:	831a      	strh	r2, [r3, #24]
}
    46a8:	bf00      	nop
    46aa:	3714      	adds	r7, #20
    46ac:	46bd      	mov	sp, r7
    46ae:	bc80      	pop	{r7}
    46b0:	4770      	bx	lr

000046b2 <TIM_ClearOC2Ref>:
  *     @arg TIM_OCClear_Enable: TIM Output clear enable
  *     @arg TIM_OCClear_Disable: TIM Output clear disable
  * @retval None
  */
void TIM_ClearOC2Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
{
    46b2:	b480      	push	{r7}
    46b4:	b085      	sub	sp, #20
    46b6:	af00      	add	r7, sp, #0
    46b8:	6078      	str	r0, [r7, #4]
    46ba:	460b      	mov	r3, r1
    46bc:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
    46be:	2300      	movs	r3, #0
    46c0:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
  tmpccmr1 = TIMx->CCMR1;
    46c2:	687b      	ldr	r3, [r7, #4]
    46c4:	8b1b      	ldrh	r3, [r3, #24]
    46c6:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC2CE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2CE);
    46c8:	89fb      	ldrh	r3, [r7, #14]
    46ca:	f3c3 030e 	ubfx	r3, r3, #0, #15
    46ce:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= (uint16_t)(TIM_OCClear << 8);
    46d0:	887b      	ldrh	r3, [r7, #2]
    46d2:	021b      	lsls	r3, r3, #8
    46d4:	b29a      	uxth	r2, r3
    46d6:	89fb      	ldrh	r3, [r7, #14]
    46d8:	4313      	orrs	r3, r2
    46da:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
    46dc:	687b      	ldr	r3, [r7, #4]
    46de:	89fa      	ldrh	r2, [r7, #14]
    46e0:	831a      	strh	r2, [r3, #24]
}
    46e2:	bf00      	nop
    46e4:	3714      	adds	r7, #20
    46e6:	46bd      	mov	sp, r7
    46e8:	bc80      	pop	{r7}
    46ea:	4770      	bx	lr

000046ec <TIM_ClearOC3Ref>:
  *     @arg TIM_OCClear_Enable: TIM Output clear enable
  *     @arg TIM_OCClear_Disable: TIM Output clear disable
  * @retval None
  */
void TIM_ClearOC3Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
{
    46ec:	b480      	push	{r7}
    46ee:	b085      	sub	sp, #20
    46f0:	af00      	add	r7, sp, #0
    46f2:	6078      	str	r0, [r7, #4]
    46f4:	460b      	mov	r3, r1
    46f6:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
    46f8:	2300      	movs	r3, #0
    46fa:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
  tmpccmr2 = TIMx->CCMR2;
    46fc:	687b      	ldr	r3, [r7, #4]
    46fe:	8b9b      	ldrh	r3, [r3, #28]
    4700:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC3CE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3CE);
    4702:	89fb      	ldrh	r3, [r7, #14]
    4704:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    4708:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= TIM_OCClear;
    470a:	89fa      	ldrh	r2, [r7, #14]
    470c:	887b      	ldrh	r3, [r7, #2]
    470e:	4313      	orrs	r3, r2
    4710:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
    4712:	687b      	ldr	r3, [r7, #4]
    4714:	89fa      	ldrh	r2, [r7, #14]
    4716:	839a      	strh	r2, [r3, #28]
}
    4718:	bf00      	nop
    471a:	3714      	adds	r7, #20
    471c:	46bd      	mov	sp, r7
    471e:	bc80      	pop	{r7}
    4720:	4770      	bx	lr

00004722 <TIM_ClearOC4Ref>:
  *     @arg TIM_OCClear_Enable: TIM Output clear enable
  *     @arg TIM_OCClear_Disable: TIM Output clear disable
  * @retval None
  */
void TIM_ClearOC4Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
{
    4722:	b480      	push	{r7}
    4724:	b085      	sub	sp, #20
    4726:	af00      	add	r7, sp, #0
    4728:	6078      	str	r0, [r7, #4]
    472a:	460b      	mov	r3, r1
    472c:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
    472e:	2300      	movs	r3, #0
    4730:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
  tmpccmr2 = TIMx->CCMR2;
    4732:	687b      	ldr	r3, [r7, #4]
    4734:	8b9b      	ldrh	r3, [r3, #28]
    4736:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC4CE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4CE);
    4738:	89fb      	ldrh	r3, [r7, #14]
    473a:	f3c3 030e 	ubfx	r3, r3, #0, #15
    473e:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= (uint16_t)(TIM_OCClear << 8);
    4740:	887b      	ldrh	r3, [r7, #2]
    4742:	021b      	lsls	r3, r3, #8
    4744:	b29a      	uxth	r2, r3
    4746:	89fb      	ldrh	r3, [r7, #14]
    4748:	4313      	orrs	r3, r2
    474a:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
    474c:	687b      	ldr	r3, [r7, #4]
    474e:	89fa      	ldrh	r2, [r7, #14]
    4750:	839a      	strh	r2, [r3, #28]
}
    4752:	bf00      	nop
    4754:	3714      	adds	r7, #20
    4756:	46bd      	mov	sp, r7
    4758:	bc80      	pop	{r7}
    475a:	4770      	bx	lr

0000475c <TIM_OC1PolarityConfig>:
  *     @arg TIM_OCPolarity_High: Output Compare active high
  *     @arg TIM_OCPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC1PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
{
    475c:	b480      	push	{r7}
    475e:	b085      	sub	sp, #20
    4760:	af00      	add	r7, sp, #0
    4762:	6078      	str	r0, [r7, #4]
    4764:	460b      	mov	r3, r1
    4766:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
    4768:	2300      	movs	r3, #0
    476a:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
  tmpccer = TIMx->CCER;
    476c:	687b      	ldr	r3, [r7, #4]
    476e:	8c1b      	ldrh	r3, [r3, #32]
    4770:	81fb      	strh	r3, [r7, #14]
  /* Set or Reset the CC1P Bit */
  tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC1P);
    4772:	89fb      	ldrh	r3, [r7, #14]
    4774:	f023 0302 	bic.w	r3, r3, #2
    4778:	81fb      	strh	r3, [r7, #14]
  tmpccer |= TIM_OCPolarity;
    477a:	89fa      	ldrh	r2, [r7, #14]
    477c:	887b      	ldrh	r3, [r7, #2]
    477e:	4313      	orrs	r3, r2
    4780:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
    4782:	687b      	ldr	r3, [r7, #4]
    4784:	89fa      	ldrh	r2, [r7, #14]
    4786:	841a      	strh	r2, [r3, #32]
}
    4788:	bf00      	nop
    478a:	3714      	adds	r7, #20
    478c:	46bd      	mov	sp, r7
    478e:	bc80      	pop	{r7}
    4790:	4770      	bx	lr

00004792 <TIM_OC1NPolarityConfig>:
  *     @arg TIM_OCNPolarity_High: Output Compare active high
  *     @arg TIM_OCNPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC1NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
{
    4792:	b480      	push	{r7}
    4794:	b085      	sub	sp, #20
    4796:	af00      	add	r7, sp, #0
    4798:	6078      	str	r0, [r7, #4]
    479a:	460b      	mov	r3, r1
    479c:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
    479e:	2300      	movs	r3, #0
    47a0:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
   
  tmpccer = TIMx->CCER;
    47a2:	687b      	ldr	r3, [r7, #4]
    47a4:	8c1b      	ldrh	r3, [r3, #32]
    47a6:	81fb      	strh	r3, [r7, #14]
  /* Set or Reset the CC1NP Bit */
  tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC1NP);
    47a8:	89fb      	ldrh	r3, [r7, #14]
    47aa:	f023 0308 	bic.w	r3, r3, #8
    47ae:	81fb      	strh	r3, [r7, #14]
  tmpccer |= TIM_OCNPolarity;
    47b0:	89fa      	ldrh	r2, [r7, #14]
    47b2:	887b      	ldrh	r3, [r7, #2]
    47b4:	4313      	orrs	r3, r2
    47b6:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
    47b8:	687b      	ldr	r3, [r7, #4]
    47ba:	89fa      	ldrh	r2, [r7, #14]
    47bc:	841a      	strh	r2, [r3, #32]
}
    47be:	bf00      	nop
    47c0:	3714      	adds	r7, #20
    47c2:	46bd      	mov	sp, r7
    47c4:	bc80      	pop	{r7}
    47c6:	4770      	bx	lr

000047c8 <TIM_OC2PolarityConfig>:
  *     @arg TIM_OCPolarity_High: Output Compare active high
  *     @arg TIM_OCPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC2PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
{
    47c8:	b480      	push	{r7}
    47ca:	b085      	sub	sp, #20
    47cc:	af00      	add	r7, sp, #0
    47ce:	6078      	str	r0, [r7, #4]
    47d0:	460b      	mov	r3, r1
    47d2:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
    47d4:	2300      	movs	r3, #0
    47d6:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
  tmpccer = TIMx->CCER;
    47d8:	687b      	ldr	r3, [r7, #4]
    47da:	8c1b      	ldrh	r3, [r3, #32]
    47dc:	81fb      	strh	r3, [r7, #14]
  /* Set or Reset the CC2P Bit */
  tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC2P);
    47de:	89fb      	ldrh	r3, [r7, #14]
    47e0:	f023 0320 	bic.w	r3, r3, #32
    47e4:	81fb      	strh	r3, [r7, #14]
  tmpccer |= (uint16_t)(TIM_OCPolarity << 4);
    47e6:	887b      	ldrh	r3, [r7, #2]
    47e8:	011b      	lsls	r3, r3, #4
    47ea:	b29a      	uxth	r2, r3
    47ec:	89fb      	ldrh	r3, [r7, #14]
    47ee:	4313      	orrs	r3, r2
    47f0:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
    47f2:	687b      	ldr	r3, [r7, #4]
    47f4:	89fa      	ldrh	r2, [r7, #14]
    47f6:	841a      	strh	r2, [r3, #32]
}
    47f8:	bf00      	nop
    47fa:	3714      	adds	r7, #20
    47fc:	46bd      	mov	sp, r7
    47fe:	bc80      	pop	{r7}
    4800:	4770      	bx	lr

00004802 <TIM_OC2NPolarityConfig>:
  *     @arg TIM_OCNPolarity_High: Output Compare active high
  *     @arg TIM_OCNPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC2NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
{
    4802:	b480      	push	{r7}
    4804:	b085      	sub	sp, #20
    4806:	af00      	add	r7, sp, #0
    4808:	6078      	str	r0, [r7, #4]
    480a:	460b      	mov	r3, r1
    480c:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
    480e:	2300      	movs	r3, #0
    4810:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
  
  tmpccer = TIMx->CCER;
    4812:	687b      	ldr	r3, [r7, #4]
    4814:	8c1b      	ldrh	r3, [r3, #32]
    4816:	81fb      	strh	r3, [r7, #14]
  /* Set or Reset the CC2NP Bit */
  tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC2NP);
    4818:	89fb      	ldrh	r3, [r7, #14]
    481a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    481e:	81fb      	strh	r3, [r7, #14]
  tmpccer |= (uint16_t)(TIM_OCNPolarity << 4);
    4820:	887b      	ldrh	r3, [r7, #2]
    4822:	011b      	lsls	r3, r3, #4
    4824:	b29a      	uxth	r2, r3
    4826:	89fb      	ldrh	r3, [r7, #14]
    4828:	4313      	orrs	r3, r2
    482a:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
    482c:	687b      	ldr	r3, [r7, #4]
    482e:	89fa      	ldrh	r2, [r7, #14]
    4830:	841a      	strh	r2, [r3, #32]
}
    4832:	bf00      	nop
    4834:	3714      	adds	r7, #20
    4836:	46bd      	mov	sp, r7
    4838:	bc80      	pop	{r7}
    483a:	4770      	bx	lr

0000483c <TIM_OC3PolarityConfig>:
  *     @arg TIM_OCPolarity_High: Output Compare active high
  *     @arg TIM_OCPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC3PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
{
    483c:	b480      	push	{r7}
    483e:	b085      	sub	sp, #20
    4840:	af00      	add	r7, sp, #0
    4842:	6078      	str	r0, [r7, #4]
    4844:	460b      	mov	r3, r1
    4846:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
    4848:	2300      	movs	r3, #0
    484a:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
  tmpccer = TIMx->CCER;
    484c:	687b      	ldr	r3, [r7, #4]
    484e:	8c1b      	ldrh	r3, [r3, #32]
    4850:	81fb      	strh	r3, [r7, #14]
  /* Set or Reset the CC3P Bit */
  tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC3P);
    4852:	89fb      	ldrh	r3, [r7, #14]
    4854:	f423 7300 	bic.w	r3, r3, #512	; 0x200
    4858:	81fb      	strh	r3, [r7, #14]
  tmpccer |= (uint16_t)(TIM_OCPolarity << 8);
    485a:	887b      	ldrh	r3, [r7, #2]
    485c:	021b      	lsls	r3, r3, #8
    485e:	b29a      	uxth	r2, r3
    4860:	89fb      	ldrh	r3, [r7, #14]
    4862:	4313      	orrs	r3, r2
    4864:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
    4866:	687b      	ldr	r3, [r7, #4]
    4868:	89fa      	ldrh	r2, [r7, #14]
    486a:	841a      	strh	r2, [r3, #32]
}
    486c:	bf00      	nop
    486e:	3714      	adds	r7, #20
    4870:	46bd      	mov	sp, r7
    4872:	bc80      	pop	{r7}
    4874:	4770      	bx	lr

00004876 <TIM_OC3NPolarityConfig>:
  *     @arg TIM_OCNPolarity_High: Output Compare active high
  *     @arg TIM_OCNPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC3NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
{
    4876:	b480      	push	{r7}
    4878:	b085      	sub	sp, #20
    487a:	af00      	add	r7, sp, #0
    487c:	6078      	str	r0, [r7, #4]
    487e:	460b      	mov	r3, r1
    4880:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
    4882:	2300      	movs	r3, #0
    4884:	81fb      	strh	r3, [r7, #14]
 
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
    
  tmpccer = TIMx->CCER;
    4886:	687b      	ldr	r3, [r7, #4]
    4888:	8c1b      	ldrh	r3, [r3, #32]
    488a:	81fb      	strh	r3, [r7, #14]
  /* Set or Reset the CC3NP Bit */
  tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC3NP);
    488c:	89fb      	ldrh	r3, [r7, #14]
    488e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    4892:	81fb      	strh	r3, [r7, #14]
  tmpccer |= (uint16_t)(TIM_OCNPolarity << 8);
    4894:	887b      	ldrh	r3, [r7, #2]
    4896:	021b      	lsls	r3, r3, #8
    4898:	b29a      	uxth	r2, r3
    489a:	89fb      	ldrh	r3, [r7, #14]
    489c:	4313      	orrs	r3, r2
    489e:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
    48a0:	687b      	ldr	r3, [r7, #4]
    48a2:	89fa      	ldrh	r2, [r7, #14]
    48a4:	841a      	strh	r2, [r3, #32]
}
    48a6:	bf00      	nop
    48a8:	3714      	adds	r7, #20
    48aa:	46bd      	mov	sp, r7
    48ac:	bc80      	pop	{r7}
    48ae:	4770      	bx	lr

000048b0 <TIM_OC4PolarityConfig>:
  *     @arg TIM_OCPolarity_High: Output Compare active high
  *     @arg TIM_OCPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC4PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
{
    48b0:	b480      	push	{r7}
    48b2:	b085      	sub	sp, #20
    48b4:	af00      	add	r7, sp, #0
    48b6:	6078      	str	r0, [r7, #4]
    48b8:	460b      	mov	r3, r1
    48ba:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
    48bc:	2300      	movs	r3, #0
    48be:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
  tmpccer = TIMx->CCER;
    48c0:	687b      	ldr	r3, [r7, #4]
    48c2:	8c1b      	ldrh	r3, [r3, #32]
    48c4:	81fb      	strh	r3, [r7, #14]
  /* Set or Reset the CC4P Bit */
  tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC4P);
    48c6:	89fb      	ldrh	r3, [r7, #14]
    48c8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
    48cc:	81fb      	strh	r3, [r7, #14]
  tmpccer |= (uint16_t)(TIM_OCPolarity << 12);
    48ce:	887b      	ldrh	r3, [r7, #2]
    48d0:	031b      	lsls	r3, r3, #12
    48d2:	b29a      	uxth	r2, r3
    48d4:	89fb      	ldrh	r3, [r7, #14]
    48d6:	4313      	orrs	r3, r2
    48d8:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
    48da:	687b      	ldr	r3, [r7, #4]
    48dc:	89fa      	ldrh	r2, [r7, #14]
    48de:	841a      	strh	r2, [r3, #32]
}
    48e0:	bf00      	nop
    48e2:	3714      	adds	r7, #20
    48e4:	46bd      	mov	sp, r7
    48e6:	bc80      	pop	{r7}
    48e8:	4770      	bx	lr

000048ea <TIM_CCxCmd>:
  * @param  TIM_CCx: specifies the TIM Channel CCxE bit new state.
  *   This parameter can be: TIM_CCx_Enable or TIM_CCx_Disable. 
  * @retval None
  */
void TIM_CCxCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx)
{
    48ea:	b480      	push	{r7}
    48ec:	b085      	sub	sp, #20
    48ee:	af00      	add	r7, sp, #0
    48f0:	6078      	str	r0, [r7, #4]
    48f2:	460b      	mov	r3, r1
    48f4:	807b      	strh	r3, [r7, #2]
    48f6:	4613      	mov	r3, r2
    48f8:	803b      	strh	r3, [r7, #0]
  uint16_t tmp = 0;
    48fa:	2300      	movs	r3, #0
    48fc:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCX(TIM_CCx));

  tmp = CCER_CCE_Set << TIM_Channel;
    48fe:	887b      	ldrh	r3, [r7, #2]
    4900:	2201      	movs	r2, #1
    4902:	fa02 f303 	lsl.w	r3, r2, r3
    4906:	81fb      	strh	r3, [r7, #14]

  /* Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t)~ tmp;
    4908:	687b      	ldr	r3, [r7, #4]
    490a:	8c1b      	ldrh	r3, [r3, #32]
    490c:	b29a      	uxth	r2, r3
    490e:	89fb      	ldrh	r3, [r7, #14]
    4910:	43db      	mvns	r3, r3
    4912:	b29b      	uxth	r3, r3
    4914:	4013      	ands	r3, r2
    4916:	b29a      	uxth	r2, r3
    4918:	687b      	ldr	r3, [r7, #4]
    491a:	841a      	strh	r2, [r3, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCx << TIM_Channel);
    491c:	687b      	ldr	r3, [r7, #4]
    491e:	8c1b      	ldrh	r3, [r3, #32]
    4920:	b29a      	uxth	r2, r3
    4922:	8839      	ldrh	r1, [r7, #0]
    4924:	887b      	ldrh	r3, [r7, #2]
    4926:	fa01 f303 	lsl.w	r3, r1, r3
    492a:	b29b      	uxth	r3, r3
    492c:	4313      	orrs	r3, r2
    492e:	b29a      	uxth	r2, r3
    4930:	687b      	ldr	r3, [r7, #4]
    4932:	841a      	strh	r2, [r3, #32]
}
    4934:	bf00      	nop
    4936:	3714      	adds	r7, #20
    4938:	46bd      	mov	sp, r7
    493a:	bc80      	pop	{r7}
    493c:	4770      	bx	lr

0000493e <TIM_CCxNCmd>:
  * @param  TIM_CCxN: specifies the TIM Channel CCxNE bit new state.
  *   This parameter can be: TIM_CCxN_Enable or TIM_CCxN_Disable. 
  * @retval None
  */
void TIM_CCxNCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCxN)
{
    493e:	b480      	push	{r7}
    4940:	b085      	sub	sp, #20
    4942:	af00      	add	r7, sp, #0
    4944:	6078      	str	r0, [r7, #4]
    4946:	460b      	mov	r3, r1
    4948:	807b      	strh	r3, [r7, #2]
    494a:	4613      	mov	r3, r2
    494c:	803b      	strh	r3, [r7, #0]
  uint16_t tmp = 0;
    494e:	2300      	movs	r3, #0
    4950:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCXN(TIM_CCxN));

  tmp = CCER_CCNE_Set << TIM_Channel;
    4952:	887b      	ldrh	r3, [r7, #2]
    4954:	2204      	movs	r2, #4
    4956:	fa02 f303 	lsl.w	r3, r2, r3
    495a:	81fb      	strh	r3, [r7, #14]

  /* Reset the CCxNE Bit */
  TIMx->CCER &= (uint16_t) ~tmp;
    495c:	687b      	ldr	r3, [r7, #4]
    495e:	8c1b      	ldrh	r3, [r3, #32]
    4960:	b29a      	uxth	r2, r3
    4962:	89fb      	ldrh	r3, [r7, #14]
    4964:	43db      	mvns	r3, r3
    4966:	b29b      	uxth	r3, r3
    4968:	4013      	ands	r3, r2
    496a:	b29a      	uxth	r2, r3
    496c:	687b      	ldr	r3, [r7, #4]
    496e:	841a      	strh	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCxN << TIM_Channel);
    4970:	687b      	ldr	r3, [r7, #4]
    4972:	8c1b      	ldrh	r3, [r3, #32]
    4974:	b29a      	uxth	r2, r3
    4976:	8839      	ldrh	r1, [r7, #0]
    4978:	887b      	ldrh	r3, [r7, #2]
    497a:	fa01 f303 	lsl.w	r3, r1, r3
    497e:	b29b      	uxth	r3, r3
    4980:	4313      	orrs	r3, r2
    4982:	b29a      	uxth	r2, r3
    4984:	687b      	ldr	r3, [r7, #4]
    4986:	841a      	strh	r2, [r3, #32]
}
    4988:	bf00      	nop
    498a:	3714      	adds	r7, #20
    498c:	46bd      	mov	sp, r7
    498e:	bc80      	pop	{r7}
    4990:	4770      	bx	lr

00004992 <TIM_SelectOCxM>:
  *     @arg TIM_ForcedAction_Active
  *     @arg TIM_ForcedAction_InActive
  * @retval None
  */
void TIM_SelectOCxM(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_OCMode)
{
    4992:	b480      	push	{r7}
    4994:	b085      	sub	sp, #20
    4996:	af00      	add	r7, sp, #0
    4998:	6078      	str	r0, [r7, #4]
    499a:	460b      	mov	r3, r1
    499c:	807b      	strh	r3, [r7, #2]
    499e:	4613      	mov	r3, r2
    49a0:	803b      	strh	r3, [r7, #0]
  uint32_t tmp = 0;
    49a2:	2300      	movs	r3, #0
    49a4:	60fb      	str	r3, [r7, #12]
  uint16_t tmp1 = 0;
    49a6:	2300      	movs	r3, #0
    49a8:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));

  tmp = (uint32_t) TIMx;
    49aa:	687b      	ldr	r3, [r7, #4]
    49ac:	60fb      	str	r3, [r7, #12]
  tmp += CCMR_Offset;
    49ae:	68fb      	ldr	r3, [r7, #12]
    49b0:	3318      	adds	r3, #24
    49b2:	60fb      	str	r3, [r7, #12]

  tmp1 = CCER_CCE_Set << (uint16_t)TIM_Channel;
    49b4:	887b      	ldrh	r3, [r7, #2]
    49b6:	2201      	movs	r2, #1
    49b8:	fa02 f303 	lsl.w	r3, r2, r3
    49bc:	817b      	strh	r3, [r7, #10]

  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t) ~tmp1;
    49be:	687b      	ldr	r3, [r7, #4]
    49c0:	8c1b      	ldrh	r3, [r3, #32]
    49c2:	b29a      	uxth	r2, r3
    49c4:	897b      	ldrh	r3, [r7, #10]
    49c6:	43db      	mvns	r3, r3
    49c8:	b29b      	uxth	r3, r3
    49ca:	4013      	ands	r3, r2
    49cc:	b29a      	uxth	r2, r3
    49ce:	687b      	ldr	r3, [r7, #4]
    49d0:	841a      	strh	r2, [r3, #32]

  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
    49d2:	887b      	ldrh	r3, [r7, #2]
    49d4:	2b00      	cmp	r3, #0
    49d6:	d002      	beq.n	49de <TIM_SelectOCxM+0x4c>
    49d8:	887b      	ldrh	r3, [r7, #2]
    49da:	2b08      	cmp	r3, #8
    49dc:	d113      	bne.n	4a06 <TIM_SelectOCxM+0x74>
  {
    tmp += (TIM_Channel>>1);
    49de:	887b      	ldrh	r3, [r7, #2]
    49e0:	085b      	lsrs	r3, r3, #1
    49e2:	b29b      	uxth	r3, r3
    49e4:	461a      	mov	r2, r3
    49e6:	68fb      	ldr	r3, [r7, #12]
    49e8:	4413      	add	r3, r2
    49ea:	60fb      	str	r3, [r7, #12]

    /* Reset the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp &= (uint32_t)~((uint32_t)TIM_CCMR1_OC1M);
    49ec:	68fb      	ldr	r3, [r7, #12]
    49ee:	681a      	ldr	r2, [r3, #0]
    49f0:	68fb      	ldr	r3, [r7, #12]
    49f2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    49f6:	601a      	str	r2, [r3, #0]
   
    /* Configure the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp |= TIM_OCMode;
    49f8:	68fb      	ldr	r3, [r7, #12]
    49fa:	6819      	ldr	r1, [r3, #0]
    49fc:	883a      	ldrh	r2, [r7, #0]
    49fe:	68fb      	ldr	r3, [r7, #12]
    4a00:	430a      	orrs	r2, r1
    4a02:	601a      	str	r2, [r3, #0]
    4a04:	e018      	b.n	4a38 <TIM_SelectOCxM+0xa6>
  }
  else
  {
    tmp += (uint16_t)(TIM_Channel - (uint16_t)4)>> (uint16_t)1;
    4a06:	887b      	ldrh	r3, [r7, #2]
    4a08:	3b04      	subs	r3, #4
    4a0a:	b29b      	uxth	r3, r3
    4a0c:	085b      	lsrs	r3, r3, #1
    4a0e:	b29b      	uxth	r3, r3
    4a10:	461a      	mov	r2, r3
    4a12:	68fb      	ldr	r3, [r7, #12]
    4a14:	4413      	add	r3, r2
    4a16:	60fb      	str	r3, [r7, #12]

    /* Reset the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp &= (uint32_t)~((uint32_t)TIM_CCMR1_OC2M);
    4a18:	68fb      	ldr	r3, [r7, #12]
    4a1a:	681a      	ldr	r2, [r3, #0]
    4a1c:	68fb      	ldr	r3, [r7, #12]
    4a1e:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
    4a22:	601a      	str	r2, [r3, #0]
    
    /* Configure the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp |= (uint16_t)(TIM_OCMode << 8);
    4a24:	68fb      	ldr	r3, [r7, #12]
    4a26:	681a      	ldr	r2, [r3, #0]
    4a28:	883b      	ldrh	r3, [r7, #0]
    4a2a:	021b      	lsls	r3, r3, #8
    4a2c:	b29b      	uxth	r3, r3
    4a2e:	4619      	mov	r1, r3
    4a30:	68fb      	ldr	r3, [r7, #12]
    4a32:	430a      	orrs	r2, r1
    4a34:	601a      	str	r2, [r3, #0]
  }
}
    4a36:	bf00      	nop
    4a38:	bf00      	nop
    4a3a:	3714      	adds	r7, #20
    4a3c:	46bd      	mov	sp, r7
    4a3e:	bc80      	pop	{r7}
    4a40:	4770      	bx	lr

00004a42 <TIM_UpdateDisableConfig>:
  * @param  NewState: new state of the TIMx UDIS bit
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_UpdateDisableConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
    4a42:	b480      	push	{r7}
    4a44:	b083      	sub	sp, #12
    4a46:	af00      	add	r7, sp, #0
    4a48:	6078      	str	r0, [r7, #4]
    4a4a:	460b      	mov	r3, r1
    4a4c:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    4a4e:	78fb      	ldrb	r3, [r7, #3]
    4a50:	2b00      	cmp	r3, #0
    4a52:	d008      	beq.n	4a66 <TIM_UpdateDisableConfig+0x24>
  {
    /* Set the Update Disable Bit */
    TIMx->CR1 |= TIM_CR1_UDIS;
    4a54:	687b      	ldr	r3, [r7, #4]
    4a56:	881b      	ldrh	r3, [r3, #0]
    4a58:	b29b      	uxth	r3, r3
    4a5a:	f043 0302 	orr.w	r3, r3, #2
    4a5e:	b29a      	uxth	r2, r3
    4a60:	687b      	ldr	r3, [r7, #4]
    4a62:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Reset the Update Disable Bit */
    TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_UDIS);
  }
}
    4a64:	e007      	b.n	4a76 <TIM_UpdateDisableConfig+0x34>
    TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_UDIS);
    4a66:	687b      	ldr	r3, [r7, #4]
    4a68:	881b      	ldrh	r3, [r3, #0]
    4a6a:	b29b      	uxth	r3, r3
    4a6c:	f023 0302 	bic.w	r3, r3, #2
    4a70:	b29a      	uxth	r2, r3
    4a72:	687b      	ldr	r3, [r7, #4]
    4a74:	801a      	strh	r2, [r3, #0]
}
    4a76:	bf00      	nop
    4a78:	370c      	adds	r7, #12
    4a7a:	46bd      	mov	sp, r7
    4a7c:	bc80      	pop	{r7}
    4a7e:	4770      	bx	lr

00004a80 <TIM_UpdateRequestConfig>:
                                       through the slave mode controller.
  *     @arg TIM_UpdateSource_Global: Source of update is counter overflow/underflow.
  * @retval None
  */
void TIM_UpdateRequestConfig(TIM_TypeDef* TIMx, uint16_t TIM_UpdateSource)
{
    4a80:	b480      	push	{r7}
    4a82:	b083      	sub	sp, #12
    4a84:	af00      	add	r7, sp, #0
    4a86:	6078      	str	r0, [r7, #4]
    4a88:	460b      	mov	r3, r1
    4a8a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));
  if (TIM_UpdateSource != TIM_UpdateSource_Global)
    4a8c:	887b      	ldrh	r3, [r7, #2]
    4a8e:	2b00      	cmp	r3, #0
    4a90:	d008      	beq.n	4aa4 <TIM_UpdateRequestConfig+0x24>
  {
    /* Set the URS Bit */
    TIMx->CR1 |= TIM_CR1_URS;
    4a92:	687b      	ldr	r3, [r7, #4]
    4a94:	881b      	ldrh	r3, [r3, #0]
    4a96:	b29b      	uxth	r3, r3
    4a98:	f043 0304 	orr.w	r3, r3, #4
    4a9c:	b29a      	uxth	r2, r3
    4a9e:	687b      	ldr	r3, [r7, #4]
    4aa0:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Reset the URS Bit */
    TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_URS);
  }
}
    4aa2:	e007      	b.n	4ab4 <TIM_UpdateRequestConfig+0x34>
    TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_URS);
    4aa4:	687b      	ldr	r3, [r7, #4]
    4aa6:	881b      	ldrh	r3, [r3, #0]
    4aa8:	b29b      	uxth	r3, r3
    4aaa:	f023 0304 	bic.w	r3, r3, #4
    4aae:	b29a      	uxth	r2, r3
    4ab0:	687b      	ldr	r3, [r7, #4]
    4ab2:	801a      	strh	r2, [r3, #0]
}
    4ab4:	bf00      	nop
    4ab6:	370c      	adds	r7, #12
    4ab8:	46bd      	mov	sp, r7
    4aba:	bc80      	pop	{r7}
    4abc:	4770      	bx	lr

00004abe <TIM_SelectHallSensor>:
  * @param  NewState: new state of the TIMx Hall sensor interface.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_SelectHallSensor(TIM_TypeDef* TIMx, FunctionalState NewState)
{
    4abe:	b480      	push	{r7}
    4ac0:	b083      	sub	sp, #12
    4ac2:	af00      	add	r7, sp, #0
    4ac4:	6078      	str	r0, [r7, #4]
    4ac6:	460b      	mov	r3, r1
    4ac8:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    4aca:	78fb      	ldrb	r3, [r7, #3]
    4acc:	2b00      	cmp	r3, #0
    4ace:	d008      	beq.n	4ae2 <TIM_SelectHallSensor+0x24>
  {
    /* Set the TI1S Bit */
    TIMx->CR2 |= TIM_CR2_TI1S;
    4ad0:	687b      	ldr	r3, [r7, #4]
    4ad2:	889b      	ldrh	r3, [r3, #4]
    4ad4:	b29b      	uxth	r3, r3
    4ad6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    4ada:	b29a      	uxth	r2, r3
    4adc:	687b      	ldr	r3, [r7, #4]
    4ade:	809a      	strh	r2, [r3, #4]
  else
  {
    /* Reset the TI1S Bit */
    TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_TI1S);
  }
}
    4ae0:	e007      	b.n	4af2 <TIM_SelectHallSensor+0x34>
    TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_TI1S);
    4ae2:	687b      	ldr	r3, [r7, #4]
    4ae4:	889b      	ldrh	r3, [r3, #4]
    4ae6:	b29b      	uxth	r3, r3
    4ae8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    4aec:	b29a      	uxth	r2, r3
    4aee:	687b      	ldr	r3, [r7, #4]
    4af0:	809a      	strh	r2, [r3, #4]
}
    4af2:	bf00      	nop
    4af4:	370c      	adds	r7, #12
    4af6:	46bd      	mov	sp, r7
    4af8:	bc80      	pop	{r7}
    4afa:	4770      	bx	lr

00004afc <TIM_SelectOnePulseMode>:
  *     @arg TIM_OPMode_Single
  *     @arg TIM_OPMode_Repetitive
  * @retval None
  */
void TIM_SelectOnePulseMode(TIM_TypeDef* TIMx, uint16_t TIM_OPMode)
{
    4afc:	b480      	push	{r7}
    4afe:	b083      	sub	sp, #12
    4b00:	af00      	add	r7, sp, #0
    4b02:	6078      	str	r0, [r7, #4]
    4b04:	460b      	mov	r3, r1
    4b06:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_OPM_MODE(TIM_OPMode));
  /* Reset the OPM Bit */
  TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_OPM);
    4b08:	687b      	ldr	r3, [r7, #4]
    4b0a:	881b      	ldrh	r3, [r3, #0]
    4b0c:	b29b      	uxth	r3, r3
    4b0e:	f023 0308 	bic.w	r3, r3, #8
    4b12:	b29a      	uxth	r2, r3
    4b14:	687b      	ldr	r3, [r7, #4]
    4b16:	801a      	strh	r2, [r3, #0]
  /* Configure the OPM Mode */
  TIMx->CR1 |= TIM_OPMode;
    4b18:	687b      	ldr	r3, [r7, #4]
    4b1a:	881b      	ldrh	r3, [r3, #0]
    4b1c:	b29a      	uxth	r2, r3
    4b1e:	887b      	ldrh	r3, [r7, #2]
    4b20:	4313      	orrs	r3, r2
    4b22:	b29a      	uxth	r2, r3
    4b24:	687b      	ldr	r3, [r7, #4]
    4b26:	801a      	strh	r2, [r3, #0]
}
    4b28:	bf00      	nop
    4b2a:	370c      	adds	r7, #12
    4b2c:	46bd      	mov	sp, r7
    4b2e:	bc80      	pop	{r7}
    4b30:	4770      	bx	lr

00004b32 <TIM_SelectOutputTrigger>:
  *     @arg TIM_TRGOSource_OC4Ref: OC4REF signal is used as the trigger output (TRGO).
  *
  * @retval None
  */
void TIM_SelectOutputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_TRGOSource)
{
    4b32:	b480      	push	{r7}
    4b34:	b083      	sub	sp, #12
    4b36:	af00      	add	r7, sp, #0
    4b38:	6078      	str	r0, [r7, #4]
    4b3a:	460b      	mov	r3, r1
    4b3c:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST7_PERIPH(TIMx));
  assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));
  /* Reset the MMS Bits */
  TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_MMS);
    4b3e:	687b      	ldr	r3, [r7, #4]
    4b40:	889b      	ldrh	r3, [r3, #4]
    4b42:	b29b      	uxth	r3, r3
    4b44:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    4b48:	b29a      	uxth	r2, r3
    4b4a:	687b      	ldr	r3, [r7, #4]
    4b4c:	809a      	strh	r2, [r3, #4]
  /* Select the TRGO source */
  TIMx->CR2 |=  TIM_TRGOSource;
    4b4e:	687b      	ldr	r3, [r7, #4]
    4b50:	889b      	ldrh	r3, [r3, #4]
    4b52:	b29a      	uxth	r2, r3
    4b54:	887b      	ldrh	r3, [r7, #2]
    4b56:	4313      	orrs	r3, r2
    4b58:	b29a      	uxth	r2, r3
    4b5a:	687b      	ldr	r3, [r7, #4]
    4b5c:	809a      	strh	r2, [r3, #4]
}
    4b5e:	bf00      	nop
    4b60:	370c      	adds	r7, #12
    4b62:	46bd      	mov	sp, r7
    4b64:	bc80      	pop	{r7}
    4b66:	4770      	bx	lr

00004b68 <TIM_SelectSlaveMode>:
  *     @arg TIM_SlaveMode_Trigger:   The counter starts at a rising edge of the trigger TRGI.
  *     @arg TIM_SlaveMode_External1: Rising edges of the selected trigger (TRGI) clock the counter.
  * @retval None
  */
void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_SlaveMode)
{
    4b68:	b480      	push	{r7}
    4b6a:	b083      	sub	sp, #12
    4b6c:	af00      	add	r7, sp, #0
    4b6e:	6078      	str	r0, [r7, #4]
    4b70:	460b      	mov	r3, r1
    4b72:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));
 /* Reset the SMS Bits */
  TIMx->SMCR &= (uint16_t)~((uint16_t)TIM_SMCR_SMS);
    4b74:	687b      	ldr	r3, [r7, #4]
    4b76:	891b      	ldrh	r3, [r3, #8]
    4b78:	b29b      	uxth	r3, r3
    4b7a:	f023 0307 	bic.w	r3, r3, #7
    4b7e:	b29a      	uxth	r2, r3
    4b80:	687b      	ldr	r3, [r7, #4]
    4b82:	811a      	strh	r2, [r3, #8]
  /* Select the Slave Mode */
  TIMx->SMCR |= TIM_SlaveMode;
    4b84:	687b      	ldr	r3, [r7, #4]
    4b86:	891b      	ldrh	r3, [r3, #8]
    4b88:	b29a      	uxth	r2, r3
    4b8a:	887b      	ldrh	r3, [r7, #2]
    4b8c:	4313      	orrs	r3, r2
    4b8e:	b29a      	uxth	r2, r3
    4b90:	687b      	ldr	r3, [r7, #4]
    4b92:	811a      	strh	r2, [r3, #8]
}
    4b94:	bf00      	nop
    4b96:	370c      	adds	r7, #12
    4b98:	46bd      	mov	sp, r7
    4b9a:	bc80      	pop	{r7}
    4b9c:	4770      	bx	lr

00004b9e <TIM_SelectMasterSlaveMode>:
  *                                      and its slaves (through TRGO).
  *     @arg TIM_MasterSlaveMode_Disable: No action
  * @retval None
  */
void TIM_SelectMasterSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_MasterSlaveMode)
{
    4b9e:	b480      	push	{r7}
    4ba0:	b083      	sub	sp, #12
    4ba2:	af00      	add	r7, sp, #0
    4ba4:	6078      	str	r0, [r7, #4]
    4ba6:	460b      	mov	r3, r1
    4ba8:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));
  /* Reset the MSM Bit */
  TIMx->SMCR &= (uint16_t)~((uint16_t)TIM_SMCR_MSM);
    4baa:	687b      	ldr	r3, [r7, #4]
    4bac:	891b      	ldrh	r3, [r3, #8]
    4bae:	b29b      	uxth	r3, r3
    4bb0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    4bb4:	b29a      	uxth	r2, r3
    4bb6:	687b      	ldr	r3, [r7, #4]
    4bb8:	811a      	strh	r2, [r3, #8]
  
  /* Set or Reset the MSM Bit */
  TIMx->SMCR |= TIM_MasterSlaveMode;
    4bba:	687b      	ldr	r3, [r7, #4]
    4bbc:	891b      	ldrh	r3, [r3, #8]
    4bbe:	b29a      	uxth	r2, r3
    4bc0:	887b      	ldrh	r3, [r7, #2]
    4bc2:	4313      	orrs	r3, r2
    4bc4:	b29a      	uxth	r2, r3
    4bc6:	687b      	ldr	r3, [r7, #4]
    4bc8:	811a      	strh	r2, [r3, #8]
}
    4bca:	bf00      	nop
    4bcc:	370c      	adds	r7, #12
    4bce:	46bd      	mov	sp, r7
    4bd0:	bc80      	pop	{r7}
    4bd2:	4770      	bx	lr

00004bd4 <TIM_SetCounter>:
  * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
  * @param  Counter: specifies the Counter register new value.
  * @retval None
  */
void TIM_SetCounter(TIM_TypeDef* TIMx, uint16_t Counter)
{
    4bd4:	b480      	push	{r7}
    4bd6:	b083      	sub	sp, #12
    4bd8:	af00      	add	r7, sp, #0
    4bda:	6078      	str	r0, [r7, #4]
    4bdc:	460b      	mov	r3, r1
    4bde:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  /* Set the Counter Register value */
  TIMx->CNT = Counter;
    4be0:	687b      	ldr	r3, [r7, #4]
    4be2:	887a      	ldrh	r2, [r7, #2]
    4be4:	849a      	strh	r2, [r3, #36]	; 0x24
}
    4be6:	bf00      	nop
    4be8:	370c      	adds	r7, #12
    4bea:	46bd      	mov	sp, r7
    4bec:	bc80      	pop	{r7}
    4bee:	4770      	bx	lr

00004bf0 <TIM_SetAutoreload>:
  * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
  * @param  Autoreload: specifies the Autoreload register new value.
  * @retval None
  */
void TIM_SetAutoreload(TIM_TypeDef* TIMx, uint16_t Autoreload)
{
    4bf0:	b480      	push	{r7}
    4bf2:	b083      	sub	sp, #12
    4bf4:	af00      	add	r7, sp, #0
    4bf6:	6078      	str	r0, [r7, #4]
    4bf8:	460b      	mov	r3, r1
    4bfa:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  /* Set the Autoreload Register value */
  TIMx->ARR = Autoreload;
    4bfc:	687b      	ldr	r3, [r7, #4]
    4bfe:	887a      	ldrh	r2, [r7, #2]
    4c00:	859a      	strh	r2, [r3, #44]	; 0x2c
}
    4c02:	bf00      	nop
    4c04:	370c      	adds	r7, #12
    4c06:	46bd      	mov	sp, r7
    4c08:	bc80      	pop	{r7}
    4c0a:	4770      	bx	lr

00004c0c <TIM_SetCompare1>:
  * @param  TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral.
  * @param  Compare1: specifies the Capture Compare1 register new value.
  * @retval None
  */
void TIM_SetCompare1(TIM_TypeDef* TIMx, uint16_t Compare1)
{
    4c0c:	b480      	push	{r7}
    4c0e:	b083      	sub	sp, #12
    4c10:	af00      	add	r7, sp, #0
    4c12:	6078      	str	r0, [r7, #4]
    4c14:	460b      	mov	r3, r1
    4c16:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  /* Set the Capture Compare1 Register value */
  TIMx->CCR1 = Compare1;
    4c18:	687b      	ldr	r3, [r7, #4]
    4c1a:	887a      	ldrh	r2, [r7, #2]
    4c1c:	869a      	strh	r2, [r3, #52]	; 0x34
}
    4c1e:	bf00      	nop
    4c20:	370c      	adds	r7, #12
    4c22:	46bd      	mov	sp, r7
    4c24:	bc80      	pop	{r7}
    4c26:	4770      	bx	lr

00004c28 <TIM_SetCompare2>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
  * @param  Compare2: specifies the Capture Compare2 register new value.
  * @retval None
  */
void TIM_SetCompare2(TIM_TypeDef* TIMx, uint16_t Compare2)
{
    4c28:	b480      	push	{r7}
    4c2a:	b083      	sub	sp, #12
    4c2c:	af00      	add	r7, sp, #0
    4c2e:	6078      	str	r0, [r7, #4]
    4c30:	460b      	mov	r3, r1
    4c32:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  /* Set the Capture Compare2 Register value */
  TIMx->CCR2 = Compare2;
    4c34:	687b      	ldr	r3, [r7, #4]
    4c36:	887a      	ldrh	r2, [r7, #2]
    4c38:	871a      	strh	r2, [r3, #56]	; 0x38
}
    4c3a:	bf00      	nop
    4c3c:	370c      	adds	r7, #12
    4c3e:	46bd      	mov	sp, r7
    4c40:	bc80      	pop	{r7}
    4c42:	4770      	bx	lr

00004c44 <TIM_SetCompare3>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @param  Compare3: specifies the Capture Compare3 register new value.
  * @retval None
  */
void TIM_SetCompare3(TIM_TypeDef* TIMx, uint16_t Compare3)
{
    4c44:	b480      	push	{r7}
    4c46:	b083      	sub	sp, #12
    4c48:	af00      	add	r7, sp, #0
    4c4a:	6078      	str	r0, [r7, #4]
    4c4c:	460b      	mov	r3, r1
    4c4e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  /* Set the Capture Compare3 Register value */
  TIMx->CCR3 = Compare3;
    4c50:	687b      	ldr	r3, [r7, #4]
    4c52:	887a      	ldrh	r2, [r7, #2]
    4c54:	879a      	strh	r2, [r3, #60]	; 0x3c
}
    4c56:	bf00      	nop
    4c58:	370c      	adds	r7, #12
    4c5a:	46bd      	mov	sp, r7
    4c5c:	bc80      	pop	{r7}
    4c5e:	4770      	bx	lr

00004c60 <TIM_SetCompare4>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @param  Compare4: specifies the Capture Compare4 register new value.
  * @retval None
  */
void TIM_SetCompare4(TIM_TypeDef* TIMx, uint16_t Compare4)
{
    4c60:	b480      	push	{r7}
    4c62:	b083      	sub	sp, #12
    4c64:	af00      	add	r7, sp, #0
    4c66:	6078      	str	r0, [r7, #4]
    4c68:	460b      	mov	r3, r1
    4c6a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  /* Set the Capture Compare4 Register value */
  TIMx->CCR4 = Compare4;
    4c6c:	687b      	ldr	r3, [r7, #4]
    4c6e:	887a      	ldrh	r2, [r7, #2]
    4c70:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
}
    4c74:	bf00      	nop
    4c76:	370c      	adds	r7, #12
    4c78:	46bd      	mov	sp, r7
    4c7a:	bc80      	pop	{r7}
    4c7c:	4770      	bx	lr

00004c7e <TIM_SetIC1Prescaler>:
  *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC1Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
    4c7e:	b480      	push	{r7}
    4c80:	b083      	sub	sp, #12
    4c82:	af00      	add	r7, sp, #0
    4c84:	6078      	str	r0, [r7, #4]
    4c86:	460b      	mov	r3, r1
    4c88:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~((uint16_t)TIM_CCMR1_IC1PSC);
    4c8a:	687b      	ldr	r3, [r7, #4]
    4c8c:	8b1b      	ldrh	r3, [r3, #24]
    4c8e:	b29b      	uxth	r3, r3
    4c90:	f023 030c 	bic.w	r3, r3, #12
    4c94:	b29a      	uxth	r2, r3
    4c96:	687b      	ldr	r3, [r7, #4]
    4c98:	831a      	strh	r2, [r3, #24]
  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
    4c9a:	687b      	ldr	r3, [r7, #4]
    4c9c:	8b1b      	ldrh	r3, [r3, #24]
    4c9e:	b29a      	uxth	r2, r3
    4ca0:	887b      	ldrh	r3, [r7, #2]
    4ca2:	4313      	orrs	r3, r2
    4ca4:	b29a      	uxth	r2, r3
    4ca6:	687b      	ldr	r3, [r7, #4]
    4ca8:	831a      	strh	r2, [r3, #24]
}
    4caa:	bf00      	nop
    4cac:	370c      	adds	r7, #12
    4cae:	46bd      	mov	sp, r7
    4cb0:	bc80      	pop	{r7}
    4cb2:	4770      	bx	lr

00004cb4 <TIM_SetIC2Prescaler>:
  *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC2Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
    4cb4:	b480      	push	{r7}
    4cb6:	b083      	sub	sp, #12
    4cb8:	af00      	add	r7, sp, #0
    4cba:	6078      	str	r0, [r7, #4]
    4cbc:	460b      	mov	r3, r1
    4cbe:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~((uint16_t)TIM_CCMR1_IC2PSC);
    4cc0:	687b      	ldr	r3, [r7, #4]
    4cc2:	8b1b      	ldrh	r3, [r3, #24]
    4cc4:	b29b      	uxth	r3, r3
    4cc6:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
    4cca:	b29a      	uxth	r2, r3
    4ccc:	687b      	ldr	r3, [r7, #4]
    4cce:	831a      	strh	r2, [r3, #24]
  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
    4cd0:	687b      	ldr	r3, [r7, #4]
    4cd2:	8b1b      	ldrh	r3, [r3, #24]
    4cd4:	b29a      	uxth	r2, r3
    4cd6:	887b      	ldrh	r3, [r7, #2]
    4cd8:	021b      	lsls	r3, r3, #8
    4cda:	b29b      	uxth	r3, r3
    4cdc:	4313      	orrs	r3, r2
    4cde:	b29a      	uxth	r2, r3
    4ce0:	687b      	ldr	r3, [r7, #4]
    4ce2:	831a      	strh	r2, [r3, #24]
}
    4ce4:	bf00      	nop
    4ce6:	370c      	adds	r7, #12
    4ce8:	46bd      	mov	sp, r7
    4cea:	bc80      	pop	{r7}
    4cec:	4770      	bx	lr

00004cee <TIM_SetIC3Prescaler>:
  *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC3Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
    4cee:	b480      	push	{r7}
    4cf0:	b083      	sub	sp, #12
    4cf2:	af00      	add	r7, sp, #0
    4cf4:	6078      	str	r0, [r7, #4]
    4cf6:	460b      	mov	r3, r1
    4cf8:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~((uint16_t)TIM_CCMR2_IC3PSC);
    4cfa:	687b      	ldr	r3, [r7, #4]
    4cfc:	8b9b      	ldrh	r3, [r3, #28]
    4cfe:	b29b      	uxth	r3, r3
    4d00:	f023 030c 	bic.w	r3, r3, #12
    4d04:	b29a      	uxth	r2, r3
    4d06:	687b      	ldr	r3, [r7, #4]
    4d08:	839a      	strh	r2, [r3, #28]
  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
    4d0a:	687b      	ldr	r3, [r7, #4]
    4d0c:	8b9b      	ldrh	r3, [r3, #28]
    4d0e:	b29a      	uxth	r2, r3
    4d10:	887b      	ldrh	r3, [r7, #2]
    4d12:	4313      	orrs	r3, r2
    4d14:	b29a      	uxth	r2, r3
    4d16:	687b      	ldr	r3, [r7, #4]
    4d18:	839a      	strh	r2, [r3, #28]
}
    4d1a:	bf00      	nop
    4d1c:	370c      	adds	r7, #12
    4d1e:	46bd      	mov	sp, r7
    4d20:	bc80      	pop	{r7}
    4d22:	4770      	bx	lr

00004d24 <TIM_SetIC4Prescaler>:
  *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC4Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{  
    4d24:	b480      	push	{r7}
    4d26:	b083      	sub	sp, #12
    4d28:	af00      	add	r7, sp, #0
    4d2a:	6078      	str	r0, [r7, #4]
    4d2c:	460b      	mov	r3, r1
    4d2e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~((uint16_t)TIM_CCMR2_IC4PSC);
    4d30:	687b      	ldr	r3, [r7, #4]
    4d32:	8b9b      	ldrh	r3, [r3, #28]
    4d34:	b29b      	uxth	r3, r3
    4d36:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
    4d3a:	b29a      	uxth	r2, r3
    4d3c:	687b      	ldr	r3, [r7, #4]
    4d3e:	839a      	strh	r2, [r3, #28]
  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (uint16_t)(TIM_ICPSC << 8);
    4d40:	687b      	ldr	r3, [r7, #4]
    4d42:	8b9b      	ldrh	r3, [r3, #28]
    4d44:	b29a      	uxth	r2, r3
    4d46:	887b      	ldrh	r3, [r7, #2]
    4d48:	021b      	lsls	r3, r3, #8
    4d4a:	b29b      	uxth	r3, r3
    4d4c:	4313      	orrs	r3, r2
    4d4e:	b29a      	uxth	r2, r3
    4d50:	687b      	ldr	r3, [r7, #4]
    4d52:	839a      	strh	r2, [r3, #28]
}
    4d54:	bf00      	nop
    4d56:	370c      	adds	r7, #12
    4d58:	46bd      	mov	sp, r7
    4d5a:	bc80      	pop	{r7}
    4d5c:	4770      	bx	lr

00004d5e <TIM_SetClockDivision>:
  *     @arg TIM_CKD_DIV2: TDTS = 2*Tck_tim
  *     @arg TIM_CKD_DIV4: TDTS = 4*Tck_tim
  * @retval None
  */
void TIM_SetClockDivision(TIM_TypeDef* TIMx, uint16_t TIM_CKD)
{
    4d5e:	b480      	push	{r7}
    4d60:	b083      	sub	sp, #12
    4d62:	af00      	add	r7, sp, #0
    4d64:	6078      	str	r0, [r7, #4]
    4d66:	460b      	mov	r3, r1
    4d68:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_CKD_DIV(TIM_CKD));
  /* Reset the CKD Bits */
  TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_CKD);
    4d6a:	687b      	ldr	r3, [r7, #4]
    4d6c:	881b      	ldrh	r3, [r3, #0]
    4d6e:	b29b      	uxth	r3, r3
    4d70:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    4d74:	b29a      	uxth	r2, r3
    4d76:	687b      	ldr	r3, [r7, #4]
    4d78:	801a      	strh	r2, [r3, #0]
  /* Set the CKD value */
  TIMx->CR1 |= TIM_CKD;
    4d7a:	687b      	ldr	r3, [r7, #4]
    4d7c:	881b      	ldrh	r3, [r3, #0]
    4d7e:	b29a      	uxth	r2, r3
    4d80:	887b      	ldrh	r3, [r7, #2]
    4d82:	4313      	orrs	r3, r2
    4d84:	b29a      	uxth	r2, r3
    4d86:	687b      	ldr	r3, [r7, #4]
    4d88:	801a      	strh	r2, [r3, #0]
}
    4d8a:	bf00      	nop
    4d8c:	370c      	adds	r7, #12
    4d8e:	46bd      	mov	sp, r7
    4d90:	bc80      	pop	{r7}
    4d92:	4770      	bx	lr

00004d94 <TIM_GetCapture1>:
  * @brief  Gets the TIMx Input Capture 1 value.
  * @param  TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral.
  * @retval Capture Compare 1 Register value.
  */
uint16_t TIM_GetCapture1(TIM_TypeDef* TIMx)
{
    4d94:	b480      	push	{r7}
    4d96:	b083      	sub	sp, #12
    4d98:	af00      	add	r7, sp, #0
    4d9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  /* Get the Capture 1 Register value */
  return TIMx->CCR1;
    4d9c:	687b      	ldr	r3, [r7, #4]
    4d9e:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
    4da0:	b29b      	uxth	r3, r3
}
    4da2:	4618      	mov	r0, r3
    4da4:	370c      	adds	r7, #12
    4da6:	46bd      	mov	sp, r7
    4da8:	bc80      	pop	{r7}
    4daa:	4770      	bx	lr

00004dac <TIM_GetCapture2>:
  * @brief  Gets the TIMx Input Capture 2 value.
  * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
  * @retval Capture Compare 2 Register value.
  */
uint16_t TIM_GetCapture2(TIM_TypeDef* TIMx)
{
    4dac:	b480      	push	{r7}
    4dae:	b083      	sub	sp, #12
    4db0:	af00      	add	r7, sp, #0
    4db2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  /* Get the Capture 2 Register value */
  return TIMx->CCR2;
    4db4:	687b      	ldr	r3, [r7, #4]
    4db6:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
    4db8:	b29b      	uxth	r3, r3
}
    4dba:	4618      	mov	r0, r3
    4dbc:	370c      	adds	r7, #12
    4dbe:	46bd      	mov	sp, r7
    4dc0:	bc80      	pop	{r7}
    4dc2:	4770      	bx	lr

00004dc4 <TIM_GetCapture3>:
  * @brief  Gets the TIMx Input Capture 3 value.
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @retval Capture Compare 3 Register value.
  */
uint16_t TIM_GetCapture3(TIM_TypeDef* TIMx)
{
    4dc4:	b480      	push	{r7}
    4dc6:	b083      	sub	sp, #12
    4dc8:	af00      	add	r7, sp, #0
    4dca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
  /* Get the Capture 3 Register value */
  return TIMx->CCR3;
    4dcc:	687b      	ldr	r3, [r7, #4]
    4dce:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
    4dd0:	b29b      	uxth	r3, r3
}
    4dd2:	4618      	mov	r0, r3
    4dd4:	370c      	adds	r7, #12
    4dd6:	46bd      	mov	sp, r7
    4dd8:	bc80      	pop	{r7}
    4dda:	4770      	bx	lr

00004ddc <TIM_GetCapture4>:
  * @brief  Gets the TIMx Input Capture 4 value.
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @retval Capture Compare 4 Register value.
  */
uint16_t TIM_GetCapture4(TIM_TypeDef* TIMx)
{
    4ddc:	b480      	push	{r7}
    4dde:	b083      	sub	sp, #12
    4de0:	af00      	add	r7, sp, #0
    4de2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  /* Get the Capture 4 Register value */
  return TIMx->CCR4;
    4de4:	687b      	ldr	r3, [r7, #4]
    4de6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
    4dea:	b29b      	uxth	r3, r3
}
    4dec:	4618      	mov	r0, r3
    4dee:	370c      	adds	r7, #12
    4df0:	46bd      	mov	sp, r7
    4df2:	bc80      	pop	{r7}
    4df4:	4770      	bx	lr

00004df6 <TIM_GetCounter>:
  * @brief  Gets the TIMx Counter value.
  * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
  * @retval Counter Register value.
  */
uint16_t TIM_GetCounter(TIM_TypeDef* TIMx)
{
    4df6:	b480      	push	{r7}
    4df8:	b083      	sub	sp, #12
    4dfa:	af00      	add	r7, sp, #0
    4dfc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  /* Get the Counter Register value */
  return TIMx->CNT;
    4dfe:	687b      	ldr	r3, [r7, #4]
    4e00:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
    4e02:	b29b      	uxth	r3, r3
}
    4e04:	4618      	mov	r0, r3
    4e06:	370c      	adds	r7, #12
    4e08:	46bd      	mov	sp, r7
    4e0a:	bc80      	pop	{r7}
    4e0c:	4770      	bx	lr

00004e0e <TIM_GetPrescaler>:
  * @brief  Gets the TIMx Prescaler value.
  * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
  * @retval Prescaler Register value.
  */
uint16_t TIM_GetPrescaler(TIM_TypeDef* TIMx)
{
    4e0e:	b480      	push	{r7}
    4e10:	b083      	sub	sp, #12
    4e12:	af00      	add	r7, sp, #0
    4e14:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  /* Get the Prescaler Register value */
  return TIMx->PSC;
    4e16:	687b      	ldr	r3, [r7, #4]
    4e18:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    4e1a:	b29b      	uxth	r3, r3
}
    4e1c:	4618      	mov	r0, r3
    4e1e:	370c      	adds	r7, #12
    4e20:	46bd      	mov	sp, r7
    4e22:	bc80      	pop	{r7}
    4e24:	4770      	bx	lr

00004e26 <TIM_GetFlagStatus>:
  *   - TIM_FLAG_Break is used only with TIM1, TIM8 and TIM15. 
  *   - TIM_FLAG_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.    
  * @retval The new state of TIM_FLAG (SET or RESET).
  */
FlagStatus TIM_GetFlagStatus(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
{ 
    4e26:	b480      	push	{r7}
    4e28:	b085      	sub	sp, #20
    4e2a:	af00      	add	r7, sp, #0
    4e2c:	6078      	str	r0, [r7, #4]
    4e2e:	460b      	mov	r3, r1
    4e30:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
    4e32:	2300      	movs	r3, #0
    4e34:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_FLAG(TIM_FLAG));
  
  if ((TIMx->SR & TIM_FLAG) != (uint16_t)RESET)
    4e36:	687b      	ldr	r3, [r7, #4]
    4e38:	8a1b      	ldrh	r3, [r3, #16]
    4e3a:	b29a      	uxth	r2, r3
    4e3c:	887b      	ldrh	r3, [r7, #2]
    4e3e:	4013      	ands	r3, r2
    4e40:	b29b      	uxth	r3, r3
    4e42:	2b00      	cmp	r3, #0
    4e44:	d002      	beq.n	4e4c <TIM_GetFlagStatus+0x26>
  {
    bitstatus = SET;
    4e46:	2301      	movs	r3, #1
    4e48:	73fb      	strb	r3, [r7, #15]
    4e4a:	e001      	b.n	4e50 <TIM_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
    4e4c:	2300      	movs	r3, #0
    4e4e:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
    4e50:	7bfb      	ldrb	r3, [r7, #15]
}
    4e52:	4618      	mov	r0, r3
    4e54:	3714      	adds	r7, #20
    4e56:	46bd      	mov	sp, r7
    4e58:	bc80      	pop	{r7}
    4e5a:	4770      	bx	lr

00004e5c <TIM_ClearFlag>:
  *   - TIM_FLAG_Break is used only with TIM1, TIM8 and TIM15. 
  *   - TIM_FLAG_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.   
  * @retval None
  */
void TIM_ClearFlag(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
{  
    4e5c:	b480      	push	{r7}
    4e5e:	b083      	sub	sp, #12
    4e60:	af00      	add	r7, sp, #0
    4e62:	6078      	str	r0, [r7, #4]
    4e64:	460b      	mov	r3, r1
    4e66:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_CLEAR_FLAG(TIM_FLAG));
   
  /* Clear the flags */
  TIMx->SR = (uint16_t)~TIM_FLAG;
    4e68:	887b      	ldrh	r3, [r7, #2]
    4e6a:	43db      	mvns	r3, r3
    4e6c:	b29a      	uxth	r2, r3
    4e6e:	687b      	ldr	r3, [r7, #4]
    4e70:	821a      	strh	r2, [r3, #16]
}
    4e72:	bf00      	nop
    4e74:	370c      	adds	r7, #12
    4e76:	46bd      	mov	sp, r7
    4e78:	bc80      	pop	{r7}
    4e7a:	4770      	bx	lr

00004e7c <TIM_GetITStatus>:
  *   - TIM_IT_Break is used only with TIM1, TIM8 and TIM15. 
  *   - TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.  
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
    4e7c:	b480      	push	{r7}
    4e7e:	b085      	sub	sp, #20
    4e80:	af00      	add	r7, sp, #0
    4e82:	6078      	str	r0, [r7, #4]
    4e84:	460b      	mov	r3, r1
    4e86:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
    4e88:	2300      	movs	r3, #0
    4e8a:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
    4e8c:	2300      	movs	r3, #0
    4e8e:	81bb      	strh	r3, [r7, #12]
    4e90:	2300      	movs	r3, #0
    4e92:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
    4e94:	687b      	ldr	r3, [r7, #4]
    4e96:	8a1b      	ldrh	r3, [r3, #16]
    4e98:	b29a      	uxth	r2, r3
    4e9a:	887b      	ldrh	r3, [r7, #2]
    4e9c:	4013      	ands	r3, r2
    4e9e:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
    4ea0:	687b      	ldr	r3, [r7, #4]
    4ea2:	899b      	ldrh	r3, [r3, #12]
    4ea4:	b29a      	uxth	r2, r3
    4ea6:	887b      	ldrh	r3, [r7, #2]
    4ea8:	4013      	ands	r3, r2
    4eaa:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
    4eac:	89bb      	ldrh	r3, [r7, #12]
    4eae:	2b00      	cmp	r3, #0
    4eb0:	d005      	beq.n	4ebe <TIM_GetITStatus+0x42>
    4eb2:	897b      	ldrh	r3, [r7, #10]
    4eb4:	2b00      	cmp	r3, #0
    4eb6:	d002      	beq.n	4ebe <TIM_GetITStatus+0x42>
  {
    bitstatus = SET;
    4eb8:	2301      	movs	r3, #1
    4eba:	73fb      	strb	r3, [r7, #15]
    4ebc:	e001      	b.n	4ec2 <TIM_GetITStatus+0x46>
  }
  else
  {
    bitstatus = RESET;
    4ebe:	2300      	movs	r3, #0
    4ec0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
    4ec2:	7bfb      	ldrb	r3, [r7, #15]
}
    4ec4:	4618      	mov	r0, r3
    4ec6:	3714      	adds	r7, #20
    4ec8:	46bd      	mov	sp, r7
    4eca:	bc80      	pop	{r7}
    4ecc:	4770      	bx	lr

00004ece <TIM_ClearITPendingBit>:
  *   - TIM_IT_Break is used only with TIM1, TIM8 and TIM15. 
  *   - TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.    
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
    4ece:	b480      	push	{r7}
    4ed0:	b083      	sub	sp, #12
    4ed2:	af00      	add	r7, sp, #0
    4ed4:	6078      	str	r0, [r7, #4]
    4ed6:	460b      	mov	r3, r1
    4ed8:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
    4eda:	887b      	ldrh	r3, [r7, #2]
    4edc:	43db      	mvns	r3, r3
    4ede:	b29a      	uxth	r2, r3
    4ee0:	687b      	ldr	r3, [r7, #4]
    4ee2:	821a      	strh	r2, [r3, #16]
}
    4ee4:	bf00      	nop
    4ee6:	370c      	adds	r7, #12
    4ee8:	46bd      	mov	sp, r7
    4eea:	bc80      	pop	{r7}
    4eec:	4770      	bx	lr

00004eee <TI1_Config>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
    4eee:	b480      	push	{r7}
    4ef0:	b087      	sub	sp, #28
    4ef2:	af00      	add	r7, sp, #0
    4ef4:	60f8      	str	r0, [r7, #12]
    4ef6:	4608      	mov	r0, r1
    4ef8:	4611      	mov	r1, r2
    4efa:	461a      	mov	r2, r3
    4efc:	4603      	mov	r3, r0
    4efe:	817b      	strh	r3, [r7, #10]
    4f00:	460b      	mov	r3, r1
    4f02:	813b      	strh	r3, [r7, #8]
    4f04:	4613      	mov	r3, r2
    4f06:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr1 = 0, tmpccer = 0;
    4f08:	2300      	movs	r3, #0
    4f0a:	82bb      	strh	r3, [r7, #20]
    4f0c:	2300      	movs	r3, #0
    4f0e:	82fb      	strh	r3, [r7, #22]
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC1E);
    4f10:	68fb      	ldr	r3, [r7, #12]
    4f12:	8c1b      	ldrh	r3, [r3, #32]
    4f14:	b29b      	uxth	r3, r3
    4f16:	f023 0301 	bic.w	r3, r3, #1
    4f1a:	b29a      	uxth	r2, r3
    4f1c:	68fb      	ldr	r3, [r7, #12]
    4f1e:	841a      	strh	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
    4f20:	68fb      	ldr	r3, [r7, #12]
    4f22:	8b1b      	ldrh	r3, [r3, #24]
    4f24:	82bb      	strh	r3, [r7, #20]
  tmpccer = TIMx->CCER;
    4f26:	68fb      	ldr	r3, [r7, #12]
    4f28:	8c1b      	ldrh	r3, [r3, #32]
    4f2a:	82fb      	strh	r3, [r7, #22]
  /* Select the Input and set the filter */
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & ((uint16_t)~((uint16_t)TIM_CCMR1_IC1F)));
    4f2c:	8abb      	ldrh	r3, [r7, #20]
    4f2e:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
    4f32:	82bb      	strh	r3, [r7, #20]
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
    4f34:	88fb      	ldrh	r3, [r7, #6]
    4f36:	011b      	lsls	r3, r3, #4
    4f38:	b29a      	uxth	r2, r3
    4f3a:	893b      	ldrh	r3, [r7, #8]
    4f3c:	4313      	orrs	r3, r2
    4f3e:	b29a      	uxth	r2, r3
    4f40:	8abb      	ldrh	r3, [r7, #20]
    4f42:	4313      	orrs	r3, r2
    4f44:	82bb      	strh	r3, [r7, #20]
  
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
    4f46:	68fb      	ldr	r3, [r7, #12]
    4f48:	4a1c      	ldr	r2, [pc, #112]	; (4fbc <TI1_Config+0xce>)
    4f4a:	4293      	cmp	r3, r2
    4f4c:	d013      	beq.n	4f76 <TI1_Config+0x88>
    4f4e:	68fb      	ldr	r3, [r7, #12]
    4f50:	4a1b      	ldr	r2, [pc, #108]	; (4fc0 <TI1_Config+0xd2>)
    4f52:	4293      	cmp	r3, r2
    4f54:	d00f      	beq.n	4f76 <TI1_Config+0x88>
    4f56:	68fb      	ldr	r3, [r7, #12]
    4f58:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
    4f5c:	d00b      	beq.n	4f76 <TI1_Config+0x88>
    4f5e:	68fb      	ldr	r3, [r7, #12]
    4f60:	4a18      	ldr	r2, [pc, #96]	; (4fc4 <TI1_Config+0xd6>)
    4f62:	4293      	cmp	r3, r2
    4f64:	d007      	beq.n	4f76 <TI1_Config+0x88>
    4f66:	68fb      	ldr	r3, [r7, #12]
    4f68:	4a17      	ldr	r2, [pc, #92]	; (4fc8 <TI1_Config+0xda>)
    4f6a:	4293      	cmp	r3, r2
    4f6c:	d003      	beq.n	4f76 <TI1_Config+0x88>
     (TIMx == TIM4) ||(TIMx == TIM5))
    4f6e:	68fb      	ldr	r3, [r7, #12]
    4f70:	4a16      	ldr	r2, [pc, #88]	; (4fcc <TI1_Config+0xde>)
    4f72:	4293      	cmp	r3, r2
    4f74:	d10b      	bne.n	4f8e <TI1_Config+0xa0>
  {
    /* Select the Polarity and set the CC1E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC1P));
    4f76:	8afb      	ldrh	r3, [r7, #22]
    4f78:	f023 0302 	bic.w	r3, r3, #2
    4f7c:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
    4f7e:	897a      	ldrh	r2, [r7, #10]
    4f80:	8afb      	ldrh	r3, [r7, #22]
    4f82:	4313      	orrs	r3, r2
    4f84:	b29b      	uxth	r3, r3
    4f86:	f043 0301 	orr.w	r3, r3, #1
    4f8a:	82fb      	strh	r3, [r7, #22]
    4f8c:	e00a      	b.n	4fa4 <TI1_Config+0xb6>
  }
  else
  {
    /* Select the Polarity and set the CC1E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC1P | TIM_CCER_CC1NP));
    4f8e:	8afb      	ldrh	r3, [r7, #22]
    4f90:	f023 030a 	bic.w	r3, r3, #10
    4f94:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
    4f96:	897a      	ldrh	r2, [r7, #10]
    4f98:	8afb      	ldrh	r3, [r7, #22]
    4f9a:	4313      	orrs	r3, r2
    4f9c:	b29b      	uxth	r3, r3
    4f9e:	f043 0301 	orr.w	r3, r3, #1
    4fa2:	82fb      	strh	r3, [r7, #22]
  }

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
    4fa4:	68fb      	ldr	r3, [r7, #12]
    4fa6:	8aba      	ldrh	r2, [r7, #20]
    4fa8:	831a      	strh	r2, [r3, #24]
  TIMx->CCER = tmpccer;
    4faa:	68fb      	ldr	r3, [r7, #12]
    4fac:	8afa      	ldrh	r2, [r7, #22]
    4fae:	841a      	strh	r2, [r3, #32]
}
    4fb0:	bf00      	nop
    4fb2:	371c      	adds	r7, #28
    4fb4:	46bd      	mov	sp, r7
    4fb6:	bc80      	pop	{r7}
    4fb8:	4770      	bx	lr
    4fba:	bf00      	nop
    4fbc:	40012c00 	.word	0x40012c00
    4fc0:	40013400 	.word	0x40013400
    4fc4:	40000400 	.word	0x40000400
    4fc8:	40000800 	.word	0x40000800
    4fcc:	40000c00 	.word	0x40000c00

00004fd0 <TI2_Config>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
    4fd0:	b480      	push	{r7}
    4fd2:	b087      	sub	sp, #28
    4fd4:	af00      	add	r7, sp, #0
    4fd6:	60f8      	str	r0, [r7, #12]
    4fd8:	4608      	mov	r0, r1
    4fda:	4611      	mov	r1, r2
    4fdc:	461a      	mov	r2, r3
    4fde:	4603      	mov	r3, r0
    4fe0:	817b      	strh	r3, [r7, #10]
    4fe2:	460b      	mov	r3, r1
    4fe4:	813b      	strh	r3, [r7, #8]
    4fe6:	4613      	mov	r3, r2
    4fe8:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
    4fea:	2300      	movs	r3, #0
    4fec:	82bb      	strh	r3, [r7, #20]
    4fee:	2300      	movs	r3, #0
    4ff0:	82fb      	strh	r3, [r7, #22]
    4ff2:	2300      	movs	r3, #0
    4ff4:	827b      	strh	r3, [r7, #18]
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC2E);
    4ff6:	68fb      	ldr	r3, [r7, #12]
    4ff8:	8c1b      	ldrh	r3, [r3, #32]
    4ffa:	b29b      	uxth	r3, r3
    4ffc:	f023 0310 	bic.w	r3, r3, #16
    5000:	b29a      	uxth	r2, r3
    5002:	68fb      	ldr	r3, [r7, #12]
    5004:	841a      	strh	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
    5006:	68fb      	ldr	r3, [r7, #12]
    5008:	8b1b      	ldrh	r3, [r3, #24]
    500a:	82bb      	strh	r3, [r7, #20]
  tmpccer = TIMx->CCER;
    500c:	68fb      	ldr	r3, [r7, #12]
    500e:	8c1b      	ldrh	r3, [r3, #32]
    5010:	82fb      	strh	r3, [r7, #22]
  tmp = (uint16_t)(TIM_ICPolarity << 4);
    5012:	897b      	ldrh	r3, [r7, #10]
    5014:	011b      	lsls	r3, r3, #4
    5016:	827b      	strh	r3, [r7, #18]
  /* Select the Input and set the filter */
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC2S)) & ((uint16_t)~((uint16_t)TIM_CCMR1_IC2F)));
    5018:	8abb      	ldrh	r3, [r7, #20]
    501a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    501e:	051b      	lsls	r3, r3, #20
    5020:	0d1b      	lsrs	r3, r3, #20
    5022:	82bb      	strh	r3, [r7, #20]
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
    5024:	88fb      	ldrh	r3, [r7, #6]
    5026:	031b      	lsls	r3, r3, #12
    5028:	b29a      	uxth	r2, r3
    502a:	8abb      	ldrh	r3, [r7, #20]
    502c:	4313      	orrs	r3, r2
    502e:	82bb      	strh	r3, [r7, #20]
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
    5030:	893b      	ldrh	r3, [r7, #8]
    5032:	021b      	lsls	r3, r3, #8
    5034:	b29a      	uxth	r2, r3
    5036:	8abb      	ldrh	r3, [r7, #20]
    5038:	4313      	orrs	r3, r2
    503a:	82bb      	strh	r3, [r7, #20]
  
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
    503c:	68fb      	ldr	r3, [r7, #12]
    503e:	4a1c      	ldr	r2, [pc, #112]	; (50b0 <TI2_Config+0xe0>)
    5040:	4293      	cmp	r3, r2
    5042:	d013      	beq.n	506c <TI2_Config+0x9c>
    5044:	68fb      	ldr	r3, [r7, #12]
    5046:	4a1b      	ldr	r2, [pc, #108]	; (50b4 <TI2_Config+0xe4>)
    5048:	4293      	cmp	r3, r2
    504a:	d00f      	beq.n	506c <TI2_Config+0x9c>
    504c:	68fb      	ldr	r3, [r7, #12]
    504e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
    5052:	d00b      	beq.n	506c <TI2_Config+0x9c>
    5054:	68fb      	ldr	r3, [r7, #12]
    5056:	4a18      	ldr	r2, [pc, #96]	; (50b8 <TI2_Config+0xe8>)
    5058:	4293      	cmp	r3, r2
    505a:	d007      	beq.n	506c <TI2_Config+0x9c>
    505c:	68fb      	ldr	r3, [r7, #12]
    505e:	4a17      	ldr	r2, [pc, #92]	; (50bc <TI2_Config+0xec>)
    5060:	4293      	cmp	r3, r2
    5062:	d003      	beq.n	506c <TI2_Config+0x9c>
     (TIMx == TIM4) ||(TIMx == TIM5))
    5064:	68fb      	ldr	r3, [r7, #12]
    5066:	4a16      	ldr	r2, [pc, #88]	; (50c0 <TI2_Config+0xf0>)
    5068:	4293      	cmp	r3, r2
    506a:	d10b      	bne.n	5084 <TI2_Config+0xb4>
  {
    /* Select the Polarity and set the CC2E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC2P));
    506c:	8afb      	ldrh	r3, [r7, #22]
    506e:	f023 0320 	bic.w	r3, r3, #32
    5072:	82fb      	strh	r3, [r7, #22]
    tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
    5074:	8a7a      	ldrh	r2, [r7, #18]
    5076:	8afb      	ldrh	r3, [r7, #22]
    5078:	4313      	orrs	r3, r2
    507a:	b29b      	uxth	r3, r3
    507c:	f043 0310 	orr.w	r3, r3, #16
    5080:	82fb      	strh	r3, [r7, #22]
    5082:	e00a      	b.n	509a <TI2_Config+0xca>
  }
  else
  {
    /* Select the Polarity and set the CC2E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC2P | TIM_CCER_CC2NP));
    5084:	8afb      	ldrh	r3, [r7, #22]
    5086:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
    508a:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC2E);
    508c:	897a      	ldrh	r2, [r7, #10]
    508e:	8afb      	ldrh	r3, [r7, #22]
    5090:	4313      	orrs	r3, r2
    5092:	b29b      	uxth	r3, r3
    5094:	f043 0310 	orr.w	r3, r3, #16
    5098:	82fb      	strh	r3, [r7, #22]
  }
  
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
    509a:	68fb      	ldr	r3, [r7, #12]
    509c:	8aba      	ldrh	r2, [r7, #20]
    509e:	831a      	strh	r2, [r3, #24]
  TIMx->CCER = tmpccer;
    50a0:	68fb      	ldr	r3, [r7, #12]
    50a2:	8afa      	ldrh	r2, [r7, #22]
    50a4:	841a      	strh	r2, [r3, #32]
}
    50a6:	bf00      	nop
    50a8:	371c      	adds	r7, #28
    50aa:	46bd      	mov	sp, r7
    50ac:	bc80      	pop	{r7}
    50ae:	4770      	bx	lr
    50b0:	40012c00 	.word	0x40012c00
    50b4:	40013400 	.word	0x40013400
    50b8:	40000400 	.word	0x40000400
    50bc:	40000800 	.word	0x40000800
    50c0:	40000c00 	.word	0x40000c00

000050c4 <TI3_Config>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
    50c4:	b480      	push	{r7}
    50c6:	b087      	sub	sp, #28
    50c8:	af00      	add	r7, sp, #0
    50ca:	60f8      	str	r0, [r7, #12]
    50cc:	4608      	mov	r0, r1
    50ce:	4611      	mov	r1, r2
    50d0:	461a      	mov	r2, r3
    50d2:	4603      	mov	r3, r0
    50d4:	817b      	strh	r3, [r7, #10]
    50d6:	460b      	mov	r3, r1
    50d8:	813b      	strh	r3, [r7, #8]
    50da:	4613      	mov	r3, r2
    50dc:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
    50de:	2300      	movs	r3, #0
    50e0:	82bb      	strh	r3, [r7, #20]
    50e2:	2300      	movs	r3, #0
    50e4:	82fb      	strh	r3, [r7, #22]
    50e6:	2300      	movs	r3, #0
    50e8:	827b      	strh	r3, [r7, #18]
  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC3E);
    50ea:	68fb      	ldr	r3, [r7, #12]
    50ec:	8c1b      	ldrh	r3, [r3, #32]
    50ee:	b29b      	uxth	r3, r3
    50f0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    50f4:	b29a      	uxth	r2, r3
    50f6:	68fb      	ldr	r3, [r7, #12]
    50f8:	841a      	strh	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
    50fa:	68fb      	ldr	r3, [r7, #12]
    50fc:	8b9b      	ldrh	r3, [r3, #28]
    50fe:	82bb      	strh	r3, [r7, #20]
  tmpccer = TIMx->CCER;
    5100:	68fb      	ldr	r3, [r7, #12]
    5102:	8c1b      	ldrh	r3, [r3, #32]
    5104:	82fb      	strh	r3, [r7, #22]
  tmp = (uint16_t)(TIM_ICPolarity << 8);
    5106:	897b      	ldrh	r3, [r7, #10]
    5108:	021b      	lsls	r3, r3, #8
    510a:	827b      	strh	r3, [r7, #18]
  /* Select the Input and set the filter */
  tmpccmr2 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR2_CC3S)) & ((uint16_t)~((uint16_t)TIM_CCMR2_IC3F)));
    510c:	8abb      	ldrh	r3, [r7, #20]
    510e:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
    5112:	82bb      	strh	r3, [r7, #20]
  tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
    5114:	88fb      	ldrh	r3, [r7, #6]
    5116:	011b      	lsls	r3, r3, #4
    5118:	b29a      	uxth	r2, r3
    511a:	893b      	ldrh	r3, [r7, #8]
    511c:	4313      	orrs	r3, r2
    511e:	b29a      	uxth	r2, r3
    5120:	8abb      	ldrh	r3, [r7, #20]
    5122:	4313      	orrs	r3, r2
    5124:	82bb      	strh	r3, [r7, #20]
    
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
    5126:	68fb      	ldr	r3, [r7, #12]
    5128:	4a1c      	ldr	r2, [pc, #112]	; (519c <TI3_Config+0xd8>)
    512a:	4293      	cmp	r3, r2
    512c:	d013      	beq.n	5156 <TI3_Config+0x92>
    512e:	68fb      	ldr	r3, [r7, #12]
    5130:	4a1b      	ldr	r2, [pc, #108]	; (51a0 <TI3_Config+0xdc>)
    5132:	4293      	cmp	r3, r2
    5134:	d00f      	beq.n	5156 <TI3_Config+0x92>
    5136:	68fb      	ldr	r3, [r7, #12]
    5138:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
    513c:	d00b      	beq.n	5156 <TI3_Config+0x92>
    513e:	68fb      	ldr	r3, [r7, #12]
    5140:	4a18      	ldr	r2, [pc, #96]	; (51a4 <TI3_Config+0xe0>)
    5142:	4293      	cmp	r3, r2
    5144:	d007      	beq.n	5156 <TI3_Config+0x92>
    5146:	68fb      	ldr	r3, [r7, #12]
    5148:	4a17      	ldr	r2, [pc, #92]	; (51a8 <TI3_Config+0xe4>)
    514a:	4293      	cmp	r3, r2
    514c:	d003      	beq.n	5156 <TI3_Config+0x92>
     (TIMx == TIM4) ||(TIMx == TIM5))
    514e:	68fb      	ldr	r3, [r7, #12]
    5150:	4a16      	ldr	r2, [pc, #88]	; (51ac <TI3_Config+0xe8>)
    5152:	4293      	cmp	r3, r2
    5154:	d10b      	bne.n	516e <TI3_Config+0xaa>
  {
    /* Select the Polarity and set the CC3E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P));
    5156:	8afb      	ldrh	r3, [r7, #22]
    5158:	f423 7300 	bic.w	r3, r3, #512	; 0x200
    515c:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC3E);
    515e:	8a7a      	ldrh	r2, [r7, #18]
    5160:	8afb      	ldrh	r3, [r7, #22]
    5162:	4313      	orrs	r3, r2
    5164:	b29b      	uxth	r3, r3
    5166:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    516a:	82fb      	strh	r3, [r7, #22]
    516c:	e00a      	b.n	5184 <TI3_Config+0xc0>
  }
  else
  {
    /* Select the Polarity and set the CC3E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P | TIM_CCER_CC3NP));
    516e:	8afb      	ldrh	r3, [r7, #22]
    5170:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
    5174:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC3E);
    5176:	897a      	ldrh	r2, [r7, #10]
    5178:	8afb      	ldrh	r3, [r7, #22]
    517a:	4313      	orrs	r3, r2
    517c:	b29b      	uxth	r3, r3
    517e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    5182:	82fb      	strh	r3, [r7, #22]
  }
  
  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
    5184:	68fb      	ldr	r3, [r7, #12]
    5186:	8aba      	ldrh	r2, [r7, #20]
    5188:	839a      	strh	r2, [r3, #28]
  TIMx->CCER = tmpccer;
    518a:	68fb      	ldr	r3, [r7, #12]
    518c:	8afa      	ldrh	r2, [r7, #22]
    518e:	841a      	strh	r2, [r3, #32]
}
    5190:	bf00      	nop
    5192:	371c      	adds	r7, #28
    5194:	46bd      	mov	sp, r7
    5196:	bc80      	pop	{r7}
    5198:	4770      	bx	lr
    519a:	bf00      	nop
    519c:	40012c00 	.word	0x40012c00
    51a0:	40013400 	.word	0x40013400
    51a4:	40000400 	.word	0x40000400
    51a8:	40000800 	.word	0x40000800
    51ac:	40000c00 	.word	0x40000c00

000051b0 <TI4_Config>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
    51b0:	b480      	push	{r7}
    51b2:	b087      	sub	sp, #28
    51b4:	af00      	add	r7, sp, #0
    51b6:	60f8      	str	r0, [r7, #12]
    51b8:	4608      	mov	r0, r1
    51ba:	4611      	mov	r1, r2
    51bc:	461a      	mov	r2, r3
    51be:	4603      	mov	r3, r0
    51c0:	817b      	strh	r3, [r7, #10]
    51c2:	460b      	mov	r3, r1
    51c4:	813b      	strh	r3, [r7, #8]
    51c6:	4613      	mov	r3, r2
    51c8:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
    51ca:	2300      	movs	r3, #0
    51cc:	82bb      	strh	r3, [r7, #20]
    51ce:	2300      	movs	r3, #0
    51d0:	82fb      	strh	r3, [r7, #22]
    51d2:	2300      	movs	r3, #0
    51d4:	827b      	strh	r3, [r7, #18]

   /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC4E);
    51d6:	68fb      	ldr	r3, [r7, #12]
    51d8:	8c1b      	ldrh	r3, [r3, #32]
    51da:	b29b      	uxth	r3, r3
    51dc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    51e0:	b29a      	uxth	r2, r3
    51e2:	68fb      	ldr	r3, [r7, #12]
    51e4:	841a      	strh	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
    51e6:	68fb      	ldr	r3, [r7, #12]
    51e8:	8b9b      	ldrh	r3, [r3, #28]
    51ea:	82bb      	strh	r3, [r7, #20]
  tmpccer = TIMx->CCER;
    51ec:	68fb      	ldr	r3, [r7, #12]
    51ee:	8c1b      	ldrh	r3, [r3, #32]
    51f0:	82fb      	strh	r3, [r7, #22]
  tmp = (uint16_t)(TIM_ICPolarity << 12);
    51f2:	897b      	ldrh	r3, [r7, #10]
    51f4:	031b      	lsls	r3, r3, #12
    51f6:	827b      	strh	r3, [r7, #18]
  /* Select the Input and set the filter */
  tmpccmr2 &= (uint16_t)((uint16_t)(~(uint16_t)TIM_CCMR2_CC4S) & ((uint16_t)~((uint16_t)TIM_CCMR2_IC4F)));
    51f8:	8abb      	ldrh	r3, [r7, #20]
    51fa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    51fe:	051b      	lsls	r3, r3, #20
    5200:	0d1b      	lsrs	r3, r3, #20
    5202:	82bb      	strh	r3, [r7, #20]
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
    5204:	893b      	ldrh	r3, [r7, #8]
    5206:	021b      	lsls	r3, r3, #8
    5208:	b29a      	uxth	r2, r3
    520a:	8abb      	ldrh	r3, [r7, #20]
    520c:	4313      	orrs	r3, r2
    520e:	82bb      	strh	r3, [r7, #20]
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);
    5210:	88fb      	ldrh	r3, [r7, #6]
    5212:	031b      	lsls	r3, r3, #12
    5214:	b29a      	uxth	r2, r3
    5216:	8abb      	ldrh	r3, [r7, #20]
    5218:	4313      	orrs	r3, r2
    521a:	82bb      	strh	r3, [r7, #20]
  
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
    521c:	68fb      	ldr	r3, [r7, #12]
    521e:	4a1d      	ldr	r2, [pc, #116]	; (5294 <TI4_Config+0xe4>)
    5220:	4293      	cmp	r3, r2
    5222:	d013      	beq.n	524c <TI4_Config+0x9c>
    5224:	68fb      	ldr	r3, [r7, #12]
    5226:	4a1c      	ldr	r2, [pc, #112]	; (5298 <TI4_Config+0xe8>)
    5228:	4293      	cmp	r3, r2
    522a:	d00f      	beq.n	524c <TI4_Config+0x9c>
    522c:	68fb      	ldr	r3, [r7, #12]
    522e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
    5232:	d00b      	beq.n	524c <TI4_Config+0x9c>
    5234:	68fb      	ldr	r3, [r7, #12]
    5236:	4a19      	ldr	r2, [pc, #100]	; (529c <TI4_Config+0xec>)
    5238:	4293      	cmp	r3, r2
    523a:	d007      	beq.n	524c <TI4_Config+0x9c>
    523c:	68fb      	ldr	r3, [r7, #12]
    523e:	4a18      	ldr	r2, [pc, #96]	; (52a0 <TI4_Config+0xf0>)
    5240:	4293      	cmp	r3, r2
    5242:	d003      	beq.n	524c <TI4_Config+0x9c>
     (TIMx == TIM4) ||(TIMx == TIM5))
    5244:	68fb      	ldr	r3, [r7, #12]
    5246:	4a17      	ldr	r2, [pc, #92]	; (52a4 <TI4_Config+0xf4>)
    5248:	4293      	cmp	r3, r2
    524a:	d10b      	bne.n	5264 <TI4_Config+0xb4>
  {
    /* Select the Polarity and set the CC4E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC4P));
    524c:	8afb      	ldrh	r3, [r7, #22]
    524e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
    5252:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E);
    5254:	8a7a      	ldrh	r2, [r7, #18]
    5256:	8afb      	ldrh	r3, [r7, #22]
    5258:	4313      	orrs	r3, r2
    525a:	b29b      	uxth	r3, r3
    525c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
    5260:	82fb      	strh	r3, [r7, #22]
    5262:	e00c      	b.n	527e <TI4_Config+0xce>
  }
  else
  {
    /* Select the Polarity and set the CC4E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P | TIM_CCER_CC4NP));
    5264:	8afb      	ldrh	r3, [r7, #22]
    5266:	f423 7300 	bic.w	r3, r3, #512	; 0x200
    526a:	045b      	lsls	r3, r3, #17
    526c:	0c5b      	lsrs	r3, r3, #17
    526e:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC4E);
    5270:	897a      	ldrh	r2, [r7, #10]
    5272:	8afb      	ldrh	r3, [r7, #22]
    5274:	4313      	orrs	r3, r2
    5276:	b29b      	uxth	r3, r3
    5278:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
    527c:	82fb      	strh	r3, [r7, #22]
  }
  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
    527e:	68fb      	ldr	r3, [r7, #12]
    5280:	8aba      	ldrh	r2, [r7, #20]
    5282:	839a      	strh	r2, [r3, #28]
  TIMx->CCER = tmpccer;
    5284:	68fb      	ldr	r3, [r7, #12]
    5286:	8afa      	ldrh	r2, [r7, #22]
    5288:	841a      	strh	r2, [r3, #32]
}
    528a:	bf00      	nop
    528c:	371c      	adds	r7, #28
    528e:	46bd      	mov	sp, r7
    5290:	bc80      	pop	{r7}
    5292:	4770      	bx	lr
    5294:	40012c00 	.word	0x40012c00
    5298:	40013400 	.word	0x40013400
    529c:	40000400 	.word	0x40000400
    52a0:	40000800 	.word	0x40000800
    52a4:	40000c00 	.word	0x40000c00

000052a8 <RTC_ITConfig>:
  * @param  NewState: new state of the specified RTC interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RTC_ITConfig(uint16_t RTC_IT, FunctionalState NewState)
{
    52a8:	b480      	push	{r7}
    52aa:	b083      	sub	sp, #12
    52ac:	af00      	add	r7, sp, #0
    52ae:	4603      	mov	r3, r0
    52b0:	460a      	mov	r2, r1
    52b2:	80fb      	strh	r3, [r7, #6]
    52b4:	4613      	mov	r3, r2
    52b6:	717b      	strb	r3, [r7, #5]
  /* Check the parameters */
  assert_param(IS_RTC_IT(RTC_IT));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
    52b8:	797b      	ldrb	r3, [r7, #5]
    52ba:	2b00      	cmp	r3, #0
    52bc:	d008      	beq.n	52d0 <RTC_ITConfig+0x28>
  {
    RTC->CRH |= RTC_IT;
    52be:	4b0c      	ldr	r3, [pc, #48]	; (52f0 <RTC_ITConfig+0x48>)
    52c0:	881b      	ldrh	r3, [r3, #0]
    52c2:	b29a      	uxth	r2, r3
    52c4:	490a      	ldr	r1, [pc, #40]	; (52f0 <RTC_ITConfig+0x48>)
    52c6:	88fb      	ldrh	r3, [r7, #6]
    52c8:	4313      	orrs	r3, r2
    52ca:	b29b      	uxth	r3, r3
    52cc:	800b      	strh	r3, [r1, #0]
  }
  else
  {
    RTC->CRH &= (uint16_t)~RTC_IT;
  }
}
    52ce:	e009      	b.n	52e4 <RTC_ITConfig+0x3c>
    RTC->CRH &= (uint16_t)~RTC_IT;
    52d0:	4b07      	ldr	r3, [pc, #28]	; (52f0 <RTC_ITConfig+0x48>)
    52d2:	881b      	ldrh	r3, [r3, #0]
    52d4:	b29a      	uxth	r2, r3
    52d6:	88fb      	ldrh	r3, [r7, #6]
    52d8:	43db      	mvns	r3, r3
    52da:	b29b      	uxth	r3, r3
    52dc:	4904      	ldr	r1, [pc, #16]	; (52f0 <RTC_ITConfig+0x48>)
    52de:	4013      	ands	r3, r2
    52e0:	b29b      	uxth	r3, r3
    52e2:	800b      	strh	r3, [r1, #0]
}
    52e4:	bf00      	nop
    52e6:	370c      	adds	r7, #12
    52e8:	46bd      	mov	sp, r7
    52ea:	bc80      	pop	{r7}
    52ec:	4770      	bx	lr
    52ee:	bf00      	nop
    52f0:	40002800 	.word	0x40002800

000052f4 <RTC_EnterConfigMode>:
  * @brief  Enters the RTC configuration mode.
  * @param  None
  * @retval None
  */
void RTC_EnterConfigMode(void)
{
    52f4:	b480      	push	{r7}
    52f6:	af00      	add	r7, sp, #0
  /* Set the CNF flag to enter in the Configuration Mode */
  RTC->CRL |= RTC_CRL_CNF;
    52f8:	4b05      	ldr	r3, [pc, #20]	; (5310 <RTC_EnterConfigMode+0x1c>)
    52fa:	889b      	ldrh	r3, [r3, #4]
    52fc:	b29b      	uxth	r3, r3
    52fe:	4a04      	ldr	r2, [pc, #16]	; (5310 <RTC_EnterConfigMode+0x1c>)
    5300:	f043 0310 	orr.w	r3, r3, #16
    5304:	b29b      	uxth	r3, r3
    5306:	8093      	strh	r3, [r2, #4]
}
    5308:	bf00      	nop
    530a:	46bd      	mov	sp, r7
    530c:	bc80      	pop	{r7}
    530e:	4770      	bx	lr
    5310:	40002800 	.word	0x40002800

00005314 <RTC_ExitConfigMode>:
  * @brief  Exits from the RTC configuration mode.
  * @param  None
  * @retval None
  */
void RTC_ExitConfigMode(void)
{
    5314:	b480      	push	{r7}
    5316:	af00      	add	r7, sp, #0
  /* Reset the CNF flag to exit from the Configuration Mode */
  RTC->CRL &= (uint16_t)~((uint16_t)RTC_CRL_CNF); 
    5318:	4b05      	ldr	r3, [pc, #20]	; (5330 <RTC_ExitConfigMode+0x1c>)
    531a:	889b      	ldrh	r3, [r3, #4]
    531c:	b29b      	uxth	r3, r3
    531e:	4a04      	ldr	r2, [pc, #16]	; (5330 <RTC_ExitConfigMode+0x1c>)
    5320:	f023 0310 	bic.w	r3, r3, #16
    5324:	b29b      	uxth	r3, r3
    5326:	8093      	strh	r3, [r2, #4]
}
    5328:	bf00      	nop
    532a:	46bd      	mov	sp, r7
    532c:	bc80      	pop	{r7}
    532e:	4770      	bx	lr
    5330:	40002800 	.word	0x40002800

00005334 <RTC_GetCounter>:
  * @brief  Gets the RTC counter value.
  * @param  None
  * @retval RTC counter value.
  */
uint32_t RTC_GetCounter(void)
{
    5334:	b480      	push	{r7}
    5336:	b083      	sub	sp, #12
    5338:	af00      	add	r7, sp, #0
  uint16_t tmp = 0;
    533a:	2300      	movs	r3, #0
    533c:	80fb      	strh	r3, [r7, #6]
  tmp = RTC->CNTL;
    533e:	4b07      	ldr	r3, [pc, #28]	; (535c <RTC_GetCounter+0x28>)
    5340:	8b9b      	ldrh	r3, [r3, #28]
    5342:	80fb      	strh	r3, [r7, #6]
  return (((uint32_t)RTC->CNTH << 16 ) | tmp) ;
    5344:	4b05      	ldr	r3, [pc, #20]	; (535c <RTC_GetCounter+0x28>)
    5346:	8b1b      	ldrh	r3, [r3, #24]
    5348:	b29b      	uxth	r3, r3
    534a:	041a      	lsls	r2, r3, #16
    534c:	88fb      	ldrh	r3, [r7, #6]
    534e:	4313      	orrs	r3, r2
}
    5350:	4618      	mov	r0, r3
    5352:	370c      	adds	r7, #12
    5354:	46bd      	mov	sp, r7
    5356:	bc80      	pop	{r7}
    5358:	4770      	bx	lr
    535a:	bf00      	nop
    535c:	40002800 	.word	0x40002800

00005360 <RTC_SetCounter>:
  * @brief  Sets the RTC counter value.
  * @param  CounterValue: RTC counter new value.
  * @retval None
  */
void RTC_SetCounter(uint32_t CounterValue)
{ 
    5360:	b580      	push	{r7, lr}
    5362:	b082      	sub	sp, #8
    5364:	af00      	add	r7, sp, #0
    5366:	6078      	str	r0, [r7, #4]
  RTC_EnterConfigMode();
    5368:	f7ff ffc4 	bl	52f4 <RTC_EnterConfigMode>
  /* Set RTC COUNTER MSB word */
  RTC->CNTH = CounterValue >> 16;
    536c:	687b      	ldr	r3, [r7, #4]
    536e:	0c1a      	lsrs	r2, r3, #16
    5370:	4b06      	ldr	r3, [pc, #24]	; (538c <RTC_SetCounter+0x2c>)
    5372:	b292      	uxth	r2, r2
    5374:	831a      	strh	r2, [r3, #24]
  /* Set RTC COUNTER LSB word */
  RTC->CNTL = (CounterValue & RTC_LSB_MASK);
    5376:	4b05      	ldr	r3, [pc, #20]	; (538c <RTC_SetCounter+0x2c>)
    5378:	687a      	ldr	r2, [r7, #4]
    537a:	b292      	uxth	r2, r2
    537c:	839a      	strh	r2, [r3, #28]
  RTC_ExitConfigMode();
    537e:	f7ff ffc9 	bl	5314 <RTC_ExitConfigMode>
}
    5382:	bf00      	nop
    5384:	3708      	adds	r7, #8
    5386:	46bd      	mov	sp, r7
    5388:	bd80      	pop	{r7, pc}
    538a:	bf00      	nop
    538c:	40002800 	.word	0x40002800

00005390 <RTC_SetPrescaler>:
  * @brief  Sets the RTC prescaler value.
  * @param  PrescalerValue: RTC prescaler new value.
  * @retval None
  */
void RTC_SetPrescaler(uint32_t PrescalerValue)
{
    5390:	b580      	push	{r7, lr}
    5392:	b082      	sub	sp, #8
    5394:	af00      	add	r7, sp, #0
    5396:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_PRESCALER(PrescalerValue));
  
  RTC_EnterConfigMode();
    5398:	f7ff ffac 	bl	52f4 <RTC_EnterConfigMode>
  /* Set RTC PRESCALER MSB word */
  RTC->PRLH = (PrescalerValue & PRLH_MSB_MASK) >> 16;
    539c:	687b      	ldr	r3, [r7, #4]
    539e:	0c1b      	lsrs	r3, r3, #16
    53a0:	b29b      	uxth	r3, r3
    53a2:	4a07      	ldr	r2, [pc, #28]	; (53c0 <RTC_SetPrescaler+0x30>)
    53a4:	f003 030f 	and.w	r3, r3, #15
    53a8:	b29b      	uxth	r3, r3
    53aa:	8113      	strh	r3, [r2, #8]
  /* Set RTC PRESCALER LSB word */
  RTC->PRLL = (PrescalerValue & RTC_LSB_MASK);
    53ac:	4b04      	ldr	r3, [pc, #16]	; (53c0 <RTC_SetPrescaler+0x30>)
    53ae:	687a      	ldr	r2, [r7, #4]
    53b0:	b292      	uxth	r2, r2
    53b2:	819a      	strh	r2, [r3, #12]
  RTC_ExitConfigMode();
    53b4:	f7ff ffae 	bl	5314 <RTC_ExitConfigMode>
}
    53b8:	bf00      	nop
    53ba:	3708      	adds	r7, #8
    53bc:	46bd      	mov	sp, r7
    53be:	bd80      	pop	{r7, pc}
    53c0:	40002800 	.word	0x40002800

000053c4 <RTC_SetAlarm>:
  * @brief  Sets the RTC alarm value.
  * @param  AlarmValue: RTC alarm new value.
  * @retval None
  */
void RTC_SetAlarm(uint32_t AlarmValue)
{  
    53c4:	b580      	push	{r7, lr}
    53c6:	b082      	sub	sp, #8
    53c8:	af00      	add	r7, sp, #0
    53ca:	6078      	str	r0, [r7, #4]
  RTC_EnterConfigMode();
    53cc:	f7ff ff92 	bl	52f4 <RTC_EnterConfigMode>
  /* Set the ALARM MSB word */
  RTC->ALRH = AlarmValue >> 16;
    53d0:	687b      	ldr	r3, [r7, #4]
    53d2:	0c1a      	lsrs	r2, r3, #16
    53d4:	4b06      	ldr	r3, [pc, #24]	; (53f0 <RTC_SetAlarm+0x2c>)
    53d6:	b292      	uxth	r2, r2
    53d8:	841a      	strh	r2, [r3, #32]
  /* Set the ALARM LSB word */
  RTC->ALRL = (AlarmValue & RTC_LSB_MASK);
    53da:	4b05      	ldr	r3, [pc, #20]	; (53f0 <RTC_SetAlarm+0x2c>)
    53dc:	687a      	ldr	r2, [r7, #4]
    53de:	b292      	uxth	r2, r2
    53e0:	849a      	strh	r2, [r3, #36]	; 0x24
  RTC_ExitConfigMode();
    53e2:	f7ff ff97 	bl	5314 <RTC_ExitConfigMode>
}
    53e6:	bf00      	nop
    53e8:	3708      	adds	r7, #8
    53ea:	46bd      	mov	sp, r7
    53ec:	bd80      	pop	{r7, pc}
    53ee:	bf00      	nop
    53f0:	40002800 	.word	0x40002800

000053f4 <RTC_GetDivider>:
  * @brief  Gets the RTC divider value.
  * @param  None
  * @retval RTC Divider value.
  */
uint32_t RTC_GetDivider(void)
{
    53f4:	b480      	push	{r7}
    53f6:	b083      	sub	sp, #12
    53f8:	af00      	add	r7, sp, #0
  uint32_t tmp = 0x00;
    53fa:	2300      	movs	r3, #0
    53fc:	607b      	str	r3, [r7, #4]
  tmp = ((uint32_t)RTC->DIVH & (uint32_t)0x000F) << 16;
    53fe:	4b0a      	ldr	r3, [pc, #40]	; (5428 <RTC_GetDivider+0x34>)
    5400:	8a1b      	ldrh	r3, [r3, #16]
    5402:	b29b      	uxth	r3, r3
    5404:	041b      	lsls	r3, r3, #16
    5406:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    540a:	607b      	str	r3, [r7, #4]
  tmp |= RTC->DIVL;
    540c:	4b06      	ldr	r3, [pc, #24]	; (5428 <RTC_GetDivider+0x34>)
    540e:	8a9b      	ldrh	r3, [r3, #20]
    5410:	b29b      	uxth	r3, r3
    5412:	461a      	mov	r2, r3
    5414:	687b      	ldr	r3, [r7, #4]
    5416:	4313      	orrs	r3, r2
    5418:	607b      	str	r3, [r7, #4]
  return tmp;
    541a:	687b      	ldr	r3, [r7, #4]
}
    541c:	4618      	mov	r0, r3
    541e:	370c      	adds	r7, #12
    5420:	46bd      	mov	sp, r7
    5422:	bc80      	pop	{r7}
    5424:	4770      	bx	lr
    5426:	bf00      	nop
    5428:	40002800 	.word	0x40002800

0000542c <RTC_WaitForLastTask>:
  * @note   This function must be called before any write to RTC registers.
  * @param  None
  * @retval None
  */
void RTC_WaitForLastTask(void)
{
    542c:	b480      	push	{r7}
    542e:	af00      	add	r7, sp, #0
  /* Loop until RTOFF flag is set */
  while ((RTC->CRL & RTC_FLAG_RTOFF) == (uint16_t)RESET)
    5430:	bf00      	nop
    5432:	4b06      	ldr	r3, [pc, #24]	; (544c <RTC_WaitForLastTask+0x20>)
    5434:	889b      	ldrh	r3, [r3, #4]
    5436:	b29b      	uxth	r3, r3
    5438:	f003 0320 	and.w	r3, r3, #32
    543c:	2b00      	cmp	r3, #0
    543e:	d0f8      	beq.n	5432 <RTC_WaitForLastTask+0x6>
  {
  }
}
    5440:	bf00      	nop
    5442:	bf00      	nop
    5444:	46bd      	mov	sp, r7
    5446:	bc80      	pop	{r7}
    5448:	4770      	bx	lr
    544a:	bf00      	nop
    544c:	40002800 	.word	0x40002800

00005450 <RTC_WaitForSynchro>:
  *   or an APB clock stop.
  * @param  None
  * @retval None
  */
void RTC_WaitForSynchro(void)
{
    5450:	b480      	push	{r7}
    5452:	af00      	add	r7, sp, #0
  /* Clear RSF flag */
  RTC->CRL &= (uint16_t)~RTC_FLAG_RSF;
    5454:	4b0a      	ldr	r3, [pc, #40]	; (5480 <RTC_WaitForSynchro+0x30>)
    5456:	889b      	ldrh	r3, [r3, #4]
    5458:	b29b      	uxth	r3, r3
    545a:	4a09      	ldr	r2, [pc, #36]	; (5480 <RTC_WaitForSynchro+0x30>)
    545c:	f023 0308 	bic.w	r3, r3, #8
    5460:	b29b      	uxth	r3, r3
    5462:	8093      	strh	r3, [r2, #4]
  /* Loop until RSF flag is set */
  while ((RTC->CRL & RTC_FLAG_RSF) == (uint16_t)RESET)
    5464:	bf00      	nop
    5466:	4b06      	ldr	r3, [pc, #24]	; (5480 <RTC_WaitForSynchro+0x30>)
    5468:	889b      	ldrh	r3, [r3, #4]
    546a:	b29b      	uxth	r3, r3
    546c:	f003 0308 	and.w	r3, r3, #8
    5470:	2b00      	cmp	r3, #0
    5472:	d0f8      	beq.n	5466 <RTC_WaitForSynchro+0x16>
  {
  }
}
    5474:	bf00      	nop
    5476:	bf00      	nop
    5478:	46bd      	mov	sp, r7
    547a:	bc80      	pop	{r7}
    547c:	4770      	bx	lr
    547e:	bf00      	nop
    5480:	40002800 	.word	0x40002800

00005484 <RTC_GetFlagStatus>:
  *     @arg RTC_FLAG_ALR: Alarm flag
  *     @arg RTC_FLAG_SEC: Second flag
  * @retval The new state of RTC_FLAG (SET or RESET).
  */
FlagStatus RTC_GetFlagStatus(uint16_t RTC_FLAG)
{
    5484:	b480      	push	{r7}
    5486:	b085      	sub	sp, #20
    5488:	af00      	add	r7, sp, #0
    548a:	4603      	mov	r3, r0
    548c:	80fb      	strh	r3, [r7, #6]
  FlagStatus bitstatus = RESET;
    548e:	2300      	movs	r3, #0
    5490:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_RTC_GET_FLAG(RTC_FLAG)); 
  
  if ((RTC->CRL & RTC_FLAG) != (uint16_t)RESET)
    5492:	4b09      	ldr	r3, [pc, #36]	; (54b8 <RTC_GetFlagStatus+0x34>)
    5494:	889b      	ldrh	r3, [r3, #4]
    5496:	b29a      	uxth	r2, r3
    5498:	88fb      	ldrh	r3, [r7, #6]
    549a:	4013      	ands	r3, r2
    549c:	b29b      	uxth	r3, r3
    549e:	2b00      	cmp	r3, #0
    54a0:	d002      	beq.n	54a8 <RTC_GetFlagStatus+0x24>
  {
    bitstatus = SET;
    54a2:	2301      	movs	r3, #1
    54a4:	73fb      	strb	r3, [r7, #15]
    54a6:	e001      	b.n	54ac <RTC_GetFlagStatus+0x28>
  }
  else
  {
    bitstatus = RESET;
    54a8:	2300      	movs	r3, #0
    54aa:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
    54ac:	7bfb      	ldrb	r3, [r7, #15]
}
    54ae:	4618      	mov	r0, r3
    54b0:	3714      	adds	r7, #20
    54b2:	46bd      	mov	sp, r7
    54b4:	bc80      	pop	{r7}
    54b6:	4770      	bx	lr
    54b8:	40002800 	.word	0x40002800

000054bc <RTC_ClearFlag>:
  *     @arg RTC_FLAG_ALR: Alarm flag
  *     @arg RTC_FLAG_SEC: Second flag
  * @retval None
  */
void RTC_ClearFlag(uint16_t RTC_FLAG)
{
    54bc:	b480      	push	{r7}
    54be:	b083      	sub	sp, #12
    54c0:	af00      	add	r7, sp, #0
    54c2:	4603      	mov	r3, r0
    54c4:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_RTC_CLEAR_FLAG(RTC_FLAG)); 
    
  /* Clear the corresponding RTC flag */
  RTC->CRL &= (uint16_t)~RTC_FLAG;
    54c6:	4b07      	ldr	r3, [pc, #28]	; (54e4 <RTC_ClearFlag+0x28>)
    54c8:	889b      	ldrh	r3, [r3, #4]
    54ca:	b29a      	uxth	r2, r3
    54cc:	88fb      	ldrh	r3, [r7, #6]
    54ce:	43db      	mvns	r3, r3
    54d0:	b29b      	uxth	r3, r3
    54d2:	4904      	ldr	r1, [pc, #16]	; (54e4 <RTC_ClearFlag+0x28>)
    54d4:	4013      	ands	r3, r2
    54d6:	b29b      	uxth	r3, r3
    54d8:	808b      	strh	r3, [r1, #4]
}
    54da:	bf00      	nop
    54dc:	370c      	adds	r7, #12
    54de:	46bd      	mov	sp, r7
    54e0:	bc80      	pop	{r7}
    54e2:	4770      	bx	lr
    54e4:	40002800 	.word	0x40002800

000054e8 <RTC_GetITStatus>:
  *     @arg RTC_IT_ALR: Alarm interrupt
  *     @arg RTC_IT_SEC: Second interrupt
  * @retval The new state of the RTC_IT (SET or RESET).
  */
ITStatus RTC_GetITStatus(uint16_t RTC_IT)
{
    54e8:	b480      	push	{r7}
    54ea:	b085      	sub	sp, #20
    54ec:	af00      	add	r7, sp, #0
    54ee:	4603      	mov	r3, r0
    54f0:	80fb      	strh	r3, [r7, #6]
  ITStatus bitstatus = RESET;
    54f2:	2300      	movs	r3, #0
    54f4:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_RTC_GET_IT(RTC_IT)); 
  
  bitstatus = (ITStatus)(RTC->CRL & RTC_IT);
    54f6:	4b0f      	ldr	r3, [pc, #60]	; (5534 <RTC_GetITStatus+0x4c>)
    54f8:	889b      	ldrh	r3, [r3, #4]
    54fa:	b29b      	uxth	r3, r3
    54fc:	b2da      	uxtb	r2, r3
    54fe:	88fb      	ldrh	r3, [r7, #6]
    5500:	b2db      	uxtb	r3, r3
    5502:	4013      	ands	r3, r2
    5504:	73fb      	strb	r3, [r7, #15]
  if (((RTC->CRH & RTC_IT) != (uint16_t)RESET) && (bitstatus != (uint16_t)RESET))
    5506:	4b0b      	ldr	r3, [pc, #44]	; (5534 <RTC_GetITStatus+0x4c>)
    5508:	881b      	ldrh	r3, [r3, #0]
    550a:	b29a      	uxth	r2, r3
    550c:	88fb      	ldrh	r3, [r7, #6]
    550e:	4013      	ands	r3, r2
    5510:	b29b      	uxth	r3, r3
    5512:	2b00      	cmp	r3, #0
    5514:	d005      	beq.n	5522 <RTC_GetITStatus+0x3a>
    5516:	7bfb      	ldrb	r3, [r7, #15]
    5518:	2b00      	cmp	r3, #0
    551a:	d002      	beq.n	5522 <RTC_GetITStatus+0x3a>
  {
    bitstatus = SET;
    551c:	2301      	movs	r3, #1
    551e:	73fb      	strb	r3, [r7, #15]
    5520:	e001      	b.n	5526 <RTC_GetITStatus+0x3e>
  }
  else
  {
    bitstatus = RESET;
    5522:	2300      	movs	r3, #0
    5524:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
    5526:	7bfb      	ldrb	r3, [r7, #15]
}
    5528:	4618      	mov	r0, r3
    552a:	3714      	adds	r7, #20
    552c:	46bd      	mov	sp, r7
    552e:	bc80      	pop	{r7}
    5530:	4770      	bx	lr
    5532:	bf00      	nop
    5534:	40002800 	.word	0x40002800

00005538 <RTC_ClearITPendingBit>:
  *     @arg RTC_IT_ALR: Alarm interrupt
  *     @arg RTC_IT_SEC: Second interrupt
  * @retval None
  */
void RTC_ClearITPendingBit(uint16_t RTC_IT)
{
    5538:	b480      	push	{r7}
    553a:	b083      	sub	sp, #12
    553c:	af00      	add	r7, sp, #0
    553e:	4603      	mov	r3, r0
    5540:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_RTC_IT(RTC_IT));  
  
  /* Clear the corresponding RTC pending bit */
  RTC->CRL &= (uint16_t)~RTC_IT;
    5542:	4b07      	ldr	r3, [pc, #28]	; (5560 <RTC_ClearITPendingBit+0x28>)
    5544:	889b      	ldrh	r3, [r3, #4]
    5546:	b29a      	uxth	r2, r3
    5548:	88fb      	ldrh	r3, [r7, #6]
    554a:	43db      	mvns	r3, r3
    554c:	b29b      	uxth	r3, r3
    554e:	4904      	ldr	r1, [pc, #16]	; (5560 <RTC_ClearITPendingBit+0x28>)
    5550:	4013      	ands	r3, r2
    5552:	b29b      	uxth	r3, r3
    5554:	808b      	strh	r3, [r1, #4]
}
    5556:	bf00      	nop
    5558:	370c      	adds	r7, #12
    555a:	46bd      	mov	sp, r7
    555c:	bc80      	pop	{r7}
    555e:	4770      	bx	lr
    5560:	40002800 	.word	0x40002800

00005564 <DAC_DeInit>:
  * @brief  Deinitializes the DAC peripheral registers to their default reset values.
  * @param  None
  * @retval None
  */
void DAC_DeInit(void)
{
    5564:	b580      	push	{r7, lr}
    5566:	af00      	add	r7, sp, #0
  /* Enable DAC reset state */
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_DAC, ENABLE);
    5568:	2101      	movs	r1, #1
    556a:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
    556e:	f7fc f9ab 	bl	18c8 <RCC_APB1PeriphResetCmd>
  /* Release DAC from reset state */
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_DAC, DISABLE);
    5572:	2100      	movs	r1, #0
    5574:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
    5578:	f7fc f9a6 	bl	18c8 <RCC_APB1PeriphResetCmd>
}
    557c:	bf00      	nop
    557e:	bd80      	pop	{r7, pc}

00005580 <DAC_Init>:
  * @param  DAC_InitStruct: pointer to a DAC_InitTypeDef structure that
  *        contains the configuration information for the specified DAC channel.
  * @retval None
  */
void DAC_Init(uint32_t DAC_Channel, DAC_InitTypeDef* DAC_InitStruct)
{
    5580:	b480      	push	{r7}
    5582:	b085      	sub	sp, #20
    5584:	af00      	add	r7, sp, #0
    5586:	6078      	str	r0, [r7, #4]
    5588:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
    558a:	2300      	movs	r3, #0
    558c:	60fb      	str	r3, [r7, #12]
    558e:	2300      	movs	r3, #0
    5590:	60bb      	str	r3, [r7, #8]
  assert_param(IS_DAC_GENERATE_WAVE(DAC_InitStruct->DAC_WaveGeneration));
  assert_param(IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(DAC_InitStruct->DAC_OutputBuffer));
/*---------------------------- DAC CR Configuration --------------------------*/
  /* Get the DAC CR value */
  tmpreg1 = DAC->CR;
    5592:	4b13      	ldr	r3, [pc, #76]	; (55e0 <DAC_Init+0x60>)
    5594:	681b      	ldr	r3, [r3, #0]
    5596:	60fb      	str	r3, [r7, #12]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(CR_CLEAR_MASK << DAC_Channel);
    5598:	f640 72fe 	movw	r2, #4094	; 0xffe
    559c:	687b      	ldr	r3, [r7, #4]
    559e:	fa02 f303 	lsl.w	r3, r2, r3
    55a2:	43db      	mvns	r3, r3
    55a4:	68fa      	ldr	r2, [r7, #12]
    55a6:	4013      	ands	r3, r2
    55a8:	60fb      	str	r3, [r7, #12]
     mask/amplitude for wave generation */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set WAVEx bits according to DAC_WaveGeneration value */
  /* Set MAMPx bits according to DAC_LFSRUnmask_TriangleAmplitude value */ 
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
    55aa:	683b      	ldr	r3, [r7, #0]
    55ac:	681a      	ldr	r2, [r3, #0]
    55ae:	683b      	ldr	r3, [r7, #0]
    55b0:	685b      	ldr	r3, [r3, #4]
    55b2:	431a      	orrs	r2, r3
             DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude | DAC_InitStruct->DAC_OutputBuffer);
    55b4:	683b      	ldr	r3, [r7, #0]
    55b6:	689b      	ldr	r3, [r3, #8]
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
    55b8:	431a      	orrs	r2, r3
             DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude | DAC_InitStruct->DAC_OutputBuffer);
    55ba:	683b      	ldr	r3, [r7, #0]
    55bc:	68db      	ldr	r3, [r3, #12]
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
    55be:	4313      	orrs	r3, r2
    55c0:	60bb      	str	r3, [r7, #8]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << DAC_Channel;
    55c2:	68ba      	ldr	r2, [r7, #8]
    55c4:	687b      	ldr	r3, [r7, #4]
    55c6:	fa02 f303 	lsl.w	r3, r2, r3
    55ca:	68fa      	ldr	r2, [r7, #12]
    55cc:	4313      	orrs	r3, r2
    55ce:	60fb      	str	r3, [r7, #12]
  /* Write to DAC CR */
  DAC->CR = tmpreg1;
    55d0:	4a03      	ldr	r2, [pc, #12]	; (55e0 <DAC_Init+0x60>)
    55d2:	68fb      	ldr	r3, [r7, #12]
    55d4:	6013      	str	r3, [r2, #0]
}
    55d6:	bf00      	nop
    55d8:	3714      	adds	r7, #20
    55da:	46bd      	mov	sp, r7
    55dc:	bc80      	pop	{r7}
    55de:	4770      	bx	lr
    55e0:	40007400 	.word	0x40007400

000055e4 <DAC_StructInit>:
  * @param  DAC_InitStruct : pointer to a DAC_InitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void DAC_StructInit(DAC_InitTypeDef* DAC_InitStruct)
{
    55e4:	b480      	push	{r7}
    55e6:	b083      	sub	sp, #12
    55e8:	af00      	add	r7, sp, #0
    55ea:	6078      	str	r0, [r7, #4]
/*--------------- Reset DAC init structure parameters values -----------------*/
  /* Initialize the DAC_Trigger member */
  DAC_InitStruct->DAC_Trigger = DAC_Trigger_None;
    55ec:	687b      	ldr	r3, [r7, #4]
    55ee:	2200      	movs	r2, #0
    55f0:	601a      	str	r2, [r3, #0]
  /* Initialize the DAC_WaveGeneration member */
  DAC_InitStruct->DAC_WaveGeneration = DAC_WaveGeneration_None;
    55f2:	687b      	ldr	r3, [r7, #4]
    55f4:	2200      	movs	r2, #0
    55f6:	605a      	str	r2, [r3, #4]
  /* Initialize the DAC_LFSRUnmask_TriangleAmplitude member */
  DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude = DAC_LFSRUnmask_Bit0;
    55f8:	687b      	ldr	r3, [r7, #4]
    55fa:	2200      	movs	r2, #0
    55fc:	609a      	str	r2, [r3, #8]
  /* Initialize the DAC_OutputBuffer member */
  DAC_InitStruct->DAC_OutputBuffer = DAC_OutputBuffer_Enable;
    55fe:	687b      	ldr	r3, [r7, #4]
    5600:	2200      	movs	r2, #0
    5602:	60da      	str	r2, [r3, #12]
}
    5604:	bf00      	nop
    5606:	370c      	adds	r7, #12
    5608:	46bd      	mov	sp, r7
    560a:	bc80      	pop	{r7}
    560c:	4770      	bx	lr

0000560e <DAC_Cmd>:
  * @param  NewState: new state of the DAC channel. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DAC_Cmd(uint32_t DAC_Channel, FunctionalState NewState)
{
    560e:	b480      	push	{r7}
    5610:	b083      	sub	sp, #12
    5612:	af00      	add	r7, sp, #0
    5614:	6078      	str	r0, [r7, #4]
    5616:	460b      	mov	r3, r1
    5618:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    561a:	78fb      	ldrb	r3, [r7, #3]
    561c:	2b00      	cmp	r3, #0
    561e:	d009      	beq.n	5634 <DAC_Cmd+0x26>
  {
    /* Enable the selected DAC channel */
    DAC->CR |= (DAC_CR_EN1 << DAC_Channel);
    5620:	4b0c      	ldr	r3, [pc, #48]	; (5654 <DAC_Cmd+0x46>)
    5622:	681a      	ldr	r2, [r3, #0]
    5624:	2101      	movs	r1, #1
    5626:	687b      	ldr	r3, [r7, #4]
    5628:	fa01 f303 	lsl.w	r3, r1, r3
    562c:	4909      	ldr	r1, [pc, #36]	; (5654 <DAC_Cmd+0x46>)
    562e:	4313      	orrs	r3, r2
    5630:	600b      	str	r3, [r1, #0]
  else
  {
    /* Disable the selected DAC channel */
    DAC->CR &= ~(DAC_CR_EN1 << DAC_Channel);
  }
}
    5632:	e009      	b.n	5648 <DAC_Cmd+0x3a>
    DAC->CR &= ~(DAC_CR_EN1 << DAC_Channel);
    5634:	4b07      	ldr	r3, [pc, #28]	; (5654 <DAC_Cmd+0x46>)
    5636:	681a      	ldr	r2, [r3, #0]
    5638:	2101      	movs	r1, #1
    563a:	687b      	ldr	r3, [r7, #4]
    563c:	fa01 f303 	lsl.w	r3, r1, r3
    5640:	43db      	mvns	r3, r3
    5642:	4904      	ldr	r1, [pc, #16]	; (5654 <DAC_Cmd+0x46>)
    5644:	4013      	ands	r3, r2
    5646:	600b      	str	r3, [r1, #0]
}
    5648:	bf00      	nop
    564a:	370c      	adds	r7, #12
    564c:	46bd      	mov	sp, r7
    564e:	bc80      	pop	{r7}
    5650:	4770      	bx	lr
    5652:	bf00      	nop
    5654:	40007400 	.word	0x40007400

00005658 <DAC_DMACmd>:
  * @param  NewState: new state of the selected DAC channel DMA request.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DAC_DMACmd(uint32_t DAC_Channel, FunctionalState NewState)
{
    5658:	b480      	push	{r7}
    565a:	b083      	sub	sp, #12
    565c:	af00      	add	r7, sp, #0
    565e:	6078      	str	r0, [r7, #4]
    5660:	460b      	mov	r3, r1
    5662:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    5664:	78fb      	ldrb	r3, [r7, #3]
    5666:	2b00      	cmp	r3, #0
    5668:	d00a      	beq.n	5680 <DAC_DMACmd+0x28>
  {
    /* Enable the selected DAC channel DMA request */
    DAC->CR |= (DAC_CR_DMAEN1 << DAC_Channel);
    566a:	4b0d      	ldr	r3, [pc, #52]	; (56a0 <DAC_DMACmd+0x48>)
    566c:	681a      	ldr	r2, [r3, #0]
    566e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
    5672:	687b      	ldr	r3, [r7, #4]
    5674:	fa01 f303 	lsl.w	r3, r1, r3
    5678:	4909      	ldr	r1, [pc, #36]	; (56a0 <DAC_DMACmd+0x48>)
    567a:	4313      	orrs	r3, r2
    567c:	600b      	str	r3, [r1, #0]
  else
  {
    /* Disable the selected DAC channel DMA request */
    DAC->CR &= ~(DAC_CR_DMAEN1 << DAC_Channel);
  }
}
    567e:	e00a      	b.n	5696 <DAC_DMACmd+0x3e>
    DAC->CR &= ~(DAC_CR_DMAEN1 << DAC_Channel);
    5680:	4b07      	ldr	r3, [pc, #28]	; (56a0 <DAC_DMACmd+0x48>)
    5682:	681a      	ldr	r2, [r3, #0]
    5684:	f44f 5180 	mov.w	r1, #4096	; 0x1000
    5688:	687b      	ldr	r3, [r7, #4]
    568a:	fa01 f303 	lsl.w	r3, r1, r3
    568e:	43db      	mvns	r3, r3
    5690:	4903      	ldr	r1, [pc, #12]	; (56a0 <DAC_DMACmd+0x48>)
    5692:	4013      	ands	r3, r2
    5694:	600b      	str	r3, [r1, #0]
}
    5696:	bf00      	nop
    5698:	370c      	adds	r7, #12
    569a:	46bd      	mov	sp, r7
    569c:	bc80      	pop	{r7}
    569e:	4770      	bx	lr
    56a0:	40007400 	.word	0x40007400

000056a4 <DAC_SoftwareTriggerCmd>:
  * @param  NewState: new state of the selected DAC channel software trigger.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DAC_SoftwareTriggerCmd(uint32_t DAC_Channel, FunctionalState NewState)
{
    56a4:	b480      	push	{r7}
    56a6:	b083      	sub	sp, #12
    56a8:	af00      	add	r7, sp, #0
    56aa:	6078      	str	r0, [r7, #4]
    56ac:	460b      	mov	r3, r1
    56ae:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    56b0:	78fb      	ldrb	r3, [r7, #3]
    56b2:	2b00      	cmp	r3, #0
    56b4:	d00a      	beq.n	56cc <DAC_SoftwareTriggerCmd+0x28>
  {
    /* Enable software trigger for the selected DAC channel */
    DAC->SWTRIGR |= (uint32_t)DAC_SWTRIGR_SWTRIG1 << (DAC_Channel >> 4);
    56b6:	4b0d      	ldr	r3, [pc, #52]	; (56ec <DAC_SoftwareTriggerCmd+0x48>)
    56b8:	685a      	ldr	r2, [r3, #4]
    56ba:	687b      	ldr	r3, [r7, #4]
    56bc:	091b      	lsrs	r3, r3, #4
    56be:	2101      	movs	r1, #1
    56c0:	fa01 f303 	lsl.w	r3, r1, r3
    56c4:	4909      	ldr	r1, [pc, #36]	; (56ec <DAC_SoftwareTriggerCmd+0x48>)
    56c6:	4313      	orrs	r3, r2
    56c8:	604b      	str	r3, [r1, #4]
  else
  {
    /* Disable software trigger for the selected DAC channel */
    DAC->SWTRIGR &= ~((uint32_t)DAC_SWTRIGR_SWTRIG1 << (DAC_Channel >> 4));
  }
}
    56ca:	e00a      	b.n	56e2 <DAC_SoftwareTriggerCmd+0x3e>
    DAC->SWTRIGR &= ~((uint32_t)DAC_SWTRIGR_SWTRIG1 << (DAC_Channel >> 4));
    56cc:	4b07      	ldr	r3, [pc, #28]	; (56ec <DAC_SoftwareTriggerCmd+0x48>)
    56ce:	685a      	ldr	r2, [r3, #4]
    56d0:	687b      	ldr	r3, [r7, #4]
    56d2:	091b      	lsrs	r3, r3, #4
    56d4:	2101      	movs	r1, #1
    56d6:	fa01 f303 	lsl.w	r3, r1, r3
    56da:	43db      	mvns	r3, r3
    56dc:	4903      	ldr	r1, [pc, #12]	; (56ec <DAC_SoftwareTriggerCmd+0x48>)
    56de:	4013      	ands	r3, r2
    56e0:	604b      	str	r3, [r1, #4]
}
    56e2:	bf00      	nop
    56e4:	370c      	adds	r7, #12
    56e6:	46bd      	mov	sp, r7
    56e8:	bc80      	pop	{r7}
    56ea:	4770      	bx	lr
    56ec:	40007400 	.word	0x40007400

000056f0 <DAC_DualSoftwareTriggerCmd>:
  * @param  NewState: new state of the DAC channels software triggers.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DAC_DualSoftwareTriggerCmd(FunctionalState NewState)
{
    56f0:	b480      	push	{r7}
    56f2:	b083      	sub	sp, #12
    56f4:	af00      	add	r7, sp, #0
    56f6:	4603      	mov	r3, r0
    56f8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    56fa:	79fb      	ldrb	r3, [r7, #7]
    56fc:	2b00      	cmp	r3, #0
    56fe:	d006      	beq.n	570e <DAC_DualSoftwareTriggerCmd+0x1e>
  {
    /* Enable software trigger for both DAC channels */
    DAC->SWTRIGR |= DUAL_SWTRIG_SET ;
    5700:	4b08      	ldr	r3, [pc, #32]	; (5724 <DAC_DualSoftwareTriggerCmd+0x34>)
    5702:	685b      	ldr	r3, [r3, #4]
    5704:	4a07      	ldr	r2, [pc, #28]	; (5724 <DAC_DualSoftwareTriggerCmd+0x34>)
    5706:	f043 0303 	orr.w	r3, r3, #3
    570a:	6053      	str	r3, [r2, #4]
  else
  {
    /* Disable software trigger for both DAC channels */
    DAC->SWTRIGR &= DUAL_SWTRIG_RESET;
  }
}
    570c:	e005      	b.n	571a <DAC_DualSoftwareTriggerCmd+0x2a>
    DAC->SWTRIGR &= DUAL_SWTRIG_RESET;
    570e:	4b05      	ldr	r3, [pc, #20]	; (5724 <DAC_DualSoftwareTriggerCmd+0x34>)
    5710:	685b      	ldr	r3, [r3, #4]
    5712:	4a04      	ldr	r2, [pc, #16]	; (5724 <DAC_DualSoftwareTriggerCmd+0x34>)
    5714:	f023 0303 	bic.w	r3, r3, #3
    5718:	6053      	str	r3, [r2, #4]
}
    571a:	bf00      	nop
    571c:	370c      	adds	r7, #12
    571e:	46bd      	mov	sp, r7
    5720:	bc80      	pop	{r7}
    5722:	4770      	bx	lr
    5724:	40007400 	.word	0x40007400

00005728 <DAC_WaveGenerationCmd>:
  * @param  NewState: new state of the selected DAC channel wave generation.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DAC_WaveGenerationCmd(uint32_t DAC_Channel, uint32_t DAC_Wave, FunctionalState NewState)
{
    5728:	b480      	push	{r7}
    572a:	b085      	sub	sp, #20
    572c:	af00      	add	r7, sp, #0
    572e:	60f8      	str	r0, [r7, #12]
    5730:	60b9      	str	r1, [r7, #8]
    5732:	4613      	mov	r3, r2
    5734:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_DAC_WAVE(DAC_Wave)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    5736:	79fb      	ldrb	r3, [r7, #7]
    5738:	2b00      	cmp	r3, #0
    573a:	d009      	beq.n	5750 <DAC_WaveGenerationCmd+0x28>
  {
    /* Enable the selected wave generation for the selected DAC channel */
    DAC->CR |= DAC_Wave << DAC_Channel;
    573c:	4b0c      	ldr	r3, [pc, #48]	; (5770 <DAC_WaveGenerationCmd+0x48>)
    573e:	681a      	ldr	r2, [r3, #0]
    5740:	68b9      	ldr	r1, [r7, #8]
    5742:	68fb      	ldr	r3, [r7, #12]
    5744:	fa01 f303 	lsl.w	r3, r1, r3
    5748:	4909      	ldr	r1, [pc, #36]	; (5770 <DAC_WaveGenerationCmd+0x48>)
    574a:	4313      	orrs	r3, r2
    574c:	600b      	str	r3, [r1, #0]
  else
  {
    /* Disable the selected wave generation for the selected DAC channel */
    DAC->CR &= ~(DAC_Wave << DAC_Channel);
  }
}
    574e:	e009      	b.n	5764 <DAC_WaveGenerationCmd+0x3c>
    DAC->CR &= ~(DAC_Wave << DAC_Channel);
    5750:	4b07      	ldr	r3, [pc, #28]	; (5770 <DAC_WaveGenerationCmd+0x48>)
    5752:	681a      	ldr	r2, [r3, #0]
    5754:	68b9      	ldr	r1, [r7, #8]
    5756:	68fb      	ldr	r3, [r7, #12]
    5758:	fa01 f303 	lsl.w	r3, r1, r3
    575c:	43db      	mvns	r3, r3
    575e:	4904      	ldr	r1, [pc, #16]	; (5770 <DAC_WaveGenerationCmd+0x48>)
    5760:	4013      	ands	r3, r2
    5762:	600b      	str	r3, [r1, #0]
}
    5764:	bf00      	nop
    5766:	3714      	adds	r7, #20
    5768:	46bd      	mov	sp, r7
    576a:	bc80      	pop	{r7}
    576c:	4770      	bx	lr
    576e:	bf00      	nop
    5770:	40007400 	.word	0x40007400

00005774 <DAC_SetChannel1Data>:
  *     @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data : Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
{  
    5774:	b480      	push	{r7}
    5776:	b085      	sub	sp, #20
    5778:	af00      	add	r7, sp, #0
    577a:	6078      	str	r0, [r7, #4]
    577c:	460b      	mov	r3, r1
    577e:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = 0;
    5780:	2300      	movs	r3, #0
    5782:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE; 
    5784:	4b07      	ldr	r3, [pc, #28]	; (57a4 <DAC_SetChannel1Data+0x30>)
    5786:	60fb      	str	r3, [r7, #12]
  tmp += DHR12R1_OFFSET + DAC_Align;
    5788:	68fa      	ldr	r2, [r7, #12]
    578a:	687b      	ldr	r3, [r7, #4]
    578c:	4413      	add	r3, r2
    578e:	3308      	adds	r3, #8
    5790:	60fb      	str	r3, [r7, #12]

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
    5792:	68fb      	ldr	r3, [r7, #12]
    5794:	461a      	mov	r2, r3
    5796:	887b      	ldrh	r3, [r7, #2]
    5798:	6013      	str	r3, [r2, #0]
}
    579a:	bf00      	nop
    579c:	3714      	adds	r7, #20
    579e:	46bd      	mov	sp, r7
    57a0:	bc80      	pop	{r7}
    57a2:	4770      	bx	lr
    57a4:	40007400 	.word	0x40007400

000057a8 <DAC_SetChannel2Data>:
  *     @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data : Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel2Data(uint32_t DAC_Align, uint16_t Data)
{
    57a8:	b480      	push	{r7}
    57aa:	b085      	sub	sp, #20
    57ac:	af00      	add	r7, sp, #0
    57ae:	6078      	str	r0, [r7, #4]
    57b0:	460b      	mov	r3, r1
    57b2:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = 0;
    57b4:	2300      	movs	r3, #0
    57b6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE;
    57b8:	4b07      	ldr	r3, [pc, #28]	; (57d8 <DAC_SetChannel2Data+0x30>)
    57ba:	60fb      	str	r3, [r7, #12]
  tmp += DHR12R2_OFFSET + DAC_Align;
    57bc:	68fa      	ldr	r2, [r7, #12]
    57be:	687b      	ldr	r3, [r7, #4]
    57c0:	4413      	add	r3, r2
    57c2:	3314      	adds	r3, #20
    57c4:	60fb      	str	r3, [r7, #12]

  /* Set the DAC channel2 selected data holding register */
  *(__IO uint32_t *)tmp = Data;
    57c6:	68fb      	ldr	r3, [r7, #12]
    57c8:	461a      	mov	r2, r3
    57ca:	887b      	ldrh	r3, [r7, #2]
    57cc:	6013      	str	r3, [r2, #0]
}
    57ce:	bf00      	nop
    57d0:	3714      	adds	r7, #20
    57d2:	46bd      	mov	sp, r7
    57d4:	bc80      	pop	{r7}
    57d6:	4770      	bx	lr
    57d8:	40007400 	.word	0x40007400

000057dc <DAC_SetDualChannelData>:
  * @param  Data1: Data for DAC Channel1 to be loaded in the selected data 
  *   holding register.
  * @retval None
  */
void DAC_SetDualChannelData(uint32_t DAC_Align, uint16_t Data2, uint16_t Data1)
{
    57dc:	b480      	push	{r7}
    57de:	b085      	sub	sp, #20
    57e0:	af00      	add	r7, sp, #0
    57e2:	6078      	str	r0, [r7, #4]
    57e4:	460b      	mov	r3, r1
    57e6:	807b      	strh	r3, [r7, #2]
    57e8:	4613      	mov	r3, r2
    57ea:	803b      	strh	r3, [r7, #0]
  uint32_t data = 0, tmp = 0;
    57ec:	2300      	movs	r3, #0
    57ee:	60fb      	str	r3, [r7, #12]
    57f0:	2300      	movs	r3, #0
    57f2:	60bb      	str	r3, [r7, #8]
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data1));
  assert_param(IS_DAC_DATA(Data2));
  
  /* Calculate and set dual DAC data holding register value */
  if (DAC_Align == DAC_Align_8b_R)
    57f4:	687b      	ldr	r3, [r7, #4]
    57f6:	2b08      	cmp	r3, #8
    57f8:	d105      	bne.n	5806 <DAC_SetDualChannelData+0x2a>
  {
    data = ((uint32_t)Data2 << 8) | Data1; 
    57fa:	887b      	ldrh	r3, [r7, #2]
    57fc:	021a      	lsls	r2, r3, #8
    57fe:	883b      	ldrh	r3, [r7, #0]
    5800:	4313      	orrs	r3, r2
    5802:	60fb      	str	r3, [r7, #12]
    5804:	e004      	b.n	5810 <DAC_SetDualChannelData+0x34>
  }
  else
  {
    data = ((uint32_t)Data2 << 16) | Data1;
    5806:	887b      	ldrh	r3, [r7, #2]
    5808:	041a      	lsls	r2, r3, #16
    580a:	883b      	ldrh	r3, [r7, #0]
    580c:	4313      	orrs	r3, r2
    580e:	60fb      	str	r3, [r7, #12]
  }
  
  tmp = (uint32_t)DAC_BASE;
    5810:	4b07      	ldr	r3, [pc, #28]	; (5830 <DAC_SetDualChannelData+0x54>)
    5812:	60bb      	str	r3, [r7, #8]
  tmp += DHR12RD_OFFSET + DAC_Align;
    5814:	687a      	ldr	r2, [r7, #4]
    5816:	68bb      	ldr	r3, [r7, #8]
    5818:	4413      	add	r3, r2
    581a:	3320      	adds	r3, #32
    581c:	60bb      	str	r3, [r7, #8]

  /* Set the dual DAC selected data holding register */
  *(__IO uint32_t *)tmp = data;
    581e:	68bb      	ldr	r3, [r7, #8]
    5820:	68fa      	ldr	r2, [r7, #12]
    5822:	601a      	str	r2, [r3, #0]
}
    5824:	bf00      	nop
    5826:	3714      	adds	r7, #20
    5828:	46bd      	mov	sp, r7
    582a:	bc80      	pop	{r7}
    582c:	4770      	bx	lr
    582e:	bf00      	nop
    5830:	40007400 	.word	0x40007400

00005834 <DAC_GetDataOutputValue>:
  *     @arg DAC_Channel_1: DAC Channel1 selected
  *     @arg DAC_Channel_2: DAC Channel2 selected
  * @retval The selected DAC channel data output value.
  */
uint16_t DAC_GetDataOutputValue(uint32_t DAC_Channel)
{
    5834:	b480      	push	{r7}
    5836:	b085      	sub	sp, #20
    5838:	af00      	add	r7, sp, #0
    583a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmp = 0;
    583c:	2300      	movs	r3, #0
    583e:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  
  tmp = (uint32_t) DAC_BASE ;
    5840:	4b07      	ldr	r3, [pc, #28]	; (5860 <DAC_GetDataOutputValue+0x2c>)
    5842:	60fb      	str	r3, [r7, #12]
  tmp += DOR_OFFSET + ((uint32_t)DAC_Channel >> 2);
    5844:	687b      	ldr	r3, [r7, #4]
    5846:	089a      	lsrs	r2, r3, #2
    5848:	68fb      	ldr	r3, [r7, #12]
    584a:	4413      	add	r3, r2
    584c:	332c      	adds	r3, #44	; 0x2c
    584e:	60fb      	str	r3, [r7, #12]
  
  /* Returns the DAC channel data output register value */
  return (uint16_t) (*(__IO uint32_t*) tmp);
    5850:	68fb      	ldr	r3, [r7, #12]
    5852:	681b      	ldr	r3, [r3, #0]
    5854:	b29b      	uxth	r3, r3
}
    5856:	4618      	mov	r0, r3
    5858:	3714      	adds	r7, #20
    585a:	46bd      	mov	sp, r7
    585c:	bc80      	pop	{r7}
    585e:	4770      	bx	lr
    5860:	40007400 	.word	0x40007400

00005864 <NVIC_PriorityGroupConfig>:
  *     @arg NVIC_PriorityGroup_4: 4 bits for pre-emption priority
  *                                0 bits for subpriority
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
    5864:	b480      	push	{r7}
    5866:	b083      	sub	sp, #12
    5868:	af00      	add	r7, sp, #0
    586a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
    586c:	4a05      	ldr	r2, [pc, #20]	; (5884 <NVIC_PriorityGroupConfig+0x20>)
    586e:	687b      	ldr	r3, [r7, #4]
    5870:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
    5874:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
    5878:	60d3      	str	r3, [r2, #12]
}
    587a:	bf00      	nop
    587c:	370c      	adds	r7, #12
    587e:	46bd      	mov	sp, r7
    5880:	bc80      	pop	{r7}
    5882:	4770      	bx	lr
    5884:	e000ed00 	.word	0xe000ed00

00005888 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
    5888:	b480      	push	{r7}
    588a:	b087      	sub	sp, #28
    588c:	af00      	add	r7, sp, #0
    588e:	6078      	str	r0, [r7, #4]
  uint32_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
    5890:	2300      	movs	r3, #0
    5892:	617b      	str	r3, [r7, #20]
    5894:	2300      	movs	r3, #0
    5896:	613b      	str	r3, [r7, #16]
    5898:	230f      	movs	r3, #15
    589a:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
    589c:	687b      	ldr	r3, [r7, #4]
    589e:	78db      	ldrb	r3, [r3, #3]
    58a0:	2b00      	cmp	r3, #0
    58a2:	d03a      	beq.n	591a <NVIC_Init+0x92>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
    58a4:	4b27      	ldr	r3, [pc, #156]	; (5944 <NVIC_Init+0xbc>)
    58a6:	68db      	ldr	r3, [r3, #12]
    58a8:	43db      	mvns	r3, r3
    58aa:	0a1b      	lsrs	r3, r3, #8
    58ac:	f003 0307 	and.w	r3, r3, #7
    58b0:	617b      	str	r3, [r7, #20]
    tmppre = (0x4 - tmppriority);
    58b2:	697b      	ldr	r3, [r7, #20]
    58b4:	f1c3 0304 	rsb	r3, r3, #4
    58b8:	613b      	str	r3, [r7, #16]
    tmpsub = tmpsub >> tmppriority;
    58ba:	68fa      	ldr	r2, [r7, #12]
    58bc:	697b      	ldr	r3, [r7, #20]
    58be:	fa22 f303 	lsr.w	r3, r2, r3
    58c2:	60fb      	str	r3, [r7, #12]

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    58c4:	687b      	ldr	r3, [r7, #4]
    58c6:	785b      	ldrb	r3, [r3, #1]
    58c8:	461a      	mov	r2, r3
    58ca:	693b      	ldr	r3, [r7, #16]
    58cc:	fa02 f303 	lsl.w	r3, r2, r3
    58d0:	617b      	str	r3, [r7, #20]
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
    58d2:	687b      	ldr	r3, [r7, #4]
    58d4:	789b      	ldrb	r3, [r3, #2]
    58d6:	461a      	mov	r2, r3
    58d8:	68fb      	ldr	r3, [r7, #12]
    58da:	4013      	ands	r3, r2
    58dc:	697a      	ldr	r2, [r7, #20]
    58de:	4313      	orrs	r3, r2
    58e0:	617b      	str	r3, [r7, #20]
    tmppriority = tmppriority << 0x04;
    58e2:	697b      	ldr	r3, [r7, #20]
    58e4:	011b      	lsls	r3, r3, #4
    58e6:	617b      	str	r3, [r7, #20]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    58e8:	4a17      	ldr	r2, [pc, #92]	; (5948 <NVIC_Init+0xc0>)
    58ea:	687b      	ldr	r3, [r7, #4]
    58ec:	781b      	ldrb	r3, [r3, #0]
    58ee:	6979      	ldr	r1, [r7, #20]
    58f0:	b2c9      	uxtb	r1, r1
    58f2:	4413      	add	r3, r2
    58f4:	460a      	mov	r2, r1
    58f6:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
    58fa:	687b      	ldr	r3, [r7, #4]
    58fc:	781b      	ldrb	r3, [r3, #0]
    58fe:	f003 031f 	and.w	r3, r3, #31
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
    5902:	4911      	ldr	r1, [pc, #68]	; (5948 <NVIC_Init+0xc0>)
    5904:	687a      	ldr	r2, [r7, #4]
    5906:	7812      	ldrb	r2, [r2, #0]
    5908:	0952      	lsrs	r2, r2, #5
    590a:	b2d2      	uxtb	r2, r2
    590c:	4610      	mov	r0, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
    590e:	2201      	movs	r2, #1
    5910:	fa02 f303 	lsl.w	r3, r2, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
    5914:	f841 3020 	str.w	r3, [r1, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
    5918:	e00f      	b.n	593a <NVIC_Init+0xb2>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
    591a:	687b      	ldr	r3, [r7, #4]
    591c:	781b      	ldrb	r3, [r3, #0]
    591e:	f003 031f 	and.w	r3, r3, #31
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
    5922:	4909      	ldr	r1, [pc, #36]	; (5948 <NVIC_Init+0xc0>)
    5924:	687a      	ldr	r2, [r7, #4]
    5926:	7812      	ldrb	r2, [r2, #0]
    5928:	0952      	lsrs	r2, r2, #5
    592a:	b2d2      	uxtb	r2, r2
    592c:	4610      	mov	r0, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
    592e:	2201      	movs	r2, #1
    5930:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
    5932:	f100 0320 	add.w	r3, r0, #32
    5936:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    593a:	bf00      	nop
    593c:	371c      	adds	r7, #28
    593e:	46bd      	mov	sp, r7
    5940:	bc80      	pop	{r7}
    5942:	4770      	bx	lr
    5944:	e000ed00 	.word	0xe000ed00
    5948:	e000e100 	.word	0xe000e100

0000594c <NVIC_SetVectorTable>:
  * @param  Offset: Vector Table base offset field. This value must be a multiple 
  *         of 0x200.
  * @retval None
  */
void NVIC_SetVectorTable(uint32_t NVIC_VectTab, uint32_t Offset)
{ 
    594c:	b480      	push	{r7}
    594e:	b083      	sub	sp, #12
    5950:	af00      	add	r7, sp, #0
    5952:	6078      	str	r0, [r7, #4]
    5954:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (uint32_t)0x1FFFFF80);
    5956:	683b      	ldr	r3, [r7, #0]
    5958:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
    595c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
    5960:	4904      	ldr	r1, [pc, #16]	; (5974 <NVIC_SetVectorTable+0x28>)
    5962:	687a      	ldr	r2, [r7, #4]
    5964:	4313      	orrs	r3, r2
    5966:	608b      	str	r3, [r1, #8]
}
    5968:	bf00      	nop
    596a:	370c      	adds	r7, #12
    596c:	46bd      	mov	sp, r7
    596e:	bc80      	pop	{r7}
    5970:	4770      	bx	lr
    5972:	bf00      	nop
    5974:	e000ed00 	.word	0xe000ed00

00005978 <NVIC_SystemLPConfig>:
  *     @arg NVIC_LP_SLEEPONEXIT
  * @param  NewState: new state of LP condition. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void NVIC_SystemLPConfig(uint8_t LowPowerMode, FunctionalState NewState)
{
    5978:	b480      	push	{r7}
    597a:	b083      	sub	sp, #12
    597c:	af00      	add	r7, sp, #0
    597e:	4603      	mov	r3, r0
    5980:	460a      	mov	r2, r1
    5982:	71fb      	strb	r3, [r7, #7]
    5984:	4613      	mov	r3, r2
    5986:	71bb      	strb	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
    5988:	79bb      	ldrb	r3, [r7, #6]
    598a:	2b00      	cmp	r3, #0
    598c:	d006      	beq.n	599c <NVIC_SystemLPConfig+0x24>
  {
    SCB->SCR |= LowPowerMode;
    598e:	4b09      	ldr	r3, [pc, #36]	; (59b4 <NVIC_SystemLPConfig+0x3c>)
    5990:	691a      	ldr	r2, [r3, #16]
    5992:	79fb      	ldrb	r3, [r7, #7]
    5994:	4907      	ldr	r1, [pc, #28]	; (59b4 <NVIC_SystemLPConfig+0x3c>)
    5996:	4313      	orrs	r3, r2
    5998:	610b      	str	r3, [r1, #16]
  }
  else
  {
    SCB->SCR &= (uint32_t)(~(uint32_t)LowPowerMode);
  }
}
    599a:	e006      	b.n	59aa <NVIC_SystemLPConfig+0x32>
    SCB->SCR &= (uint32_t)(~(uint32_t)LowPowerMode);
    599c:	4b05      	ldr	r3, [pc, #20]	; (59b4 <NVIC_SystemLPConfig+0x3c>)
    599e:	691a      	ldr	r2, [r3, #16]
    59a0:	79fb      	ldrb	r3, [r7, #7]
    59a2:	43db      	mvns	r3, r3
    59a4:	4903      	ldr	r1, [pc, #12]	; (59b4 <NVIC_SystemLPConfig+0x3c>)
    59a6:	4013      	ands	r3, r2
    59a8:	610b      	str	r3, [r1, #16]
}
    59aa:	bf00      	nop
    59ac:	370c      	adds	r7, #12
    59ae:	46bd      	mov	sp, r7
    59b0:	bc80      	pop	{r7}
    59b2:	4770      	bx	lr
    59b4:	e000ed00 	.word	0xe000ed00

000059b8 <SysTick_CLKSourceConfig>:
  *     @arg SysTick_CLKSource_HCLK_Div8: AHB clock divided by 8 selected as SysTick clock source.
  *     @arg SysTick_CLKSource_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)
{
    59b8:	b480      	push	{r7}
    59ba:	b083      	sub	sp, #12
    59bc:	af00      	add	r7, sp, #0
    59be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
    59c0:	687b      	ldr	r3, [r7, #4]
    59c2:	2b04      	cmp	r3, #4
    59c4:	d106      	bne.n	59d4 <SysTick_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
    59c6:	4b09      	ldr	r3, [pc, #36]	; (59ec <SysTick_CLKSourceConfig+0x34>)
    59c8:	681b      	ldr	r3, [r3, #0]
    59ca:	4a08      	ldr	r2, [pc, #32]	; (59ec <SysTick_CLKSourceConfig+0x34>)
    59cc:	f043 0304 	orr.w	r3, r3, #4
    59d0:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
  }
}
    59d2:	e005      	b.n	59e0 <SysTick_CLKSourceConfig+0x28>
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
    59d4:	4b05      	ldr	r3, [pc, #20]	; (59ec <SysTick_CLKSourceConfig+0x34>)
    59d6:	681b      	ldr	r3, [r3, #0]
    59d8:	4a04      	ldr	r2, [pc, #16]	; (59ec <SysTick_CLKSourceConfig+0x34>)
    59da:	f023 0304 	bic.w	r3, r3, #4
    59de:	6013      	str	r3, [r2, #0]
}
    59e0:	bf00      	nop
    59e2:	370c      	adds	r7, #12
    59e4:	46bd      	mov	sp, r7
    59e6:	bc80      	pop	{r7}
    59e8:	4770      	bx	lr
    59ea:	bf00      	nop
    59ec:	e000e010 	.word	0xe000e010

000059f0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
    59f0:	b480      	push	{r7}
    59f2:	b083      	sub	sp, #12
    59f4:	af00      	add	r7, sp, #0
    59f6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    59f8:	687b      	ldr	r3, [r7, #4]
    59fa:	f103 0208 	add.w	r2, r3, #8
    59fe:	687b      	ldr	r3, [r7, #4]
    5a00:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
    5a02:	687b      	ldr	r3, [r7, #4]
    5a04:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    5a08:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    5a0a:	687b      	ldr	r3, [r7, #4]
    5a0c:	f103 0208 	add.w	r2, r3, #8
    5a10:	687b      	ldr	r3, [r7, #4]
    5a12:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    5a14:	687b      	ldr	r3, [r7, #4]
    5a16:	f103 0208 	add.w	r2, r3, #8
    5a1a:	687b      	ldr	r3, [r7, #4]
    5a1c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
    5a1e:	687b      	ldr	r3, [r7, #4]
    5a20:	2200      	movs	r2, #0
    5a22:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
    5a24:	bf00      	nop
    5a26:	370c      	adds	r7, #12
    5a28:	46bd      	mov	sp, r7
    5a2a:	bc80      	pop	{r7}
    5a2c:	4770      	bx	lr

00005a2e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
    5a2e:	b480      	push	{r7}
    5a30:	b083      	sub	sp, #12
    5a32:	af00      	add	r7, sp, #0
    5a34:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
    5a36:	687b      	ldr	r3, [r7, #4]
    5a38:	2200      	movs	r2, #0
    5a3a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
    5a3c:	bf00      	nop
    5a3e:	370c      	adds	r7, #12
    5a40:	46bd      	mov	sp, r7
    5a42:	bc80      	pop	{r7}
    5a44:	4770      	bx	lr

00005a46 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    5a46:	b480      	push	{r7}
    5a48:	b085      	sub	sp, #20
    5a4a:	af00      	add	r7, sp, #0
    5a4c:	6078      	str	r0, [r7, #4]
    5a4e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
    5a50:	687b      	ldr	r3, [r7, #4]
    5a52:	685b      	ldr	r3, [r3, #4]
    5a54:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
    5a56:	683b      	ldr	r3, [r7, #0]
    5a58:	68fa      	ldr	r2, [r7, #12]
    5a5a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
    5a5c:	68fb      	ldr	r3, [r7, #12]
    5a5e:	689a      	ldr	r2, [r3, #8]
    5a60:	683b      	ldr	r3, [r7, #0]
    5a62:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
    5a64:	68fb      	ldr	r3, [r7, #12]
    5a66:	689b      	ldr	r3, [r3, #8]
    5a68:	683a      	ldr	r2, [r7, #0]
    5a6a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
    5a6c:	68fb      	ldr	r3, [r7, #12]
    5a6e:	683a      	ldr	r2, [r7, #0]
    5a70:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    5a72:	683b      	ldr	r3, [r7, #0]
    5a74:	687a      	ldr	r2, [r7, #4]
    5a76:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
    5a78:	687b      	ldr	r3, [r7, #4]
    5a7a:	681b      	ldr	r3, [r3, #0]
    5a7c:	1c5a      	adds	r2, r3, #1
    5a7e:	687b      	ldr	r3, [r7, #4]
    5a80:	601a      	str	r2, [r3, #0]
}
    5a82:	bf00      	nop
    5a84:	3714      	adds	r7, #20
    5a86:	46bd      	mov	sp, r7
    5a88:	bc80      	pop	{r7}
    5a8a:	4770      	bx	lr

00005a8c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    5a8c:	b480      	push	{r7}
    5a8e:	b085      	sub	sp, #20
    5a90:	af00      	add	r7, sp, #0
    5a92:	6078      	str	r0, [r7, #4]
    5a94:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
    5a96:	683b      	ldr	r3, [r7, #0]
    5a98:	681b      	ldr	r3, [r3, #0]
    5a9a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
    5a9c:	68bb      	ldr	r3, [r7, #8]
    5a9e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    5aa2:	d103      	bne.n	5aac <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
    5aa4:	687b      	ldr	r3, [r7, #4]
    5aa6:	691b      	ldr	r3, [r3, #16]
    5aa8:	60fb      	str	r3, [r7, #12]
    5aaa:	e00c      	b.n	5ac6 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    5aac:	687b      	ldr	r3, [r7, #4]
    5aae:	3308      	adds	r3, #8
    5ab0:	60fb      	str	r3, [r7, #12]
    5ab2:	e002      	b.n	5aba <vListInsert+0x2e>
    5ab4:	68fb      	ldr	r3, [r7, #12]
    5ab6:	685b      	ldr	r3, [r3, #4]
    5ab8:	60fb      	str	r3, [r7, #12]
    5aba:	68fb      	ldr	r3, [r7, #12]
    5abc:	685b      	ldr	r3, [r3, #4]
    5abe:	681b      	ldr	r3, [r3, #0]
    5ac0:	68ba      	ldr	r2, [r7, #8]
    5ac2:	429a      	cmp	r2, r3
    5ac4:	d2f6      	bcs.n	5ab4 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
    5ac6:	68fb      	ldr	r3, [r7, #12]
    5ac8:	685a      	ldr	r2, [r3, #4]
    5aca:	683b      	ldr	r3, [r7, #0]
    5acc:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
    5ace:	683b      	ldr	r3, [r7, #0]
    5ad0:	685b      	ldr	r3, [r3, #4]
    5ad2:	683a      	ldr	r2, [r7, #0]
    5ad4:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
    5ad6:	683b      	ldr	r3, [r7, #0]
    5ad8:	68fa      	ldr	r2, [r7, #12]
    5ada:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
    5adc:	68fb      	ldr	r3, [r7, #12]
    5ade:	683a      	ldr	r2, [r7, #0]
    5ae0:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    5ae2:	683b      	ldr	r3, [r7, #0]
    5ae4:	687a      	ldr	r2, [r7, #4]
    5ae6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
    5ae8:	687b      	ldr	r3, [r7, #4]
    5aea:	681b      	ldr	r3, [r3, #0]
    5aec:	1c5a      	adds	r2, r3, #1
    5aee:	687b      	ldr	r3, [r7, #4]
    5af0:	601a      	str	r2, [r3, #0]
}
    5af2:	bf00      	nop
    5af4:	3714      	adds	r7, #20
    5af6:	46bd      	mov	sp, r7
    5af8:	bc80      	pop	{r7}
    5afa:	4770      	bx	lr

00005afc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
    5afc:	b480      	push	{r7}
    5afe:	b085      	sub	sp, #20
    5b00:	af00      	add	r7, sp, #0
    5b02:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
    5b04:	687b      	ldr	r3, [r7, #4]
    5b06:	691b      	ldr	r3, [r3, #16]
    5b08:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
    5b0a:	687b      	ldr	r3, [r7, #4]
    5b0c:	685b      	ldr	r3, [r3, #4]
    5b0e:	687a      	ldr	r2, [r7, #4]
    5b10:	6892      	ldr	r2, [r2, #8]
    5b12:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
    5b14:	687b      	ldr	r3, [r7, #4]
    5b16:	689b      	ldr	r3, [r3, #8]
    5b18:	687a      	ldr	r2, [r7, #4]
    5b1a:	6852      	ldr	r2, [r2, #4]
    5b1c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
    5b1e:	68fb      	ldr	r3, [r7, #12]
    5b20:	685b      	ldr	r3, [r3, #4]
    5b22:	687a      	ldr	r2, [r7, #4]
    5b24:	429a      	cmp	r2, r3
    5b26:	d103      	bne.n	5b30 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
    5b28:	687b      	ldr	r3, [r7, #4]
    5b2a:	689a      	ldr	r2, [r3, #8]
    5b2c:	68fb      	ldr	r3, [r7, #12]
    5b2e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
    5b30:	687b      	ldr	r3, [r7, #4]
    5b32:	2200      	movs	r2, #0
    5b34:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
    5b36:	68fb      	ldr	r3, [r7, #12]
    5b38:	681b      	ldr	r3, [r3, #0]
    5b3a:	1e5a      	subs	r2, r3, #1
    5b3c:	68fb      	ldr	r3, [r7, #12]
    5b3e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
    5b40:	68fb      	ldr	r3, [r7, #12]
    5b42:	681b      	ldr	r3, [r3, #0]
}
    5b44:	4618      	mov	r0, r3
    5b46:	3714      	adds	r7, #20
    5b48:	46bd      	mov	sp, r7
    5b4a:	bc80      	pop	{r7}
    5b4c:	4770      	bx	lr
	...

00005b50 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
    5b50:	b580      	push	{r7, lr}
    5b52:	b084      	sub	sp, #16
    5b54:	af00      	add	r7, sp, #0
    5b56:	6078      	str	r0, [r7, #4]
    5b58:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    5b5a:	687b      	ldr	r3, [r7, #4]
    5b5c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );

	taskENTER_CRITICAL();
    5b5e:	f002 ffff 	bl	8b60 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
    5b62:	68fb      	ldr	r3, [r7, #12]
    5b64:	681a      	ldr	r2, [r3, #0]
    5b66:	68fb      	ldr	r3, [r7, #12]
    5b68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    5b6a:	68f9      	ldr	r1, [r7, #12]
    5b6c:	6c09      	ldr	r1, [r1, #64]	; 0x40
    5b6e:	fb01 f303 	mul.w	r3, r1, r3
    5b72:	441a      	add	r2, r3
    5b74:	68fb      	ldr	r3, [r7, #12]
    5b76:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
    5b78:	68fb      	ldr	r3, [r7, #12]
    5b7a:	2200      	movs	r2, #0
    5b7c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
    5b7e:	68fb      	ldr	r3, [r7, #12]
    5b80:	681a      	ldr	r2, [r3, #0]
    5b82:	68fb      	ldr	r3, [r7, #12]
    5b84:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
    5b86:	68fb      	ldr	r3, [r7, #12]
    5b88:	681a      	ldr	r2, [r3, #0]
    5b8a:	68fb      	ldr	r3, [r7, #12]
    5b8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    5b8e:	3b01      	subs	r3, #1
    5b90:	68f9      	ldr	r1, [r7, #12]
    5b92:	6c09      	ldr	r1, [r1, #64]	; 0x40
    5b94:	fb01 f303 	mul.w	r3, r1, r3
    5b98:	441a      	add	r2, r3
    5b9a:	68fb      	ldr	r3, [r7, #12]
    5b9c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
    5b9e:	68fb      	ldr	r3, [r7, #12]
    5ba0:	22ff      	movs	r2, #255	; 0xff
    5ba2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
    5ba6:	68fb      	ldr	r3, [r7, #12]
    5ba8:	22ff      	movs	r2, #255	; 0xff
    5baa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
    5bae:	683b      	ldr	r3, [r7, #0]
    5bb0:	2b00      	cmp	r3, #0
    5bb2:	d114      	bne.n	5bde <xQueueGenericReset+0x8e>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    5bb4:	68fb      	ldr	r3, [r7, #12]
    5bb6:	691b      	ldr	r3, [r3, #16]
    5bb8:	2b00      	cmp	r3, #0
    5bba:	d01a      	beq.n	5bf2 <xQueueGenericReset+0xa2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    5bbc:	68fb      	ldr	r3, [r7, #12]
    5bbe:	3310      	adds	r3, #16
    5bc0:	4618      	mov	r0, r3
    5bc2:	f001 fcc7 	bl	7554 <xTaskRemoveFromEventList>
    5bc6:	4603      	mov	r3, r0
    5bc8:	2b00      	cmp	r3, #0
    5bca:	d012      	beq.n	5bf2 <xQueueGenericReset+0xa2>
				{
					queueYIELD_IF_USING_PREEMPTION();
    5bcc:	4b0c      	ldr	r3, [pc, #48]	; (5c00 <xQueueGenericReset+0xb0>)
    5bce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    5bd2:	601a      	str	r2, [r3, #0]
    5bd4:	f3bf 8f4f 	dsb	sy
    5bd8:	f3bf 8f6f 	isb	sy
    5bdc:	e009      	b.n	5bf2 <xQueueGenericReset+0xa2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
    5bde:	68fb      	ldr	r3, [r7, #12]
    5be0:	3310      	adds	r3, #16
    5be2:	4618      	mov	r0, r3
    5be4:	f7ff ff04 	bl	59f0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
    5be8:	68fb      	ldr	r3, [r7, #12]
    5bea:	3324      	adds	r3, #36	; 0x24
    5bec:	4618      	mov	r0, r3
    5bee:	f7ff feff 	bl	59f0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
    5bf2:	f002 ffcf 	bl	8b94 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
    5bf6:	2301      	movs	r3, #1
}
    5bf8:	4618      	mov	r0, r3
    5bfa:	3710      	adds	r7, #16
    5bfc:	46bd      	mov	sp, r7
    5bfe:	bd80      	pop	{r7, pc}
    5c00:	e000ed04 	.word	0xe000ed04

00005c04 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
    5c04:	b580      	push	{r7, lr}
    5c06:	b08a      	sub	sp, #40	; 0x28
    5c08:	af02      	add	r7, sp, #8
    5c0a:	60f8      	str	r0, [r7, #12]
    5c0c:	60b9      	str	r1, [r7, #8]
    5c0e:	4613      	mov	r3, r2
    5c10:	71fb      	strb	r3, [r7, #7]
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );

		if( uxItemSize == ( UBaseType_t ) 0 )
    5c12:	68bb      	ldr	r3, [r7, #8]
    5c14:	2b00      	cmp	r3, #0
    5c16:	d102      	bne.n	5c1e <xQueueGenericCreate+0x1a>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
    5c18:	2300      	movs	r3, #0
    5c1a:	61fb      	str	r3, [r7, #28]
    5c1c:	e004      	b.n	5c28 <xQueueGenericCreate+0x24>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    5c1e:	68fb      	ldr	r3, [r7, #12]
    5c20:	68ba      	ldr	r2, [r7, #8]
    5c22:	fb02 f303 	mul.w	r3, r2, r3
    5c26:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
    5c28:	69fb      	ldr	r3, [r7, #28]
    5c2a:	3348      	adds	r3, #72	; 0x48
    5c2c:	4618      	mov	r0, r3
    5c2e:	f7fa fa6d 	bl	10c <pvPortMalloc>
    5c32:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
    5c34:	69bb      	ldr	r3, [r7, #24]
    5c36:	2b00      	cmp	r3, #0
    5c38:	d00b      	beq.n	5c52 <xQueueGenericCreate+0x4e>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
    5c3a:	69bb      	ldr	r3, [r7, #24]
    5c3c:	3348      	adds	r3, #72	; 0x48
    5c3e:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
    5c40:	79fa      	ldrb	r2, [r7, #7]
    5c42:	69bb      	ldr	r3, [r7, #24]
    5c44:	9300      	str	r3, [sp, #0]
    5c46:	4613      	mov	r3, r2
    5c48:	697a      	ldr	r2, [r7, #20]
    5c4a:	68b9      	ldr	r1, [r7, #8]
    5c4c:	68f8      	ldr	r0, [r7, #12]
    5c4e:	f000 f805 	bl	5c5c <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
    5c52:	69bb      	ldr	r3, [r7, #24]
	}
    5c54:	4618      	mov	r0, r3
    5c56:	3720      	adds	r7, #32
    5c58:	46bd      	mov	sp, r7
    5c5a:	bd80      	pop	{r7, pc}

00005c5c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
    5c5c:	b580      	push	{r7, lr}
    5c5e:	b084      	sub	sp, #16
    5c60:	af00      	add	r7, sp, #0
    5c62:	60f8      	str	r0, [r7, #12]
    5c64:	60b9      	str	r1, [r7, #8]
    5c66:	607a      	str	r2, [r7, #4]
    5c68:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
    5c6a:	68bb      	ldr	r3, [r7, #8]
    5c6c:	2b00      	cmp	r3, #0
    5c6e:	d103      	bne.n	5c78 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
    5c70:	69bb      	ldr	r3, [r7, #24]
    5c72:	69ba      	ldr	r2, [r7, #24]
    5c74:	601a      	str	r2, [r3, #0]
    5c76:	e002      	b.n	5c7e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
    5c78:	69bb      	ldr	r3, [r7, #24]
    5c7a:	687a      	ldr	r2, [r7, #4]
    5c7c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
    5c7e:	69bb      	ldr	r3, [r7, #24]
    5c80:	68fa      	ldr	r2, [r7, #12]
    5c82:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
    5c84:	69bb      	ldr	r3, [r7, #24]
    5c86:	68ba      	ldr	r2, [r7, #8]
    5c88:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
    5c8a:	2101      	movs	r1, #1
    5c8c:	69b8      	ldr	r0, [r7, #24]
    5c8e:	f7ff ff5f 	bl	5b50 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
    5c92:	bf00      	nop
    5c94:	3710      	adds	r7, #16
    5c96:	46bd      	mov	sp, r7
    5c98:	bd80      	pop	{r7, pc}

00005c9a <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
    5c9a:	b580      	push	{r7, lr}
    5c9c:	b082      	sub	sp, #8
    5c9e:	af00      	add	r7, sp, #0
    5ca0:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
    5ca2:	687b      	ldr	r3, [r7, #4]
    5ca4:	2b00      	cmp	r3, #0
    5ca6:	d00e      	beq.n	5cc6 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
    5ca8:	687b      	ldr	r3, [r7, #4]
    5caa:	2200      	movs	r2, #0
    5cac:	605a      	str	r2, [r3, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
    5cae:	687b      	ldr	r3, [r7, #4]
    5cb0:	2200      	movs	r2, #0
    5cb2:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.uxRecursiveCallCount = 0;
    5cb4:	687b      	ldr	r3, [r7, #4]
    5cb6:	2200      	movs	r2, #0
    5cb8:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
    5cba:	2300      	movs	r3, #0
    5cbc:	2200      	movs	r2, #0
    5cbe:	2100      	movs	r1, #0
    5cc0:	6878      	ldr	r0, [r7, #4]
    5cc2:	f000 f81c 	bl	5cfe <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
    5cc6:	bf00      	nop
    5cc8:	3708      	adds	r7, #8
    5cca:	46bd      	mov	sp, r7
    5ccc:	bd80      	pop	{r7, pc}

00005cce <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
    5cce:	b580      	push	{r7, lr}
    5cd0:	b086      	sub	sp, #24
    5cd2:	af00      	add	r7, sp, #0
    5cd4:	4603      	mov	r3, r0
    5cd6:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
    5cd8:	2301      	movs	r3, #1
    5cda:	617b      	str	r3, [r7, #20]
    5cdc:	2300      	movs	r3, #0
    5cde:	613b      	str	r3, [r7, #16]

		pxNewQueue = ( Queue_t * ) xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
    5ce0:	79fb      	ldrb	r3, [r7, #7]
    5ce2:	461a      	mov	r2, r3
    5ce4:	6939      	ldr	r1, [r7, #16]
    5ce6:	6978      	ldr	r0, [r7, #20]
    5ce8:	f7ff ff8c 	bl	5c04 <xQueueGenericCreate>
    5cec:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
    5cee:	68f8      	ldr	r0, [r7, #12]
    5cf0:	f7ff ffd3 	bl	5c9a <prvInitialiseMutex>

		return pxNewQueue;
    5cf4:	68fb      	ldr	r3, [r7, #12]
	}
    5cf6:	4618      	mov	r0, r3
    5cf8:	3718      	adds	r7, #24
    5cfa:	46bd      	mov	sp, r7
    5cfc:	bd80      	pop	{r7, pc}

00005cfe <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
    5cfe:	b580      	push	{r7, lr}
    5d00:	b08a      	sub	sp, #40	; 0x28
    5d02:	af00      	add	r7, sp, #0
    5d04:	60f8      	str	r0, [r7, #12]
    5d06:	60b9      	str	r1, [r7, #8]
    5d08:	607a      	str	r2, [r7, #4]
    5d0a:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
    5d0c:	2300      	movs	r3, #0
    5d0e:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    5d10:	68fb      	ldr	r3, [r7, #12]
    5d12:	623b      	str	r3, [r7, #32]
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
    5d14:	f002 ff24 	bl	8b60 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    5d18:	6a3b      	ldr	r3, [r7, #32]
    5d1a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    5d1c:	6a3b      	ldr	r3, [r7, #32]
    5d1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    5d20:	429a      	cmp	r2, r3
    5d22:	d302      	bcc.n	5d2a <xQueueGenericSend+0x2c>
    5d24:	683b      	ldr	r3, [r7, #0]
    5d26:	2b02      	cmp	r3, #2
    5d28:	d129      	bne.n	5d7e <xQueueGenericSend+0x80>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    5d2a:	683a      	ldr	r2, [r7, #0]
    5d2c:	68b9      	ldr	r1, [r7, #8]
    5d2e:	6a38      	ldr	r0, [r7, #32]
    5d30:	f000 fc2c 	bl	658c <prvCopyDataToQueue>
    5d34:	61f8      	str	r0, [r7, #28]
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    5d36:	6a3b      	ldr	r3, [r7, #32]
    5d38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    5d3a:	2b00      	cmp	r3, #0
    5d3c:	d010      	beq.n	5d60 <xQueueGenericSend+0x62>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    5d3e:	6a3b      	ldr	r3, [r7, #32]
    5d40:	3324      	adds	r3, #36	; 0x24
    5d42:	4618      	mov	r0, r3
    5d44:	f001 fc06 	bl	7554 <xTaskRemoveFromEventList>
    5d48:	4603      	mov	r3, r0
    5d4a:	2b00      	cmp	r3, #0
    5d4c:	d013      	beq.n	5d76 <xQueueGenericSend+0x78>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
    5d4e:	4b40      	ldr	r3, [pc, #256]	; (5e50 <xQueueGenericSend+0x152>)
    5d50:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    5d54:	601a      	str	r2, [r3, #0]
    5d56:	f3bf 8f4f 	dsb	sy
    5d5a:	f3bf 8f6f 	isb	sy
    5d5e:	e00a      	b.n	5d76 <xQueueGenericSend+0x78>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
    5d60:	69fb      	ldr	r3, [r7, #28]
    5d62:	2b00      	cmp	r3, #0
    5d64:	d007      	beq.n	5d76 <xQueueGenericSend+0x78>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
    5d66:	4b3a      	ldr	r3, [pc, #232]	; (5e50 <xQueueGenericSend+0x152>)
    5d68:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    5d6c:	601a      	str	r2, [r3, #0]
    5d6e:	f3bf 8f4f 	dsb	sy
    5d72:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
    5d76:	f002 ff0d 	bl	8b94 <vPortExitCritical>
				return pdPASS;
    5d7a:	2301      	movs	r3, #1
    5d7c:	e063      	b.n	5e46 <xQueueGenericSend+0x148>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    5d7e:	687b      	ldr	r3, [r7, #4]
    5d80:	2b00      	cmp	r3, #0
    5d82:	d103      	bne.n	5d8c <xQueueGenericSend+0x8e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    5d84:	f002 ff06 	bl	8b94 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
    5d88:	2300      	movs	r3, #0
    5d8a:	e05c      	b.n	5e46 <xQueueGenericSend+0x148>
				}
				else if( xEntryTimeSet == pdFALSE )
    5d8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    5d8e:	2b00      	cmp	r3, #0
    5d90:	d106      	bne.n	5da0 <xQueueGenericSend+0xa2>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
    5d92:	f107 0314 	add.w	r3, r7, #20
    5d96:	4618      	mov	r0, r3
    5d98:	f001 fc8a 	bl	76b0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    5d9c:	2301      	movs	r3, #1
    5d9e:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    5da0:	f002 fef8 	bl	8b94 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    5da4:	f001 f9cc 	bl	7140 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    5da8:	f002 feda 	bl	8b60 <vPortEnterCritical>
    5dac:	6a3b      	ldr	r3, [r7, #32]
    5dae:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
    5db2:	b25b      	sxtb	r3, r3
    5db4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    5db8:	d103      	bne.n	5dc2 <xQueueGenericSend+0xc4>
    5dba:	6a3b      	ldr	r3, [r7, #32]
    5dbc:	2200      	movs	r2, #0
    5dbe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    5dc2:	6a3b      	ldr	r3, [r7, #32]
    5dc4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
    5dc8:	b25b      	sxtb	r3, r3
    5dca:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    5dce:	d103      	bne.n	5dd8 <xQueueGenericSend+0xda>
    5dd0:	6a3b      	ldr	r3, [r7, #32]
    5dd2:	2200      	movs	r2, #0
    5dd4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    5dd8:	f002 fedc 	bl	8b94 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    5ddc:	1d3a      	adds	r2, r7, #4
    5dde:	f107 0314 	add.w	r3, r7, #20
    5de2:	4611      	mov	r1, r2
    5de4:	4618      	mov	r0, r3
    5de6:	f001 fc79 	bl	76dc <xTaskCheckForTimeOut>
    5dea:	4603      	mov	r3, r0
    5dec:	2b00      	cmp	r3, #0
    5dee:	d124      	bne.n	5e3a <xQueueGenericSend+0x13c>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
    5df0:	6a38      	ldr	r0, [r7, #32]
    5df2:	f000 fcd6 	bl	67a2 <prvIsQueueFull>
    5df6:	4603      	mov	r3, r0
    5df8:	2b00      	cmp	r3, #0
    5dfa:	d018      	beq.n	5e2e <xQueueGenericSend+0x130>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
    5dfc:	6a3b      	ldr	r3, [r7, #32]
    5dfe:	3310      	adds	r3, #16
    5e00:	687a      	ldr	r2, [r7, #4]
    5e02:	4611      	mov	r1, r2
    5e04:	4618      	mov	r0, r3
    5e06:	f001 fb71 	bl	74ec <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
    5e0a:	6a38      	ldr	r0, [r7, #32]
    5e0c:	f000 fc4e 	bl	66ac <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
    5e10:	f001 f9a4 	bl	715c <xTaskResumeAll>
    5e14:	4603      	mov	r3, r0
    5e16:	2b00      	cmp	r3, #0
    5e18:	f47f af7c 	bne.w	5d14 <xQueueGenericSend+0x16>
				{
					portYIELD_WITHIN_API();
    5e1c:	4b0c      	ldr	r3, [pc, #48]	; (5e50 <xQueueGenericSend+0x152>)
    5e1e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    5e22:	601a      	str	r2, [r3, #0]
    5e24:	f3bf 8f4f 	dsb	sy
    5e28:	f3bf 8f6f 	isb	sy
    5e2c:	e772      	b.n	5d14 <xQueueGenericSend+0x16>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    5e2e:	6a38      	ldr	r0, [r7, #32]
    5e30:	f000 fc3c 	bl	66ac <prvUnlockQueue>
				( void ) xTaskResumeAll();
    5e34:	f001 f992 	bl	715c <xTaskResumeAll>
    5e38:	e76c      	b.n	5d14 <xQueueGenericSend+0x16>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
    5e3a:	6a38      	ldr	r0, [r7, #32]
    5e3c:	f000 fc36 	bl	66ac <prvUnlockQueue>
			( void ) xTaskResumeAll();
    5e40:	f001 f98c 	bl	715c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
    5e44:	2300      	movs	r3, #0
		}
	}
}
    5e46:	4618      	mov	r0, r3
    5e48:	3728      	adds	r7, #40	; 0x28
    5e4a:	46bd      	mov	sp, r7
    5e4c:	bd80      	pop	{r7, pc}
    5e4e:	bf00      	nop
    5e50:	e000ed04 	.word	0xe000ed04

00005e54 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
    5e54:	b580      	push	{r7, lr}
    5e56:	b08c      	sub	sp, #48	; 0x30
    5e58:	af00      	add	r7, sp, #0
    5e5a:	60f8      	str	r0, [r7, #12]
    5e5c:	60b9      	str	r1, [r7, #8]
    5e5e:	607a      	str	r2, [r7, #4]
    5e60:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    5e62:	68fb      	ldr	r3, [r7, #12]
    5e64:	62bb      	str	r3, [r7, #40]	; 0x28

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
    5e66:	f3ef 8211 	mrs	r2, BASEPRI
    5e6a:	f04f 03bf 	mov.w	r3, #191	; 0xbf
    5e6e:	f383 8811 	msr	BASEPRI, r3
    5e72:	f3bf 8f6f 	isb	sy
    5e76:	f3bf 8f4f 	dsb	sy
    5e7a:	61fa      	str	r2, [r7, #28]
    5e7c:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
    5e7e:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    5e80:	627b      	str	r3, [r7, #36]	; 0x24
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    5e82:	6abb      	ldr	r3, [r7, #40]	; 0x28
    5e84:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    5e86:	6abb      	ldr	r3, [r7, #40]	; 0x28
    5e88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    5e8a:	429a      	cmp	r2, r3
    5e8c:	d302      	bcc.n	5e94 <xQueueGenericSendFromISR+0x40>
    5e8e:	683b      	ldr	r3, [r7, #0]
    5e90:	2b02      	cmp	r3, #2
    5e92:	d12c      	bne.n	5eee <xQueueGenericSendFromISR+0x9a>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
    5e94:	6abb      	ldr	r3, [r7, #40]	; 0x28
    5e96:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
    5e9a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    5e9e:	683a      	ldr	r2, [r7, #0]
    5ea0:	68b9      	ldr	r1, [r7, #8]
    5ea2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
    5ea4:	f000 fb72 	bl	658c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
    5ea8:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
    5eac:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    5eb0:	d112      	bne.n	5ed8 <xQueueGenericSendFromISR+0x84>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    5eb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
    5eb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    5eb6:	2b00      	cmp	r3, #0
    5eb8:	d016      	beq.n	5ee8 <xQueueGenericSendFromISR+0x94>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    5eba:	6abb      	ldr	r3, [r7, #40]	; 0x28
    5ebc:	3324      	adds	r3, #36	; 0x24
    5ebe:	4618      	mov	r0, r3
    5ec0:	f001 fb48 	bl	7554 <xTaskRemoveFromEventList>
    5ec4:	4603      	mov	r3, r0
    5ec6:	2b00      	cmp	r3, #0
    5ec8:	d00e      	beq.n	5ee8 <xQueueGenericSendFromISR+0x94>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    5eca:	687b      	ldr	r3, [r7, #4]
    5ecc:	2b00      	cmp	r3, #0
    5ece:	d00b      	beq.n	5ee8 <xQueueGenericSendFromISR+0x94>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    5ed0:	687b      	ldr	r3, [r7, #4]
    5ed2:	2201      	movs	r2, #1
    5ed4:	601a      	str	r2, [r3, #0]
    5ed6:	e007      	b.n	5ee8 <xQueueGenericSendFromISR+0x94>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
    5ed8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
    5edc:	3301      	adds	r3, #1
    5ede:	b2db      	uxtb	r3, r3
    5ee0:	b25a      	sxtb	r2, r3
    5ee2:	6abb      	ldr	r3, [r7, #40]	; 0x28
    5ee4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
    5ee8:	2301      	movs	r3, #1
    5eea:	62fb      	str	r3, [r7, #44]	; 0x2c
		{
    5eec:	e001      	b.n	5ef2 <xQueueGenericSendFromISR+0x9e>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    5eee:	2300      	movs	r3, #0
    5ef0:	62fb      	str	r3, [r7, #44]	; 0x2c
    5ef2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    5ef4:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
    5ef6:	697b      	ldr	r3, [r7, #20]
    5ef8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
    5efc:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    5efe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
    5f00:	4618      	mov	r0, r3
    5f02:	3730      	adds	r7, #48	; 0x30
    5f04:	46bd      	mov	sp, r7
    5f06:	bd80      	pop	{r7, pc}

00005f08 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
    5f08:	b580      	push	{r7, lr}
    5f0a:	b08a      	sub	sp, #40	; 0x28
    5f0c:	af00      	add	r7, sp, #0
    5f0e:	6078      	str	r0, [r7, #4]
    5f10:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    5f12:	687b      	ldr	r3, [r7, #4]
    5f14:	623b      	str	r3, [r7, #32]
	__asm volatile
    5f16:	f3ef 8211 	mrs	r2, BASEPRI
    5f1a:	f04f 03bf 	mov.w	r3, #191	; 0xbf
    5f1e:	f383 8811 	msr	BASEPRI, r3
    5f22:	f3bf 8f6f 	isb	sy
    5f26:	f3bf 8f4f 	dsb	sy
    5f2a:	613a      	str	r2, [r7, #16]
    5f2c:	60fb      	str	r3, [r7, #12]
	return ulOriginalBASEPRI;
    5f2e:	693b      	ldr	r3, [r7, #16]
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    5f30:	61fb      	str	r3, [r7, #28]
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
    5f32:	6a3b      	ldr	r3, [r7, #32]
    5f34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    5f36:	61bb      	str	r3, [r7, #24]

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
    5f38:	6a3b      	ldr	r3, [r7, #32]
    5f3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    5f3c:	69ba      	ldr	r2, [r7, #24]
    5f3e:	429a      	cmp	r2, r3
    5f40:	d229      	bcs.n	5f96 <xQueueGiveFromISR+0x8e>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
    5f42:	6a3b      	ldr	r3, [r7, #32]
    5f44:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
    5f48:	75fb      	strb	r3, [r7, #23]
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
    5f4a:	69bb      	ldr	r3, [r7, #24]
    5f4c:	1c5a      	adds	r2, r3, #1
    5f4e:	6a3b      	ldr	r3, [r7, #32]
    5f50:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
    5f52:	f997 3017 	ldrsb.w	r3, [r7, #23]
    5f56:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    5f5a:	d112      	bne.n	5f82 <xQueueGiveFromISR+0x7a>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    5f5c:	6a3b      	ldr	r3, [r7, #32]
    5f5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    5f60:	2b00      	cmp	r3, #0
    5f62:	d015      	beq.n	5f90 <xQueueGiveFromISR+0x88>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    5f64:	6a3b      	ldr	r3, [r7, #32]
    5f66:	3324      	adds	r3, #36	; 0x24
    5f68:	4618      	mov	r0, r3
    5f6a:	f001 faf3 	bl	7554 <xTaskRemoveFromEventList>
    5f6e:	4603      	mov	r3, r0
    5f70:	2b00      	cmp	r3, #0
    5f72:	d00d      	beq.n	5f90 <xQueueGiveFromISR+0x88>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    5f74:	683b      	ldr	r3, [r7, #0]
    5f76:	2b00      	cmp	r3, #0
    5f78:	d00a      	beq.n	5f90 <xQueueGiveFromISR+0x88>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    5f7a:	683b      	ldr	r3, [r7, #0]
    5f7c:	2201      	movs	r2, #1
    5f7e:	601a      	str	r2, [r3, #0]
    5f80:	e006      	b.n	5f90 <xQueueGiveFromISR+0x88>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
    5f82:	7dfb      	ldrb	r3, [r7, #23]
    5f84:	3301      	adds	r3, #1
    5f86:	b2db      	uxtb	r3, r3
    5f88:	b25a      	sxtb	r2, r3
    5f8a:	6a3b      	ldr	r3, [r7, #32]
    5f8c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
    5f90:	2301      	movs	r3, #1
    5f92:	627b      	str	r3, [r7, #36]	; 0x24
    5f94:	e001      	b.n	5f9a <xQueueGiveFromISR+0x92>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    5f96:	2300      	movs	r3, #0
    5f98:	627b      	str	r3, [r7, #36]	; 0x24
    5f9a:	69fb      	ldr	r3, [r7, #28]
    5f9c:	60bb      	str	r3, [r7, #8]
	__asm volatile
    5f9e:	68bb      	ldr	r3, [r7, #8]
    5fa0:	f383 8811 	msr	BASEPRI, r3
}
    5fa4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    5fa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
    5fa8:	4618      	mov	r0, r3
    5faa:	3728      	adds	r7, #40	; 0x28
    5fac:	46bd      	mov	sp, r7
    5fae:	bd80      	pop	{r7, pc}

00005fb0 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
    5fb0:	b580      	push	{r7, lr}
    5fb2:	b08a      	sub	sp, #40	; 0x28
    5fb4:	af00      	add	r7, sp, #0
    5fb6:	60f8      	str	r0, [r7, #12]
    5fb8:	60b9      	str	r1, [r7, #8]
    5fba:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
    5fbc:	2300      	movs	r3, #0
    5fbe:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    5fc0:	68fb      	ldr	r3, [r7, #12]
    5fc2:	623b      	str	r3, [r7, #32]
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
    5fc4:	f002 fdcc 	bl	8b60 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
    5fc8:	6a3b      	ldr	r3, [r7, #32]
    5fca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    5fcc:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
    5fce:	69fb      	ldr	r3, [r7, #28]
    5fd0:	2b00      	cmp	r3, #0
    5fd2:	d01f      	beq.n	6014 <xQueueReceive+0x64>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
    5fd4:	68b9      	ldr	r1, [r7, #8]
    5fd6:	6a38      	ldr	r0, [r7, #32]
    5fd8:	f000 fb42 	bl	6660 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
    5fdc:	69fb      	ldr	r3, [r7, #28]
    5fde:	1e5a      	subs	r2, r3, #1
    5fe0:	6a3b      	ldr	r3, [r7, #32]
    5fe2:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    5fe4:	6a3b      	ldr	r3, [r7, #32]
    5fe6:	691b      	ldr	r3, [r3, #16]
    5fe8:	2b00      	cmp	r3, #0
    5fea:	d00f      	beq.n	600c <xQueueReceive+0x5c>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    5fec:	6a3b      	ldr	r3, [r7, #32]
    5fee:	3310      	adds	r3, #16
    5ff0:	4618      	mov	r0, r3
    5ff2:	f001 faaf 	bl	7554 <xTaskRemoveFromEventList>
    5ff6:	4603      	mov	r3, r0
    5ff8:	2b00      	cmp	r3, #0
    5ffa:	d007      	beq.n	600c <xQueueReceive+0x5c>
					{
						queueYIELD_IF_USING_PREEMPTION();
    5ffc:	4b3c      	ldr	r3, [pc, #240]	; (60f0 <xQueueReceive+0x140>)
    5ffe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    6002:	601a      	str	r2, [r3, #0]
    6004:	f3bf 8f4f 	dsb	sy
    6008:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
    600c:	f002 fdc2 	bl	8b94 <vPortExitCritical>
				return pdPASS;
    6010:	2301      	movs	r3, #1
    6012:	e069      	b.n	60e8 <xQueueReceive+0x138>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    6014:	687b      	ldr	r3, [r7, #4]
    6016:	2b00      	cmp	r3, #0
    6018:	d103      	bne.n	6022 <xQueueReceive+0x72>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    601a:	f002 fdbb 	bl	8b94 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
    601e:	2300      	movs	r3, #0
    6020:	e062      	b.n	60e8 <xQueueReceive+0x138>
				}
				else if( xEntryTimeSet == pdFALSE )
    6022:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    6024:	2b00      	cmp	r3, #0
    6026:	d106      	bne.n	6036 <xQueueReceive+0x86>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
    6028:	f107 0314 	add.w	r3, r7, #20
    602c:	4618      	mov	r0, r3
    602e:	f001 fb3f 	bl	76b0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    6032:	2301      	movs	r3, #1
    6034:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    6036:	f002 fdad 	bl	8b94 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    603a:	f001 f881 	bl	7140 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    603e:	f002 fd8f 	bl	8b60 <vPortEnterCritical>
    6042:	6a3b      	ldr	r3, [r7, #32]
    6044:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
    6048:	b25b      	sxtb	r3, r3
    604a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    604e:	d103      	bne.n	6058 <xQueueReceive+0xa8>
    6050:	6a3b      	ldr	r3, [r7, #32]
    6052:	2200      	movs	r2, #0
    6054:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    6058:	6a3b      	ldr	r3, [r7, #32]
    605a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
    605e:	b25b      	sxtb	r3, r3
    6060:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    6064:	d103      	bne.n	606e <xQueueReceive+0xbe>
    6066:	6a3b      	ldr	r3, [r7, #32]
    6068:	2200      	movs	r2, #0
    606a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    606e:	f002 fd91 	bl	8b94 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    6072:	1d3a      	adds	r2, r7, #4
    6074:	f107 0314 	add.w	r3, r7, #20
    6078:	4611      	mov	r1, r2
    607a:	4618      	mov	r0, r3
    607c:	f001 fb2e 	bl	76dc <xTaskCheckForTimeOut>
    6080:	4603      	mov	r3, r0
    6082:	2b00      	cmp	r3, #0
    6084:	d123      	bne.n	60ce <xQueueReceive+0x11e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    6086:	6a38      	ldr	r0, [r7, #32]
    6088:	f000 fb62 	bl	6750 <prvIsQueueEmpty>
    608c:	4603      	mov	r3, r0
    608e:	2b00      	cmp	r3, #0
    6090:	d017      	beq.n	60c2 <xQueueReceive+0x112>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    6092:	6a3b      	ldr	r3, [r7, #32]
    6094:	3324      	adds	r3, #36	; 0x24
    6096:	687a      	ldr	r2, [r7, #4]
    6098:	4611      	mov	r1, r2
    609a:	4618      	mov	r0, r3
    609c:	f001 fa26 	bl	74ec <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
    60a0:	6a38      	ldr	r0, [r7, #32]
    60a2:	f000 fb03 	bl	66ac <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
    60a6:	f001 f859 	bl	715c <xTaskResumeAll>
    60aa:	4603      	mov	r3, r0
    60ac:	2b00      	cmp	r3, #0
    60ae:	d189      	bne.n	5fc4 <xQueueReceive+0x14>
				{
					portYIELD_WITHIN_API();
    60b0:	4b0f      	ldr	r3, [pc, #60]	; (60f0 <xQueueReceive+0x140>)
    60b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    60b6:	601a      	str	r2, [r3, #0]
    60b8:	f3bf 8f4f 	dsb	sy
    60bc:	f3bf 8f6f 	isb	sy
    60c0:	e780      	b.n	5fc4 <xQueueReceive+0x14>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
    60c2:	6a38      	ldr	r0, [r7, #32]
    60c4:	f000 faf2 	bl	66ac <prvUnlockQueue>
				( void ) xTaskResumeAll();
    60c8:	f001 f848 	bl	715c <xTaskResumeAll>
    60cc:	e77a      	b.n	5fc4 <xQueueReceive+0x14>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
    60ce:	6a38      	ldr	r0, [r7, #32]
    60d0:	f000 faec 	bl	66ac <prvUnlockQueue>
			( void ) xTaskResumeAll();
    60d4:	f001 f842 	bl	715c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    60d8:	6a38      	ldr	r0, [r7, #32]
    60da:	f000 fb39 	bl	6750 <prvIsQueueEmpty>
    60de:	4603      	mov	r3, r0
    60e0:	2b00      	cmp	r3, #0
    60e2:	f43f af6f 	beq.w	5fc4 <xQueueReceive+0x14>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
    60e6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
    60e8:	4618      	mov	r0, r3
    60ea:	3728      	adds	r7, #40	; 0x28
    60ec:	46bd      	mov	sp, r7
    60ee:	bd80      	pop	{r7, pc}
    60f0:	e000ed04 	.word	0xe000ed04

000060f4 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
    60f4:	b580      	push	{r7, lr}
    60f6:	b08a      	sub	sp, #40	; 0x28
    60f8:	af00      	add	r7, sp, #0
    60fa:	6078      	str	r0, [r7, #4]
    60fc:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
    60fe:	2300      	movs	r3, #0
    6100:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    6102:	687b      	ldr	r3, [r7, #4]
    6104:	61fb      	str	r3, [r7, #28]

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
    6106:	2300      	movs	r3, #0
    6108:	623b      	str	r3, [r7, #32]
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
    610a:	f002 fd29 	bl	8b60 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
    610e:	69fb      	ldr	r3, [r7, #28]
    6110:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    6112:	61bb      	str	r3, [r7, #24]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
    6114:	69bb      	ldr	r3, [r7, #24]
    6116:	2b00      	cmp	r3, #0
    6118:	d024      	beq.n	6164 <xQueueSemaphoreTake+0x70>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
    611a:	69bb      	ldr	r3, [r7, #24]
    611c:	1e5a      	subs	r2, r3, #1
    611e:	69fb      	ldr	r3, [r7, #28]
    6120:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    6122:	69fb      	ldr	r3, [r7, #28]
    6124:	681b      	ldr	r3, [r3, #0]
    6126:	2b00      	cmp	r3, #0
    6128:	d104      	bne.n	6134 <xQueueSemaphoreTake+0x40>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
    612a:	f001 fd71 	bl	7c10 <pvTaskIncrementMutexHeldCount>
    612e:	4602      	mov	r2, r0
    6130:	69fb      	ldr	r3, [r7, #28]
    6132:	605a      	str	r2, [r3, #4]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    6134:	69fb      	ldr	r3, [r7, #28]
    6136:	691b      	ldr	r3, [r3, #16]
    6138:	2b00      	cmp	r3, #0
    613a:	d00f      	beq.n	615c <xQueueSemaphoreTake+0x68>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    613c:	69fb      	ldr	r3, [r7, #28]
    613e:	3310      	adds	r3, #16
    6140:	4618      	mov	r0, r3
    6142:	f001 fa07 	bl	7554 <xTaskRemoveFromEventList>
    6146:	4603      	mov	r3, r0
    6148:	2b00      	cmp	r3, #0
    614a:	d007      	beq.n	615c <xQueueSemaphoreTake+0x68>
					{
						queueYIELD_IF_USING_PREEMPTION();
    614c:	4b4c      	ldr	r3, [pc, #304]	; (6280 <xQueueSemaphoreTake+0x18c>)
    614e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    6152:	601a      	str	r2, [r3, #0]
    6154:	f3bf 8f4f 	dsb	sy
    6158:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
    615c:	f002 fd1a 	bl	8b94 <vPortExitCritical>
				return pdPASS;
    6160:	2301      	movs	r3, #1
    6162:	e089      	b.n	6278 <xQueueSemaphoreTake+0x184>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    6164:	683b      	ldr	r3, [r7, #0]
    6166:	2b00      	cmp	r3, #0
    6168:	d103      	bne.n	6172 <xQueueSemaphoreTake+0x7e>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
    616a:	f002 fd13 	bl	8b94 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
    616e:	2300      	movs	r3, #0
    6170:	e082      	b.n	6278 <xQueueSemaphoreTake+0x184>
				}
				else if( xEntryTimeSet == pdFALSE )
    6172:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    6174:	2b00      	cmp	r3, #0
    6176:	d106      	bne.n	6186 <xQueueSemaphoreTake+0x92>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
    6178:	f107 030c 	add.w	r3, r7, #12
    617c:	4618      	mov	r0, r3
    617e:	f001 fa97 	bl	76b0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    6182:	2301      	movs	r3, #1
    6184:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    6186:	f002 fd05 	bl	8b94 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
    618a:	f000 ffd9 	bl	7140 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    618e:	f002 fce7 	bl	8b60 <vPortEnterCritical>
    6192:	69fb      	ldr	r3, [r7, #28]
    6194:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
    6198:	b25b      	sxtb	r3, r3
    619a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    619e:	d103      	bne.n	61a8 <xQueueSemaphoreTake+0xb4>
    61a0:	69fb      	ldr	r3, [r7, #28]
    61a2:	2200      	movs	r2, #0
    61a4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    61a8:	69fb      	ldr	r3, [r7, #28]
    61aa:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
    61ae:	b25b      	sxtb	r3, r3
    61b0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    61b4:	d103      	bne.n	61be <xQueueSemaphoreTake+0xca>
    61b6:	69fb      	ldr	r3, [r7, #28]
    61b8:	2200      	movs	r2, #0
    61ba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    61be:	f002 fce9 	bl	8b94 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    61c2:	463a      	mov	r2, r7
    61c4:	f107 030c 	add.w	r3, r7, #12
    61c8:	4611      	mov	r1, r2
    61ca:	4618      	mov	r0, r3
    61cc:	f001 fa86 	bl	76dc <xTaskCheckForTimeOut>
    61d0:	4603      	mov	r3, r0
    61d2:	2b00      	cmp	r3, #0
    61d4:	d132      	bne.n	623c <xQueueSemaphoreTake+0x148>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    61d6:	69f8      	ldr	r0, [r7, #28]
    61d8:	f000 faba 	bl	6750 <prvIsQueueEmpty>
    61dc:	4603      	mov	r3, r0
    61de:	2b00      	cmp	r3, #0
    61e0:	d026      	beq.n	6230 <xQueueSemaphoreTake+0x13c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    61e2:	69fb      	ldr	r3, [r7, #28]
    61e4:	681b      	ldr	r3, [r3, #0]
    61e6:	2b00      	cmp	r3, #0
    61e8:	d109      	bne.n	61fe <xQueueSemaphoreTake+0x10a>
					{
						taskENTER_CRITICAL();
    61ea:	f002 fcb9 	bl	8b60 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
    61ee:	69fb      	ldr	r3, [r7, #28]
    61f0:	685b      	ldr	r3, [r3, #4]
    61f2:	4618      	mov	r0, r3
    61f4:	f001 fb8c 	bl	7910 <xTaskPriorityInherit>
    61f8:	6238      	str	r0, [r7, #32]
						}
						taskEXIT_CRITICAL();
    61fa:	f002 fccb 	bl	8b94 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    61fe:	69fb      	ldr	r3, [r7, #28]
    6200:	3324      	adds	r3, #36	; 0x24
    6202:	683a      	ldr	r2, [r7, #0]
    6204:	4611      	mov	r1, r2
    6206:	4618      	mov	r0, r3
    6208:	f001 f970 	bl	74ec <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
    620c:	69f8      	ldr	r0, [r7, #28]
    620e:	f000 fa4d 	bl	66ac <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
    6212:	f000 ffa3 	bl	715c <xTaskResumeAll>
    6216:	4603      	mov	r3, r0
    6218:	2b00      	cmp	r3, #0
    621a:	f47f af76 	bne.w	610a <xQueueSemaphoreTake+0x16>
				{
					portYIELD_WITHIN_API();
    621e:	4b18      	ldr	r3, [pc, #96]	; (6280 <xQueueSemaphoreTake+0x18c>)
    6220:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    6224:	601a      	str	r2, [r3, #0]
    6226:	f3bf 8f4f 	dsb	sy
    622a:	f3bf 8f6f 	isb	sy
    622e:	e76c      	b.n	610a <xQueueSemaphoreTake+0x16>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
    6230:	69f8      	ldr	r0, [r7, #28]
    6232:	f000 fa3b 	bl	66ac <prvUnlockQueue>
				( void ) xTaskResumeAll();
    6236:	f000 ff91 	bl	715c <xTaskResumeAll>
    623a:	e766      	b.n	610a <xQueueSemaphoreTake+0x16>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
    623c:	69f8      	ldr	r0, [r7, #28]
    623e:	f000 fa35 	bl	66ac <prvUnlockQueue>
			( void ) xTaskResumeAll();
    6242:	f000 ff8b 	bl	715c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    6246:	69f8      	ldr	r0, [r7, #28]
    6248:	f000 fa82 	bl	6750 <prvIsQueueEmpty>
    624c:	4603      	mov	r3, r0
    624e:	2b00      	cmp	r3, #0
    6250:	f43f af5b 	beq.w	610a <xQueueSemaphoreTake+0x16>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
    6254:	6a3b      	ldr	r3, [r7, #32]
    6256:	2b00      	cmp	r3, #0
    6258:	d00d      	beq.n	6276 <xQueueSemaphoreTake+0x182>
					{
						taskENTER_CRITICAL();
    625a:	f002 fc81 	bl	8b60 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
    625e:	69f8      	ldr	r0, [r7, #28]
    6260:	f000 f97d 	bl	655e <prvGetDisinheritPriorityAfterTimeout>
    6264:	6178      	str	r0, [r7, #20]
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
    6266:	69fb      	ldr	r3, [r7, #28]
    6268:	685b      	ldr	r3, [r3, #4]
    626a:	6979      	ldr	r1, [r7, #20]
    626c:	4618      	mov	r0, r3
    626e:	f001 fc39 	bl	7ae4 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
    6272:	f002 fc8f 	bl	8b94 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
    6276:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
    6278:	4618      	mov	r0, r3
    627a:	3728      	adds	r7, #40	; 0x28
    627c:	46bd      	mov	sp, r7
    627e:	bd80      	pop	{r7, pc}
    6280:	e000ed04 	.word	0xe000ed04

00006284 <xQueuePeek>:
/*-----------------------------------------------------------*/

BaseType_t xQueuePeek( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
    6284:	b580      	push	{r7, lr}
    6286:	b08a      	sub	sp, #40	; 0x28
    6288:	af00      	add	r7, sp, #0
    628a:	60f8      	str	r0, [r7, #12]
    628c:	60b9      	str	r1, [r7, #8]
    628e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
    6290:	2300      	movs	r3, #0
    6292:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    6294:	68fb      	ldr	r3, [r7, #12]
    6296:	623b      	str	r3, [r7, #32]
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
    6298:	f002 fc62 	bl	8b60 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
    629c:	6a3b      	ldr	r3, [r7, #32]
    629e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    62a0:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
    62a2:	69fb      	ldr	r3, [r7, #28]
    62a4:	2b00      	cmp	r3, #0
    62a6:	d021      	beq.n	62ec <xQueuePeek+0x68>
			{
				/* Remember the read position so it can be reset after the data
				is read from the queue as this function is only peeking the
				data, not removing it. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
    62a8:	6a3b      	ldr	r3, [r7, #32]
    62aa:	68db      	ldr	r3, [r3, #12]
    62ac:	61bb      	str	r3, [r7, #24]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
    62ae:	68b9      	ldr	r1, [r7, #8]
    62b0:	6a38      	ldr	r0, [r7, #32]
    62b2:	f000 f9d5 	bl	6660 <prvCopyDataFromQueue>
				traceQUEUE_PEEK( pxQueue );

				/* The data is not being removed, so reset the read pointer. */
				pxQueue->u.pcReadFrom = pcOriginalReadPosition;
    62b6:	6a3b      	ldr	r3, [r7, #32]
    62b8:	69ba      	ldr	r2, [r7, #24]
    62ba:	60da      	str	r2, [r3, #12]

				/* The data is being left in the queue, so see if there are
				any other tasks waiting for the data. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    62bc:	6a3b      	ldr	r3, [r7, #32]
    62be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    62c0:	2b00      	cmp	r3, #0
    62c2:	d00f      	beq.n	62e4 <xQueuePeek+0x60>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    62c4:	6a3b      	ldr	r3, [r7, #32]
    62c6:	3324      	adds	r3, #36	; 0x24
    62c8:	4618      	mov	r0, r3
    62ca:	f001 f943 	bl	7554 <xTaskRemoveFromEventList>
    62ce:	4603      	mov	r3, r0
    62d0:	2b00      	cmp	r3, #0
    62d2:	d007      	beq.n	62e4 <xQueuePeek+0x60>
					{
						/* The task waiting has a higher priority than this task. */
						queueYIELD_IF_USING_PREEMPTION();
    62d4:	4b3c      	ldr	r3, [pc, #240]	; (63c8 <xQueuePeek+0x144>)
    62d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    62da:	601a      	str	r2, [r3, #0]
    62dc:	f3bf 8f4f 	dsb	sy
    62e0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
    62e4:	f002 fc56 	bl	8b94 <vPortExitCritical>
				return pdPASS;
    62e8:	2301      	movs	r3, #1
    62ea:	e069      	b.n	63c0 <xQueuePeek+0x13c>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    62ec:	687b      	ldr	r3, [r7, #4]
    62ee:	2b00      	cmp	r3, #0
    62f0:	d103      	bne.n	62fa <xQueuePeek+0x76>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    62f2:	f002 fc4f 	bl	8b94 <vPortExitCritical>
					traceQUEUE_PEEK_FAILED( pxQueue );
					return errQUEUE_EMPTY;
    62f6:	2300      	movs	r3, #0
    62f8:	e062      	b.n	63c0 <xQueuePeek+0x13c>
				}
				else if( xEntryTimeSet == pdFALSE )
    62fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    62fc:	2b00      	cmp	r3, #0
    62fe:	d106      	bne.n	630e <xQueuePeek+0x8a>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure ready to enter the blocked
					state. */
					vTaskInternalSetTimeOutState( &xTimeOut );
    6300:	f107 0310 	add.w	r3, r7, #16
    6304:	4618      	mov	r0, r3
    6306:	f001 f9d3 	bl	76b0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    630a:	2301      	movs	r3, #1
    630c:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    630e:	f002 fc41 	bl	8b94 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    6312:	f000 ff15 	bl	7140 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    6316:	f002 fc23 	bl	8b60 <vPortEnterCritical>
    631a:	6a3b      	ldr	r3, [r7, #32]
    631c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
    6320:	b25b      	sxtb	r3, r3
    6322:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    6326:	d103      	bne.n	6330 <xQueuePeek+0xac>
    6328:	6a3b      	ldr	r3, [r7, #32]
    632a:	2200      	movs	r2, #0
    632c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    6330:	6a3b      	ldr	r3, [r7, #32]
    6332:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
    6336:	b25b      	sxtb	r3, r3
    6338:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    633c:	d103      	bne.n	6346 <xQueuePeek+0xc2>
    633e:	6a3b      	ldr	r3, [r7, #32]
    6340:	2200      	movs	r2, #0
    6342:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    6346:	f002 fc25 	bl	8b94 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    634a:	1d3a      	adds	r2, r7, #4
    634c:	f107 0310 	add.w	r3, r7, #16
    6350:	4611      	mov	r1, r2
    6352:	4618      	mov	r0, r3
    6354:	f001 f9c2 	bl	76dc <xTaskCheckForTimeOut>
    6358:	4603      	mov	r3, r0
    635a:	2b00      	cmp	r3, #0
    635c:	d123      	bne.n	63a6 <xQueuePeek+0x122>
		{
			/* Timeout has not expired yet, check to see if there is data in the
			queue now, and if not enter the Blocked state to wait for data. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    635e:	6a38      	ldr	r0, [r7, #32]
    6360:	f000 f9f6 	bl	6750 <prvIsQueueEmpty>
    6364:	4603      	mov	r3, r0
    6366:	2b00      	cmp	r3, #0
    6368:	d017      	beq.n	639a <xQueuePeek+0x116>
			{
				traceBLOCKING_ON_QUEUE_PEEK( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    636a:	6a3b      	ldr	r3, [r7, #32]
    636c:	3324      	adds	r3, #36	; 0x24
    636e:	687a      	ldr	r2, [r7, #4]
    6370:	4611      	mov	r1, r2
    6372:	4618      	mov	r0, r3
    6374:	f001 f8ba 	bl	74ec <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
    6378:	6a38      	ldr	r0, [r7, #32]
    637a:	f000 f997 	bl	66ac <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
    637e:	f000 feed 	bl	715c <xTaskResumeAll>
    6382:	4603      	mov	r3, r0
    6384:	2b00      	cmp	r3, #0
    6386:	d187      	bne.n	6298 <xQueuePeek+0x14>
				{
					portYIELD_WITHIN_API();
    6388:	4b0f      	ldr	r3, [pc, #60]	; (63c8 <xQueuePeek+0x144>)
    638a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    638e:	601a      	str	r2, [r3, #0]
    6390:	f3bf 8f4f 	dsb	sy
    6394:	f3bf 8f6f 	isb	sy
    6398:	e77e      	b.n	6298 <xQueuePeek+0x14>
			}
			else
			{
				/* There is data in the queue now, so don't enter the blocked
				state, instead return to try and obtain the data. */
				prvUnlockQueue( pxQueue );
    639a:	6a38      	ldr	r0, [r7, #32]
    639c:	f000 f986 	bl	66ac <prvUnlockQueue>
				( void ) xTaskResumeAll();
    63a0:	f000 fedc 	bl	715c <xTaskResumeAll>
    63a4:	e778      	b.n	6298 <xQueuePeek+0x14>
		}
		else
		{
			/* The timeout has expired.  If there is still no data in the queue
			exit, otherwise go back and try to read the data again. */
			prvUnlockQueue( pxQueue );
    63a6:	6a38      	ldr	r0, [r7, #32]
    63a8:	f000 f980 	bl	66ac <prvUnlockQueue>
			( void ) xTaskResumeAll();
    63ac:	f000 fed6 	bl	715c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    63b0:	6a38      	ldr	r0, [r7, #32]
    63b2:	f000 f9cd 	bl	6750 <prvIsQueueEmpty>
    63b6:	4603      	mov	r3, r0
    63b8:	2b00      	cmp	r3, #0
    63ba:	f43f af6d 	beq.w	6298 <xQueuePeek+0x14>
			{
				traceQUEUE_PEEK_FAILED( pxQueue );
				return errQUEUE_EMPTY;
    63be:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
    63c0:	4618      	mov	r0, r3
    63c2:	3728      	adds	r7, #40	; 0x28
    63c4:	46bd      	mov	sp, r7
    63c6:	bd80      	pop	{r7, pc}
    63c8:	e000ed04 	.word	0xe000ed04

000063cc <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
    63cc:	b580      	push	{r7, lr}
    63ce:	b08c      	sub	sp, #48	; 0x30
    63d0:	af00      	add	r7, sp, #0
    63d2:	60f8      	str	r0, [r7, #12]
    63d4:	60b9      	str	r1, [r7, #8]
    63d6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    63d8:	68fb      	ldr	r3, [r7, #12]
    63da:	62bb      	str	r3, [r7, #40]	; 0x28
	__asm volatile
    63dc:	f3ef 8211 	mrs	r2, BASEPRI
    63e0:	f04f 03bf 	mov.w	r3, #191	; 0xbf
    63e4:	f383 8811 	msr	BASEPRI, r3
    63e8:	f3bf 8f6f 	isb	sy
    63ec:	f3bf 8f4f 	dsb	sy
    63f0:	61ba      	str	r2, [r7, #24]
    63f2:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
    63f4:	69bb      	ldr	r3, [r7, #24]
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    63f6:	627b      	str	r3, [r7, #36]	; 0x24
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
    63f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
    63fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    63fc:	623b      	str	r3, [r7, #32]

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
    63fe:	6a3b      	ldr	r3, [r7, #32]
    6400:	2b00      	cmp	r3, #0
    6402:	d02d      	beq.n	6460 <xQueueReceiveFromISR+0x94>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
    6404:	6abb      	ldr	r3, [r7, #40]	; 0x28
    6406:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
    640a:	77fb      	strb	r3, [r7, #31]

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
    640c:	68b9      	ldr	r1, [r7, #8]
    640e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
    6410:	f000 f926 	bl	6660 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
    6414:	6a3b      	ldr	r3, [r7, #32]
    6416:	1e5a      	subs	r2, r3, #1
    6418:	6abb      	ldr	r3, [r7, #40]	; 0x28
    641a:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
    641c:	f997 301f 	ldrsb.w	r3, [r7, #31]
    6420:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    6424:	d112      	bne.n	644c <xQueueReceiveFromISR+0x80>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    6426:	6abb      	ldr	r3, [r7, #40]	; 0x28
    6428:	691b      	ldr	r3, [r3, #16]
    642a:	2b00      	cmp	r3, #0
    642c:	d015      	beq.n	645a <xQueueReceiveFromISR+0x8e>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    642e:	6abb      	ldr	r3, [r7, #40]	; 0x28
    6430:	3310      	adds	r3, #16
    6432:	4618      	mov	r0, r3
    6434:	f001 f88e 	bl	7554 <xTaskRemoveFromEventList>
    6438:	4603      	mov	r3, r0
    643a:	2b00      	cmp	r3, #0
    643c:	d00d      	beq.n	645a <xQueueReceiveFromISR+0x8e>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
    643e:	687b      	ldr	r3, [r7, #4]
    6440:	2b00      	cmp	r3, #0
    6442:	d00a      	beq.n	645a <xQueueReceiveFromISR+0x8e>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
    6444:	687b      	ldr	r3, [r7, #4]
    6446:	2201      	movs	r2, #1
    6448:	601a      	str	r2, [r3, #0]
    644a:	e006      	b.n	645a <xQueueReceiveFromISR+0x8e>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
    644c:	7ffb      	ldrb	r3, [r7, #31]
    644e:	3301      	adds	r3, #1
    6450:	b2db      	uxtb	r3, r3
    6452:	b25a      	sxtb	r2, r3
    6454:	6abb      	ldr	r3, [r7, #40]	; 0x28
    6456:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
    645a:	2301      	movs	r3, #1
    645c:	62fb      	str	r3, [r7, #44]	; 0x2c
    645e:	e001      	b.n	6464 <xQueueReceiveFromISR+0x98>
		}
		else
		{
			xReturn = pdFAIL;
    6460:	2300      	movs	r3, #0
    6462:	62fb      	str	r3, [r7, #44]	; 0x2c
    6464:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    6466:	613b      	str	r3, [r7, #16]
	__asm volatile
    6468:	693b      	ldr	r3, [r7, #16]
    646a:	f383 8811 	msr	BASEPRI, r3
}
    646e:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    6470:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
    6472:	4618      	mov	r0, r3
    6474:	3730      	adds	r7, #48	; 0x30
    6476:	46bd      	mov	sp, r7
    6478:	bd80      	pop	{r7, pc}

0000647a <xQueuePeekFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueuePeekFromISR( QueueHandle_t xQueue,  void * const pvBuffer )
{
    647a:	b580      	push	{r7, lr}
    647c:	b08a      	sub	sp, #40	; 0x28
    647e:	af00      	add	r7, sp, #0
    6480:	6078      	str	r0, [r7, #4]
    6482:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    6484:	687b      	ldr	r3, [r7, #4]
    6486:	623b      	str	r3, [r7, #32]
	__asm volatile
    6488:	f3ef 8211 	mrs	r2, BASEPRI
    648c:	f04f 03bf 	mov.w	r3, #191	; 0xbf
    6490:	f383 8811 	msr	BASEPRI, r3
    6494:	f3bf 8f6f 	isb	sy
    6498:	f3bf 8f4f 	dsb	sy
    649c:	617a      	str	r2, [r7, #20]
    649e:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
    64a0:	697b      	ldr	r3, [r7, #20]
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    64a2:	61fb      	str	r3, [r7, #28]
	{
		/* Cannot block in an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    64a4:	6a3b      	ldr	r3, [r7, #32]
    64a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    64a8:	2b00      	cmp	r3, #0
    64aa:	d00c      	beq.n	64c6 <xQueuePeekFromISR+0x4c>
		{
			traceQUEUE_PEEK_FROM_ISR( pxQueue );

			/* Remember the read position so it can be reset as nothing is
			actually being removed from the queue. */
			pcOriginalReadPosition = pxQueue->u.pcReadFrom;
    64ac:	6a3b      	ldr	r3, [r7, #32]
    64ae:	68db      	ldr	r3, [r3, #12]
    64b0:	61bb      	str	r3, [r7, #24]
			prvCopyDataFromQueue( pxQueue, pvBuffer );
    64b2:	6839      	ldr	r1, [r7, #0]
    64b4:	6a38      	ldr	r0, [r7, #32]
    64b6:	f000 f8d3 	bl	6660 <prvCopyDataFromQueue>
			pxQueue->u.pcReadFrom = pcOriginalReadPosition;
    64ba:	6a3b      	ldr	r3, [r7, #32]
    64bc:	69ba      	ldr	r2, [r7, #24]
    64be:	60da      	str	r2, [r3, #12]

			xReturn = pdPASS;
    64c0:	2301      	movs	r3, #1
    64c2:	627b      	str	r3, [r7, #36]	; 0x24
    64c4:	e001      	b.n	64ca <xQueuePeekFromISR+0x50>
		}
		else
		{
			xReturn = pdFAIL;
    64c6:	2300      	movs	r3, #0
    64c8:	627b      	str	r3, [r7, #36]	; 0x24
    64ca:	69fb      	ldr	r3, [r7, #28]
    64cc:	60fb      	str	r3, [r7, #12]
	__asm volatile
    64ce:	68fb      	ldr	r3, [r7, #12]
    64d0:	f383 8811 	msr	BASEPRI, r3
}
    64d4:	bf00      	nop
			traceQUEUE_PEEK_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    64d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
    64d8:	4618      	mov	r0, r3
    64da:	3728      	adds	r7, #40	; 0x28
    64dc:	46bd      	mov	sp, r7
    64de:	bd80      	pop	{r7, pc}

000064e0 <uxQueueMessagesWaiting>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
    64e0:	b580      	push	{r7, lr}
    64e2:	b084      	sub	sp, #16
    64e4:	af00      	add	r7, sp, #0
    64e6:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );

	taskENTER_CRITICAL();
    64e8:	f002 fb3a 	bl	8b60 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
    64ec:	687b      	ldr	r3, [r7, #4]
    64ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    64f0:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
    64f2:	f002 fb4f 	bl	8b94 <vPortExitCritical>

	return uxReturn;
    64f6:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    64f8:	4618      	mov	r0, r3
    64fa:	3710      	adds	r7, #16
    64fc:	46bd      	mov	sp, r7
    64fe:	bd80      	pop	{r7, pc}

00006500 <uxQueueSpacesAvailable>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueSpacesAvailable( const QueueHandle_t xQueue )
{
    6500:	b580      	push	{r7, lr}
    6502:	b084      	sub	sp, #16
    6504:	af00      	add	r7, sp, #0
    6506:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t *pxQueue;

	pxQueue = ( Queue_t * ) xQueue;
    6508:	687b      	ldr	r3, [r7, #4]
    650a:	60fb      	str	r3, [r7, #12]
	configASSERT( pxQueue );

	taskENTER_CRITICAL();
    650c:	f002 fb28 	bl	8b60 <vPortEnterCritical>
	{
		uxReturn = pxQueue->uxLength - pxQueue->uxMessagesWaiting;
    6510:	68fb      	ldr	r3, [r7, #12]
    6512:	6bda      	ldr	r2, [r3, #60]	; 0x3c
    6514:	68fb      	ldr	r3, [r7, #12]
    6516:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    6518:	1ad3      	subs	r3, r2, r3
    651a:	60bb      	str	r3, [r7, #8]
	}
	taskEXIT_CRITICAL();
    651c:	f002 fb3a 	bl	8b94 <vPortExitCritical>

	return uxReturn;
    6520:	68bb      	ldr	r3, [r7, #8]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    6522:	4618      	mov	r0, r3
    6524:	3710      	adds	r7, #16
    6526:	46bd      	mov	sp, r7
    6528:	bd80      	pop	{r7, pc}

0000652a <uxQueueMessagesWaitingFromISR>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
    652a:	b480      	push	{r7}
    652c:	b085      	sub	sp, #20
    652e:	af00      	add	r7, sp, #0
    6530:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );

	uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
    6532:	687b      	ldr	r3, [r7, #4]
    6534:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    6536:	60fb      	str	r3, [r7, #12]

	return uxReturn;
    6538:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    653a:	4618      	mov	r0, r3
    653c:	3714      	adds	r7, #20
    653e:	46bd      	mov	sp, r7
    6540:	bc80      	pop	{r7}
    6542:	4770      	bx	lr

00006544 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
    6544:	b580      	push	{r7, lr}
    6546:	b084      	sub	sp, #16
    6548:	af00      	add	r7, sp, #0
    654a:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    654c:	687b      	ldr	r3, [r7, #4]
    654e:	60fb      	str	r3, [r7, #12]

	#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) )
	{
		/* The queue can only have been allocated dynamically - free it
		again. */
		vPortFree( pxQueue );
    6550:	68f8      	ldr	r0, [r7, #12]
    6552:	f7f9 fe21 	bl	198 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
    6556:	bf00      	nop
    6558:	3710      	adds	r7, #16
    655a:	46bd      	mov	sp, r7
    655c:	bd80      	pop	{r7, pc}

0000655e <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
    655e:	b480      	push	{r7}
    6560:	b085      	sub	sp, #20
    6562:	af00      	add	r7, sp, #0
    6564:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
    6566:	687b      	ldr	r3, [r7, #4]
    6568:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    656a:	2b00      	cmp	r3, #0
    656c:	d006      	beq.n	657c <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
    656e:	687b      	ldr	r3, [r7, #4]
    6570:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    6572:	681b      	ldr	r3, [r3, #0]
    6574:	f1c3 0305 	rsb	r3, r3, #5
    6578:	60fb      	str	r3, [r7, #12]
    657a:	e001      	b.n	6580 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
    657c:	2300      	movs	r3, #0
    657e:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
    6580:	68fb      	ldr	r3, [r7, #12]
	}
    6582:	4618      	mov	r0, r3
    6584:	3714      	adds	r7, #20
    6586:	46bd      	mov	sp, r7
    6588:	bc80      	pop	{r7}
    658a:	4770      	bx	lr

0000658c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
    658c:	b580      	push	{r7, lr}
    658e:	b086      	sub	sp, #24
    6590:	af00      	add	r7, sp, #0
    6592:	60f8      	str	r0, [r7, #12]
    6594:	60b9      	str	r1, [r7, #8]
    6596:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
    6598:	2300      	movs	r3, #0
    659a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
    659c:	68fb      	ldr	r3, [r7, #12]
    659e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    65a0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
    65a2:	68fb      	ldr	r3, [r7, #12]
    65a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    65a6:	2b00      	cmp	r3, #0
    65a8:	d10d      	bne.n	65c6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    65aa:	68fb      	ldr	r3, [r7, #12]
    65ac:	681b      	ldr	r3, [r3, #0]
    65ae:	2b00      	cmp	r3, #0
    65b0:	d14d      	bne.n	664e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
    65b2:	68fb      	ldr	r3, [r7, #12]
    65b4:	685b      	ldr	r3, [r3, #4]
    65b6:	4618      	mov	r0, r3
    65b8:	f001 fa30 	bl	7a1c <xTaskPriorityDisinherit>
    65bc:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
    65be:	68fb      	ldr	r3, [r7, #12]
    65c0:	2200      	movs	r2, #0
    65c2:	605a      	str	r2, [r3, #4]
    65c4:	e043      	b.n	664e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
    65c6:	687b      	ldr	r3, [r7, #4]
    65c8:	2b00      	cmp	r3, #0
    65ca:	d119      	bne.n	6600 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
    65cc:	68fb      	ldr	r3, [r7, #12]
    65ce:	6898      	ldr	r0, [r3, #8]
    65d0:	68fb      	ldr	r3, [r7, #12]
    65d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    65d4:	461a      	mov	r2, r3
    65d6:	68b9      	ldr	r1, [r7, #8]
    65d8:	f002 fb5c 	bl	8c94 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
    65dc:	68fb      	ldr	r3, [r7, #12]
    65de:	689a      	ldr	r2, [r3, #8]
    65e0:	68fb      	ldr	r3, [r7, #12]
    65e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    65e4:	441a      	add	r2, r3
    65e6:	68fb      	ldr	r3, [r7, #12]
    65e8:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
    65ea:	68fb      	ldr	r3, [r7, #12]
    65ec:	689a      	ldr	r2, [r3, #8]
    65ee:	68fb      	ldr	r3, [r7, #12]
    65f0:	685b      	ldr	r3, [r3, #4]
    65f2:	429a      	cmp	r2, r3
    65f4:	d32b      	bcc.n	664e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
    65f6:	68fb      	ldr	r3, [r7, #12]
    65f8:	681a      	ldr	r2, [r3, #0]
    65fa:	68fb      	ldr	r3, [r7, #12]
    65fc:	609a      	str	r2, [r3, #8]
    65fe:	e026      	b.n	664e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    6600:	68fb      	ldr	r3, [r7, #12]
    6602:	68d8      	ldr	r0, [r3, #12]
    6604:	68fb      	ldr	r3, [r7, #12]
    6606:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    6608:	461a      	mov	r2, r3
    660a:	68b9      	ldr	r1, [r7, #8]
    660c:	f002 fb42 	bl	8c94 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
    6610:	68fb      	ldr	r3, [r7, #12]
    6612:	68da      	ldr	r2, [r3, #12]
    6614:	68fb      	ldr	r3, [r7, #12]
    6616:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    6618:	425b      	negs	r3, r3
    661a:	441a      	add	r2, r3
    661c:	68fb      	ldr	r3, [r7, #12]
    661e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
    6620:	68fb      	ldr	r3, [r7, #12]
    6622:	68da      	ldr	r2, [r3, #12]
    6624:	68fb      	ldr	r3, [r7, #12]
    6626:	681b      	ldr	r3, [r3, #0]
    6628:	429a      	cmp	r2, r3
    662a:	d207      	bcs.n	663c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
    662c:	68fb      	ldr	r3, [r7, #12]
    662e:	685a      	ldr	r2, [r3, #4]
    6630:	68fb      	ldr	r3, [r7, #12]
    6632:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    6634:	425b      	negs	r3, r3
    6636:	441a      	add	r2, r3
    6638:	68fb      	ldr	r3, [r7, #12]
    663a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
    663c:	687b      	ldr	r3, [r7, #4]
    663e:	2b02      	cmp	r3, #2
    6640:	d105      	bne.n	664e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
    6642:	693b      	ldr	r3, [r7, #16]
    6644:	2b00      	cmp	r3, #0
    6646:	d002      	beq.n	664e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
    6648:	693b      	ldr	r3, [r7, #16]
    664a:	3b01      	subs	r3, #1
    664c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
    664e:	693b      	ldr	r3, [r7, #16]
    6650:	1c5a      	adds	r2, r3, #1
    6652:	68fb      	ldr	r3, [r7, #12]
    6654:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
    6656:	697b      	ldr	r3, [r7, #20]
}
    6658:	4618      	mov	r0, r3
    665a:	3718      	adds	r7, #24
    665c:	46bd      	mov	sp, r7
    665e:	bd80      	pop	{r7, pc}

00006660 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
    6660:	b580      	push	{r7, lr}
    6662:	b082      	sub	sp, #8
    6664:	af00      	add	r7, sp, #0
    6666:	6078      	str	r0, [r7, #4]
    6668:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
    666a:	687b      	ldr	r3, [r7, #4]
    666c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    666e:	2b00      	cmp	r3, #0
    6670:	d018      	beq.n	66a4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
    6672:	687b      	ldr	r3, [r7, #4]
    6674:	68da      	ldr	r2, [r3, #12]
    6676:	687b      	ldr	r3, [r7, #4]
    6678:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    667a:	441a      	add	r2, r3
    667c:	687b      	ldr	r3, [r7, #4]
    667e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
    6680:	687b      	ldr	r3, [r7, #4]
    6682:	68da      	ldr	r2, [r3, #12]
    6684:	687b      	ldr	r3, [r7, #4]
    6686:	685b      	ldr	r3, [r3, #4]
    6688:	429a      	cmp	r2, r3
    668a:	d303      	bcc.n	6694 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
    668c:	687b      	ldr	r3, [r7, #4]
    668e:	681a      	ldr	r2, [r3, #0]
    6690:	687b      	ldr	r3, [r7, #4]
    6692:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
    6694:	687b      	ldr	r3, [r7, #4]
    6696:	68d9      	ldr	r1, [r3, #12]
    6698:	687b      	ldr	r3, [r7, #4]
    669a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    669c:	461a      	mov	r2, r3
    669e:	6838      	ldr	r0, [r7, #0]
    66a0:	f002 faf8 	bl	8c94 <memcpy>
	}
}
    66a4:	bf00      	nop
    66a6:	3708      	adds	r7, #8
    66a8:	46bd      	mov	sp, r7
    66aa:	bd80      	pop	{r7, pc}

000066ac <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
    66ac:	b580      	push	{r7, lr}
    66ae:	b084      	sub	sp, #16
    66b0:	af00      	add	r7, sp, #0
    66b2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
    66b4:	f002 fa54 	bl	8b60 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
    66b8:	687b      	ldr	r3, [r7, #4]
    66ba:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
    66be:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
    66c0:	e011      	b.n	66e6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    66c2:	687b      	ldr	r3, [r7, #4]
    66c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    66c6:	2b00      	cmp	r3, #0
    66c8:	d012      	beq.n	66f0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    66ca:	687b      	ldr	r3, [r7, #4]
    66cc:	3324      	adds	r3, #36	; 0x24
    66ce:	4618      	mov	r0, r3
    66d0:	f000 ff40 	bl	7554 <xTaskRemoveFromEventList>
    66d4:	4603      	mov	r3, r0
    66d6:	2b00      	cmp	r3, #0
    66d8:	d001      	beq.n	66de <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
    66da:	f001 f845 	bl	7768 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
    66de:	7bfb      	ldrb	r3, [r7, #15]
    66e0:	3b01      	subs	r3, #1
    66e2:	b2db      	uxtb	r3, r3
    66e4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
    66e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
    66ea:	2b00      	cmp	r3, #0
    66ec:	dce9      	bgt.n	66c2 <prvUnlockQueue+0x16>
    66ee:	e000      	b.n	66f2 <prvUnlockQueue+0x46>
					break;
    66f0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
    66f2:	687b      	ldr	r3, [r7, #4]
    66f4:	22ff      	movs	r2, #255	; 0xff
    66f6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
    66fa:	f002 fa4b 	bl	8b94 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
    66fe:	f002 fa2f 	bl	8b60 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
    6702:	687b      	ldr	r3, [r7, #4]
    6704:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
    6708:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
    670a:	e011      	b.n	6730 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    670c:	687b      	ldr	r3, [r7, #4]
    670e:	691b      	ldr	r3, [r3, #16]
    6710:	2b00      	cmp	r3, #0
    6712:	d012      	beq.n	673a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    6714:	687b      	ldr	r3, [r7, #4]
    6716:	3310      	adds	r3, #16
    6718:	4618      	mov	r0, r3
    671a:	f000 ff1b 	bl	7554 <xTaskRemoveFromEventList>
    671e:	4603      	mov	r3, r0
    6720:	2b00      	cmp	r3, #0
    6722:	d001      	beq.n	6728 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
    6724:	f001 f820 	bl	7768 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
    6728:	7bbb      	ldrb	r3, [r7, #14]
    672a:	3b01      	subs	r3, #1
    672c:	b2db      	uxtb	r3, r3
    672e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
    6730:	f997 300e 	ldrsb.w	r3, [r7, #14]
    6734:	2b00      	cmp	r3, #0
    6736:	dce9      	bgt.n	670c <prvUnlockQueue+0x60>
    6738:	e000      	b.n	673c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
    673a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
    673c:	687b      	ldr	r3, [r7, #4]
    673e:	22ff      	movs	r2, #255	; 0xff
    6740:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
    6744:	f002 fa26 	bl	8b94 <vPortExitCritical>
}
    6748:	bf00      	nop
    674a:	3710      	adds	r7, #16
    674c:	46bd      	mov	sp, r7
    674e:	bd80      	pop	{r7, pc}

00006750 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
    6750:	b580      	push	{r7, lr}
    6752:	b084      	sub	sp, #16
    6754:	af00      	add	r7, sp, #0
    6756:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
    6758:	f002 fa02 	bl	8b60 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
    675c:	687b      	ldr	r3, [r7, #4]
    675e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    6760:	2b00      	cmp	r3, #0
    6762:	d102      	bne.n	676a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
    6764:	2301      	movs	r3, #1
    6766:	60fb      	str	r3, [r7, #12]
    6768:	e001      	b.n	676e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
    676a:	2300      	movs	r3, #0
    676c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
    676e:	f002 fa11 	bl	8b94 <vPortExitCritical>

	return xReturn;
    6772:	68fb      	ldr	r3, [r7, #12]
}
    6774:	4618      	mov	r0, r3
    6776:	3710      	adds	r7, #16
    6778:	46bd      	mov	sp, r7
    677a:	bd80      	pop	{r7, pc}

0000677c <xQueueIsQueueEmptyFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueEmptyFromISR( const QueueHandle_t xQueue )
{
    677c:	b480      	push	{r7}
    677e:	b085      	sub	sp, #20
    6780:	af00      	add	r7, sp, #0
    6782:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	configASSERT( xQueue );
	if( ( ( Queue_t * ) xQueue )->uxMessagesWaiting == ( UBaseType_t ) 0 )
    6784:	687b      	ldr	r3, [r7, #4]
    6786:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    6788:	2b00      	cmp	r3, #0
    678a:	d102      	bne.n	6792 <xQueueIsQueueEmptyFromISR+0x16>
	{
		xReturn = pdTRUE;
    678c:	2301      	movs	r3, #1
    678e:	60fb      	str	r3, [r7, #12]
    6790:	e001      	b.n	6796 <xQueueIsQueueEmptyFromISR+0x1a>
	}
	else
	{
		xReturn = pdFALSE;
    6792:	2300      	movs	r3, #0
    6794:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
    6796:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
    6798:	4618      	mov	r0, r3
    679a:	3714      	adds	r7, #20
    679c:	46bd      	mov	sp, r7
    679e:	bc80      	pop	{r7}
    67a0:	4770      	bx	lr

000067a2 <prvIsQueueFull>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
    67a2:	b580      	push	{r7, lr}
    67a4:	b084      	sub	sp, #16
    67a6:	af00      	add	r7, sp, #0
    67a8:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
    67aa:	f002 f9d9 	bl	8b60 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
    67ae:	687b      	ldr	r3, [r7, #4]
    67b0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    67b2:	687b      	ldr	r3, [r7, #4]
    67b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    67b6:	429a      	cmp	r2, r3
    67b8:	d102      	bne.n	67c0 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
    67ba:	2301      	movs	r3, #1
    67bc:	60fb      	str	r3, [r7, #12]
    67be:	e001      	b.n	67c4 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
    67c0:	2300      	movs	r3, #0
    67c2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
    67c4:	f002 f9e6 	bl	8b94 <vPortExitCritical>

	return xReturn;
    67c8:	68fb      	ldr	r3, [r7, #12]
}
    67ca:	4618      	mov	r0, r3
    67cc:	3710      	adds	r7, #16
    67ce:	46bd      	mov	sp, r7
    67d0:	bd80      	pop	{r7, pc}

000067d2 <xQueueIsQueueFullFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
{
    67d2:	b480      	push	{r7}
    67d4:	b085      	sub	sp, #20
    67d6:	af00      	add	r7, sp, #0
    67d8:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	configASSERT( xQueue );
	if( ( ( Queue_t * ) xQueue )->uxMessagesWaiting == ( ( Queue_t * ) xQueue )->uxLength )
    67da:	687b      	ldr	r3, [r7, #4]
    67dc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    67de:	687b      	ldr	r3, [r7, #4]
    67e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    67e2:	429a      	cmp	r2, r3
    67e4:	d102      	bne.n	67ec <xQueueIsQueueFullFromISR+0x1a>
	{
		xReturn = pdTRUE;
    67e6:	2301      	movs	r3, #1
    67e8:	60fb      	str	r3, [r7, #12]
    67ea:	e001      	b.n	67f0 <xQueueIsQueueFullFromISR+0x1e>
	}
	else
	{
		xReturn = pdFALSE;
    67ec:	2300      	movs	r3, #0
    67ee:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
    67f0:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
    67f2:	4618      	mov	r0, r3
    67f4:	3714      	adds	r7, #20
    67f6:	46bd      	mov	sp, r7
    67f8:	bc80      	pop	{r7}
    67fa:	4770      	bx	lr

000067fc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
    67fc:	b580      	push	{r7, lr}
    67fe:	b08c      	sub	sp, #48	; 0x30
    6800:	af04      	add	r7, sp, #16
    6802:	60f8      	str	r0, [r7, #12]
    6804:	60b9      	str	r1, [r7, #8]
    6806:	603b      	str	r3, [r7, #0]
    6808:	4613      	mov	r3, r2
    680a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    680c:	88fb      	ldrh	r3, [r7, #6]
    680e:	009b      	lsls	r3, r3, #2
    6810:	4618      	mov	r0, r3
    6812:	f7f9 fc7b 	bl	10c <pvPortMalloc>
    6816:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
    6818:	697b      	ldr	r3, [r7, #20]
    681a:	2b00      	cmp	r3, #0
    681c:	d00e      	beq.n	683c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
    681e:	2054      	movs	r0, #84	; 0x54
    6820:	f7f9 fc74 	bl	10c <pvPortMalloc>
    6824:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
    6826:	69fb      	ldr	r3, [r7, #28]
    6828:	2b00      	cmp	r3, #0
    682a:	d003      	beq.n	6834 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
    682c:	69fb      	ldr	r3, [r7, #28]
    682e:	697a      	ldr	r2, [r7, #20]
    6830:	631a      	str	r2, [r3, #48]	; 0x30
    6832:	e005      	b.n	6840 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
    6834:	6978      	ldr	r0, [r7, #20]
    6836:	f7f9 fcaf 	bl	198 <vPortFree>
    683a:	e001      	b.n	6840 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
    683c:	2300      	movs	r3, #0
    683e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
    6840:	69fb      	ldr	r3, [r7, #28]
    6842:	2b00      	cmp	r3, #0
    6844:	d013      	beq.n	686e <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
    6846:	88fa      	ldrh	r2, [r7, #6]
    6848:	2300      	movs	r3, #0
    684a:	9303      	str	r3, [sp, #12]
    684c:	69fb      	ldr	r3, [r7, #28]
    684e:	9302      	str	r3, [sp, #8]
    6850:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    6852:	9301      	str	r3, [sp, #4]
    6854:	6abb      	ldr	r3, [r7, #40]	; 0x28
    6856:	9300      	str	r3, [sp, #0]
    6858:	683b      	ldr	r3, [r7, #0]
    685a:	68b9      	ldr	r1, [r7, #8]
    685c:	68f8      	ldr	r0, [r7, #12]
    685e:	f000 f80e 	bl	687e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
    6862:	69f8      	ldr	r0, [r7, #28]
    6864:	f000 f87a 	bl	695c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
    6868:	2301      	movs	r3, #1
    686a:	61bb      	str	r3, [r7, #24]
    686c:	e002      	b.n	6874 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
    686e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    6872:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
    6874:	69bb      	ldr	r3, [r7, #24]
	}
    6876:	4618      	mov	r0, r3
    6878:	3720      	adds	r7, #32
    687a:	46bd      	mov	sp, r7
    687c:	bd80      	pop	{r7, pc}

0000687e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
    687e:	b580      	push	{r7, lr}
    6880:	b086      	sub	sp, #24
    6882:	af00      	add	r7, sp, #0
    6884:	60f8      	str	r0, [r7, #12]
    6886:	60b9      	str	r1, [r7, #8]
    6888:	607a      	str	r2, [r7, #4]
    688a:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
    688c:	6abb      	ldr	r3, [r7, #40]	; 0x28
    688e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    6890:	687b      	ldr	r3, [r7, #4]
    6892:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    6896:	3b01      	subs	r3, #1
    6898:	009b      	lsls	r3, r3, #2
    689a:	4413      	add	r3, r2
    689c:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
    689e:	693b      	ldr	r3, [r7, #16]
    68a0:	f023 0307 	bic.w	r3, r3, #7
    68a4:	613b      	str	r3, [r7, #16]
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
    68a6:	2300      	movs	r3, #0
    68a8:	617b      	str	r3, [r7, #20]
    68aa:	e012      	b.n	68d2 <prvInitialiseNewTask+0x54>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
    68ac:	68ba      	ldr	r2, [r7, #8]
    68ae:	697b      	ldr	r3, [r7, #20]
    68b0:	4413      	add	r3, r2
    68b2:	7819      	ldrb	r1, [r3, #0]
    68b4:	6aba      	ldr	r2, [r7, #40]	; 0x28
    68b6:	697b      	ldr	r3, [r7, #20]
    68b8:	4413      	add	r3, r2
    68ba:	3334      	adds	r3, #52	; 0x34
    68bc:	460a      	mov	r2, r1
    68be:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
    68c0:	68ba      	ldr	r2, [r7, #8]
    68c2:	697b      	ldr	r3, [r7, #20]
    68c4:	4413      	add	r3, r2
    68c6:	781b      	ldrb	r3, [r3, #0]
    68c8:	2b00      	cmp	r3, #0
    68ca:	d006      	beq.n	68da <prvInitialiseNewTask+0x5c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
    68cc:	697b      	ldr	r3, [r7, #20]
    68ce:	3301      	adds	r3, #1
    68d0:	617b      	str	r3, [r7, #20]
    68d2:	697b      	ldr	r3, [r7, #20]
    68d4:	2b0f      	cmp	r3, #15
    68d6:	d9e9      	bls.n	68ac <prvInitialiseNewTask+0x2e>
    68d8:	e000      	b.n	68dc <prvInitialiseNewTask+0x5e>
		{
			break;
    68da:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
    68dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
    68de:	2200      	movs	r2, #0
    68e0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
    68e4:	6a3b      	ldr	r3, [r7, #32]
    68e6:	2b04      	cmp	r3, #4
    68e8:	d901      	bls.n	68ee <prvInitialiseNewTask+0x70>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
    68ea:	2304      	movs	r3, #4
    68ec:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
    68ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
    68f0:	6a3a      	ldr	r2, [r7, #32]
    68f2:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
    68f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
    68f6:	6a3a      	ldr	r2, [r7, #32]
    68f8:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
    68fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
    68fc:	2200      	movs	r2, #0
    68fe:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
    6900:	6abb      	ldr	r3, [r7, #40]	; 0x28
    6902:	3304      	adds	r3, #4
    6904:	4618      	mov	r0, r3
    6906:	f7ff f892 	bl	5a2e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
    690a:	6abb      	ldr	r3, [r7, #40]	; 0x28
    690c:	3318      	adds	r3, #24
    690e:	4618      	mov	r0, r3
    6910:	f7ff f88d 	bl	5a2e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
    6914:	6abb      	ldr	r3, [r7, #40]	; 0x28
    6916:	6aba      	ldr	r2, [r7, #40]	; 0x28
    6918:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    691a:	6a3b      	ldr	r3, [r7, #32]
    691c:	f1c3 0205 	rsb	r2, r3, #5
    6920:	6abb      	ldr	r3, [r7, #40]	; 0x28
    6922:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
    6924:	6abb      	ldr	r3, [r7, #40]	; 0x28
    6926:	6aba      	ldr	r2, [r7, #40]	; 0x28
    6928:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
    692a:	6abb      	ldr	r3, [r7, #40]	; 0x28
    692c:	2200      	movs	r2, #0
    692e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
    6930:	6abb      	ldr	r3, [r7, #40]	; 0x28
    6932:	2200      	movs	r2, #0
    6934:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
    6938:	683a      	ldr	r2, [r7, #0]
    693a:	68f9      	ldr	r1, [r7, #12]
    693c:	6938      	ldr	r0, [r7, #16]
    693e:	f002 f87f 	bl	8a40 <pxPortInitialiseStack>
    6942:	4602      	mov	r2, r0
    6944:	6abb      	ldr	r3, [r7, #40]	; 0x28
    6946:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
    6948:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    694a:	2b00      	cmp	r3, #0
    694c:	d002      	beq.n	6954 <prvInitialiseNewTask+0xd6>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
    694e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    6950:	6aba      	ldr	r2, [r7, #40]	; 0x28
    6952:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
    6954:	bf00      	nop
    6956:	3718      	adds	r7, #24
    6958:	46bd      	mov	sp, r7
    695a:	bd80      	pop	{r7, pc}

0000695c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
    695c:	b580      	push	{r7, lr}
    695e:	b082      	sub	sp, #8
    6960:	af00      	add	r7, sp, #0
    6962:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
    6964:	f002 f8fc 	bl	8b60 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
    6968:	4b2a      	ldr	r3, [pc, #168]	; (6a14 <prvAddNewTaskToReadyList+0xb8>)
    696a:	681b      	ldr	r3, [r3, #0]
    696c:	3301      	adds	r3, #1
    696e:	4a29      	ldr	r2, [pc, #164]	; (6a14 <prvAddNewTaskToReadyList+0xb8>)
    6970:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
    6972:	4b29      	ldr	r3, [pc, #164]	; (6a18 <prvAddNewTaskToReadyList+0xbc>)
    6974:	681b      	ldr	r3, [r3, #0]
    6976:	2b00      	cmp	r3, #0
    6978:	d109      	bne.n	698e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
    697a:	4a27      	ldr	r2, [pc, #156]	; (6a18 <prvAddNewTaskToReadyList+0xbc>)
    697c:	687b      	ldr	r3, [r7, #4]
    697e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
    6980:	4b24      	ldr	r3, [pc, #144]	; (6a14 <prvAddNewTaskToReadyList+0xb8>)
    6982:	681b      	ldr	r3, [r3, #0]
    6984:	2b01      	cmp	r3, #1
    6986:	d110      	bne.n	69aa <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
    6988:	f000 ff12 	bl	77b0 <prvInitialiseTaskLists>
    698c:	e00d      	b.n	69aa <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
    698e:	4b23      	ldr	r3, [pc, #140]	; (6a1c <prvAddNewTaskToReadyList+0xc0>)
    6990:	681b      	ldr	r3, [r3, #0]
    6992:	2b00      	cmp	r3, #0
    6994:	d109      	bne.n	69aa <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
    6996:	4b20      	ldr	r3, [pc, #128]	; (6a18 <prvAddNewTaskToReadyList+0xbc>)
    6998:	681b      	ldr	r3, [r3, #0]
    699a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    699c:	687b      	ldr	r3, [r7, #4]
    699e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    69a0:	429a      	cmp	r2, r3
    69a2:	d802      	bhi.n	69aa <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
    69a4:	4a1c      	ldr	r2, [pc, #112]	; (6a18 <prvAddNewTaskToReadyList+0xbc>)
    69a6:	687b      	ldr	r3, [r7, #4]
    69a8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
    69aa:	4b1d      	ldr	r3, [pc, #116]	; (6a20 <prvAddNewTaskToReadyList+0xc4>)
    69ac:	681b      	ldr	r3, [r3, #0]
    69ae:	3301      	adds	r3, #1
    69b0:	4a1b      	ldr	r2, [pc, #108]	; (6a20 <prvAddNewTaskToReadyList+0xc4>)
    69b2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
    69b4:	687b      	ldr	r3, [r7, #4]
    69b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    69b8:	2201      	movs	r2, #1
    69ba:	409a      	lsls	r2, r3
    69bc:	4b19      	ldr	r3, [pc, #100]	; (6a24 <prvAddNewTaskToReadyList+0xc8>)
    69be:	681b      	ldr	r3, [r3, #0]
    69c0:	4313      	orrs	r3, r2
    69c2:	4a18      	ldr	r2, [pc, #96]	; (6a24 <prvAddNewTaskToReadyList+0xc8>)
    69c4:	6013      	str	r3, [r2, #0]
    69c6:	687b      	ldr	r3, [r7, #4]
    69c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    69ca:	4613      	mov	r3, r2
    69cc:	009b      	lsls	r3, r3, #2
    69ce:	4413      	add	r3, r2
    69d0:	009b      	lsls	r3, r3, #2
    69d2:	4a15      	ldr	r2, [pc, #84]	; (6a28 <prvAddNewTaskToReadyList+0xcc>)
    69d4:	441a      	add	r2, r3
    69d6:	687b      	ldr	r3, [r7, #4]
    69d8:	3304      	adds	r3, #4
    69da:	4619      	mov	r1, r3
    69dc:	4610      	mov	r0, r2
    69de:	f7ff f832 	bl	5a46 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
    69e2:	f002 f8d7 	bl	8b94 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
    69e6:	4b0d      	ldr	r3, [pc, #52]	; (6a1c <prvAddNewTaskToReadyList+0xc0>)
    69e8:	681b      	ldr	r3, [r3, #0]
    69ea:	2b00      	cmp	r3, #0
    69ec:	d00e      	beq.n	6a0c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
    69ee:	4b0a      	ldr	r3, [pc, #40]	; (6a18 <prvAddNewTaskToReadyList+0xbc>)
    69f0:	681b      	ldr	r3, [r3, #0]
    69f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    69f4:	687b      	ldr	r3, [r7, #4]
    69f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    69f8:	429a      	cmp	r2, r3
    69fa:	d207      	bcs.n	6a0c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
    69fc:	4b0b      	ldr	r3, [pc, #44]	; (6a2c <prvAddNewTaskToReadyList+0xd0>)
    69fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    6a02:	601a      	str	r2, [r3, #0]
    6a04:	f3bf 8f4f 	dsb	sy
    6a08:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
    6a0c:	bf00      	nop
    6a0e:	3708      	adds	r7, #8
    6a10:	46bd      	mov	sp, r7
    6a12:	bd80      	pop	{r7, pc}
    6a14:	2000450c 	.word	0x2000450c
    6a18:	20004434 	.word	0x20004434
    6a1c:	20004518 	.word	0x20004518
    6a20:	20004528 	.word	0x20004528
    6a24:	20004514 	.word	0x20004514
    6a28:	20004438 	.word	0x20004438
    6a2c:	e000ed04 	.word	0xe000ed04

00006a30 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
    6a30:	b580      	push	{r7, lr}
    6a32:	b084      	sub	sp, #16
    6a34:	af00      	add	r7, sp, #0
    6a36:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
    6a38:	f002 f892 	bl	8b60 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
    6a3c:	687b      	ldr	r3, [r7, #4]
    6a3e:	2b00      	cmp	r3, #0
    6a40:	d102      	bne.n	6a48 <vTaskDelete+0x18>
    6a42:	4b31      	ldr	r3, [pc, #196]	; (6b08 <vTaskDelete+0xd8>)
    6a44:	681b      	ldr	r3, [r3, #0]
    6a46:	e000      	b.n	6a4a <vTaskDelete+0x1a>
    6a48:	687b      	ldr	r3, [r7, #4]
    6a4a:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
    6a4c:	68fb      	ldr	r3, [r7, #12]
    6a4e:	3304      	adds	r3, #4
    6a50:	4618      	mov	r0, r3
    6a52:	f7ff f853 	bl	5afc <uxListRemove>
    6a56:	4603      	mov	r3, r0
    6a58:	2b00      	cmp	r3, #0
    6a5a:	d115      	bne.n	6a88 <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
    6a5c:	68fb      	ldr	r3, [r7, #12]
    6a5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    6a60:	492a      	ldr	r1, [pc, #168]	; (6b0c <vTaskDelete+0xdc>)
    6a62:	4613      	mov	r3, r2
    6a64:	009b      	lsls	r3, r3, #2
    6a66:	4413      	add	r3, r2
    6a68:	009b      	lsls	r3, r3, #2
    6a6a:	440b      	add	r3, r1
    6a6c:	681b      	ldr	r3, [r3, #0]
    6a6e:	2b00      	cmp	r3, #0
    6a70:	d10a      	bne.n	6a88 <vTaskDelete+0x58>
    6a72:	68fb      	ldr	r3, [r7, #12]
    6a74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    6a76:	2201      	movs	r2, #1
    6a78:	fa02 f303 	lsl.w	r3, r2, r3
    6a7c:	43da      	mvns	r2, r3
    6a7e:	4b24      	ldr	r3, [pc, #144]	; (6b10 <vTaskDelete+0xe0>)
    6a80:	681b      	ldr	r3, [r3, #0]
    6a82:	4013      	ands	r3, r2
    6a84:	4a22      	ldr	r2, [pc, #136]	; (6b10 <vTaskDelete+0xe0>)
    6a86:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
    6a88:	68fb      	ldr	r3, [r7, #12]
    6a8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    6a8c:	2b00      	cmp	r3, #0
    6a8e:	d004      	beq.n	6a9a <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    6a90:	68fb      	ldr	r3, [r7, #12]
    6a92:	3318      	adds	r3, #24
    6a94:	4618      	mov	r0, r3
    6a96:	f7ff f831 	bl	5afc <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
    6a9a:	4b1e      	ldr	r3, [pc, #120]	; (6b14 <vTaskDelete+0xe4>)
    6a9c:	681b      	ldr	r3, [r3, #0]
    6a9e:	3301      	adds	r3, #1
    6aa0:	4a1c      	ldr	r2, [pc, #112]	; (6b14 <vTaskDelete+0xe4>)
    6aa2:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
    6aa4:	4b18      	ldr	r3, [pc, #96]	; (6b08 <vTaskDelete+0xd8>)
    6aa6:	681b      	ldr	r3, [r3, #0]
    6aa8:	68fa      	ldr	r2, [r7, #12]
    6aaa:	429a      	cmp	r2, r3
    6aac:	d10b      	bne.n	6ac6 <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
    6aae:	68fb      	ldr	r3, [r7, #12]
    6ab0:	3304      	adds	r3, #4
    6ab2:	4619      	mov	r1, r3
    6ab4:	4818      	ldr	r0, [pc, #96]	; (6b18 <vTaskDelete+0xe8>)
    6ab6:	f7fe ffc6 	bl	5a46 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
    6aba:	4b18      	ldr	r3, [pc, #96]	; (6b1c <vTaskDelete+0xec>)
    6abc:	681b      	ldr	r3, [r3, #0]
    6abe:	3301      	adds	r3, #1
    6ac0:	4a16      	ldr	r2, [pc, #88]	; (6b1c <vTaskDelete+0xec>)
    6ac2:	6013      	str	r3, [r2, #0]
    6ac4:	e009      	b.n	6ada <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
    6ac6:	4b16      	ldr	r3, [pc, #88]	; (6b20 <vTaskDelete+0xf0>)
    6ac8:	681b      	ldr	r3, [r3, #0]
    6aca:	3b01      	subs	r3, #1
    6acc:	4a14      	ldr	r2, [pc, #80]	; (6b20 <vTaskDelete+0xf0>)
    6ace:	6013      	str	r3, [r2, #0]
				prvDeleteTCB( pxTCB );
    6ad0:	68f8      	ldr	r0, [r7, #12]
    6ad2:	f000 fedb 	bl	788c <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
    6ad6:	f000 fee9 	bl	78ac <prvResetNextTaskUnblockTime>
			}

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
    6ada:	f002 f85b 	bl	8b94 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
    6ade:	4b11      	ldr	r3, [pc, #68]	; (6b24 <vTaskDelete+0xf4>)
    6ae0:	681b      	ldr	r3, [r3, #0]
    6ae2:	2b00      	cmp	r3, #0
    6ae4:	d00c      	beq.n	6b00 <vTaskDelete+0xd0>
		{
			if( pxTCB == pxCurrentTCB )
    6ae6:	4b08      	ldr	r3, [pc, #32]	; (6b08 <vTaskDelete+0xd8>)
    6ae8:	681b      	ldr	r3, [r3, #0]
    6aea:	68fa      	ldr	r2, [r7, #12]
    6aec:	429a      	cmp	r2, r3
    6aee:	d107      	bne.n	6b00 <vTaskDelete+0xd0>
			{
				configASSERT( uxSchedulerSuspended == 0 );
				portYIELD_WITHIN_API();
    6af0:	4b0d      	ldr	r3, [pc, #52]	; (6b28 <vTaskDelete+0xf8>)
    6af2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    6af6:	601a      	str	r2, [r3, #0]
    6af8:	f3bf 8f4f 	dsb	sy
    6afc:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
    6b00:	bf00      	nop
    6b02:	3710      	adds	r7, #16
    6b04:	46bd      	mov	sp, r7
    6b06:	bd80      	pop	{r7, pc}
    6b08:	20004434 	.word	0x20004434
    6b0c:	20004438 	.word	0x20004438
    6b10:	20004514 	.word	0x20004514
    6b14:	20004528 	.word	0x20004528
    6b18:	200044e0 	.word	0x200044e0
    6b1c:	200044f4 	.word	0x200044f4
    6b20:	2000450c 	.word	0x2000450c
    6b24:	20004518 	.word	0x20004518
    6b28:	e000ed04 	.word	0xe000ed04

00006b2c <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
    6b2c:	b580      	push	{r7, lr}
    6b2e:	b086      	sub	sp, #24
    6b30:	af00      	add	r7, sp, #0
    6b32:	6078      	str	r0, [r7, #4]
    6b34:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
    6b36:	2300      	movs	r3, #0
    6b38:	617b      	str	r3, [r7, #20]

		configASSERT( pxPreviousWakeTime );
		configASSERT( ( xTimeIncrement > 0U ) );
		configASSERT( uxSchedulerSuspended == 0 );

		vTaskSuspendAll();
    6b3a:	f000 fb01 	bl	7140 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
    6b3e:	4b21      	ldr	r3, [pc, #132]	; (6bc4 <vTaskDelayUntil+0x98>)
    6b40:	681b      	ldr	r3, [r3, #0]
    6b42:	613b      	str	r3, [r7, #16]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
    6b44:	687b      	ldr	r3, [r7, #4]
    6b46:	681b      	ldr	r3, [r3, #0]
    6b48:	683a      	ldr	r2, [r7, #0]
    6b4a:	4413      	add	r3, r2
    6b4c:	60fb      	str	r3, [r7, #12]

			if( xConstTickCount < *pxPreviousWakeTime )
    6b4e:	687b      	ldr	r3, [r7, #4]
    6b50:	681b      	ldr	r3, [r3, #0]
    6b52:	693a      	ldr	r2, [r7, #16]
    6b54:	429a      	cmp	r2, r3
    6b56:	d20b      	bcs.n	6b70 <vTaskDelayUntil+0x44>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
    6b58:	687b      	ldr	r3, [r7, #4]
    6b5a:	681b      	ldr	r3, [r3, #0]
    6b5c:	68fa      	ldr	r2, [r7, #12]
    6b5e:	429a      	cmp	r2, r3
    6b60:	d211      	bcs.n	6b86 <vTaskDelayUntil+0x5a>
    6b62:	68fa      	ldr	r2, [r7, #12]
    6b64:	693b      	ldr	r3, [r7, #16]
    6b66:	429a      	cmp	r2, r3
    6b68:	d90d      	bls.n	6b86 <vTaskDelayUntil+0x5a>
				{
					xShouldDelay = pdTRUE;
    6b6a:	2301      	movs	r3, #1
    6b6c:	617b      	str	r3, [r7, #20]
    6b6e:	e00a      	b.n	6b86 <vTaskDelayUntil+0x5a>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
    6b70:	687b      	ldr	r3, [r7, #4]
    6b72:	681b      	ldr	r3, [r3, #0]
    6b74:	68fa      	ldr	r2, [r7, #12]
    6b76:	429a      	cmp	r2, r3
    6b78:	d303      	bcc.n	6b82 <vTaskDelayUntil+0x56>
    6b7a:	68fa      	ldr	r2, [r7, #12]
    6b7c:	693b      	ldr	r3, [r7, #16]
    6b7e:	429a      	cmp	r2, r3
    6b80:	d901      	bls.n	6b86 <vTaskDelayUntil+0x5a>
				{
					xShouldDelay = pdTRUE;
    6b82:	2301      	movs	r3, #1
    6b84:	617b      	str	r3, [r7, #20]
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
    6b86:	687b      	ldr	r3, [r7, #4]
    6b88:	68fa      	ldr	r2, [r7, #12]
    6b8a:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
    6b8c:	697b      	ldr	r3, [r7, #20]
    6b8e:	2b00      	cmp	r3, #0
    6b90:	d006      	beq.n	6ba0 <vTaskDelayUntil+0x74>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
    6b92:	68fa      	ldr	r2, [r7, #12]
    6b94:	693b      	ldr	r3, [r7, #16]
    6b96:	1ad3      	subs	r3, r2, r3
    6b98:	2100      	movs	r1, #0
    6b9a:	4618      	mov	r0, r3
    6b9c:	f001 fab8 	bl	8110 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
    6ba0:	f000 fadc 	bl	715c <xTaskResumeAll>
    6ba4:	60b8      	str	r0, [r7, #8]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
    6ba6:	68bb      	ldr	r3, [r7, #8]
    6ba8:	2b00      	cmp	r3, #0
    6baa:	d107      	bne.n	6bbc <vTaskDelayUntil+0x90>
		{
			portYIELD_WITHIN_API();
    6bac:	4b06      	ldr	r3, [pc, #24]	; (6bc8 <vTaskDelayUntil+0x9c>)
    6bae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    6bb2:	601a      	str	r2, [r3, #0]
    6bb4:	f3bf 8f4f 	dsb	sy
    6bb8:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    6bbc:	bf00      	nop
    6bbe:	3718      	adds	r7, #24
    6bc0:	46bd      	mov	sp, r7
    6bc2:	bd80      	pop	{r7, pc}
    6bc4:	20004510 	.word	0x20004510
    6bc8:	e000ed04 	.word	0xe000ed04

00006bcc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
    6bcc:	b580      	push	{r7, lr}
    6bce:	b084      	sub	sp, #16
    6bd0:	af00      	add	r7, sp, #0
    6bd2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
    6bd4:	2300      	movs	r3, #0
    6bd6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
    6bd8:	687b      	ldr	r3, [r7, #4]
    6bda:	2b00      	cmp	r3, #0
    6bdc:	d008      	beq.n	6bf0 <vTaskDelay+0x24>
		{
			configASSERT( uxSchedulerSuspended == 0 );
			vTaskSuspendAll();
    6bde:	f000 faaf 	bl	7140 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
    6be2:	2100      	movs	r1, #0
    6be4:	6878      	ldr	r0, [r7, #4]
    6be6:	f001 fa93 	bl	8110 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
    6bea:	f000 fab7 	bl	715c <xTaskResumeAll>
    6bee:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
    6bf0:	68fb      	ldr	r3, [r7, #12]
    6bf2:	2b00      	cmp	r3, #0
    6bf4:	d107      	bne.n	6c06 <vTaskDelay+0x3a>
		{
			portYIELD_WITHIN_API();
    6bf6:	4b06      	ldr	r3, [pc, #24]	; (6c10 <vTaskDelay+0x44>)
    6bf8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    6bfc:	601a      	str	r2, [r3, #0]
    6bfe:	f3bf 8f4f 	dsb	sy
    6c02:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    6c06:	bf00      	nop
    6c08:	3710      	adds	r7, #16
    6c0a:	46bd      	mov	sp, r7
    6c0c:	bd80      	pop	{r7, pc}
    6c0e:	bf00      	nop
    6c10:	e000ed04 	.word	0xe000ed04

00006c14 <uxTaskPriorityGet>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskPriorityGet == 1 )

	UBaseType_t uxTaskPriorityGet( TaskHandle_t xTask )
	{
    6c14:	b580      	push	{r7, lr}
    6c16:	b084      	sub	sp, #16
    6c18:	af00      	add	r7, sp, #0
    6c1a:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	UBaseType_t uxReturn;

		taskENTER_CRITICAL();
    6c1c:	f001 ffa0 	bl	8b60 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the priority of the that
			called uxTaskPriorityGet() that is being queried. */
			pxTCB = prvGetTCBFromHandle( xTask );
    6c20:	687b      	ldr	r3, [r7, #4]
    6c22:	2b00      	cmp	r3, #0
    6c24:	d102      	bne.n	6c2c <uxTaskPriorityGet+0x18>
    6c26:	4b07      	ldr	r3, [pc, #28]	; (6c44 <uxTaskPriorityGet+0x30>)
    6c28:	681b      	ldr	r3, [r3, #0]
    6c2a:	e000      	b.n	6c2e <uxTaskPriorityGet+0x1a>
    6c2c:	687b      	ldr	r3, [r7, #4]
    6c2e:	60fb      	str	r3, [r7, #12]
			uxReturn = pxTCB->uxPriority;
    6c30:	68fb      	ldr	r3, [r7, #12]
    6c32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    6c34:	60bb      	str	r3, [r7, #8]
		}
		taskEXIT_CRITICAL();
    6c36:	f001 ffad 	bl	8b94 <vPortExitCritical>

		return uxReturn;
    6c3a:	68bb      	ldr	r3, [r7, #8]
	}
    6c3c:	4618      	mov	r0, r3
    6c3e:	3710      	adds	r7, #16
    6c40:	46bd      	mov	sp, r7
    6c42:	bd80      	pop	{r7, pc}
    6c44:	20004434 	.word	0x20004434

00006c48 <uxTaskPriorityGetFromISR>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskPriorityGet == 1 )

	UBaseType_t uxTaskPriorityGetFromISR( TaskHandle_t xTask )
	{
    6c48:	b480      	push	{r7}
    6c4a:	b089      	sub	sp, #36	; 0x24
    6c4c:	af00      	add	r7, sp, #0
    6c4e:	6078      	str	r0, [r7, #4]
	__asm volatile
    6c50:	f3ef 8211 	mrs	r2, BASEPRI
    6c54:	f04f 03bf 	mov.w	r3, #191	; 0xbf
    6c58:	f383 8811 	msr	BASEPRI, r3
    6c5c:	f3bf 8f6f 	isb	sy
    6c60:	f3bf 8f4f 	dsb	sy
    6c64:	613a      	str	r2, [r7, #16]
    6c66:	60fb      	str	r3, [r7, #12]
	return ulOriginalBASEPRI;
    6c68:	693b      	ldr	r3, [r7, #16]
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		uxSavedInterruptState = portSET_INTERRUPT_MASK_FROM_ISR();
    6c6a:	61fb      	str	r3, [r7, #28]
		{
			/* If null is passed in here then it is the priority of the calling
			task that is being queried. */
			pxTCB = prvGetTCBFromHandle( xTask );
    6c6c:	687b      	ldr	r3, [r7, #4]
    6c6e:	2b00      	cmp	r3, #0
    6c70:	d102      	bne.n	6c78 <uxTaskPriorityGetFromISR+0x30>
    6c72:	4b0a      	ldr	r3, [pc, #40]	; (6c9c <uxTaskPriorityGetFromISR+0x54>)
    6c74:	681b      	ldr	r3, [r3, #0]
    6c76:	e000      	b.n	6c7a <uxTaskPriorityGetFromISR+0x32>
    6c78:	687b      	ldr	r3, [r7, #4]
    6c7a:	61bb      	str	r3, [r7, #24]
			uxReturn = pxTCB->uxPriority;
    6c7c:	69bb      	ldr	r3, [r7, #24]
    6c7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    6c80:	617b      	str	r3, [r7, #20]
    6c82:	69fb      	ldr	r3, [r7, #28]
    6c84:	60bb      	str	r3, [r7, #8]
	__asm volatile
    6c86:	68bb      	ldr	r3, [r7, #8]
    6c88:	f383 8811 	msr	BASEPRI, r3
}
    6c8c:	bf00      	nop
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptState );

		return uxReturn;
    6c8e:	697b      	ldr	r3, [r7, #20]
	}
    6c90:	4618      	mov	r0, r3
    6c92:	3724      	adds	r7, #36	; 0x24
    6c94:	46bd      	mov	sp, r7
    6c96:	bc80      	pop	{r7}
    6c98:	4770      	bx	lr
    6c9a:	bf00      	nop
    6c9c:	20004434 	.word	0x20004434

00006ca0 <vTaskPrioritySet>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskPrioritySet == 1 )

	void vTaskPrioritySet( TaskHandle_t xTask, UBaseType_t uxNewPriority )
	{
    6ca0:	b580      	push	{r7, lr}
    6ca2:	b086      	sub	sp, #24
    6ca4:	af00      	add	r7, sp, #0
    6ca6:	6078      	str	r0, [r7, #4]
    6ca8:	6039      	str	r1, [r7, #0]
	TCB_t *pxTCB;
	UBaseType_t uxCurrentBasePriority, uxPriorityUsedOnEntry;
	BaseType_t xYieldRequired = pdFALSE;
    6caa:	2300      	movs	r3, #0
    6cac:	617b      	str	r3, [r7, #20]

		configASSERT( ( uxNewPriority < configMAX_PRIORITIES ) );

		/* Ensure the new priority is valid. */
		if( uxNewPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
    6cae:	683b      	ldr	r3, [r7, #0]
    6cb0:	2b04      	cmp	r3, #4
    6cb2:	d901      	bls.n	6cb8 <vTaskPrioritySet+0x18>
		{
			uxNewPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
    6cb4:	2304      	movs	r3, #4
    6cb6:	603b      	str	r3, [r7, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		taskENTER_CRITICAL();
    6cb8:	f001 ff52 	bl	8b60 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the priority of the calling
			task that is being changed. */
			pxTCB = prvGetTCBFromHandle( xTask );
    6cbc:	687b      	ldr	r3, [r7, #4]
    6cbe:	2b00      	cmp	r3, #0
    6cc0:	d102      	bne.n	6cc8 <vTaskPrioritySet+0x28>
    6cc2:	4b43      	ldr	r3, [pc, #268]	; (6dd0 <vTaskPrioritySet+0x130>)
    6cc4:	681b      	ldr	r3, [r3, #0]
    6cc6:	e000      	b.n	6cca <vTaskPrioritySet+0x2a>
    6cc8:	687b      	ldr	r3, [r7, #4]
    6cca:	613b      	str	r3, [r7, #16]

			traceTASK_PRIORITY_SET( pxTCB, uxNewPriority );

			#if ( configUSE_MUTEXES == 1 )
			{
				uxCurrentBasePriority = pxTCB->uxBasePriority;
    6ccc:	693b      	ldr	r3, [r7, #16]
    6cce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    6cd0:	60fb      	str	r3, [r7, #12]
			{
				uxCurrentBasePriority = pxTCB->uxPriority;
			}
			#endif

			if( uxCurrentBasePriority != uxNewPriority )
    6cd2:	68fa      	ldr	r2, [r7, #12]
    6cd4:	683b      	ldr	r3, [r7, #0]
    6cd6:	429a      	cmp	r2, r3
    6cd8:	d074      	beq.n	6dc4 <vTaskPrioritySet+0x124>
			{
				/* The priority change may have readied a task of higher
				priority than the calling task. */
				if( uxNewPriority > uxCurrentBasePriority )
    6cda:	683a      	ldr	r2, [r7, #0]
    6cdc:	68fb      	ldr	r3, [r7, #12]
    6cde:	429a      	cmp	r2, r3
    6ce0:	d90d      	bls.n	6cfe <vTaskPrioritySet+0x5e>
				{
					if( pxTCB != pxCurrentTCB )
    6ce2:	4b3b      	ldr	r3, [pc, #236]	; (6dd0 <vTaskPrioritySet+0x130>)
    6ce4:	681b      	ldr	r3, [r3, #0]
    6ce6:	693a      	ldr	r2, [r7, #16]
    6ce8:	429a      	cmp	r2, r3
    6cea:	d00f      	beq.n	6d0c <vTaskPrioritySet+0x6c>
					{
						/* The priority of a task other than the currently
						running task is being raised.  Is the priority being
						raised above that of the running task? */
						if( uxNewPriority >= pxCurrentTCB->uxPriority )
    6cec:	4b38      	ldr	r3, [pc, #224]	; (6dd0 <vTaskPrioritySet+0x130>)
    6cee:	681b      	ldr	r3, [r3, #0]
    6cf0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    6cf2:	683a      	ldr	r2, [r7, #0]
    6cf4:	429a      	cmp	r2, r3
    6cf6:	d309      	bcc.n	6d0c <vTaskPrioritySet+0x6c>
						{
							xYieldRequired = pdTRUE;
    6cf8:	2301      	movs	r3, #1
    6cfa:	617b      	str	r3, [r7, #20]
    6cfc:	e006      	b.n	6d0c <vTaskPrioritySet+0x6c>
						/* The priority of the running task is being raised,
						but the running task must already be the highest
						priority task able to run so no yield is required. */
					}
				}
				else if( pxTCB == pxCurrentTCB )
    6cfe:	4b34      	ldr	r3, [pc, #208]	; (6dd0 <vTaskPrioritySet+0x130>)
    6d00:	681b      	ldr	r3, [r3, #0]
    6d02:	693a      	ldr	r2, [r7, #16]
    6d04:	429a      	cmp	r2, r3
    6d06:	d101      	bne.n	6d0c <vTaskPrioritySet+0x6c>
				{
					/* Setting the priority of the running task down means
					there may now be another task of higher priority that
					is ready to execute. */
					xYieldRequired = pdTRUE;
    6d08:	2301      	movs	r3, #1
    6d0a:	617b      	str	r3, [r7, #20]
				}

				/* Remember the ready list the task might be referenced from
				before its uxPriority member is changed so the
				taskRESET_READY_PRIORITY() macro can function correctly. */
				uxPriorityUsedOnEntry = pxTCB->uxPriority;
    6d0c:	693b      	ldr	r3, [r7, #16]
    6d0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    6d10:	60bb      	str	r3, [r7, #8]

				#if ( configUSE_MUTEXES == 1 )
				{
					/* Only change the priority being used if the task is not
					currently using an inherited priority. */
					if( pxTCB->uxBasePriority == pxTCB->uxPriority )
    6d12:	693b      	ldr	r3, [r7, #16]
    6d14:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    6d16:	693b      	ldr	r3, [r7, #16]
    6d18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    6d1a:	429a      	cmp	r2, r3
    6d1c:	d102      	bne.n	6d24 <vTaskPrioritySet+0x84>
					{
						pxTCB->uxPriority = uxNewPriority;
    6d1e:	693b      	ldr	r3, [r7, #16]
    6d20:	683a      	ldr	r2, [r7, #0]
    6d22:	62da      	str	r2, [r3, #44]	; 0x2c
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* The base priority gets set whatever. */
					pxTCB->uxBasePriority = uxNewPriority;
    6d24:	693b      	ldr	r3, [r7, #16]
    6d26:	683a      	ldr	r2, [r7, #0]
    6d28:	645a      	str	r2, [r3, #68]	; 0x44
				}
				#endif

				/* Only reset the event list item value if the value is not
				being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
    6d2a:	693b      	ldr	r3, [r7, #16]
    6d2c:	699b      	ldr	r3, [r3, #24]
    6d2e:	2b00      	cmp	r3, #0
    6d30:	db04      	blt.n	6d3c <vTaskPrioritySet+0x9c>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxNewPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    6d32:	683b      	ldr	r3, [r7, #0]
    6d34:	f1c3 0205 	rsb	r2, r3, #5
    6d38:	693b      	ldr	r3, [r7, #16]
    6d3a:	619a      	str	r2, [r3, #24]

				/* If the task is in the blocked or suspended list we need do
				nothing more than change its priority variable. However, if
				the task is in a ready list it needs to be removed and placed
				in the list appropriate to its new priority. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
    6d3c:	693b      	ldr	r3, [r7, #16]
    6d3e:	6959      	ldr	r1, [r3, #20]
    6d40:	68ba      	ldr	r2, [r7, #8]
    6d42:	4613      	mov	r3, r2
    6d44:	009b      	lsls	r3, r3, #2
    6d46:	4413      	add	r3, r2
    6d48:	009b      	lsls	r3, r3, #2
    6d4a:	4a22      	ldr	r2, [pc, #136]	; (6dd4 <vTaskPrioritySet+0x134>)
    6d4c:	4413      	add	r3, r2
    6d4e:	4299      	cmp	r1, r3
    6d50:	d101      	bne.n	6d56 <vTaskPrioritySet+0xb6>
    6d52:	2301      	movs	r3, #1
    6d54:	e000      	b.n	6d58 <vTaskPrioritySet+0xb8>
    6d56:	2300      	movs	r3, #0
    6d58:	2b00      	cmp	r3, #0
    6d5a:	d028      	beq.n	6dae <vTaskPrioritySet+0x10e>
				{
					/* The task is currently in its ready list - remove before
					adding it to it's new ready list.  As we are in a critical
					section we can do this even if the scheduler is suspended. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
    6d5c:	693b      	ldr	r3, [r7, #16]
    6d5e:	3304      	adds	r3, #4
    6d60:	4618      	mov	r0, r3
    6d62:	f7fe fecb 	bl	5afc <uxListRemove>
    6d66:	4603      	mov	r3, r0
    6d68:	2b00      	cmp	r3, #0
    6d6a:	d109      	bne.n	6d80 <vTaskPrioritySet+0xe0>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( uxPriorityUsedOnEntry, uxTopReadyPriority );
    6d6c:	2201      	movs	r2, #1
    6d6e:	68bb      	ldr	r3, [r7, #8]
    6d70:	fa02 f303 	lsl.w	r3, r2, r3
    6d74:	43da      	mvns	r2, r3
    6d76:	4b18      	ldr	r3, [pc, #96]	; (6dd8 <vTaskPrioritySet+0x138>)
    6d78:	681b      	ldr	r3, [r3, #0]
    6d7a:	4013      	ands	r3, r2
    6d7c:	4a16      	ldr	r2, [pc, #88]	; (6dd8 <vTaskPrioritySet+0x138>)
    6d7e:	6013      	str	r3, [r2, #0]
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					prvAddTaskToReadyList( pxTCB );
    6d80:	693b      	ldr	r3, [r7, #16]
    6d82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    6d84:	2201      	movs	r2, #1
    6d86:	409a      	lsls	r2, r3
    6d88:	4b13      	ldr	r3, [pc, #76]	; (6dd8 <vTaskPrioritySet+0x138>)
    6d8a:	681b      	ldr	r3, [r3, #0]
    6d8c:	4313      	orrs	r3, r2
    6d8e:	4a12      	ldr	r2, [pc, #72]	; (6dd8 <vTaskPrioritySet+0x138>)
    6d90:	6013      	str	r3, [r2, #0]
    6d92:	693b      	ldr	r3, [r7, #16]
    6d94:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    6d96:	4613      	mov	r3, r2
    6d98:	009b      	lsls	r3, r3, #2
    6d9a:	4413      	add	r3, r2
    6d9c:	009b      	lsls	r3, r3, #2
    6d9e:	4a0d      	ldr	r2, [pc, #52]	; (6dd4 <vTaskPrioritySet+0x134>)
    6da0:	441a      	add	r2, r3
    6da2:	693b      	ldr	r3, [r7, #16]
    6da4:	3304      	adds	r3, #4
    6da6:	4619      	mov	r1, r3
    6da8:	4610      	mov	r0, r2
    6daa:	f7fe fe4c 	bl	5a46 <vListInsertEnd>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldRequired != pdFALSE )
    6dae:	697b      	ldr	r3, [r7, #20]
    6db0:	2b00      	cmp	r3, #0
    6db2:	d007      	beq.n	6dc4 <vTaskPrioritySet+0x124>
				{
					taskYIELD_IF_USING_PREEMPTION();
    6db4:	4b09      	ldr	r3, [pc, #36]	; (6ddc <vTaskPrioritySet+0x13c>)
    6db6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    6dba:	601a      	str	r2, [r3, #0]
    6dbc:	f3bf 8f4f 	dsb	sy
    6dc0:	f3bf 8f6f 	isb	sy
				/* Remove compiler warning about unused variables when the port
				optimised task selection is not being used. */
				( void ) uxPriorityUsedOnEntry;
			}
		}
		taskEXIT_CRITICAL();
    6dc4:	f001 fee6 	bl	8b94 <vPortExitCritical>
	}
    6dc8:	bf00      	nop
    6dca:	3718      	adds	r7, #24
    6dcc:	46bd      	mov	sp, r7
    6dce:	bd80      	pop	{r7, pc}
    6dd0:	20004434 	.word	0x20004434
    6dd4:	20004438 	.word	0x20004438
    6dd8:	20004514 	.word	0x20004514
    6ddc:	e000ed04 	.word	0xe000ed04

00006de0 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
    6de0:	b580      	push	{r7, lr}
    6de2:	b084      	sub	sp, #16
    6de4:	af00      	add	r7, sp, #0
    6de6:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
    6de8:	f001 feba 	bl	8b60 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
    6dec:	687b      	ldr	r3, [r7, #4]
    6dee:	2b00      	cmp	r3, #0
    6df0:	d102      	bne.n	6df8 <vTaskSuspend+0x18>
    6df2:	4b35      	ldr	r3, [pc, #212]	; (6ec8 <vTaskSuspend+0xe8>)
    6df4:	681b      	ldr	r3, [r3, #0]
    6df6:	e000      	b.n	6dfa <vTaskSuspend+0x1a>
    6df8:	687b      	ldr	r3, [r7, #4]
    6dfa:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
    6dfc:	68fb      	ldr	r3, [r7, #12]
    6dfe:	3304      	adds	r3, #4
    6e00:	4618      	mov	r0, r3
    6e02:	f7fe fe7b 	bl	5afc <uxListRemove>
    6e06:	4603      	mov	r3, r0
    6e08:	2b00      	cmp	r3, #0
    6e0a:	d115      	bne.n	6e38 <vTaskSuspend+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
    6e0c:	68fb      	ldr	r3, [r7, #12]
    6e0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    6e10:	492e      	ldr	r1, [pc, #184]	; (6ecc <vTaskSuspend+0xec>)
    6e12:	4613      	mov	r3, r2
    6e14:	009b      	lsls	r3, r3, #2
    6e16:	4413      	add	r3, r2
    6e18:	009b      	lsls	r3, r3, #2
    6e1a:	440b      	add	r3, r1
    6e1c:	681b      	ldr	r3, [r3, #0]
    6e1e:	2b00      	cmp	r3, #0
    6e20:	d10a      	bne.n	6e38 <vTaskSuspend+0x58>
    6e22:	68fb      	ldr	r3, [r7, #12]
    6e24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    6e26:	2201      	movs	r2, #1
    6e28:	fa02 f303 	lsl.w	r3, r2, r3
    6e2c:	43da      	mvns	r2, r3
    6e2e:	4b28      	ldr	r3, [pc, #160]	; (6ed0 <vTaskSuspend+0xf0>)
    6e30:	681b      	ldr	r3, [r3, #0]
    6e32:	4013      	ands	r3, r2
    6e34:	4a26      	ldr	r2, [pc, #152]	; (6ed0 <vTaskSuspend+0xf0>)
    6e36:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
    6e38:	68fb      	ldr	r3, [r7, #12]
    6e3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    6e3c:	2b00      	cmp	r3, #0
    6e3e:	d004      	beq.n	6e4a <vTaskSuspend+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    6e40:	68fb      	ldr	r3, [r7, #12]
    6e42:	3318      	adds	r3, #24
    6e44:	4618      	mov	r0, r3
    6e46:	f7fe fe59 	bl	5afc <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
    6e4a:	68fb      	ldr	r3, [r7, #12]
    6e4c:	3304      	adds	r3, #4
    6e4e:	4619      	mov	r1, r3
    6e50:	4820      	ldr	r0, [pc, #128]	; (6ed4 <vTaskSuspend+0xf4>)
    6e52:	f7fe fdf8 	bl	5a46 <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
    6e56:	68fb      	ldr	r3, [r7, #12]
    6e58:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
    6e5c:	b2db      	uxtb	r3, r3
    6e5e:	2b01      	cmp	r3, #1
    6e60:	d103      	bne.n	6e6a <vTaskSuspend+0x8a>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
    6e62:	68fb      	ldr	r3, [r7, #12]
    6e64:	2200      	movs	r2, #0
    6e66:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
    6e6a:	f001 fe93 	bl	8b94 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
    6e6e:	4b1a      	ldr	r3, [pc, #104]	; (6ed8 <vTaskSuspend+0xf8>)
    6e70:	681b      	ldr	r3, [r3, #0]
    6e72:	2b00      	cmp	r3, #0
    6e74:	d005      	beq.n	6e82 <vTaskSuspend+0xa2>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
    6e76:	f001 fe73 	bl	8b60 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
    6e7a:	f000 fd17 	bl	78ac <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
    6e7e:	f001 fe89 	bl	8b94 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
    6e82:	4b11      	ldr	r3, [pc, #68]	; (6ec8 <vTaskSuspend+0xe8>)
    6e84:	681b      	ldr	r3, [r3, #0]
    6e86:	68fa      	ldr	r2, [r7, #12]
    6e88:	429a      	cmp	r2, r3
    6e8a:	d118      	bne.n	6ebe <vTaskSuspend+0xde>
		{
			if( xSchedulerRunning != pdFALSE )
    6e8c:	4b12      	ldr	r3, [pc, #72]	; (6ed8 <vTaskSuspend+0xf8>)
    6e8e:	681b      	ldr	r3, [r3, #0]
    6e90:	2b00      	cmp	r3, #0
    6e92:	d008      	beq.n	6ea6 <vTaskSuspend+0xc6>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
				portYIELD_WITHIN_API();
    6e94:	4b11      	ldr	r3, [pc, #68]	; (6edc <vTaskSuspend+0xfc>)
    6e96:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    6e9a:	601a      	str	r2, [r3, #0]
    6e9c:	f3bf 8f4f 	dsb	sy
    6ea0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    6ea4:	e00b      	b.n	6ebe <vTaskSuspend+0xde>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks )
    6ea6:	4b0b      	ldr	r3, [pc, #44]	; (6ed4 <vTaskSuspend+0xf4>)
    6ea8:	681a      	ldr	r2, [r3, #0]
    6eaa:	4b0d      	ldr	r3, [pc, #52]	; (6ee0 <vTaskSuspend+0x100>)
    6eac:	681b      	ldr	r3, [r3, #0]
    6eae:	429a      	cmp	r2, r3
    6eb0:	d103      	bne.n	6eba <vTaskSuspend+0xda>
					pxCurrentTCB = NULL;
    6eb2:	4b05      	ldr	r3, [pc, #20]	; (6ec8 <vTaskSuspend+0xe8>)
    6eb4:	2200      	movs	r2, #0
    6eb6:	601a      	str	r2, [r3, #0]
	}
    6eb8:	e001      	b.n	6ebe <vTaskSuspend+0xde>
					vTaskSwitchContext();
    6eba:	f000 fad1 	bl	7460 <vTaskSwitchContext>
	}
    6ebe:	bf00      	nop
    6ec0:	3710      	adds	r7, #16
    6ec2:	46bd      	mov	sp, r7
    6ec4:	bd80      	pop	{r7, pc}
    6ec6:	bf00      	nop
    6ec8:	20004434 	.word	0x20004434
    6ecc:	20004438 	.word	0x20004438
    6ed0:	20004514 	.word	0x20004514
    6ed4:	200044f8 	.word	0x200044f8
    6ed8:	20004518 	.word	0x20004518
    6edc:	e000ed04 	.word	0xe000ed04
    6ee0:	2000450c 	.word	0x2000450c

00006ee4 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
    6ee4:	b480      	push	{r7}
    6ee6:	b085      	sub	sp, #20
    6ee8:	af00      	add	r7, sp, #0
    6eea:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
    6eec:	2300      	movs	r3, #0
    6eee:	60fb      	str	r3, [r7, #12]
	const TCB_t * const pxTCB = ( TCB_t * ) xTask;
    6ef0:	687b      	ldr	r3, [r7, #4]
    6ef2:	60bb      	str	r3, [r7, #8]

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
    6ef4:	68bb      	ldr	r3, [r7, #8]
    6ef6:	695b      	ldr	r3, [r3, #20]
    6ef8:	4a0e      	ldr	r2, [pc, #56]	; (6f34 <prvTaskIsTaskSuspended+0x50>)
    6efa:	4293      	cmp	r3, r2
    6efc:	d101      	bne.n	6f02 <prvTaskIsTaskSuspended+0x1e>
    6efe:	2301      	movs	r3, #1
    6f00:	e000      	b.n	6f04 <prvTaskIsTaskSuspended+0x20>
    6f02:	2300      	movs	r3, #0
    6f04:	2b00      	cmp	r3, #0
    6f06:	d00f      	beq.n	6f28 <prvTaskIsTaskSuspended+0x44>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
    6f08:	68bb      	ldr	r3, [r7, #8]
    6f0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    6f0c:	4a0a      	ldr	r2, [pc, #40]	; (6f38 <prvTaskIsTaskSuspended+0x54>)
    6f0e:	4293      	cmp	r3, r2
    6f10:	d00a      	beq.n	6f28 <prvTaskIsTaskSuspended+0x44>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
    6f12:	68bb      	ldr	r3, [r7, #8]
    6f14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    6f16:	2b00      	cmp	r3, #0
    6f18:	d101      	bne.n	6f1e <prvTaskIsTaskSuspended+0x3a>
    6f1a:	2301      	movs	r3, #1
    6f1c:	e000      	b.n	6f20 <prvTaskIsTaskSuspended+0x3c>
    6f1e:	2300      	movs	r3, #0
    6f20:	2b00      	cmp	r3, #0
    6f22:	d001      	beq.n	6f28 <prvTaskIsTaskSuspended+0x44>
				{
					xReturn = pdTRUE;
    6f24:	2301      	movs	r3, #1
    6f26:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
    6f28:	68fb      	ldr	r3, [r7, #12]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
    6f2a:	4618      	mov	r0, r3
    6f2c:	3714      	adds	r7, #20
    6f2e:	46bd      	mov	sp, r7
    6f30:	bc80      	pop	{r7}
    6f32:	4770      	bx	lr
    6f34:	200044f8 	.word	0x200044f8
    6f38:	200044cc 	.word	0x200044cc

00006f3c <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
    6f3c:	b580      	push	{r7, lr}
    6f3e:	b084      	sub	sp, #16
    6f40:	af00      	add	r7, sp, #0
    6f42:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) xTaskToResume;
    6f44:	687b      	ldr	r3, [r7, #4]
    6f46:	60fb      	str	r3, [r7, #12]
		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != NULL ) && ( pxTCB != pxCurrentTCB ) )
    6f48:	68fb      	ldr	r3, [r7, #12]
    6f4a:	2b00      	cmp	r3, #0
    6f4c:	d039      	beq.n	6fc2 <vTaskResume+0x86>
    6f4e:	4b1f      	ldr	r3, [pc, #124]	; (6fcc <vTaskResume+0x90>)
    6f50:	681b      	ldr	r3, [r3, #0]
    6f52:	68fa      	ldr	r2, [r7, #12]
    6f54:	429a      	cmp	r2, r3
    6f56:	d034      	beq.n	6fc2 <vTaskResume+0x86>
		{
			taskENTER_CRITICAL();
    6f58:	f001 fe02 	bl	8b60 <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
    6f5c:	68f8      	ldr	r0, [r7, #12]
    6f5e:	f7ff ffc1 	bl	6ee4 <prvTaskIsTaskSuspended>
    6f62:	4603      	mov	r3, r0
    6f64:	2b00      	cmp	r3, #0
    6f66:	d02a      	beq.n	6fbe <vTaskResume+0x82>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
    6f68:	68fb      	ldr	r3, [r7, #12]
    6f6a:	3304      	adds	r3, #4
    6f6c:	4618      	mov	r0, r3
    6f6e:	f7fe fdc5 	bl	5afc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    6f72:	68fb      	ldr	r3, [r7, #12]
    6f74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    6f76:	2201      	movs	r2, #1
    6f78:	409a      	lsls	r2, r3
    6f7a:	4b15      	ldr	r3, [pc, #84]	; (6fd0 <vTaskResume+0x94>)
    6f7c:	681b      	ldr	r3, [r3, #0]
    6f7e:	4313      	orrs	r3, r2
    6f80:	4a13      	ldr	r2, [pc, #76]	; (6fd0 <vTaskResume+0x94>)
    6f82:	6013      	str	r3, [r2, #0]
    6f84:	68fb      	ldr	r3, [r7, #12]
    6f86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    6f88:	4613      	mov	r3, r2
    6f8a:	009b      	lsls	r3, r3, #2
    6f8c:	4413      	add	r3, r2
    6f8e:	009b      	lsls	r3, r3, #2
    6f90:	4a10      	ldr	r2, [pc, #64]	; (6fd4 <vTaskResume+0x98>)
    6f92:	441a      	add	r2, r3
    6f94:	68fb      	ldr	r3, [r7, #12]
    6f96:	3304      	adds	r3, #4
    6f98:	4619      	mov	r1, r3
    6f9a:	4610      	mov	r0, r2
    6f9c:	f7fe fd53 	bl	5a46 <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    6fa0:	68fb      	ldr	r3, [r7, #12]
    6fa2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    6fa4:	4b09      	ldr	r3, [pc, #36]	; (6fcc <vTaskResume+0x90>)
    6fa6:	681b      	ldr	r3, [r3, #0]
    6fa8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    6faa:	429a      	cmp	r2, r3
    6fac:	d307      	bcc.n	6fbe <vTaskResume+0x82>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
    6fae:	4b0a      	ldr	r3, [pc, #40]	; (6fd8 <vTaskResume+0x9c>)
    6fb0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    6fb4:	601a      	str	r2, [r3, #0]
    6fb6:	f3bf 8f4f 	dsb	sy
    6fba:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
    6fbe:	f001 fde9 	bl	8b94 <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    6fc2:	bf00      	nop
    6fc4:	3710      	adds	r7, #16
    6fc6:	46bd      	mov	sp, r7
    6fc8:	bd80      	pop	{r7, pc}
    6fca:	bf00      	nop
    6fcc:	20004434 	.word	0x20004434
    6fd0:	20004514 	.word	0x20004514
    6fd4:	20004438 	.word	0x20004438
    6fd8:	e000ed04 	.word	0xe000ed04

00006fdc <xTaskResumeFromISR>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) )

	BaseType_t xTaskResumeFromISR( TaskHandle_t xTaskToResume )
	{
    6fdc:	b580      	push	{r7, lr}
    6fde:	b088      	sub	sp, #32
    6fe0:	af00      	add	r7, sp, #0
    6fe2:	6078      	str	r0, [r7, #4]
	BaseType_t xYieldRequired = pdFALSE;
    6fe4:	2300      	movs	r3, #0
    6fe6:	61fb      	str	r3, [r7, #28]
	TCB_t * const pxTCB = ( TCB_t * ) xTaskToResume;
    6fe8:	687b      	ldr	r3, [r7, #4]
    6fea:	61bb      	str	r3, [r7, #24]
	__asm volatile
    6fec:	f3ef 8211 	mrs	r2, BASEPRI
    6ff0:	f04f 03bf 	mov.w	r3, #191	; 0xbf
    6ff4:	f383 8811 	msr	BASEPRI, r3
    6ff8:	f3bf 8f6f 	isb	sy
    6ffc:	f3bf 8f4f 	dsb	sy
    7000:	613a      	str	r2, [r7, #16]
    7002:	60fb      	str	r3, [r7, #12]
	return ulOriginalBASEPRI;
    7004:	693b      	ldr	r3, [r7, #16]
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    7006:	617b      	str	r3, [r7, #20]
		{
			if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
    7008:	69b8      	ldr	r0, [r7, #24]
    700a:	f7ff ff6b 	bl	6ee4 <prvTaskIsTaskSuspended>
    700e:	4603      	mov	r3, r0
    7010:	2b00      	cmp	r3, #0
    7012:	d02f      	beq.n	7074 <xTaskResumeFromISR+0x98>
			{
				traceTASK_RESUME_FROM_ISR( pxTCB );

				/* Check the ready lists can be accessed. */
				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    7014:	4b1d      	ldr	r3, [pc, #116]	; (708c <xTaskResumeFromISR+0xb0>)
    7016:	681b      	ldr	r3, [r3, #0]
    7018:	2b00      	cmp	r3, #0
    701a:	d125      	bne.n	7068 <xTaskResumeFromISR+0x8c>
				{
					/* Ready lists can be accessed so move the task from the
					suspended list to the ready list directly. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    701c:	69bb      	ldr	r3, [r7, #24]
    701e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7020:	4b1b      	ldr	r3, [pc, #108]	; (7090 <xTaskResumeFromISR+0xb4>)
    7022:	681b      	ldr	r3, [r3, #0]
    7024:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    7026:	429a      	cmp	r2, r3
    7028:	d301      	bcc.n	702e <xTaskResumeFromISR+0x52>
					{
						xYieldRequired = pdTRUE;
    702a:	2301      	movs	r3, #1
    702c:	61fb      	str	r3, [r7, #28]
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
    702e:	69bb      	ldr	r3, [r7, #24]
    7030:	3304      	adds	r3, #4
    7032:	4618      	mov	r0, r3
    7034:	f7fe fd62 	bl	5afc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    7038:	69bb      	ldr	r3, [r7, #24]
    703a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    703c:	2201      	movs	r2, #1
    703e:	409a      	lsls	r2, r3
    7040:	4b14      	ldr	r3, [pc, #80]	; (7094 <xTaskResumeFromISR+0xb8>)
    7042:	681b      	ldr	r3, [r3, #0]
    7044:	4313      	orrs	r3, r2
    7046:	4a13      	ldr	r2, [pc, #76]	; (7094 <xTaskResumeFromISR+0xb8>)
    7048:	6013      	str	r3, [r2, #0]
    704a:	69bb      	ldr	r3, [r7, #24]
    704c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    704e:	4613      	mov	r3, r2
    7050:	009b      	lsls	r3, r3, #2
    7052:	4413      	add	r3, r2
    7054:	009b      	lsls	r3, r3, #2
    7056:	4a10      	ldr	r2, [pc, #64]	; (7098 <xTaskResumeFromISR+0xbc>)
    7058:	441a      	add	r2, r3
    705a:	69bb      	ldr	r3, [r7, #24]
    705c:	3304      	adds	r3, #4
    705e:	4619      	mov	r1, r3
    7060:	4610      	mov	r0, r2
    7062:	f7fe fcf0 	bl	5a46 <vListInsertEnd>
    7066:	e005      	b.n	7074 <xTaskResumeFromISR+0x98>
				else
				{
					/* The delayed or ready lists cannot be accessed so the task
					is held in the pending ready list until the scheduler is
					unsuspended. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
    7068:	69bb      	ldr	r3, [r7, #24]
    706a:	3318      	adds	r3, #24
    706c:	4619      	mov	r1, r3
    706e:	480b      	ldr	r0, [pc, #44]	; (709c <xTaskResumeFromISR+0xc0>)
    7070:	f7fe fce9 	bl	5a46 <vListInsertEnd>
    7074:	697b      	ldr	r3, [r7, #20]
    7076:	60bb      	str	r3, [r7, #8]
	__asm volatile
    7078:	68bb      	ldr	r3, [r7, #8]
    707a:	f383 8811 	msr	BASEPRI, r3
}
    707e:	bf00      	nop
				mtCOVERAGE_TEST_MARKER();
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xYieldRequired;
    7080:	69fb      	ldr	r3, [r7, #28]
	}
    7082:	4618      	mov	r0, r3
    7084:	3720      	adds	r7, #32
    7086:	46bd      	mov	sp, r7
    7088:	bd80      	pop	{r7, pc}
    708a:	bf00      	nop
    708c:	20004534 	.word	0x20004534
    7090:	20004434 	.word	0x20004434
    7094:	20004514 	.word	0x20004514
    7098:	20004438 	.word	0x20004438
    709c:	200044cc 	.word	0x200044cc

000070a0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
    70a0:	b580      	push	{r7, lr}
    70a2:	b084      	sub	sp, #16
    70a4:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
    70a6:	4b14      	ldr	r3, [pc, #80]	; (70f8 <vTaskStartScheduler+0x58>)
    70a8:	9301      	str	r3, [sp, #4]
    70aa:	2300      	movs	r3, #0
    70ac:	9300      	str	r3, [sp, #0]
    70ae:	2300      	movs	r3, #0
    70b0:	2280      	movs	r2, #128	; 0x80
    70b2:	4912      	ldr	r1, [pc, #72]	; (70fc <vTaskStartScheduler+0x5c>)
    70b4:	4812      	ldr	r0, [pc, #72]	; (7100 <vTaskStartScheduler+0x60>)
    70b6:	f7ff fba1 	bl	67fc <xTaskCreate>
    70ba:	6078      	str	r0, [r7, #4]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
    70bc:	687b      	ldr	r3, [r7, #4]
    70be:	2b01      	cmp	r3, #1
    70c0:	d115      	bne.n	70ee <vTaskStartScheduler+0x4e>
	__asm volatile
    70c2:	f04f 03bf 	mov.w	r3, #191	; 0xbf
    70c6:	f383 8811 	msr	BASEPRI, r3
    70ca:	f3bf 8f6f 	isb	sy
    70ce:	f3bf 8f4f 	dsb	sy
    70d2:	603b      	str	r3, [r7, #0]
}
    70d4:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
    70d6:	4b0b      	ldr	r3, [pc, #44]	; (7104 <vTaskStartScheduler+0x64>)
    70d8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    70dc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
    70de:	4b0a      	ldr	r3, [pc, #40]	; (7108 <vTaskStartScheduler+0x68>)
    70e0:	2201      	movs	r2, #1
    70e2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
    70e4:	4b09      	ldr	r3, [pc, #36]	; (710c <vTaskStartScheduler+0x6c>)
    70e6:	2200      	movs	r2, #0
    70e8:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
    70ea:	f001 fd12 	bl	8b12 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
    70ee:	bf00      	nop
    70f0:	3708      	adds	r7, #8
    70f2:	46bd      	mov	sp, r7
    70f4:	bd80      	pop	{r7, pc}
    70f6:	bf00      	nop
    70f8:	20004530 	.word	0x20004530
    70fc:	00008ecc 	.word	0x00008ecc
    7100:	00007781 	.word	0x00007781
    7104:	2000452c 	.word	0x2000452c
    7108:	20004518 	.word	0x20004518
    710c:	20004510 	.word	0x20004510

00007110 <vTaskEndScheduler>:
/*-----------------------------------------------------------*/

void vTaskEndScheduler( void )
{
    7110:	b580      	push	{r7, lr}
    7112:	b082      	sub	sp, #8
    7114:	af00      	add	r7, sp, #0
	__asm volatile
    7116:	f04f 03bf 	mov.w	r3, #191	; 0xbf
    711a:	f383 8811 	msr	BASEPRI, r3
    711e:	f3bf 8f6f 	isb	sy
    7122:	f3bf 8f4f 	dsb	sy
    7126:	607b      	str	r3, [r7, #4]
}
    7128:	bf00      	nop
	/* Stop the scheduler interrupts and call the portable scheduler end
	routine so the original ISRs can be restored if necessary.  The port
	layer must ensure interrupts enable	bit is left in the correct state. */
	portDISABLE_INTERRUPTS();
	xSchedulerRunning = pdFALSE;
    712a:	4b04      	ldr	r3, [pc, #16]	; (713c <vTaskEndScheduler+0x2c>)
    712c:	2200      	movs	r2, #0
    712e:	601a      	str	r2, [r3, #0]
	vPortEndScheduler();
    7130:	f001 fd10 	bl	8b54 <vPortEndScheduler>
}
    7134:	bf00      	nop
    7136:	3708      	adds	r7, #8
    7138:	46bd      	mov	sp, r7
    713a:	bd80      	pop	{r7, pc}
    713c:	20004518 	.word	0x20004518

00007140 <vTaskSuspendAll>:
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
    7140:	b480      	push	{r7}
    7142:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
    7144:	4b04      	ldr	r3, [pc, #16]	; (7158 <vTaskSuspendAll+0x18>)
    7146:	681b      	ldr	r3, [r3, #0]
    7148:	3301      	adds	r3, #1
    714a:	4a03      	ldr	r2, [pc, #12]	; (7158 <vTaskSuspendAll+0x18>)
    714c:	6013      	str	r3, [r2, #0]
}
    714e:	bf00      	nop
    7150:	46bd      	mov	sp, r7
    7152:	bc80      	pop	{r7}
    7154:	4770      	bx	lr
    7156:	bf00      	nop
    7158:	20004534 	.word	0x20004534

0000715c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
    715c:	b580      	push	{r7, lr}
    715e:	b084      	sub	sp, #16
    7160:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
    7162:	2300      	movs	r3, #0
    7164:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
    7166:	2300      	movs	r3, #0
    7168:	60bb      	str	r3, [r7, #8]
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
    716a:	f001 fcf9 	bl	8b60 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
    716e:	4b39      	ldr	r3, [pc, #228]	; (7254 <xTaskResumeAll+0xf8>)
    7170:	681b      	ldr	r3, [r3, #0]
    7172:	3b01      	subs	r3, #1
    7174:	4a37      	ldr	r2, [pc, #220]	; (7254 <xTaskResumeAll+0xf8>)
    7176:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    7178:	4b36      	ldr	r3, [pc, #216]	; (7254 <xTaskResumeAll+0xf8>)
    717a:	681b      	ldr	r3, [r3, #0]
    717c:	2b00      	cmp	r3, #0
    717e:	d161      	bne.n	7244 <xTaskResumeAll+0xe8>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
    7180:	4b35      	ldr	r3, [pc, #212]	; (7258 <xTaskResumeAll+0xfc>)
    7182:	681b      	ldr	r3, [r3, #0]
    7184:	2b00      	cmp	r3, #0
    7186:	d05d      	beq.n	7244 <xTaskResumeAll+0xe8>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
    7188:	e02e      	b.n	71e8 <xTaskResumeAll+0x8c>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
    718a:	4b34      	ldr	r3, [pc, #208]	; (725c <xTaskResumeAll+0x100>)
    718c:	68db      	ldr	r3, [r3, #12]
    718e:	68db      	ldr	r3, [r3, #12]
    7190:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    7192:	68fb      	ldr	r3, [r7, #12]
    7194:	3318      	adds	r3, #24
    7196:	4618      	mov	r0, r3
    7198:	f7fe fcb0 	bl	5afc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
    719c:	68fb      	ldr	r3, [r7, #12]
    719e:	3304      	adds	r3, #4
    71a0:	4618      	mov	r0, r3
    71a2:	f7fe fcab 	bl	5afc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    71a6:	68fb      	ldr	r3, [r7, #12]
    71a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    71aa:	2201      	movs	r2, #1
    71ac:	409a      	lsls	r2, r3
    71ae:	4b2c      	ldr	r3, [pc, #176]	; (7260 <xTaskResumeAll+0x104>)
    71b0:	681b      	ldr	r3, [r3, #0]
    71b2:	4313      	orrs	r3, r2
    71b4:	4a2a      	ldr	r2, [pc, #168]	; (7260 <xTaskResumeAll+0x104>)
    71b6:	6013      	str	r3, [r2, #0]
    71b8:	68fb      	ldr	r3, [r7, #12]
    71ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    71bc:	4613      	mov	r3, r2
    71be:	009b      	lsls	r3, r3, #2
    71c0:	4413      	add	r3, r2
    71c2:	009b      	lsls	r3, r3, #2
    71c4:	4a27      	ldr	r2, [pc, #156]	; (7264 <xTaskResumeAll+0x108>)
    71c6:	441a      	add	r2, r3
    71c8:	68fb      	ldr	r3, [r7, #12]
    71ca:	3304      	adds	r3, #4
    71cc:	4619      	mov	r1, r3
    71ce:	4610      	mov	r0, r2
    71d0:	f7fe fc39 	bl	5a46 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    71d4:	68fb      	ldr	r3, [r7, #12]
    71d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    71d8:	4b23      	ldr	r3, [pc, #140]	; (7268 <xTaskResumeAll+0x10c>)
    71da:	681b      	ldr	r3, [r3, #0]
    71dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    71de:	429a      	cmp	r2, r3
    71e0:	d302      	bcc.n	71e8 <xTaskResumeAll+0x8c>
					{
						xYieldPending = pdTRUE;
    71e2:	4b22      	ldr	r3, [pc, #136]	; (726c <xTaskResumeAll+0x110>)
    71e4:	2201      	movs	r2, #1
    71e6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
    71e8:	4b1c      	ldr	r3, [pc, #112]	; (725c <xTaskResumeAll+0x100>)
    71ea:	681b      	ldr	r3, [r3, #0]
    71ec:	2b00      	cmp	r3, #0
    71ee:	d1cc      	bne.n	718a <xTaskResumeAll+0x2e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
    71f0:	68fb      	ldr	r3, [r7, #12]
    71f2:	2b00      	cmp	r3, #0
    71f4:	d001      	beq.n	71fa <xTaskResumeAll+0x9e>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
    71f6:	f000 fb59 	bl	78ac <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
    71fa:	4b1d      	ldr	r3, [pc, #116]	; (7270 <xTaskResumeAll+0x114>)
    71fc:	681b      	ldr	r3, [r3, #0]
    71fe:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
    7200:	687b      	ldr	r3, [r7, #4]
    7202:	2b00      	cmp	r3, #0
    7204:	d010      	beq.n	7228 <xTaskResumeAll+0xcc>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
    7206:	f000 f875 	bl	72f4 <xTaskIncrementTick>
    720a:	4603      	mov	r3, r0
    720c:	2b00      	cmp	r3, #0
    720e:	d002      	beq.n	7216 <xTaskResumeAll+0xba>
							{
								xYieldPending = pdTRUE;
    7210:	4b16      	ldr	r3, [pc, #88]	; (726c <xTaskResumeAll+0x110>)
    7212:	2201      	movs	r2, #1
    7214:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
    7216:	687b      	ldr	r3, [r7, #4]
    7218:	3b01      	subs	r3, #1
    721a:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
    721c:	687b      	ldr	r3, [r7, #4]
    721e:	2b00      	cmp	r3, #0
    7220:	d1f1      	bne.n	7206 <xTaskResumeAll+0xaa>

						uxPendedTicks = 0;
    7222:	4b13      	ldr	r3, [pc, #76]	; (7270 <xTaskResumeAll+0x114>)
    7224:	2200      	movs	r2, #0
    7226:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
    7228:	4b10      	ldr	r3, [pc, #64]	; (726c <xTaskResumeAll+0x110>)
    722a:	681b      	ldr	r3, [r3, #0]
    722c:	2b00      	cmp	r3, #0
    722e:	d009      	beq.n	7244 <xTaskResumeAll+0xe8>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
    7230:	2301      	movs	r3, #1
    7232:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
    7234:	4b0f      	ldr	r3, [pc, #60]	; (7274 <xTaskResumeAll+0x118>)
    7236:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    723a:	601a      	str	r2, [r3, #0]
    723c:	f3bf 8f4f 	dsb	sy
    7240:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
    7244:	f001 fca6 	bl	8b94 <vPortExitCritical>

	return xAlreadyYielded;
    7248:	68bb      	ldr	r3, [r7, #8]
}
    724a:	4618      	mov	r0, r3
    724c:	3710      	adds	r7, #16
    724e:	46bd      	mov	sp, r7
    7250:	bd80      	pop	{r7, pc}
    7252:	bf00      	nop
    7254:	20004534 	.word	0x20004534
    7258:	2000450c 	.word	0x2000450c
    725c:	200044cc 	.word	0x200044cc
    7260:	20004514 	.word	0x20004514
    7264:	20004438 	.word	0x20004438
    7268:	20004434 	.word	0x20004434
    726c:	20004520 	.word	0x20004520
    7270:	2000451c 	.word	0x2000451c
    7274:	e000ed04 	.word	0xe000ed04

00007278 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
    7278:	b480      	push	{r7}
    727a:	b083      	sub	sp, #12
    727c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
    727e:	4b04      	ldr	r3, [pc, #16]	; (7290 <xTaskGetTickCount+0x18>)
    7280:	681b      	ldr	r3, [r3, #0]
    7282:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
    7284:	687b      	ldr	r3, [r7, #4]
}
    7286:	4618      	mov	r0, r3
    7288:	370c      	adds	r7, #12
    728a:	46bd      	mov	sp, r7
    728c:	bc80      	pop	{r7}
    728e:	4770      	bx	lr
    7290:	20004510 	.word	0x20004510

00007294 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
    7294:	b480      	push	{r7}
    7296:	b083      	sub	sp, #12
    7298:	af00      	add	r7, sp, #0
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
    729a:	2300      	movs	r3, #0
    729c:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
    729e:	4b04      	ldr	r3, [pc, #16]	; (72b0 <xTaskGetTickCountFromISR+0x1c>)
    72a0:	681b      	ldr	r3, [r3, #0]
    72a2:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    72a4:	683b      	ldr	r3, [r7, #0]
}
    72a6:	4618      	mov	r0, r3
    72a8:	370c      	adds	r7, #12
    72aa:	46bd      	mov	sp, r7
    72ac:	bc80      	pop	{r7}
    72ae:	4770      	bx	lr
    72b0:	20004510 	.word	0x20004510

000072b4 <uxTaskGetNumberOfTasks>:
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
    72b4:	b480      	push	{r7}
    72b6:	af00      	add	r7, sp, #0
	/* A critical section is not required because the variables are of type
	BaseType_t. */
	return uxCurrentNumberOfTasks;
    72b8:	4b02      	ldr	r3, [pc, #8]	; (72c4 <uxTaskGetNumberOfTasks+0x10>)
    72ba:	681b      	ldr	r3, [r3, #0]
}
    72bc:	4618      	mov	r0, r3
    72be:	46bd      	mov	sp, r7
    72c0:	bc80      	pop	{r7}
    72c2:	4770      	bx	lr
    72c4:	2000450c 	.word	0x2000450c

000072c8 <pcTaskGetName>:
/*-----------------------------------------------------------*/

char *pcTaskGetName( TaskHandle_t xTaskToQuery ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    72c8:	b480      	push	{r7}
    72ca:	b085      	sub	sp, #20
    72cc:	af00      	add	r7, sp, #0
    72ce:	6078      	str	r0, [r7, #4]
TCB_t *pxTCB;

	/* If null is passed in here then the name of the calling task is being
	queried. */
	pxTCB = prvGetTCBFromHandle( xTaskToQuery );
    72d0:	687b      	ldr	r3, [r7, #4]
    72d2:	2b00      	cmp	r3, #0
    72d4:	d102      	bne.n	72dc <pcTaskGetName+0x14>
    72d6:	4b06      	ldr	r3, [pc, #24]	; (72f0 <pcTaskGetName+0x28>)
    72d8:	681b      	ldr	r3, [r3, #0]
    72da:	e000      	b.n	72de <pcTaskGetName+0x16>
    72dc:	687b      	ldr	r3, [r7, #4]
    72de:	60fb      	str	r3, [r7, #12]
	configASSERT( pxTCB );
	return &( pxTCB->pcTaskName[ 0 ] );
    72e0:	68fb      	ldr	r3, [r7, #12]
    72e2:	3334      	adds	r3, #52	; 0x34
}
    72e4:	4618      	mov	r0, r3
    72e6:	3714      	adds	r7, #20
    72e8:	46bd      	mov	sp, r7
    72ea:	bc80      	pop	{r7}
    72ec:	4770      	bx	lr
    72ee:	bf00      	nop
    72f0:	20004434 	.word	0x20004434

000072f4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
    72f4:	b580      	push	{r7, lr}
    72f6:	b086      	sub	sp, #24
    72f8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
    72fa:	2300      	movs	r3, #0
    72fc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    72fe:	4b4d      	ldr	r3, [pc, #308]	; (7434 <xTaskIncrementTick+0x140>)
    7300:	681b      	ldr	r3, [r3, #0]
    7302:	2b00      	cmp	r3, #0
    7304:	f040 8083 	bne.w	740e <xTaskIncrementTick+0x11a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
    7308:	4b4b      	ldr	r3, [pc, #300]	; (7438 <xTaskIncrementTick+0x144>)
    730a:	681b      	ldr	r3, [r3, #0]
    730c:	3301      	adds	r3, #1
    730e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
    7310:	4a49      	ldr	r2, [pc, #292]	; (7438 <xTaskIncrementTick+0x144>)
    7312:	693b      	ldr	r3, [r7, #16]
    7314:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
    7316:	693b      	ldr	r3, [r7, #16]
    7318:	2b00      	cmp	r3, #0
    731a:	d110      	bne.n	733e <xTaskIncrementTick+0x4a>
		{
			taskSWITCH_DELAYED_LISTS();
    731c:	4b47      	ldr	r3, [pc, #284]	; (743c <xTaskIncrementTick+0x148>)
    731e:	681b      	ldr	r3, [r3, #0]
    7320:	60fb      	str	r3, [r7, #12]
    7322:	4b47      	ldr	r3, [pc, #284]	; (7440 <xTaskIncrementTick+0x14c>)
    7324:	681b      	ldr	r3, [r3, #0]
    7326:	4a45      	ldr	r2, [pc, #276]	; (743c <xTaskIncrementTick+0x148>)
    7328:	6013      	str	r3, [r2, #0]
    732a:	4a45      	ldr	r2, [pc, #276]	; (7440 <xTaskIncrementTick+0x14c>)
    732c:	68fb      	ldr	r3, [r7, #12]
    732e:	6013      	str	r3, [r2, #0]
    7330:	4b44      	ldr	r3, [pc, #272]	; (7444 <xTaskIncrementTick+0x150>)
    7332:	681b      	ldr	r3, [r3, #0]
    7334:	3301      	adds	r3, #1
    7336:	4a43      	ldr	r2, [pc, #268]	; (7444 <xTaskIncrementTick+0x150>)
    7338:	6013      	str	r3, [r2, #0]
    733a:	f000 fab7 	bl	78ac <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
    733e:	4b42      	ldr	r3, [pc, #264]	; (7448 <xTaskIncrementTick+0x154>)
    7340:	681b      	ldr	r3, [r3, #0]
    7342:	693a      	ldr	r2, [r7, #16]
    7344:	429a      	cmp	r2, r3
    7346:	d34d      	bcc.n	73e4 <xTaskIncrementTick+0xf0>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    7348:	4b3c      	ldr	r3, [pc, #240]	; (743c <xTaskIncrementTick+0x148>)
    734a:	681b      	ldr	r3, [r3, #0]
    734c:	681b      	ldr	r3, [r3, #0]
    734e:	2b00      	cmp	r3, #0
    7350:	d101      	bne.n	7356 <xTaskIncrementTick+0x62>
    7352:	2301      	movs	r3, #1
    7354:	e000      	b.n	7358 <xTaskIncrementTick+0x64>
    7356:	2300      	movs	r3, #0
    7358:	2b00      	cmp	r3, #0
    735a:	d004      	beq.n	7366 <xTaskIncrementTick+0x72>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    735c:	4b3a      	ldr	r3, [pc, #232]	; (7448 <xTaskIncrementTick+0x154>)
    735e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    7362:	601a      	str	r2, [r3, #0]
					break;
    7364:	e03e      	b.n	73e4 <xTaskIncrementTick+0xf0>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    7366:	4b35      	ldr	r3, [pc, #212]	; (743c <xTaskIncrementTick+0x148>)
    7368:	681b      	ldr	r3, [r3, #0]
    736a:	68db      	ldr	r3, [r3, #12]
    736c:	68db      	ldr	r3, [r3, #12]
    736e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
    7370:	68bb      	ldr	r3, [r7, #8]
    7372:	685b      	ldr	r3, [r3, #4]
    7374:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
    7376:	693a      	ldr	r2, [r7, #16]
    7378:	687b      	ldr	r3, [r7, #4]
    737a:	429a      	cmp	r2, r3
    737c:	d203      	bcs.n	7386 <xTaskIncrementTick+0x92>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
    737e:	4a32      	ldr	r2, [pc, #200]	; (7448 <xTaskIncrementTick+0x154>)
    7380:	687b      	ldr	r3, [r7, #4]
    7382:	6013      	str	r3, [r2, #0]
						break;
    7384:	e02e      	b.n	73e4 <xTaskIncrementTick+0xf0>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
    7386:	68bb      	ldr	r3, [r7, #8]
    7388:	3304      	adds	r3, #4
    738a:	4618      	mov	r0, r3
    738c:	f7fe fbb6 	bl	5afc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
    7390:	68bb      	ldr	r3, [r7, #8]
    7392:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    7394:	2b00      	cmp	r3, #0
    7396:	d004      	beq.n	73a2 <xTaskIncrementTick+0xae>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    7398:	68bb      	ldr	r3, [r7, #8]
    739a:	3318      	adds	r3, #24
    739c:	4618      	mov	r0, r3
    739e:	f7fe fbad 	bl	5afc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
    73a2:	68bb      	ldr	r3, [r7, #8]
    73a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    73a6:	2201      	movs	r2, #1
    73a8:	409a      	lsls	r2, r3
    73aa:	4b28      	ldr	r3, [pc, #160]	; (744c <xTaskIncrementTick+0x158>)
    73ac:	681b      	ldr	r3, [r3, #0]
    73ae:	4313      	orrs	r3, r2
    73b0:	4a26      	ldr	r2, [pc, #152]	; (744c <xTaskIncrementTick+0x158>)
    73b2:	6013      	str	r3, [r2, #0]
    73b4:	68bb      	ldr	r3, [r7, #8]
    73b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    73b8:	4613      	mov	r3, r2
    73ba:	009b      	lsls	r3, r3, #2
    73bc:	4413      	add	r3, r2
    73be:	009b      	lsls	r3, r3, #2
    73c0:	4a23      	ldr	r2, [pc, #140]	; (7450 <xTaskIncrementTick+0x15c>)
    73c2:	441a      	add	r2, r3
    73c4:	68bb      	ldr	r3, [r7, #8]
    73c6:	3304      	adds	r3, #4
    73c8:	4619      	mov	r1, r3
    73ca:	4610      	mov	r0, r2
    73cc:	f7fe fb3b 	bl	5a46 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    73d0:	68bb      	ldr	r3, [r7, #8]
    73d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    73d4:	4b1f      	ldr	r3, [pc, #124]	; (7454 <xTaskIncrementTick+0x160>)
    73d6:	681b      	ldr	r3, [r3, #0]
    73d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    73da:	429a      	cmp	r2, r3
    73dc:	d3b4      	bcc.n	7348 <xTaskIncrementTick+0x54>
						{
							xSwitchRequired = pdTRUE;
    73de:	2301      	movs	r3, #1
    73e0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    73e2:	e7b1      	b.n	7348 <xTaskIncrementTick+0x54>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
    73e4:	4b1b      	ldr	r3, [pc, #108]	; (7454 <xTaskIncrementTick+0x160>)
    73e6:	681b      	ldr	r3, [r3, #0]
    73e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    73ea:	4919      	ldr	r1, [pc, #100]	; (7450 <xTaskIncrementTick+0x15c>)
    73ec:	4613      	mov	r3, r2
    73ee:	009b      	lsls	r3, r3, #2
    73f0:	4413      	add	r3, r2
    73f2:	009b      	lsls	r3, r3, #2
    73f4:	440b      	add	r3, r1
    73f6:	681b      	ldr	r3, [r3, #0]
    73f8:	2b01      	cmp	r3, #1
    73fa:	d901      	bls.n	7400 <xTaskIncrementTick+0x10c>
			{
				xSwitchRequired = pdTRUE;
    73fc:	2301      	movs	r3, #1
    73fe:	617b      	str	r3, [r7, #20]

		#if ( configUSE_TICK_HOOK == 1 )
		{
			/* Guard against the tick hook being called when the pended tick
			count is being unwound (when the scheduler is being unlocked). */
			if( uxPendedTicks == ( UBaseType_t ) 0U )
    7400:	4b15      	ldr	r3, [pc, #84]	; (7458 <xTaskIncrementTick+0x164>)
    7402:	681b      	ldr	r3, [r3, #0]
    7404:	2b00      	cmp	r3, #0
    7406:	d109      	bne.n	741c <xTaskIncrementTick+0x128>
			{
				vApplicationTickHook();
    7408:	f7f8 ff1c 	bl	244 <vApplicationTickHook>
    740c:	e006      	b.n	741c <xTaskIncrementTick+0x128>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
    740e:	4b12      	ldr	r3, [pc, #72]	; (7458 <xTaskIncrementTick+0x164>)
    7410:	681b      	ldr	r3, [r3, #0]
    7412:	3301      	adds	r3, #1
    7414:	4a10      	ldr	r2, [pc, #64]	; (7458 <xTaskIncrementTick+0x164>)
    7416:	6013      	str	r3, [r2, #0]

		/* The tick hook gets called at regular intervals, even if the
		scheduler is locked. */
		#if ( configUSE_TICK_HOOK == 1 )
		{
			vApplicationTickHook();
    7418:	f7f8 ff14 	bl	244 <vApplicationTickHook>
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
    741c:	4b0f      	ldr	r3, [pc, #60]	; (745c <xTaskIncrementTick+0x168>)
    741e:	681b      	ldr	r3, [r3, #0]
    7420:	2b00      	cmp	r3, #0
    7422:	d001      	beq.n	7428 <xTaskIncrementTick+0x134>
		{
			xSwitchRequired = pdTRUE;
    7424:	2301      	movs	r3, #1
    7426:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
    7428:	697b      	ldr	r3, [r7, #20]
}
    742a:	4618      	mov	r0, r3
    742c:	3718      	adds	r7, #24
    742e:	46bd      	mov	sp, r7
    7430:	bd80      	pop	{r7, pc}
    7432:	bf00      	nop
    7434:	20004534 	.word	0x20004534
    7438:	20004510 	.word	0x20004510
    743c:	200044c4 	.word	0x200044c4
    7440:	200044c8 	.word	0x200044c8
    7444:	20004524 	.word	0x20004524
    7448:	2000452c 	.word	0x2000452c
    744c:	20004514 	.word	0x20004514
    7450:	20004438 	.word	0x20004438
    7454:	20004434 	.word	0x20004434
    7458:	2000451c 	.word	0x2000451c
    745c:	20004520 	.word	0x20004520

00007460 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
    7460:	b480      	push	{r7}
    7462:	b085      	sub	sp, #20
    7464:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
    7466:	4b1c      	ldr	r3, [pc, #112]	; (74d8 <vTaskSwitchContext+0x78>)
    7468:	681b      	ldr	r3, [r3, #0]
    746a:	2b00      	cmp	r3, #0
    746c:	d003      	beq.n	7476 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
    746e:	4b1b      	ldr	r3, [pc, #108]	; (74dc <vTaskSwitchContext+0x7c>)
    7470:	2201      	movs	r2, #1
    7472:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
    7474:	e02a      	b.n	74cc <vTaskSwitchContext+0x6c>
		xYieldPending = pdFALSE;
    7476:	4b19      	ldr	r3, [pc, #100]	; (74dc <vTaskSwitchContext+0x7c>)
    7478:	2200      	movs	r2, #0
    747a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
    747c:	4b18      	ldr	r3, [pc, #96]	; (74e0 <vTaskSwitchContext+0x80>)
    747e:	681b      	ldr	r3, [r3, #0]
    7480:	607b      	str	r3, [r7, #4]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
    7482:	687b      	ldr	r3, [r7, #4]
    7484:	fab3 f383 	clz	r3, r3
    7488:	70fb      	strb	r3, [r7, #3]
		return ucReturn;
    748a:	78fb      	ldrb	r3, [r7, #3]
    748c:	f1c3 031f 	rsb	r3, r3, #31
    7490:	60fb      	str	r3, [r7, #12]
    7492:	68fa      	ldr	r2, [r7, #12]
    7494:	4613      	mov	r3, r2
    7496:	009b      	lsls	r3, r3, #2
    7498:	4413      	add	r3, r2
    749a:	009b      	lsls	r3, r3, #2
    749c:	4a11      	ldr	r2, [pc, #68]	; (74e4 <vTaskSwitchContext+0x84>)
    749e:	4413      	add	r3, r2
    74a0:	60bb      	str	r3, [r7, #8]
    74a2:	68bb      	ldr	r3, [r7, #8]
    74a4:	685b      	ldr	r3, [r3, #4]
    74a6:	685a      	ldr	r2, [r3, #4]
    74a8:	68bb      	ldr	r3, [r7, #8]
    74aa:	605a      	str	r2, [r3, #4]
    74ac:	68bb      	ldr	r3, [r7, #8]
    74ae:	685a      	ldr	r2, [r3, #4]
    74b0:	68bb      	ldr	r3, [r7, #8]
    74b2:	3308      	adds	r3, #8
    74b4:	429a      	cmp	r2, r3
    74b6:	d104      	bne.n	74c2 <vTaskSwitchContext+0x62>
    74b8:	68bb      	ldr	r3, [r7, #8]
    74ba:	685b      	ldr	r3, [r3, #4]
    74bc:	685a      	ldr	r2, [r3, #4]
    74be:	68bb      	ldr	r3, [r7, #8]
    74c0:	605a      	str	r2, [r3, #4]
    74c2:	68bb      	ldr	r3, [r7, #8]
    74c4:	685b      	ldr	r3, [r3, #4]
    74c6:	68db      	ldr	r3, [r3, #12]
    74c8:	4a07      	ldr	r2, [pc, #28]	; (74e8 <vTaskSwitchContext+0x88>)
    74ca:	6013      	str	r3, [r2, #0]
}
    74cc:	bf00      	nop
    74ce:	3714      	adds	r7, #20
    74d0:	46bd      	mov	sp, r7
    74d2:	bc80      	pop	{r7}
    74d4:	4770      	bx	lr
    74d6:	bf00      	nop
    74d8:	20004534 	.word	0x20004534
    74dc:	20004520 	.word	0x20004520
    74e0:	20004514 	.word	0x20004514
    74e4:	20004438 	.word	0x20004438
    74e8:	20004434 	.word	0x20004434

000074ec <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
    74ec:	b580      	push	{r7, lr}
    74ee:	b082      	sub	sp, #8
    74f0:	af00      	add	r7, sp, #0
    74f2:	6078      	str	r0, [r7, #4]
    74f4:	6039      	str	r1, [r7, #0]

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    74f6:	4b07      	ldr	r3, [pc, #28]	; (7514 <vTaskPlaceOnEventList+0x28>)
    74f8:	681b      	ldr	r3, [r3, #0]
    74fa:	3318      	adds	r3, #24
    74fc:	4619      	mov	r1, r3
    74fe:	6878      	ldr	r0, [r7, #4]
    7500:	f7fe fac4 	bl	5a8c <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
    7504:	2101      	movs	r1, #1
    7506:	6838      	ldr	r0, [r7, #0]
    7508:	f000 fe02 	bl	8110 <prvAddCurrentTaskToDelayedList>
}
    750c:	bf00      	nop
    750e:	3708      	adds	r7, #8
    7510:	46bd      	mov	sp, r7
    7512:	bd80      	pop	{r7, pc}
    7514:	20004434 	.word	0x20004434

00007518 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
    7518:	b580      	push	{r7, lr}
    751a:	b084      	sub	sp, #16
    751c:	af00      	add	r7, sp, #0
    751e:	60f8      	str	r0, [r7, #12]
    7520:	60b9      	str	r1, [r7, #8]
    7522:	607a      	str	r2, [r7, #4]
	configASSERT( uxSchedulerSuspended != 0 );

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
    7524:	4b0a      	ldr	r3, [pc, #40]	; (7550 <vTaskPlaceOnUnorderedEventList+0x38>)
    7526:	681b      	ldr	r3, [r3, #0]
    7528:	68ba      	ldr	r2, [r7, #8]
    752a:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
    752e:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    7530:	4b07      	ldr	r3, [pc, #28]	; (7550 <vTaskPlaceOnUnorderedEventList+0x38>)
    7532:	681b      	ldr	r3, [r3, #0]
    7534:	3318      	adds	r3, #24
    7536:	4619      	mov	r1, r3
    7538:	68f8      	ldr	r0, [r7, #12]
    753a:	f7fe fa84 	bl	5a46 <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
    753e:	2101      	movs	r1, #1
    7540:	6878      	ldr	r0, [r7, #4]
    7542:	f000 fde5 	bl	8110 <prvAddCurrentTaskToDelayedList>
}
    7546:	bf00      	nop
    7548:	3710      	adds	r7, #16
    754a:	46bd      	mov	sp, r7
    754c:	bd80      	pop	{r7, pc}
    754e:	bf00      	nop
    7550:	20004434 	.word	0x20004434

00007554 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
    7554:	b580      	push	{r7, lr}
    7556:	b084      	sub	sp, #16
    7558:	af00      	add	r7, sp, #0
    755a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
    755c:	687b      	ldr	r3, [r7, #4]
    755e:	68db      	ldr	r3, [r3, #12]
    7560:	68db      	ldr	r3, [r3, #12]
    7562:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
    7564:	68bb      	ldr	r3, [r7, #8]
    7566:	3318      	adds	r3, #24
    7568:	4618      	mov	r0, r3
    756a:	f7fe fac7 	bl	5afc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    756e:	4b1d      	ldr	r3, [pc, #116]	; (75e4 <xTaskRemoveFromEventList+0x90>)
    7570:	681b      	ldr	r3, [r3, #0]
    7572:	2b00      	cmp	r3, #0
    7574:	d11c      	bne.n	75b0 <xTaskRemoveFromEventList+0x5c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
    7576:	68bb      	ldr	r3, [r7, #8]
    7578:	3304      	adds	r3, #4
    757a:	4618      	mov	r0, r3
    757c:	f7fe fabe 	bl	5afc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
    7580:	68bb      	ldr	r3, [r7, #8]
    7582:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    7584:	2201      	movs	r2, #1
    7586:	409a      	lsls	r2, r3
    7588:	4b17      	ldr	r3, [pc, #92]	; (75e8 <xTaskRemoveFromEventList+0x94>)
    758a:	681b      	ldr	r3, [r3, #0]
    758c:	4313      	orrs	r3, r2
    758e:	4a16      	ldr	r2, [pc, #88]	; (75e8 <xTaskRemoveFromEventList+0x94>)
    7590:	6013      	str	r3, [r2, #0]
    7592:	68bb      	ldr	r3, [r7, #8]
    7594:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7596:	4613      	mov	r3, r2
    7598:	009b      	lsls	r3, r3, #2
    759a:	4413      	add	r3, r2
    759c:	009b      	lsls	r3, r3, #2
    759e:	4a13      	ldr	r2, [pc, #76]	; (75ec <xTaskRemoveFromEventList+0x98>)
    75a0:	441a      	add	r2, r3
    75a2:	68bb      	ldr	r3, [r7, #8]
    75a4:	3304      	adds	r3, #4
    75a6:	4619      	mov	r1, r3
    75a8:	4610      	mov	r0, r2
    75aa:	f7fe fa4c 	bl	5a46 <vListInsertEnd>
    75ae:	e005      	b.n	75bc <xTaskRemoveFromEventList+0x68>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
    75b0:	68bb      	ldr	r3, [r7, #8]
    75b2:	3318      	adds	r3, #24
    75b4:	4619      	mov	r1, r3
    75b6:	480e      	ldr	r0, [pc, #56]	; (75f0 <xTaskRemoveFromEventList+0x9c>)
    75b8:	f7fe fa45 	bl	5a46 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
    75bc:	68bb      	ldr	r3, [r7, #8]
    75be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    75c0:	4b0c      	ldr	r3, [pc, #48]	; (75f4 <xTaskRemoveFromEventList+0xa0>)
    75c2:	681b      	ldr	r3, [r3, #0]
    75c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    75c6:	429a      	cmp	r2, r3
    75c8:	d905      	bls.n	75d6 <xTaskRemoveFromEventList+0x82>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
    75ca:	2301      	movs	r3, #1
    75cc:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
    75ce:	4b0a      	ldr	r3, [pc, #40]	; (75f8 <xTaskRemoveFromEventList+0xa4>)
    75d0:	2201      	movs	r2, #1
    75d2:	601a      	str	r2, [r3, #0]
    75d4:	e001      	b.n	75da <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		xReturn = pdFALSE;
    75d6:	2300      	movs	r3, #0
    75d8:	60fb      	str	r3, [r7, #12]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
    75da:	68fb      	ldr	r3, [r7, #12]
}
    75dc:	4618      	mov	r0, r3
    75de:	3710      	adds	r7, #16
    75e0:	46bd      	mov	sp, r7
    75e2:	bd80      	pop	{r7, pc}
    75e4:	20004534 	.word	0x20004534
    75e8:	20004514 	.word	0x20004514
    75ec:	20004438 	.word	0x20004438
    75f0:	200044cc 	.word	0x200044cc
    75f4:	20004434 	.word	0x20004434
    75f8:	20004520 	.word	0x20004520

000075fc <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
    75fc:	b580      	push	{r7, lr}
    75fe:	b084      	sub	sp, #16
    7600:	af00      	add	r7, sp, #0
    7602:	6078      	str	r0, [r7, #4]
    7604:	6039      	str	r1, [r7, #0]
	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
    7606:	683b      	ldr	r3, [r7, #0]
    7608:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
    760c:	687b      	ldr	r3, [r7, #4]
    760e:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = ( TCB_t * ) listGET_LIST_ITEM_OWNER( pxEventListItem );
    7610:	687b      	ldr	r3, [r7, #4]
    7612:	68db      	ldr	r3, [r3, #12]
    7614:	60fb      	str	r3, [r7, #12]
	configASSERT( pxUnblockedTCB );
	( void ) uxListRemove( pxEventListItem );
    7616:	6878      	ldr	r0, [r7, #4]
    7618:	f7fe fa70 	bl	5afc <uxListRemove>

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
    761c:	68fb      	ldr	r3, [r7, #12]
    761e:	3304      	adds	r3, #4
    7620:	4618      	mov	r0, r3
    7622:	f7fe fa6b 	bl	5afc <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
    7626:	68fb      	ldr	r3, [r7, #12]
    7628:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    762a:	2201      	movs	r2, #1
    762c:	409a      	lsls	r2, r3
    762e:	4b10      	ldr	r3, [pc, #64]	; (7670 <vTaskRemoveFromUnorderedEventList+0x74>)
    7630:	681b      	ldr	r3, [r3, #0]
    7632:	4313      	orrs	r3, r2
    7634:	4a0e      	ldr	r2, [pc, #56]	; (7670 <vTaskRemoveFromUnorderedEventList+0x74>)
    7636:	6013      	str	r3, [r2, #0]
    7638:	68fb      	ldr	r3, [r7, #12]
    763a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    763c:	4613      	mov	r3, r2
    763e:	009b      	lsls	r3, r3, #2
    7640:	4413      	add	r3, r2
    7642:	009b      	lsls	r3, r3, #2
    7644:	4a0b      	ldr	r2, [pc, #44]	; (7674 <vTaskRemoveFromUnorderedEventList+0x78>)
    7646:	441a      	add	r2, r3
    7648:	68fb      	ldr	r3, [r7, #12]
    764a:	3304      	adds	r3, #4
    764c:	4619      	mov	r1, r3
    764e:	4610      	mov	r0, r2
    7650:	f7fe f9f9 	bl	5a46 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
    7654:	68fb      	ldr	r3, [r7, #12]
    7656:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7658:	4b07      	ldr	r3, [pc, #28]	; (7678 <vTaskRemoveFromUnorderedEventList+0x7c>)
    765a:	681b      	ldr	r3, [r3, #0]
    765c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    765e:	429a      	cmp	r2, r3
    7660:	d902      	bls.n	7668 <vTaskRemoveFromUnorderedEventList+0x6c>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
    7662:	4b06      	ldr	r3, [pc, #24]	; (767c <vTaskRemoveFromUnorderedEventList+0x80>)
    7664:	2201      	movs	r2, #1
    7666:	601a      	str	r2, [r3, #0]
	}
}
    7668:	bf00      	nop
    766a:	3710      	adds	r7, #16
    766c:	46bd      	mov	sp, r7
    766e:	bd80      	pop	{r7, pc}
    7670:	20004514 	.word	0x20004514
    7674:	20004438 	.word	0x20004438
    7678:	20004434 	.word	0x20004434
    767c:	20004520 	.word	0x20004520

00007680 <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
    7680:	b580      	push	{r7, lr}
    7682:	b082      	sub	sp, #8
    7684:	af00      	add	r7, sp, #0
    7686:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
	taskENTER_CRITICAL();
    7688:	f001 fa6a 	bl	8b60 <vPortEnterCritical>
	{
		pxTimeOut->xOverflowCount = xNumOfOverflows;
    768c:	4b06      	ldr	r3, [pc, #24]	; (76a8 <vTaskSetTimeOutState+0x28>)
    768e:	681a      	ldr	r2, [r3, #0]
    7690:	687b      	ldr	r3, [r7, #4]
    7692:	601a      	str	r2, [r3, #0]
		pxTimeOut->xTimeOnEntering = xTickCount;
    7694:	4b05      	ldr	r3, [pc, #20]	; (76ac <vTaskSetTimeOutState+0x2c>)
    7696:	681a      	ldr	r2, [r3, #0]
    7698:	687b      	ldr	r3, [r7, #4]
    769a:	605a      	str	r2, [r3, #4]
	}
	taskEXIT_CRITICAL();
    769c:	f001 fa7a 	bl	8b94 <vPortExitCritical>
}
    76a0:	bf00      	nop
    76a2:	3708      	adds	r7, #8
    76a4:	46bd      	mov	sp, r7
    76a6:	bd80      	pop	{r7, pc}
    76a8:	20004524 	.word	0x20004524
    76ac:	20004510 	.word	0x20004510

000076b0 <vTaskInternalSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
    76b0:	b480      	push	{r7}
    76b2:	b083      	sub	sp, #12
    76b4:	af00      	add	r7, sp, #0
    76b6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
    76b8:	4b06      	ldr	r3, [pc, #24]	; (76d4 <vTaskInternalSetTimeOutState+0x24>)
    76ba:	681a      	ldr	r2, [r3, #0]
    76bc:	687b      	ldr	r3, [r7, #4]
    76be:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
    76c0:	4b05      	ldr	r3, [pc, #20]	; (76d8 <vTaskInternalSetTimeOutState+0x28>)
    76c2:	681a      	ldr	r2, [r3, #0]
    76c4:	687b      	ldr	r3, [r7, #4]
    76c6:	605a      	str	r2, [r3, #4]
}
    76c8:	bf00      	nop
    76ca:	370c      	adds	r7, #12
    76cc:	46bd      	mov	sp, r7
    76ce:	bc80      	pop	{r7}
    76d0:	4770      	bx	lr
    76d2:	bf00      	nop
    76d4:	20004524 	.word	0x20004524
    76d8:	20004510 	.word	0x20004510

000076dc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
    76dc:	b580      	push	{r7, lr}
    76de:	b086      	sub	sp, #24
    76e0:	af00      	add	r7, sp, #0
    76e2:	6078      	str	r0, [r7, #4]
    76e4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
	configASSERT( pxTicksToWait );

	taskENTER_CRITICAL();
    76e6:	f001 fa3b 	bl	8b60 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
    76ea:	4b1d      	ldr	r3, [pc, #116]	; (7760 <xTaskCheckForTimeOut+0x84>)
    76ec:	681b      	ldr	r3, [r3, #0]
    76ee:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
    76f0:	687b      	ldr	r3, [r7, #4]
    76f2:	685b      	ldr	r3, [r3, #4]
    76f4:	693a      	ldr	r2, [r7, #16]
    76f6:	1ad3      	subs	r3, r2, r3
    76f8:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
    76fa:	683b      	ldr	r3, [r7, #0]
    76fc:	681b      	ldr	r3, [r3, #0]
    76fe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    7702:	d102      	bne.n	770a <xTaskCheckForTimeOut+0x2e>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
    7704:	2300      	movs	r3, #0
    7706:	617b      	str	r3, [r7, #20]
    7708:	e023      	b.n	7752 <xTaskCheckForTimeOut+0x76>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
    770a:	687b      	ldr	r3, [r7, #4]
    770c:	681a      	ldr	r2, [r3, #0]
    770e:	4b15      	ldr	r3, [pc, #84]	; (7764 <xTaskCheckForTimeOut+0x88>)
    7710:	681b      	ldr	r3, [r3, #0]
    7712:	429a      	cmp	r2, r3
    7714:	d007      	beq.n	7726 <xTaskCheckForTimeOut+0x4a>
    7716:	687b      	ldr	r3, [r7, #4]
    7718:	685b      	ldr	r3, [r3, #4]
    771a:	693a      	ldr	r2, [r7, #16]
    771c:	429a      	cmp	r2, r3
    771e:	d302      	bcc.n	7726 <xTaskCheckForTimeOut+0x4a>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
    7720:	2301      	movs	r3, #1
    7722:	617b      	str	r3, [r7, #20]
    7724:	e015      	b.n	7752 <xTaskCheckForTimeOut+0x76>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
    7726:	683b      	ldr	r3, [r7, #0]
    7728:	681b      	ldr	r3, [r3, #0]
    772a:	68fa      	ldr	r2, [r7, #12]
    772c:	429a      	cmp	r2, r3
    772e:	d20b      	bcs.n	7748 <xTaskCheckForTimeOut+0x6c>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
    7730:	683b      	ldr	r3, [r7, #0]
    7732:	681a      	ldr	r2, [r3, #0]
    7734:	68fb      	ldr	r3, [r7, #12]
    7736:	1ad2      	subs	r2, r2, r3
    7738:	683b      	ldr	r3, [r7, #0]
    773a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
    773c:	6878      	ldr	r0, [r7, #4]
    773e:	f7ff ffb7 	bl	76b0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
    7742:	2300      	movs	r3, #0
    7744:	617b      	str	r3, [r7, #20]
    7746:	e004      	b.n	7752 <xTaskCheckForTimeOut+0x76>
		}
		else
		{
			*pxTicksToWait = 0;
    7748:	683b      	ldr	r3, [r7, #0]
    774a:	2200      	movs	r2, #0
    774c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
    774e:	2301      	movs	r3, #1
    7750:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
    7752:	f001 fa1f 	bl	8b94 <vPortExitCritical>

	return xReturn;
    7756:	697b      	ldr	r3, [r7, #20]
}
    7758:	4618      	mov	r0, r3
    775a:	3718      	adds	r7, #24
    775c:	46bd      	mov	sp, r7
    775e:	bd80      	pop	{r7, pc}
    7760:	20004510 	.word	0x20004510
    7764:	20004524 	.word	0x20004524

00007768 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
    7768:	b480      	push	{r7}
    776a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
    776c:	4b03      	ldr	r3, [pc, #12]	; (777c <vTaskMissedYield+0x14>)
    776e:	2201      	movs	r2, #1
    7770:	601a      	str	r2, [r3, #0]
}
    7772:	bf00      	nop
    7774:	46bd      	mov	sp, r7
    7776:	bc80      	pop	{r7}
    7778:	4770      	bx	lr
    777a:	bf00      	nop
    777c:	20004520 	.word	0x20004520

00007780 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
    7780:	b580      	push	{r7, lr}
    7782:	b082      	sub	sp, #8
    7784:	af00      	add	r7, sp, #0
    7786:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
    7788:	f000 f852 	bl	7830 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
    778c:	4b06      	ldr	r3, [pc, #24]	; (77a8 <prvIdleTask+0x28>)
    778e:	681b      	ldr	r3, [r3, #0]
    7790:	2b01      	cmp	r3, #1
    7792:	d9f9      	bls.n	7788 <prvIdleTask+0x8>
			{
				taskYIELD();
    7794:	4b05      	ldr	r3, [pc, #20]	; (77ac <prvIdleTask+0x2c>)
    7796:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    779a:	601a      	str	r2, [r3, #0]
    779c:	f3bf 8f4f 	dsb	sy
    77a0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
    77a4:	e7f0      	b.n	7788 <prvIdleTask+0x8>
    77a6:	bf00      	nop
    77a8:	20004438 	.word	0x20004438
    77ac:	e000ed04 	.word	0xe000ed04

000077b0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
    77b0:	b580      	push	{r7, lr}
    77b2:	b082      	sub	sp, #8
    77b4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
    77b6:	2300      	movs	r3, #0
    77b8:	607b      	str	r3, [r7, #4]
    77ba:	e00c      	b.n	77d6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
    77bc:	687a      	ldr	r2, [r7, #4]
    77be:	4613      	mov	r3, r2
    77c0:	009b      	lsls	r3, r3, #2
    77c2:	4413      	add	r3, r2
    77c4:	009b      	lsls	r3, r3, #2
    77c6:	4a12      	ldr	r2, [pc, #72]	; (7810 <prvInitialiseTaskLists+0x60>)
    77c8:	4413      	add	r3, r2
    77ca:	4618      	mov	r0, r3
    77cc:	f7fe f910 	bl	59f0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
    77d0:	687b      	ldr	r3, [r7, #4]
    77d2:	3301      	adds	r3, #1
    77d4:	607b      	str	r3, [r7, #4]
    77d6:	687b      	ldr	r3, [r7, #4]
    77d8:	2b04      	cmp	r3, #4
    77da:	d9ef      	bls.n	77bc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
    77dc:	480d      	ldr	r0, [pc, #52]	; (7814 <prvInitialiseTaskLists+0x64>)
    77de:	f7fe f907 	bl	59f0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
    77e2:	480d      	ldr	r0, [pc, #52]	; (7818 <prvInitialiseTaskLists+0x68>)
    77e4:	f7fe f904 	bl	59f0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
    77e8:	480c      	ldr	r0, [pc, #48]	; (781c <prvInitialiseTaskLists+0x6c>)
    77ea:	f7fe f901 	bl	59f0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
    77ee:	480c      	ldr	r0, [pc, #48]	; (7820 <prvInitialiseTaskLists+0x70>)
    77f0:	f7fe f8fe 	bl	59f0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
    77f4:	480b      	ldr	r0, [pc, #44]	; (7824 <prvInitialiseTaskLists+0x74>)
    77f6:	f7fe f8fb 	bl	59f0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
    77fa:	4b0b      	ldr	r3, [pc, #44]	; (7828 <prvInitialiseTaskLists+0x78>)
    77fc:	4a05      	ldr	r2, [pc, #20]	; (7814 <prvInitialiseTaskLists+0x64>)
    77fe:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
    7800:	4b0a      	ldr	r3, [pc, #40]	; (782c <prvInitialiseTaskLists+0x7c>)
    7802:	4a05      	ldr	r2, [pc, #20]	; (7818 <prvInitialiseTaskLists+0x68>)
    7804:	601a      	str	r2, [r3, #0]
}
    7806:	bf00      	nop
    7808:	3708      	adds	r7, #8
    780a:	46bd      	mov	sp, r7
    780c:	bd80      	pop	{r7, pc}
    780e:	bf00      	nop
    7810:	20004438 	.word	0x20004438
    7814:	2000449c 	.word	0x2000449c
    7818:	200044b0 	.word	0x200044b0
    781c:	200044cc 	.word	0x200044cc
    7820:	200044e0 	.word	0x200044e0
    7824:	200044f8 	.word	0x200044f8
    7828:	200044c4 	.word	0x200044c4
    782c:	200044c8 	.word	0x200044c8

00007830 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
    7830:	b580      	push	{r7, lr}
    7832:	b082      	sub	sp, #8
    7834:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
    7836:	e019      	b.n	786c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
    7838:	f001 f992 	bl	8b60 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
    783c:	4b10      	ldr	r3, [pc, #64]	; (7880 <prvCheckTasksWaitingTermination+0x50>)
    783e:	68db      	ldr	r3, [r3, #12]
    7840:	68db      	ldr	r3, [r3, #12]
    7842:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
    7844:	687b      	ldr	r3, [r7, #4]
    7846:	3304      	adds	r3, #4
    7848:	4618      	mov	r0, r3
    784a:	f7fe f957 	bl	5afc <uxListRemove>
				--uxCurrentNumberOfTasks;
    784e:	4b0d      	ldr	r3, [pc, #52]	; (7884 <prvCheckTasksWaitingTermination+0x54>)
    7850:	681b      	ldr	r3, [r3, #0]
    7852:	3b01      	subs	r3, #1
    7854:	4a0b      	ldr	r2, [pc, #44]	; (7884 <prvCheckTasksWaitingTermination+0x54>)
    7856:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
    7858:	4b0b      	ldr	r3, [pc, #44]	; (7888 <prvCheckTasksWaitingTermination+0x58>)
    785a:	681b      	ldr	r3, [r3, #0]
    785c:	3b01      	subs	r3, #1
    785e:	4a0a      	ldr	r2, [pc, #40]	; (7888 <prvCheckTasksWaitingTermination+0x58>)
    7860:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
    7862:	f001 f997 	bl	8b94 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
    7866:	6878      	ldr	r0, [r7, #4]
    7868:	f000 f810 	bl	788c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
    786c:	4b06      	ldr	r3, [pc, #24]	; (7888 <prvCheckTasksWaitingTermination+0x58>)
    786e:	681b      	ldr	r3, [r3, #0]
    7870:	2b00      	cmp	r3, #0
    7872:	d1e1      	bne.n	7838 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
    7874:	bf00      	nop
    7876:	bf00      	nop
    7878:	3708      	adds	r7, #8
    787a:	46bd      	mov	sp, r7
    787c:	bd80      	pop	{r7, pc}
    787e:	bf00      	nop
    7880:	200044e0 	.word	0x200044e0
    7884:	2000450c 	.word	0x2000450c
    7888:	200044f4 	.word	0x200044f4

0000788c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
    788c:	b580      	push	{r7, lr}
    788e:	b082      	sub	sp, #8
    7890:	af00      	add	r7, sp, #0
    7892:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
    7894:	687b      	ldr	r3, [r7, #4]
    7896:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    7898:	4618      	mov	r0, r3
    789a:	f7f8 fc7d 	bl	198 <vPortFree>
			vPortFree( pxTCB );
    789e:	6878      	ldr	r0, [r7, #4]
    78a0:	f7f8 fc7a 	bl	198 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
    78a4:	bf00      	nop
    78a6:	3708      	adds	r7, #8
    78a8:	46bd      	mov	sp, r7
    78aa:	bd80      	pop	{r7, pc}

000078ac <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
    78ac:	b480      	push	{r7}
    78ae:	b083      	sub	sp, #12
    78b0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    78b2:	4b0e      	ldr	r3, [pc, #56]	; (78ec <prvResetNextTaskUnblockTime+0x40>)
    78b4:	681b      	ldr	r3, [r3, #0]
    78b6:	681b      	ldr	r3, [r3, #0]
    78b8:	2b00      	cmp	r3, #0
    78ba:	d101      	bne.n	78c0 <prvResetNextTaskUnblockTime+0x14>
    78bc:	2301      	movs	r3, #1
    78be:	e000      	b.n	78c2 <prvResetNextTaskUnblockTime+0x16>
    78c0:	2300      	movs	r3, #0
    78c2:	2b00      	cmp	r3, #0
    78c4:	d004      	beq.n	78d0 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
    78c6:	4b0a      	ldr	r3, [pc, #40]	; (78f0 <prvResetNextTaskUnblockTime+0x44>)
    78c8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    78cc:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
    78ce:	e008      	b.n	78e2 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    78d0:	4b06      	ldr	r3, [pc, #24]	; (78ec <prvResetNextTaskUnblockTime+0x40>)
    78d2:	681b      	ldr	r3, [r3, #0]
    78d4:	68db      	ldr	r3, [r3, #12]
    78d6:	68db      	ldr	r3, [r3, #12]
    78d8:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
    78da:	687b      	ldr	r3, [r7, #4]
    78dc:	685b      	ldr	r3, [r3, #4]
    78de:	4a04      	ldr	r2, [pc, #16]	; (78f0 <prvResetNextTaskUnblockTime+0x44>)
    78e0:	6013      	str	r3, [r2, #0]
}
    78e2:	bf00      	nop
    78e4:	370c      	adds	r7, #12
    78e6:	46bd      	mov	sp, r7
    78e8:	bc80      	pop	{r7}
    78ea:	4770      	bx	lr
    78ec:	200044c4 	.word	0x200044c4
    78f0:	2000452c 	.word	0x2000452c

000078f4 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
    78f4:	b480      	push	{r7}
    78f6:	b083      	sub	sp, #12
    78f8:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
    78fa:	4b04      	ldr	r3, [pc, #16]	; (790c <xTaskGetCurrentTaskHandle+0x18>)
    78fc:	681b      	ldr	r3, [r3, #0]
    78fe:	607b      	str	r3, [r7, #4]

		return xReturn;
    7900:	687b      	ldr	r3, [r7, #4]
	}
    7902:	4618      	mov	r0, r3
    7904:	370c      	adds	r7, #12
    7906:	46bd      	mov	sp, r7
    7908:	bc80      	pop	{r7}
    790a:	4770      	bx	lr
    790c:	20004434 	.word	0x20004434

00007910 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
    7910:	b580      	push	{r7, lr}
    7912:	b084      	sub	sp, #16
    7914:	af00      	add	r7, sp, #0
    7916:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = ( TCB_t * ) pxMutexHolder;
    7918:	687b      	ldr	r3, [r7, #4]
    791a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
    791c:	2300      	movs	r3, #0
    791e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
    7920:	687b      	ldr	r3, [r7, #4]
    7922:	2b00      	cmp	r3, #0
    7924:	d06e      	beq.n	7a04 <xTaskPriorityInherit+0xf4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
    7926:	68bb      	ldr	r3, [r7, #8]
    7928:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    792a:	4b39      	ldr	r3, [pc, #228]	; (7a10 <xTaskPriorityInherit+0x100>)
    792c:	681b      	ldr	r3, [r3, #0]
    792e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    7930:	429a      	cmp	r2, r3
    7932:	d25e      	bcs.n	79f2 <xTaskPriorityInherit+0xe2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
    7934:	68bb      	ldr	r3, [r7, #8]
    7936:	699b      	ldr	r3, [r3, #24]
    7938:	2b00      	cmp	r3, #0
    793a:	db06      	blt.n	794a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    793c:	4b34      	ldr	r3, [pc, #208]	; (7a10 <xTaskPriorityInherit+0x100>)
    793e:	681b      	ldr	r3, [r3, #0]
    7940:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    7942:	f1c3 0205 	rsb	r2, r3, #5
    7946:	68bb      	ldr	r3, [r7, #8]
    7948:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
    794a:	68bb      	ldr	r3, [r7, #8]
    794c:	6959      	ldr	r1, [r3, #20]
    794e:	68bb      	ldr	r3, [r7, #8]
    7950:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7952:	4613      	mov	r3, r2
    7954:	009b      	lsls	r3, r3, #2
    7956:	4413      	add	r3, r2
    7958:	009b      	lsls	r3, r3, #2
    795a:	4a2e      	ldr	r2, [pc, #184]	; (7a14 <xTaskPriorityInherit+0x104>)
    795c:	4413      	add	r3, r2
    795e:	4299      	cmp	r1, r3
    7960:	d101      	bne.n	7966 <xTaskPriorityInherit+0x56>
    7962:	2301      	movs	r3, #1
    7964:	e000      	b.n	7968 <xTaskPriorityInherit+0x58>
    7966:	2300      	movs	r3, #0
    7968:	2b00      	cmp	r3, #0
    796a:	d03a      	beq.n	79e2 <xTaskPriorityInherit+0xd2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
    796c:	68bb      	ldr	r3, [r7, #8]
    796e:	3304      	adds	r3, #4
    7970:	4618      	mov	r0, r3
    7972:	f7fe f8c3 	bl	5afc <uxListRemove>
    7976:	4603      	mov	r3, r0
    7978:	2b00      	cmp	r3, #0
    797a:	d115      	bne.n	79a8 <xTaskPriorityInherit+0x98>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
    797c:	68bb      	ldr	r3, [r7, #8]
    797e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7980:	4924      	ldr	r1, [pc, #144]	; (7a14 <xTaskPriorityInherit+0x104>)
    7982:	4613      	mov	r3, r2
    7984:	009b      	lsls	r3, r3, #2
    7986:	4413      	add	r3, r2
    7988:	009b      	lsls	r3, r3, #2
    798a:	440b      	add	r3, r1
    798c:	681b      	ldr	r3, [r3, #0]
    798e:	2b00      	cmp	r3, #0
    7990:	d10a      	bne.n	79a8 <xTaskPriorityInherit+0x98>
    7992:	68bb      	ldr	r3, [r7, #8]
    7994:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    7996:	2201      	movs	r2, #1
    7998:	fa02 f303 	lsl.w	r3, r2, r3
    799c:	43da      	mvns	r2, r3
    799e:	4b1e      	ldr	r3, [pc, #120]	; (7a18 <xTaskPriorityInherit+0x108>)
    79a0:	681b      	ldr	r3, [r3, #0]
    79a2:	4013      	ands	r3, r2
    79a4:	4a1c      	ldr	r2, [pc, #112]	; (7a18 <xTaskPriorityInherit+0x108>)
    79a6:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
    79a8:	4b19      	ldr	r3, [pc, #100]	; (7a10 <xTaskPriorityInherit+0x100>)
    79aa:	681b      	ldr	r3, [r3, #0]
    79ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    79ae:	68bb      	ldr	r3, [r7, #8]
    79b0:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
    79b2:	68bb      	ldr	r3, [r7, #8]
    79b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    79b6:	2201      	movs	r2, #1
    79b8:	409a      	lsls	r2, r3
    79ba:	4b17      	ldr	r3, [pc, #92]	; (7a18 <xTaskPriorityInherit+0x108>)
    79bc:	681b      	ldr	r3, [r3, #0]
    79be:	4313      	orrs	r3, r2
    79c0:	4a15      	ldr	r2, [pc, #84]	; (7a18 <xTaskPriorityInherit+0x108>)
    79c2:	6013      	str	r3, [r2, #0]
    79c4:	68bb      	ldr	r3, [r7, #8]
    79c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    79c8:	4613      	mov	r3, r2
    79ca:	009b      	lsls	r3, r3, #2
    79cc:	4413      	add	r3, r2
    79ce:	009b      	lsls	r3, r3, #2
    79d0:	4a10      	ldr	r2, [pc, #64]	; (7a14 <xTaskPriorityInherit+0x104>)
    79d2:	441a      	add	r2, r3
    79d4:	68bb      	ldr	r3, [r7, #8]
    79d6:	3304      	adds	r3, #4
    79d8:	4619      	mov	r1, r3
    79da:	4610      	mov	r0, r2
    79dc:	f7fe f833 	bl	5a46 <vListInsertEnd>
    79e0:	e004      	b.n	79ec <xTaskPriorityInherit+0xdc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
    79e2:	4b0b      	ldr	r3, [pc, #44]	; (7a10 <xTaskPriorityInherit+0x100>)
    79e4:	681b      	ldr	r3, [r3, #0]
    79e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    79e8:	68bb      	ldr	r3, [r7, #8]
    79ea:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
    79ec:	2301      	movs	r3, #1
    79ee:	60fb      	str	r3, [r7, #12]
    79f0:	e008      	b.n	7a04 <xTaskPriorityInherit+0xf4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
    79f2:	68bb      	ldr	r3, [r7, #8]
    79f4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    79f6:	4b06      	ldr	r3, [pc, #24]	; (7a10 <xTaskPriorityInherit+0x100>)
    79f8:	681b      	ldr	r3, [r3, #0]
    79fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    79fc:	429a      	cmp	r2, r3
    79fe:	d201      	bcs.n	7a04 <xTaskPriorityInherit+0xf4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
    7a00:	2301      	movs	r3, #1
    7a02:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
    7a04:	68fb      	ldr	r3, [r7, #12]
	}
    7a06:	4618      	mov	r0, r3
    7a08:	3710      	adds	r7, #16
    7a0a:	46bd      	mov	sp, r7
    7a0c:	bd80      	pop	{r7, pc}
    7a0e:	bf00      	nop
    7a10:	20004434 	.word	0x20004434
    7a14:	20004438 	.word	0x20004438
    7a18:	20004514 	.word	0x20004514

00007a1c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
    7a1c:	b580      	push	{r7, lr}
    7a1e:	b084      	sub	sp, #16
    7a20:	af00      	add	r7, sp, #0
    7a22:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
    7a24:	687b      	ldr	r3, [r7, #4]
    7a26:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
    7a28:	2300      	movs	r3, #0
    7a2a:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
    7a2c:	687b      	ldr	r3, [r7, #4]
    7a2e:	2b00      	cmp	r3, #0
    7a30:	d04f      	beq.n	7ad2 <xTaskPriorityDisinherit+0xb6>
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
			configASSERT( pxTCB->uxMutexesHeld );
			( pxTCB->uxMutexesHeld )--;
    7a32:	68bb      	ldr	r3, [r7, #8]
    7a34:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    7a36:	1e5a      	subs	r2, r3, #1
    7a38:	68bb      	ldr	r3, [r7, #8]
    7a3a:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
    7a3c:	68bb      	ldr	r3, [r7, #8]
    7a3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7a40:	68bb      	ldr	r3, [r7, #8]
    7a42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    7a44:	429a      	cmp	r2, r3
    7a46:	d044      	beq.n	7ad2 <xTaskPriorityDisinherit+0xb6>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
    7a48:	68bb      	ldr	r3, [r7, #8]
    7a4a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    7a4c:	2b00      	cmp	r3, #0
    7a4e:	d140      	bne.n	7ad2 <xTaskPriorityDisinherit+0xb6>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
    7a50:	68bb      	ldr	r3, [r7, #8]
    7a52:	3304      	adds	r3, #4
    7a54:	4618      	mov	r0, r3
    7a56:	f7fe f851 	bl	5afc <uxListRemove>
    7a5a:	4603      	mov	r3, r0
    7a5c:	2b00      	cmp	r3, #0
    7a5e:	d115      	bne.n	7a8c <xTaskPriorityDisinherit+0x70>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
    7a60:	68bb      	ldr	r3, [r7, #8]
    7a62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7a64:	491d      	ldr	r1, [pc, #116]	; (7adc <xTaskPriorityDisinherit+0xc0>)
    7a66:	4613      	mov	r3, r2
    7a68:	009b      	lsls	r3, r3, #2
    7a6a:	4413      	add	r3, r2
    7a6c:	009b      	lsls	r3, r3, #2
    7a6e:	440b      	add	r3, r1
    7a70:	681b      	ldr	r3, [r3, #0]
    7a72:	2b00      	cmp	r3, #0
    7a74:	d10a      	bne.n	7a8c <xTaskPriorityDisinherit+0x70>
    7a76:	68bb      	ldr	r3, [r7, #8]
    7a78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    7a7a:	2201      	movs	r2, #1
    7a7c:	fa02 f303 	lsl.w	r3, r2, r3
    7a80:	43da      	mvns	r2, r3
    7a82:	4b17      	ldr	r3, [pc, #92]	; (7ae0 <xTaskPriorityDisinherit+0xc4>)
    7a84:	681b      	ldr	r3, [r3, #0]
    7a86:	4013      	ands	r3, r2
    7a88:	4a15      	ldr	r2, [pc, #84]	; (7ae0 <xTaskPriorityDisinherit+0xc4>)
    7a8a:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
    7a8c:	68bb      	ldr	r3, [r7, #8]
    7a8e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    7a90:	68bb      	ldr	r3, [r7, #8]
    7a92:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    7a94:	68bb      	ldr	r3, [r7, #8]
    7a96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    7a98:	f1c3 0205 	rsb	r2, r3, #5
    7a9c:	68bb      	ldr	r3, [r7, #8]
    7a9e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
    7aa0:	68bb      	ldr	r3, [r7, #8]
    7aa2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    7aa4:	2201      	movs	r2, #1
    7aa6:	409a      	lsls	r2, r3
    7aa8:	4b0d      	ldr	r3, [pc, #52]	; (7ae0 <xTaskPriorityDisinherit+0xc4>)
    7aaa:	681b      	ldr	r3, [r3, #0]
    7aac:	4313      	orrs	r3, r2
    7aae:	4a0c      	ldr	r2, [pc, #48]	; (7ae0 <xTaskPriorityDisinherit+0xc4>)
    7ab0:	6013      	str	r3, [r2, #0]
    7ab2:	68bb      	ldr	r3, [r7, #8]
    7ab4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7ab6:	4613      	mov	r3, r2
    7ab8:	009b      	lsls	r3, r3, #2
    7aba:	4413      	add	r3, r2
    7abc:	009b      	lsls	r3, r3, #2
    7abe:	4a07      	ldr	r2, [pc, #28]	; (7adc <xTaskPriorityDisinherit+0xc0>)
    7ac0:	441a      	add	r2, r3
    7ac2:	68bb      	ldr	r3, [r7, #8]
    7ac4:	3304      	adds	r3, #4
    7ac6:	4619      	mov	r1, r3
    7ac8:	4610      	mov	r0, r2
    7aca:	f7fd ffbc 	bl	5a46 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
    7ace:	2301      	movs	r3, #1
    7ad0:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
    7ad2:	68fb      	ldr	r3, [r7, #12]
	}
    7ad4:	4618      	mov	r0, r3
    7ad6:	3710      	adds	r7, #16
    7ad8:	46bd      	mov	sp, r7
    7ada:	bd80      	pop	{r7, pc}
    7adc:	20004438 	.word	0x20004438
    7ae0:	20004514 	.word	0x20004514

00007ae4 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
    7ae4:	b580      	push	{r7, lr}
    7ae6:	b086      	sub	sp, #24
    7ae8:	af00      	add	r7, sp, #0
    7aea:	6078      	str	r0, [r7, #4]
    7aec:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
    7aee:	687b      	ldr	r3, [r7, #4]
    7af0:	613b      	str	r3, [r7, #16]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
    7af2:	2301      	movs	r3, #1
    7af4:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
    7af6:	687b      	ldr	r3, [r7, #4]
    7af8:	2b00      	cmp	r3, #0
    7afa:	d068      	beq.n	7bce <vTaskPriorityDisinheritAfterTimeout+0xea>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
    7afc:	693b      	ldr	r3, [r7, #16]
    7afe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    7b00:	683a      	ldr	r2, [r7, #0]
    7b02:	429a      	cmp	r2, r3
    7b04:	d902      	bls.n	7b0c <vTaskPriorityDisinheritAfterTimeout+0x28>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
    7b06:	683b      	ldr	r3, [r7, #0]
    7b08:	617b      	str	r3, [r7, #20]
    7b0a:	e002      	b.n	7b12 <vTaskPriorityDisinheritAfterTimeout+0x2e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
    7b0c:	693b      	ldr	r3, [r7, #16]
    7b0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    7b10:	617b      	str	r3, [r7, #20]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
    7b12:	693b      	ldr	r3, [r7, #16]
    7b14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    7b16:	697a      	ldr	r2, [r7, #20]
    7b18:	429a      	cmp	r2, r3
    7b1a:	d058      	beq.n	7bce <vTaskPriorityDisinheritAfterTimeout+0xea>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
    7b1c:	693b      	ldr	r3, [r7, #16]
    7b1e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    7b20:	68fa      	ldr	r2, [r7, #12]
    7b22:	429a      	cmp	r2, r3
    7b24:	d153      	bne.n	7bce <vTaskPriorityDisinheritAfterTimeout+0xea>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
    7b26:	693b      	ldr	r3, [r7, #16]
    7b28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    7b2a:	60bb      	str	r3, [r7, #8]
					pxTCB->uxPriority = uxPriorityToUse;
    7b2c:	693b      	ldr	r3, [r7, #16]
    7b2e:	697a      	ldr	r2, [r7, #20]
    7b30:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
    7b32:	693b      	ldr	r3, [r7, #16]
    7b34:	699b      	ldr	r3, [r3, #24]
    7b36:	2b00      	cmp	r3, #0
    7b38:	db04      	blt.n	7b44 <vTaskPriorityDisinheritAfterTimeout+0x60>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    7b3a:	697b      	ldr	r3, [r7, #20]
    7b3c:	f1c3 0205 	rsb	r2, r3, #5
    7b40:	693b      	ldr	r3, [r7, #16]
    7b42:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
    7b44:	693b      	ldr	r3, [r7, #16]
    7b46:	6959      	ldr	r1, [r3, #20]
    7b48:	68ba      	ldr	r2, [r7, #8]
    7b4a:	4613      	mov	r3, r2
    7b4c:	009b      	lsls	r3, r3, #2
    7b4e:	4413      	add	r3, r2
    7b50:	009b      	lsls	r3, r3, #2
    7b52:	4a21      	ldr	r2, [pc, #132]	; (7bd8 <vTaskPriorityDisinheritAfterTimeout+0xf4>)
    7b54:	4413      	add	r3, r2
    7b56:	4299      	cmp	r1, r3
    7b58:	d101      	bne.n	7b5e <vTaskPriorityDisinheritAfterTimeout+0x7a>
    7b5a:	2301      	movs	r3, #1
    7b5c:	e000      	b.n	7b60 <vTaskPriorityDisinheritAfterTimeout+0x7c>
    7b5e:	2300      	movs	r3, #0
    7b60:	2b00      	cmp	r3, #0
    7b62:	d034      	beq.n	7bce <vTaskPriorityDisinheritAfterTimeout+0xea>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
    7b64:	693b      	ldr	r3, [r7, #16]
    7b66:	3304      	adds	r3, #4
    7b68:	4618      	mov	r0, r3
    7b6a:	f7fd ffc7 	bl	5afc <uxListRemove>
    7b6e:	4603      	mov	r3, r0
    7b70:	2b00      	cmp	r3, #0
    7b72:	d115      	bne.n	7ba0 <vTaskPriorityDisinheritAfterTimeout+0xbc>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
    7b74:	693b      	ldr	r3, [r7, #16]
    7b76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7b78:	4917      	ldr	r1, [pc, #92]	; (7bd8 <vTaskPriorityDisinheritAfterTimeout+0xf4>)
    7b7a:	4613      	mov	r3, r2
    7b7c:	009b      	lsls	r3, r3, #2
    7b7e:	4413      	add	r3, r2
    7b80:	009b      	lsls	r3, r3, #2
    7b82:	440b      	add	r3, r1
    7b84:	681b      	ldr	r3, [r3, #0]
    7b86:	2b00      	cmp	r3, #0
    7b88:	d10a      	bne.n	7ba0 <vTaskPriorityDisinheritAfterTimeout+0xbc>
    7b8a:	693b      	ldr	r3, [r7, #16]
    7b8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    7b8e:	2201      	movs	r2, #1
    7b90:	fa02 f303 	lsl.w	r3, r2, r3
    7b94:	43da      	mvns	r2, r3
    7b96:	4b11      	ldr	r3, [pc, #68]	; (7bdc <vTaskPriorityDisinheritAfterTimeout+0xf8>)
    7b98:	681b      	ldr	r3, [r3, #0]
    7b9a:	4013      	ands	r3, r2
    7b9c:	4a0f      	ldr	r2, [pc, #60]	; (7bdc <vTaskPriorityDisinheritAfterTimeout+0xf8>)
    7b9e:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
    7ba0:	693b      	ldr	r3, [r7, #16]
    7ba2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    7ba4:	2201      	movs	r2, #1
    7ba6:	409a      	lsls	r2, r3
    7ba8:	4b0c      	ldr	r3, [pc, #48]	; (7bdc <vTaskPriorityDisinheritAfterTimeout+0xf8>)
    7baa:	681b      	ldr	r3, [r3, #0]
    7bac:	4313      	orrs	r3, r2
    7bae:	4a0b      	ldr	r2, [pc, #44]	; (7bdc <vTaskPriorityDisinheritAfterTimeout+0xf8>)
    7bb0:	6013      	str	r3, [r2, #0]
    7bb2:	693b      	ldr	r3, [r7, #16]
    7bb4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7bb6:	4613      	mov	r3, r2
    7bb8:	009b      	lsls	r3, r3, #2
    7bba:	4413      	add	r3, r2
    7bbc:	009b      	lsls	r3, r3, #2
    7bbe:	4a06      	ldr	r2, [pc, #24]	; (7bd8 <vTaskPriorityDisinheritAfterTimeout+0xf4>)
    7bc0:	441a      	add	r2, r3
    7bc2:	693b      	ldr	r3, [r7, #16]
    7bc4:	3304      	adds	r3, #4
    7bc6:	4619      	mov	r1, r3
    7bc8:	4610      	mov	r0, r2
    7bca:	f7fd ff3c 	bl	5a46 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    7bce:	bf00      	nop
    7bd0:	3718      	adds	r7, #24
    7bd2:	46bd      	mov	sp, r7
    7bd4:	bd80      	pop	{r7, pc}
    7bd6:	bf00      	nop
    7bd8:	20004438 	.word	0x20004438
    7bdc:	20004514 	.word	0x20004514

00007be0 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
    7be0:	b480      	push	{r7}
    7be2:	b083      	sub	sp, #12
    7be4:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
    7be6:	4b09      	ldr	r3, [pc, #36]	; (7c0c <uxTaskResetEventItemValue+0x2c>)
    7be8:	681b      	ldr	r3, [r3, #0]
    7bea:	699b      	ldr	r3, [r3, #24]
    7bec:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    7bee:	4b07      	ldr	r3, [pc, #28]	; (7c0c <uxTaskResetEventItemValue+0x2c>)
    7bf0:	681b      	ldr	r3, [r3, #0]
    7bf2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7bf4:	4b05      	ldr	r3, [pc, #20]	; (7c0c <uxTaskResetEventItemValue+0x2c>)
    7bf6:	681b      	ldr	r3, [r3, #0]
    7bf8:	f1c2 0205 	rsb	r2, r2, #5
    7bfc:	619a      	str	r2, [r3, #24]

	return uxReturn;
    7bfe:	687b      	ldr	r3, [r7, #4]
}
    7c00:	4618      	mov	r0, r3
    7c02:	370c      	adds	r7, #12
    7c04:	46bd      	mov	sp, r7
    7c06:	bc80      	pop	{r7}
    7c08:	4770      	bx	lr
    7c0a:	bf00      	nop
    7c0c:	20004434 	.word	0x20004434

00007c10 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
    7c10:	b480      	push	{r7}
    7c12:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
    7c14:	4b07      	ldr	r3, [pc, #28]	; (7c34 <pvTaskIncrementMutexHeldCount+0x24>)
    7c16:	681b      	ldr	r3, [r3, #0]
    7c18:	2b00      	cmp	r3, #0
    7c1a:	d004      	beq.n	7c26 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
    7c1c:	4b05      	ldr	r3, [pc, #20]	; (7c34 <pvTaskIncrementMutexHeldCount+0x24>)
    7c1e:	681b      	ldr	r3, [r3, #0]
    7c20:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    7c22:	3201      	adds	r2, #1
    7c24:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
    7c26:	4b03      	ldr	r3, [pc, #12]	; (7c34 <pvTaskIncrementMutexHeldCount+0x24>)
    7c28:	681b      	ldr	r3, [r3, #0]
	}
    7c2a:	4618      	mov	r0, r3
    7c2c:	46bd      	mov	sp, r7
    7c2e:	bc80      	pop	{r7}
    7c30:	4770      	bx	lr
    7c32:	bf00      	nop
    7c34:	20004434 	.word	0x20004434

00007c38 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
    7c38:	b580      	push	{r7, lr}
    7c3a:	b084      	sub	sp, #16
    7c3c:	af00      	add	r7, sp, #0
    7c3e:	6078      	str	r0, [r7, #4]
    7c40:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
    7c42:	f000 ff8d 	bl	8b60 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
    7c46:	4b1e      	ldr	r3, [pc, #120]	; (7cc0 <ulTaskNotifyTake+0x88>)
    7c48:	681b      	ldr	r3, [r3, #0]
    7c4a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    7c4c:	2b00      	cmp	r3, #0
    7c4e:	d113      	bne.n	7c78 <ulTaskNotifyTake+0x40>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
    7c50:	4b1b      	ldr	r3, [pc, #108]	; (7cc0 <ulTaskNotifyTake+0x88>)
    7c52:	681b      	ldr	r3, [r3, #0]
    7c54:	2201      	movs	r2, #1
    7c56:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

				if( xTicksToWait > ( TickType_t ) 0 )
    7c5a:	683b      	ldr	r3, [r7, #0]
    7c5c:	2b00      	cmp	r3, #0
    7c5e:	d00b      	beq.n	7c78 <ulTaskNotifyTake+0x40>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
    7c60:	2101      	movs	r1, #1
    7c62:	6838      	ldr	r0, [r7, #0]
    7c64:	f000 fa54 	bl	8110 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
    7c68:	4b16      	ldr	r3, [pc, #88]	; (7cc4 <ulTaskNotifyTake+0x8c>)
    7c6a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    7c6e:	601a      	str	r2, [r3, #0]
    7c70:	f3bf 8f4f 	dsb	sy
    7c74:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    7c78:	f000 ff8c 	bl	8b94 <vPortExitCritical>

		taskENTER_CRITICAL();
    7c7c:	f000 ff70 	bl	8b60 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
    7c80:	4b0f      	ldr	r3, [pc, #60]	; (7cc0 <ulTaskNotifyTake+0x88>)
    7c82:	681b      	ldr	r3, [r3, #0]
    7c84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    7c86:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
    7c88:	68fb      	ldr	r3, [r7, #12]
    7c8a:	2b00      	cmp	r3, #0
    7c8c:	d00c      	beq.n	7ca8 <ulTaskNotifyTake+0x70>
			{
				if( xClearCountOnExit != pdFALSE )
    7c8e:	687b      	ldr	r3, [r7, #4]
    7c90:	2b00      	cmp	r3, #0
    7c92:	d004      	beq.n	7c9e <ulTaskNotifyTake+0x66>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
    7c94:	4b0a      	ldr	r3, [pc, #40]	; (7cc0 <ulTaskNotifyTake+0x88>)
    7c96:	681b      	ldr	r3, [r3, #0]
    7c98:	2200      	movs	r2, #0
    7c9a:	64da      	str	r2, [r3, #76]	; 0x4c
    7c9c:	e004      	b.n	7ca8 <ulTaskNotifyTake+0x70>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
    7c9e:	4b08      	ldr	r3, [pc, #32]	; (7cc0 <ulTaskNotifyTake+0x88>)
    7ca0:	681b      	ldr	r3, [r3, #0]
    7ca2:	68fa      	ldr	r2, [r7, #12]
    7ca4:	3a01      	subs	r2, #1
    7ca6:	64da      	str	r2, [r3, #76]	; 0x4c
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
    7ca8:	4b05      	ldr	r3, [pc, #20]	; (7cc0 <ulTaskNotifyTake+0x88>)
    7caa:	681b      	ldr	r3, [r3, #0]
    7cac:	2200      	movs	r2, #0
    7cae:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
		}
		taskEXIT_CRITICAL();
    7cb2:	f000 ff6f 	bl	8b94 <vPortExitCritical>

		return ulReturn;
    7cb6:	68fb      	ldr	r3, [r7, #12]
	}
    7cb8:	4618      	mov	r0, r3
    7cba:	3710      	adds	r7, #16
    7cbc:	46bd      	mov	sp, r7
    7cbe:	bd80      	pop	{r7, pc}
    7cc0:	20004434 	.word	0x20004434
    7cc4:	e000ed04 	.word	0xe000ed04

00007cc8 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
    7cc8:	b580      	push	{r7, lr}
    7cca:	b086      	sub	sp, #24
    7ccc:	af00      	add	r7, sp, #0
    7cce:	60f8      	str	r0, [r7, #12]
    7cd0:	60b9      	str	r1, [r7, #8]
    7cd2:	607a      	str	r2, [r7, #4]
    7cd4:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
    7cd6:	f000 ff43 	bl	8b60 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
    7cda:	4b26      	ldr	r3, [pc, #152]	; (7d74 <xTaskNotifyWait+0xac>)
    7cdc:	681b      	ldr	r3, [r3, #0]
    7cde:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
    7ce2:	b2db      	uxtb	r3, r3
    7ce4:	2b02      	cmp	r3, #2
    7ce6:	d01a      	beq.n	7d1e <xTaskNotifyWait+0x56>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
    7ce8:	4b22      	ldr	r3, [pc, #136]	; (7d74 <xTaskNotifyWait+0xac>)
    7cea:	681b      	ldr	r3, [r3, #0]
    7cec:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
    7cee:	68fa      	ldr	r2, [r7, #12]
    7cf0:	43d2      	mvns	r2, r2
    7cf2:	400a      	ands	r2, r1
    7cf4:	64da      	str	r2, [r3, #76]	; 0x4c

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
    7cf6:	4b1f      	ldr	r3, [pc, #124]	; (7d74 <xTaskNotifyWait+0xac>)
    7cf8:	681b      	ldr	r3, [r3, #0]
    7cfa:	2201      	movs	r2, #1
    7cfc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

				if( xTicksToWait > ( TickType_t ) 0 )
    7d00:	683b      	ldr	r3, [r7, #0]
    7d02:	2b00      	cmp	r3, #0
    7d04:	d00b      	beq.n	7d1e <xTaskNotifyWait+0x56>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
    7d06:	2101      	movs	r1, #1
    7d08:	6838      	ldr	r0, [r7, #0]
    7d0a:	f000 fa01 	bl	8110 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
    7d0e:	4b1a      	ldr	r3, [pc, #104]	; (7d78 <xTaskNotifyWait+0xb0>)
    7d10:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    7d14:	601a      	str	r2, [r3, #0]
    7d16:	f3bf 8f4f 	dsb	sy
    7d1a:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    7d1e:	f000 ff39 	bl	8b94 <vPortExitCritical>

		taskENTER_CRITICAL();
    7d22:	f000 ff1d 	bl	8b60 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
    7d26:	687b      	ldr	r3, [r7, #4]
    7d28:	2b00      	cmp	r3, #0
    7d2a:	d004      	beq.n	7d36 <xTaskNotifyWait+0x6e>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
    7d2c:	4b11      	ldr	r3, [pc, #68]	; (7d74 <xTaskNotifyWait+0xac>)
    7d2e:	681b      	ldr	r3, [r3, #0]
    7d30:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    7d32:	687b      	ldr	r3, [r7, #4]
    7d34:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
    7d36:	4b0f      	ldr	r3, [pc, #60]	; (7d74 <xTaskNotifyWait+0xac>)
    7d38:	681b      	ldr	r3, [r3, #0]
    7d3a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
    7d3e:	b2db      	uxtb	r3, r3
    7d40:	2b02      	cmp	r3, #2
    7d42:	d002      	beq.n	7d4a <xTaskNotifyWait+0x82>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
    7d44:	2300      	movs	r3, #0
    7d46:	617b      	str	r3, [r7, #20]
    7d48:	e008      	b.n	7d5c <xTaskNotifyWait+0x94>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
    7d4a:	4b0a      	ldr	r3, [pc, #40]	; (7d74 <xTaskNotifyWait+0xac>)
    7d4c:	681b      	ldr	r3, [r3, #0]
    7d4e:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
    7d50:	68ba      	ldr	r2, [r7, #8]
    7d52:	43d2      	mvns	r2, r2
    7d54:	400a      	ands	r2, r1
    7d56:	64da      	str	r2, [r3, #76]	; 0x4c
				xReturn = pdTRUE;
    7d58:	2301      	movs	r3, #1
    7d5a:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
    7d5c:	4b05      	ldr	r3, [pc, #20]	; (7d74 <xTaskNotifyWait+0xac>)
    7d5e:	681b      	ldr	r3, [r3, #0]
    7d60:	2200      	movs	r2, #0
    7d62:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
		}
		taskEXIT_CRITICAL();
    7d66:	f000 ff15 	bl	8b94 <vPortExitCritical>

		return xReturn;
    7d6a:	697b      	ldr	r3, [r7, #20]
	}
    7d6c:	4618      	mov	r0, r3
    7d6e:	3718      	adds	r7, #24
    7d70:	46bd      	mov	sp, r7
    7d72:	bd80      	pop	{r7, pc}
    7d74:	20004434 	.word	0x20004434
    7d78:	e000ed04 	.word	0xe000ed04

00007d7c <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
    7d7c:	b580      	push	{r7, lr}
    7d7e:	b088      	sub	sp, #32
    7d80:	af00      	add	r7, sp, #0
    7d82:	60f8      	str	r0, [r7, #12]
    7d84:	60b9      	str	r1, [r7, #8]
    7d86:	603b      	str	r3, [r7, #0]
    7d88:	4613      	mov	r3, r2
    7d8a:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
    7d8c:	2301      	movs	r3, #1
    7d8e:	61fb      	str	r3, [r7, #28]
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
		pxTCB = ( TCB_t * ) xTaskToNotify;
    7d90:	68fb      	ldr	r3, [r7, #12]
    7d92:	61bb      	str	r3, [r7, #24]

		taskENTER_CRITICAL();
    7d94:	f000 fee4 	bl	8b60 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
    7d98:	683b      	ldr	r3, [r7, #0]
    7d9a:	2b00      	cmp	r3, #0
    7d9c:	d003      	beq.n	7da6 <xTaskGenericNotify+0x2a>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
    7d9e:	69bb      	ldr	r3, [r7, #24]
    7da0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    7da2:	683b      	ldr	r3, [r7, #0]
    7da4:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
    7da6:	69bb      	ldr	r3, [r7, #24]
    7da8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
    7dac:	75fb      	strb	r3, [r7, #23]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
    7dae:	69bb      	ldr	r3, [r7, #24]
    7db0:	2202      	movs	r2, #2
    7db2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

			switch( eAction )
    7db6:	79fb      	ldrb	r3, [r7, #7]
    7db8:	2b04      	cmp	r3, #4
    7dba:	d828      	bhi.n	7e0e <xTaskGenericNotify+0x92>
    7dbc:	a201      	add	r2, pc, #4	; (adr r2, 7dc4 <xTaskGenericNotify+0x48>)
    7dbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    7dc2:	bf00      	nop
    7dc4:	00007e0f 	.word	0x00007e0f
    7dc8:	00007dd9 	.word	0x00007dd9
    7dcc:	00007de7 	.word	0x00007de7
    7dd0:	00007df3 	.word	0x00007df3
    7dd4:	00007dfb 	.word	0x00007dfb
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
    7dd8:	69bb      	ldr	r3, [r7, #24]
    7dda:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    7ddc:	68bb      	ldr	r3, [r7, #8]
    7dde:	431a      	orrs	r2, r3
    7de0:	69bb      	ldr	r3, [r7, #24]
    7de2:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
    7de4:	e013      	b.n	7e0e <xTaskGenericNotify+0x92>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
    7de6:	69bb      	ldr	r3, [r7, #24]
    7de8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    7dea:	1c5a      	adds	r2, r3, #1
    7dec:	69bb      	ldr	r3, [r7, #24]
    7dee:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
    7df0:	e00d      	b.n	7e0e <xTaskGenericNotify+0x92>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
    7df2:	69bb      	ldr	r3, [r7, #24]
    7df4:	68ba      	ldr	r2, [r7, #8]
    7df6:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
    7df8:	e009      	b.n	7e0e <xTaskGenericNotify+0x92>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
    7dfa:	7dfb      	ldrb	r3, [r7, #23]
    7dfc:	2b02      	cmp	r3, #2
    7dfe:	d003      	beq.n	7e08 <xTaskGenericNotify+0x8c>
					{
						pxTCB->ulNotifiedValue = ulValue;
    7e00:	69bb      	ldr	r3, [r7, #24]
    7e02:	68ba      	ldr	r2, [r7, #8]
    7e04:	64da      	str	r2, [r3, #76]	; 0x4c
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
    7e06:	e001      	b.n	7e0c <xTaskGenericNotify+0x90>
						xReturn = pdFAIL;
    7e08:	2300      	movs	r3, #0
    7e0a:	61fb      	str	r3, [r7, #28]
					break;
    7e0c:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
    7e0e:	7dfb      	ldrb	r3, [r7, #23]
    7e10:	2b01      	cmp	r3, #1
    7e12:	d12a      	bne.n	7e6a <xTaskGenericNotify+0xee>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
    7e14:	69bb      	ldr	r3, [r7, #24]
    7e16:	3304      	adds	r3, #4
    7e18:	4618      	mov	r0, r3
    7e1a:	f7fd fe6f 	bl	5afc <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
    7e1e:	69bb      	ldr	r3, [r7, #24]
    7e20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    7e22:	2201      	movs	r2, #1
    7e24:	409a      	lsls	r2, r3
    7e26:	4b14      	ldr	r3, [pc, #80]	; (7e78 <xTaskGenericNotify+0xfc>)
    7e28:	681b      	ldr	r3, [r3, #0]
    7e2a:	4313      	orrs	r3, r2
    7e2c:	4a12      	ldr	r2, [pc, #72]	; (7e78 <xTaskGenericNotify+0xfc>)
    7e2e:	6013      	str	r3, [r2, #0]
    7e30:	69bb      	ldr	r3, [r7, #24]
    7e32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7e34:	4613      	mov	r3, r2
    7e36:	009b      	lsls	r3, r3, #2
    7e38:	4413      	add	r3, r2
    7e3a:	009b      	lsls	r3, r3, #2
    7e3c:	4a0f      	ldr	r2, [pc, #60]	; (7e7c <xTaskGenericNotify+0x100>)
    7e3e:	441a      	add	r2, r3
    7e40:	69bb      	ldr	r3, [r7, #24]
    7e42:	3304      	adds	r3, #4
    7e44:	4619      	mov	r1, r3
    7e46:	4610      	mov	r0, r2
    7e48:	f7fd fdfd 	bl	5a46 <vListInsertEnd>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    7e4c:	69bb      	ldr	r3, [r7, #24]
    7e4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7e50:	4b0b      	ldr	r3, [pc, #44]	; (7e80 <xTaskGenericNotify+0x104>)
    7e52:	681b      	ldr	r3, [r3, #0]
    7e54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    7e56:	429a      	cmp	r2, r3
    7e58:	d907      	bls.n	7e6a <xTaskGenericNotify+0xee>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
    7e5a:	4b0a      	ldr	r3, [pc, #40]	; (7e84 <xTaskGenericNotify+0x108>)
    7e5c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    7e60:	601a      	str	r2, [r3, #0]
    7e62:	f3bf 8f4f 	dsb	sy
    7e66:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    7e6a:	f000 fe93 	bl	8b94 <vPortExitCritical>

		return xReturn;
    7e6e:	69fb      	ldr	r3, [r7, #28]
	}
    7e70:	4618      	mov	r0, r3
    7e72:	3720      	adds	r7, #32
    7e74:	46bd      	mov	sp, r7
    7e76:	bd80      	pop	{r7, pc}
    7e78:	20004514 	.word	0x20004514
    7e7c:	20004438 	.word	0x20004438
    7e80:	20004434 	.word	0x20004434
    7e84:	e000ed04 	.word	0xe000ed04

00007e88 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
    7e88:	b580      	push	{r7, lr}
    7e8a:	b08c      	sub	sp, #48	; 0x30
    7e8c:	af00      	add	r7, sp, #0
    7e8e:	60f8      	str	r0, [r7, #12]
    7e90:	60b9      	str	r1, [r7, #8]
    7e92:	603b      	str	r3, [r7, #0]
    7e94:	4613      	mov	r3, r2
    7e96:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
    7e98:	2301      	movs	r3, #1
    7e9a:	62fb      	str	r3, [r7, #44]	; 0x2c
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		pxTCB = ( TCB_t * ) xTaskToNotify;
    7e9c:	68fb      	ldr	r3, [r7, #12]
    7e9e:	62bb      	str	r3, [r7, #40]	; 0x28
	__asm volatile
    7ea0:	f3ef 8211 	mrs	r2, BASEPRI
    7ea4:	f04f 03bf 	mov.w	r3, #191	; 0xbf
    7ea8:	f383 8811 	msr	BASEPRI, r3
    7eac:	f3bf 8f6f 	isb	sy
    7eb0:	f3bf 8f4f 	dsb	sy
    7eb4:	61fa      	str	r2, [r7, #28]
    7eb6:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
    7eb8:	69fb      	ldr	r3, [r7, #28]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    7eba:	627b      	str	r3, [r7, #36]	; 0x24
		{
			if( pulPreviousNotificationValue != NULL )
    7ebc:	683b      	ldr	r3, [r7, #0]
    7ebe:	2b00      	cmp	r3, #0
    7ec0:	d003      	beq.n	7eca <xTaskGenericNotifyFromISR+0x42>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
    7ec2:	6abb      	ldr	r3, [r7, #40]	; 0x28
    7ec4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    7ec6:	683b      	ldr	r3, [r7, #0]
    7ec8:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
    7eca:	6abb      	ldr	r3, [r7, #40]	; 0x28
    7ecc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
    7ed0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
    7ed4:	6abb      	ldr	r3, [r7, #40]	; 0x28
    7ed6:	2202      	movs	r2, #2
    7ed8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

			switch( eAction )
    7edc:	79fb      	ldrb	r3, [r7, #7]
    7ede:	2b04      	cmp	r3, #4
    7ee0:	d828      	bhi.n	7f34 <xTaskGenericNotifyFromISR+0xac>
    7ee2:	a201      	add	r2, pc, #4	; (adr r2, 7ee8 <xTaskGenericNotifyFromISR+0x60>)
    7ee4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    7ee8:	00007f35 	.word	0x00007f35
    7eec:	00007efd 	.word	0x00007efd
    7ef0:	00007f0b 	.word	0x00007f0b
    7ef4:	00007f17 	.word	0x00007f17
    7ef8:	00007f1f 	.word	0x00007f1f
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
    7efc:	6abb      	ldr	r3, [r7, #40]	; 0x28
    7efe:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    7f00:	68bb      	ldr	r3, [r7, #8]
    7f02:	431a      	orrs	r2, r3
    7f04:	6abb      	ldr	r3, [r7, #40]	; 0x28
    7f06:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
    7f08:	e014      	b.n	7f34 <xTaskGenericNotifyFromISR+0xac>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
    7f0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
    7f0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    7f0e:	1c5a      	adds	r2, r3, #1
    7f10:	6abb      	ldr	r3, [r7, #40]	; 0x28
    7f12:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
    7f14:	e00e      	b.n	7f34 <xTaskGenericNotifyFromISR+0xac>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
    7f16:	6abb      	ldr	r3, [r7, #40]	; 0x28
    7f18:	68ba      	ldr	r2, [r7, #8]
    7f1a:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
    7f1c:	e00a      	b.n	7f34 <xTaskGenericNotifyFromISR+0xac>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
    7f1e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
    7f22:	2b02      	cmp	r3, #2
    7f24:	d003      	beq.n	7f2e <xTaskGenericNotifyFromISR+0xa6>
					{
						pxTCB->ulNotifiedValue = ulValue;
    7f26:	6abb      	ldr	r3, [r7, #40]	; 0x28
    7f28:	68ba      	ldr	r2, [r7, #8]
    7f2a:	64da      	str	r2, [r3, #76]	; 0x4c
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
    7f2c:	e001      	b.n	7f32 <xTaskGenericNotifyFromISR+0xaa>
						xReturn = pdFAIL;
    7f2e:	2300      	movs	r3, #0
    7f30:	62fb      	str	r3, [r7, #44]	; 0x2c
					break;
    7f32:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
    7f34:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
    7f38:	2b01      	cmp	r3, #1
    7f3a:	d137      	bne.n	7fac <xTaskGenericNotifyFromISR+0x124>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    7f3c:	4b21      	ldr	r3, [pc, #132]	; (7fc4 <xTaskGenericNotifyFromISR+0x13c>)
    7f3e:	681b      	ldr	r3, [r3, #0]
    7f40:	2b00      	cmp	r3, #0
    7f42:	d11c      	bne.n	7f7e <xTaskGenericNotifyFromISR+0xf6>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
    7f44:	6abb      	ldr	r3, [r7, #40]	; 0x28
    7f46:	3304      	adds	r3, #4
    7f48:	4618      	mov	r0, r3
    7f4a:	f7fd fdd7 	bl	5afc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    7f4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
    7f50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    7f52:	2201      	movs	r2, #1
    7f54:	409a      	lsls	r2, r3
    7f56:	4b1c      	ldr	r3, [pc, #112]	; (7fc8 <xTaskGenericNotifyFromISR+0x140>)
    7f58:	681b      	ldr	r3, [r3, #0]
    7f5a:	4313      	orrs	r3, r2
    7f5c:	4a1a      	ldr	r2, [pc, #104]	; (7fc8 <xTaskGenericNotifyFromISR+0x140>)
    7f5e:	6013      	str	r3, [r2, #0]
    7f60:	6abb      	ldr	r3, [r7, #40]	; 0x28
    7f62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7f64:	4613      	mov	r3, r2
    7f66:	009b      	lsls	r3, r3, #2
    7f68:	4413      	add	r3, r2
    7f6a:	009b      	lsls	r3, r3, #2
    7f6c:	4a17      	ldr	r2, [pc, #92]	; (7fcc <xTaskGenericNotifyFromISR+0x144>)
    7f6e:	441a      	add	r2, r3
    7f70:	6abb      	ldr	r3, [r7, #40]	; 0x28
    7f72:	3304      	adds	r3, #4
    7f74:	4619      	mov	r1, r3
    7f76:	4610      	mov	r0, r2
    7f78:	f7fd fd65 	bl	5a46 <vListInsertEnd>
    7f7c:	e005      	b.n	7f8a <xTaskGenericNotifyFromISR+0x102>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
    7f7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
    7f80:	3318      	adds	r3, #24
    7f82:	4619      	mov	r1, r3
    7f84:	4812      	ldr	r0, [pc, #72]	; (7fd0 <xTaskGenericNotifyFromISR+0x148>)
    7f86:	f7fd fd5e 	bl	5a46 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    7f8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
    7f8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7f8e:	4b11      	ldr	r3, [pc, #68]	; (7fd4 <xTaskGenericNotifyFromISR+0x14c>)
    7f90:	681b      	ldr	r3, [r3, #0]
    7f92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    7f94:	429a      	cmp	r2, r3
    7f96:	d909      	bls.n	7fac <xTaskGenericNotifyFromISR+0x124>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
    7f98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    7f9a:	2b00      	cmp	r3, #0
    7f9c:	d003      	beq.n	7fa6 <xTaskGenericNotifyFromISR+0x11e>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
    7f9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    7fa0:	2201      	movs	r2, #1
    7fa2:	601a      	str	r2, [r3, #0]
    7fa4:	e002      	b.n	7fac <xTaskGenericNotifyFromISR+0x124>
					else
					{
						/* Mark that a yield is pending in case the user is not
						using the "xHigherPriorityTaskWoken" parameter to an ISR
						safe FreeRTOS function. */
						xYieldPending = pdTRUE;
    7fa6:	4b0c      	ldr	r3, [pc, #48]	; (7fd8 <xTaskGenericNotifyFromISR+0x150>)
    7fa8:	2201      	movs	r2, #1
    7faa:	601a      	str	r2, [r3, #0]
    7fac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    7fae:	617b      	str	r3, [r7, #20]
	__asm volatile
    7fb0:	697b      	ldr	r3, [r7, #20]
    7fb2:	f383 8811 	msr	BASEPRI, r3
}
    7fb6:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
    7fb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
    7fba:	4618      	mov	r0, r3
    7fbc:	3730      	adds	r7, #48	; 0x30
    7fbe:	46bd      	mov	sp, r7
    7fc0:	bd80      	pop	{r7, pc}
    7fc2:	bf00      	nop
    7fc4:	20004534 	.word	0x20004534
    7fc8:	20004514 	.word	0x20004514
    7fcc:	20004438 	.word	0x20004438
    7fd0:	200044cc 	.word	0x200044cc
    7fd4:	20004434 	.word	0x20004434
    7fd8:	20004520 	.word	0x20004520

00007fdc <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
    7fdc:	b580      	push	{r7, lr}
    7fde:	b088      	sub	sp, #32
    7fe0:	af00      	add	r7, sp, #0
    7fe2:	6078      	str	r0, [r7, #4]
    7fe4:	6039      	str	r1, [r7, #0]
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		pxTCB = ( TCB_t * ) xTaskToNotify;
    7fe6:	687b      	ldr	r3, [r7, #4]
    7fe8:	61fb      	str	r3, [r7, #28]
	__asm volatile
    7fea:	f3ef 8211 	mrs	r2, BASEPRI
    7fee:	f04f 03bf 	mov.w	r3, #191	; 0xbf
    7ff2:	f383 8811 	msr	BASEPRI, r3
    7ff6:	f3bf 8f6f 	isb	sy
    7ffa:	f3bf 8f4f 	dsb	sy
    7ffe:	613a      	str	r2, [r7, #16]
    8000:	60fb      	str	r3, [r7, #12]
	return ulOriginalBASEPRI;
    8002:	693b      	ldr	r3, [r7, #16]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    8004:	61bb      	str	r3, [r7, #24]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
    8006:	69fb      	ldr	r3, [r7, #28]
    8008:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
    800c:	75fb      	strb	r3, [r7, #23]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
    800e:	69fb      	ldr	r3, [r7, #28]
    8010:	2202      	movs	r2, #2
    8012:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
    8016:	69fb      	ldr	r3, [r7, #28]
    8018:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    801a:	1c5a      	adds	r2, r3, #1
    801c:	69fb      	ldr	r3, [r7, #28]
    801e:	64da      	str	r2, [r3, #76]	; 0x4c

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
    8020:	7dfb      	ldrb	r3, [r7, #23]
    8022:	2b01      	cmp	r3, #1
    8024:	d137      	bne.n	8096 <vTaskNotifyGiveFromISR+0xba>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    8026:	4b21      	ldr	r3, [pc, #132]	; (80ac <vTaskNotifyGiveFromISR+0xd0>)
    8028:	681b      	ldr	r3, [r3, #0]
    802a:	2b00      	cmp	r3, #0
    802c:	d11c      	bne.n	8068 <vTaskNotifyGiveFromISR+0x8c>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
    802e:	69fb      	ldr	r3, [r7, #28]
    8030:	3304      	adds	r3, #4
    8032:	4618      	mov	r0, r3
    8034:	f7fd fd62 	bl	5afc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    8038:	69fb      	ldr	r3, [r7, #28]
    803a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    803c:	2201      	movs	r2, #1
    803e:	409a      	lsls	r2, r3
    8040:	4b1b      	ldr	r3, [pc, #108]	; (80b0 <vTaskNotifyGiveFromISR+0xd4>)
    8042:	681b      	ldr	r3, [r3, #0]
    8044:	4313      	orrs	r3, r2
    8046:	4a1a      	ldr	r2, [pc, #104]	; (80b0 <vTaskNotifyGiveFromISR+0xd4>)
    8048:	6013      	str	r3, [r2, #0]
    804a:	69fb      	ldr	r3, [r7, #28]
    804c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    804e:	4613      	mov	r3, r2
    8050:	009b      	lsls	r3, r3, #2
    8052:	4413      	add	r3, r2
    8054:	009b      	lsls	r3, r3, #2
    8056:	4a17      	ldr	r2, [pc, #92]	; (80b4 <vTaskNotifyGiveFromISR+0xd8>)
    8058:	441a      	add	r2, r3
    805a:	69fb      	ldr	r3, [r7, #28]
    805c:	3304      	adds	r3, #4
    805e:	4619      	mov	r1, r3
    8060:	4610      	mov	r0, r2
    8062:	f7fd fcf0 	bl	5a46 <vListInsertEnd>
    8066:	e005      	b.n	8074 <vTaskNotifyGiveFromISR+0x98>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
    8068:	69fb      	ldr	r3, [r7, #28]
    806a:	3318      	adds	r3, #24
    806c:	4619      	mov	r1, r3
    806e:	4812      	ldr	r0, [pc, #72]	; (80b8 <vTaskNotifyGiveFromISR+0xdc>)
    8070:	f7fd fce9 	bl	5a46 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    8074:	69fb      	ldr	r3, [r7, #28]
    8076:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    8078:	4b10      	ldr	r3, [pc, #64]	; (80bc <vTaskNotifyGiveFromISR+0xe0>)
    807a:	681b      	ldr	r3, [r3, #0]
    807c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    807e:	429a      	cmp	r2, r3
    8080:	d909      	bls.n	8096 <vTaskNotifyGiveFromISR+0xba>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
    8082:	683b      	ldr	r3, [r7, #0]
    8084:	2b00      	cmp	r3, #0
    8086:	d003      	beq.n	8090 <vTaskNotifyGiveFromISR+0xb4>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
    8088:	683b      	ldr	r3, [r7, #0]
    808a:	2201      	movs	r2, #1
    808c:	601a      	str	r2, [r3, #0]
    808e:	e002      	b.n	8096 <vTaskNotifyGiveFromISR+0xba>
					else
					{
						/* Mark that a yield is pending in case the user is not
						using the "xHigherPriorityTaskWoken" parameter in an ISR
						safe FreeRTOS function. */
						xYieldPending = pdTRUE;
    8090:	4b0b      	ldr	r3, [pc, #44]	; (80c0 <vTaskNotifyGiveFromISR+0xe4>)
    8092:	2201      	movs	r2, #1
    8094:	601a      	str	r2, [r3, #0]
    8096:	69bb      	ldr	r3, [r7, #24]
    8098:	60bb      	str	r3, [r7, #8]
	__asm volatile
    809a:	68bb      	ldr	r3, [r7, #8]
    809c:	f383 8811 	msr	BASEPRI, r3
}
    80a0:	bf00      	nop
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
    80a2:	bf00      	nop
    80a4:	3720      	adds	r7, #32
    80a6:	46bd      	mov	sp, r7
    80a8:	bd80      	pop	{r7, pc}
    80aa:	bf00      	nop
    80ac:	20004534 	.word	0x20004534
    80b0:	20004514 	.word	0x20004514
    80b4:	20004438 	.word	0x20004438
    80b8:	200044cc 	.word	0x200044cc
    80bc:	20004434 	.word	0x20004434
    80c0:	20004520 	.word	0x20004520

000080c4 <xTaskNotifyStateClear>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyStateClear( TaskHandle_t xTask )
	{
    80c4:	b580      	push	{r7, lr}
    80c6:	b084      	sub	sp, #16
    80c8:	af00      	add	r7, sp, #0
    80ca:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	BaseType_t xReturn;

		/* If null is passed in here then it is the calling task that is having
		its notification state cleared. */
		pxTCB = prvGetTCBFromHandle( xTask );
    80cc:	687b      	ldr	r3, [r7, #4]
    80ce:	2b00      	cmp	r3, #0
    80d0:	d102      	bne.n	80d8 <xTaskNotifyStateClear+0x14>
    80d2:	4b0e      	ldr	r3, [pc, #56]	; (810c <xTaskNotifyStateClear+0x48>)
    80d4:	681b      	ldr	r3, [r3, #0]
    80d6:	e000      	b.n	80da <xTaskNotifyStateClear+0x16>
    80d8:	687b      	ldr	r3, [r7, #4]
    80da:	60bb      	str	r3, [r7, #8]

		taskENTER_CRITICAL();
    80dc:	f000 fd40 	bl	8b60 <vPortEnterCritical>
		{
			if( pxTCB->ucNotifyState == taskNOTIFICATION_RECEIVED )
    80e0:	68bb      	ldr	r3, [r7, #8]
    80e2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
    80e6:	b2db      	uxtb	r3, r3
    80e8:	2b02      	cmp	r3, #2
    80ea:	d106      	bne.n	80fa <xTaskNotifyStateClear+0x36>
			{
				pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
    80ec:	68bb      	ldr	r3, [r7, #8]
    80ee:	2200      	movs	r2, #0
    80f0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
				xReturn = pdPASS;
    80f4:	2301      	movs	r3, #1
    80f6:	60fb      	str	r3, [r7, #12]
    80f8:	e001      	b.n	80fe <xTaskNotifyStateClear+0x3a>
			}
			else
			{
				xReturn = pdFAIL;
    80fa:	2300      	movs	r3, #0
    80fc:	60fb      	str	r3, [r7, #12]
			}
		}
		taskEXIT_CRITICAL();
    80fe:	f000 fd49 	bl	8b94 <vPortExitCritical>

		return xReturn;
    8102:	68fb      	ldr	r3, [r7, #12]
	}
    8104:	4618      	mov	r0, r3
    8106:	3710      	adds	r7, #16
    8108:	46bd      	mov	sp, r7
    810a:	bd80      	pop	{r7, pc}
    810c:	20004434 	.word	0x20004434

00008110 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
    8110:	b580      	push	{r7, lr}
    8112:	b084      	sub	sp, #16
    8114:	af00      	add	r7, sp, #0
    8116:	6078      	str	r0, [r7, #4]
    8118:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
    811a:	4b29      	ldr	r3, [pc, #164]	; (81c0 <prvAddCurrentTaskToDelayedList+0xb0>)
    811c:	681b      	ldr	r3, [r3, #0]
    811e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
    8120:	4b28      	ldr	r3, [pc, #160]	; (81c4 <prvAddCurrentTaskToDelayedList+0xb4>)
    8122:	681b      	ldr	r3, [r3, #0]
    8124:	3304      	adds	r3, #4
    8126:	4618      	mov	r0, r3
    8128:	f7fd fce8 	bl	5afc <uxListRemove>
    812c:	4603      	mov	r3, r0
    812e:	2b00      	cmp	r3, #0
    8130:	d10b      	bne.n	814a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
    8132:	4b24      	ldr	r3, [pc, #144]	; (81c4 <prvAddCurrentTaskToDelayedList+0xb4>)
    8134:	681b      	ldr	r3, [r3, #0]
    8136:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    8138:	2201      	movs	r2, #1
    813a:	fa02 f303 	lsl.w	r3, r2, r3
    813e:	43da      	mvns	r2, r3
    8140:	4b21      	ldr	r3, [pc, #132]	; (81c8 <prvAddCurrentTaskToDelayedList+0xb8>)
    8142:	681b      	ldr	r3, [r3, #0]
    8144:	4013      	ands	r3, r2
    8146:	4a20      	ldr	r2, [pc, #128]	; (81c8 <prvAddCurrentTaskToDelayedList+0xb8>)
    8148:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
    814a:	687b      	ldr	r3, [r7, #4]
    814c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    8150:	d10a      	bne.n	8168 <prvAddCurrentTaskToDelayedList+0x58>
    8152:	683b      	ldr	r3, [r7, #0]
    8154:	2b00      	cmp	r3, #0
    8156:	d007      	beq.n	8168 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
    8158:	4b1a      	ldr	r3, [pc, #104]	; (81c4 <prvAddCurrentTaskToDelayedList+0xb4>)
    815a:	681b      	ldr	r3, [r3, #0]
    815c:	3304      	adds	r3, #4
    815e:	4619      	mov	r1, r3
    8160:	481a      	ldr	r0, [pc, #104]	; (81cc <prvAddCurrentTaskToDelayedList+0xbc>)
    8162:	f7fd fc70 	bl	5a46 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
    8166:	e026      	b.n	81b6 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
    8168:	68fa      	ldr	r2, [r7, #12]
    816a:	687b      	ldr	r3, [r7, #4]
    816c:	4413      	add	r3, r2
    816e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
    8170:	4b14      	ldr	r3, [pc, #80]	; (81c4 <prvAddCurrentTaskToDelayedList+0xb4>)
    8172:	681b      	ldr	r3, [r3, #0]
    8174:	68ba      	ldr	r2, [r7, #8]
    8176:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
    8178:	68ba      	ldr	r2, [r7, #8]
    817a:	68fb      	ldr	r3, [r7, #12]
    817c:	429a      	cmp	r2, r3
    817e:	d209      	bcs.n	8194 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
    8180:	4b13      	ldr	r3, [pc, #76]	; (81d0 <prvAddCurrentTaskToDelayedList+0xc0>)
    8182:	681a      	ldr	r2, [r3, #0]
    8184:	4b0f      	ldr	r3, [pc, #60]	; (81c4 <prvAddCurrentTaskToDelayedList+0xb4>)
    8186:	681b      	ldr	r3, [r3, #0]
    8188:	3304      	adds	r3, #4
    818a:	4619      	mov	r1, r3
    818c:	4610      	mov	r0, r2
    818e:	f7fd fc7d 	bl	5a8c <vListInsert>
}
    8192:	e010      	b.n	81b6 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
    8194:	4b0f      	ldr	r3, [pc, #60]	; (81d4 <prvAddCurrentTaskToDelayedList+0xc4>)
    8196:	681a      	ldr	r2, [r3, #0]
    8198:	4b0a      	ldr	r3, [pc, #40]	; (81c4 <prvAddCurrentTaskToDelayedList+0xb4>)
    819a:	681b      	ldr	r3, [r3, #0]
    819c:	3304      	adds	r3, #4
    819e:	4619      	mov	r1, r3
    81a0:	4610      	mov	r0, r2
    81a2:	f7fd fc73 	bl	5a8c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
    81a6:	4b0c      	ldr	r3, [pc, #48]	; (81d8 <prvAddCurrentTaskToDelayedList+0xc8>)
    81a8:	681b      	ldr	r3, [r3, #0]
    81aa:	68ba      	ldr	r2, [r7, #8]
    81ac:	429a      	cmp	r2, r3
    81ae:	d202      	bcs.n	81b6 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
    81b0:	4a09      	ldr	r2, [pc, #36]	; (81d8 <prvAddCurrentTaskToDelayedList+0xc8>)
    81b2:	68bb      	ldr	r3, [r7, #8]
    81b4:	6013      	str	r3, [r2, #0]
}
    81b6:	bf00      	nop
    81b8:	3710      	adds	r7, #16
    81ba:	46bd      	mov	sp, r7
    81bc:	bd80      	pop	{r7, pc}
    81be:	bf00      	nop
    81c0:	20004510 	.word	0x20004510
    81c4:	20004434 	.word	0x20004434
    81c8:	20004514 	.word	0x20004514
    81cc:	200044f8 	.word	0x200044f8
    81d0:	200044c8 	.word	0x200044c8
    81d4:	200044c4 	.word	0x200044c4
    81d8:	2000452c 	.word	0x2000452c

000081dc <xStreamBufferGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	StreamBufferHandle_t xStreamBufferGenericCreate( size_t xBufferSizeBytes, size_t xTriggerLevelBytes, BaseType_t xIsMessageBuffer )
	{
    81dc:	b580      	push	{r7, lr}
    81de:	b088      	sub	sp, #32
    81e0:	af02      	add	r7, sp, #8
    81e2:	60f8      	str	r0, [r7, #12]
    81e4:	60b9      	str	r1, [r7, #8]
    81e6:	607a      	str	r2, [r7, #4]
		configASSERT( xBufferSizeBytes > sbBYTES_TO_STORE_MESSAGE_LENGTH );
		configASSERT( xTriggerLevelBytes <= xBufferSizeBytes );

		/* A trigger level of 0 would cause a waiting task to unblock even when
		the buffer was empty. */
		if( xTriggerLevelBytes == ( size_t ) 0 )
    81e8:	68bb      	ldr	r3, [r7, #8]
    81ea:	2b00      	cmp	r3, #0
    81ec:	d101      	bne.n	81f2 <xStreamBufferGenericCreate+0x16>
		{
			xTriggerLevelBytes = ( size_t ) 1; /*lint !e9044 Parameter modified to ensure it doesn't have a dangerous value. */
    81ee:	2301      	movs	r3, #1
    81f0:	60bb      	str	r3, [r7, #8]
		and the buffer follows immediately after.  The requested size is
		incremented so the free space is returned as the user would expect -
		this is a quirk of the implementation that means otherwise the free
		space would be reported as one byte smaller than would be logically
		expected. */
		xBufferSizeBytes++;
    81f2:	68fb      	ldr	r3, [r7, #12]
    81f4:	3301      	adds	r3, #1
    81f6:	60fb      	str	r3, [r7, #12]
		pucAllocatedMemory = ( uint8_t * ) pvPortMalloc( xBufferSizeBytes + sizeof( StreamBuffer_t ) ); /*lint !e9079 malloc() only returns void*. */
    81f8:	68fb      	ldr	r3, [r7, #12]
    81fa:	3320      	adds	r3, #32
    81fc:	4618      	mov	r0, r3
    81fe:	f7f7 ff85 	bl	10c <pvPortMalloc>
    8202:	6178      	str	r0, [r7, #20]

		if( pucAllocatedMemory != NULL )
    8204:	697b      	ldr	r3, [r7, #20]
    8206:	2b00      	cmp	r3, #0
    8208:	d009      	beq.n	821e <xStreamBufferGenericCreate+0x42>
		{
			prvInitialiseNewStreamBuffer( ( StreamBuffer_t * ) pucAllocatedMemory, /* Structure at the start of the allocated memory. */ /*lint !e9087 Safe cast as allocated memory is aligned. */ /*lint !e826 Area is not too small and alignment is guaranteed provided malloc() behaves as expected and returns aligned buffer. */
    820a:	697b      	ldr	r3, [r7, #20]
    820c:	f103 0120 	add.w	r1, r3, #32
    8210:	687b      	ldr	r3, [r7, #4]
    8212:	9300      	str	r3, [sp, #0]
    8214:	68bb      	ldr	r3, [r7, #8]
    8216:	68fa      	ldr	r2, [r7, #12]
    8218:	6978      	ldr	r0, [r7, #20]
    821a:	f000 fbe8 	bl	89ee <prvInitialiseNewStreamBuffer>
		else
		{
			traceSTREAM_BUFFER_CREATE_FAILED( xIsMessageBuffer );
		}

		return ( StreamBufferHandle_t * ) pucAllocatedMemory; /*lint !e9087 !e826 Safe cast as allocated memory is aligned. */
    821e:	697b      	ldr	r3, [r7, #20]
	}
    8220:	4618      	mov	r0, r3
    8222:	3718      	adds	r7, #24
    8224:	46bd      	mov	sp, r7
    8226:	bd80      	pop	{r7, pc}

00008228 <vStreamBufferDelete>:

#endif /* ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
/*-----------------------------------------------------------*/

void vStreamBufferDelete( StreamBufferHandle_t xStreamBuffer )
{
    8228:	b580      	push	{r7, lr}
    822a:	b084      	sub	sp, #16
    822c:	af00      	add	r7, sp, #0
    822e:	6078      	str	r0, [r7, #4]
StreamBuffer_t * pxStreamBuffer = ( StreamBuffer_t * ) xStreamBuffer; /*lint !e9087 !e9079 Safe cast as StreamBufferHandle_t is opaque Streambuffer_t. */
    8230:	687b      	ldr	r3, [r7, #4]
    8232:	60fb      	str	r3, [r7, #12]

	configASSERT( pxStreamBuffer );

	traceSTREAM_BUFFER_DELETE( xStreamBuffer );

	if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) pdFALSE )
    8234:	68fb      	ldr	r3, [r7, #12]
    8236:	7f1b      	ldrb	r3, [r3, #28]
    8238:	f003 0302 	and.w	r3, r3, #2
    823c:	2b00      	cmp	r3, #0
    823e:	d103      	bne.n	8248 <vStreamBufferDelete+0x20>
	{
		#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
		{
			/* Both the structure and the buffer were allocated using a single call
			to pvPortMalloc(), hence only one call to vPortFree() is required. */
			vPortFree( ( void * ) pxStreamBuffer ); /*lint !e9087 Standard free() semantics require void *, plus pxStreamBuffer was allocated by pvPortMalloc(). */
    8240:	68f8      	ldr	r0, [r7, #12]
    8242:	f7f7 ffa9 	bl	198 <vPortFree>
	{
		/* The structure and buffer were not allocated dynamically and cannot be
		freed - just scrub the structure so future use will assert. */
		memset( pxStreamBuffer, 0x00, sizeof( StreamBuffer_t ) );
	}
}
    8246:	e004      	b.n	8252 <vStreamBufferDelete+0x2a>
		memset( pxStreamBuffer, 0x00, sizeof( StreamBuffer_t ) );
    8248:	2220      	movs	r2, #32
    824a:	2100      	movs	r1, #0
    824c:	68f8      	ldr	r0, [r7, #12]
    824e:	f000 fd97 	bl	8d80 <memset>
}
    8252:	bf00      	nop
    8254:	3710      	adds	r7, #16
    8256:	46bd      	mov	sp, r7
    8258:	bd80      	pop	{r7, pc}

0000825a <xStreamBufferReset>:
/*-----------------------------------------------------------*/

BaseType_t xStreamBufferReset( StreamBufferHandle_t xStreamBuffer )
{
    825a:	b580      	push	{r7, lr}
    825c:	b088      	sub	sp, #32
    825e:	af02      	add	r7, sp, #8
    8260:	6078      	str	r0, [r7, #4]
StreamBuffer_t * const pxStreamBuffer = ( StreamBuffer_t * ) xStreamBuffer; /*lint !e9087 !e9079 Safe cast as StreamBufferHandle_t is opaque Streambuffer_t. */
    8262:	687b      	ldr	r3, [r7, #4]
    8264:	60fb      	str	r3, [r7, #12]
BaseType_t xReturn = pdFAIL, xIsMessageBuffer;
    8266:	2300      	movs	r3, #0
    8268:	617b      	str	r3, [r7, #20]
		uxStreamBufferNumber = pxStreamBuffer->uxStreamBufferNumber;
	}
	#endif

	/* Can only reset a message buffer if there are no tasks blocked on it. */
	if( pxStreamBuffer->xTaskWaitingToReceive == NULL )
    826a:	68fb      	ldr	r3, [r7, #12]
    826c:	691b      	ldr	r3, [r3, #16]
    826e:	2b00      	cmp	r3, #0
    8270:	d11c      	bne.n	82ac <xStreamBufferReset+0x52>
	{
		if( pxStreamBuffer->xTaskWaitingToSend == NULL )
    8272:	68fb      	ldr	r3, [r7, #12]
    8274:	695b      	ldr	r3, [r3, #20]
    8276:	2b00      	cmp	r3, #0
    8278:	d118      	bne.n	82ac <xStreamBufferReset+0x52>
		{
			if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
    827a:	68fb      	ldr	r3, [r7, #12]
    827c:	7f1b      	ldrb	r3, [r3, #28]
    827e:	f003 0301 	and.w	r3, r3, #1
    8282:	2b00      	cmp	r3, #0
    8284:	d002      	beq.n	828c <xStreamBufferReset+0x32>
			{
				xIsMessageBuffer = pdTRUE;
    8286:	2301      	movs	r3, #1
    8288:	613b      	str	r3, [r7, #16]
    828a:	e001      	b.n	8290 <xStreamBufferReset+0x36>
			}
			else
			{
				xIsMessageBuffer = pdFALSE;
    828c:	2300      	movs	r3, #0
    828e:	613b      	str	r3, [r7, #16]
			}

			prvInitialiseNewStreamBuffer( pxStreamBuffer,
    8290:	68fb      	ldr	r3, [r7, #12]
    8292:	6999      	ldr	r1, [r3, #24]
    8294:	68fb      	ldr	r3, [r7, #12]
    8296:	689a      	ldr	r2, [r3, #8]
    8298:	68fb      	ldr	r3, [r7, #12]
    829a:	68d8      	ldr	r0, [r3, #12]
    829c:	693b      	ldr	r3, [r7, #16]
    829e:	9300      	str	r3, [sp, #0]
    82a0:	4603      	mov	r3, r0
    82a2:	68f8      	ldr	r0, [r7, #12]
    82a4:	f000 fba3 	bl	89ee <prvInitialiseNewStreamBuffer>
										  pxStreamBuffer->pucBuffer,
										  pxStreamBuffer->xLength,
										  pxStreamBuffer->xTriggerLevelBytes,
										  xIsMessageBuffer );
			xReturn = pdPASS;
    82a8:	2301      	movs	r3, #1
    82aa:	617b      	str	r3, [r7, #20]

			traceSTREAM_BUFFER_RESET( xStreamBuffer );
		}
	}

	return xReturn;
    82ac:	697b      	ldr	r3, [r7, #20]
}
    82ae:	4618      	mov	r0, r3
    82b0:	3718      	adds	r7, #24
    82b2:	46bd      	mov	sp, r7
    82b4:	bd80      	pop	{r7, pc}

000082b6 <xStreamBufferSetTriggerLevel>:
/*-----------------------------------------------------------*/

BaseType_t xStreamBufferSetTriggerLevel( StreamBufferHandle_t xStreamBuffer, size_t xTriggerLevel )
{
    82b6:	b480      	push	{r7}
    82b8:	b085      	sub	sp, #20
    82ba:	af00      	add	r7, sp, #0
    82bc:	6078      	str	r0, [r7, #4]
    82be:	6039      	str	r1, [r7, #0]
StreamBuffer_t * const pxStreamBuffer = ( StreamBuffer_t * ) xStreamBuffer; /*lint !e9087 !e9079 Safe cast as StreamBufferHandle_t is opaque Streambuffer_t. */
    82c0:	687b      	ldr	r3, [r7, #4]
    82c2:	60bb      	str	r3, [r7, #8]
BaseType_t xReturn;

	configASSERT( pxStreamBuffer );

	/* It is not valid for the trigger level to be 0. */
	if( xTriggerLevel == ( size_t ) 0 )
    82c4:	683b      	ldr	r3, [r7, #0]
    82c6:	2b00      	cmp	r3, #0
    82c8:	d101      	bne.n	82ce <xStreamBufferSetTriggerLevel+0x18>
	{
		xTriggerLevel = ( size_t ) 1; /*lint !e9044 Parameter modified to ensure it doesn't have a dangerous value. */
    82ca:	2301      	movs	r3, #1
    82cc:	603b      	str	r3, [r7, #0]
	}

	/* The trigger level is the number of bytes that must be in the stream
	buffer before a task that is waiting for data is unblocked. */
	if( xTriggerLevel <= pxStreamBuffer->xLength )
    82ce:	68bb      	ldr	r3, [r7, #8]
    82d0:	689b      	ldr	r3, [r3, #8]
    82d2:	683a      	ldr	r2, [r7, #0]
    82d4:	429a      	cmp	r2, r3
    82d6:	d805      	bhi.n	82e4 <xStreamBufferSetTriggerLevel+0x2e>
	{
		pxStreamBuffer->xTriggerLevelBytes = xTriggerLevel;
    82d8:	68bb      	ldr	r3, [r7, #8]
    82da:	683a      	ldr	r2, [r7, #0]
    82dc:	60da      	str	r2, [r3, #12]
		xReturn = pdPASS;
    82de:	2301      	movs	r3, #1
    82e0:	60fb      	str	r3, [r7, #12]
    82e2:	e001      	b.n	82e8 <xStreamBufferSetTriggerLevel+0x32>
	}
	else
	{
		xReturn = pdFALSE;
    82e4:	2300      	movs	r3, #0
    82e6:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
    82e8:	68fb      	ldr	r3, [r7, #12]
}
    82ea:	4618      	mov	r0, r3
    82ec:	3714      	adds	r7, #20
    82ee:	46bd      	mov	sp, r7
    82f0:	bc80      	pop	{r7}
    82f2:	4770      	bx	lr

000082f4 <xStreamBufferSpacesAvailable>:
/*-----------------------------------------------------------*/

size_t xStreamBufferSpacesAvailable( StreamBufferHandle_t xStreamBuffer )
{
    82f4:	b480      	push	{r7}
    82f6:	b085      	sub	sp, #20
    82f8:	af00      	add	r7, sp, #0
    82fa:	6078      	str	r0, [r7, #4]
const StreamBuffer_t * const pxStreamBuffer = ( StreamBuffer_t * ) xStreamBuffer; /*lint !e9087 !e9079 Safe cast as StreamBufferHandle_t is opaque Streambuffer_t. */
    82fc:	687b      	ldr	r3, [r7, #4]
    82fe:	60bb      	str	r3, [r7, #8]
size_t xSpace;

	configASSERT( pxStreamBuffer );

	xSpace = pxStreamBuffer->xLength + pxStreamBuffer->xTail;
    8300:	68bb      	ldr	r3, [r7, #8]
    8302:	689a      	ldr	r2, [r3, #8]
    8304:	68bb      	ldr	r3, [r7, #8]
    8306:	681b      	ldr	r3, [r3, #0]
    8308:	4413      	add	r3, r2
    830a:	60fb      	str	r3, [r7, #12]
	xSpace -= pxStreamBuffer->xHead;
    830c:	68bb      	ldr	r3, [r7, #8]
    830e:	685b      	ldr	r3, [r3, #4]
    8310:	68fa      	ldr	r2, [r7, #12]
    8312:	1ad3      	subs	r3, r2, r3
    8314:	60fb      	str	r3, [r7, #12]
	xSpace -= ( size_t ) 1;
    8316:	68fb      	ldr	r3, [r7, #12]
    8318:	3b01      	subs	r3, #1
    831a:	60fb      	str	r3, [r7, #12]

	if( xSpace >= pxStreamBuffer->xLength )
    831c:	68bb      	ldr	r3, [r7, #8]
    831e:	689b      	ldr	r3, [r3, #8]
    8320:	68fa      	ldr	r2, [r7, #12]
    8322:	429a      	cmp	r2, r3
    8324:	d304      	bcc.n	8330 <xStreamBufferSpacesAvailable+0x3c>
	{
		xSpace -= pxStreamBuffer->xLength;
    8326:	68bb      	ldr	r3, [r7, #8]
    8328:	689b      	ldr	r3, [r3, #8]
    832a:	68fa      	ldr	r2, [r7, #12]
    832c:	1ad3      	subs	r3, r2, r3
    832e:	60fb      	str	r3, [r7, #12]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xSpace;
    8330:	68fb      	ldr	r3, [r7, #12]
}
    8332:	4618      	mov	r0, r3
    8334:	3714      	adds	r7, #20
    8336:	46bd      	mov	sp, r7
    8338:	bc80      	pop	{r7}
    833a:	4770      	bx	lr

0000833c <xStreamBufferBytesAvailable>:
/*-----------------------------------------------------------*/

size_t xStreamBufferBytesAvailable( StreamBufferHandle_t xStreamBuffer )
{
    833c:	b580      	push	{r7, lr}
    833e:	b084      	sub	sp, #16
    8340:	af00      	add	r7, sp, #0
    8342:	6078      	str	r0, [r7, #4]
const StreamBuffer_t * const pxStreamBuffer = ( StreamBuffer_t * ) xStreamBuffer; /*lint !e9087 !e9079 Safe cast as StreamBufferHandle_t is opaque Streambuffer_t. */
    8344:	687b      	ldr	r3, [r7, #4]
    8346:	60fb      	str	r3, [r7, #12]
size_t xReturn;

	configASSERT( pxStreamBuffer );

	xReturn = prvBytesInBuffer( pxStreamBuffer );
    8348:	68f8      	ldr	r0, [r7, #12]
    834a:	f000 fb31 	bl	89b0 <prvBytesInBuffer>
    834e:	60b8      	str	r0, [r7, #8]
	return xReturn;
    8350:	68bb      	ldr	r3, [r7, #8]
}
    8352:	4618      	mov	r0, r3
    8354:	3710      	adds	r7, #16
    8356:	46bd      	mov	sp, r7
    8358:	bd80      	pop	{r7, pc}

0000835a <xStreamBufferSend>:

size_t xStreamBufferSend( StreamBufferHandle_t xStreamBuffer,
						  const void *pvTxData,
						  size_t xDataLengthBytes,
						  TickType_t xTicksToWait )
{
    835a:	b580      	push	{r7, lr}
    835c:	b08c      	sub	sp, #48	; 0x30
    835e:	af02      	add	r7, sp, #8
    8360:	60f8      	str	r0, [r7, #12]
    8362:	60b9      	str	r1, [r7, #8]
    8364:	607a      	str	r2, [r7, #4]
    8366:	603b      	str	r3, [r7, #0]
StreamBuffer_t * const pxStreamBuffer = ( StreamBuffer_t * ) xStreamBuffer; /*lint !e9087 !e9079 Safe cast as StreamBufferHandle_t is opaque Streambuffer_t. */
    8368:	68fb      	ldr	r3, [r7, #12]
    836a:	61fb      	str	r3, [r7, #28]
size_t xReturn, xSpace = 0;
    836c:	2300      	movs	r3, #0
    836e:	627b      	str	r3, [r7, #36]	; 0x24
size_t xRequiredSpace = xDataLengthBytes;
    8370:	687b      	ldr	r3, [r7, #4]
    8372:	623b      	str	r3, [r7, #32]

	/* This send function is used to write to both message buffers and stream
	buffers.  If this is a message buffer then the space needed must be
	increased by the amount of bytes needed to store the length of the
	message. */
	if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
    8374:	69fb      	ldr	r3, [r7, #28]
    8376:	7f1b      	ldrb	r3, [r3, #28]
    8378:	f003 0301 	and.w	r3, r3, #1
    837c:	2b00      	cmp	r3, #0
    837e:	d002      	beq.n	8386 <xStreamBufferSend+0x2c>
	{
		xRequiredSpace += sbBYTES_TO_STORE_MESSAGE_LENGTH;
    8380:	6a3b      	ldr	r3, [r7, #32]
    8382:	3304      	adds	r3, #4
    8384:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	if( xTicksToWait != ( TickType_t ) 0 )
    8386:	683b      	ldr	r3, [r7, #0]
    8388:	2b00      	cmp	r3, #0
    838a:	d030      	beq.n	83ee <xStreamBufferSend+0x94>
	{
		vTaskSetTimeOutState( &xTimeOut );
    838c:	f107 0310 	add.w	r3, r7, #16
    8390:	4618      	mov	r0, r3
    8392:	f7ff f975 	bl	7680 <vTaskSetTimeOutState>

		do
		{
			/* Wait until the required number of bytes are free in the message
			buffer. */
			taskENTER_CRITICAL();
    8396:	f000 fbe3 	bl	8b60 <vPortEnterCritical>
			{
				xSpace = xStreamBufferSpacesAvailable( pxStreamBuffer );
    839a:	69f8      	ldr	r0, [r7, #28]
    839c:	f7ff ffaa 	bl	82f4 <xStreamBufferSpacesAvailable>
    83a0:	6278      	str	r0, [r7, #36]	; 0x24

				if( xSpace < xRequiredSpace )
    83a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    83a4:	6a3b      	ldr	r3, [r7, #32]
    83a6:	429a      	cmp	r2, r3
    83a8:	d208      	bcs.n	83bc <xStreamBufferSend+0x62>
				{
					/* Clear notification state as going to wait for space. */
					( void ) xTaskNotifyStateClear( NULL );
    83aa:	2000      	movs	r0, #0
    83ac:	f7ff fe8a 	bl	80c4 <xTaskNotifyStateClear>

					/* Should only be one writer. */
					configASSERT( pxStreamBuffer->xTaskWaitingToSend == NULL );
					pxStreamBuffer->xTaskWaitingToSend = xTaskGetCurrentTaskHandle();
    83b0:	f7ff faa0 	bl	78f4 <xTaskGetCurrentTaskHandle>
    83b4:	4602      	mov	r2, r0
    83b6:	69fb      	ldr	r3, [r7, #28]
    83b8:	615a      	str	r2, [r3, #20]
    83ba:	e002      	b.n	83c2 <xStreamBufferSend+0x68>
				}
				else
				{
					taskEXIT_CRITICAL();
    83bc:	f000 fbea 	bl	8b94 <vPortExitCritical>
					break;
    83c0:	e015      	b.n	83ee <xStreamBufferSend+0x94>
				}
			}
			taskEXIT_CRITICAL();
    83c2:	f000 fbe7 	bl	8b94 <vPortExitCritical>

			traceBLOCKING_ON_STREAM_BUFFER_SEND( xStreamBuffer );
			( void ) xTaskNotifyWait( ( uint32_t ) 0, UINT32_MAX, NULL, xTicksToWait );
    83c6:	683b      	ldr	r3, [r7, #0]
    83c8:	2200      	movs	r2, #0
    83ca:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    83ce:	2000      	movs	r0, #0
    83d0:	f7ff fc7a 	bl	7cc8 <xTaskNotifyWait>
			pxStreamBuffer->xTaskWaitingToSend = NULL;
    83d4:	69fb      	ldr	r3, [r7, #28]
    83d6:	2200      	movs	r2, #0
    83d8:	615a      	str	r2, [r3, #20]

		} while( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE );
    83da:	463a      	mov	r2, r7
    83dc:	f107 0310 	add.w	r3, r7, #16
    83e0:	4611      	mov	r1, r2
    83e2:	4618      	mov	r0, r3
    83e4:	f7ff f97a 	bl	76dc <xTaskCheckForTimeOut>
    83e8:	4603      	mov	r3, r0
    83ea:	2b00      	cmp	r3, #0
    83ec:	d0d3      	beq.n	8396 <xStreamBufferSend+0x3c>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	if( xSpace == ( size_t ) 0 )
    83ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    83f0:	2b00      	cmp	r3, #0
    83f2:	d103      	bne.n	83fc <xStreamBufferSend+0xa2>
	{
		xSpace = xStreamBufferSpacesAvailable( pxStreamBuffer );
    83f4:	69f8      	ldr	r0, [r7, #28]
    83f6:	f7ff ff7d 	bl	82f4 <xStreamBufferSpacesAvailable>
    83fa:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	xReturn = prvWriteMessageToBuffer( pxStreamBuffer, pvTxData, xDataLengthBytes, xSpace, xRequiredSpace );
    83fc:	6a3b      	ldr	r3, [r7, #32]
    83fe:	9300      	str	r3, [sp, #0]
    8400:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    8402:	687a      	ldr	r2, [r7, #4]
    8404:	68b9      	ldr	r1, [r7, #8]
    8406:	69f8      	ldr	r0, [r7, #28]
    8408:	f000 f878 	bl	84fc <prvWriteMessageToBuffer>
    840c:	61b8      	str	r0, [r7, #24]

	if( xReturn > ( size_t ) 0 )
    840e:	69bb      	ldr	r3, [r7, #24]
    8410:	2b00      	cmp	r3, #0
    8412:	d019      	beq.n	8448 <xStreamBufferSend+0xee>
	{
		traceSTREAM_BUFFER_SEND( xStreamBuffer, xReturn );

		/* Was a task waiting for the data? */
		if( prvBytesInBuffer( pxStreamBuffer ) >= pxStreamBuffer->xTriggerLevelBytes )
    8414:	69f8      	ldr	r0, [r7, #28]
    8416:	f000 facb 	bl	89b0 <prvBytesInBuffer>
    841a:	4602      	mov	r2, r0
    841c:	69fb      	ldr	r3, [r7, #28]
    841e:	68db      	ldr	r3, [r3, #12]
    8420:	429a      	cmp	r2, r3
    8422:	d311      	bcc.n	8448 <xStreamBufferSend+0xee>
		{
			sbSEND_COMPLETED( pxStreamBuffer );
    8424:	f7fe fe8c 	bl	7140 <vTaskSuspendAll>
    8428:	69fb      	ldr	r3, [r7, #28]
    842a:	691b      	ldr	r3, [r3, #16]
    842c:	2b00      	cmp	r3, #0
    842e:	d009      	beq.n	8444 <xStreamBufferSend+0xea>
    8430:	69fb      	ldr	r3, [r7, #28]
    8432:	6918      	ldr	r0, [r3, #16]
    8434:	2300      	movs	r3, #0
    8436:	2200      	movs	r2, #0
    8438:	2100      	movs	r1, #0
    843a:	f7ff fc9f 	bl	7d7c <xTaskGenericNotify>
    843e:	69fb      	ldr	r3, [r7, #28]
    8440:	2200      	movs	r2, #0
    8442:	611a      	str	r2, [r3, #16]
    8444:	f7fe fe8a 	bl	715c <xTaskResumeAll>
	{
		mtCOVERAGE_TEST_MARKER();
		traceSTREAM_BUFFER_SEND_FAILED( xStreamBuffer );
	}

	return xReturn;
    8448:	69bb      	ldr	r3, [r7, #24]
}
    844a:	4618      	mov	r0, r3
    844c:	3728      	adds	r7, #40	; 0x28
    844e:	46bd      	mov	sp, r7
    8450:	bd80      	pop	{r7, pc}

00008452 <xStreamBufferSendFromISR>:

size_t xStreamBufferSendFromISR( StreamBufferHandle_t xStreamBuffer,
								 const void *pvTxData,
								 size_t xDataLengthBytes,
								 BaseType_t * const pxHigherPriorityTaskWoken )
{
    8452:	b580      	push	{r7, lr}
    8454:	b08e      	sub	sp, #56	; 0x38
    8456:	af02      	add	r7, sp, #8
    8458:	60f8      	str	r0, [r7, #12]
    845a:	60b9      	str	r1, [r7, #8]
    845c:	607a      	str	r2, [r7, #4]
    845e:	603b      	str	r3, [r7, #0]
StreamBuffer_t * const pxStreamBuffer = ( StreamBuffer_t * ) xStreamBuffer; /*lint !e9087 !e9079 Safe cast as StreamBufferHandle_t is opaque Streambuffer_t. */
    8460:	68fb      	ldr	r3, [r7, #12]
    8462:	62bb      	str	r3, [r7, #40]	; 0x28
size_t xReturn, xSpace;
size_t xRequiredSpace = xDataLengthBytes;
    8464:	687b      	ldr	r3, [r7, #4]
    8466:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* This send function is used to write to both message buffers and stream
	buffers.  If this is a message buffer then the space needed must be
	increased by the amount of bytes needed to store the length of the
	message. */
	if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
    8468:	6abb      	ldr	r3, [r7, #40]	; 0x28
    846a:	7f1b      	ldrb	r3, [r3, #28]
    846c:	f003 0301 	and.w	r3, r3, #1
    8470:	2b00      	cmp	r3, #0
    8472:	d002      	beq.n	847a <xStreamBufferSendFromISR+0x28>
	{
		xRequiredSpace += sbBYTES_TO_STORE_MESSAGE_LENGTH;
    8474:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    8476:	3304      	adds	r3, #4
    8478:	62fb      	str	r3, [r7, #44]	; 0x2c
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	xSpace = xStreamBufferSpacesAvailable( pxStreamBuffer );
    847a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
    847c:	f7ff ff3a 	bl	82f4 <xStreamBufferSpacesAvailable>
    8480:	6278      	str	r0, [r7, #36]	; 0x24
	xReturn = prvWriteMessageToBuffer( pxStreamBuffer, pvTxData, xDataLengthBytes, xSpace, xRequiredSpace );
    8482:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    8484:	9300      	str	r3, [sp, #0]
    8486:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    8488:	687a      	ldr	r2, [r7, #4]
    848a:	68b9      	ldr	r1, [r7, #8]
    848c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
    848e:	f000 f835 	bl	84fc <prvWriteMessageToBuffer>
    8492:	6238      	str	r0, [r7, #32]

	if( xReturn > ( size_t ) 0 )
    8494:	6a3b      	ldr	r3, [r7, #32]
    8496:	2b00      	cmp	r3, #0
    8498:	d02b      	beq.n	84f2 <xStreamBufferSendFromISR+0xa0>
	{
		/* Was a task waiting for the data? */
		if( prvBytesInBuffer( pxStreamBuffer ) >= pxStreamBuffer->xTriggerLevelBytes )
    849a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
    849c:	f000 fa88 	bl	89b0 <prvBytesInBuffer>
    84a0:	4602      	mov	r2, r0
    84a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
    84a4:	68db      	ldr	r3, [r3, #12]
    84a6:	429a      	cmp	r2, r3
    84a8:	d323      	bcc.n	84f2 <xStreamBufferSendFromISR+0xa0>
	__asm volatile
    84aa:	f3ef 8211 	mrs	r2, BASEPRI
    84ae:	f04f 03bf 	mov.w	r3, #191	; 0xbf
    84b2:	f383 8811 	msr	BASEPRI, r3
    84b6:	f3bf 8f6f 	isb	sy
    84ba:	f3bf 8f4f 	dsb	sy
    84be:	61ba      	str	r2, [r7, #24]
    84c0:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
    84c2:	69bb      	ldr	r3, [r7, #24]
		{
			sbSEND_COMPLETE_FROM_ISR( pxStreamBuffer, pxHigherPriorityTaskWoken );
    84c4:	61fb      	str	r3, [r7, #28]
    84c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
    84c8:	691b      	ldr	r3, [r3, #16]
    84ca:	2b00      	cmp	r3, #0
    84cc:	d00b      	beq.n	84e6 <xStreamBufferSendFromISR+0x94>
    84ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
    84d0:	6918      	ldr	r0, [r3, #16]
    84d2:	683b      	ldr	r3, [r7, #0]
    84d4:	9300      	str	r3, [sp, #0]
    84d6:	2300      	movs	r3, #0
    84d8:	2200      	movs	r2, #0
    84da:	2100      	movs	r1, #0
    84dc:	f7ff fcd4 	bl	7e88 <xTaskGenericNotifyFromISR>
    84e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
    84e2:	2200      	movs	r2, #0
    84e4:	611a      	str	r2, [r3, #16]
    84e6:	69fb      	ldr	r3, [r7, #28]
    84e8:	613b      	str	r3, [r7, #16]
	__asm volatile
    84ea:	693b      	ldr	r3, [r7, #16]
    84ec:	f383 8811 	msr	BASEPRI, r3
}
    84f0:	bf00      	nop
		mtCOVERAGE_TEST_MARKER();
	}

	traceSTREAM_BUFFER_SEND_FROM_ISR( xStreamBuffer, xReturn );

	return xReturn;
    84f2:	6a3b      	ldr	r3, [r7, #32]
}
    84f4:	4618      	mov	r0, r3
    84f6:	3730      	adds	r7, #48	; 0x30
    84f8:	46bd      	mov	sp, r7
    84fa:	bd80      	pop	{r7, pc}

000084fc <prvWriteMessageToBuffer>:
static size_t prvWriteMessageToBuffer( StreamBuffer_t * const pxStreamBuffer,
									   const void * pvTxData,
									   size_t xDataLengthBytes,
									   size_t xSpace,
									   size_t xRequiredSpace )
{
    84fc:	b580      	push	{r7, lr}
    84fe:	b086      	sub	sp, #24
    8500:	af00      	add	r7, sp, #0
    8502:	60f8      	str	r0, [r7, #12]
    8504:	60b9      	str	r1, [r7, #8]
    8506:	607a      	str	r2, [r7, #4]
    8508:	603b      	str	r3, [r7, #0]
	BaseType_t xShouldWrite;
	size_t xReturn;

	if( xSpace == ( size_t ) 0 )
    850a:	683b      	ldr	r3, [r7, #0]
    850c:	2b00      	cmp	r3, #0
    850e:	d102      	bne.n	8516 <prvWriteMessageToBuffer+0x1a>
	{
		/* Doesn't matter if this is a stream buffer or a message buffer, there
		is no space to write. */
		xShouldWrite = pdFALSE;
    8510:	2300      	movs	r3, #0
    8512:	617b      	str	r3, [r7, #20]
    8514:	e01d      	b.n	8552 <prvWriteMessageToBuffer+0x56>
	}
	else if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) == ( uint8_t ) 0 )
    8516:	68fb      	ldr	r3, [r7, #12]
    8518:	7f1b      	ldrb	r3, [r3, #28]
    851a:	f003 0301 	and.w	r3, r3, #1
    851e:	2b00      	cmp	r3, #0
    8520:	d108      	bne.n	8534 <prvWriteMessageToBuffer+0x38>
	{
		/* This is a stream buffer, as opposed to a message buffer, so writing a
		stream of bytes rather than discrete messages.  Write as many bytes as
		possible. */
		xShouldWrite = pdTRUE;
    8522:	2301      	movs	r3, #1
    8524:	617b      	str	r3, [r7, #20]
		xDataLengthBytes = configMIN( xDataLengthBytes, xSpace ); /*lint !e9044 Function parameter modified to ensure it is capped to available space. */
    8526:	687a      	ldr	r2, [r7, #4]
    8528:	683b      	ldr	r3, [r7, #0]
    852a:	4293      	cmp	r3, r2
    852c:	bf28      	it	cs
    852e:	4613      	movcs	r3, r2
    8530:	607b      	str	r3, [r7, #4]
    8532:	e00e      	b.n	8552 <prvWriteMessageToBuffer+0x56>
	}
	else if( xSpace >= xRequiredSpace )
    8534:	683a      	ldr	r2, [r7, #0]
    8536:	6a3b      	ldr	r3, [r7, #32]
    8538:	429a      	cmp	r2, r3
    853a:	d308      	bcc.n	854e <prvWriteMessageToBuffer+0x52>
	{
		/* This is a message buffer, as opposed to a stream buffer, and there
		is enough space to write both the message length and the message itself
		into the buffer.  Start by writing the length of the data, the data
		itself will be written later in this function. */
		xShouldWrite = pdTRUE;
    853c:	2301      	movs	r3, #1
    853e:	617b      	str	r3, [r7, #20]
		( void ) prvWriteBytesToBuffer( pxStreamBuffer, ( const uint8_t * ) &( xDataLengthBytes ), sbBYTES_TO_STORE_MESSAGE_LENGTH );
    8540:	1d3b      	adds	r3, r7, #4
    8542:	2204      	movs	r2, #4
    8544:	4619      	mov	r1, r3
    8546:	68f8      	ldr	r0, [r7, #12]
    8548:	f000 f9a8 	bl	889c <prvWriteBytesToBuffer>
    854c:	e001      	b.n	8552 <prvWriteMessageToBuffer+0x56>
	}
	else
	{
		/* There is space available, but not enough space. */
		xShouldWrite = pdFALSE;
    854e:	2300      	movs	r3, #0
    8550:	617b      	str	r3, [r7, #20]
	}

	if( xShouldWrite != pdFALSE )
    8552:	697b      	ldr	r3, [r7, #20]
    8554:	2b00      	cmp	r3, #0
    8556:	d007      	beq.n	8568 <prvWriteMessageToBuffer+0x6c>
	{
		/* Writes the data itself. */
		xReturn = prvWriteBytesToBuffer( pxStreamBuffer, ( const uint8_t * ) pvTxData, xDataLengthBytes ); /*lint !e9079 Storage buffer is implemented as uint8_t for ease of sizing, alighment and access. */
    8558:	687b      	ldr	r3, [r7, #4]
    855a:	461a      	mov	r2, r3
    855c:	68b9      	ldr	r1, [r7, #8]
    855e:	68f8      	ldr	r0, [r7, #12]
    8560:	f000 f99c 	bl	889c <prvWriteBytesToBuffer>
    8564:	6138      	str	r0, [r7, #16]
    8566:	e001      	b.n	856c <prvWriteMessageToBuffer+0x70>
	}
	else
	{
		xReturn = 0;
    8568:	2300      	movs	r3, #0
    856a:	613b      	str	r3, [r7, #16]
	}

	return xReturn;
    856c:	693b      	ldr	r3, [r7, #16]
}
    856e:	4618      	mov	r0, r3
    8570:	3718      	adds	r7, #24
    8572:	46bd      	mov	sp, r7
    8574:	bd80      	pop	{r7, pc}

00008576 <xStreamBufferReceive>:

size_t xStreamBufferReceive( StreamBufferHandle_t xStreamBuffer,
							 void *pvRxData,
							 size_t xBufferLengthBytes,
							 TickType_t xTicksToWait )
{
    8576:	b580      	push	{r7, lr}
    8578:	b08a      	sub	sp, #40	; 0x28
    857a:	af02      	add	r7, sp, #8
    857c:	60f8      	str	r0, [r7, #12]
    857e:	60b9      	str	r1, [r7, #8]
    8580:	607a      	str	r2, [r7, #4]
    8582:	603b      	str	r3, [r7, #0]
StreamBuffer_t * const pxStreamBuffer = ( StreamBuffer_t * ) xStreamBuffer; /*lint !e9087 !e9079 Safe cast as StreamBufferHandle_t is opaque Streambuffer_t. */
    8584:	68fb      	ldr	r3, [r7, #12]
    8586:	613b      	str	r3, [r7, #16]
size_t xReceivedLength = 0, xBytesAvailable, xBytesToStoreMessageLength;
    8588:	2300      	movs	r3, #0
    858a:	61fb      	str	r3, [r7, #28]
	/* This receive function is used by both message buffers, which store
	discrete messages, and stream buffers, which store a continuous stream of
	bytes.  Discrete messages include an additional
	sbBYTES_TO_STORE_MESSAGE_LENGTH bytes that hold the length of the
	message. */
	if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
    858c:	693b      	ldr	r3, [r7, #16]
    858e:	7f1b      	ldrb	r3, [r3, #28]
    8590:	f003 0301 	and.w	r3, r3, #1
    8594:	2b00      	cmp	r3, #0
    8596:	d002      	beq.n	859e <xStreamBufferReceive+0x28>
	{
		xBytesToStoreMessageLength = sbBYTES_TO_STORE_MESSAGE_LENGTH;
    8598:	2304      	movs	r3, #4
    859a:	617b      	str	r3, [r7, #20]
    859c:	e001      	b.n	85a2 <xStreamBufferReceive+0x2c>
	}
	else
	{
		xBytesToStoreMessageLength = 0;
    859e:	2300      	movs	r3, #0
    85a0:	617b      	str	r3, [r7, #20]
	}

	if( xTicksToWait != ( TickType_t ) 0 )
    85a2:	683b      	ldr	r3, [r7, #0]
    85a4:	2b00      	cmp	r3, #0
    85a6:	d026      	beq.n	85f6 <xStreamBufferReceive+0x80>
	{
		/* Checking if there is data and clearing the notification state must be
		performed atomically. */
		taskENTER_CRITICAL();
    85a8:	f000 fada 	bl	8b60 <vPortEnterCritical>
		{
			xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
    85ac:	6938      	ldr	r0, [r7, #16]
    85ae:	f000 f9ff 	bl	89b0 <prvBytesInBuffer>
    85b2:	61b8      	str	r0, [r7, #24]
			/* If this function was invoked by a message buffer read then
			xBytesToStoreMessageLength holds the number of bytes used to hold
			the length of the next discrete message.  If this function was
			invoked by a stream buffer read then xBytesToStoreMessageLength will
			be 0. */
			if( xBytesAvailable <= xBytesToStoreMessageLength )
    85b4:	69ba      	ldr	r2, [r7, #24]
    85b6:	697b      	ldr	r3, [r7, #20]
    85b8:	429a      	cmp	r2, r3
    85ba:	d807      	bhi.n	85cc <xStreamBufferReceive+0x56>
			{
				/* Clear notification state as going to wait for data. */
				( void ) xTaskNotifyStateClear( NULL );
    85bc:	2000      	movs	r0, #0
    85be:	f7ff fd81 	bl	80c4 <xTaskNotifyStateClear>

				/* Should only be one reader. */
				configASSERT( pxStreamBuffer->xTaskWaitingToReceive == NULL );
				pxStreamBuffer->xTaskWaitingToReceive = xTaskGetCurrentTaskHandle();
    85c2:	f7ff f997 	bl	78f4 <xTaskGetCurrentTaskHandle>
    85c6:	4602      	mov	r2, r0
    85c8:	693b      	ldr	r3, [r7, #16]
    85ca:	611a      	str	r2, [r3, #16]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    85cc:	f000 fae2 	bl	8b94 <vPortExitCritical>

		if( xBytesAvailable <= xBytesToStoreMessageLength )
    85d0:	69ba      	ldr	r2, [r7, #24]
    85d2:	697b      	ldr	r3, [r7, #20]
    85d4:	429a      	cmp	r2, r3
    85d6:	d812      	bhi.n	85fe <xStreamBufferReceive+0x88>
		{
			/* Wait for data to be available. */
			traceBLOCKING_ON_STREAM_BUFFER_RECEIVE( xStreamBuffer );
			( void ) xTaskNotifyWait( ( uint32_t ) 0, UINT32_MAX, NULL, xTicksToWait );
    85d8:	683b      	ldr	r3, [r7, #0]
    85da:	2200      	movs	r2, #0
    85dc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    85e0:	2000      	movs	r0, #0
    85e2:	f7ff fb71 	bl	7cc8 <xTaskNotifyWait>
			pxStreamBuffer->xTaskWaitingToReceive = NULL;
    85e6:	693b      	ldr	r3, [r7, #16]
    85e8:	2200      	movs	r2, #0
    85ea:	611a      	str	r2, [r3, #16]

			/* Recheck the data available after blocking. */
			xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
    85ec:	6938      	ldr	r0, [r7, #16]
    85ee:	f000 f9df 	bl	89b0 <prvBytesInBuffer>
    85f2:	61b8      	str	r0, [r7, #24]
    85f4:	e003      	b.n	85fe <xStreamBufferReceive+0x88>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
    85f6:	6938      	ldr	r0, [r7, #16]
    85f8:	f000 f9da 	bl	89b0 <prvBytesInBuffer>
    85fc:	61b8      	str	r0, [r7, #24]
	/* Whether receiving a discrete message (where xBytesToStoreMessageLength
	holds the number of bytes used to store the message length) or a stream of
	bytes (where xBytesToStoreMessageLength is zero), the number of bytes
	available must be greater than xBytesToStoreMessageLength to be able to
	read bytes from the buffer. */
	if( xBytesAvailable > xBytesToStoreMessageLength )
    85fe:	69ba      	ldr	r2, [r7, #24]
    8600:	697b      	ldr	r3, [r7, #20]
    8602:	429a      	cmp	r2, r3
    8604:	d91d      	bls.n	8642 <xStreamBufferReceive+0xcc>
	{
		xReceivedLength = prvReadMessageFromBuffer( pxStreamBuffer, pvRxData, xBufferLengthBytes, xBytesAvailable, xBytesToStoreMessageLength );
    8606:	697b      	ldr	r3, [r7, #20]
    8608:	9300      	str	r3, [sp, #0]
    860a:	69bb      	ldr	r3, [r7, #24]
    860c:	687a      	ldr	r2, [r7, #4]
    860e:	68b9      	ldr	r1, [r7, #8]
    8610:	6938      	ldr	r0, [r7, #16]
    8612:	f000 f86e 	bl	86f2 <prvReadMessageFromBuffer>
    8616:	61f8      	str	r0, [r7, #28]

		/* Was a task waiting for space in the buffer? */
		if( xReceivedLength != ( size_t ) 0 )
    8618:	69fb      	ldr	r3, [r7, #28]
    861a:	2b00      	cmp	r3, #0
    861c:	d011      	beq.n	8642 <xStreamBufferReceive+0xcc>
		{
			traceSTREAM_BUFFER_RECEIVE( xStreamBuffer, xReceivedLength );
			sbRECEIVE_COMPLETED( pxStreamBuffer );
    861e:	f7fe fd8f 	bl	7140 <vTaskSuspendAll>
    8622:	693b      	ldr	r3, [r7, #16]
    8624:	695b      	ldr	r3, [r3, #20]
    8626:	2b00      	cmp	r3, #0
    8628:	d009      	beq.n	863e <xStreamBufferReceive+0xc8>
    862a:	693b      	ldr	r3, [r7, #16]
    862c:	6958      	ldr	r0, [r3, #20]
    862e:	2300      	movs	r3, #0
    8630:	2200      	movs	r2, #0
    8632:	2100      	movs	r1, #0
    8634:	f7ff fba2 	bl	7d7c <xTaskGenericNotify>
    8638:	693b      	ldr	r3, [r7, #16]
    863a:	2200      	movs	r2, #0
    863c:	615a      	str	r2, [r3, #20]
    863e:	f7fe fd8d 	bl	715c <xTaskResumeAll>
	{
		traceSTREAM_BUFFER_RECEIVE_FAILED( xStreamBuffer );
		mtCOVERAGE_TEST_MARKER();
	}

	return xReceivedLength;
    8642:	69fb      	ldr	r3, [r7, #28]
}
    8644:	4618      	mov	r0, r3
    8646:	3720      	adds	r7, #32
    8648:	46bd      	mov	sp, r7
    864a:	bd80      	pop	{r7, pc}

0000864c <xStreamBufferReceiveFromISR>:

size_t xStreamBufferReceiveFromISR( StreamBufferHandle_t xStreamBuffer,
									void *pvRxData,
									size_t xBufferLengthBytes,
									BaseType_t * const pxHigherPriorityTaskWoken )
{
    864c:	b580      	push	{r7, lr}
    864e:	b08e      	sub	sp, #56	; 0x38
    8650:	af02      	add	r7, sp, #8
    8652:	60f8      	str	r0, [r7, #12]
    8654:	60b9      	str	r1, [r7, #8]
    8656:	607a      	str	r2, [r7, #4]
    8658:	603b      	str	r3, [r7, #0]
StreamBuffer_t * const pxStreamBuffer = ( StreamBuffer_t * ) xStreamBuffer; /*lint !e9087 !e9079 Safe cast as StreamBufferHandle_t is opaque Streambuffer_t. */
    865a:	68fb      	ldr	r3, [r7, #12]
    865c:	627b      	str	r3, [r7, #36]	; 0x24
size_t xReceivedLength = 0, xBytesAvailable, xBytesToStoreMessageLength;
    865e:	2300      	movs	r3, #0
    8660:	62fb      	str	r3, [r7, #44]	; 0x2c
	/* This receive function is used by both message buffers, which store
	discrete messages, and stream buffers, which store a continuous stream of
	bytes.  Discrete messages include an additional
	sbBYTES_TO_STORE_MESSAGE_LENGTH bytes that hold the length of the
	message. */
	if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
    8662:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    8664:	7f1b      	ldrb	r3, [r3, #28]
    8666:	f003 0301 	and.w	r3, r3, #1
    866a:	2b00      	cmp	r3, #0
    866c:	d002      	beq.n	8674 <xStreamBufferReceiveFromISR+0x28>
	{
		xBytesToStoreMessageLength = sbBYTES_TO_STORE_MESSAGE_LENGTH;
    866e:	2304      	movs	r3, #4
    8670:	62bb      	str	r3, [r7, #40]	; 0x28
    8672:	e001      	b.n	8678 <xStreamBufferReceiveFromISR+0x2c>
	}
	else
	{
		xBytesToStoreMessageLength = 0;
    8674:	2300      	movs	r3, #0
    8676:	62bb      	str	r3, [r7, #40]	; 0x28
	}

	xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
    8678:	6a78      	ldr	r0, [r7, #36]	; 0x24
    867a:	f000 f999 	bl	89b0 <prvBytesInBuffer>
    867e:	6238      	str	r0, [r7, #32]
	/* Whether receiving a discrete message (where xBytesToStoreMessageLength
	holds the number of bytes used to store the message length) or a stream of
	bytes (where xBytesToStoreMessageLength is zero), the number of bytes
	available must be greater than xBytesToStoreMessageLength to be able to
	read bytes from the buffer. */
	if( xBytesAvailable > xBytesToStoreMessageLength )
    8680:	6a3a      	ldr	r2, [r7, #32]
    8682:	6abb      	ldr	r3, [r7, #40]	; 0x28
    8684:	429a      	cmp	r2, r3
    8686:	d92f      	bls.n	86e8 <xStreamBufferReceiveFromISR+0x9c>
	{
		xReceivedLength = prvReadMessageFromBuffer( pxStreamBuffer, pvRxData, xBufferLengthBytes, xBytesAvailable, xBytesToStoreMessageLength );
    8688:	6abb      	ldr	r3, [r7, #40]	; 0x28
    868a:	9300      	str	r3, [sp, #0]
    868c:	6a3b      	ldr	r3, [r7, #32]
    868e:	687a      	ldr	r2, [r7, #4]
    8690:	68b9      	ldr	r1, [r7, #8]
    8692:	6a78      	ldr	r0, [r7, #36]	; 0x24
    8694:	f000 f82d 	bl	86f2 <prvReadMessageFromBuffer>
    8698:	62f8      	str	r0, [r7, #44]	; 0x2c

		/* Was a task waiting for space in the buffer? */
		if( xReceivedLength != ( size_t ) 0 )
    869a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    869c:	2b00      	cmp	r3, #0
    869e:	d023      	beq.n	86e8 <xStreamBufferReceiveFromISR+0x9c>
	__asm volatile
    86a0:	f3ef 8211 	mrs	r2, BASEPRI
    86a4:	f04f 03bf 	mov.w	r3, #191	; 0xbf
    86a8:	f383 8811 	msr	BASEPRI, r3
    86ac:	f3bf 8f6f 	isb	sy
    86b0:	f3bf 8f4f 	dsb	sy
    86b4:	61ba      	str	r2, [r7, #24]
    86b6:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
    86b8:	69bb      	ldr	r3, [r7, #24]
		{
			sbRECEIVE_COMPLETED_FROM_ISR( pxStreamBuffer, pxHigherPriorityTaskWoken );
    86ba:	61fb      	str	r3, [r7, #28]
    86bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    86be:	695b      	ldr	r3, [r3, #20]
    86c0:	2b00      	cmp	r3, #0
    86c2:	d00b      	beq.n	86dc <xStreamBufferReceiveFromISR+0x90>
    86c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    86c6:	6958      	ldr	r0, [r3, #20]
    86c8:	683b      	ldr	r3, [r7, #0]
    86ca:	9300      	str	r3, [sp, #0]
    86cc:	2300      	movs	r3, #0
    86ce:	2200      	movs	r2, #0
    86d0:	2100      	movs	r1, #0
    86d2:	f7ff fbd9 	bl	7e88 <xTaskGenericNotifyFromISR>
    86d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    86d8:	2200      	movs	r2, #0
    86da:	615a      	str	r2, [r3, #20]
    86dc:	69fb      	ldr	r3, [r7, #28]
    86de:	613b      	str	r3, [r7, #16]
	__asm volatile
    86e0:	693b      	ldr	r3, [r7, #16]
    86e2:	f383 8811 	msr	BASEPRI, r3
}
    86e6:	bf00      	nop
		mtCOVERAGE_TEST_MARKER();
	}

	traceSTREAM_BUFFER_RECEIVE_FROM_ISR( xStreamBuffer, xReceivedLength );

	return xReceivedLength;
    86e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
    86ea:	4618      	mov	r0, r3
    86ec:	3730      	adds	r7, #48	; 0x30
    86ee:	46bd      	mov	sp, r7
    86f0:	bd80      	pop	{r7, pc}

000086f2 <prvReadMessageFromBuffer>:
static size_t prvReadMessageFromBuffer( StreamBuffer_t *pxStreamBuffer,
										void *pvRxData,
										size_t xBufferLengthBytes,
										size_t xBytesAvailable,
										size_t xBytesToStoreMessageLength )
{
    86f2:	b580      	push	{r7, lr}
    86f4:	b088      	sub	sp, #32
    86f6:	af00      	add	r7, sp, #0
    86f8:	60f8      	str	r0, [r7, #12]
    86fa:	60b9      	str	r1, [r7, #8]
    86fc:	607a      	str	r2, [r7, #4]
    86fe:	603b      	str	r3, [r7, #0]
size_t xOriginalTail, xReceivedLength, xNextMessageLength;

	if( xBytesToStoreMessageLength != ( size_t ) 0 )
    8700:	6abb      	ldr	r3, [r7, #40]	; 0x28
    8702:	2b00      	cmp	r3, #0
    8704:	d017      	beq.n	8736 <prvReadMessageFromBuffer+0x44>
	{
		/* A discrete message is being received.  First receive the length
		of the message.  A copy of the tail is stored so the buffer can be
		returned to its prior state if the length of the message is too
		large for the provided buffer. */
		xOriginalTail = pxStreamBuffer->xTail;
    8706:	68fb      	ldr	r3, [r7, #12]
    8708:	681b      	ldr	r3, [r3, #0]
    870a:	61fb      	str	r3, [r7, #28]
		( void ) prvReadBytesFromBuffer( pxStreamBuffer, ( uint8_t * ) &xNextMessageLength, xBytesToStoreMessageLength, xBytesAvailable );
    870c:	f107 0114 	add.w	r1, r7, #20
    8710:	683b      	ldr	r3, [r7, #0]
    8712:	6aba      	ldr	r2, [r7, #40]	; 0x28
    8714:	68f8      	ldr	r0, [r7, #12]
    8716:	f000 f901 	bl	891c <prvReadBytesFromBuffer>

		/* Reduce the number of bytes available by the number of bytes just
		read out. */
		xBytesAvailable -= xBytesToStoreMessageLength;
    871a:	683a      	ldr	r2, [r7, #0]
    871c:	6abb      	ldr	r3, [r7, #40]	; 0x28
    871e:	1ad3      	subs	r3, r2, r3
    8720:	603b      	str	r3, [r7, #0]

		/* Check there is enough space in the buffer provided by the
		user. */
		if( xNextMessageLength > xBufferLengthBytes )
    8722:	697b      	ldr	r3, [r7, #20]
    8724:	687a      	ldr	r2, [r7, #4]
    8726:	429a      	cmp	r2, r3
    8728:	d207      	bcs.n	873a <prvReadMessageFromBuffer+0x48>
		{
			/* The user has provided insufficient space to read the message
			so return the buffer to its previous state (so the length of
			the message is in the buffer again). */
			pxStreamBuffer->xTail = xOriginalTail;
    872a:	68fb      	ldr	r3, [r7, #12]
    872c:	69fa      	ldr	r2, [r7, #28]
    872e:	601a      	str	r2, [r3, #0]
			xNextMessageLength = 0;
    8730:	2300      	movs	r3, #0
    8732:	617b      	str	r3, [r7, #20]
    8734:	e001      	b.n	873a <prvReadMessageFromBuffer+0x48>
	}
	else
	{
		/* A stream of bytes is being received (as opposed to a discrete
		message), so read as many bytes as possible. */
		xNextMessageLength = xBufferLengthBytes;
    8736:	687b      	ldr	r3, [r7, #4]
    8738:	617b      	str	r3, [r7, #20]
	}

	/* Read the actual data. */
	xReceivedLength = prvReadBytesFromBuffer( pxStreamBuffer, ( uint8_t * ) pvRxData, xNextMessageLength, xBytesAvailable ); /*lint !e9079 Data storage area is implemented as uint8_t array for ease of sizing, indexing and alignment. */
    873a:	697a      	ldr	r2, [r7, #20]
    873c:	683b      	ldr	r3, [r7, #0]
    873e:	68b9      	ldr	r1, [r7, #8]
    8740:	68f8      	ldr	r0, [r7, #12]
    8742:	f000 f8eb 	bl	891c <prvReadBytesFromBuffer>
    8746:	61b8      	str	r0, [r7, #24]

	return xReceivedLength;
    8748:	69bb      	ldr	r3, [r7, #24]
}
    874a:	4618      	mov	r0, r3
    874c:	3720      	adds	r7, #32
    874e:	46bd      	mov	sp, r7
    8750:	bd80      	pop	{r7, pc}

00008752 <xStreamBufferIsEmpty>:
/*-----------------------------------------------------------*/

BaseType_t xStreamBufferIsEmpty( StreamBufferHandle_t xStreamBuffer )
{
    8752:	b480      	push	{r7}
    8754:	b087      	sub	sp, #28
    8756:	af00      	add	r7, sp, #0
    8758:	6078      	str	r0, [r7, #4]
const StreamBuffer_t * const pxStreamBuffer = ( StreamBuffer_t * ) xStreamBuffer; /*lint !e9087 !e9079 Safe cast as StreamBufferHandle_t is opaque Streambuffer_t. */
    875a:	687b      	ldr	r3, [r7, #4]
    875c:	613b      	str	r3, [r7, #16]
size_t xTail;

	configASSERT( pxStreamBuffer );

	/* True if no bytes are available. */
	xTail = pxStreamBuffer->xTail;
    875e:	693b      	ldr	r3, [r7, #16]
    8760:	681b      	ldr	r3, [r3, #0]
    8762:	60fb      	str	r3, [r7, #12]
	if( pxStreamBuffer->xHead == xTail )
    8764:	693b      	ldr	r3, [r7, #16]
    8766:	685b      	ldr	r3, [r3, #4]
    8768:	68fa      	ldr	r2, [r7, #12]
    876a:	429a      	cmp	r2, r3
    876c:	d102      	bne.n	8774 <xStreamBufferIsEmpty+0x22>
	{
		xReturn = pdTRUE;
    876e:	2301      	movs	r3, #1
    8770:	617b      	str	r3, [r7, #20]
    8772:	e001      	b.n	8778 <xStreamBufferIsEmpty+0x26>
	}
	else
	{
		xReturn = pdFALSE;
    8774:	2300      	movs	r3, #0
    8776:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
    8778:	697b      	ldr	r3, [r7, #20]
}
    877a:	4618      	mov	r0, r3
    877c:	371c      	adds	r7, #28
    877e:	46bd      	mov	sp, r7
    8780:	bc80      	pop	{r7}
    8782:	4770      	bx	lr

00008784 <xStreamBufferIsFull>:
/*-----------------------------------------------------------*/

BaseType_t xStreamBufferIsFull( StreamBufferHandle_t xStreamBuffer )
{
    8784:	b580      	push	{r7, lr}
    8786:	b086      	sub	sp, #24
    8788:	af00      	add	r7, sp, #0
    878a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;
size_t xBytesToStoreMessageLength;
const StreamBuffer_t * const pxStreamBuffer = ( StreamBuffer_t * ) xStreamBuffer; /*lint !e9087 !e9079 Safe cast as StreamBufferHandle_t is opaque Streambuffer_t. */
    878c:	687b      	ldr	r3, [r7, #4]
    878e:	60fb      	str	r3, [r7, #12]

	/* This generic version of the receive function is used by both message
	buffers, which store discrete messages, and stream buffers, which store a
	continuous stream of bytes.  Discrete messages include an additional
	sbBYTES_TO_STORE_MESSAGE_LENGTH bytes that hold the length of the message. */
	if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
    8790:	68fb      	ldr	r3, [r7, #12]
    8792:	7f1b      	ldrb	r3, [r3, #28]
    8794:	f003 0301 	and.w	r3, r3, #1
    8798:	2b00      	cmp	r3, #0
    879a:	d002      	beq.n	87a2 <xStreamBufferIsFull+0x1e>
	{
		xBytesToStoreMessageLength = sbBYTES_TO_STORE_MESSAGE_LENGTH;
    879c:	2304      	movs	r3, #4
    879e:	613b      	str	r3, [r7, #16]
    87a0:	e001      	b.n	87a6 <xStreamBufferIsFull+0x22>
	}
	else
	{
		xBytesToStoreMessageLength = 0;
    87a2:	2300      	movs	r3, #0
    87a4:	613b      	str	r3, [r7, #16]
	}

	/* True if the available space equals zero. */
	if( xStreamBufferSpacesAvailable( xStreamBuffer ) <= xBytesToStoreMessageLength )
    87a6:	6878      	ldr	r0, [r7, #4]
    87a8:	f7ff fda4 	bl	82f4 <xStreamBufferSpacesAvailable>
    87ac:	4602      	mov	r2, r0
    87ae:	693b      	ldr	r3, [r7, #16]
    87b0:	4293      	cmp	r3, r2
    87b2:	d302      	bcc.n	87ba <xStreamBufferIsFull+0x36>
	{
		xReturn = pdTRUE;
    87b4:	2301      	movs	r3, #1
    87b6:	617b      	str	r3, [r7, #20]
    87b8:	e001      	b.n	87be <xStreamBufferIsFull+0x3a>
	}
	else
	{
		xReturn = pdFALSE;
    87ba:	2300      	movs	r3, #0
    87bc:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
    87be:	697b      	ldr	r3, [r7, #20]
}
    87c0:	4618      	mov	r0, r3
    87c2:	3718      	adds	r7, #24
    87c4:	46bd      	mov	sp, r7
    87c6:	bd80      	pop	{r7, pc}

000087c8 <xStreamBufferSendCompletedFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xStreamBufferSendCompletedFromISR( StreamBufferHandle_t xStreamBuffer, BaseType_t *pxHigherPriorityTaskWoken )
{
    87c8:	b580      	push	{r7, lr}
    87ca:	b08a      	sub	sp, #40	; 0x28
    87cc:	af02      	add	r7, sp, #8
    87ce:	6078      	str	r0, [r7, #4]
    87d0:	6039      	str	r1, [r7, #0]
StreamBuffer_t * const pxStreamBuffer = ( StreamBuffer_t * ) xStreamBuffer; /*lint !e9087 !e9079 Safe cast as StreamBufferHandle_t is opaque Streambuffer_t. */
    87d2:	687b      	ldr	r3, [r7, #4]
    87d4:	61bb      	str	r3, [r7, #24]
	__asm volatile
    87d6:	f3ef 8211 	mrs	r2, BASEPRI
    87da:	f04f 03bf 	mov.w	r3, #191	; 0xbf
    87de:	f383 8811 	msr	BASEPRI, r3
    87e2:	f3bf 8f6f 	isb	sy
    87e6:	f3bf 8f4f 	dsb	sy
    87ea:	613a      	str	r2, [r7, #16]
    87ec:	60fb      	str	r3, [r7, #12]
	return ulOriginalBASEPRI;
    87ee:	693b      	ldr	r3, [r7, #16]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;

	configASSERT( pxStreamBuffer );

	uxSavedInterruptStatus = ( UBaseType_t ) portSET_INTERRUPT_MASK_FROM_ISR();
    87f0:	617b      	str	r3, [r7, #20]
	{
		if( ( pxStreamBuffer )->xTaskWaitingToReceive != NULL )
    87f2:	69bb      	ldr	r3, [r7, #24]
    87f4:	691b      	ldr	r3, [r3, #16]
    87f6:	2b00      	cmp	r3, #0
    87f8:	d00e      	beq.n	8818 <xStreamBufferSendCompletedFromISR+0x50>
		{
			( void ) xTaskNotifyFromISR( ( pxStreamBuffer )->xTaskWaitingToReceive,
    87fa:	69bb      	ldr	r3, [r7, #24]
    87fc:	6918      	ldr	r0, [r3, #16]
    87fe:	683b      	ldr	r3, [r7, #0]
    8800:	9300      	str	r3, [sp, #0]
    8802:	2300      	movs	r3, #0
    8804:	2200      	movs	r2, #0
    8806:	2100      	movs	r1, #0
    8808:	f7ff fb3e 	bl	7e88 <xTaskGenericNotifyFromISR>
										 ( uint32_t ) 0,
										 eNoAction,
										 pxHigherPriorityTaskWoken );
			( pxStreamBuffer )->xTaskWaitingToReceive = NULL;
    880c:	69bb      	ldr	r3, [r7, #24]
    880e:	2200      	movs	r2, #0
    8810:	611a      	str	r2, [r3, #16]
			xReturn = pdTRUE;
    8812:	2301      	movs	r3, #1
    8814:	61fb      	str	r3, [r7, #28]
    8816:	e001      	b.n	881c <xStreamBufferSendCompletedFromISR+0x54>
		}
		else
		{
			xReturn = pdFALSE;
    8818:	2300      	movs	r3, #0
    881a:	61fb      	str	r3, [r7, #28]
    881c:	697b      	ldr	r3, [r7, #20]
    881e:	60bb      	str	r3, [r7, #8]
	__asm volatile
    8820:	68bb      	ldr	r3, [r7, #8]
    8822:	f383 8811 	msr	BASEPRI, r3
}
    8826:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    8828:	69fb      	ldr	r3, [r7, #28]
}
    882a:	4618      	mov	r0, r3
    882c:	3720      	adds	r7, #32
    882e:	46bd      	mov	sp, r7
    8830:	bd80      	pop	{r7, pc}

00008832 <xStreamBufferReceiveCompletedFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xStreamBufferReceiveCompletedFromISR( StreamBufferHandle_t xStreamBuffer, BaseType_t *pxHigherPriorityTaskWoken )
{
    8832:	b580      	push	{r7, lr}
    8834:	b08a      	sub	sp, #40	; 0x28
    8836:	af02      	add	r7, sp, #8
    8838:	6078      	str	r0, [r7, #4]
    883a:	6039      	str	r1, [r7, #0]
StreamBuffer_t * const pxStreamBuffer = ( StreamBuffer_t * ) xStreamBuffer; /*lint !e9087 !e9079 Safe cast as StreamBufferHandle_t is opaque Streambuffer_t. */
    883c:	687b      	ldr	r3, [r7, #4]
    883e:	61bb      	str	r3, [r7, #24]
	__asm volatile
    8840:	f3ef 8211 	mrs	r2, BASEPRI
    8844:	f04f 03bf 	mov.w	r3, #191	; 0xbf
    8848:	f383 8811 	msr	BASEPRI, r3
    884c:	f3bf 8f6f 	isb	sy
    8850:	f3bf 8f4f 	dsb	sy
    8854:	613a      	str	r2, [r7, #16]
    8856:	60fb      	str	r3, [r7, #12]
	return ulOriginalBASEPRI;
    8858:	693b      	ldr	r3, [r7, #16]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;

	configASSERT( pxStreamBuffer );

	uxSavedInterruptStatus = ( UBaseType_t ) portSET_INTERRUPT_MASK_FROM_ISR();
    885a:	617b      	str	r3, [r7, #20]
	{
		if( ( pxStreamBuffer )->xTaskWaitingToSend != NULL )
    885c:	69bb      	ldr	r3, [r7, #24]
    885e:	695b      	ldr	r3, [r3, #20]
    8860:	2b00      	cmp	r3, #0
    8862:	d00e      	beq.n	8882 <xStreamBufferReceiveCompletedFromISR+0x50>
		{
			( void ) xTaskNotifyFromISR( ( pxStreamBuffer )->xTaskWaitingToSend,
    8864:	69bb      	ldr	r3, [r7, #24]
    8866:	6958      	ldr	r0, [r3, #20]
    8868:	683b      	ldr	r3, [r7, #0]
    886a:	9300      	str	r3, [sp, #0]
    886c:	2300      	movs	r3, #0
    886e:	2200      	movs	r2, #0
    8870:	2100      	movs	r1, #0
    8872:	f7ff fb09 	bl	7e88 <xTaskGenericNotifyFromISR>
										 ( uint32_t ) 0,
										 eNoAction,
										 pxHigherPriorityTaskWoken );
			( pxStreamBuffer )->xTaskWaitingToSend = NULL;
    8876:	69bb      	ldr	r3, [r7, #24]
    8878:	2200      	movs	r2, #0
    887a:	615a      	str	r2, [r3, #20]
			xReturn = pdTRUE;
    887c:	2301      	movs	r3, #1
    887e:	61fb      	str	r3, [r7, #28]
    8880:	e001      	b.n	8886 <xStreamBufferReceiveCompletedFromISR+0x54>
		}
		else
		{
			xReturn = pdFALSE;
    8882:	2300      	movs	r3, #0
    8884:	61fb      	str	r3, [r7, #28]
    8886:	697b      	ldr	r3, [r7, #20]
    8888:	60bb      	str	r3, [r7, #8]
	__asm volatile
    888a:	68bb      	ldr	r3, [r7, #8]
    888c:	f383 8811 	msr	BASEPRI, r3
}
    8890:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    8892:	69fb      	ldr	r3, [r7, #28]
}
    8894:	4618      	mov	r0, r3
    8896:	3720      	adds	r7, #32
    8898:	46bd      	mov	sp, r7
    889a:	bd80      	pop	{r7, pc}

0000889c <prvWriteBytesToBuffer>:
/*-----------------------------------------------------------*/

static size_t prvWriteBytesToBuffer( StreamBuffer_t * const pxStreamBuffer, const uint8_t *pucData, size_t xCount )
{
    889c:	b580      	push	{r7, lr}
    889e:	b086      	sub	sp, #24
    88a0:	af00      	add	r7, sp, #0
    88a2:	60f8      	str	r0, [r7, #12]
    88a4:	60b9      	str	r1, [r7, #8]
    88a6:	607a      	str	r2, [r7, #4]
size_t xNextHead, xFirstLength;

	configASSERT( xCount > ( size_t ) 0 );

	xNextHead = pxStreamBuffer->xHead;
    88a8:	68fb      	ldr	r3, [r7, #12]
    88aa:	685b      	ldr	r3, [r3, #4]
    88ac:	617b      	str	r3, [r7, #20]

	/* Calculate the number of bytes that can be added in the first write -
	which may be less than the total number of bytes that need to be added if
	the buffer will wrap back to the beginning. */
	xFirstLength = configMIN( pxStreamBuffer->xLength - xNextHead, xCount );
    88ae:	68fb      	ldr	r3, [r7, #12]
    88b0:	689a      	ldr	r2, [r3, #8]
    88b2:	697b      	ldr	r3, [r7, #20]
    88b4:	1ad3      	subs	r3, r2, r3
    88b6:	687a      	ldr	r2, [r7, #4]
    88b8:	4293      	cmp	r3, r2
    88ba:	bf28      	it	cs
    88bc:	4613      	movcs	r3, r2
    88be:	613b      	str	r3, [r7, #16]

	/* Write as many bytes as can be written in the first write. */
	configASSERT( ( xNextHead + xFirstLength ) <= pxStreamBuffer->xLength );
	memcpy( ( void* ) ( &( pxStreamBuffer->pucBuffer[ xNextHead ] ) ), ( const void * ) pucData, xFirstLength ); /*lint !e9087 memcpy() requires void *. */
    88c0:	68fb      	ldr	r3, [r7, #12]
    88c2:	699a      	ldr	r2, [r3, #24]
    88c4:	697b      	ldr	r3, [r7, #20]
    88c6:	4413      	add	r3, r2
    88c8:	693a      	ldr	r2, [r7, #16]
    88ca:	68b9      	ldr	r1, [r7, #8]
    88cc:	4618      	mov	r0, r3
    88ce:	f000 f9e1 	bl	8c94 <memcpy>

	/* If the number of bytes written was less than the number that could be
	written in the first write... */
	if( xCount > xFirstLength )
    88d2:	687a      	ldr	r2, [r7, #4]
    88d4:	693b      	ldr	r3, [r7, #16]
    88d6:	429a      	cmp	r2, r3
    88d8:	d90a      	bls.n	88f0 <prvWriteBytesToBuffer+0x54>
	{
		/* ...then write the remaining bytes to the start of the buffer. */
		configASSERT( ( xCount - xFirstLength ) <= pxStreamBuffer->xLength );
		memcpy( ( void * ) pxStreamBuffer->pucBuffer, ( const void * ) &( pucData[ xFirstLength ] ), xCount - xFirstLength ); /*lint !e9087 memcpy() requires void *. */
    88da:	68fb      	ldr	r3, [r7, #12]
    88dc:	6998      	ldr	r0, [r3, #24]
    88de:	68ba      	ldr	r2, [r7, #8]
    88e0:	693b      	ldr	r3, [r7, #16]
    88e2:	18d1      	adds	r1, r2, r3
    88e4:	687a      	ldr	r2, [r7, #4]
    88e6:	693b      	ldr	r3, [r7, #16]
    88e8:	1ad3      	subs	r3, r2, r3
    88ea:	461a      	mov	r2, r3
    88ec:	f000 f9d2 	bl	8c94 <memcpy>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	xNextHead += xCount;
    88f0:	697a      	ldr	r2, [r7, #20]
    88f2:	687b      	ldr	r3, [r7, #4]
    88f4:	4413      	add	r3, r2
    88f6:	617b      	str	r3, [r7, #20]
	if( xNextHead >= pxStreamBuffer->xLength )
    88f8:	68fb      	ldr	r3, [r7, #12]
    88fa:	689b      	ldr	r3, [r3, #8]
    88fc:	697a      	ldr	r2, [r7, #20]
    88fe:	429a      	cmp	r2, r3
    8900:	d304      	bcc.n	890c <prvWriteBytesToBuffer+0x70>
	{
		xNextHead -= pxStreamBuffer->xLength;
    8902:	68fb      	ldr	r3, [r7, #12]
    8904:	689b      	ldr	r3, [r3, #8]
    8906:	697a      	ldr	r2, [r7, #20]
    8908:	1ad3      	subs	r3, r2, r3
    890a:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxStreamBuffer->xHead = xNextHead;
    890c:	68fb      	ldr	r3, [r7, #12]
    890e:	697a      	ldr	r2, [r7, #20]
    8910:	605a      	str	r2, [r3, #4]

	return xCount;
    8912:	687b      	ldr	r3, [r7, #4]
}
    8914:	4618      	mov	r0, r3
    8916:	3718      	adds	r7, #24
    8918:	46bd      	mov	sp, r7
    891a:	bd80      	pop	{r7, pc}

0000891c <prvReadBytesFromBuffer>:
/*-----------------------------------------------------------*/

static size_t prvReadBytesFromBuffer( StreamBuffer_t *pxStreamBuffer, uint8_t *pucData, size_t xMaxCount, size_t xBytesAvailable )
{
    891c:	b580      	push	{r7, lr}
    891e:	b088      	sub	sp, #32
    8920:	af00      	add	r7, sp, #0
    8922:	60f8      	str	r0, [r7, #12]
    8924:	60b9      	str	r1, [r7, #8]
    8926:	607a      	str	r2, [r7, #4]
    8928:	603b      	str	r3, [r7, #0]
size_t xCount, xFirstLength, xNextTail;

	/* Use the minimum of the wanted bytes and the available bytes. */
	xCount = configMIN( xBytesAvailable, xMaxCount );
    892a:	687a      	ldr	r2, [r7, #4]
    892c:	683b      	ldr	r3, [r7, #0]
    892e:	4293      	cmp	r3, r2
    8930:	bf28      	it	cs
    8932:	4613      	movcs	r3, r2
    8934:	61bb      	str	r3, [r7, #24]

	if( xCount > ( size_t ) 0 )
    8936:	69bb      	ldr	r3, [r7, #24]
    8938:	2b00      	cmp	r3, #0
    893a:	d034      	beq.n	89a6 <prvReadBytesFromBuffer+0x8a>
	{
		xNextTail = pxStreamBuffer->xTail;
    893c:	68fb      	ldr	r3, [r7, #12]
    893e:	681b      	ldr	r3, [r3, #0]
    8940:	61fb      	str	r3, [r7, #28]

		/* Calculate the number of bytes that can be read - which may be
		less than the number wanted if the data wraps around to the start of
		the buffer. */
		xFirstLength = configMIN( pxStreamBuffer->xLength - xNextTail, xCount );
    8942:	68fb      	ldr	r3, [r7, #12]
    8944:	689a      	ldr	r2, [r3, #8]
    8946:	69fb      	ldr	r3, [r7, #28]
    8948:	1ad3      	subs	r3, r2, r3
    894a:	69ba      	ldr	r2, [r7, #24]
    894c:	4293      	cmp	r3, r2
    894e:	bf28      	it	cs
    8950:	4613      	movcs	r3, r2
    8952:	617b      	str	r3, [r7, #20]

		/* Obtain the number of bytes it is possible to obtain in the first
		read.  Asserts check bounds of read and write. */
		configASSERT( xFirstLength <= xMaxCount );
		configASSERT( ( xNextTail + xFirstLength ) <= pxStreamBuffer->xLength );
		memcpy( ( void * ) pucData, ( const void * ) &( pxStreamBuffer->pucBuffer[ xNextTail ] ), xFirstLength ); /*lint !e9087 memcpy() requires void *. */
    8954:	68fb      	ldr	r3, [r7, #12]
    8956:	699a      	ldr	r2, [r3, #24]
    8958:	69fb      	ldr	r3, [r7, #28]
    895a:	4413      	add	r3, r2
    895c:	697a      	ldr	r2, [r7, #20]
    895e:	4619      	mov	r1, r3
    8960:	68b8      	ldr	r0, [r7, #8]
    8962:	f000 f997 	bl	8c94 <memcpy>

		/* If the total number of wanted bytes is greater than the number
		that could be read in the first read... */
		if( xCount > xFirstLength )
    8966:	69ba      	ldr	r2, [r7, #24]
    8968:	697b      	ldr	r3, [r7, #20]
    896a:	429a      	cmp	r2, r3
    896c:	d90a      	bls.n	8984 <prvReadBytesFromBuffer+0x68>
		{
			/*...then read the remaining bytes from the start of the buffer. */
			configASSERT( xCount <= xMaxCount );
			memcpy( ( void * ) &( pucData[ xFirstLength ] ), ( void * ) ( pxStreamBuffer->pucBuffer ), xCount - xFirstLength ); /*lint !e9087 memcpy() requires void *. */
    896e:	68ba      	ldr	r2, [r7, #8]
    8970:	697b      	ldr	r3, [r7, #20]
    8972:	18d0      	adds	r0, r2, r3
    8974:	68fb      	ldr	r3, [r7, #12]
    8976:	6999      	ldr	r1, [r3, #24]
    8978:	69ba      	ldr	r2, [r7, #24]
    897a:	697b      	ldr	r3, [r7, #20]
    897c:	1ad3      	subs	r3, r2, r3
    897e:	461a      	mov	r2, r3
    8980:	f000 f988 	bl	8c94 <memcpy>
			mtCOVERAGE_TEST_MARKER();
		}

		/* Move the tail pointer to effectively remove the data read from
		the buffer. */
		xNextTail += xCount;
    8984:	69fa      	ldr	r2, [r7, #28]
    8986:	69bb      	ldr	r3, [r7, #24]
    8988:	4413      	add	r3, r2
    898a:	61fb      	str	r3, [r7, #28]

		if( xNextTail >= pxStreamBuffer->xLength )
    898c:	68fb      	ldr	r3, [r7, #12]
    898e:	689b      	ldr	r3, [r3, #8]
    8990:	69fa      	ldr	r2, [r7, #28]
    8992:	429a      	cmp	r2, r3
    8994:	d304      	bcc.n	89a0 <prvReadBytesFromBuffer+0x84>
		{
			xNextTail -= pxStreamBuffer->xLength;
    8996:	68fb      	ldr	r3, [r7, #12]
    8998:	689b      	ldr	r3, [r3, #8]
    899a:	69fa      	ldr	r2, [r7, #28]
    899c:	1ad3      	subs	r3, r2, r3
    899e:	61fb      	str	r3, [r7, #28]
		}

		pxStreamBuffer->xTail = xNextTail;
    89a0:	68fb      	ldr	r3, [r7, #12]
    89a2:	69fa      	ldr	r2, [r7, #28]
    89a4:	601a      	str	r2, [r3, #0]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xCount;
    89a6:	69bb      	ldr	r3, [r7, #24]
}
    89a8:	4618      	mov	r0, r3
    89aa:	3720      	adds	r7, #32
    89ac:	46bd      	mov	sp, r7
    89ae:	bd80      	pop	{r7, pc}

000089b0 <prvBytesInBuffer>:
/*-----------------------------------------------------------*/

static size_t prvBytesInBuffer( const StreamBuffer_t * const pxStreamBuffer )
{
    89b0:	b480      	push	{r7}
    89b2:	b085      	sub	sp, #20
    89b4:	af00      	add	r7, sp, #0
    89b6:	6078      	str	r0, [r7, #4]
/* Returns the distance between xTail and xHead. */
size_t xCount;

	xCount = pxStreamBuffer->xLength + pxStreamBuffer->xHead;
    89b8:	687b      	ldr	r3, [r7, #4]
    89ba:	689a      	ldr	r2, [r3, #8]
    89bc:	687b      	ldr	r3, [r7, #4]
    89be:	685b      	ldr	r3, [r3, #4]
    89c0:	4413      	add	r3, r2
    89c2:	60fb      	str	r3, [r7, #12]
	xCount -= pxStreamBuffer->xTail;
    89c4:	687b      	ldr	r3, [r7, #4]
    89c6:	681b      	ldr	r3, [r3, #0]
    89c8:	68fa      	ldr	r2, [r7, #12]
    89ca:	1ad3      	subs	r3, r2, r3
    89cc:	60fb      	str	r3, [r7, #12]
	if ( xCount >= pxStreamBuffer->xLength )
    89ce:	687b      	ldr	r3, [r7, #4]
    89d0:	689b      	ldr	r3, [r3, #8]
    89d2:	68fa      	ldr	r2, [r7, #12]
    89d4:	429a      	cmp	r2, r3
    89d6:	d304      	bcc.n	89e2 <prvBytesInBuffer+0x32>
	{
		xCount -= pxStreamBuffer->xLength;
    89d8:	687b      	ldr	r3, [r7, #4]
    89da:	689b      	ldr	r3, [r3, #8]
    89dc:	68fa      	ldr	r2, [r7, #12]
    89de:	1ad3      	subs	r3, r2, r3
    89e0:	60fb      	str	r3, [r7, #12]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xCount;
    89e2:	68fb      	ldr	r3, [r7, #12]
}
    89e4:	4618      	mov	r0, r3
    89e6:	3714      	adds	r7, #20
    89e8:	46bd      	mov	sp, r7
    89ea:	bc80      	pop	{r7}
    89ec:	4770      	bx	lr

000089ee <prvInitialiseNewStreamBuffer>:
static void prvInitialiseNewStreamBuffer( StreamBuffer_t * const pxStreamBuffer,
										  uint8_t * const pucBuffer,
										  size_t xBufferSizeBytes,
										  size_t xTriggerLevelBytes,
										  BaseType_t xIsMessageBuffer )
{
    89ee:	b580      	push	{r7, lr}
    89f0:	b084      	sub	sp, #16
    89f2:	af00      	add	r7, sp, #0
    89f4:	60f8      	str	r0, [r7, #12]
    89f6:	60b9      	str	r1, [r7, #8]
    89f8:	607a      	str	r2, [r7, #4]
    89fa:	603b      	str	r3, [r7, #0]
		const BaseType_t xWriteValue = 0x55;
		configASSERT( memset( pucBuffer, ( int ) xWriteValue, xBufferSizeBytes ) == pucBuffer );
	}
	#endif

	memset( ( void * ) pxStreamBuffer, 0x00, sizeof( StreamBuffer_t ) ); /*lint !e9087 memset() requires void *. */
    89fc:	2220      	movs	r2, #32
    89fe:	2100      	movs	r1, #0
    8a00:	68f8      	ldr	r0, [r7, #12]
    8a02:	f000 f9bd 	bl	8d80 <memset>
	pxStreamBuffer->pucBuffer = pucBuffer;
    8a06:	68fb      	ldr	r3, [r7, #12]
    8a08:	68ba      	ldr	r2, [r7, #8]
    8a0a:	619a      	str	r2, [r3, #24]
	pxStreamBuffer->xLength = xBufferSizeBytes;
    8a0c:	68fb      	ldr	r3, [r7, #12]
    8a0e:	687a      	ldr	r2, [r7, #4]
    8a10:	609a      	str	r2, [r3, #8]
	pxStreamBuffer->xTriggerLevelBytes = xTriggerLevelBytes;
    8a12:	68fb      	ldr	r3, [r7, #12]
    8a14:	683a      	ldr	r2, [r7, #0]
    8a16:	60da      	str	r2, [r3, #12]

	if( xIsMessageBuffer != pdFALSE )
    8a18:	69bb      	ldr	r3, [r7, #24]
    8a1a:	2b00      	cmp	r3, #0
    8a1c:	d006      	beq.n	8a2c <prvInitialiseNewStreamBuffer+0x3e>
	{
		pxStreamBuffer->ucFlags |= sbFLAGS_IS_MESSAGE_BUFFER;
    8a1e:	68fb      	ldr	r3, [r7, #12]
    8a20:	7f1b      	ldrb	r3, [r3, #28]
    8a22:	f043 0301 	orr.w	r3, r3, #1
    8a26:	b2da      	uxtb	r2, r3
    8a28:	68fb      	ldr	r3, [r7, #12]
    8a2a:	771a      	strb	r2, [r3, #28]
	}
}
    8a2c:	bf00      	nop
    8a2e:	3710      	adds	r7, #16
    8a30:	46bd      	mov	sp, r7
    8a32:	bd80      	pop	{r7, pc}
	...

00008a40 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
    8a40:	b480      	push	{r7}
    8a42:	b085      	sub	sp, #20
    8a44:	af00      	add	r7, sp, #0
    8a46:	60f8      	str	r0, [r7, #12]
    8a48:	60b9      	str	r1, [r7, #8]
    8a4a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
    8a4c:	68fb      	ldr	r3, [r7, #12]
    8a4e:	3b04      	subs	r3, #4
    8a50:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
    8a52:	68fb      	ldr	r3, [r7, #12]
    8a54:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    8a58:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
    8a5a:	68fb      	ldr	r3, [r7, #12]
    8a5c:	3b04      	subs	r3, #4
    8a5e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
    8a60:	68bb      	ldr	r3, [r7, #8]
    8a62:	f023 0201 	bic.w	r2, r3, #1
    8a66:	68fb      	ldr	r3, [r7, #12]
    8a68:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
    8a6a:	68fb      	ldr	r3, [r7, #12]
    8a6c:	3b04      	subs	r3, #4
    8a6e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
    8a70:	4a08      	ldr	r2, [pc, #32]	; (8a94 <pxPortInitialiseStack+0x54>)
    8a72:	68fb      	ldr	r3, [r7, #12]
    8a74:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
    8a76:	68fb      	ldr	r3, [r7, #12]
    8a78:	3b14      	subs	r3, #20
    8a7a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
    8a7c:	687a      	ldr	r2, [r7, #4]
    8a7e:	68fb      	ldr	r3, [r7, #12]
    8a80:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
    8a82:	68fb      	ldr	r3, [r7, #12]
    8a84:	3b20      	subs	r3, #32
    8a86:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
    8a88:	68fb      	ldr	r3, [r7, #12]
}
    8a8a:	4618      	mov	r0, r3
    8a8c:	3714      	adds	r7, #20
    8a8e:	46bd      	mov	sp, r7
    8a90:	bc80      	pop	{r7}
    8a92:	4770      	bx	lr
    8a94:	00008a99 	.word	0x00008a99

00008a98 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
    8a98:	b480      	push	{r7}
    8a9a:	b083      	sub	sp, #12
    8a9c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
    8a9e:	2300      	movs	r3, #0
    8aa0:	603b      	str	r3, [r7, #0]
	__asm volatile
    8aa2:	f04f 03bf 	mov.w	r3, #191	; 0xbf
    8aa6:	f383 8811 	msr	BASEPRI, r3
    8aaa:	f3bf 8f6f 	isb	sy
    8aae:	f3bf 8f4f 	dsb	sy
    8ab2:	607b      	str	r3, [r7, #4]
}
    8ab4:	bf00      	nop

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
    8ab6:	bf00      	nop
    8ab8:	683b      	ldr	r3, [r7, #0]
    8aba:	2b00      	cmp	r3, #0
    8abc:	d0fc      	beq.n	8ab8 <prvTaskExitError+0x20>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
    8abe:	bf00      	nop
    8ac0:	bf00      	nop
    8ac2:	370c      	adds	r7, #12
    8ac4:	46bd      	mov	sp, r7
    8ac6:	bc80      	pop	{r7}
    8ac8:	4770      	bx	lr

00008aca <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
    8aca:	4b09      	ldr	r3, [pc, #36]	; (8af0 <pxCurrentTCBConst2>)
    8acc:	6819      	ldr	r1, [r3, #0]
    8ace:	6808      	ldr	r0, [r1, #0]
    8ad0:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
    8ad4:	f380 8809 	msr	PSP, r0
    8ad8:	f3bf 8f6f 	isb	sy
    8adc:	f04f 0000 	mov.w	r0, #0
    8ae0:	f380 8811 	msr	BASEPRI, r0
    8ae4:	f04e 0e0d 	orr.w	lr, lr, #13
    8ae8:	4770      	bx	lr
    8aea:	bf00      	nop
    8aec:	f3af 8000 	nop.w

00008af0 <pxCurrentTCBConst2>:
    8af0:	20004434 	.word	0x20004434
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
    8af4:	bf00      	nop

00008af6 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
    8af6:	4866      	ldr	r0, [pc, #408]	; (8c90 <vPortSetupTimerInterrupt+0x34>)
    8af8:	6800      	ldr	r0, [r0, #0]
    8afa:	6800      	ldr	r0, [r0, #0]
    8afc:	f380 8808 	msr	MSP, r0
    8b00:	b662      	cpsie	i
    8b02:	b661      	cpsie	f
    8b04:	f3bf 8f4f 	dsb	sy
    8b08:	f3bf 8f6f 	isb	sy
    8b0c:	df00      	svc	0
    8b0e:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
    8b10:	bf00      	nop

00008b12 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
    8b12:	b580      	push	{r7, lr}
    8b14:	af00      	add	r7, sp, #0
		*pucFirstUserPriorityRegister = ulOriginalPriority;
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
    8b16:	4b0d      	ldr	r3, [pc, #52]	; (8b4c <xPortStartScheduler+0x3a>)
    8b18:	681b      	ldr	r3, [r3, #0]
    8b1a:	4a0c      	ldr	r2, [pc, #48]	; (8b4c <xPortStartScheduler+0x3a>)
    8b1c:	f443 03fe 	orr.w	r3, r3, #8323072	; 0x7f0000
    8b20:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
    8b22:	4b0a      	ldr	r3, [pc, #40]	; (8b4c <xPortStartScheduler+0x3a>)
    8b24:	681b      	ldr	r3, [r3, #0]
    8b26:	4a09      	ldr	r2, [pc, #36]	; (8b4c <xPortStartScheduler+0x3a>)
    8b28:	f043 43fe 	orr.w	r3, r3, #2130706432	; 0x7f000000
    8b2c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
    8b2e:	f000 f895 	bl	8c5c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
    8b32:	4b07      	ldr	r3, [pc, #28]	; (8b50 <xPortStartScheduler+0x3e>)
    8b34:	2200      	movs	r2, #0
    8b36:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
    8b38:	f7ff ffdd 	bl	8af6 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
    8b3c:	f7fe fc90 	bl	7460 <vTaskSwitchContext>
	prvTaskExitError();
    8b40:	f7ff ffaa 	bl	8a98 <prvTaskExitError>

	/* Should not get here! */
	return 0;
    8b44:	2300      	movs	r3, #0
}
    8b46:	4618      	mov	r0, r3
    8b48:	bd80      	pop	{r7, pc}
    8b4a:	bf00      	nop
    8b4c:	e000ed20 	.word	0xe000ed20
    8b50:	20000028 	.word	0x20000028

00008b54 <vPortEndScheduler>:
/*-----------------------------------------------------------*/

void vPortEndScheduler( void )
{
    8b54:	b480      	push	{r7}
    8b56:	af00      	add	r7, sp, #0
	/* Not implemented in ports where there is nothing to return to.
	Artificially force an assert. */
	configASSERT( uxCriticalNesting == 1000UL );
}
    8b58:	bf00      	nop
    8b5a:	46bd      	mov	sp, r7
    8b5c:	bc80      	pop	{r7}
    8b5e:	4770      	bx	lr

00008b60 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
    8b60:	b480      	push	{r7}
    8b62:	b083      	sub	sp, #12
    8b64:	af00      	add	r7, sp, #0
	__asm volatile
    8b66:	f04f 03bf 	mov.w	r3, #191	; 0xbf
    8b6a:	f383 8811 	msr	BASEPRI, r3
    8b6e:	f3bf 8f6f 	isb	sy
    8b72:	f3bf 8f4f 	dsb	sy
    8b76:	607b      	str	r3, [r7, #4]
}
    8b78:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
    8b7a:	4b05      	ldr	r3, [pc, #20]	; (8b90 <vPortEnterCritical+0x30>)
    8b7c:	681b      	ldr	r3, [r3, #0]
    8b7e:	3301      	adds	r3, #1
    8b80:	4a03      	ldr	r2, [pc, #12]	; (8b90 <vPortEnterCritical+0x30>)
    8b82:	6013      	str	r3, [r2, #0]
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
	}
}
    8b84:	bf00      	nop
    8b86:	370c      	adds	r7, #12
    8b88:	46bd      	mov	sp, r7
    8b8a:	bc80      	pop	{r7}
    8b8c:	4770      	bx	lr
    8b8e:	bf00      	nop
    8b90:	20000028 	.word	0x20000028

00008b94 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
    8b94:	b480      	push	{r7}
    8b96:	b083      	sub	sp, #12
    8b98:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
	uxCriticalNesting--;
    8b9a:	4b0a      	ldr	r3, [pc, #40]	; (8bc4 <vPortExitCritical+0x30>)
    8b9c:	681b      	ldr	r3, [r3, #0]
    8b9e:	3b01      	subs	r3, #1
    8ba0:	4a08      	ldr	r2, [pc, #32]	; (8bc4 <vPortExitCritical+0x30>)
    8ba2:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
    8ba4:	4b07      	ldr	r3, [pc, #28]	; (8bc4 <vPortExitCritical+0x30>)
    8ba6:	681b      	ldr	r3, [r3, #0]
    8ba8:	2b00      	cmp	r3, #0
    8baa:	d105      	bne.n	8bb8 <vPortExitCritical+0x24>
    8bac:	2300      	movs	r3, #0
    8bae:	607b      	str	r3, [r7, #4]
	__asm volatile
    8bb0:	687b      	ldr	r3, [r7, #4]
    8bb2:	f383 8811 	msr	BASEPRI, r3
}
    8bb6:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
    8bb8:	bf00      	nop
    8bba:	370c      	adds	r7, #12
    8bbc:	46bd      	mov	sp, r7
    8bbe:	bc80      	pop	{r7}
    8bc0:	4770      	bx	lr
    8bc2:	bf00      	nop
    8bc4:	20000028 	.word	0x20000028

00008bc8 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
    8bc8:	f3ef 8009 	mrs	r0, PSP
    8bcc:	f3bf 8f6f 	isb	sy
    8bd0:	4b0f      	ldr	r3, [pc, #60]	; (8c10 <pxCurrentTCBConst>)
    8bd2:	681a      	ldr	r2, [r3, #0]
    8bd4:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
    8bd8:	6010      	str	r0, [r2, #0]
    8bda:	e92d 4008 	stmdb	sp!, {r3, lr}
    8bde:	f04f 00bf 	mov.w	r0, #191	; 0xbf
    8be2:	f380 8811 	msr	BASEPRI, r0
    8be6:	f7fe fc3b 	bl	7460 <vTaskSwitchContext>
    8bea:	f04f 0000 	mov.w	r0, #0
    8bee:	f380 8811 	msr	BASEPRI, r0
    8bf2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    8bf6:	6819      	ldr	r1, [r3, #0]
    8bf8:	6808      	ldr	r0, [r1, #0]
    8bfa:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
    8bfe:	f380 8809 	msr	PSP, r0
    8c02:	f3bf 8f6f 	isb	sy
    8c06:	4770      	bx	lr
    8c08:	f3af 8000 	nop.w
    8c0c:	f3af 8000 	nop.w

00008c10 <pxCurrentTCBConst>:
    8c10:	20004434 	.word	0x20004434
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
    8c14:	bf00      	nop

00008c16 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
    8c16:	b580      	push	{r7, lr}
    8c18:	b082      	sub	sp, #8
    8c1a:	af00      	add	r7, sp, #0
	__asm volatile
    8c1c:	f04f 03bf 	mov.w	r3, #191	; 0xbf
    8c20:	f383 8811 	msr	BASEPRI, r3
    8c24:	f3bf 8f6f 	isb	sy
    8c28:	f3bf 8f4f 	dsb	sy
    8c2c:	607b      	str	r3, [r7, #4]
}
    8c2e:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
    8c30:	f7fe fb60 	bl	72f4 <xTaskIncrementTick>
    8c34:	4603      	mov	r3, r0
    8c36:	2b00      	cmp	r3, #0
    8c38:	d003      	beq.n	8c42 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
    8c3a:	4b07      	ldr	r3, [pc, #28]	; (8c58 <SysTick_Handler+0x42>)
    8c3c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    8c40:	601a      	str	r2, [r3, #0]
    8c42:	2300      	movs	r3, #0
    8c44:	603b      	str	r3, [r7, #0]
	__asm volatile
    8c46:	683b      	ldr	r3, [r7, #0]
    8c48:	f383 8811 	msr	BASEPRI, r3
}
    8c4c:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
    8c4e:	bf00      	nop
    8c50:	3708      	adds	r7, #8
    8c52:	46bd      	mov	sp, r7
    8c54:	bd80      	pop	{r7, pc}
    8c56:	bf00      	nop
    8c58:	e000ed04 	.word	0xe000ed04

00008c5c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
    8c5c:	b480      	push	{r7}
    8c5e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
    8c60:	4b07      	ldr	r3, [pc, #28]	; (8c80 <vPortSetupTimerInterrupt+0x24>)
    8c62:	2200      	movs	r2, #0
    8c64:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
    8c66:	4b07      	ldr	r3, [pc, #28]	; (8c84 <vPortSetupTimerInterrupt+0x28>)
    8c68:	2200      	movs	r2, #0
    8c6a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
    8c6c:	4b06      	ldr	r3, [pc, #24]	; (8c88 <vPortSetupTimerInterrupt+0x2c>)
    8c6e:	4a07      	ldr	r2, [pc, #28]	; (8c8c <vPortSetupTimerInterrupt+0x30>)
    8c70:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
    8c72:	4b03      	ldr	r3, [pc, #12]	; (8c80 <vPortSetupTimerInterrupt+0x24>)
    8c74:	2207      	movs	r2, #7
    8c76:	601a      	str	r2, [r3, #0]
}
    8c78:	bf00      	nop
    8c7a:	46bd      	mov	sp, r7
    8c7c:	bc80      	pop	{r7}
    8c7e:	4770      	bx	lr
    8c80:	e000e010 	.word	0xe000e010
    8c84:	e000e018 	.word	0xe000e018
    8c88:	e000e014 	.word	0xe000e014
    8c8c:	000afc7f 	.word	0x000afc7f
    8c90:	e000ed08 	.word	0xe000ed08

00008c94 <memcpy>:
    8c94:	4684      	mov	ip, r0
    8c96:	ea41 0300 	orr.w	r3, r1, r0
    8c9a:	f013 0303 	ands.w	r3, r3, #3
    8c9e:	d149      	bne.n	8d34 <memcpy+0xa0>
    8ca0:	3a40      	subs	r2, #64	; 0x40
    8ca2:	d323      	bcc.n	8cec <memcpy+0x58>
    8ca4:	680b      	ldr	r3, [r1, #0]
    8ca6:	6003      	str	r3, [r0, #0]
    8ca8:	684b      	ldr	r3, [r1, #4]
    8caa:	6043      	str	r3, [r0, #4]
    8cac:	688b      	ldr	r3, [r1, #8]
    8cae:	6083      	str	r3, [r0, #8]
    8cb0:	68cb      	ldr	r3, [r1, #12]
    8cb2:	60c3      	str	r3, [r0, #12]
    8cb4:	690b      	ldr	r3, [r1, #16]
    8cb6:	6103      	str	r3, [r0, #16]
    8cb8:	694b      	ldr	r3, [r1, #20]
    8cba:	6143      	str	r3, [r0, #20]
    8cbc:	698b      	ldr	r3, [r1, #24]
    8cbe:	6183      	str	r3, [r0, #24]
    8cc0:	69cb      	ldr	r3, [r1, #28]
    8cc2:	61c3      	str	r3, [r0, #28]
    8cc4:	6a0b      	ldr	r3, [r1, #32]
    8cc6:	6203      	str	r3, [r0, #32]
    8cc8:	6a4b      	ldr	r3, [r1, #36]	; 0x24
    8cca:	6243      	str	r3, [r0, #36]	; 0x24
    8ccc:	6a8b      	ldr	r3, [r1, #40]	; 0x28
    8cce:	6283      	str	r3, [r0, #40]	; 0x28
    8cd0:	6acb      	ldr	r3, [r1, #44]	; 0x2c
    8cd2:	62c3      	str	r3, [r0, #44]	; 0x2c
    8cd4:	6b0b      	ldr	r3, [r1, #48]	; 0x30
    8cd6:	6303      	str	r3, [r0, #48]	; 0x30
    8cd8:	6b4b      	ldr	r3, [r1, #52]	; 0x34
    8cda:	6343      	str	r3, [r0, #52]	; 0x34
    8cdc:	6b8b      	ldr	r3, [r1, #56]	; 0x38
    8cde:	6383      	str	r3, [r0, #56]	; 0x38
    8ce0:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
    8ce2:	63c3      	str	r3, [r0, #60]	; 0x3c
    8ce4:	3040      	adds	r0, #64	; 0x40
    8ce6:	3140      	adds	r1, #64	; 0x40
    8ce8:	3a40      	subs	r2, #64	; 0x40
    8cea:	d2db      	bcs.n	8ca4 <memcpy+0x10>
    8cec:	3230      	adds	r2, #48	; 0x30
    8cee:	d30b      	bcc.n	8d08 <memcpy+0x74>
    8cf0:	680b      	ldr	r3, [r1, #0]
    8cf2:	6003      	str	r3, [r0, #0]
    8cf4:	684b      	ldr	r3, [r1, #4]
    8cf6:	6043      	str	r3, [r0, #4]
    8cf8:	688b      	ldr	r3, [r1, #8]
    8cfa:	6083      	str	r3, [r0, #8]
    8cfc:	68cb      	ldr	r3, [r1, #12]
    8cfe:	60c3      	str	r3, [r0, #12]
    8d00:	3010      	adds	r0, #16
    8d02:	3110      	adds	r1, #16
    8d04:	3a10      	subs	r2, #16
    8d06:	d2f3      	bcs.n	8cf0 <memcpy+0x5c>
    8d08:	320c      	adds	r2, #12
    8d0a:	d305      	bcc.n	8d18 <memcpy+0x84>
    8d0c:	f851 3b04 	ldr.w	r3, [r1], #4
    8d10:	f840 3b04 	str.w	r3, [r0], #4
    8d14:	3a04      	subs	r2, #4
    8d16:	d2f9      	bcs.n	8d0c <memcpy+0x78>
    8d18:	3204      	adds	r2, #4
    8d1a:	d008      	beq.n	8d2e <memcpy+0x9a>
    8d1c:	07d2      	lsls	r2, r2, #31
    8d1e:	bf1c      	itt	ne
    8d20:	f811 3b01 	ldrbne.w	r3, [r1], #1
    8d24:	f800 3b01 	strbne.w	r3, [r0], #1
    8d28:	d301      	bcc.n	8d2e <memcpy+0x9a>
    8d2a:	880b      	ldrh	r3, [r1, #0]
    8d2c:	8003      	strh	r3, [r0, #0]
    8d2e:	4660      	mov	r0, ip
    8d30:	4770      	bx	lr
    8d32:	bf00      	nop
    8d34:	2a08      	cmp	r2, #8
    8d36:	d313      	bcc.n	8d60 <memcpy+0xcc>
    8d38:	078b      	lsls	r3, r1, #30
    8d3a:	d0b1      	beq.n	8ca0 <memcpy+0xc>
    8d3c:	f010 0303 	ands.w	r3, r0, #3
    8d40:	d0ae      	beq.n	8ca0 <memcpy+0xc>
    8d42:	f1c3 0304 	rsb	r3, r3, #4
    8d46:	1ad2      	subs	r2, r2, r3
    8d48:	07db      	lsls	r3, r3, #31
    8d4a:	bf1c      	itt	ne
    8d4c:	f811 3b01 	ldrbne.w	r3, [r1], #1
    8d50:	f800 3b01 	strbne.w	r3, [r0], #1
    8d54:	d3a4      	bcc.n	8ca0 <memcpy+0xc>
    8d56:	f831 3b02 	ldrh.w	r3, [r1], #2
    8d5a:	f820 3b02 	strh.w	r3, [r0], #2
    8d5e:	e79f      	b.n	8ca0 <memcpy+0xc>
    8d60:	3a04      	subs	r2, #4
    8d62:	d3d9      	bcc.n	8d18 <memcpy+0x84>
    8d64:	3a01      	subs	r2, #1
    8d66:	f811 3b01 	ldrb.w	r3, [r1], #1
    8d6a:	f800 3b01 	strb.w	r3, [r0], #1
    8d6e:	d2f9      	bcs.n	8d64 <memcpy+0xd0>
    8d70:	780b      	ldrb	r3, [r1, #0]
    8d72:	7003      	strb	r3, [r0, #0]
    8d74:	784b      	ldrb	r3, [r1, #1]
    8d76:	7043      	strb	r3, [r0, #1]
    8d78:	788b      	ldrb	r3, [r1, #2]
    8d7a:	7083      	strb	r3, [r0, #2]
    8d7c:	4660      	mov	r0, ip
    8d7e:	4770      	bx	lr

00008d80 <memset>:
    8d80:	b4f0      	push	{r4, r5, r6, r7}
    8d82:	0786      	lsls	r6, r0, #30
    8d84:	d046      	beq.n	8e14 <memset+0x94>
    8d86:	1e54      	subs	r4, r2, #1
    8d88:	2a00      	cmp	r2, #0
    8d8a:	d03c      	beq.n	8e06 <memset+0x86>
    8d8c:	b2ca      	uxtb	r2, r1
    8d8e:	4603      	mov	r3, r0
    8d90:	e002      	b.n	8d98 <memset+0x18>
    8d92:	f114 34ff 	adds.w	r4, r4, #4294967295	; 0xffffffff
    8d96:	d336      	bcc.n	8e06 <memset+0x86>
    8d98:	f803 2b01 	strb.w	r2, [r3], #1
    8d9c:	079d      	lsls	r5, r3, #30
    8d9e:	d1f8      	bne.n	8d92 <memset+0x12>
    8da0:	2c03      	cmp	r4, #3
    8da2:	d929      	bls.n	8df8 <memset+0x78>
    8da4:	b2cd      	uxtb	r5, r1
    8da6:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
    8daa:	2c0f      	cmp	r4, #15
    8dac:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
    8db0:	d933      	bls.n	8e1a <memset+0x9a>
    8db2:	f1a4 0610 	sub.w	r6, r4, #16
    8db6:	0936      	lsrs	r6, r6, #4
    8db8:	f103 0720 	add.w	r7, r3, #32
    8dbc:	eb07 1706 	add.w	r7, r7, r6, lsl #4
    8dc0:	f103 0210 	add.w	r2, r3, #16
    8dc4:	e942 5504 	strd	r5, r5, [r2, #-16]
    8dc8:	e942 5502 	strd	r5, r5, [r2, #-8]
    8dcc:	3210      	adds	r2, #16
    8dce:	42ba      	cmp	r2, r7
    8dd0:	d1f8      	bne.n	8dc4 <memset+0x44>
    8dd2:	1c72      	adds	r2, r6, #1
    8dd4:	f014 0f0c 	tst.w	r4, #12
    8dd8:	eb03 1202 	add.w	r2, r3, r2, lsl #4
    8ddc:	f004 060f 	and.w	r6, r4, #15
    8de0:	d013      	beq.n	8e0a <memset+0x8a>
    8de2:	1f33      	subs	r3, r6, #4
    8de4:	f023 0303 	bic.w	r3, r3, #3
    8de8:	3304      	adds	r3, #4
    8dea:	4413      	add	r3, r2
    8dec:	f842 5b04 	str.w	r5, [r2], #4
    8df0:	4293      	cmp	r3, r2
    8df2:	d1fb      	bne.n	8dec <memset+0x6c>
    8df4:	f006 0403 	and.w	r4, r6, #3
    8df8:	b12c      	cbz	r4, 8e06 <memset+0x86>
    8dfa:	b2c9      	uxtb	r1, r1
    8dfc:	441c      	add	r4, r3
    8dfe:	f803 1b01 	strb.w	r1, [r3], #1
    8e02:	429c      	cmp	r4, r3
    8e04:	d1fb      	bne.n	8dfe <memset+0x7e>
    8e06:	bcf0      	pop	{r4, r5, r6, r7}
    8e08:	4770      	bx	lr
    8e0a:	4634      	mov	r4, r6
    8e0c:	4613      	mov	r3, r2
    8e0e:	2c00      	cmp	r4, #0
    8e10:	d1f3      	bne.n	8dfa <memset+0x7a>
    8e12:	e7f8      	b.n	8e06 <memset+0x86>
    8e14:	4614      	mov	r4, r2
    8e16:	4603      	mov	r3, r0
    8e18:	e7c2      	b.n	8da0 <memset+0x20>
    8e1a:	461a      	mov	r2, r3
    8e1c:	4626      	mov	r6, r4
    8e1e:	e7e0      	b.n	8de2 <memset+0x62>

00008e20 <Reset_Handler>:
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:	

/* Copy the data segment initializers from flash to SRAM */  
  movs	r1, #0
    8e20:	2100      	movs	r1, #0
  b	LoopCopyDataInit
    8e22:	e003      	b.n	8e2c <LoopCopyDataInit>

00008e24 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
    8e24:	4b0a      	ldr	r3, [pc, #40]	; (8e50 <LoopFillZerobss+0x10>)
	ldr	r3, [r3, r1]
    8e26:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
    8e28:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
    8e2a:	3104      	adds	r1, #4

00008e2c <LoopCopyDataInit>:
    
LoopCopyDataInit:
	ldr	r0, =_sdata
    8e2c:	4809      	ldr	r0, [pc, #36]	; (8e54 <LoopFillZerobss+0x14>)
	ldr	r3, =_edata
    8e2e:	4b0a      	ldr	r3, [pc, #40]	; (8e58 <LoopFillZerobss+0x18>)
	adds	r2, r0, r1
    8e30:	1842      	adds	r2, r0, r1
	cmp	r2, r3
    8e32:	429a      	cmp	r2, r3
	bcc	CopyDataInit
    8e34:	d3f6      	bcc.n	8e24 <CopyDataInit>
	ldr	r2, =_sbss
    8e36:	4a09      	ldr	r2, [pc, #36]	; (8e5c <LoopFillZerobss+0x1c>)
	b	LoopFillZerobss
    8e38:	e002      	b.n	8e40 <LoopFillZerobss>

00008e3a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
	movs	r3, #0
    8e3a:	2300      	movs	r3, #0
	str	r3, [r2], #4
    8e3c:	f842 3b04 	str.w	r3, [r2], #4

00008e40 <LoopFillZerobss>:
    
LoopFillZerobss:
	ldr	r3, = _ebss
    8e40:	4b07      	ldr	r3, [pc, #28]	; (8e60 <LoopFillZerobss+0x20>)
	cmp	r2, r3
    8e42:	429a      	cmp	r2, r3
	bcc	FillZerobss
    8e44:	d3f9      	bcc.n	8e3a <FillZerobss>
/* Call the clock system intitialization function.*/
  bl  SystemInit 	
    8e46:	f7f7 fb2d 	bl	4a4 <SystemInit>
/* Call the application's entry point.*/
	bl	main
    8e4a:	f7f7 f9e1 	bl	210 <main>
	bx	lr    
    8e4e:	4770      	bx	lr
	ldr	r3, =_sidata
    8e50:	00008ed1 	.word	0x00008ed1
	ldr	r0, =_sdata
    8e54:	20000000 	.word	0x20000000
	ldr	r3, =_edata
    8e58:	2000002c 	.word	0x2000002c
	ldr	r2, =_sbss
    8e5c:	2000002c 	.word	0x2000002c
	ldr	r3, = _ebss
    8e60:	20004538 	.word	0x20004538

00008e64 <ADC1_2_IRQHandler>:
 * @retval None       
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
    8e64:	e7fe      	b.n	8e64 <ADC1_2_IRQHandler>
    8e66:	0000      	movs	r0, r0
    8e68:	2044454c 	.word	0x2044454c
    8e6c:	73616c46 	.word	0x73616c46
    8e70:	00000068 	.word	0x00000068
    8e74:	33323130 	.word	0x33323130
    8e78:	37363534 	.word	0x37363534
    8e7c:	62613938 	.word	0x62613938
    8e80:	66656463 	.word	0x66656463
    8e84:	6a696867 	.word	0x6a696867
    8e88:	6e6d6c6b 	.word	0x6e6d6c6b
    8e8c:	7271706f 	.word	0x7271706f
    8e90:	76757473 	.word	0x76757473
    8e94:	7a797877 	.word	0x7a797877
    8e98:	00000000 	.word	0x00000000
    8e9c:	33323130 	.word	0x33323130
    8ea0:	37363534 	.word	0x37363534
    8ea4:	42413938 	.word	0x42413938
    8ea8:	46454443 	.word	0x46454443
    8eac:	4a494847 	.word	0x4a494847
    8eb0:	4e4d4c4b 	.word	0x4e4d4c4b
    8eb4:	5251504f 	.word	0x5251504f
    8eb8:	56555453 	.word	0x56555453
    8ebc:	5a595857 	.word	0x5a595857
    8ec0:	00000000 	.word	0x00000000
    8ec4:	4c554e3c 	.word	0x4c554e3c
    8ec8:	00003e4c 	.word	0x00003e4c
    8ecc:	454c4449 	.word	0x454c4449
	...
