Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.28 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.28 secs
 
--> Reading design: topLevel.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "topLevel.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "topLevel"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : topLevel
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Alina\Desktop\CSULB\CECS361_F18\Project1\Project1-Cecs361_F18\pulseIt.v" into library work
Parsing module <makePulse>.
Analyzing Verilog file "C:\Users\Alina\Desktop\CSULB\CECS361_F18\Project1\Project1-Cecs361_F18\ledController.v" into library work
Parsing module <ledController>.
Analyzing Verilog file "C:\Users\Alina\Desktop\CSULB\CECS361_F18\Project1\Project1-Cecs361_F18\ledClk.v" into library work
Parsing module <ledClk>.
Analyzing Verilog file "C:\Users\Alina\Desktop\CSULB\CECS361_F18\Project1\Project1-Cecs361_F18\hex7seg.v" into library work
Parsing module <hex7seg>.
Analyzing Verilog file "C:\Users\Alina\Desktop\CSULB\CECS361_F18\Project1\Project1-Cecs361_F18\adMux.v" into library work
Parsing module <adMux>.
Analyzing Verilog file "C:\Users\Alina\Desktop\CSULB\CECS361_F18\Project1\Project1-Cecs361_F18\PED.v" into library work
Parsing module <PED>.
Analyzing Verilog file "C:\Users\Alina\Desktop\CSULB\CECS361_F18\Project1\Project1-Cecs361_F18\displayController.v" into library work
Parsing module <displayController>.
Analyzing Verilog file "C:\Users\Alina\Desktop\CSULB\CECS361_F18\Project1\Project1-Cecs361_F18\debounce.v" into library work
Parsing module <debounce>.
Analyzing Verilog file "C:\Users\Alina\Desktop\CSULB\CECS361_F18\Project1\Project1-Cecs361_F18\counter.v" into library work
Parsing module <counter>.
Analyzing Verilog file "C:\Users\Alina\Desktop\CSULB\CECS361_F18\Project1\Project1-Cecs361_F18\aiso.v" into library work
Parsing module <aiso>.
Analyzing Verilog file "C:\Users\Alina\Desktop\CSULB\CECS361_F18\Project1\Project1-Cecs361_F18\topLevel.v" into library work
Parsing module <topLevel>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <topLevel>.

Elaborating module <debounce>.

Elaborating module <makePulse>.
WARNING:HDLCompiler:1127 - "C:\Users\Alina\Desktop\CSULB\CECS361_F18\Project1\Project1-Cecs361_F18\debounce.v" Line 25: Assignment to pulseIt ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "C:\Users\Alina\Desktop\CSULB\CECS361_F18\Project1\Project1-Cecs361_F18\debounce.v" Line 55: Result of 21-bit expression is truncated to fit in 20-bit target.

Elaborating module <aiso>.

Elaborating module <PED>.

Elaborating module <counter>.
WARNING:HDLCompiler:189 - "C:\Users\Alina\Desktop\CSULB\CECS361_F18\Project1\Project1-Cecs361_F18\topLevel.v" Line 35: Size mismatch in connection of port <q>. Formal port size is 16-bit while actual signal size is 32-bit.

Elaborating module <displayController>.

Elaborating module <ledClk>.

Elaborating module <ledController>.

Elaborating module <adMux>.

Elaborating module <hex7seg>.
WARNING:Xst:2972 - "C:\Users\Alina\Desktop\CSULB\CECS361_F18\Project1\Project1-Cecs361_F18\debounce.v" line 25. All outputs of instance <makePulse> of block <makePulse> are unconnected in block <debounce>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <topLevel>.
    Related source file is "C:\Users\Alina\Desktop\CSULB\CECS361_F18\Project1\Project1-Cecs361_F18\topLevel.v".
    Summary:
	no macro.
Unit <topLevel> synthesized.

Synthesizing Unit <debounce>.
    Related source file is "C:\Users\Alina\Desktop\CSULB\CECS361_F18\Project1\Project1-Cecs361_F18\debounce.v".
INFO:Xst:3210 - "C:\Users\Alina\Desktop\CSULB\CECS361_F18\Project1\Project1-Cecs361_F18\debounce.v" line 25: Output port <pulse> of the instance <makePulse> is unconnected or connected to loadless signal.
    Found 3-bit register for signal <stateReg>.
    Found 20-bit register for signal <qReg>.
    Found finite state machine <FSM_0> for signal <stateReg>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 22                                             |
    | Inputs             | 2                                              |
    | Outputs            | 1                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 20-bit adder for signal <q_ns> created at line 55.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <debounce> synthesized.

Synthesizing Unit <aiso>.
    Related source file is "C:\Users\Alina\Desktop\CSULB\CECS361_F18\Project1\Project1-Cecs361_F18\aiso.v".
    Found 1-bit register for signal <f1>.
    Found 1-bit register for signal <f2>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <aiso> synthesized.

Synthesizing Unit <PED>.
    Related source file is "C:\Users\Alina\Desktop\CSULB\CECS361_F18\Project1\Project1-Cecs361_F18\PED.v".
    Found 1-bit register for signal <f1>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <PED> synthesized.

Synthesizing Unit <counter>.
    Related source file is "C:\Users\Alina\Desktop\CSULB\CECS361_F18\Project1\Project1-Cecs361_F18\counter.v".
    Found 16-bit register for signal <q>.
    Found 16-bit subtractor for signal <q[15]_GND_6_o_sub_2_OUT> created at line 26.
    Found 16-bit adder for signal <q[15]_GND_6_o_add_0_OUT> created at line 26.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
Unit <counter> synthesized.

Synthesizing Unit <displayController>.
    Related source file is "C:\Users\Alina\Desktop\CSULB\CECS361_F18\Project1\Project1-Cecs361_F18\displayController.v".
    Summary:
	no macro.
Unit <displayController> synthesized.

Synthesizing Unit <ledClk>.
    Related source file is "C:\Users\Alina\Desktop\CSULB\CECS361_F18\Project1\Project1-Cecs361_F18\ledClk.v".
    Found 32-bit register for signal <clkTick>.
    Found 1-bit register for signal <ledClk>.
    Found 32-bit adder for signal <clkTick[31]_GND_24_o_add_1_OUT> created at line 38.
    Found 32-bit comparator greater for signal <n0002> created at line 40
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <ledClk> synthesized.

Synthesizing Unit <ledController>.
    Related source file is "C:\Users\Alina\Desktop\CSULB\CECS361_F18\Project1\Project1-Cecs361_F18\ledController.v".
    Found 3-bit register for signal <q>.
    Found finite state machine <FSM_1> for signal <q>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 8                                              |
    | Inputs             | 0                                              |
    | Outputs            | 11                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <ledController> synthesized.

Synthesizing Unit <adMux>.
    Related source file is "C:\Users\Alina\Desktop\CSULB\CECS361_F18\Project1\Project1-Cecs361_F18\adMux.v".
    Found 4-bit 8-to-1 multiplexer for signal <y> created at line 31.
    Summary:
	inferred   1 Multiplexer(s).
Unit <adMux> synthesized.

Synthesizing Unit <hex7seg>.
    Related source file is "C:\Users\Alina\Desktop\CSULB\CECS361_F18\Project1\Project1-Cecs361_F18\hex7seg.v".
    Found 16x7-bit Read Only RAM for signal <_n0024>
    Summary:
	inferred   1 RAM(s).
Unit <hex7seg> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 3
 16-bit addsub                                         : 1
 20-bit adder                                          : 1
 32-bit adder                                          : 1
# Registers                                            : 7
 1-bit register                                        : 4
 16-bit register                                       : 1
 20-bit register                                       : 1
 32-bit register                                       : 1
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 2
 32-bit 2-to-1 multiplexer                             : 1
 4-bit 8-to-1 multiplexer                              : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <counter>.
The following registers are absorbed into counter <q>: 1 register on signal <q>.
Unit <counter> synthesized (advanced).

Synthesizing (advanced) Unit <debounce>.
The following registers are absorbed into counter <qReg>: 1 register on signal <qReg>.
Unit <debounce> synthesized (advanced).

Synthesizing (advanced) Unit <hex7seg>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0024> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hex>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <hex7seg> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Counters                                             : 2
 16-bit updown counter                                 : 1
 20-bit up counter                                     : 1
# Registers                                            : 36
 Flip-Flops                                            : 36
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 2
 32-bit 2-to-1 multiplexer                             : 1
 4-bit 8-to-1 multiplexer                              : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <stateReg[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
 101   | 101
 110   | 110
 111   | 111
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <q[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 001   | 00000010
 010   | 00000100
 011   | 00001000
 100   | 00010000
 101   | 00100000
 110   | 01000000
 111   | 10000000
-------------------

Optimizing unit <topLevel> ...

Optimizing unit <ledClk> ...
WARNING:Xst:1710 - FF/Latch <dc/a1/clkTick_31> (without init value) has a constant value of 0 in block <topLevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dc/a1/clkTick_30> (without init value) has a constant value of 0 in block <topLevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dc/a1/clkTick_29> (without init value) has a constant value of 0 in block <topLevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dc/a1/clkTick_28> (without init value) has a constant value of 0 in block <topLevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dc/a1/clkTick_27> (without init value) has a constant value of 0 in block <topLevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dc/a1/clkTick_26> (without init value) has a constant value of 0 in block <topLevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dc/a1/clkTick_25> (without init value) has a constant value of 0 in block <topLevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dc/a1/clkTick_24> (without init value) has a constant value of 0 in block <topLevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dc/a1/clkTick_23> (without init value) has a constant value of 0 in block <topLevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dc/a1/clkTick_22> (without init value) has a constant value of 0 in block <topLevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dc/a1/clkTick_21> (without init value) has a constant value of 0 in block <topLevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dc/a1/clkTick_20> (without init value) has a constant value of 0 in block <topLevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dc/a1/clkTick_19> (without init value) has a constant value of 0 in block <topLevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dc/a1/clkTick_18> (without init value) has a constant value of 0 in block <topLevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dc/a1/clkTick_17> (without init value) has a constant value of 0 in block <topLevel>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <debounce/qReg_0> in Unit <topLevel> is equivalent to the following FF/Latch, which will be removed : <dc/a1/clkTick_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block topLevel, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 67
 Flip-Flops                                            : 67

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : topLevel.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 223
#      GND                         : 1
#      INV                         : 12
#      LUT1                        : 35
#      LUT2                        : 35
#      LUT3                        : 2
#      LUT4                        : 11
#      LUT5                        : 12
#      LUT6                        : 3
#      MUXCY                       : 58
#      VCC                         : 1
#      XORCY                       : 53
# FlipFlops/Latches                : 67
#      FDC                         : 50
#      FDCE                        : 16
#      FDP                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 18
#      IBUF                        : 3
#      OBUF                        : 15

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              67  out of  126800     0%  
 Number of Slice LUTs:                  110  out of  63400     0%  
    Number used as Logic:               110  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    114
   Number with an unused Flip Flop:      47  out of    114    41%  
   Number with an unused LUT:             4  out of    114     3%  
   Number of fully used LUT-FF pairs:    63  out of    114    55%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          19
 Number of bonded IOBs:                  19  out of    210     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 59    |
dc/a1/ledClk                       | NONE(dc/a2/q_FSM_FFd7) | 8     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.732ns (Maximum Frequency: 267.974MHz)
   Minimum input arrival time before clock: 1.520ns
   Maximum output required time after clock: 2.606ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.732ns (frequency: 267.974MHz)
  Total number of paths / destination ports: 5896 / 131
-------------------------------------------------------------------------
Delay:               3.732ns (Levels of Logic = 24)
  Source:            debounce/qReg_0 (FF)
  Destination:       dc/a1/clkTick_16 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: debounce/qReg_0 to dc/a1/clkTick_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.361   0.289  debounce/qReg_0 (debounce/qReg_0)
     INV:I->O              1   0.113   0.000  dc/a1/Madd_clkTick[31]_GND_24_o_add_1_OUT_lut<0>_INV_0 (dc/a1/Madd_clkTick[31]_GND_24_o_add_1_OUT_lut<0>)
     MUXCY:S->O            1   0.353   0.000  dc/a1/Madd_clkTick[31]_GND_24_o_add_1_OUT_cy<0> (dc/a1/Madd_clkTick[31]_GND_24_o_add_1_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  dc/a1/Madd_clkTick[31]_GND_24_o_add_1_OUT_cy<1> (dc/a1/Madd_clkTick[31]_GND_24_o_add_1_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  dc/a1/Madd_clkTick[31]_GND_24_o_add_1_OUT_cy<2> (dc/a1/Madd_clkTick[31]_GND_24_o_add_1_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  dc/a1/Madd_clkTick[31]_GND_24_o_add_1_OUT_cy<3> (dc/a1/Madd_clkTick[31]_GND_24_o_add_1_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  dc/a1/Madd_clkTick[31]_GND_24_o_add_1_OUT_cy<4> (dc/a1/Madd_clkTick[31]_GND_24_o_add_1_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  dc/a1/Madd_clkTick[31]_GND_24_o_add_1_OUT_cy<5> (dc/a1/Madd_clkTick[31]_GND_24_o_add_1_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  dc/a1/Madd_clkTick[31]_GND_24_o_add_1_OUT_cy<6> (dc/a1/Madd_clkTick[31]_GND_24_o_add_1_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  dc/a1/Madd_clkTick[31]_GND_24_o_add_1_OUT_cy<7> (dc/a1/Madd_clkTick[31]_GND_24_o_add_1_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  dc/a1/Madd_clkTick[31]_GND_24_o_add_1_OUT_cy<8> (dc/a1/Madd_clkTick[31]_GND_24_o_add_1_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  dc/a1/Madd_clkTick[31]_GND_24_o_add_1_OUT_cy<9> (dc/a1/Madd_clkTick[31]_GND_24_o_add_1_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  dc/a1/Madd_clkTick[31]_GND_24_o_add_1_OUT_cy<10> (dc/a1/Madd_clkTick[31]_GND_24_o_add_1_OUT_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  dc/a1/Madd_clkTick[31]_GND_24_o_add_1_OUT_cy<11> (dc/a1/Madd_clkTick[31]_GND_24_o_add_1_OUT_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  dc/a1/Madd_clkTick[31]_GND_24_o_add_1_OUT_cy<12> (dc/a1/Madd_clkTick[31]_GND_24_o_add_1_OUT_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  dc/a1/Madd_clkTick[31]_GND_24_o_add_1_OUT_cy<13> (dc/a1/Madd_clkTick[31]_GND_24_o_add_1_OUT_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  dc/a1/Madd_clkTick[31]_GND_24_o_add_1_OUT_cy<14> (dc/a1/Madd_clkTick[31]_GND_24_o_add_1_OUT_cy<14>)
     XORCY:CI->O           3   0.370   0.693  dc/a1/Madd_clkTick[31]_GND_24_o_add_1_OUT_xor<15> (dc/a1/clkTick[31]_GND_24_o_add_1_OUT<15>)
     LUT5:I0->O            0   0.097   0.000  dc/a1/Mcompar_n0002_lutdi2 (dc/a1/Mcompar_n0002_lutdi2)
     MUXCY:DI->O           1   0.337   0.000  dc/a1/Mcompar_n0002_cy<2> (dc/a1/Mcompar_n0002_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  dc/a1/Mcompar_n0002_cy<3> (dc/a1/Mcompar_n0002_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  dc/a1/Mcompar_n0002_cy<4> (dc/a1/Mcompar_n0002_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  dc/a1/Mcompar_n0002_cy<5> (dc/a1/Mcompar_n0002_cy<5>)
     MUXCY:CI->O          17   0.253   0.369  dc/a1/Mcompar_n0002_cy<6> (dc/a1/Mcompar_n0002_cy<6>)
     LUT2:I1->O            1   0.097   0.000  dc/a1/Mmux_clkTick[31]_GND_24_o_mux_3_OUT21 (dc/a1/clkTick[31]_GND_24_o_mux_3_OUT<10>)
     FDC:D                     0.008          dc/a1/clkTick_10
    ----------------------------------------
    Total                      3.732ns (2.380ns logic, 1.352ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'dc/a1/ledClk'
  Clock period: 0.671ns (frequency: 1489.425MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               0.671ns (Levels of Logic = 0)
  Source:            dc/a2/q_FSM_FFd4 (FF)
  Destination:       dc/a2/q_FSM_FFd3 (FF)
  Source Clock:      dc/a1/ledClk rising
  Destination Clock: dc/a1/ledClk rising

  Data Path: dc/a2/q_FSM_FFd4 to dc/a2/q_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.361   0.302  dc/a2/q_FSM_FFd4 (dc/a2/q_FSM_FFd4)
     FDC:D                     0.008          dc/a2/q_FSM_FFd3
    ----------------------------------------
    Total                      0.671ns (0.369ns logic, 0.302ns route)
                                       (55.0% logic, 45.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 157 / 21
-------------------------------------------------------------------------
Offset:              1.520ns (Levels of Logic = 18)
  Source:            uphdnl (PAD)
  Destination:       counter/q_15 (FF)
  Destination Clock: clk rising

  Data Path: uphdnl to counter/q_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   0.001   0.370  uphdnl_IBUF (uphdnl_IBUF)
     LUT2:I1->O            1   0.097   0.000  counter/Mcount_q_lut<0> (counter/Mcount_q_lut<0>)
     MUXCY:S->O            1   0.353   0.000  counter/Mcount_q_cy<0> (counter/Mcount_q_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  counter/Mcount_q_cy<1> (counter/Mcount_q_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  counter/Mcount_q_cy<2> (counter/Mcount_q_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  counter/Mcount_q_cy<3> (counter/Mcount_q_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  counter/Mcount_q_cy<4> (counter/Mcount_q_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  counter/Mcount_q_cy<5> (counter/Mcount_q_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  counter/Mcount_q_cy<6> (counter/Mcount_q_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  counter/Mcount_q_cy<7> (counter/Mcount_q_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  counter/Mcount_q_cy<8> (counter/Mcount_q_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  counter/Mcount_q_cy<9> (counter/Mcount_q_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  counter/Mcount_q_cy<10> (counter/Mcount_q_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  counter/Mcount_q_cy<11> (counter/Mcount_q_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  counter/Mcount_q_cy<12> (counter/Mcount_q_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  counter/Mcount_q_cy<13> (counter/Mcount_q_cy<13>)
     MUXCY:CI->O           0   0.023   0.000  counter/Mcount_q_cy<14> (counter/Mcount_q_cy<14>)
     XORCY:CI->O           1   0.370   0.000  counter/Mcount_q_xor<15> (Result<15>1)
     FDCE:D                    0.008          counter/q_15
    ----------------------------------------
    Total                      1.520ns (1.151ns logic, 0.370ns route)
                                       (75.7% logic, 24.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'dc/a1/ledClk'
  Total number of paths / destination ports: 120 / 15
-------------------------------------------------------------------------
Offset:              2.606ns (Levels of Logic = 4)
  Source:            dc/a2/q_FSM_FFd4 (FF)
  Destination:       a (PAD)
  Source Clock:      dc/a1/ledClk rising

  Data Path: dc/a2/q_FSM_FFd4 to a
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.361   0.579  dc/a2/q_FSM_FFd4 (dc/a2/q_FSM_FFd4)
     LUT4:I0->O            1   0.097   0.511  dc/a3/Mmux_y<0>_SW0 (N4)
     LUT5:I2->O            7   0.097   0.584  dc/a3/Mmux_y<0> (dc/y<0>)
     LUT4:I0->O            1   0.097   0.279  dc/a4/Mram__n002441 (e_OBUF)
     OBUF:I->O                 0.000          e_OBUF (e)
    ----------------------------------------
    Total                      2.606ns (0.652ns logic, 1.954ns route)
                                       (25.0% logic, 75.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 112 / 7
-------------------------------------------------------------------------
Offset:              2.542ns (Levels of Logic = 4)
  Source:            counter/q_12 (FF)
  Destination:       a (PAD)
  Source Clock:      clk rising

  Data Path: counter/q_12 to a
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.361   0.515  counter/q_12 (counter/q_12)
     LUT4:I1->O            1   0.097   0.511  dc/a3/Mmux_y<0>_SW0 (N4)
     LUT5:I2->O            7   0.097   0.584  dc/a3/Mmux_y<0> (dc/y<0>)
     LUT4:I0->O            1   0.097   0.279  dc/a4/Mram__n002441 (e_OBUF)
     OBUF:I->O                 0.000          e_OBUF (e)
    ----------------------------------------
    Total                      2.542ns (0.652ns logic, 1.890ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.732|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock dc/a1/ledClk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.493|         |         |         |
dc/a1/ledClk   |    0.671|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 12.11 secs
 
--> 

Total memory usage is 4638772 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   19 (   0 filtered)
Number of infos    :    4 (   0 filtered)

