{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 04 06:29:49 2018 " "Info: Processing started: Tue Dec 04 06:29:49 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SrcA\[3\] ALUFlags 16.578 ns Longest " "Info: Longest tpd from source pin \"SrcA\[3\]\" to destination pin \"ALUFlags\" is 16.578 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns SrcA\[3\] 1 PIN PIN_C7 4 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_C7; Fanout = 4; PIN Node = 'SrcA\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SrcA[3] } "NODE_NAME" } } { "ALU.v" "" { Text "C:/GitRepository/arm-system-module/ALU/ALU.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.716 ns) + CELL(0.393 ns) 6.949 ns Add1~7 2 COMB LCCOMB_X21_Y27_N6 2 " "Info: 2: + IC(5.716 ns) + CELL(0.393 ns) = 6.949 ns; Loc. = LCCOMB_X21_Y27_N6; Fanout = 2; COMB Node = 'Add1~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.109 ns" { SrcA[3] Add1~7 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/GitRepository/arm-system-module/ALU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.020 ns Add1~9 3 COMB LCCOMB_X21_Y27_N8 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 7.020 ns; Loc. = LCCOMB_X21_Y27_N8; Fanout = 2; COMB Node = 'Add1~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~7 Add1~9 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/GitRepository/arm-system-module/ALU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.091 ns Add1~11 4 COMB LCCOMB_X21_Y27_N10 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 7.091 ns; Loc. = LCCOMB_X21_Y27_N10; Fanout = 2; COMB Node = 'Add1~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~9 Add1~11 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/GitRepository/arm-system-module/ALU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.162 ns Add1~13 5 COMB LCCOMB_X21_Y27_N12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 7.162 ns; Loc. = LCCOMB_X21_Y27_N12; Fanout = 2; COMB Node = 'Add1~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~11 Add1~13 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/GitRepository/arm-system-module/ALU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 7.321 ns Add1~15 6 COMB LCCOMB_X21_Y27_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.159 ns) = 7.321 ns; Loc. = LCCOMB_X21_Y27_N14; Fanout = 2; COMB Node = 'Add1~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Add1~13 Add1~15 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/GitRepository/arm-system-module/ALU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.392 ns Add1~17 7 COMB LCCOMB_X21_Y27_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 7.392 ns; Loc. = LCCOMB_X21_Y27_N16; Fanout = 2; COMB Node = 'Add1~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~15 Add1~17 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/GitRepository/arm-system-module/ALU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.463 ns Add1~19 8 COMB LCCOMB_X21_Y27_N18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 7.463 ns; Loc. = LCCOMB_X21_Y27_N18; Fanout = 2; COMB Node = 'Add1~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~17 Add1~19 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/GitRepository/arm-system-module/ALU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.534 ns Add1~21 9 COMB LCCOMB_X21_Y27_N20 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 7.534 ns; Loc. = LCCOMB_X21_Y27_N20; Fanout = 2; COMB Node = 'Add1~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~19 Add1~21 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/GitRepository/arm-system-module/ALU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.605 ns Add1~23 10 COMB LCCOMB_X21_Y27_N22 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 7.605 ns; Loc. = LCCOMB_X21_Y27_N22; Fanout = 2; COMB Node = 'Add1~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~21 Add1~23 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/GitRepository/arm-system-module/ALU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.676 ns Add1~25 11 COMB LCCOMB_X21_Y27_N24 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 7.676 ns; Loc. = LCCOMB_X21_Y27_N24; Fanout = 2; COMB Node = 'Add1~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~23 Add1~25 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/GitRepository/arm-system-module/ALU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.747 ns Add1~27 12 COMB LCCOMB_X21_Y27_N26 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 7.747 ns; Loc. = LCCOMB_X21_Y27_N26; Fanout = 2; COMB Node = 'Add1~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~25 Add1~27 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/GitRepository/arm-system-module/ALU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.818 ns Add1~29 13 COMB LCCOMB_X21_Y27_N28 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 7.818 ns; Loc. = LCCOMB_X21_Y27_N28; Fanout = 2; COMB Node = 'Add1~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~27 Add1~29 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/GitRepository/arm-system-module/ALU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 7.964 ns Add1~31 14 COMB LCCOMB_X21_Y27_N30 2 " "Info: 14: + IC(0.000 ns) + CELL(0.146 ns) = 7.964 ns; Loc. = LCCOMB_X21_Y27_N30; Fanout = 2; COMB Node = 'Add1~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { Add1~29 Add1~31 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/GitRepository/arm-system-module/ALU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 8.374 ns Add1~32 15 COMB LCCOMB_X21_Y26_N0 2 " "Info: 15: + IC(0.000 ns) + CELL(0.410 ns) = 8.374 ns; Loc. = LCCOMB_X21_Y26_N0; Fanout = 2; COMB Node = 'Add1~32'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add1~31 Add1~32 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/GitRepository/arm-system-module/ALU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.436 ns) + CELL(0.371 ns) 10.181 ns ALUFlags~6 16 COMB LCCOMB_X23_Y27_N6 1 " "Info: 16: + IC(1.436 ns) + CELL(0.371 ns) = 10.181 ns; Loc. = LCCOMB_X23_Y27_N6; Fanout = 1; COMB Node = 'ALUFlags~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.807 ns" { Add1~32 ALUFlags~6 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/GitRepository/arm-system-module/ALU/ALU.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.974 ns) + CELL(0.150 ns) 11.305 ns ALUFlags~7 17 COMB LCCOMB_X22_Y28_N24 1 " "Info: 17: + IC(0.974 ns) + CELL(0.150 ns) = 11.305 ns; Loc. = LCCOMB_X22_Y28_N24; Fanout = 1; COMB Node = 'ALUFlags~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.124 ns" { ALUFlags~6 ALUFlags~7 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/GitRepository/arm-system-module/ALU/ALU.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.275 ns) 11.831 ns ALUFlags~10 18 COMB LCCOMB_X22_Y28_N20 1 " "Info: 18: + IC(0.251 ns) + CELL(0.275 ns) = 11.831 ns; Loc. = LCCOMB_X22_Y28_N20; Fanout = 1; COMB Node = 'ALUFlags~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { ALUFlags~7 ALUFlags~10 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/GitRepository/arm-system-module/ALU/ALU.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.959 ns) + CELL(2.788 ns) 16.578 ns ALUFlags 19 PIN PIN_C15 0 " "Info: 19: + IC(1.959 ns) + CELL(2.788 ns) = 16.578 ns; Loc. = PIN_C15; Fanout = 0; PIN Node = 'ALUFlags'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.747 ns" { ALUFlags~10 ALUFlags } "NODE_NAME" } } { "ALU.v" "" { Text "C:/GitRepository/arm-system-module/ALU/ALU.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.242 ns ( 37.65 % ) " "Info: Total cell delay = 6.242 ns ( 37.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.336 ns ( 62.35 % ) " "Info: Total interconnect delay = 10.336 ns ( 62.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.578 ns" { SrcA[3] Add1~7 Add1~9 Add1~11 Add1~13 Add1~15 Add1~17 Add1~19 Add1~21 Add1~23 Add1~25 Add1~27 Add1~29 Add1~31 Add1~32 ALUFlags~6 ALUFlags~7 ALUFlags~10 ALUFlags } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.578 ns" { SrcA[3] {} SrcA[3]~combout {} Add1~7 {} Add1~9 {} Add1~11 {} Add1~13 {} Add1~15 {} Add1~17 {} Add1~19 {} Add1~21 {} Add1~23 {} Add1~25 {} Add1~27 {} Add1~29 {} Add1~31 {} Add1~32 {} ALUFlags~6 {} ALUFlags~7 {} ALUFlags~10 {} ALUFlags {} } { 0.000ns 0.000ns 5.716ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.436ns 0.974ns 0.251ns 1.959ns } { 0.000ns 0.840ns 0.393ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.410ns 0.371ns 0.150ns 0.275ns 2.788ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 04 06:29:49 2018 " "Info: Processing ended: Tue Dec 04 06:29:49 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
